// ----------------------------------------------------------------------
//  HLS HDL:        Verilog Netlister
//  HLS Version:    2022.2/1008433 Production Release
//  HLS Date:       Fri Aug 19 18:40:59 PDT 2022
// 
//  Generated by:   
// 
// ----------------------------------------------------------------------

// 
// ------------------------------------------------------------------
//  Design Unit:    kernel_deriche_ram_nangate_45nm_separate_beh_RAM_separateRW_rwport_en_6_64_12_6_0_1_0_0_0_1_1_12_64_1_1_gen
// ------------------------------------------------------------------


module kernel_deriche_ram_nangate_45nm_separate_beh_RAM_separateRW_rwport_en_6_64_12_6_0_1_0_0_0_1_1_12_64_1_1_gen
    (
  en, we, addr_wr, data_in, data_out, re, addr_rd, data_in_d, addr_rd_d, addr_wr_d,
      re_d, we_d, data_out_d, en_d
);
  output en;
  output we;
  output [5:0] addr_wr;
  output [11:0] data_in;
  input [11:0] data_out;
  output re;
  output [5:0] addr_rd;
  input [11:0] data_in_d;
  input [5:0] addr_rd_d;
  input [5:0] addr_wr_d;
  input re_d;
  input we_d;
  output [11:0] data_out_d;
  input en_d;



  // Interconnect Declarations for Component Instantiations 
  assign en = (en_d);
  assign we = (we_d);
  assign addr_wr = (addr_wr_d);
  assign data_in = (data_in_d);
  assign data_out_d = data_out;
  assign re = (re_d);
  assign addr_rd = (addr_rd_d);
endmodule

// ------------------------------------------------------------------
//  Design Unit:    kernel_deriche_ram_nangate_45nm_separate_beh_RAM_separateRW_rwport_en_5_64_12_6_0_1_0_0_0_1_1_12_64_1_1_gen
// ------------------------------------------------------------------


module kernel_deriche_ram_nangate_45nm_separate_beh_RAM_separateRW_rwport_en_5_64_12_6_0_1_0_0_0_1_1_12_64_1_1_gen
    (
  en, we, addr_wr, data_in, data_out, re, addr_rd, data_in_d, addr_rd_d, addr_wr_d,
      re_d, we_d, data_out_d, en_d
);
  output en;
  output we;
  output [5:0] addr_wr;
  output [11:0] data_in;
  input [11:0] data_out;
  output re;
  output [5:0] addr_rd;
  input [11:0] data_in_d;
  input [5:0] addr_rd_d;
  input [5:0] addr_wr_d;
  input re_d;
  input we_d;
  output [11:0] data_out_d;
  input en_d;



  // Interconnect Declarations for Component Instantiations 
  assign en = (en_d);
  assign we = (we_d);
  assign addr_wr = (addr_wr_d);
  assign data_in = (data_in_d);
  assign data_out_d = data_out;
  assign re = (re_d);
  assign addr_rd = (addr_rd_d);
endmodule

// ------------------------------------------------------------------
//  Design Unit:    kernel_deriche_ram_nangate_45nm_separate_beh_RAM_separateRW_rwport_en_4_64_12_6_0_1_0_0_0_1_1_12_64_1_1_gen
// ------------------------------------------------------------------


module kernel_deriche_ram_nangate_45nm_separate_beh_RAM_separateRW_rwport_en_4_64_12_6_0_1_0_0_0_1_1_12_64_1_1_gen
    (
  en, we, addr_wr, data_in, data_out, re, addr_rd, data_in_d, addr_rd_d, addr_wr_d,
      re_d, we_d, data_out_d, en_d
);
  output en;
  output we;
  output [5:0] addr_wr;
  output [11:0] data_in;
  input [11:0] data_out;
  output re;
  output [5:0] addr_rd;
  input [11:0] data_in_d;
  input [5:0] addr_rd_d;
  input [5:0] addr_wr_d;
  input re_d;
  input we_d;
  output [11:0] data_out_d;
  input en_d;



  // Interconnect Declarations for Component Instantiations 
  assign en = (en_d);
  assign we = (we_d);
  assign addr_wr = (addr_wr_d);
  assign data_in = (data_in_d);
  assign data_out_d = data_out;
  assign re = (re_d);
  assign addr_rd = (addr_rd_d);
endmodule

// ------------------------------------------------------------------
//  Design Unit:    kernel_deriche_ram_nangate_45nm_separate_beh_RAM_separateRW_wport_3_64_12_6_0_1_0_0_0_1_1_12_64_1_1_gen
// ------------------------------------------------------------------


module kernel_deriche_ram_nangate_45nm_separate_beh_RAM_separateRW_wport_3_64_12_6_0_1_0_0_0_1_1_12_64_1_1_gen
    (
  we, addr_wr, data_in, data_in_d, addr_wr_d, we_d
);
  output we;
  output [5:0] addr_wr;
  output [11:0] data_in;
  input [11:0] data_in_d;
  input [5:0] addr_wr_d;
  input we_d;



  // Interconnect Declarations for Component Instantiations 
  assign we = (we_d);
  assign addr_wr = (addr_wr_d);
  assign data_in = (data_in_d);
endmodule

// ------------------------------------------------------------------
//  Design Unit:    kernel_deriche_ram_nangate_45nm_separate_beh_RAM_separateRW_rport_2_64_12_6_0_1_0_0_0_1_1_12_64_1_1_gen
// ------------------------------------------------------------------


module kernel_deriche_ram_nangate_45nm_separate_beh_RAM_separateRW_rport_2_64_12_6_0_1_0_0_0_1_1_12_64_1_1_gen
    (
  data_out, re, addr_rd, addr_rd_d, re_d, data_out_d
);
  input [11:0] data_out;
  output re;
  output [5:0] addr_rd;
  input [5:0] addr_rd_d;
  input re_d;
  output [11:0] data_out_d;



  // Interconnect Declarations for Component Instantiations 
  assign data_out_d = data_out;
  assign re = (re_d);
  assign addr_rd = (addr_rd_d);
endmodule

// ------------------------------------------------------------------
//  Design Unit:    kernel_deriche_core_core_fsm
//  FSM Module
// ------------------------------------------------------------------


module kernel_deriche_core_core_fsm (
  clk, rst, fsm_output, y1_vinit_C_1_tr0, for_for_C_8_tr0, for_C_0_tr0, for_2_for_C_2_tr0,
      for_2_C_0_tr0, for_3_for_C_8_tr0, for_3_C_0_tr0, for_5_for_C_2_tr0, for_5_C_0_tr0
);
  input clk;
  input rst;
  output [51:0] fsm_output;
  reg [51:0] fsm_output;
  input y1_vinit_C_1_tr0;
  input for_for_C_8_tr0;
  input for_C_0_tr0;
  input for_2_for_C_2_tr0;
  input for_2_C_0_tr0;
  input for_3_for_C_8_tr0;
  input for_3_C_0_tr0;
  input for_5_for_C_2_tr0;
  input for_5_C_0_tr0;


  // FSM State Type Declaration for kernel_deriche_core_core_fsm_1
  parameter
    core_rlp_C_0 = 6'd0,
    y1_vinit_C_0 = 6'd1,
    y1_vinit_C_1 = 6'd2,
    main_C_0 = 6'd3,
    main_C_1 = 6'd4,
    main_C_2 = 6'd5,
    main_C_3 = 6'd6,
    main_C_4 = 6'd7,
    main_C_5 = 6'd8,
    main_C_6 = 6'd9,
    main_C_7 = 6'd10,
    main_C_8 = 6'd11,
    main_C_9 = 6'd12,
    main_C_10 = 6'd13,
    main_C_11 = 6'd14,
    main_C_12 = 6'd15,
    main_C_13 = 6'd16,
    main_C_14 = 6'd17,
    main_C_15 = 6'd18,
    main_C_16 = 6'd19,
    main_C_17 = 6'd20,
    main_C_18 = 6'd21,
    main_C_19 = 6'd22,
    for_for_C_0 = 6'd23,
    for_for_C_1 = 6'd24,
    for_for_C_2 = 6'd25,
    for_for_C_3 = 6'd26,
    for_for_C_4 = 6'd27,
    for_for_C_5 = 6'd28,
    for_for_C_6 = 6'd29,
    for_for_C_7 = 6'd30,
    for_for_C_8 = 6'd31,
    for_C_0 = 6'd32,
    for_2_for_C_0 = 6'd33,
    for_2_for_C_1 = 6'd34,
    for_2_for_C_2 = 6'd35,
    for_2_C_0 = 6'd36,
    for_3_for_C_0 = 6'd37,
    for_3_for_C_1 = 6'd38,
    for_3_for_C_2 = 6'd39,
    for_3_for_C_3 = 6'd40,
    for_3_for_C_4 = 6'd41,
    for_3_for_C_5 = 6'd42,
    for_3_for_C_6 = 6'd43,
    for_3_for_C_7 = 6'd44,
    for_3_for_C_8 = 6'd45,
    for_3_C_0 = 6'd46,
    for_5_for_C_0 = 6'd47,
    for_5_for_C_1 = 6'd48,
    for_5_for_C_2 = 6'd49,
    for_5_C_0 = 6'd50,
    main_C_20 = 6'd51;

  reg [5:0] state_var;
  reg [5:0] state_var_NS;


  // Interconnect Declarations for Component Instantiations 
  always @(*)
  begin : kernel_deriche_core_core_fsm_1
    case (state_var)
      y1_vinit_C_0 : begin
        fsm_output = 52'b0000000000000000000000000000000000000000000000000010;
        state_var_NS = y1_vinit_C_1;
      end
      y1_vinit_C_1 : begin
        fsm_output = 52'b0000000000000000000000000000000000000000000000000100;
        if ( y1_vinit_C_1_tr0 ) begin
          state_var_NS = y1_vinit_C_0;
        end
        else begin
          state_var_NS = main_C_0;
        end
      end
      main_C_0 : begin
        fsm_output = 52'b0000000000000000000000000000000000000000000000001000;
        state_var_NS = main_C_1;
      end
      main_C_1 : begin
        fsm_output = 52'b0000000000000000000000000000000000000000000000010000;
        state_var_NS = main_C_2;
      end
      main_C_2 : begin
        fsm_output = 52'b0000000000000000000000000000000000000000000000100000;
        state_var_NS = main_C_3;
      end
      main_C_3 : begin
        fsm_output = 52'b0000000000000000000000000000000000000000000001000000;
        state_var_NS = main_C_4;
      end
      main_C_4 : begin
        fsm_output = 52'b0000000000000000000000000000000000000000000010000000;
        state_var_NS = main_C_5;
      end
      main_C_5 : begin
        fsm_output = 52'b0000000000000000000000000000000000000000000100000000;
        state_var_NS = main_C_6;
      end
      main_C_6 : begin
        fsm_output = 52'b0000000000000000000000000000000000000000001000000000;
        state_var_NS = main_C_7;
      end
      main_C_7 : begin
        fsm_output = 52'b0000000000000000000000000000000000000000010000000000;
        state_var_NS = main_C_8;
      end
      main_C_8 : begin
        fsm_output = 52'b0000000000000000000000000000000000000000100000000000;
        state_var_NS = main_C_9;
      end
      main_C_9 : begin
        fsm_output = 52'b0000000000000000000000000000000000000001000000000000;
        state_var_NS = main_C_10;
      end
      main_C_10 : begin
        fsm_output = 52'b0000000000000000000000000000000000000010000000000000;
        state_var_NS = main_C_11;
      end
      main_C_11 : begin
        fsm_output = 52'b0000000000000000000000000000000000000100000000000000;
        state_var_NS = main_C_12;
      end
      main_C_12 : begin
        fsm_output = 52'b0000000000000000000000000000000000001000000000000000;
        state_var_NS = main_C_13;
      end
      main_C_13 : begin
        fsm_output = 52'b0000000000000000000000000000000000010000000000000000;
        state_var_NS = main_C_14;
      end
      main_C_14 : begin
        fsm_output = 52'b0000000000000000000000000000000000100000000000000000;
        state_var_NS = main_C_15;
      end
      main_C_15 : begin
        fsm_output = 52'b0000000000000000000000000000000001000000000000000000;
        state_var_NS = main_C_16;
      end
      main_C_16 : begin
        fsm_output = 52'b0000000000000000000000000000000010000000000000000000;
        state_var_NS = main_C_17;
      end
      main_C_17 : begin
        fsm_output = 52'b0000000000000000000000000000000100000000000000000000;
        state_var_NS = main_C_18;
      end
      main_C_18 : begin
        fsm_output = 52'b0000000000000000000000000000001000000000000000000000;
        state_var_NS = main_C_19;
      end
      main_C_19 : begin
        fsm_output = 52'b0000000000000000000000000000010000000000000000000000;
        state_var_NS = for_for_C_0;
      end
      for_for_C_0 : begin
        fsm_output = 52'b0000000000000000000000000000100000000000000000000000;
        state_var_NS = for_for_C_1;
      end
      for_for_C_1 : begin
        fsm_output = 52'b0000000000000000000000000001000000000000000000000000;
        state_var_NS = for_for_C_2;
      end
      for_for_C_2 : begin
        fsm_output = 52'b0000000000000000000000000010000000000000000000000000;
        state_var_NS = for_for_C_3;
      end
      for_for_C_3 : begin
        fsm_output = 52'b0000000000000000000000000100000000000000000000000000;
        state_var_NS = for_for_C_4;
      end
      for_for_C_4 : begin
        fsm_output = 52'b0000000000000000000000001000000000000000000000000000;
        state_var_NS = for_for_C_5;
      end
      for_for_C_5 : begin
        fsm_output = 52'b0000000000000000000000010000000000000000000000000000;
        state_var_NS = for_for_C_6;
      end
      for_for_C_6 : begin
        fsm_output = 52'b0000000000000000000000100000000000000000000000000000;
        state_var_NS = for_for_C_7;
      end
      for_for_C_7 : begin
        fsm_output = 52'b0000000000000000000001000000000000000000000000000000;
        state_var_NS = for_for_C_8;
      end
      for_for_C_8 : begin
        fsm_output = 52'b0000000000000000000010000000000000000000000000000000;
        if ( for_for_C_8_tr0 ) begin
          state_var_NS = for_C_0;
        end
        else begin
          state_var_NS = for_for_C_0;
        end
      end
      for_C_0 : begin
        fsm_output = 52'b0000000000000000000100000000000000000000000000000000;
        if ( for_C_0_tr0 ) begin
          state_var_NS = for_2_for_C_0;
        end
        else begin
          state_var_NS = for_for_C_0;
        end
      end
      for_2_for_C_0 : begin
        fsm_output = 52'b0000000000000000001000000000000000000000000000000000;
        state_var_NS = for_2_for_C_1;
      end
      for_2_for_C_1 : begin
        fsm_output = 52'b0000000000000000010000000000000000000000000000000000;
        state_var_NS = for_2_for_C_2;
      end
      for_2_for_C_2 : begin
        fsm_output = 52'b0000000000000000100000000000000000000000000000000000;
        if ( for_2_for_C_2_tr0 ) begin
          state_var_NS = for_2_C_0;
        end
        else begin
          state_var_NS = for_2_for_C_0;
        end
      end
      for_2_C_0 : begin
        fsm_output = 52'b0000000000000001000000000000000000000000000000000000;
        if ( for_2_C_0_tr0 ) begin
          state_var_NS = for_3_for_C_0;
        end
        else begin
          state_var_NS = for_2_for_C_0;
        end
      end
      for_3_for_C_0 : begin
        fsm_output = 52'b0000000000000010000000000000000000000000000000000000;
        state_var_NS = for_3_for_C_1;
      end
      for_3_for_C_1 : begin
        fsm_output = 52'b0000000000000100000000000000000000000000000000000000;
        state_var_NS = for_3_for_C_2;
      end
      for_3_for_C_2 : begin
        fsm_output = 52'b0000000000001000000000000000000000000000000000000000;
        state_var_NS = for_3_for_C_3;
      end
      for_3_for_C_3 : begin
        fsm_output = 52'b0000000000010000000000000000000000000000000000000000;
        state_var_NS = for_3_for_C_4;
      end
      for_3_for_C_4 : begin
        fsm_output = 52'b0000000000100000000000000000000000000000000000000000;
        state_var_NS = for_3_for_C_5;
      end
      for_3_for_C_5 : begin
        fsm_output = 52'b0000000001000000000000000000000000000000000000000000;
        state_var_NS = for_3_for_C_6;
      end
      for_3_for_C_6 : begin
        fsm_output = 52'b0000000010000000000000000000000000000000000000000000;
        state_var_NS = for_3_for_C_7;
      end
      for_3_for_C_7 : begin
        fsm_output = 52'b0000000100000000000000000000000000000000000000000000;
        state_var_NS = for_3_for_C_8;
      end
      for_3_for_C_8 : begin
        fsm_output = 52'b0000001000000000000000000000000000000000000000000000;
        if ( for_3_for_C_8_tr0 ) begin
          state_var_NS = for_3_C_0;
        end
        else begin
          state_var_NS = for_3_for_C_0;
        end
      end
      for_3_C_0 : begin
        fsm_output = 52'b0000010000000000000000000000000000000000000000000000;
        if ( for_3_C_0_tr0 ) begin
          state_var_NS = for_5_for_C_0;
        end
        else begin
          state_var_NS = for_3_for_C_0;
        end
      end
      for_5_for_C_0 : begin
        fsm_output = 52'b0000100000000000000000000000000000000000000000000000;
        state_var_NS = for_5_for_C_1;
      end
      for_5_for_C_1 : begin
        fsm_output = 52'b0001000000000000000000000000000000000000000000000000;
        state_var_NS = for_5_for_C_2;
      end
      for_5_for_C_2 : begin
        fsm_output = 52'b0010000000000000000000000000000000000000000000000000;
        if ( for_5_for_C_2_tr0 ) begin
          state_var_NS = for_5_C_0;
        end
        else begin
          state_var_NS = for_5_for_C_0;
        end
      end
      for_5_C_0 : begin
        fsm_output = 52'b0100000000000000000000000000000000000000000000000000;
        if ( for_5_C_0_tr0 ) begin
          state_var_NS = main_C_20;
        end
        else begin
          state_var_NS = for_5_for_C_0;
        end
      end
      main_C_20 : begin
        fsm_output = 52'b1000000000000000000000000000000000000000000000000000;
        state_var_NS = main_C_0;
      end
      // core_rlp_C_0
      default : begin
        fsm_output = 52'b0000000000000000000000000000000000000000000000000001;
        state_var_NS = y1_vinit_C_0;
      end
    endcase
  end

  always @(posedge clk) begin
    if ( rst ) begin
      state_var <= core_rlp_C_0;
    end
    else begin
      state_var <= state_var_NS;
    end
  end

endmodule

// ------------------------------------------------------------------
//  Design Unit:    kernel_deriche_core_wait_dp
// ------------------------------------------------------------------


module kernel_deriche_core_wait_dp (
  y1_rsci_en_d, y2_rsci_en_d, tmp_rsci_en_d, y1_rsci_cgo, y1_rsci_cgo_ir_unreg, y2_rsci_cgo,
      y2_rsci_cgo_ir_unreg, tmp_rsci_cgo, tmp_rsci_cgo_ir_unreg
);
  output y1_rsci_en_d;
  output y2_rsci_en_d;
  output tmp_rsci_en_d;
  input y1_rsci_cgo;
  input y1_rsci_cgo_ir_unreg;
  input y2_rsci_cgo;
  input y2_rsci_cgo_ir_unreg;
  input tmp_rsci_cgo;
  input tmp_rsci_cgo_ir_unreg;



  // Interconnect Declarations for Component Instantiations 
  assign y1_rsci_en_d = ~(y1_rsci_cgo | y1_rsci_cgo_ir_unreg);
  assign y2_rsci_en_d = ~(y2_rsci_cgo | y2_rsci_cgo_ir_unreg);
  assign tmp_rsci_en_d = ~(tmp_rsci_cgo | tmp_rsci_cgo_ir_unreg);
endmodule

// ------------------------------------------------------------------
//  Design Unit:    kernel_deriche_core
// ------------------------------------------------------------------


module kernel_deriche_core (
  clk, rst, alpha_rsc_dat, alpha_triosy_lz, imgIn_triosy_lz, imgOut_triosy_lz, imgIn_rsci_addr_rd_d,
      imgIn_rsci_re_d, imgIn_rsci_data_out_d, imgOut_rsci_data_in_d, imgOut_rsci_addr_wr_d,
      imgOut_rsci_we_d, y1_rsci_data_in_d, y1_rsci_addr_rd_d, y1_rsci_addr_wr_d,
      y1_rsci_we_d, y1_rsci_data_out_d, y1_rsci_en_d, y2_rsci_data_in_d, y2_rsci_addr_rd_d,
      y2_rsci_addr_wr_d, y2_rsci_we_d, y2_rsci_data_out_d, y2_rsci_en_d, tmp_rsci_data_in_d,
      tmp_rsci_addr_rd_d, tmp_rsci_addr_wr_d, tmp_rsci_re_d, tmp_rsci_we_d, tmp_rsci_data_out_d,
      tmp_rsci_en_d, y1_rsci_re_d_pff
);
  input clk;
  input rst;
  input [11:0] alpha_rsc_dat;
  output alpha_triosy_lz;
  output imgIn_triosy_lz;
  output imgOut_triosy_lz;
  output [5:0] imgIn_rsci_addr_rd_d;
  output imgIn_rsci_re_d;
  input [11:0] imgIn_rsci_data_out_d;
  output [11:0] imgOut_rsci_data_in_d;
  output [5:0] imgOut_rsci_addr_wr_d;
  output imgOut_rsci_we_d;
  output [11:0] y1_rsci_data_in_d;
  output [5:0] y1_rsci_addr_rd_d;
  output [5:0] y1_rsci_addr_wr_d;
  output y1_rsci_we_d;
  input [11:0] y1_rsci_data_out_d;
  output y1_rsci_en_d;
  output [11:0] y2_rsci_data_in_d;
  output [5:0] y2_rsci_addr_rd_d;
  output [5:0] y2_rsci_addr_wr_d;
  output y2_rsci_we_d;
  input [11:0] y2_rsci_data_out_d;
  output y2_rsci_en_d;
  output [11:0] tmp_rsci_data_in_d;
  output [5:0] tmp_rsci_addr_rd_d;
  output [5:0] tmp_rsci_addr_wr_d;
  output tmp_rsci_re_d;
  output tmp_rsci_we_d;
  input [11:0] tmp_rsci_data_out_d;
  output tmp_rsci_en_d;
  output y1_rsci_re_d_pff;


  // Interconnect Declarations
  wire [11:0] alpha_rsci_idat;
  wire [51:0] fsm_output;
  wire for_3_and_tmp;
  wire for_3_for_and_tmp;
  wire for_and_tmp;
  wire and_dcpl_3;
  wire and_dcpl_8;
  wire and_dcpl_33;
  wire and_dcpl_36;
  wire and_dcpl_38;
  wire and_dcpl_41;
  wire and_dcpl_58;
  wire and_dcpl_70;
  wire or_dcpl_83;
  wire or_dcpl_88;
  wire or_dcpl_90;
  wire or_dcpl_101;
  wire or_dcpl_107;
  wire or_dcpl_110;
  wire or_dcpl_111;
  wire or_dcpl_114;
  wire or_dcpl_115;
  wire or_dcpl_116;
  wire or_dcpl_117;
  wire or_dcpl_118;
  wire or_dcpl_119;
  wire or_dcpl_120;
  wire or_dcpl_121;
  wire and_dcpl_134;
  wire and_dcpl_136;
  wire and_dcpl_137;
  wire and_dcpl_142;
  wire and_dcpl_143;
  wire and_dcpl_150;
  wire or_dcpl_124;
  wire or_dcpl_128;
  wire and_dcpl_160;
  wire and_dcpl_168;
  wire and_dcpl_169;
  wire and_dcpl_182;
  wire and_dcpl_183;
  wire and_dcpl_186;
  wire and_dcpl_187;
  wire and_dcpl_189;
  wire or_dcpl_133;
  wire and_dcpl_194;
  wire and_dcpl_198;
  wire and_dcpl_199;
  wire or_dcpl_146;
  wire and_dcpl_210;
  wire and_dcpl_214;
  wire and_dcpl_215;
  wire and_dcpl_216;
  wire and_dcpl_243;
  wire and_dcpl_244;
  wire and_dcpl_245;
  wire and_dcpl_246;
  wire and_dcpl_247;
  wire and_dcpl_254;
  wire and_dcpl_295;
  wire and_dcpl_300;
  wire and_dcpl_318;
  wire and_dcpl_332;
  wire or_dcpl_165;
  wire or_dcpl_169;
  wire or_dcpl_170;
  wire or_dcpl_171;
  wire or_dcpl_182;
  wire or_dcpl_185;
  wire and_dcpl_354;
  wire or_dcpl_198;
  wire or_dcpl_203;
  wire or_dcpl_208;
  wire or_dcpl_209;
  wire or_dcpl_218;
  wire or_dcpl_224;
  wire or_dcpl_231;
  wire or_dcpl_234;
  wire or_dcpl_271;
  wire or_tmp_82;
  wire or_tmp_83;
  wire or_tmp_84;
  wire or_tmp_113;
  wire or_tmp_148;
  wire and_970_cse;
  wire and_962_cse;
  wire [3:0] i_2_3_0_sva_2;
  wire [4:0] nl_i_2_3_0_sva_2;
  reg [24:0] for_1_for_v_acc_5_itm;
  reg [24:0] for_4_for_v_acc_5_itm;
  wire [22:0] mul_5_sdt_sva_1;
  wire signed [23:0] nl_mul_5_sdt_sva_1;
  wire [12:0] e_a_acc_sat_sva_1;
  wire [13:0] nl_e_a_acc_sat_sva_1;
  reg e_a_e_a_e_a_or_1_psp_sva;
  reg [9:0] exp_poly_2_x2_10_1_sva;
  reg exp_poly_2_x3_0_sva;
  reg a3_0_sva;
  reg [9:0] e_2a_e_2a_nor_1_psp_sva;
  reg [9:0] e_a_e_a_e_a_or_psp_sva;
  reg ym1_0_1_sva;
  wire [12:0] for_5_for_acc_1_psp_sva_1;
  wire [13:0] nl_for_5_for_acc_1_psp_sva_1;
  reg [21:0] mul_1_sdt_36_15_sva;
  wire [14:0] slc_acc_10_22_8_psp_sva_mx0w2;
  wire [15:0] nl_slc_acc_10_22_8_psp_sva_mx0w2;
  reg [12:0] exp_poly_2_slc_exp_poly_2_acc_5_20_8_psp_sva;
  reg [9:0] exp_poly_2_x3_10_1_sva;
  reg [9:0] e_a_10_1_sva;
  wire [21:0] slc_37_16_sat_1_sva_mx0w2;
  wire [22:0] nl_slc_37_16_sat_1_sva_mx0w2;
  wire [15:0] slc_acc_23_8_psp_sva_mx0w3;
  wire [20:0] recip_nr_slc_recip_nr_acc_3_36_16_psp_sva_1;
  wire [14:0] exp_poly_2_x4_slc_exp_poly_2_x4_acc_22_8_psp_sva_mx0w0;
  wire [15:0] nl_exp_poly_2_x4_slc_exp_poly_2_x4_acc_22_8_psp_sva_mx0w0;
  wire [15:0] exp_poly_1_x5_slc_exp_poly_1_x5_acc_23_8_psp_sva_1;
  wire [13:0] exp_poly_2_x2_slc_exp_poly_2_x2_acc_21_8_psp_sva_mx0w0;
  wire [15:0] exp_poly_x5_slc_exp_poly_x5_acc_23_8_psp_sva_1;
  wire [15:0] exp_poly_1_x4_slc_exp_poly_1_x4_acc_23_8_psp_sva_mx0w0;
  wire [15:0] exp_poly_x3_slc_exp_poly_x3_acc_23_8_psp_sva_mx0w0;
  wire [16:0] nl_exp_poly_x3_slc_exp_poly_x3_acc_23_8_psp_sva_mx0w0;
  wire [15:0] exp_poly_1_x3_slc_exp_poly_1_x3_acc_23_8_psp_sva_mx0w0;
  wire [15:0] exp_poly_1_x2_slc_exp_poly_1_x2_acc_23_8_psp_sva_mx0w0;
  reg [12:0] acc_sat_sva;
  wire for_1_for_v_or_ssc;
  reg for_1_for_v_acc_6_itm_24;
  reg [23:0] for_1_for_v_acc_6_itm_23_0;
  wire for_4_for_v_or_ssc;
  reg for_4_for_v_acc_6_itm_24;
  reg [23:0] for_4_for_v_acc_6_itm_23_0;
  wire num_or_ssc;
  reg [4:0] num_mul_sdt_23_7_sva_16_12;
  reg [11:0] num_mul_sdt_23_7_sva_11_0;
  reg exp_poly_2_x2_slc_exp_poly_2_x2_acc_21_8_psp_sva_13;
  wire [17:0] exp_poly_2_acc_16_sdt;
  wire [18:0] nl_exp_poly_2_acc_16_sdt;
  wire den_or_1_ssc;
  reg [4:0] den_slc_den_mul_sdt_23_6_itm_17_13;
  reg den_slc_den_mul_sdt_23_6_itm_12;
  wire [18:0] exp_poly_acc_17_sdt;
  wire [20:0] nl_exp_poly_acc_17_sdt;
  wire [18:0] exp_poly_1_acc_17_sdt;
  wire [19:0] nl_exp_poly_1_acc_17_sdt;
  reg exp_poly_1_acc_17_itm_18;
  reg exp_poly_1_acc_17_itm_17;
  reg exp_poly_1_x2_slc_exp_poly_1_x2_acc_23_8_psp_sva_15;
  reg exp_poly_x2_slc_exp_poly_x2_acc_23_8_psp_sva_15;
  reg exp_poly_x4_slc_exp_poly_x4_acc_23_8_psp_sva_15;
  reg exp_poly_2_x3_slc_exp_poly_2_x3_acc_22_8_psp_sva_14;
  reg exp_poly_2_x4_slc_exp_poly_2_x4_acc_22_8_psp_sva_14;
  reg exp_poly_1_slc_exp_poly_1_acc_5_20_8_psp_sva_12;
  reg exp_poly_1_x3_slc_exp_poly_1_x3_acc_23_8_psp_sva_15;
  reg exp_poly_1_x4_slc_exp_poly_1_x4_acc_23_8_psp_sva_15;
  reg exp_poly_x3_slc_exp_poly_x3_acc_23_8_psp_sva_15;
  wire den_or_ssc;
  reg den_slc_den_acc_2_32_9_psp_sva_16;
  reg [1:0] den_slc_den_acc_2_32_9_psp_sva_15_14;
  wire or_398_tmp;
  wire or_399_tmp;
  wire [14:0] exp_poly_2_acc_12_sdt;
  wire [15:0] nl_exp_poly_2_acc_12_sdt;
  wire or_530_ssc;
  reg reg_imgOut_triosy_obj_ld_cse;
  reg reg_tmp_rsci_cgo_ir_cse;
  reg reg_y2_rsci_cgo_ir_cse;
  reg reg_y1_rsci_cgo_ir_cse;
  wire den_and_1_cse;
  wire ym1_or_1_cse;
  wire i_or_cse;
  wire nor_71_cse;
  wire or_366_cse;
  wire or_371_cse;
  wire tmp_static_init_else_and_rgt;
  wire y1_static_init_else_and_rgt;
  reg [3:0] i_5_3_0_sva_1;
  reg [3:0] i_4_3_0_sva_1;
  wire num_mul_sdt_23_7_sva_mx0c1;
  wire or_356_rmff;
  wire or_355_rmff;
  wire or_354_rmff;
  reg [1:0] y1_static_init_else_acc_itm_4_3;
  reg [2:0] y1_static_init_else_acc_itm_2_0;
  reg [1:0] tmp_static_init_else_acc_itm_4_3;
  reg [2:0] tmp_static_init_else_acc_itm_2_0;
  wire [9:0] for_2_for_for_2_for_nor_6;
  wire for_2_for_for_2_for_nor_8;
  reg [2:0] j_1_3_0_sva_2_0;
  reg [2:0] j_2_3_0_sva_2_0;
  wire [9:0] for_1_for_v_10_1_sva_mx0w2;
  wire for_1_for_v_0_sva_mx0w4;
  reg y1_static_init_else_acc_itm_5;
  reg tmp_static_init_else_acc_itm_5;
  wire [9:0] exp_poly_1_x3_exp_poly_1_x3_nor_itm;
  wire and_609_itm;
  wire and_910_itm;
  wire [16:0] exp_poly_acc_15_itm;
  wire [17:0] nl_exp_poly_acc_15_itm;
  wire [36:0] z_out;
  wire [23:0] z_out_1;
  wire signed [25:0] nl_z_out_1;
  wire [23:0] z_out_3;
  wire or_tmp_318;
  wire [23:0] z_out_4;
  wire [3:0] z_out_5;
  wire [4:0] nl_z_out_5;
  wire [16:0] z_out_6;
  wire [17:0] nl_z_out_6;
  wire [14:0] z_out_9;
  wire [15:0] nl_z_out_9;
  wire [14:0] z_out_10;
  wire [15:0] nl_z_out_10;
  wire [12:0] z_out_11;
  wire [13:0] nl_z_out_11;
  wire [12:0] z_out_12;
  wire [13:0] nl_z_out_12;
  wire [24:0] z_out_13;
  wire [25:0] nl_z_out_13;
  wire [25:0] z_out_16;
  wire [26:0] nl_z_out_16;
  wire [24:0] z_out_17;
  wire [25:0] nl_z_out_17;
  wire or_tmp_356;
  wire or_tmp_357;
  wire [4:0] z_out_18;
  wire [5:0] nl_z_out_18;
  wire [17:0] z_out_20;
  wire [18:0] nl_z_out_20;
  wire [23:0] z_out_21;
  wire [24:0] nl_z_out_21;
  wire [24:0] z_out_22;
  wire [25:0] nl_z_out_22;
  reg e_2a_nor_ovfl_1_sva;
  reg [9:0] exp_poly_1_x2_10_1_sva;
  reg [9:0] exp_poly_1_x4_10_1_sva;
  reg exp_poly_1_x4_0_sva;
  reg [11:0] exp_poly_x_2_sva;
  reg exp_poly_2_x2_0_sva;
  reg a2_0_sva;
  reg a4_0_sva;
  reg ym1_11_1_sva;
  reg [9:0] yp1_10_1_1_sva;
  reg yp1_0_1_sva;
  reg yp1_11_1_sva;
  reg yp2_0_1_sva;
  reg yp2_11_1_sva;
  reg [11:0] tp1_sva;
  reg exp_poly_1_or_itm;
  reg [9:0] exp_poly_1_x5_exp_poly_1_x5_nor_1_itm;
  reg exp_poly_1_x5_exp_poly_1_x5_nor_2_itm;
  wire [9:0] a2_10_1_sva_mx0w3;
  wire e_a_e_a_e_a_or_1_psp_sva_mx0w1;
  wire [9:0] e_2a_e_2a_nor_1_psp_sva_mx0w0;
  wire [9:0] e_a_e_a_e_a_or_psp_sva_mx0w0;
  wire [9:0] recip_nr_x_10_1_1_sva_mx0w1;
  wire e_2a_nor_ovfl_1_sva_mx0w0;
  wire exp_poly_1_x2_nor_ovfl_sva_1;
  wire exp_poly_1_x2_and_unfl_sva_1;
  wire e_a_nor_ovfl_1_sva_1;
  wire a2_0_sva_mx0w3;
  wire den_slc_den_acc_2_32_9_psp_sva_mx0c1;
  wire [9:0] exp_poly_x2_10_1_sva_1;
  wire exp_poly_x2_0_sva_1;
  wire exp_poly_x3_nor_ovfl_sva_1;
  wire exp_poly_x3_and_unfl_sva_1;
  wire exp_poly_1_x3_nor_ovfl_sva_1;
  wire exp_poly_1_x3_and_unfl_sva_1;
  wire recip_nr_x_0_1_sva_mx0w2;
  wire exp_poly_1_x4_nor_ovfl_sva_1;
  wire exp_poly_1_x4_and_unfl_sva_1;
  wire exp_poly_2_x2_nor_ovfl_sva_1;
  wire exp_poly_2_x2_and_unfl_sva_1;
  wire exp_poly_x5_nor_ovfl_sva_1;
  wire exp_poly_x5_and_unfl_sva_1;
  wire den_slc_den_mul_sdt_23_6_itm_mx0c3;
  wire den_slc_den_mul_sdt_23_6_itm_mx0c5;
  wire exp_poly_1_x5_nor_ovfl_sva_1;
  wire exp_poly_1_x5_and_unfl_sva_1;
  wire exp_poly_2_x3_nor_ovfl_sva_1;
  wire exp_poly_2_x3_and_unfl_sva_1;
  wire exp_poly_2_x4_nor_ovfl_sva_1;
  wire exp_poly_2_x4_and_unfl_sva_1;
  wire exp_poly_nor_ovfl_sva_1;
  wire exp_poly_and_unfl_sva_1;
  wire [12:0] num_acc_cse_sva_1;
  wire [13:0] nl_num_acc_cse_sva_1;
  wire nor_ovfl_6_sva_1;
  wire den_nor_ovfl_sva_1;
  wire den_and_unfl_sva_1;
  wire num_nor_ovfl_sva_1;
  wire num_and_unfl_sva_1;
  wire recip_nr_nor_ovfl_sva_1;
  wire exp_poly_2_nor_ovfl_sva_1;
  wire exp_poly_2_and_unfl_sva_1;
  wire recip_nr_nor_ovfl_1_sva_1;
  wire recip_nr_and_unfl_1_sva_1;
  wire nor_ovfl_sva_1;
  wire and_unfl_sva_1;
  wire nor_ovfl_4_sva_1;
  wire and_unfl_4_sva_1;
  wire nor_ovfl_2_sva_1;
  wire and_unfl_2_sva_1;
  wire j_2_3_0_sva_2_0_mx0c1;
  wire j_1_3_0_sva_2_0_mx0c1;
  wire for_4_for_v_acc_6_itm_mx0c0;
  wire for_3_for_v_nor_ovfl_sva_1;
  wire for_3_for_v_and_unfl_sva_1;
  wire for_5_for_nor_ovfl_sva_1;
  wire for_5_for_and_unfl_sva_1;
  reg recip_nr_slc_recip_nr_acc_3_36_16_psp_sva_20;
  reg exp_poly_slc_exp_poly_acc_5_20_8_psp_sva_12;
  reg slc_37_16_sat_sva_21;
  reg [3:0] exp_poly_2_acc_12_itm_14_11;
  reg [10:0] exp_poly_2_acc_12_itm_10_0;
  wire for_for_v_or_ssc;
  reg [3:0] e_2a_10_1_sva_rsp_0;
  reg [5:0] e_2a_10_1_sva_rsp_1;
  reg [2:0] den_slc_den_acc_2_32_9_psp_sva_13_0_rsp_0;
  reg [8:0] den_slc_den_acc_2_32_9_psp_sva_13_0_rsp_1;
  reg den_slc_den_acc_2_32_9_psp_sva_13_0_rsp_2;
  reg den_slc_den_acc_2_32_9_psp_sva_13_0_rsp_3;
  reg [5:0] exp_poly_1_acc_17_itm_16_0_rsp_0;
  reg [5:0] exp_poly_1_acc_17_itm_16_0_rsp_1;
  reg [3:0] exp_poly_1_acc_17_itm_16_0_rsp_2;
  reg exp_poly_1_acc_17_itm_16_0_rsp_3;
  wire exp_poly_1_exp_poly_1_nor_2_ssc;
  reg den_slc_den_mul_sdt_23_6_itm_11_0_rsp_0;
  reg [10:0] den_slc_den_mul_sdt_23_6_itm_11_0_rsp_1;
  wire tm1_nand_seb;
  wire num_nor_14_seb;
  wire or_631_ssc;
  wire den_and_5_cse;
  wire e_2a_or_cse;
  wire exp_poly_exp_poly_nor_2_cse;
  wire [9:0] exp_poly_1_exp_poly_1_nor_cse;
  wire exp_poly_2_x5_exp_poly_2_x5_nor_2_cse;
  wire [9:0] exp_poly_2_x3_exp_poly_2_x3_nor_cse;
  wire for_3_for_v_or_cse;
  wire num_nor_5_cse;
  wire two_neg_a_nor_cse_1;
  wire den_and_8_cse;
  wire nor_225_cse;
  wire and_974_tmp;
  wire and_584_tmp;
  wire or_739_tmp;
  wire y1_static_init_else_y1_static_init_else_nor_2_itm;
  wire [19:0] exp_poly_2_acc_18_itm;
  wire [21:0] nl_exp_poly_2_acc_18_itm;
  wire [16:0] exp_poly_1_x2_mul_itm_23_7_1;
  wire [16:0] den_acc_itm_17_1_1;
  wire [12:0] two_neg_a_acc_5_itm_13_1;
  wire [14:0] exp_poly_2_x2_mul_itm_21_7_1;
  wire [15:0] exp_poly_2_x5_mul_itm_22_7_1;
  wire [20:0] recip_nr_mul_2_itm_35_15_1;
  wire [16:0] mul_itm_23_7_1;
  wire [16:0] exp_poly_x3_mul_1_itm_23_7_1;
  wire [10:0] exp_poly_acc_11_itm_13_3;
  wire num_nor_13_seb;
  wire [20:0] exp_poly_acc_19_sdt;
  wire [22:0] nl_exp_poly_acc_19_sdt;
  wire [20:0] exp_poly_1_acc_19_sdt;
  wire [22:0] nl_exp_poly_1_acc_19_sdt;
  wire den_and_7_cse;
  wire num_or_10_cse_1;
  wire [16:0] z_out_2_23_7;
  wire [10:0] z_out_19_13_3;
  wire [11:0] nl_z_out_19_13_3;
  wire exp_poly_1_exp_poly_1_and_11_seb;
  wire [14:0] z_out_8_15_1;
  wire [16:0] nl_z_out_8_15_1;
  wire [11:0] z_out_14_12_1;
  wire [12:0] nl_z_out_14_12_1;
  wire [16:0] z_out_15_23_7;
  wire [17:0] nl_z_out_15_23_7;
  reg [16:0] for_3_for_v_acc_4_itm_23_7;
  reg [6:0] for_3_for_v_acc_4_itm_6_0;

  wire[9:0] exp_poly_1_x3_nor_2_nl;
  wire[9:0] exp_poly_1_nor_2_nl;
  wire y1_static_init_else_and_1_nl;
  wire or_21_nl;
  wire[9:0] or_nl;
  wire[9:0] exp_poly_1_x2_mux1h_1_nl;
  wire[9:0] exp_poly_1_x2_exp_poly_1_x2_nor_nl;
  wire[9:0] exp_poly_1_x2_nor_2_nl;
  wire[9:0] num_num_nor_1_nl;
  wire[9:0] num_nor_3_nl;
  wire not_441_nl;
  wire[9:0] recip_nr_recip_nr_nor_3_nl;
  wire[9:0] recip_nr_nor_7_nl;
  wire[9:0] nor_31_nl;
  wire[9:0] nor_32_nl;
  wire exp_poly_1_x2_exp_poly_1_x2_nor_1_nl;
  wire den_den_nor_1_nl;
  wire num_num_nor_2_nl;
  wire[11:0] two_neg_a_mux1h_2_nl;
  wire[13:0] two_neg_a_acc_nl;
  wire[14:0] nl_two_neg_a_acc_nl;
  wire not_443_nl;
  wire[11:0] alpha_mux_nl;
  wire not_452_nl;
  wire nor_33_nl;
  wire[9:0] exp_poly_2_x3_nor_2_nl;
  wire[9:0] exp_poly_x2_mux1h_2_nl;
  wire not_454_nl;
  wire exp_poly_1_x3_exp_poly_1_x3_nor_1_nl;
  wire exp_poly_x2_mux1h_3_nl;
  wire[9:0] exp_poly_1_x4_mux1h_1_nl;
  wire[9:0] exp_poly_1_x4_exp_poly_1_x4_nor_nl;
  wire[9:0] exp_poly_1_x4_nor_2_nl;
  wire[9:0] exp_poly_2_x4_exp_poly_2_x4_nor_nl;
  wire[9:0] exp_poly_2_x4_nor_2_nl;
  wire[9:0] den_den_nor_nl;
  wire[9:0] den_nor_2_nl;
  wire not_458_nl;
  wire exp_poly_1_x4_mux1h_3_nl;
  wire exp_poly_1_x4_exp_poly_1_x4_nor_1_nl;
  wire exp_poly_2_x4_exp_poly_2_x4_nor_1_nl;
  wire recip_nr_recip_nr_nor_4_nl;
  wire[9:0] exp_poly_2_x2_exp_poly_2_x2_nor_nl;
  wire[9:0] exp_poly_2_x2_nor_2_nl;
  wire[9:0] exp_poly_2_exp_poly_2_nor_nl;
  wire[9:0] exp_poly_2_nor_2_nl;
  wire exp_poly_2_x2_exp_poly_2_x2_nor_1_nl;
  wire nor_15_nl;
  wire exp_poly_x5_mux1h_nl;
  wire exp_poly_x5_exp_poly_x5_nor_2_nl;
  wire exp_poly_1_x5_exp_poly_1_x5_nor_2_nl;
  wire exp_poly_2_exp_poly_2_nor_1_nl;
  wire[9:0] exp_poly_x5_exp_poly_x5_nor_1_nl;
  wire[9:0] exp_poly_x5_nor_3_nl;
  wire[9:0] exp_poly_1_x5_exp_poly_1_x5_nor_1_nl;
  wire[9:0] exp_poly_1_x5_nor_3_nl;
  wire[9:0] nor_13_nl;
  wire[9:0] nor_14_nl;
  wire[9:0] exp_poly_x2_mux1h_6_nl;
  wire not_465_nl;
  wire exp_poly_or_nl;
  wire exp_poly_1_or_nl;
  wire exp_poly_2_or_nl;
  wire[2:0] j_and_nl;
  wire[2:0] j_mux_nl;
  wire not_442_nl;
  wire[2:0] j_mux_1_nl;
  wire j_not_nl;
  wire ym1_mux_nl;
  wire yp1_mux_nl;
  wire ym1_mux_1_nl;
  wire[9:0] nor_39_nl;
  wire[9:0] e_2a_nor_4_nl;
  wire e_2a_and_4_nl;
  wire[17:0] exp_poly_1_x2_acc_nl;
  wire[18:0] nl_exp_poly_1_x2_acc_nl;
  wire[9:0] for_1_for_v_nor_8_nl;
  wire[23:0] exp_poly_1_x2_mul_nl;
  wire[17:0] den_acc_nl;
  wire[18:0] nl_den_acc_nl;
  wire[12:0] den_acc_5_nl;
  wire[13:0] nl_den_acc_5_nl;
  wire[9:0] exp_poly_x2_nor_8_nl;
  wire[13:0] two_neg_a_acc_5_nl;
  wire[14:0] nl_two_neg_a_acc_5_nl;
  wire[17:0] exp_poly_1_x3_acc_nl;
  wire[18:0] nl_exp_poly_1_x3_acc_nl;
  wire[17:0] exp_poly_1_x4_acc_nl;
  wire[18:0] nl_exp_poly_1_x4_acc_nl;
  wire[15:0] exp_poly_2_x2_acc_nl;
  wire[16:0] nl_exp_poly_2_x2_acc_nl;
  wire[21:0] exp_poly_2_x2_mul_nl;
  wire signed [23:0] nl_exp_poly_2_x2_mul_nl;
  wire[17:0] exp_poly_x5_acc_nl;
  wire[18:0] nl_exp_poly_x5_acc_nl;
  wire nand_6_nl;
  wire[24:0] exp_poly_1_x5_acc_nl;
  wire[25:0] nl_exp_poly_1_x5_acc_nl;
  wire[17:0] acc_nl;
  wire[18:0] nl_acc_nl;
  wire[22:0] exp_poly_2_x5_mul_nl;
  wire signed [23:0] nl_exp_poly_2_x5_mul_nl;
  wire[21:0] recip_nr_acc_6_nl;
  wire[22:0] nl_recip_nr_acc_6_nl;
  wire[35:0] recip_nr_mul_2_nl;
  wire[23:0] mul_nl;
  wire[23:0] exp_poly_x3_mul_1_nl;
  wire[9:0] for_2_for_nor_5_nl;
  wire[2:0] i_and_nl;
  wire nor_208_nl;
  wire nor_248_nl;
  wire and_1276_nl;
  wire[2:0] i_or_2_nl;
  wire[2:0] i_and_1_nl;
  wire[2:0] i_mux1h_nl;
  wire or_569_nl;
  wire or_570_nl;
  wire nor_209_nl;
  wire or_571_nl;
  wire and_592_nl;
  wire for_1_for_v_or_4_nl;
  wire[23:0] for_for_v_mul_2_nl;
  wire for_4_for_v_and_nl;
  wire[2:0] for_for_v_mux_1_nl;
  wire[2:0] for_for_v_mux_3_nl;
  wire y2_static_init_else_y2_static_init_else_and_1_nl;
  wire[9:0] y2_static_init_else_y2_static_init_else_and_2_nl;
  wire y2_static_init_else_y2_static_init_else_and_3_nl;
  wire y1_static_init_else_mux_nl;
  wire[1:0] y1_static_init_else_mux_2_nl;
  wire[2:0] y1_static_init_else_mux_3_nl;
  wire y2_static_init_else_y2_static_init_else_and_nl;
  wire[9:0] y2_static_init_else_y2_static_init_else_and_4_nl;
  wire y2_static_init_else_y2_static_init_else_and_5_nl;
  wire[2:0] y2_static_init_else_mux_nl;
  wire[2:0] y2_static_init_else_mux_7_nl;
  wire for_2_for_for_2_for_and_2_nl;
  wire[9:0] for_2_for_for_2_for_and_1_nl;
  wire for_2_for_for_2_for_and_nl;
  wire[2:0] for_for_v_mux_nl;
  wire[2:0] for_for_v_mux_2_nl;
  wire tmp_static_init_else_mux_nl;
  wire[1:0] tmp_static_init_else_mux_1_nl;
  wire[2:0] tmp_static_init_else_mux_2_nl;
  wire[5:0] y1_static_init_else_y1_static_init_else_or_nl;
  wire[5:0] y1_static_init_else_mux_1_nl;
  wire nor_145_nl;
  wire or_389_nl;
  wire exp_poly_x2_mux1h_10_nl;
  wire exp_poly_x2_and_6_nl;
  wire exp_poly_x2_or_1_nl;
  wire exp_poly_x2_or_2_nl;
  wire[13:0] exp_poly_acc_11_nl;
  wire[14:0] nl_exp_poly_acc_11_nl;
  wire tm1_tm1_and_nl;
  wire tm1_mux_nl;
  wire[10:0] tm1_tm1_and_1_nl;
  wire[1:0] mux1h_20_nl;
  wire[2:0] mux1h_21_nl;
  wire[6:0] mux_7_nl;
  wire mux_8_nl;
  wire[12:0] mux1h_22_nl;
  wire[9:0] mux1h_23_nl;
  wire mux1h_24_nl;
  wire[1:0] for_1_for_v_mux1h_9_nl;
  wire[9:0] for_1_for_v_mux1h_10_nl;
  wire for_1_for_v_mux1h_11_nl;
  wire[1:0] for_1_for_v_mux1h_12_nl;
  wire[9:0] for_1_for_v_mux1h_13_nl;
  wire for_1_for_v_mux1h_14_nl;
  wire[23:0] mul_8_nl;
  wire exp_poly_1_x3_mux_7_nl;
  wire[3:0] exp_poly_1_x3_mux_8_nl;
  wire[5:0] exp_poly_1_x3_mux_9_nl;
  wire exp_poly_1_x3_mux_10_nl;
  wire exp_poly_1_x5_mux1h_9_nl;
  wire[9:0] exp_poly_1_x5_mux1h_10_nl;
  wire exp_poly_1_x5_mux1h_11_nl;
  wire exp_poly_1_x5_mux1h_12_nl;
  wire[9:0] exp_poly_1_x5_mux1h_13_nl;
  wire exp_poly_1_x5_mux1h_14_nl;
  wire for_for_v_mux1h_8_nl;
  wire[3:0] for_for_v_mux1h_9_nl;
  wire[5:0] for_for_v_mux1h_10_nl;
  wire for_for_v_mux1h_11_nl;
  wire for_for_v_mux1h_12_nl;
  wire[9:0] for_for_v_mux1h_13_nl;
  wire for_for_v_mux1h_14_nl;
  wire[2:0] for_1_for_for_1_for_mux_1_nl;
  wire num_and_17_nl;
  wire num_mux_6_nl;
  wire num_and_18_nl;
  wire num_mux1h_17_nl;
  wire[1:0] num_mux1h_18_nl;
  wire num_mux1h_19_nl;
  wire[2:0] num_mux1h_20_nl;
  wire[2:0] num_mux1h_21_nl;
  wire num_mux1h_22_nl;
  wire num_mux1h_23_nl;
  wire num_and_19_nl;
  wire num_mux_7_nl;
  wire num_and_20_nl;
  wire num_mux1h_24_nl;
  wire num_and_21_nl;
  wire num_mux_8_nl;
  wire num_num_and_5_nl;
  wire num_num_and_6_nl;
  wire num_mux_9_nl;
  wire num_and_22_nl;
  wire num_mux1h_25_nl;
  wire num_and_23_nl;
  wire num_mux1h_26_nl;
  wire num_or_12_nl;
  wire num_and_24_nl;
  wire num_mux1h_27_nl;
  wire[2:0] num_num_and_7_nl;
  wire[2:0] num_mux_10_nl;
  wire num_and_25_nl;
  wire num_mux1h_28_nl;
  wire num_num_and_8_nl;
  wire num_mux_11_nl;
  wire num_and_26_nl;
  wire num_mux1h_29_nl;
  wire[2:0] num_num_and_9_nl;
  wire num_nor_18_nl;
  wire num_and_27_nl;
  wire num_mux1h_30_nl;
  wire num_or_13_nl;
  wire num_and_28_nl;
  wire num_mux1h_31_nl;
  wire exp_poly_1_mux_38_nl;
  wire exp_poly_1_mux_30_nl;
  wire[10:0] exp_poly_1_mux_31_nl;
  wire[14:0] exp_poly_2_x3_mux_2_nl;
  wire exp_poly_2_x3_mux_3_nl;
  wire[8:0] two_neg_a_two_neg_a_two_neg_a_nor_1_nl;
  wire two_neg_a_mux_9_nl;
  wire[1:0] two_neg_a_mux_10_nl;
  wire two_neg_a_mux_11_nl;
  wire[1:0] two_neg_a_mux_12_nl;
  wire[11:0] two_neg_a_two_neg_a_or_1_nl;
  wire recip_nr_recip_nr_recip_nr_nor_3_nl;
  wire recip_nr_recip_nr_recip_nr_nor_4_nl;
  wire[3:0] recip_nr_mux_5_nl;
  wire[5:0] recip_nr_recip_nr_recip_nr_nor_5_nl;
  wire recip_nr_not_12_nl;
  wire[10:0] y2_static_init_else_y2_static_init_else_or_1_nl;
  wire y2_static_init_else_not_2_nl;
  wire y2_static_init_else_y2_static_init_else_and_8_nl;
  wire y2_static_init_else_y2_static_init_else_and_9_nl;
  wire[1:0] y2_static_init_else_and_1_nl;
  wire y2_static_init_else_not_3_nl;
  wire y2_static_init_else_mux_15_nl;
  wire[2:0] y2_static_init_else_mux_16_nl;
  wire[12:0] two_neg_a_two_neg_a_and_5_nl;
  wire[12:0] two_neg_a_mux_13_nl;
  wire[9:0] two_neg_a_mux1h_6_nl;
  wire two_neg_a_two_neg_a_and_6_nl;
  wire two_neg_a_mux_14_nl;
  wire[12:0] two_neg_a_two_neg_a_and_7_nl;
  wire[12:0] two_neg_a_mux_15_nl;
  wire[9:0] two_neg_a_mux1h_7_nl;
  wire two_neg_a_two_neg_a_and_8_nl;
  wire two_neg_a_mux_16_nl;
  wire exp_poly_1_mux_32_nl;
  wire exp_poly_1_exp_poly_1_and_8_nl;
  wire exp_poly_1_exp_poly_1_and_9_nl;
  wire exp_poly_1_exp_poly_1_and_10_nl;
  wire mux1h_25_nl;
  wire[12:0] mux1h_26_nl;
  wire[3:0] mux1h_27_nl;
  wire[3:0] mux1h_28_nl;
  wire[1:0] mux1h_29_nl;
  wire mux1h_30_nl;
  wire[24:0] mux1h_31_nl;
  wire or_743_nl;
  wire[23:0] for_for_v_mux_7_nl;
  wire[23:0] for_for_v_mux_8_nl;
  wire for_for_for_for_and_1_nl;
  wire[2:0] for_for_mux1h_2_nl;
  wire[3:0] exp_poly_1_mux_33_nl;
  wire[5:0] exp_poly_1_mux_34_nl;
  wire exp_poly_1_exp_poly_1_and_12_nl;
  wire exp_poly_1_exp_poly_1_and_13_nl;
  wire exp_poly_1_mux_35_nl;
  wire[1:0] exp_poly_1_mux_36_nl;
  wire[5:0] exp_poly_1_mux_37_nl;
  wire[1:0] exp_poly_1_exp_poly_1_and_14_nl;
  wire exp_poly_1_exp_poly_1_and_15_nl;
  wire[23:0] exp_poly_2_exp_poly_2_exp_poly_2_nand_1_nl;
  wire[3:0] exp_poly_2_exp_poly_2_and_5_nl;
  wire[5:0] exp_poly_2_mux_9_nl;
  wire[5:0] exp_poly_2_mux_10_nl;
  wire[3:0] exp_poly_2_mux_11_nl;
  wire exp_poly_2_mux_12_nl;
  wire[2:0] exp_poly_2_exp_poly_2_or_1_nl;
  wire exp_poly_2_not_19_nl;
  wire exp_poly_2_not_20_nl;
  wire[13:0] exp_poly_2_exp_poly_2_and_6_nl;
  wire[13:0] exp_poly_2_mux_13_nl;
  wire not_555_nl;
  wire exp_poly_2_exp_poly_2_and_7_nl;
  wire exp_poly_2_mux_14_nl;
  wire[1:0] exp_poly_2_exp_poly_2_and_8_nl;
  wire[1:0] exp_poly_2_mux_15_nl;
  wire not_557_nl;
  wire[2:0] exp_poly_2_mux1h_13_nl;
  wire[2:0] exp_poly_2_exp_poly_2_and_9_nl;
  wire[2:0] exp_poly_2_mux_16_nl;
  wire exp_poly_2_nor_6_nl;
  wire[12:0] exp_poly_2_mux1h_14_nl;
  wire[3:0] exp_poly_2_and_7_nl;
  wire[3:0] exp_poly_2_mux1h_15_nl;
  wire exp_poly_2_not_21_nl;
  wire exp_poly_2_mux1h_16_nl;
  wire[2:0] exp_poly_2_and_8_nl;
  wire[2:0] exp_poly_2_mux1h_17_nl;
  wire exp_poly_2_not_22_nl;
  wire[23:0] exp_poly_2_mux1h_18_nl;
  wire exp_poly_2_or_5_nl;

  // Interconnect Declarations for Component Instantiations 
  wire  nl_kernel_deriche_core_core_fsm_inst_y1_vinit_C_1_tr0;
  assign nl_kernel_deriche_core_core_fsm_inst_y1_vinit_C_1_tr0 = ~ e_a_e_a_e_a_or_1_psp_sva;
  wire  nl_kernel_deriche_core_core_fsm_inst_for_2_for_C_2_tr0;
  assign nl_kernel_deriche_core_core_fsm_inst_for_2_for_C_2_tr0 = i_2_3_0_sva_2[3];
  wire  nl_kernel_deriche_core_core_fsm_inst_for_2_C_0_tr0;
  assign nl_kernel_deriche_core_core_fsm_inst_for_2_C_0_tr0 = z_out_18[3];
  wire  nl_kernel_deriche_core_core_fsm_inst_for_5_for_C_2_tr0;
  assign nl_kernel_deriche_core_core_fsm_inst_for_5_for_C_2_tr0 = i_2_3_0_sva_2[3];
  wire  nl_kernel_deriche_core_core_fsm_inst_for_5_C_0_tr0;
  assign nl_kernel_deriche_core_core_fsm_inst_for_5_C_0_tr0 = z_out_18[3];
  ccs_in_v1 #(.rscid(32'sd1),
  .width(32'sd12)) alpha_rsci (
      .dat(alpha_rsc_dat),
      .idat(alpha_rsci_idat)
    );
  mgc_io_sync_v2 #(.valid(32'sd0)) alpha_triosy_obj (
      .ld(reg_imgOut_triosy_obj_ld_cse),
      .lz(alpha_triosy_lz)
    );
  mgc_io_sync_v2 #(.valid(32'sd0)) imgIn_triosy_obj (
      .ld(reg_imgOut_triosy_obj_ld_cse),
      .lz(imgIn_triosy_lz)
    );
  mgc_io_sync_v2 #(.valid(32'sd0)) imgOut_triosy_obj (
      .ld(reg_imgOut_triosy_obj_ld_cse),
      .lz(imgOut_triosy_lz)
    );
  kernel_deriche_core_wait_dp kernel_deriche_core_wait_dp_inst (
      .y1_rsci_en_d(y1_rsci_en_d),
      .y2_rsci_en_d(y2_rsci_en_d),
      .tmp_rsci_en_d(tmp_rsci_en_d),
      .y1_rsci_cgo(reg_y1_rsci_cgo_ir_cse),
      .y1_rsci_cgo_ir_unreg(or_356_rmff),
      .y2_rsci_cgo(reg_y2_rsci_cgo_ir_cse),
      .y2_rsci_cgo_ir_unreg(or_355_rmff),
      .tmp_rsci_cgo(reg_tmp_rsci_cgo_ir_cse),
      .tmp_rsci_cgo_ir_unreg(or_354_rmff)
    );
  kernel_deriche_core_core_fsm kernel_deriche_core_core_fsm_inst (
      .clk(clk),
      .rst(rst),
      .fsm_output(fsm_output),
      .y1_vinit_C_1_tr0(nl_kernel_deriche_core_core_fsm_inst_y1_vinit_C_1_tr0),
      .for_for_C_8_tr0(for_3_for_and_tmp),
      .for_C_0_tr0(for_and_tmp),
      .for_2_for_C_2_tr0(nl_kernel_deriche_core_core_fsm_inst_for_2_for_C_2_tr0),
      .for_2_C_0_tr0(nl_kernel_deriche_core_core_fsm_inst_for_2_C_0_tr0),
      .for_3_for_C_8_tr0(for_3_for_and_tmp),
      .for_3_C_0_tr0(for_3_and_tmp),
      .for_5_for_C_2_tr0(nl_kernel_deriche_core_core_fsm_inst_for_5_for_C_2_tr0),
      .for_5_C_0_tr0(nl_kernel_deriche_core_core_fsm_inst_for_5_C_0_tr0)
    );
  assign or_354_rmff = (fsm_output[34]) | (fsm_output[2]) | (fsm_output[37]) | (fsm_output[39])
      | (fsm_output[35]) | (fsm_output[1]) | (fsm_output[38]);
  assign or_355_rmff = or_dcpl_90 | (fsm_output[31]) | (fsm_output[2]) | (fsm_output[1])
      | or_dcpl_83;
  assign or_356_rmff = or_dcpl_90 | (fsm_output[29]) | (fsm_output[2]) | (fsm_output[1])
      | (fsm_output[44]) | (fsm_output[43]);
  assign or_366_cse = (fsm_output[30]) | (fsm_output[44]);
  assign or_371_cse = (fsm_output[29]) | (fsm_output[43]);
  assign exp_poly_1_x3_nor_2_nl = ~(MUX_v_10_2_2((exp_poly_1_x3_slc_exp_poly_1_x3_acc_23_8_psp_sva_mx0w0[10:1]),
      10'b1111111111, exp_poly_1_x3_nor_ovfl_sva_1));
  assign exp_poly_1_x3_exp_poly_1_x3_nor_itm = ~(MUX_v_10_2_2(exp_poly_1_x3_nor_2_nl,
      10'b1111111111, exp_poly_1_x3_and_unfl_sva_1));
  assign exp_poly_1_nor_2_nl = ~(MUX_v_10_2_2((z_out_22[18:9]), 10'b1111111111, exp_poly_nor_ovfl_sva_1));
  assign exp_poly_1_exp_poly_1_nor_cse = ~(MUX_v_10_2_2(exp_poly_1_nor_2_nl, 10'b1111111111,
      exp_poly_and_unfl_sva_1));
  assign and_609_itm = and_dcpl_187 & and_dcpl_168 & (~((fsm_output[5]) | (fsm_output[20])))
      & and_dcpl_136 & (~ (fsm_output[21]));
  assign e_2a_or_cse = (~(and_dcpl_199 & and_dcpl_194 & and_dcpl_136)) | (fsm_output[13]);
  assign exp_poly_exp_poly_nor_2_cse = ~((~((z_out_22[8]) | exp_poly_nor_ovfl_sva_1))
      | exp_poly_and_unfl_sva_1);
  assign exp_poly_2_x3_nor_2_nl = ~(MUX_v_10_2_2((z_out_9[10:1]), 10'b1111111111,
      exp_poly_2_x3_nor_ovfl_sva_1));
  assign exp_poly_2_x3_exp_poly_2_x3_nor_cse = ~(MUX_v_10_2_2(exp_poly_2_x3_nor_2_nl,
      10'b1111111111, exp_poly_2_x3_and_unfl_sva_1));
  assign exp_poly_2_x5_exp_poly_2_x5_nor_2_cse = ~((~((z_out_9[0]) | exp_poly_2_x3_nor_ovfl_sva_1))
      | exp_poly_2_x3_and_unfl_sva_1);
  assign nor_71_cse = ~((fsm_output[6:5]!=2'b00));
  assign ym1_or_1_cse = (fsm_output[31]) | or_tmp_84 | (fsm_output[45]);
  assign for_3_for_v_or_cse = i_or_cse | or_dcpl_224;
  assign i_or_cse = (fsm_output[23]) | (fsm_output[37]);
  assign nor_39_nl = ~(MUX_v_10_2_2((slc_37_16_sat_1_sva_mx0w2[10:1]), 10'b1111111111,
      nor_ovfl_2_sva_1));
  assign a2_10_1_sva_mx0w3 = ~(MUX_v_10_2_2(nor_39_nl, 10'b1111111111, and_unfl_2_sva_1));
  assign e_a_e_a_e_a_or_1_psp_sva_mx0w1 = (e_a_acc_sat_sva_1[0]) | e_a_nor_ovfl_1_sva_1;
  assign e_2a_nor_4_nl = ~(MUX_v_10_2_2((e_a_acc_sat_sva_1[9:0]), 10'b1111111111,
      e_2a_nor_ovfl_1_sva_mx0w0));
  assign e_2a_and_4_nl = (e_a_acc_sat_sva_1[12]) & (~((e_a_acc_sat_sva_1[11:10]==2'b11)));
  assign e_2a_e_2a_nor_1_psp_sva_mx0w0 = ~(MUX_v_10_2_2(e_2a_nor_4_nl, 10'b1111111111,
      e_2a_and_4_nl));
  assign nl_e_a_acc_sat_sva_1 =  -conv_s2s_12_13(alpha_rsci_idat);
  assign e_a_acc_sat_sva_1 = nl_e_a_acc_sat_sva_1[12:0];
  assign nl_exp_poly_1_x2_acc_nl = conv_u2u_17_18(exp_poly_1_x2_mul_itm_23_7_1) +
      18'b000000000000000001;
  assign exp_poly_1_x2_acc_nl = nl_exp_poly_1_x2_acc_nl[17:0];
  assign exp_poly_1_x2_slc_exp_poly_1_x2_acc_23_8_psp_sva_mx0w0 = readslicef_18_16_1(exp_poly_1_x2_acc_nl);
  assign for_1_for_v_nor_8_nl = ~(MUX_v_10_2_2((z_out_16[18:9]), 10'b1111111111,
      for_3_for_v_nor_ovfl_sva_1));
  assign for_1_for_v_10_1_sva_mx0w2 = ~(MUX_v_10_2_2(for_1_for_v_nor_8_nl, 10'b1111111111,
      for_3_for_v_and_unfl_sva_1));
  assign e_a_e_a_e_a_or_psp_sva_mx0w0 = MUX_v_10_2_2((e_a_acc_sat_sva_1[10:1]), 10'b1111111111,
      e_a_nor_ovfl_1_sva_1);
  assign recip_nr_x_10_1_1_sva_mx0w1 = MUX_v_10_2_2((z_out_11[10:1]), 10'b1111111111,
      recip_nr_nor_ovfl_sva_1);
  assign e_2a_nor_ovfl_1_sva_mx0w0 = ~((e_a_acc_sat_sva_1[12]) | (~((e_a_acc_sat_sva_1[11:10]!=2'b00))));
  assign exp_poly_1_x2_nor_ovfl_sva_1 = ~((exp_poly_1_x2_slc_exp_poly_1_x2_acc_23_8_psp_sva_mx0w0[15])
      | (~((exp_poly_1_x2_slc_exp_poly_1_x2_acc_23_8_psp_sva_mx0w0[14:11]!=4'b0000))));
  assign exp_poly_1_x2_and_unfl_sva_1 = (exp_poly_1_x2_slc_exp_poly_1_x2_acc_23_8_psp_sva_mx0w0[15])
      & (~((exp_poly_1_x2_slc_exp_poly_1_x2_acc_23_8_psp_sva_mx0w0[14:11]==4'b1111)));
  assign exp_poly_1_x2_mul_nl = $signed(({(e_a_acc_sat_sva_1[12]) , e_2a_e_2a_nor_1_psp_sva_mx0w0
      , e_2a_nor_ovfl_1_sva_mx0w0})) * $signed(({(e_a_acc_sat_sva_1[12]) , e_2a_e_2a_nor_1_psp_sva_mx0w0
      , e_2a_nor_ovfl_1_sva_mx0w0}));
  assign exp_poly_1_x2_mul_itm_23_7_1 = readslicef_24_17_7(exp_poly_1_x2_mul_nl);
  assign e_a_nor_ovfl_1_sva_1 = ~((e_a_acc_sat_sva_1[12:11]!=2'b01));
  assign a2_0_sva_mx0w3 = ~((~((slc_37_16_sat_1_sva_mx0w2[0]) | nor_ovfl_2_sva_1))
      | and_unfl_2_sva_1);
  assign nl_den_acc_5_nl = conv_s2s_12_13({1'b1 , (~ e_2a_10_1_sva_rsp_0) , (~ e_2a_10_1_sva_rsp_1)
      , (~ a3_0_sva)}) + conv_u2s_12_13({exp_poly_1_slc_exp_poly_1_acc_5_20_8_psp_sva_12
      , 11'b00100000001});
  assign den_acc_5_nl = nl_den_acc_5_nl[12:0];
  assign nl_den_acc_nl = conv_s2u_14_18({den_acc_5_nl , 1'b1}) + ({den_slc_den_mul_sdt_23_6_itm_17_13
      , den_slc_den_mul_sdt_23_6_itm_12 , den_slc_den_mul_sdt_23_6_itm_11_0_rsp_0
      , den_slc_den_mul_sdt_23_6_itm_11_0_rsp_1});
  assign den_acc_nl = nl_den_acc_nl[17:0];
  assign den_acc_itm_17_1_1 = readslicef_18_17_1(den_acc_nl);
  assign nl_exp_poly_x3_slc_exp_poly_x3_acc_23_8_psp_sva_mx0w0 = ({den_slc_den_acc_2_32_9_psp_sva_16
      , den_slc_den_acc_2_32_9_psp_sva_15_14 , den_slc_den_acc_2_32_9_psp_sva_13_0_rsp_0
      , den_slc_den_acc_2_32_9_psp_sva_13_0_rsp_1 , den_slc_den_acc_2_32_9_psp_sva_13_0_rsp_2})
      + conv_u2u_1_16(den_slc_den_acc_2_32_9_psp_sva_13_0_rsp_3);
  assign exp_poly_x3_slc_exp_poly_x3_acc_23_8_psp_sva_mx0w0 = nl_exp_poly_x3_slc_exp_poly_x3_acc_23_8_psp_sva_mx0w0[15:0];
  assign exp_poly_x2_nor_8_nl = ~(MUX_v_10_2_2((exp_poly_x3_slc_exp_poly_x3_acc_23_8_psp_sva_mx0w0[10:1]),
      10'b1111111111, exp_poly_x3_nor_ovfl_sva_1));
  assign exp_poly_x2_10_1_sva_1 = ~(MUX_v_10_2_2(exp_poly_x2_nor_8_nl, 10'b1111111111,
      exp_poly_x3_and_unfl_sva_1));
  assign exp_poly_x2_0_sva_1 = ~((~((exp_poly_x3_slc_exp_poly_x3_acc_23_8_psp_sva_mx0w0[0])
      | exp_poly_x3_nor_ovfl_sva_1)) | exp_poly_x3_and_unfl_sva_1);
  assign nl_two_neg_a_acc_5_nl = conv_s2u_13_14(z_out_10[14:2]) + ({(acc_sat_sva[11:0])
      , 2'b01});
  assign two_neg_a_acc_5_nl = nl_two_neg_a_acc_5_nl[13:0];
  assign two_neg_a_acc_5_itm_13_1 = readslicef_14_13_1(two_neg_a_acc_5_nl);
  assign exp_poly_x3_nor_ovfl_sva_1 = ~((exp_poly_x3_slc_exp_poly_x3_acc_23_8_psp_sva_mx0w0[15])
      | (~((exp_poly_x3_slc_exp_poly_x3_acc_23_8_psp_sva_mx0w0[14:11]!=4'b0000))));
  assign exp_poly_x3_and_unfl_sva_1 = (exp_poly_x3_slc_exp_poly_x3_acc_23_8_psp_sva_mx0w0[15])
      & (~((exp_poly_x3_slc_exp_poly_x3_acc_23_8_psp_sva_mx0w0[14:11]==4'b1111)));
  assign nl_exp_poly_1_x3_acc_nl = conv_u2u_17_18(z_out_2_23_7) + 18'b000000000000000001;
  assign exp_poly_1_x3_acc_nl = nl_exp_poly_1_x3_acc_nl[17:0];
  assign exp_poly_1_x3_slc_exp_poly_1_x3_acc_23_8_psp_sva_mx0w0 = readslicef_18_16_1(exp_poly_1_x3_acc_nl);
  assign exp_poly_1_x3_nor_ovfl_sva_1 = ~((exp_poly_1_x3_slc_exp_poly_1_x3_acc_23_8_psp_sva_mx0w0[15])
      | (~((exp_poly_1_x3_slc_exp_poly_1_x3_acc_23_8_psp_sva_mx0w0[14:11]!=4'b0000))));
  assign exp_poly_1_x3_and_unfl_sva_1 = (exp_poly_1_x3_slc_exp_poly_1_x3_acc_23_8_psp_sva_mx0w0[15])
      & (~((exp_poly_1_x3_slc_exp_poly_1_x3_acc_23_8_psp_sva_mx0w0[14:11]==4'b1111)));
  assign nl_exp_poly_1_x4_acc_nl = conv_u2u_17_18(z_out_2_23_7) + 18'b000000000000000001;
  assign exp_poly_1_x4_acc_nl = nl_exp_poly_1_x4_acc_nl[17:0];
  assign exp_poly_1_x4_slc_exp_poly_1_x4_acc_23_8_psp_sva_mx0w0 = readslicef_18_16_1(exp_poly_1_x4_acc_nl);
  assign recip_nr_x_0_1_sva_mx0w2 = (z_out_11[0]) | recip_nr_nor_ovfl_sva_1;
  assign for_1_for_v_0_sva_mx0w4 = ~((~((z_out_16[8]) | for_3_for_v_nor_ovfl_sva_1))
      | for_3_for_v_and_unfl_sva_1);
  assign exp_poly_1_x4_nor_ovfl_sva_1 = ~((exp_poly_1_x4_slc_exp_poly_1_x4_acc_23_8_psp_sva_mx0w0[15])
      | (~((exp_poly_1_x4_slc_exp_poly_1_x4_acc_23_8_psp_sva_mx0w0[14:11]!=4'b0000))));
  assign exp_poly_1_x4_and_unfl_sva_1 = (exp_poly_1_x4_slc_exp_poly_1_x4_acc_23_8_psp_sva_mx0w0[15])
      & (~((exp_poly_1_x4_slc_exp_poly_1_x4_acc_23_8_psp_sva_mx0w0[14:11]==4'b1111)));
  assign nl_exp_poly_2_x2_acc_nl = conv_u2u_15_16(exp_poly_2_x2_mul_itm_21_7_1) +
      16'b0000000000000001;
  assign exp_poly_2_x2_acc_nl = nl_exp_poly_2_x2_acc_nl[15:0];
  assign exp_poly_2_x2_slc_exp_poly_2_x2_acc_21_8_psp_sva_mx0w0 = readslicef_16_14_1(exp_poly_2_x2_acc_nl);
  assign exp_poly_2_x2_nor_ovfl_sva_1 = ~((exp_poly_2_x2_slc_exp_poly_2_x2_acc_21_8_psp_sva_mx0w0[13])
      | (~((exp_poly_2_x2_slc_exp_poly_2_x2_acc_21_8_psp_sva_mx0w0[12:11]!=2'b00))));
  assign exp_poly_2_x2_and_unfl_sva_1 = (exp_poly_2_x2_slc_exp_poly_2_x2_acc_21_8_psp_sva_mx0w0[13])
      & (~((exp_poly_2_x2_slc_exp_poly_2_x2_acc_21_8_psp_sva_mx0w0[12:11]==2'b11)));
  assign nl_exp_poly_2_x2_mul_nl = $signed(exp_poly_x_2_sva) * $signed(exp_poly_x_2_sva);
  assign exp_poly_2_x2_mul_nl = nl_exp_poly_2_x2_mul_nl[21:0];
  assign exp_poly_2_x2_mul_itm_21_7_1 = readslicef_22_15_7(exp_poly_2_x2_mul_nl);
  assign nl_exp_poly_x5_acc_nl = conv_u2u_17_18(exp_poly_x3_mul_1_itm_23_7_1) + 18'b000000000000000001;
  assign exp_poly_x5_acc_nl = nl_exp_poly_x5_acc_nl[17:0];
  assign exp_poly_x5_slc_exp_poly_x5_acc_23_8_psp_sva_1 = readslicef_18_16_1(exp_poly_x5_acc_nl);
  assign exp_poly_x5_nor_ovfl_sva_1 = ~((exp_poly_x5_slc_exp_poly_x5_acc_23_8_psp_sva_1[15])
      | (~((exp_poly_x5_slc_exp_poly_x5_acc_23_8_psp_sva_1[14:11]!=4'b0000))));
  assign exp_poly_x5_and_unfl_sva_1 = (exp_poly_x5_slc_exp_poly_x5_acc_23_8_psp_sva_1[15])
      & (~((exp_poly_x5_slc_exp_poly_x5_acc_23_8_psp_sva_1[14:11]==4'b1111)));
  assign nand_6_nl = ~(((mul_5_sdt_sva_1[6:0]!=7'b0000000)) & (mul_5_sdt_sva_1[7]));
  assign nl_slc_acc_10_22_8_psp_sva_mx0w2 = (~ (mul_5_sdt_sva_1[22:8])) + conv_u2s_1_15(nand_6_nl);
  assign slc_acc_10_22_8_psp_sva_mx0w2 = nl_slc_acc_10_22_8_psp_sva_mx0w2[14:0];
  assign nl_exp_poly_1_x5_acc_nl = conv_u2u_24_25(z_out_3) + 25'b0000000000000000010000000;
  assign exp_poly_1_x5_acc_nl = nl_exp_poly_1_x5_acc_nl[24:0];
  assign exp_poly_1_x5_slc_exp_poly_1_x5_acc_23_8_psp_sva_1 = readslicef_25_16_8(exp_poly_1_x5_acc_nl);
  assign exp_poly_1_x5_nor_ovfl_sva_1 = ~((exp_poly_1_x5_slc_exp_poly_1_x5_acc_23_8_psp_sva_1[15])
      | (~((exp_poly_1_x5_slc_exp_poly_1_x5_acc_23_8_psp_sva_1[14:11]!=4'b0000))));
  assign exp_poly_1_x5_and_unfl_sva_1 = (exp_poly_1_x5_slc_exp_poly_1_x5_acc_23_8_psp_sva_1[15])
      & (~((exp_poly_1_x5_slc_exp_poly_1_x5_acc_23_8_psp_sva_1[14:11]==4'b1111)));
  assign nl_acc_nl = conv_u2u_17_18(mul_itm_23_7_1) + 18'b000000000000000001;
  assign acc_nl = nl_acc_nl[17:0];
  assign slc_acc_23_8_psp_sva_mx0w3 = readslicef_18_16_1(acc_nl);
  assign exp_poly_2_x3_nor_ovfl_sva_1 = ~((z_out_9[14]) | (~((z_out_9[13:11]!=3'b000))));
  assign exp_poly_2_x3_and_unfl_sva_1 = (z_out_9[14]) & (~((z_out_9[13:11]==3'b111)));
  assign nl_exp_poly_2_x4_slc_exp_poly_2_x4_acc_22_8_psp_sva_mx0w0 = (z_out_4[22:8])
      + conv_u2u_1_15(z_out_4[7]);
  assign exp_poly_2_x4_slc_exp_poly_2_x4_acc_22_8_psp_sva_mx0w0 = nl_exp_poly_2_x4_slc_exp_poly_2_x4_acc_22_8_psp_sva_mx0w0[14:0];
  assign exp_poly_2_x4_nor_ovfl_sva_1 = ~((exp_poly_2_x4_slc_exp_poly_2_x4_acc_22_8_psp_sva_mx0w0[14])
      | (~((exp_poly_2_x4_slc_exp_poly_2_x4_acc_22_8_psp_sva_mx0w0[13:11]!=3'b000))));
  assign exp_poly_2_x4_and_unfl_sva_1 = (exp_poly_2_x4_slc_exp_poly_2_x4_acc_22_8_psp_sva_mx0w0[14])
      & (~((exp_poly_2_x4_slc_exp_poly_2_x4_acc_22_8_psp_sva_mx0w0[13:11]==3'b111)));
  assign exp_poly_nor_ovfl_sva_1 = ~((z_out_22[20:19]!=2'b01));
  assign exp_poly_and_unfl_sva_1 = (z_out_22[20:19]==2'b10);
  assign nl_num_acc_cse_sva_1 = conv_s2s_12_13({(~ exp_poly_slc_exp_poly_acc_5_20_8_psp_sva_12)
      , (~ e_a_10_1_sva) , (~ a4_0_sva)}) + 13'b0000100000001;
  assign num_acc_cse_sva_1 = nl_num_acc_cse_sva_1[12:0];
  assign nl_exp_poly_2_x5_mul_nl = $signed(({exp_poly_2_x4_slc_exp_poly_2_x4_acc_22_8_psp_sva_14
      , exp_poly_1_x4_10_1_sva , exp_poly_1_x4_0_sva})) * $signed(exp_poly_x_2_sva);
  assign exp_poly_2_x5_mul_nl = nl_exp_poly_2_x5_mul_nl[22:0];
  assign exp_poly_2_x5_mul_itm_22_7_1 = readslicef_23_16_7(exp_poly_2_x5_mul_nl);
  assign nor_ovfl_6_sva_1 = ~((z_out_16[12:11]!=2'b01));
  assign den_nor_ovfl_sva_1 = ~((den_acc_itm_17_1_1[16]) | (~((den_acc_itm_17_1_1[15:11]!=5'b00000))));
  assign den_and_unfl_sva_1 = (den_acc_itm_17_1_1[16]) & (~((den_acc_itm_17_1_1[15:11]==5'b11111)));
  assign num_nor_ovfl_sva_1 = ~((z_out_6[15]) | (~((z_out_6[14:11]!=4'b0000))));
  assign num_and_unfl_sva_1 = (z_out_6[15]) & (~((z_out_6[14:11]==4'b1111)));
  assign recip_nr_nor_ovfl_sva_1 = ~((z_out_11[12:11]!=2'b01));
  assign exp_poly_2_nor_ovfl_sva_1 = ~((exp_poly_2_slc_exp_poly_2_acc_5_20_8_psp_sva[12:11]!=2'b01));
  assign exp_poly_2_and_unfl_sva_1 = (exp_poly_2_slc_exp_poly_2_acc_5_20_8_psp_sva[12:11]==2'b10);
  assign nl_recip_nr_acc_6_nl = conv_s2s_21_22(recip_nr_mul_2_itm_35_15_1) + 22'b0000000000000000000001;
  assign recip_nr_acc_6_nl = nl_recip_nr_acc_6_nl[21:0];
  assign recip_nr_slc_recip_nr_acc_3_36_16_psp_sva_1 = readslicef_22_21_1(recip_nr_acc_6_nl);
  assign recip_nr_nor_ovfl_1_sva_1 = ~((recip_nr_slc_recip_nr_acc_3_36_16_psp_sva_1[20])
      | (~((recip_nr_slc_recip_nr_acc_3_36_16_psp_sva_1[19:11]!=9'b000000000))));
  assign recip_nr_and_unfl_1_sva_1 = (recip_nr_slc_recip_nr_acc_3_36_16_psp_sva_1[20])
      & (~((recip_nr_slc_recip_nr_acc_3_36_16_psp_sva_1[19:11]==9'b111111111)));
  assign recip_nr_mul_2_nl = $signed(({den_slc_den_mul_sdt_23_6_itm_12 , e_a_e_a_e_a_or_psp_sva
      , exp_poly_1_x4_0_sva})) * $signed(for_1_for_v_acc_6_itm_23_0);
  assign recip_nr_mul_2_itm_35_15_1 = readslicef_36_21_15(recip_nr_mul_2_nl);
  assign nor_ovfl_sva_1 = ~((slc_acc_23_8_psp_sva_mx0w3[15]) | (~((slc_acc_23_8_psp_sva_mx0w3[14:11]!=4'b0000))));
  assign and_unfl_sva_1 = (slc_acc_23_8_psp_sva_mx0w3[15]) & (~((slc_acc_23_8_psp_sva_mx0w3[14:11]==4'b1111)));
  assign mul_nl = $signed(({(den_slc_den_acc_2_32_9_psp_sva_15_14[1]) , exp_poly_1_x2_10_1_sva
      , a2_0_sva})) * $signed(({recip_nr_slc_recip_nr_acc_3_36_16_psp_sva_20 , e_a_e_a_e_a_or_psp_sva
      , exp_poly_1_x4_0_sva}));
  assign mul_itm_23_7_1 = readslicef_24_17_7(mul_nl);
  assign nl_slc_37_16_sat_1_sva_mx0w2 = conv_s2u_21_22(mul_1_sdt_36_15_sva[21:1])
      + conv_u2u_1_22(mul_1_sdt_36_15_sva[0]);
  assign slc_37_16_sat_1_sva_mx0w2 = nl_slc_37_16_sat_1_sva_mx0w2[21:0];
  assign nor_ovfl_4_sva_1 = ~((slc_acc_10_22_8_psp_sva_mx0w2[14]) | (~((slc_acc_10_22_8_psp_sva_mx0w2[13:11]!=3'b000))));
  assign and_unfl_4_sva_1 = (slc_acc_10_22_8_psp_sva_mx0w2[14]) & (~((slc_acc_10_22_8_psp_sva_mx0w2[13:11]==3'b111)));
  assign nl_mul_5_sdt_sva_1 = $signed(({(den_slc_den_acc_2_32_9_psp_sva_15_14[1])
      , exp_poly_1_x5_exp_poly_1_x5_nor_1_itm , exp_poly_2_x2_0_sva})) * $signed(({exp_poly_1_slc_exp_poly_1_acc_5_20_8_psp_sva_12
      , e_2a_10_1_sva_rsp_0 , e_2a_10_1_sva_rsp_1 , a3_0_sva}));
  assign mul_5_sdt_sva_1 = nl_mul_5_sdt_sva_1[22:0];
  assign nor_ovfl_2_sva_1 = ~((slc_37_16_sat_1_sva_mx0w2[21]) | (~((slc_37_16_sat_1_sva_mx0w2[20:11]!=10'b0000000000))));
  assign and_unfl_2_sva_1 = (slc_37_16_sat_1_sva_mx0w2[21]) & (~((slc_37_16_sat_1_sva_mx0w2[20:11]==10'b1111111111)));
  assign for_3_for_v_nor_ovfl_sva_1 = ~((z_out_16[25]) | (~((z_out_16[24:19]!=6'b000000))));
  assign for_3_for_v_and_unfl_sva_1 = (z_out_16[25]) & (~((z_out_16[24:19]==6'b111111)));
  assign nl_i_2_3_0_sva_2 = conv_u2s_3_4(y1_static_init_else_acc_itm_2_0) + 4'b0001;
  assign i_2_3_0_sva_2 = nl_i_2_3_0_sva_2[3:0];
  assign nl_for_5_for_acc_1_psp_sva_1 = conv_s2s_12_13(y1_rsci_data_out_d) + conv_s2s_12_13(y2_rsci_data_out_d);
  assign for_5_for_acc_1_psp_sva_1 = nl_for_5_for_acc_1_psp_sva_1[12:0];
  assign for_5_for_nor_ovfl_sva_1 = ~((for_5_for_acc_1_psp_sva_1[12:11]!=2'b01));
  assign for_5_for_and_unfl_sva_1 = (for_5_for_acc_1_psp_sva_1[12:11]==2'b10);
  assign exp_poly_x3_mul_1_nl = $signed(({(exp_poly_x3_slc_exp_poly_x3_acc_23_8_psp_sva_mx0w0[15])
      , exp_poly_x2_10_1_sva_1 , exp_poly_x2_0_sva_1})) * $signed(({(acc_sat_sva[12])
      , e_a_e_a_e_a_or_psp_sva , e_a_e_a_e_a_or_1_psp_sva}));
  assign exp_poly_x3_mul_1_itm_23_7_1 = readslicef_24_17_7(exp_poly_x3_mul_1_nl);
  assign for_2_for_nor_5_nl = ~(MUX_v_10_2_2((for_5_for_acc_1_psp_sva_1[10:1]), 10'b1111111111,
      for_5_for_nor_ovfl_sva_1));
  assign for_2_for_for_2_for_nor_6 = ~(MUX_v_10_2_2(for_2_for_nor_5_nl, 10'b1111111111,
      for_5_for_and_unfl_sva_1));
  assign for_2_for_for_2_for_nor_8 = ~((~((for_5_for_acc_1_psp_sva_1[0]) | for_5_for_nor_ovfl_sva_1))
      | for_5_for_and_unfl_sva_1);
  assign for_3_and_tmp = (z_out_18[3]) & (z_out_5[3]);
  assign for_3_for_and_tmp = (i_4_3_0_sva_1[3]) & (i_5_3_0_sva_1[3]);
  assign for_and_tmp = (z_out_18[3]) & (i_2_3_0_sva_2[3]);
  assign and_dcpl_3 = ~((fsm_output[5:4]!=2'b00));
  assign and_dcpl_8 = ~((fsm_output[48:47]!=2'b00));
  assign and_dcpl_33 = ~((fsm_output[11]) | (fsm_output[9]));
  assign and_dcpl_36 = ~((fsm_output[14:13]!=2'b00));
  assign and_dcpl_38 = and_dcpl_3 & (~ (fsm_output[6]));
  assign and_dcpl_41 = ~((fsm_output[8:7]!=2'b00));
  assign and_dcpl_58 = and_dcpl_36 & (~ (fsm_output[16]));
  assign and_dcpl_70 = ~((fsm_output[2]) | (fsm_output[0]));
  assign or_dcpl_83 = (fsm_output[45:44]!=2'b00);
  assign or_dcpl_88 = (fsm_output[34:33]!=2'b00);
  assign or_dcpl_90 = or_dcpl_88 | (fsm_output[47]) | (fsm_output[48]) | (fsm_output[30]);
  assign or_dcpl_101 = (fsm_output[33]) | (fsm_output[47]);
  assign or_dcpl_107 = (fsm_output[0]) | (fsm_output[2]);
  assign or_dcpl_110 = (fsm_output[11]) | (fsm_output[9]) | (fsm_output[15]) | (fsm_output[10]);
  assign or_dcpl_111 = (fsm_output[16]) | (fsm_output[12]);
  assign or_dcpl_114 = (fsm_output[14:13]!=2'b00) | or_dcpl_111 | or_dcpl_110;
  assign or_dcpl_115 = (fsm_output[19]) | (fsm_output[17]);
  assign or_dcpl_116 = (fsm_output[6:5]!=2'b00);
  assign or_dcpl_117 = or_dcpl_116 | or_dcpl_115;
  assign or_dcpl_118 = (fsm_output[4:3]!=2'b00);
  assign or_dcpl_119 = (fsm_output[18]) | (fsm_output[8]);
  assign or_dcpl_120 = or_dcpl_119 | (fsm_output[7]);
  assign or_dcpl_121 = or_dcpl_120 | or_dcpl_118;
  assign and_dcpl_134 = ~((fsm_output[9]) | (fsm_output[15]) | (fsm_output[10]));
  assign and_dcpl_136 = ~((fsm_output[1]) | (fsm_output[12]));
  assign and_dcpl_137 = and_dcpl_136 & (~ (fsm_output[11]));
  assign and_dcpl_142 = ~((fsm_output[20:19]!=2'b00));
  assign and_dcpl_143 = and_dcpl_142 & (~ (fsm_output[17]));
  assign and_dcpl_150 = ~((fsm_output[51]) | (fsm_output[18]));
  assign or_dcpl_124 = (fsm_output[17]) | (fsm_output[13]);
  assign or_dcpl_128 = (fsm_output[20:19]!=2'b00);
  assign and_dcpl_160 = ~((fsm_output[16]) | (fsm_output[1]));
  assign and_dcpl_168 = ~((fsm_output[4:3]!=2'b00));
  assign and_dcpl_169 = and_dcpl_168 & (~ (fsm_output[5]));
  assign and_dcpl_182 = ~((fsm_output[2]) | (fsm_output[49]));
  assign and_dcpl_183 = and_dcpl_182 & (~ (fsm_output[50]));
  assign and_dcpl_186 = and_dcpl_8 & (~((fsm_output[51]) | (fsm_output[0])));
  assign and_dcpl_187 = and_dcpl_186 & and_dcpl_183;
  assign and_dcpl_189 = and_dcpl_33 & (~ (fsm_output[10]));
  assign or_dcpl_133 = (fsm_output[6]) | (fsm_output[20]);
  assign and_dcpl_194 = ~((fsm_output[50]) | (fsm_output[3]));
  assign and_dcpl_198 = and_dcpl_8 & (~ (fsm_output[51]));
  assign and_dcpl_199 = and_dcpl_198 & and_dcpl_70 & (~ (fsm_output[49]));
  assign or_dcpl_146 = (fsm_output[36]) | (fsm_output[32]);
  assign and_dcpl_210 = ~((fsm_output[11]) | (fsm_output[15]));
  assign and_dcpl_214 = and_dcpl_182 & and_dcpl_194;
  assign and_dcpl_215 = ~((fsm_output[18]) | (fsm_output[0]));
  assign and_dcpl_216 = and_dcpl_198 & and_dcpl_215;
  assign and_dcpl_243 = ~((fsm_output[7]) | (fsm_output[3]));
  assign and_dcpl_244 = ~((fsm_output[50:49]!=2'b00));
  assign and_dcpl_245 = and_dcpl_244 & (~ (fsm_output[8]));
  assign and_dcpl_246 = and_dcpl_245 & and_dcpl_243;
  assign and_dcpl_247 = and_dcpl_198 & and_dcpl_70;
  assign and_dcpl_254 = and_dcpl_186 & and_dcpl_214;
  assign and_dcpl_295 = ~((fsm_output[1]) | (fsm_output[15]));
  assign and_dcpl_300 = ~((fsm_output[50]) | (fsm_output[8]));
  assign and_dcpl_318 = ~((fsm_output[15]) | (fsm_output[10]));
  assign and_dcpl_332 = and_dcpl_198 & and_dcpl_215 & (~ (fsm_output[2]));
  assign or_dcpl_165 = (fsm_output[43]) | (fsm_output[22]) | (fsm_output[46]);
  assign or_dcpl_169 = (fsm_output[32]) | (fsm_output[38]) | (fsm_output[24]);
  assign or_dcpl_170 = (fsm_output[36:35]!=2'b00);
  assign or_dcpl_171 = (fsm_output[23]) | (fsm_output[39]);
  assign or_dcpl_182 = (fsm_output[27]) | (fsm_output[41]);
  assign or_dcpl_185 = or_dcpl_182 | (fsm_output[42]) | (fsm_output[40]) | or_dcpl_88
      | (fsm_output[30]) | (fsm_output[31]) | (fsm_output[29]) | (fsm_output[28])
      | (fsm_output[26]) | (fsm_output[37]) | (fsm_output[25]);
  assign and_dcpl_354 = (~((fsm_output[12]) | (fsm_output[11]) | (fsm_output[9])))
      & and_dcpl_318;
  assign or_dcpl_198 = (fsm_output[28]) | (fsm_output[26]);
  assign or_dcpl_203 = or_dcpl_182 | (fsm_output[42]);
  assign or_dcpl_208 = (fsm_output[25]) | (fsm_output[39]);
  assign or_dcpl_209 = (fsm_output[40]) | (fsm_output[26]);
  assign or_dcpl_218 = (fsm_output[25]) | (fsm_output[23]) | (fsm_output[39]);
  assign or_dcpl_224 = (fsm_output[38]) | (fsm_output[24]);
  assign or_dcpl_231 = (fsm_output[31:30]!=2'b00);
  assign or_dcpl_234 = (fsm_output[40]) | (fsm_output[34]);
  assign or_dcpl_271 = (fsm_output[37]) | (fsm_output[25]);
  assign or_tmp_82 = (fsm_output[30]) | (fsm_output[43]);
  assign or_tmp_83 = (fsm_output[31]) | (fsm_output[45]);
  assign or_tmp_84 = or_dcpl_146 | (fsm_output[22]) | (fsm_output[46]);
  assign or_tmp_113 = (fsm_output[8]) | (fsm_output[12]) | (fsm_output[9]);
  assign or_tmp_148 = (fsm_output[29]) | (fsm_output[44]);
  assign and_962_cse = for_and_tmp & (fsm_output[32]);
  assign and_970_cse = (z_out_18[3]) & (fsm_output[36]);
  assign den_slc_den_acc_2_32_9_psp_sva_mx0c1 = (fsm_output[4]) | (fsm_output[6]);
  assign den_slc_den_mul_sdt_23_6_itm_mx0c3 = (fsm_output[16:15]!=2'b00);
  assign den_slc_den_mul_sdt_23_6_itm_mx0c5 = (fsm_output[31]) | (fsm_output[37])
      | (fsm_output[25]) | or_dcpl_171 | (fsm_output[36]) | or_dcpl_169 | (fsm_output[45])
      | (fsm_output[22]) | (fsm_output[46]);
  assign num_mul_sdt_23_7_sva_mx0c1 = or_dcpl_203 | (fsm_output[40]) | (fsm_output[30])
      | (fsm_output[29]) | or_dcpl_198 | (fsm_output[25]) | (fsm_output[39]) | (fsm_output[44])
      | (fsm_output[43]);
  assign j_2_3_0_sva_2_0_mx0c1 = (fsm_output[32]) | (fsm_output[22]);
  assign j_1_3_0_sva_2_0_mx0c1 = or_dcpl_146 | (fsm_output[22]);
  assign for_4_for_v_acc_6_itm_mx0c0 = or_dcpl_271 | or_dcpl_171;
  assign or_399_tmp = or_dcpl_119 | (fsm_output[7]) | (fsm_output[4]) | or_dcpl_117
      | or_dcpl_114;
  assign tmp_static_init_else_and_rgt = ~(or_399_tmp | (~(or_dcpl_121 | or_dcpl_117
      | or_dcpl_114)));
  assign nor_225_cse = ~((fsm_output[38:37]!=2'b00));
  assign and_974_tmp = (~((fsm_output[27]) | (fsm_output[41]))) & (~((fsm_output[42])
      | (fsm_output[40]))) & (~((fsm_output[34]) | (fsm_output[33]) | (fsm_output[47])))
      & (~((fsm_output[48]) | (fsm_output[30]) | (fsm_output[31]))) & (~((fsm_output[29])
      | (fsm_output[28]) | (fsm_output[26]))) & (~((fsm_output[37]) | (fsm_output[25])
      | (fsm_output[23]))) & (~((fsm_output[39]) | (fsm_output[35]) | (fsm_output[49])))
      & (~((fsm_output[36]) | (fsm_output[32]) | (fsm_output[50]))) & (~((fsm_output[38])
      | (fsm_output[24]) | (fsm_output[45])));
  assign and_584_tmp = and_dcpl_150 & and_dcpl_70 & and_dcpl_41 & (~ (fsm_output[3]))
      & and_dcpl_38 & and_dcpl_143 & and_dcpl_58 & and_dcpl_137 & and_dcpl_134 &
      (~((fsm_output[44]) | (fsm_output[21]) | (fsm_output[43])));
  assign or_739_tmp = (~(and_962_cse | and_970_cse | and_974_tmp | (fsm_output[45])))
      | tmp_static_init_else_and_rgt;
  assign or_398_tmp = or_dcpl_120 | (fsm_output[5:4]!=2'b00) | or_dcpl_133 | or_dcpl_115
      | or_dcpl_114;
  assign y1_static_init_else_and_rgt = ~(or_398_tmp | (~(or_dcpl_121 | or_dcpl_116
      | or_dcpl_128 | or_dcpl_124 | (fsm_output[14]) | or_dcpl_111 | or_dcpl_110)));
  assign y1_static_init_else_y1_static_init_else_nor_2_itm = ~(or_398_tmp | or_dcpl_107);
  assign and_910_itm = and_dcpl_332 & and_dcpl_246 & and_dcpl_38 & and_dcpl_36 &
      (~ (fsm_output[1])) & and_dcpl_354;
  assign den_or_ssc = (fsm_output[3]) | den_slc_den_acc_2_32_9_psp_sva_mx0c1 | or_tmp_113
      | (fsm_output[14:13]!=2'b00) | (and_dcpl_247 & and_dcpl_246 & and_dcpl_38 &
      and_dcpl_36 & and_dcpl_136 & and_dcpl_33);
  assign den_and_7_cse = den_or_ssc & (~ and_910_itm);
  assign nl_exp_poly_acc_17_sdt = conv_u2u_18_19({exp_poly_2_x3_10_1_sva , 4'b0000
      , exp_poly_2_x3_0_sva , 3'b000}) + conv_u2u_17_19({exp_poly_1_acc_17_itm_16_0_rsp_0
      , exp_poly_1_acc_17_itm_16_0_rsp_1 , exp_poly_1_acc_17_itm_16_0_rsp_2 , exp_poly_1_acc_17_itm_16_0_rsp_3})
      + conv_u2u_17_19({e_a_10_1_sva , 5'b00000 , ({{1{exp_poly_2_x3_0_sva}}, exp_poly_2_x3_0_sva})});
  assign exp_poly_acc_17_sdt = nl_exp_poly_acc_17_sdt[18:0];
  assign nl_exp_poly_1_acc_17_sdt = conv_u2u_18_19(z_out_20) + conv_u2u_18_19({exp_poly_1_x2_10_1_sva
      , 4'b0000 , exp_poly_1_x4_0_sva , 3'b000});
  assign exp_poly_1_acc_17_sdt = nl_exp_poly_1_acc_17_sdt[18:0];
  assign nl_exp_poly_acc_15_itm = conv_u2u_16_17({z_out_8_15_1 , (z_out_6[0])}) +
      conv_u2u_16_17({exp_poly_x3_slc_exp_poly_x3_acc_23_8_psp_sva_15 , yp1_10_1_1_sva
      , 3'b000 , exp_poly_1_x5_exp_poly_1_x5_nor_2_itm , 1'b0});
  assign exp_poly_acc_15_itm = nl_exp_poly_acc_15_itm[16:0];
  assign nl_exp_poly_2_acc_12_sdt = conv_u2u_14_15({exp_poly_2_x3_slc_exp_poly_2_x3_acc_22_8_psp_sva_14
      , 1'b0 , exp_poly_1_x5_exp_poly_1_x5_nor_1_itm , 2'b00}) + conv_u2u_13_15({z_out_14_12_1
      , exp_poly_1_exp_poly_1_and_11_seb});
  assign exp_poly_2_acc_12_sdt = nl_exp_poly_2_acc_12_sdt[14:0];
  assign or_530_ssc = or_dcpl_185 | or_dcpl_171 | or_dcpl_170 | or_dcpl_169 | or_dcpl_83
      | (fsm_output[21]) | or_dcpl_165;
  assign nl_exp_poly_2_acc_16_sdt = conv_u2u_17_18(z_out_20[16:0]) + conv_u2u_17_18({exp_poly_2_x3_10_1_sva
      , 5'b00000 , ({{1{exp_poly_1_x4_0_sva}}, exp_poly_1_x4_0_sva})});
  assign exp_poly_2_acc_16_sdt = nl_exp_poly_2_acc_16_sdt[17:0];
  assign den_or_1_ssc = (fsm_output[8]) | (fsm_output[13]) | (fsm_output[14]) | den_slc_den_mul_sdt_23_6_itm_mx0c3
      | or_tmp_82 | den_slc_den_mul_sdt_23_6_itm_mx0c5;
  assign den_and_1_cse = (~ (fsm_output[16])) & den_slc_den_mul_sdt_23_6_itm_mx0c3;
  assign den_and_5_cse = den_or_1_ssc & (~ (fsm_output[16]));
  assign tm1_nand_seb = ~((~((fsm_output[31]) | (fsm_output[37]))) & (~((fsm_output[25])
      | (fsm_output[23]))) & (~((fsm_output[39:38]!=2'b00))) & (~((fsm_output[24])
      | (fsm_output[45]))));
  assign num_or_ssc = (fsm_output[12]) | num_mul_sdt_23_7_sva_mx0c1;
  assign for_1_for_v_or_ssc = or_dcpl_209 | (fsm_output[37]) | or_dcpl_218 | or_dcpl_128
      | (fsm_output[16]) | (fsm_output[15]) | (fsm_output[38]) | (fsm_output[24])
      | (fsm_output[27]) | (fsm_output[42]);
  assign for_4_for_v_or_ssc = for_4_for_v_acc_6_itm_mx0c0 | (fsm_output[28]) | (fsm_output[41]);
  assign for_for_v_mux_1_nl = MUX_v_3_2_2(tmp_static_init_else_acc_itm_2_0, y1_static_init_else_acc_itm_2_0,
      fsm_output[24]);
  assign for_for_v_mux_3_nl = MUX_v_3_2_2(j_1_3_0_sva_2_0, j_2_3_0_sva_2_0, fsm_output[24]);
  assign imgIn_rsci_addr_rd_d = {for_for_v_mux_1_nl , for_for_v_mux_3_nl};
  assign imgIn_rsci_re_d = ~((fsm_output[24:23]!=2'b00));
  assign imgOut_rsci_data_in_d = {(for_5_for_acc_1_psp_sva_1[12]) , for_2_for_for_2_for_nor_6
      , for_2_for_for_2_for_nor_8};
  assign imgOut_rsci_addr_wr_d = {tmp_static_init_else_acc_itm_2_0 , y1_static_init_else_acc_itm_2_0};
  assign imgOut_rsci_we_d = ~ (fsm_output[48]);
  assign y2_static_init_else_y2_static_init_else_and_1_nl = (z_out_16[25]) & or_371_cse;
  assign y2_static_init_else_y2_static_init_else_and_2_nl = MUX_v_10_2_2(10'b0000000000,
      for_1_for_v_10_1_sva_mx0w2, or_371_cse);
  assign y2_static_init_else_y2_static_init_else_and_3_nl = for_1_for_v_0_sva_mx0w4
      & or_371_cse;
  assign y1_rsci_data_in_d = {y2_static_init_else_y2_static_init_else_and_1_nl ,
      y2_static_init_else_y2_static_init_else_and_2_nl , y2_static_init_else_y2_static_init_else_and_3_nl};
  assign y1_rsci_addr_rd_d = {tmp_static_init_else_acc_itm_2_0 , y1_static_init_else_acc_itm_2_0};
  assign y1_static_init_else_mux_nl = MUX_s_1_2_2(y1_static_init_else_acc_itm_5,
      (tmp_static_init_else_acc_itm_2_0[2]), or_371_cse);
  assign y1_static_init_else_mux_2_nl = MUX_v_2_2_2(y1_static_init_else_acc_itm_4_3,
      (tmp_static_init_else_acc_itm_2_0[1:0]), or_371_cse);
  assign y1_static_init_else_mux_3_nl = MUX_v_3_2_2(y1_static_init_else_acc_itm_2_0,
      j_1_3_0_sva_2_0, or_371_cse);
  assign y1_rsci_addr_wr_d = {y1_static_init_else_mux_nl , y1_static_init_else_mux_2_nl
      , y1_static_init_else_mux_3_nl};
  assign y1_rsci_re_d_pff = ~ or_dcpl_101;
  assign y1_rsci_we_d = ~((fsm_output[29]) | (fsm_output[1]) | (fsm_output[43]));
  assign y2_static_init_else_y2_static_init_else_and_nl = (z_out_16[25]) & or_366_cse;
  assign y2_static_init_else_y2_static_init_else_and_4_nl = MUX_v_10_2_2(10'b0000000000,
      for_1_for_v_10_1_sva_mx0w2, or_366_cse);
  assign y2_static_init_else_y2_static_init_else_and_5_nl = for_1_for_v_0_sva_mx0w4
      & or_366_cse;
  assign y2_rsci_data_in_d = {y2_static_init_else_y2_static_init_else_and_nl , y2_static_init_else_y2_static_init_else_and_4_nl
      , y2_static_init_else_y2_static_init_else_and_5_nl};
  assign y2_rsci_addr_rd_d = {tmp_static_init_else_acc_itm_2_0 , y1_static_init_else_acc_itm_2_0};
  assign y2_static_init_else_mux_nl = MUX_v_3_2_2((e_2a_10_1_sva_rsp_1[5:3]), y1_static_init_else_acc_itm_2_0,
      or_366_cse);
  assign y2_static_init_else_mux_7_nl = MUX_v_3_2_2((e_2a_10_1_sva_rsp_1[2:0]), j_2_3_0_sva_2_0,
      or_366_cse);
  assign y2_rsci_addr_wr_d = {y2_static_init_else_mux_nl , y2_static_init_else_mux_7_nl};
  assign y2_rsci_we_d = ~((fsm_output[30]) | (fsm_output[1]) | (fsm_output[44]));
  assign for_2_for_for_2_for_and_2_nl = (for_5_for_acc_1_psp_sva_1[12]) & (fsm_output[34]);
  assign for_2_for_for_2_for_and_1_nl = MUX_v_10_2_2(10'b0000000000, for_2_for_for_2_for_nor_6,
      (fsm_output[34]));
  assign for_2_for_for_2_for_and_nl = for_2_for_for_2_for_nor_8 & (fsm_output[34]);
  assign tmp_rsci_data_in_d = {for_2_for_for_2_for_and_2_nl , for_2_for_for_2_for_and_1_nl
      , for_2_for_for_2_for_and_nl};
  assign for_for_v_mux_nl = MUX_v_3_2_2(tmp_static_init_else_acc_itm_2_0, y1_static_init_else_acc_itm_2_0,
      fsm_output[38]);
  assign for_for_v_mux_2_nl = MUX_v_3_2_2(j_1_3_0_sva_2_0, j_2_3_0_sva_2_0, fsm_output[38]);
  assign tmp_rsci_addr_rd_d = {for_for_v_mux_nl , for_for_v_mux_2_nl};
  assign tmp_static_init_else_mux_nl = MUX_s_1_2_2(tmp_static_init_else_acc_itm_5,
      (tmp_static_init_else_acc_itm_2_0[2]), fsm_output[34]);
  assign tmp_static_init_else_mux_1_nl = MUX_v_2_2_2(tmp_static_init_else_acc_itm_4_3,
      (tmp_static_init_else_acc_itm_2_0[1:0]), fsm_output[34]);
  assign tmp_static_init_else_mux_2_nl = MUX_v_3_2_2(tmp_static_init_else_acc_itm_2_0,
      y1_static_init_else_acc_itm_2_0, fsm_output[34]);
  assign tmp_rsci_addr_wr_d = {tmp_static_init_else_mux_nl , tmp_static_init_else_mux_1_nl
      , tmp_static_init_else_mux_2_nl};
  assign tmp_rsci_re_d = nor_225_cse;
  assign tmp_rsci_we_d = ~((fsm_output[34]) | (fsm_output[1]));
  assign or_tmp_318 = (fsm_output[42]) | (fsm_output[28]);
  assign or_tmp_356 = (fsm_output[46]) | (fsm_output[23]);
  assign or_tmp_357 = (fsm_output[50]) | (fsm_output[36]) | (fsm_output[32]) | (fsm_output[37]);
  assign den_and_8_cse = den_or_ssc & (~ (fsm_output[9])) & (~ and_910_itm);
  assign nl_exp_poly_acc_11_nl = conv_u2u_13_14({(~ exp_poly_x2_10_1_sva_1) , 3'b000})
      + conv_u2u_13_14({(~ e_a_10_1_sva) , 3'b000});
  assign exp_poly_acc_11_nl = nl_exp_poly_acc_11_nl[13:0];
  assign exp_poly_acc_11_itm_13_3 = readslicef_14_11_3(exp_poly_acc_11_nl);
  assign exp_poly_1_exp_poly_1_nor_2_ssc = ~((fsm_output[14]) | (fsm_output[30]));
  assign for_for_v_or_ssc = (fsm_output[11]) | or_tmp_318;
  assign num_nor_14_seb = ~((fsm_output[10:9]!=2'b00));
  assign num_or_10_cse_1 = (fsm_output[13]) | (fsm_output[10]);
  assign num_nor_5_cse = ~((fsm_output[15]) | (fsm_output[13]) | (fsm_output[10])
      | (fsm_output[9]));
  assign or_631_ssc = (fsm_output[21:20]!=2'b00);
  assign two_neg_a_nor_cse_1 = ~((fsm_output[12]) | (fsm_output[8]));
  assign num_nor_13_seb = ~((fsm_output[13]) | (fsm_output[10]) | (fsm_output[9]));
  assign nl_exp_poly_2_acc_18_itm = conv_u2u_19_20({(~ exp_poly_2_x2_slc_exp_poly_2_x2_acc_21_8_psp_sva_13)
      , (~ exp_poly_2_x3_slc_exp_poly_2_x3_acc_22_8_psp_sva_14) , 1'b1 , (~ exp_poly_2_x4_slc_exp_poly_2_x4_acc_22_8_psp_sva_14)
      , (~ exp_poly_2_x3_10_1_sva) , 5'b00000}) + conv_u2u_18_20({den_slc_den_mul_sdt_23_6_itm_17_13
      , den_slc_den_mul_sdt_23_6_itm_12 , den_slc_den_mul_sdt_23_6_itm_11_0_rsp_0
      , den_slc_den_mul_sdt_23_6_itm_11_0_rsp_1}) + conv_u2u_18_20({exp_poly_2_x2_10_1_sva
      , 4'b0000 , exp_poly_2_x3_0_sva , 3'b000});
  assign exp_poly_2_acc_18_itm = nl_exp_poly_2_acc_18_itm[19:0];
  assign nl_exp_poly_acc_19_sdt = conv_u2u_20_21({(~ (acc_sat_sva[12])) , (~ exp_poly_x2_slc_exp_poly_x2_acc_23_8_psp_sva_15)
      , (~ exp_poly_x3_slc_exp_poly_x3_acc_23_8_psp_sva_15) , 1'b1 , (~ exp_poly_x4_slc_exp_poly_x4_acc_23_8_psp_sva_15)
      , (~ e_a_10_1_sva) , 5'b00000}) + conv_u2u_19_21({exp_poly_1_acc_17_itm_18
      , exp_poly_1_acc_17_itm_17 , exp_poly_1_acc_17_itm_16_0_rsp_0 , exp_poly_1_acc_17_itm_16_0_rsp_1
      , exp_poly_1_acc_17_itm_16_0_rsp_2 , exp_poly_1_acc_17_itm_16_0_rsp_3}) + conv_u2u_19_21({e_a_e_a_e_a_or_psp_sva
      , 3'b000 , ym1_0_1_sva , 5'b10000});
  assign exp_poly_acc_19_sdt = nl_exp_poly_acc_19_sdt[20:0];
  assign nl_exp_poly_1_acc_19_sdt = conv_u2u_20_21({(~ (acc_sat_sva[12])) , (~ exp_poly_1_x2_slc_exp_poly_1_x2_acc_23_8_psp_sva_15)
      , (~ exp_poly_1_x3_slc_exp_poly_1_x3_acc_23_8_psp_sva_15) , 1'b1 , (~ exp_poly_1_x4_slc_exp_poly_1_x4_acc_23_8_psp_sva_15)
      , (~ e_2a_10_1_sva_rsp_0) , (~ e_2a_10_1_sva_rsp_1) , 5'b00000}) + conv_u2u_19_21({exp_poly_1_acc_17_itm_18
      , exp_poly_1_acc_17_itm_17 , exp_poly_1_acc_17_itm_16_0_rsp_0 , exp_poly_1_acc_17_itm_16_0_rsp_1
      , exp_poly_1_acc_17_itm_16_0_rsp_2 , exp_poly_1_acc_17_itm_16_0_rsp_3}) + conv_u2u_19_21({e_2a_e_2a_nor_1_psp_sva
      , 3'b000 , a3_0_sva , 5'b10000});
  assign exp_poly_1_acc_19_sdt = nl_exp_poly_1_acc_19_sdt[20:0];
  always @(posedge clk) begin
    if ( rst ) begin
      reg_imgOut_triosy_obj_ld_cse <= 1'b0;
      reg_tmp_rsci_cgo_ir_cse <= 1'b0;
      reg_y2_rsci_cgo_ir_cse <= 1'b0;
      reg_y1_rsci_cgo_ir_cse <= 1'b0;
      exp_poly_1_or_itm <= 1'b0;
      recip_nr_slc_recip_nr_acc_3_36_16_psp_sva_20 <= 1'b0;
      yp2_11_1_sva <= 1'b0;
      yp2_0_1_sva <= 1'b0;
      exp_poly_1_acc_17_itm_18 <= 1'b0;
    end
    else begin
      reg_imgOut_triosy_obj_ld_cse <= (z_out_18[3]) & (fsm_output[50]);
      reg_tmp_rsci_cgo_ir_cse <= or_354_rmff;
      reg_y2_rsci_cgo_ir_cse <= or_355_rmff;
      reg_y1_rsci_cgo_ir_cse <= or_356_rmff;
      exp_poly_1_or_itm <= MUX1HOT_s_1_3_2(exp_poly_or_nl, exp_poly_1_or_nl, exp_poly_2_or_nl,
          {(fsm_output[8]) , (fsm_output[9]) , (fsm_output[12])});
      recip_nr_slc_recip_nr_acc_3_36_16_psp_sva_20 <= recip_nr_slc_recip_nr_acc_3_36_16_psp_sva_1[20];
      yp2_11_1_sva <= yp1_11_1_sva & (~ or_tmp_84);
      yp2_0_1_sva <= yp1_0_1_sva & (~ or_tmp_84);
      exp_poly_1_acc_17_itm_18 <= MUX_s_1_2_2((exp_poly_acc_17_sdt[18]), (exp_poly_1_acc_17_sdt[18]),
          fsm_output[11]);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      e_a_e_a_e_a_or_1_psp_sva <= 1'b0;
    end
    else if ( (~(and_dcpl_187 & and_dcpl_136 & and_dcpl_189)) | (fsm_output[3]) |
        (fsm_output[13]) ) begin
      e_a_e_a_e_a_or_1_psp_sva <= MUX1HOT_s_1_3_2(y1_static_init_else_and_1_nl, e_a_e_a_e_a_or_1_psp_sva_mx0w1,
          or_21_nl, {(fsm_output[1]) , (fsm_output[3]) , (fsm_output[13])});
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      e_2a_e_2a_nor_1_psp_sva <= 10'b0000000000;
      acc_sat_sva <= 13'b0000000000000;
    end
    else if ( e_2a_or_cse ) begin
      e_2a_e_2a_nor_1_psp_sva <= MUX_v_10_2_2(e_2a_e_2a_nor_1_psp_sva_mx0w0, or_nl,
          fsm_output[13]);
      acc_sat_sva <= MUX_v_13_2_2(e_a_acc_sat_sva_1, (z_out_16[12:0]), fsm_output[13]);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      exp_poly_1_x2_slc_exp_poly_1_x2_acc_23_8_psp_sva_15 <= 1'b0;
    end
    else if ( fsm_output[3] ) begin
      exp_poly_1_x2_slc_exp_poly_1_x2_acc_23_8_psp_sva_15 <= exp_poly_1_x2_slc_exp_poly_1_x2_acc_23_8_psp_sva_mx0w0[15];
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      exp_poly_1_x2_10_1_sva <= 10'b0000000000;
    end
    else if ( (fsm_output[3]) | (fsm_output[15]) | or_tmp_82 | or_tmp_83 | or_tmp_84
        ) begin
      exp_poly_1_x2_10_1_sva <= MUX_v_10_2_2(10'b0000000000, exp_poly_1_x2_mux1h_1_nl,
          not_441_nl);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      e_a_e_a_e_a_or_psp_sva <= 10'b0000000000;
    end
    else if ( ~(and_dcpl_216 & and_dcpl_214 & and_dcpl_143 & and_dcpl_36 & and_dcpl_136
        & and_dcpl_210) ) begin
      e_a_e_a_e_a_or_psp_sva <= MUX1HOT_v_10_4_2(e_a_e_a_e_a_or_psp_sva_mx0w0, recip_nr_x_10_1_1_sva_mx0w1,
          recip_nr_recip_nr_nor_3_nl, nor_31_nl, {(fsm_output[3]) , (fsm_output[15])
          , (fsm_output[17]) , (fsm_output[20])});
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      e_2a_nor_ovfl_1_sva <= 1'b0;
    end
    else if ( fsm_output[3] ) begin
      e_2a_nor_ovfl_1_sva <= e_2a_nor_ovfl_1_sva_mx0w0;
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      a2_0_sva <= 1'b0;
    end
    else if ( (~(and_dcpl_216 & and_dcpl_183 & (~ (fsm_output[20])) & (~((fsm_output[19])
        | (fsm_output[13]))) & and_dcpl_136 & and_dcpl_210 & (~ (fsm_output[10]))))
        | (fsm_output[3]) | (fsm_output[14]) | (fsm_output[21]) ) begin
      a2_0_sva <= MUX1HOT_s_1_4_2(exp_poly_1_x2_exp_poly_1_x2_nor_1_nl, den_den_nor_1_nl,
          num_num_nor_2_nl, a2_0_sva_mx0w3, {(fsm_output[3]) , (fsm_output[14]) ,
          (fsm_output[15]) , (fsm_output[21])});
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      exp_poly_x_2_sva <= 12'b000000000000;
    end
    else if ( (fsm_output[3]) | (fsm_output[4]) | (fsm_output[24]) | or_tmp_83 |
        or_tmp_84 | (fsm_output[38]) ) begin
      exp_poly_x_2_sva <= MUX_v_12_2_2(12'b000000000000, two_neg_a_mux1h_2_nl, not_443_nl);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      tp1_sva <= 12'b000000000000;
    end
    else if ( (fsm_output[3]) | or_tmp_83 | or_tmp_84 ) begin
      tp1_sva <= MUX_v_12_2_2(12'b000000000000, alpha_mux_nl, not_452_nl);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      exp_poly_x2_slc_exp_poly_x2_acc_23_8_psp_sva_15 <= 1'b0;
    end
    else if ( fsm_output[4] ) begin
      exp_poly_x2_slc_exp_poly_x2_acc_23_8_psp_sva_15 <= exp_poly_x3_slc_exp_poly_x3_acc_23_8_psp_sva_mx0w0[15];
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      a4_0_sva <= 1'b0;
    end
    else if ( (~(and_dcpl_254 & (~((fsm_output[19]) | (fsm_output[1]))) & and_dcpl_189))
        | (fsm_output[4]) | (fsm_output[20]) ) begin
      a4_0_sva <= MUX1HOT_s_1_3_2(exp_poly_x2_0_sva_1, exp_poly_exp_poly_nor_2_cse,
          nor_33_nl, {(fsm_output[4]) , (fsm_output[11]) , (fsm_output[20])});
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      exp_poly_2_x3_10_1_sva <= 10'b0000000000;
    end
    else if ( (fsm_output[4]) | (fsm_output[10]) | (fsm_output[31]) | or_tmp_84 |
        (fsm_output[45]) ) begin
      exp_poly_2_x3_10_1_sva <= MUX_v_10_2_2(10'b0000000000, exp_poly_x2_mux1h_2_nl,
          not_454_nl);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      exp_poly_1_x3_slc_exp_poly_1_x3_acc_23_8_psp_sva_15 <= 1'b0;
    end
    else if ( fsm_output[5] ) begin
      exp_poly_1_x3_slc_exp_poly_1_x3_acc_23_8_psp_sva_15 <= exp_poly_1_x3_slc_exp_poly_1_x3_acc_23_8_psp_sva_mx0w0[15];
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      a3_0_sva <= 1'b0;
    end
    else if ( (~(and_dcpl_254 & and_dcpl_3 & (~((fsm_output[20]) | (fsm_output[1])))
        & (~ (fsm_output[21])))) | (fsm_output[12]) | (fsm_output[22]) ) begin
      a3_0_sva <= MUX1HOT_s_1_3_2(exp_poly_1_x3_exp_poly_1_x3_nor_1_nl, exp_poly_exp_poly_nor_2_cse,
          a2_0_sva_mx0w3, {(fsm_output[5]) , (fsm_output[12]) , (fsm_output[22])});
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      exp_poly_x3_slc_exp_poly_x3_acc_23_8_psp_sva_15 <= 1'b0;
    end
    else if ( fsm_output[6] ) begin
      exp_poly_x3_slc_exp_poly_x3_acc_23_8_psp_sva_15 <= exp_poly_x3_slc_exp_poly_x3_acc_23_8_psp_sva_mx0w0[15];
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      ym1_0_1_sva <= 1'b0;
    end
    else if ( (fsm_output[6]) | (fsm_output[31]) | or_tmp_84 | (fsm_output[45]) )
        begin
      ym1_0_1_sva <= exp_poly_x2_mux1h_3_nl & (~ or_tmp_84);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      e_a_10_1_sva <= 10'b0000000000;
    end
    else if ( (~(and_dcpl_247 & and_dcpl_244 & and_dcpl_168 & nor_71_cse & and_dcpl_142
        & (~ (fsm_output[1])) & (~ (fsm_output[21])))) | (fsm_output[11]) | (fsm_output[22])
        ) begin
      e_a_10_1_sva <= MUX1HOT_v_10_3_2(exp_poly_x2_10_1_sva_1, exp_poly_1_exp_poly_1_nor_cse,
          a2_10_1_sva_mx0w3, {(fsm_output[6]) , (fsm_output[11]) , (fsm_output[22])});
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      exp_poly_1_x4_slc_exp_poly_1_x4_acc_23_8_psp_sva_15 <= 1'b0;
    end
    else if ( fsm_output[7] ) begin
      exp_poly_1_x4_slc_exp_poly_1_x4_acc_23_8_psp_sva_15 <= exp_poly_1_x4_slc_exp_poly_1_x4_acc_23_8_psp_sva_mx0w0[15];
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      exp_poly_1_x4_10_1_sva <= 10'b0000000000;
    end
    else if ( (fsm_output[7]) | (fsm_output[11]) | (fsm_output[14]) | or_tmp_148
        | or_tmp_83 | or_tmp_84 ) begin
      exp_poly_1_x4_10_1_sva <= MUX_v_10_2_2(10'b0000000000, exp_poly_1_x4_mux1h_1_nl,
          not_458_nl);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      exp_poly_1_x4_0_sva <= 1'b0;
    end
    else if ( (fsm_output[7]) | (fsm_output[11]) | (fsm_output[15]) | (fsm_output[17])
        | or_tmp_82 | or_tmp_83 | or_tmp_84 ) begin
      exp_poly_1_x4_0_sva <= exp_poly_1_x4_mux1h_3_nl & (~ or_tmp_84);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      exp_poly_2_x2_10_1_sva <= 10'b0000000000;
    end
    else if ( (~(and_dcpl_186 & and_dcpl_182 & and_dcpl_300 & and_dcpl_243 & and_dcpl_3
        & (~ (fsm_output[6])) & and_dcpl_295)) | (fsm_output[16]) ) begin
      exp_poly_2_x2_10_1_sva <= MUX_v_10_2_2(exp_poly_2_x2_exp_poly_2_x2_nor_nl,
          exp_poly_2_exp_poly_2_nor_nl, fsm_output[16]);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      exp_poly_2_x2_slc_exp_poly_2_x2_acc_21_8_psp_sva_13 <= 1'b0;
    end
    else if ( fsm_output[8] ) begin
      exp_poly_2_x2_slc_exp_poly_2_x2_acc_21_8_psp_sva_13 <= exp_poly_2_x2_slc_exp_poly_2_x2_acc_21_8_psp_sva_mx0w0[13];
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      exp_poly_2_x2_0_sva <= 1'b0;
    end
    else if ( ~(and_dcpl_216 & and_dcpl_183 & and_dcpl_41 & and_dcpl_169 & (~((fsm_output[6])
        | (fsm_output[17]))) & and_dcpl_58 & and_dcpl_295) ) begin
      exp_poly_2_x2_0_sva <= MUX_s_1_2_2(exp_poly_2_x2_exp_poly_2_x2_nor_1_nl, nor_15_nl,
          fsm_output[18]);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      exp_poly_x4_slc_exp_poly_x4_acc_23_8_psp_sva_15 <= 1'b0;
    end
    else if ( fsm_output[8] ) begin
      exp_poly_x4_slc_exp_poly_x4_acc_23_8_psp_sva_15 <= exp_poly_x3_slc_exp_poly_x3_acc_23_8_psp_sva_mx0w0[15];
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      exp_poly_1_x5_exp_poly_1_x5_nor_2_itm <= 1'b0;
    end
    else if ( (fsm_output[8]) | (fsm_output[9]) | (fsm_output[12]) | or_tmp_148 |
        or_tmp_83 | or_tmp_84 ) begin
      exp_poly_1_x5_exp_poly_1_x5_nor_2_itm <= exp_poly_x5_mux1h_nl & (~ or_tmp_84);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      exp_poly_2_x3_0_sva <= 1'b0;
    end
    else if ( ~(and_dcpl_247 & and_dcpl_244 & and_dcpl_41 & and_dcpl_168 & nor_71_cse
        & and_dcpl_160 & and_dcpl_318) ) begin
      exp_poly_2_x3_0_sva <= MUX1HOT_s_1_3_2(exp_poly_x2_0_sva_1, exp_poly_2_x5_exp_poly_2_x5_nor_2_cse,
          exp_poly_2_exp_poly_2_nor_1_nl, {(fsm_output[8]) , (fsm_output[10]) , (fsm_output[16])});
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      exp_poly_1_x5_exp_poly_1_x5_nor_1_itm <= 10'b0000000000;
    end
    else if ( ~(and_dcpl_332 & and_dcpl_245 & and_dcpl_243 & (~ (fsm_output[4]))
        & nor_71_cse & (~ (fsm_output[17])) & and_dcpl_58 & and_dcpl_137 & and_dcpl_134)
        ) begin
      exp_poly_1_x5_exp_poly_1_x5_nor_1_itm <= MUX1HOT_v_10_4_2(exp_poly_x5_exp_poly_x5_nor_1_nl,
          exp_poly_1_x5_exp_poly_1_x5_nor_1_nl, exp_poly_2_x3_exp_poly_2_x3_nor_cse,
          nor_13_nl, {(fsm_output[8]) , (fsm_output[9]) , (fsm_output[12]) , (fsm_output[18])});
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      yp1_10_1_1_sva <= 10'b0000000000;
    end
    else if ( (fsm_output[8]) | (fsm_output[31]) | or_tmp_84 | (fsm_output[45]) )
        begin
      yp1_10_1_1_sva <= MUX_v_10_2_2(10'b0000000000, exp_poly_x2_mux1h_6_nl, not_465_nl);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      exp_poly_2_x3_slc_exp_poly_2_x3_acc_22_8_psp_sva_14 <= 1'b0;
    end
    else if ( fsm_output[10] ) begin
      exp_poly_2_x3_slc_exp_poly_2_x3_acc_22_8_psp_sva_14 <= z_out_9[14];
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      exp_poly_slc_exp_poly_acc_5_20_8_psp_sva_12 <= 1'b0;
    end
    else if ( fsm_output[11] ) begin
      exp_poly_slc_exp_poly_acc_5_20_8_psp_sva_12 <= z_out_22[20];
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      exp_poly_2_x4_slc_exp_poly_2_x4_acc_22_8_psp_sva_14 <= 1'b0;
    end
    else if ( fsm_output[11] ) begin
      exp_poly_2_x4_slc_exp_poly_2_x4_acc_22_8_psp_sva_14 <= exp_poly_2_x4_slc_exp_poly_2_x4_acc_22_8_psp_sva_mx0w0[14];
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      exp_poly_1_slc_exp_poly_1_acc_5_20_8_psp_sva_12 <= 1'b0;
    end
    else if ( fsm_output[12] ) begin
      exp_poly_1_slc_exp_poly_1_acc_5_20_8_psp_sva_12 <= z_out_22[20];
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      exp_poly_2_slc_exp_poly_2_acc_5_20_8_psp_sva <= 13'b0000000000000;
    end
    else if ( ~(and_dcpl_199 & and_dcpl_300 & (~ (fsm_output[7])) & and_dcpl_168
        & nor_71_cse & (~ (fsm_output[13])) & (~((fsm_output[14]) | (fsm_output[1])))
        & and_dcpl_354) ) begin
      exp_poly_2_slc_exp_poly_2_acc_5_20_8_psp_sva <= z_out_21[20:8];
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      mul_1_sdt_36_15_sva <= 22'b0000000000000000000000;
    end
    else if ( ~(or_dcpl_203 | or_dcpl_234 | (fsm_output[33]) | or_dcpl_231 | (fsm_output[29])
        | or_dcpl_198 | (fsm_output[37]) | or_dcpl_218 | or_dcpl_170 | (fsm_output[32])
        | or_dcpl_224 | (fsm_output[46:43]!=4'b0000)) ) begin
      mul_1_sdt_36_15_sva <= MUX_v_22_2_2((z_out[36:15]), slc_37_16_sat_1_sva_mx0w2,
          fsm_output[22]);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      j_2_3_0_sva_2_0 <= 3'b000;
    end
    else if ( (fsm_output[31]) | j_2_3_0_sva_2_0_mx0c1 | (fsm_output[36]) | (fsm_output[46])
        ) begin
      j_2_3_0_sva_2_0 <= MUX_v_3_2_2(j_and_nl, 3'b111, j_2_3_0_sva_2_0_mx0c1);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      j_1_3_0_sva_2_0 <= 3'b000;
    end
    else if ( (fsm_output[31]) | j_1_3_0_sva_2_0_mx0c1 | (fsm_output[46]) ) begin
      j_1_3_0_sva_2_0 <= MUX_v_3_2_2(3'b000, j_mux_1_nl, j_not_nl);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      ym1_11_1_sva <= 1'b0;
      yp1_11_1_sva <= 1'b0;
      yp1_0_1_sva <= 1'b0;
    end
    else if ( ym1_or_1_cse ) begin
      ym1_11_1_sva <= ym1_mux_nl & (~ or_tmp_84);
      yp1_11_1_sva <= yp1_mux_nl & (~ or_tmp_84);
      yp1_0_1_sva <= ym1_mux_1_nl & (~ or_tmp_84);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      for_3_for_v_acc_4_itm_23_7 <= 17'b00000000000000000;
      for_3_for_v_acc_4_itm_6_0 <= 7'b0000000;
    end
    else if ( for_3_for_v_or_cse ) begin
      for_3_for_v_acc_4_itm_23_7 <= MUX_v_17_2_2((z_out_1[23:7]), z_out_15_23_7,
          or_dcpl_224);
      for_3_for_v_acc_4_itm_6_0 <= MUX_v_7_2_2((z_out_1[6:0]), (z_out_4[6:0]), or_dcpl_224);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      i_4_3_0_sva_1 <= 4'b0000;
      i_5_3_0_sva_1 <= 4'b0000;
    end
    else if ( i_or_cse ) begin
      i_4_3_0_sva_1 <= z_out_18[3:0];
      i_5_3_0_sva_1 <= z_out_5;
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      for_1_for_v_acc_5_itm <= 25'b0000000000000000000000000;
    end
    else if ( (fsm_output[40]) | (fsm_output[24]) ) begin
      for_1_for_v_acc_5_itm <= MUX_v_25_2_2(z_out_22, z_out_17, fsm_output[40]);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      for_4_for_v_acc_5_itm <= 25'b0000000000000000000000000;
    end
    else if ( (fsm_output[26]) | (fsm_output[38]) ) begin
      for_4_for_v_acc_5_itm <= MUX_v_25_2_2(z_out_17, z_out_22, fsm_output[38]);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      tmp_static_init_else_acc_itm_5 <= 1'b1;
    end
    else if ( ~ or_dcpl_107 ) begin
      tmp_static_init_else_acc_itm_5 <= z_out_10[5];
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      tmp_static_init_else_acc_itm_4_3 <= 2'b11;
    end
    else if ( ~(or_399_tmp | or_dcpl_107) ) begin
      tmp_static_init_else_acc_itm_4_3 <= MUX_v_2_2_2((z_out_10[4:3]), (z_out_18[4:3]),
          tmp_static_init_else_and_rgt);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      tmp_static_init_else_acc_itm_2_0 <= 3'b111;
    end
    else if ( (~((fsm_output[24]) | (fsm_output[49]) | (fsm_output[35]))) & (~((fsm_output[39])
        | (fsm_output[23]) | (fsm_output[29]))) & (~((fsm_output[30]) | (fsm_output[48])
        | (fsm_output[47]))) & (~((fsm_output[26:25]!=2'b00))) & (~((fsm_output[31])
        | (fsm_output[41]) | (fsm_output[27]))) & (~((fsm_output[42]) | (fsm_output[33])))
        & (~((fsm_output[34]) | (fsm_output[40]) | (fsm_output[28]))) & nor_225_cse
        & and_dcpl_70 & (~((fsm_output[43]) | (fsm_output[21]))) & (~((fsm_output[44])
        | (fsm_output[20]) | (fsm_output[51]))) & and_dcpl_318 & and_dcpl_33 & (~((fsm_output[14])
        | (fsm_output[12]))) & (~((fsm_output[13]) | (fsm_output[16]))) & (~((fsm_output[19])
        | (fsm_output[17]))) & nor_71_cse & (~((fsm_output[4]) | (fsm_output[7])))
        & (~((fsm_output[8]) | (fsm_output[18]))) ) begin
      tmp_static_init_else_acc_itm_2_0 <= MUX1HOT_v_3_3_2((z_out_10[2:0]), i_and_nl,
          (z_out_18[2:0]), {nor_248_nl , and_1276_nl , or_739_tmp});
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      y1_static_init_else_acc_itm_5 <= 1'b1;
    end
    else if ( ~ or_dcpl_107 ) begin
      y1_static_init_else_acc_itm_5 <= z_out_21[5];
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      y1_static_init_else_acc_itm_4_3 <= 2'b11;
      y1_static_init_else_acc_itm_2_0 <= 3'b111;
    end
    else if ( y1_static_init_else_y1_static_init_else_nor_2_itm ) begin
      y1_static_init_else_acc_itm_4_3 <= MUX_v_2_2_2((z_out_21[4:3]), (z_out_16[4:3]),
          y1_static_init_else_and_rgt);
      y1_static_init_else_acc_itm_2_0 <= MUX1HOT_v_3_3_2((z_out_21[2:0]), (z_out_16[2:0]),
          i_or_2_nl, {(fsm_output[1]) , y1_static_init_else_and_rgt , and_592_nl});
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      den_slc_den_acc_2_32_9_psp_sva_16 <= 1'b0;
      den_slc_den_acc_2_32_9_psp_sva_13_0_rsp_2 <= 1'b0;
    end
    else if ( den_or_ssc ) begin
      den_slc_den_acc_2_32_9_psp_sva_16 <= MUX1HOT_s_1_3_2((z_out_1[23]), (exp_poly_x3_mul_1_itm_23_7_1[16]),
          (den_acc_itm_17_1_1[16]), {(fsm_output[3]) , den_slc_den_acc_2_32_9_psp_sva_mx0c1
          , (fsm_output[14])});
      den_slc_den_acc_2_32_9_psp_sva_13_0_rsp_2 <= exp_poly_x2_mux1h_10_nl | (fsm_output[13]);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      den_slc_den_acc_2_32_9_psp_sva_15_14 <= 2'b00;
      den_slc_den_acc_2_32_9_psp_sva_13_0_rsp_0 <= 3'b000;
    end
    else if ( den_and_7_cse ) begin
      den_slc_den_acc_2_32_9_psp_sva_15_14 <= MUX1HOT_v_2_6_2((z_out_1[22:21]), (exp_poly_x3_mul_1_itm_23_7_1[15:14]),
          (den_acc_itm_17_1_1[15:14]), (z_out_8_15_1[14:13]), (z_out_6[15:14]), (slc_acc_23_8_psp_sva_mx0w3[15:14]),
          {(fsm_output[3]) , den_slc_den_acc_2_32_9_psp_sva_mx0c1 , (fsm_output[14])
          , (fsm_output[10]) , (fsm_output[15]) , (fsm_output[18])});
      den_slc_den_acc_2_32_9_psp_sva_13_0_rsp_0 <= MUX1HOT_v_3_7_2((z_out_1[20:18]),
          (exp_poly_x3_mul_1_itm_23_7_1[13:11]), (z_out_6[14:12]), (den_acc_itm_17_1_1[13:11]),
          (z_out_8_15_1[12:10]), (z_out_6[13:11]), (slc_acc_23_8_psp_sva_mx0w3[13:11]),
          {(fsm_output[3]) , den_slc_den_acc_2_32_9_psp_sva_mx0c1 , (fsm_output[13])
          , (fsm_output[14]) , (fsm_output[10]) , (fsm_output[15]) , (fsm_output[18])});
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      exp_poly_1_acc_17_itm_17 <= 1'b0;
    end
    else if ( ~ (fsm_output[30]) ) begin
      exp_poly_1_acc_17_itm_17 <= MUX1HOT_s_1_3_2((exp_poly_acc_17_sdt[17]), (exp_poly_1_acc_17_sdt[17]),
          (z_out_16[25]), {(fsm_output[10]) , (fsm_output[11]) , or_tmp_148});
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      exp_poly_2_acc_12_itm_14_11 <= 4'b0000;
    end
    else if ( ~ or_530_ssc ) begin
      exp_poly_2_acc_12_itm_14_11 <= MUX_v_4_2_2((exp_poly_2_acc_12_sdt[14:11]),
          (slc_acc_10_22_8_psp_sva_mx0w2[14:11]), fsm_output[20]);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      exp_poly_2_acc_12_itm_10_0 <= 11'b00000000000;
    end
    else if ( ~((fsm_output[9]) | or_530_ssc) ) begin
      exp_poly_2_acc_12_itm_10_0 <= MUX1HOT_v_11_4_2((z_out_11[11:1]), (z_out_13[11:1]),
          (exp_poly_2_acc_12_sdt[10:0]), (slc_acc_10_22_8_psp_sva_mx0w2[10:0]), {(fsm_output[8])
          , (fsm_output[12]) , (fsm_output[13]) , (fsm_output[20])});
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      den_slc_den_mul_sdt_23_6_itm_17_13 <= 5'b00000;
    end
    else if ( den_or_1_ssc ) begin
      den_slc_den_mul_sdt_23_6_itm_17_13 <= MUX1HOT_v_5_3_2((z_out[23:19]), (exp_poly_2_acc_16_sdt[17:13]),
          (z_out_16[25:21]), {(fsm_output[13]) , (fsm_output[14]) , or_tmp_82});
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      den_slc_den_mul_sdt_23_6_itm_12 <= 1'b0;
      den_slc_den_mul_sdt_23_6_itm_11_0_rsp_0 <= 1'b0;
    end
    else if ( den_and_5_cse ) begin
      den_slc_den_mul_sdt_23_6_itm_12 <= MUX1HOT_s_1_4_2((z_out[18]), (exp_poly_2_acc_16_sdt[12]),
          (z_out_11[12]), (z_out_16[20]), {(fsm_output[13]) , (fsm_output[14]) ,
          den_and_1_cse , or_tmp_82});
      den_slc_den_mul_sdt_23_6_itm_11_0_rsp_0 <= MUX1HOT_s_1_5_2((z_out[17]), (exp_poly_2_acc_16_sdt[11]),
          (z_out_11[11]), (z_out_16[19]), tm1_tm1_and_nl, {(fsm_output[13]) , (fsm_output[14])
          , den_and_1_cse , or_tmp_82 , den_slc_den_mul_sdt_23_6_itm_mx0c5});
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      num_mul_sdt_23_7_sva_16_12 <= 5'b00000;
    end
    else if ( num_or_ssc ) begin
      num_mul_sdt_23_7_sva_16_12 <= z_out_1[23:19];
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      num_mul_sdt_23_7_sva_11_0 <= 12'b000000000000;
    end
    else if ( num_or_ssc & ((~ num_mul_sdt_23_7_sva_mx0c1) | (fsm_output[25]) | (fsm_output[39]))
        ) begin
      num_mul_sdt_23_7_sva_11_0 <= MUX1HOT_v_12_3_2((z_out_1[18:7]), imgIn_rsci_data_out_d,
          tmp_rsci_data_out_d, {(~ num_mul_sdt_23_7_sva_mx0c1) , (fsm_output[25])
          , (fsm_output[39])});
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      for_1_for_v_acc_6_itm_24 <= 1'b0;
    end
    else if ( for_1_for_v_or_ssc ) begin
      for_1_for_v_acc_6_itm_24 <= MUX_s_1_2_2((z_out_13[24]), (z_out_17[24]), fsm_output[42]);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      for_1_for_v_acc_6_itm_23_0 <= 24'b000000000000000000000000;
    end
    else if ( for_1_for_v_or_ssc & (~(or_dcpl_209 | or_dcpl_208 | (fsm_output[20])
        | (fsm_output[38]) | (fsm_output[24]))) ) begin
      for_1_for_v_acc_6_itm_23_0 <= MUX1HOT_v_24_5_2(z_out_1, z_out_21, ({z_out_15_23_7
          , (z_out_4[6:0])}), (z_out_13[23:0]), (z_out_17[23:0]), {for_1_for_v_or_4_nl
          , (fsm_output[16]) , i_or_cse , (fsm_output[27]) , (fsm_output[42])});
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      slc_37_16_sat_sva_21 <= 1'b0;
    end
    else if ( ~(or_dcpl_185 | or_dcpl_171 | (fsm_output[35]) | or_dcpl_146 | (fsm_output[38])
        | (fsm_output[24]) | (fsm_output[44]) | (fsm_output[45]) | or_dcpl_165) )
        begin
      slc_37_16_sat_sva_21 <= slc_37_16_sat_1_sva_mx0w2[21];
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      for_4_for_v_acc_6_itm_24 <= 1'b0;
      for_4_for_v_acc_6_itm_23_0 <= 24'b000000000000000000000000;
    end
    else if ( for_4_for_v_or_ssc ) begin
      for_4_for_v_acc_6_itm_24 <= MUX_s_1_2_2((z_out_17[24]), (z_out_13[24]), fsm_output[41]);
      for_4_for_v_acc_6_itm_23_0 <= MUX1HOT_v_24_4_2((z_out[23:0]), for_for_v_mul_2_nl,
          (z_out_17[23:0]), (z_out_13[23:0]), {for_4_for_v_and_nl , or_dcpl_208 ,
          (fsm_output[28]) , (fsm_output[41])});
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      e_2a_10_1_sva_rsp_0 <= 4'b0000;
    end
    else if ( ~ and_609_itm ) begin
      e_2a_10_1_sva_rsp_0 <= MUX1HOT_v_4_3_2((exp_poly_1_x3_exp_poly_1_x3_nor_itm[9:6]),
          (exp_poly_1_exp_poly_1_nor_cse[9:6]), (a2_10_1_sva_mx0w3[9:6]), {(fsm_output[5])
          , (fsm_output[12]) , (fsm_output[21])});
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      e_2a_10_1_sva_rsp_1 <= 6'b000000;
    end
    else if ( ~ and_609_itm ) begin
      e_2a_10_1_sva_rsp_1 <= MUX1HOT_v_6_4_2(y1_static_init_else_y1_static_init_else_or_nl,
          (exp_poly_1_x3_exp_poly_1_x3_nor_itm[5:0]), (exp_poly_1_exp_poly_1_nor_cse[5:0]),
          (a2_10_1_sva_mx0w3[5:0]), {or_389_nl , (fsm_output[5]) , (fsm_output[12])
          , (fsm_output[21])});
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      den_slc_den_acc_2_32_9_psp_sva_13_0_rsp_1 <= 9'b000000000;
      den_slc_den_acc_2_32_9_psp_sva_13_0_rsp_3 <= 1'b0;
    end
    else if ( den_and_8_cse ) begin
      den_slc_den_acc_2_32_9_psp_sva_13_0_rsp_1 <= MUX1HOT_v_9_8_2((z_out_1[17:9]),
          (exp_poly_x3_mul_1_itm_23_7_1[10:2]), (z_out_19_13_3[10:2]), (z_out_6[11:3]),
          (den_acc_itm_17_1_1[10:2]), (z_out_8_15_1[9:1]), (z_out_6[10:2]), (slc_acc_23_8_psp_sva_mx0w3[10:2]),
          {(fsm_output[3]) , den_slc_den_acc_2_32_9_psp_sva_mx0c1 , or_tmp_113 ,
          (fsm_output[13]) , (fsm_output[14]) , (fsm_output[10]) , (fsm_output[15])
          , (fsm_output[18])});
      den_slc_den_acc_2_32_9_psp_sva_13_0_rsp_3 <= MUX1HOT_s_1_7_2((z_out_1[7]),
          (exp_poly_x3_mul_1_itm_23_7_1[0]), (z_out_19_13_3[0]), (z_out_6[1]), (den_acc_itm_17_1_1[0]),
          (z_out_6[0]), (slc_acc_23_8_psp_sva_mx0w3[0]), {(fsm_output[3]) , den_slc_den_acc_2_32_9_psp_sva_mx0c1
          , or_tmp_113 , (fsm_output[13]) , (fsm_output[14]) , exp_poly_x2_or_2_nl
          , (fsm_output[18])});
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      exp_poly_1_acc_17_itm_16_0_rsp_0 <= 6'b000000;
      exp_poly_1_acc_17_itm_16_0_rsp_1 <= 6'b000000;
      exp_poly_1_acc_17_itm_16_0_rsp_2 <= 4'b0000;
      exp_poly_1_acc_17_itm_16_0_rsp_3 <= 1'b0;
    end
    else if ( exp_poly_1_exp_poly_1_nor_2_ssc ) begin
      exp_poly_1_acc_17_itm_16_0_rsp_0 <= MUX1HOT_v_6_5_2((exp_poly_acc_15_itm[16:11]),
          (z_out_22[19:14]), (exp_poly_acc_17_sdt[16:11]), (exp_poly_1_acc_17_sdt[16:11]),
          (z_out_16[24:19]), {(fsm_output[9]) , (fsm_output[13]) , (fsm_output[10])
          , (fsm_output[11]) , or_tmp_148});
      exp_poly_1_acc_17_itm_16_0_rsp_1 <= MUX1HOT_v_6_6_2((exp_poly_acc_11_itm_13_3[10:5]),
          (exp_poly_acc_15_itm[10:5]), (z_out_22[13:8]), (exp_poly_acc_17_sdt[10:5]),
          (exp_poly_1_acc_17_sdt[10:5]), (z_out_16[18:13]), {(fsm_output[8]) , (fsm_output[9])
          , (fsm_output[13]) , (fsm_output[10]) , (fsm_output[11]) , or_tmp_148});
      exp_poly_1_acc_17_itm_16_0_rsp_2 <= MUX1HOT_v_4_6_2((exp_poly_acc_11_itm_13_3[4:1]),
          (exp_poly_acc_15_itm[4:1]), 4'b1010, (exp_poly_acc_17_sdt[4:1]), (exp_poly_1_acc_17_sdt[4:1]),
          (z_out_16[12:9]), {(fsm_output[8]) , (fsm_output[9]) , (fsm_output[13])
          , (fsm_output[10]) , (fsm_output[11]) , or_tmp_148});
      exp_poly_1_acc_17_itm_16_0_rsp_3 <= MUX1HOT_s_1_6_2((exp_poly_acc_11_itm_13_3[0]),
          (exp_poly_acc_15_itm[0]), (z_out_22[3]), (exp_poly_acc_17_sdt[0]), (exp_poly_1_acc_17_sdt[0]),
          (z_out_16[8]), {(fsm_output[8]) , (fsm_output[9]) , (fsm_output[13]) ,
          (fsm_output[10]) , (fsm_output[11]) , or_tmp_148});
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      den_slc_den_mul_sdt_23_6_itm_11_0_rsp_1 <= 11'b00000000000;
    end
    else if ( (fsm_output[32]) | (fsm_output[36]) | (fsm_output[22]) | (fsm_output[46])
        | (fsm_output[31]) | (fsm_output[45]) | (fsm_output[43]) | (fsm_output[15])
        | (fsm_output[30]) | (fsm_output[14]) | (fsm_output[13]) | (fsm_output[8])
        ) begin
      den_slc_den_mul_sdt_23_6_itm_11_0_rsp_1 <= MUX1HOT_v_11_6_2((z_out_13[11:1]),
          (z_out[16:6]), (exp_poly_2_acc_16_sdt[10:0]), (z_out_11[10:0]), (z_out_16[18:8]),
          tm1_tm1_and_1_nl, {(fsm_output[8]) , (fsm_output[13]) , (fsm_output[14])
          , den_and_1_cse , or_tmp_82 , den_slc_den_mul_sdt_23_6_itm_mx0c5});
    end
  end
  assign exp_poly_or_nl = (~((exp_poly_x5_slc_exp_poly_x5_acc_23_8_psp_sva_1[11])
      | exp_poly_x5_and_unfl_sva_1)) | exp_poly_x5_nor_ovfl_sva_1;
  assign exp_poly_1_or_nl = (~((exp_poly_1_x5_slc_exp_poly_1_x5_acc_23_8_psp_sva_1[11])
      | exp_poly_1_x5_and_unfl_sva_1)) | exp_poly_1_x5_nor_ovfl_sva_1;
  assign exp_poly_2_or_nl = (~((z_out_9[11]) | exp_poly_2_x3_and_unfl_sva_1)) | exp_poly_2_x3_nor_ovfl_sva_1;
  assign y1_static_init_else_and_1_nl = (~(y1_static_init_else_acc_itm_5 | (y1_static_init_else_acc_itm_4_3!=2'b00)
      | (y1_static_init_else_acc_itm_2_0!=3'b000))) & (e_2a_10_1_sva_rsp_1==6'b000000)
      & (~(tmp_static_init_else_acc_itm_5 | (tmp_static_init_else_acc_itm_4_3!=2'b00)
      | (tmp_static_init_else_acc_itm_2_0!=3'b000)));
  assign or_21_nl = (z_out_16[0]) | nor_ovfl_6_sva_1;
  assign or_nl = MUX_v_10_2_2((z_out_16[10:1]), 10'b1111111111, nor_ovfl_6_sva_1);
  assign exp_poly_1_x2_nor_2_nl = ~(MUX_v_10_2_2((exp_poly_1_x2_slc_exp_poly_1_x2_acc_23_8_psp_sva_mx0w0[10:1]),
      10'b1111111111, exp_poly_1_x2_nor_ovfl_sva_1));
  assign exp_poly_1_x2_exp_poly_1_x2_nor_nl = ~(MUX_v_10_2_2(exp_poly_1_x2_nor_2_nl,
      10'b1111111111, exp_poly_1_x2_and_unfl_sva_1));
  assign num_nor_3_nl = ~(MUX_v_10_2_2((z_out_6[10:1]), 10'b1111111111, num_nor_ovfl_sva_1));
  assign num_num_nor_1_nl = ~(MUX_v_10_2_2(num_nor_3_nl, 10'b1111111111, num_and_unfl_sva_1));
  assign exp_poly_1_x2_mux1h_1_nl = MUX1HOT_v_10_4_2(exp_poly_1_x2_exp_poly_1_x2_nor_nl,
      num_num_nor_1_nl, for_1_for_v_10_1_sva_mx0w2, exp_poly_2_x3_10_1_sva, {(fsm_output[3])
      , (fsm_output[15]) , or_tmp_82 , or_tmp_83});
  assign not_441_nl = ~ or_tmp_84;
  assign recip_nr_nor_7_nl = ~(MUX_v_10_2_2((recip_nr_slc_recip_nr_acc_3_36_16_psp_sva_1[10:1]),
      10'b1111111111, recip_nr_nor_ovfl_1_sva_1));
  assign recip_nr_recip_nr_nor_3_nl = ~(MUX_v_10_2_2(recip_nr_nor_7_nl, 10'b1111111111,
      recip_nr_and_unfl_1_sva_1));
  assign nor_32_nl = ~(MUX_v_10_2_2((slc_acc_10_22_8_psp_sva_mx0w2[10:1]), 10'b1111111111,
      nor_ovfl_4_sva_1));
  assign nor_31_nl = ~(MUX_v_10_2_2(nor_32_nl, 10'b1111111111, and_unfl_4_sva_1));
  assign exp_poly_1_x2_exp_poly_1_x2_nor_1_nl = ~((~((exp_poly_1_x2_slc_exp_poly_1_x2_acc_23_8_psp_sva_mx0w0[0])
      | exp_poly_1_x2_nor_ovfl_sva_1)) | exp_poly_1_x2_and_unfl_sva_1);
  assign den_den_nor_1_nl = ~((~((den_acc_itm_17_1_1[0]) | den_nor_ovfl_sva_1)) |
      den_and_unfl_sva_1);
  assign num_num_nor_2_nl = ~((~((z_out_6[0]) | num_nor_ovfl_sva_1)) | num_and_unfl_sva_1);
  assign nl_two_neg_a_acc_nl = conv_u2u_13_14(two_neg_a_acc_5_itm_13_1) + 14'b00000000000001;
  assign two_neg_a_acc_nl = nl_two_neg_a_acc_nl[13:0];
  assign two_neg_a_mux1h_2_nl = MUX1HOT_v_12_5_2((z_out_13[11:0]), (readslicef_14_12_1(two_neg_a_acc_nl)),
      imgIn_rsci_data_out_d, tp1_sva, tmp_rsci_data_out_d, {(fsm_output[3]) , (fsm_output[4])
      , (fsm_output[24]) , or_tmp_83 , (fsm_output[38])});
  assign not_443_nl = ~ or_tmp_84;
  assign alpha_mux_nl = MUX_v_12_2_2(alpha_rsci_idat, num_mul_sdt_23_7_sva_11_0,
      or_tmp_83);
  assign not_452_nl = ~ or_tmp_84;
  assign nor_33_nl = ~((~((slc_acc_10_22_8_psp_sva_mx0w2[0]) | nor_ovfl_4_sva_1))
      | and_unfl_4_sva_1);
  assign exp_poly_x2_mux1h_2_nl = MUX1HOT_v_10_4_2(exp_poly_x2_10_1_sva_1, exp_poly_2_x3_exp_poly_2_x3_nor_cse,
      exp_poly_1_x4_10_1_sva, exp_poly_1_x2_10_1_sva, {(fsm_output[4]) , (fsm_output[10])
      , (fsm_output[31]) , (fsm_output[45])});
  assign not_454_nl = ~ or_tmp_84;
  assign exp_poly_1_x3_exp_poly_1_x3_nor_1_nl = ~((~((exp_poly_1_x3_slc_exp_poly_1_x3_acc_23_8_psp_sva_mx0w0[0])
      | exp_poly_1_x3_nor_ovfl_sva_1)) | exp_poly_1_x3_and_unfl_sva_1);
  assign exp_poly_x2_mux1h_3_nl = MUX1HOT_s_1_3_2(exp_poly_x2_0_sva_1, exp_poly_1_x5_exp_poly_1_x5_nor_2_itm,
      exp_poly_1_x4_0_sva, {(fsm_output[6]) , (fsm_output[31]) , (fsm_output[45])});
  assign exp_poly_1_x4_nor_2_nl = ~(MUX_v_10_2_2((exp_poly_1_x4_slc_exp_poly_1_x4_acc_23_8_psp_sva_mx0w0[10:1]),
      10'b1111111111, exp_poly_1_x4_nor_ovfl_sva_1));
  assign exp_poly_1_x4_exp_poly_1_x4_nor_nl = ~(MUX_v_10_2_2(exp_poly_1_x4_nor_2_nl,
      10'b1111111111, exp_poly_1_x4_and_unfl_sva_1));
  assign exp_poly_2_x4_nor_2_nl = ~(MUX_v_10_2_2((exp_poly_2_x4_slc_exp_poly_2_x4_acc_22_8_psp_sva_mx0w0[10:1]),
      10'b1111111111, exp_poly_2_x4_nor_ovfl_sva_1));
  assign exp_poly_2_x4_exp_poly_2_x4_nor_nl = ~(MUX_v_10_2_2(exp_poly_2_x4_nor_2_nl,
      10'b1111111111, exp_poly_2_x4_and_unfl_sva_1));
  assign den_nor_2_nl = ~(MUX_v_10_2_2((den_acc_itm_17_1_1[10:1]), 10'b1111111111,
      den_nor_ovfl_sva_1));
  assign den_den_nor_nl = ~(MUX_v_10_2_2(den_nor_2_nl, 10'b1111111111, den_and_unfl_sva_1));
  assign exp_poly_1_x4_mux1h_1_nl = MUX1HOT_v_10_5_2(exp_poly_1_x4_exp_poly_1_x4_nor_nl,
      exp_poly_2_x4_exp_poly_2_x4_nor_nl, den_den_nor_nl, for_1_for_v_10_1_sva_mx0w2,
      yp1_10_1_1_sva, {(fsm_output[7]) , (fsm_output[11]) , (fsm_output[14]) , or_tmp_148
      , or_tmp_83});
  assign not_458_nl = ~ or_tmp_84;
  assign exp_poly_1_x4_exp_poly_1_x4_nor_1_nl = ~((~((exp_poly_1_x4_slc_exp_poly_1_x4_acc_23_8_psp_sva_mx0w0[0])
      | exp_poly_1_x4_nor_ovfl_sva_1)) | exp_poly_1_x4_and_unfl_sva_1);
  assign exp_poly_2_x4_exp_poly_2_x4_nor_1_nl = ~((~((exp_poly_2_x4_slc_exp_poly_2_x4_acc_22_8_psp_sva_mx0w0[0])
      | exp_poly_2_x4_nor_ovfl_sva_1)) | exp_poly_2_x4_and_unfl_sva_1);
  assign recip_nr_recip_nr_nor_4_nl = ~((~((recip_nr_slc_recip_nr_acc_3_36_16_psp_sva_1[0])
      | recip_nr_nor_ovfl_1_sva_1)) | recip_nr_and_unfl_1_sva_1);
  assign exp_poly_1_x4_mux1h_3_nl = MUX1HOT_s_1_6_2(exp_poly_1_x4_exp_poly_1_x4_nor_1_nl,
      exp_poly_2_x4_exp_poly_2_x4_nor_1_nl, recip_nr_x_0_1_sva_mx0w2, recip_nr_recip_nr_nor_4_nl,
      for_1_for_v_0_sva_mx0w4, ym1_0_1_sva, {(fsm_output[7]) , (fsm_output[11]) ,
      (fsm_output[15]) , (fsm_output[17]) , or_tmp_82 , or_tmp_83});
  assign exp_poly_2_x2_nor_2_nl = ~(MUX_v_10_2_2((exp_poly_2_x2_slc_exp_poly_2_x2_acc_21_8_psp_sva_mx0w0[10:1]),
      10'b1111111111, exp_poly_2_x2_nor_ovfl_sva_1));
  assign exp_poly_2_x2_exp_poly_2_x2_nor_nl = ~(MUX_v_10_2_2(exp_poly_2_x2_nor_2_nl,
      10'b1111111111, exp_poly_2_x2_and_unfl_sva_1));
  assign exp_poly_2_nor_2_nl = ~(MUX_v_10_2_2((exp_poly_2_slc_exp_poly_2_acc_5_20_8_psp_sva[10:1]),
      10'b1111111111, exp_poly_2_nor_ovfl_sva_1));
  assign exp_poly_2_exp_poly_2_nor_nl = ~(MUX_v_10_2_2(exp_poly_2_nor_2_nl, 10'b1111111111,
      exp_poly_2_and_unfl_sva_1));
  assign exp_poly_2_x2_exp_poly_2_x2_nor_1_nl = ~((~((exp_poly_2_x2_slc_exp_poly_2_x2_acc_21_8_psp_sva_mx0w0[0])
      | exp_poly_2_x2_nor_ovfl_sva_1)) | exp_poly_2_x2_and_unfl_sva_1);
  assign nor_15_nl = ~((~((slc_acc_23_8_psp_sva_mx0w3[0]) | nor_ovfl_sva_1)) | and_unfl_sva_1);
  assign exp_poly_x5_exp_poly_x5_nor_2_nl = ~((~((exp_poly_x5_slc_exp_poly_x5_acc_23_8_psp_sva_1[0])
      | exp_poly_x5_nor_ovfl_sva_1)) | exp_poly_x5_and_unfl_sva_1);
  assign exp_poly_1_x5_exp_poly_1_x5_nor_2_nl = ~((~((exp_poly_1_x5_slc_exp_poly_1_x5_acc_23_8_psp_sva_1[0])
      | exp_poly_1_x5_nor_ovfl_sva_1)) | exp_poly_1_x5_and_unfl_sva_1);
  assign exp_poly_x5_mux1h_nl = MUX1HOT_s_1_5_2(exp_poly_x5_exp_poly_x5_nor_2_nl,
      exp_poly_1_x5_exp_poly_1_x5_nor_2_nl, exp_poly_2_x5_exp_poly_2_x5_nor_2_cse,
      for_1_for_v_0_sva_mx0w4, ym1_11_1_sva, {(fsm_output[8]) , (fsm_output[9]) ,
      (fsm_output[12]) , or_tmp_148 , or_tmp_83});
  assign exp_poly_2_exp_poly_2_nor_1_nl = ~((~((exp_poly_2_slc_exp_poly_2_acc_5_20_8_psp_sva[0])
      | exp_poly_2_nor_ovfl_sva_1)) | exp_poly_2_and_unfl_sva_1);
  assign exp_poly_x5_nor_3_nl = ~(MUX_v_10_2_2((exp_poly_x5_slc_exp_poly_x5_acc_23_8_psp_sva_1[10:1]),
      10'b1111111111, exp_poly_x5_nor_ovfl_sva_1));
  assign exp_poly_x5_exp_poly_x5_nor_1_nl = ~(MUX_v_10_2_2(exp_poly_x5_nor_3_nl,
      10'b1111111111, exp_poly_x5_and_unfl_sva_1));
  assign exp_poly_1_x5_nor_3_nl = ~(MUX_v_10_2_2((exp_poly_1_x5_slc_exp_poly_1_x5_acc_23_8_psp_sva_1[10:1]),
      10'b1111111111, exp_poly_1_x5_nor_ovfl_sva_1));
  assign exp_poly_1_x5_exp_poly_1_x5_nor_1_nl = ~(MUX_v_10_2_2(exp_poly_1_x5_nor_3_nl,
      10'b1111111111, exp_poly_1_x5_and_unfl_sva_1));
  assign nor_14_nl = ~(MUX_v_10_2_2((slc_acc_23_8_psp_sva_mx0w3[10:1]), 10'b1111111111,
      nor_ovfl_sva_1));
  assign nor_13_nl = ~(MUX_v_10_2_2(nor_14_nl, 10'b1111111111, and_unfl_sva_1));
  assign exp_poly_x2_mux1h_6_nl = MUX1HOT_v_10_3_2(exp_poly_x2_10_1_sva_1, exp_poly_1_x2_10_1_sva,
      exp_poly_1_x4_10_1_sva, {(fsm_output[8]) , (fsm_output[31]) , (fsm_output[45])});
  assign not_465_nl = ~ or_tmp_84;
  assign j_mux_nl = MUX_v_3_2_2((i_5_3_0_sva_1[2:0]), (z_out_5[2:0]), fsm_output[46]);
  assign not_442_nl = ~ (fsm_output[36]);
  assign j_and_nl = MUX_v_3_2_2(3'b000, j_mux_nl, not_442_nl);
  assign j_mux_1_nl = MUX_v_3_2_2((i_4_3_0_sva_1[2:0]), (z_out_18[2:0]), fsm_output[46]);
  assign j_not_nl = ~ j_1_3_0_sva_2_0_mx0c1;
  assign ym1_mux_nl = MUX_s_1_2_2(exp_poly_1_acc_17_itm_17, (den_slc_den_mul_sdt_23_6_itm_17_13[4]),
      fsm_output[45]);
  assign yp1_mux_nl = MUX_s_1_2_2((den_slc_den_mul_sdt_23_6_itm_17_13[4]), exp_poly_1_acc_17_itm_17,
      fsm_output[45]);
  assign ym1_mux_1_nl = MUX_s_1_2_2(exp_poly_1_x4_0_sva, exp_poly_1_x5_exp_poly_1_x5_nor_2_itm,
      fsm_output[45]);
  assign nor_208_nl = ~(and_974_tmp | and_970_cse | and_962_cse);
  assign i_and_nl = MUX_v_3_2_2(3'b000, (i_4_3_0_sva_1[2:0]), nor_208_nl);
  assign nor_248_nl = ~(and_584_tmp | or_739_tmp);
  assign and_1276_nl = and_584_tmp & (~ or_739_tmp);
  assign or_569_nl = or_dcpl_203 | or_dcpl_234 | or_dcpl_101 | (fsm_output[48]) |
      or_dcpl_231 | (fsm_output[29]) | (fsm_output[28]) | (fsm_output[26]) | or_dcpl_271
      | or_dcpl_171 | (fsm_output[38]) | (fsm_output[24]) | (fsm_output[43]);
  assign or_570_nl = (fsm_output[35]) | (fsm_output[49]) | ((~ for_and_tmp) & (fsm_output[32]));
  assign i_mux1h_nl = MUX1HOT_v_3_3_2(y1_static_init_else_acc_itm_2_0, (i_2_3_0_sva_2[2:0]),
      (i_5_3_0_sva_1[2:0]), {or_569_nl , or_570_nl , (fsm_output[45])});
  assign nor_209_nl = ~((fsm_output[51]) | (fsm_output[18]) | or_dcpl_107 | (fsm_output[50])
      | (fsm_output[8]) | (fsm_output[7]) | or_dcpl_118 | (fsm_output[5]) | or_dcpl_133
      | (fsm_output[19]) | or_dcpl_124 | (fsm_output[14]) | (fsm_output[16]) | (fsm_output[12])
      | (fsm_output[11]) | (fsm_output[9]) | (fsm_output[15]) | (fsm_output[10])
      | (fsm_output[44]) | (fsm_output[21]) | (fsm_output[22]) | (for_3_and_tmp &
      (fsm_output[46])) | ((~ (z_out_18[3])) & (fsm_output[36])) | and_962_cse);
  assign i_and_1_nl = MUX_v_3_2_2(3'b000, i_mux1h_nl, nor_209_nl);
  assign or_571_nl = ((~ for_3_and_tmp) & (fsm_output[46])) | and_970_cse;
  assign i_or_2_nl = MUX_v_3_2_2(i_and_1_nl, 3'b111, or_571_nl);
  assign and_592_nl = and_dcpl_150 & (~ (fsm_output[0])) & (~((fsm_output[2]) | (fsm_output[8])
      | (fsm_output[7]))) & and_dcpl_169 & (~((fsm_output[6]) | (fsm_output[20])
      | (fsm_output[19]))) & (~((fsm_output[17]) | (fsm_output[13]) | (fsm_output[14])))
      & and_dcpl_160 & (~ (fsm_output[12])) & and_dcpl_33 & (~ (fsm_output[15]))
      & (~((fsm_output[10]) | (fsm_output[44]) | (fsm_output[21])));
  assign exp_poly_x2_and_6_nl = (~ (fsm_output[9])) & or_tmp_113;
  assign exp_poly_x2_or_1_nl = (fsm_output[9]) | and_910_itm;
  assign exp_poly_x2_mux1h_10_nl = MUX1HOT_s_1_8_2((z_out_1[8]), (exp_poly_x3_mul_1_itm_23_7_1[1]),
      (z_out_19_13_3[1]), den_slc_den_acc_2_32_9_psp_sva_13_0_rsp_2, (den_acc_itm_17_1_1[1]),
      (z_out_8_15_1[0]), (z_out_6[1]), (slc_acc_23_8_psp_sva_mx0w3[1]), {(fsm_output[3])
      , den_slc_den_acc_2_32_9_psp_sva_mx0c1 , exp_poly_x2_and_6_nl , exp_poly_x2_or_1_nl
      , (fsm_output[14]) , (fsm_output[10]) , (fsm_output[15]) , (fsm_output[18])});
  assign tm1_mux_nl = MUX_s_1_2_2(den_slc_den_mul_sdt_23_6_itm_11_0_rsp_0, (exp_poly_x_2_sva[11]),
      or_tmp_83);
  assign tm1_tm1_and_nl = tm1_mux_nl & tm1_nand_seb;
  assign for_1_for_v_or_4_nl = (fsm_output[15]) | (fsm_output[19]);
  assign for_for_v_mul_2_nl = $signed(({(exp_poly_2_slc_exp_poly_2_acc_5_20_8_psp_sva[12])
      , exp_poly_2_x2_10_1_sva , exp_poly_2_x3_0_sva})) * $signed(({ym1_11_1_sva
      , exp_poly_2_x3_10_1_sva , ym1_0_1_sva}));
  assign for_4_for_v_and_nl = (~ or_dcpl_208) & for_4_for_v_acc_6_itm_mx0c0;
  assign y1_static_init_else_mux_1_nl = MUX_v_6_2_2((z_out_12[5:0]), e_2a_10_1_sva_rsp_1,
      fsm_output[2]);
  assign nor_145_nl = ~((fsm_output[2:1]!=2'b00));
  assign y1_static_init_else_y1_static_init_else_or_nl = MUX_v_6_2_2(y1_static_init_else_mux_1_nl,
      6'b111111, nor_145_nl);
  assign or_389_nl = or_dcpl_107 | (fsm_output[1]);
  assign exp_poly_x2_or_2_nl = (fsm_output[10]) | (fsm_output[15]);
  assign tm1_tm1_and_1_nl = MUX_v_11_2_2(11'b00000000000, (exp_poly_x_2_sva[10:0]),
      tm1_nand_seb);
  assign mux1h_20_nl = MUX1HOT_v_2_4_2(tmp_static_init_else_acc_itm_4_3, y1_static_init_else_acc_itm_4_3,
      (signext_2_1(tp1_sva[11])), ({{1{yp1_11_1_sva}}, yp1_11_1_sva}), {(fsm_output[20])
      , (fsm_output[21]) , (fsm_output[13]) , i_or_cse});
  assign mux1h_21_nl = MUX1HOT_v_3_4_2(tmp_static_init_else_acc_itm_2_0, y1_static_init_else_acc_itm_2_0,
      (tp1_sva[10:8]), (yp1_10_1_1_sva[9:7]), {(fsm_output[20]) , (fsm_output[21])
      , (fsm_output[13]) , i_or_cse});
  assign mux_7_nl = MUX_v_7_2_2((tp1_sva[7:1]), (yp1_10_1_1_sva[6:0]), i_or_cse);
  assign mux_8_nl = MUX_s_1_2_2((tp1_sva[0]), yp1_0_1_sva, i_or_cse);
  assign mux1h_22_nl = MUX1HOT_v_13_3_2((for_1_for_v_acc_6_itm_23_0[23:11]), ({{12{exp_poly_slc_exp_poly_acc_5_20_8_psp_sva_12}},
      exp_poly_slc_exp_poly_acc_5_20_8_psp_sva_12}), (signext_13_1(exp_poly_2_slc_exp_poly_2_acc_5_20_8_psp_sva[12])),
      {or_631_ssc , (fsm_output[13]) , i_or_cse});
  assign mux1h_23_nl = MUX1HOT_v_10_3_2((for_1_for_v_acc_6_itm_23_0[10:1]), e_a_10_1_sva,
      exp_poly_2_x2_10_1_sva, {or_631_ssc , (fsm_output[13]) , i_or_cse});
  assign mux1h_24_nl = MUX1HOT_s_1_3_2((for_1_for_v_acc_6_itm_23_0[0]), a4_0_sva,
      exp_poly_2_x3_0_sva, {or_631_ssc , (fsm_output[13]) , i_or_cse});
  assign z_out = $signed(({mux1h_20_nl , mux1h_21_nl , mux_7_nl , mux_8_nl})) * $signed(({mux1h_22_nl
      , mux1h_23_nl , mux1h_24_nl}));
  assign for_1_for_v_mux1h_9_nl = MUX1HOT_v_2_5_2((signext_2_1(exp_poly_2_acc_12_itm_14_11[3])),
      (signext_2_1(e_a_acc_sat_sva_1[12])), (num_acc_cse_sva_1[12:11]), ({{1{den_slc_den_acc_2_32_9_psp_sva_16}},
      den_slc_den_acc_2_32_9_psp_sva_16}), (signext_2_1(den_slc_den_acc_2_32_9_psp_sva_15_14[1])),
      {i_or_cse , (fsm_output[3]) , (fsm_output[12]) , (fsm_output[15]) , (fsm_output[19])});
  assign for_1_for_v_mux1h_10_nl = MUX1HOT_v_10_5_2(e_a_e_a_e_a_or_psp_sva, e_a_e_a_e_a_or_psp_sva_mx0w0,
      (num_acc_cse_sva_1[10:1]), exp_poly_1_x4_10_1_sva, exp_poly_1_x5_exp_poly_1_x5_nor_1_itm,
      {i_or_cse , (fsm_output[3]) , (fsm_output[12]) , (fsm_output[15]) , (fsm_output[19])});
  assign for_1_for_v_mux1h_11_nl = MUX1HOT_s_1_5_2(a4_0_sva, e_a_e_a_e_a_or_1_psp_sva_mx0w1,
      (num_acc_cse_sva_1[0]), a2_0_sva, exp_poly_2_x2_0_sva, {i_or_cse , (fsm_output[3])
      , (fsm_output[12]) , (fsm_output[15]) , (fsm_output[19])});
  assign for_1_for_v_mux1h_12_nl = MUX1HOT_v_2_5_2((signext_2_1(exp_poly_x_2_sva[11])),
      (signext_2_1(e_a_acc_sat_sva_1[12])), (num_acc_cse_sva_1[12:11]), (signext_2_1(z_out_11[12])),
      ({{1{exp_poly_slc_exp_poly_acc_5_20_8_psp_sva_12}}, exp_poly_slc_exp_poly_acc_5_20_8_psp_sva_12}),
      {i_or_cse , (fsm_output[3]) , (fsm_output[12]) , (fsm_output[15]) , (fsm_output[19])});
  assign for_1_for_v_mux1h_13_nl = MUX1HOT_v_10_5_2((exp_poly_x_2_sva[10:1]), e_a_e_a_e_a_or_psp_sva_mx0w0,
      (num_acc_cse_sva_1[10:1]), recip_nr_x_10_1_1_sva_mx0w1, e_a_10_1_sva, {i_or_cse
      , (fsm_output[3]) , (fsm_output[12]) , (fsm_output[15]) , (fsm_output[19])});
  assign for_1_for_v_mux1h_14_nl = MUX1HOT_s_1_5_2((exp_poly_x_2_sva[0]), e_a_e_a_e_a_or_1_psp_sva_mx0w1,
      (num_acc_cse_sva_1[0]), recip_nr_x_0_1_sva_mx0w2, a4_0_sva, {i_or_cse , (fsm_output[3])
      , (fsm_output[12]) , (fsm_output[15]) , (fsm_output[19])});
  assign nl_z_out_1 = $signed(({for_1_for_v_mux1h_9_nl , for_1_for_v_mux1h_10_nl
      , for_1_for_v_mux1h_11_nl})) * $signed(({for_1_for_v_mux1h_12_nl , for_1_for_v_mux1h_13_nl
      , for_1_for_v_mux1h_14_nl}));
  assign z_out_1 = nl_z_out_1[23:0];
  assign exp_poly_1_x3_mux_7_nl = MUX_s_1_2_2(exp_poly_1_x2_slc_exp_poly_1_x2_acc_23_8_psp_sva_15,
      exp_poly_1_x3_slc_exp_poly_1_x3_acc_23_8_psp_sva_15, fsm_output[7]);
  assign exp_poly_1_x3_mux_8_nl = MUX_v_4_2_2((exp_poly_1_x2_10_1_sva[9:6]), e_2a_10_1_sva_rsp_0,
      fsm_output[7]);
  assign exp_poly_1_x3_mux_9_nl = MUX_v_6_2_2((exp_poly_1_x2_10_1_sva[5:0]), e_2a_10_1_sva_rsp_1,
      fsm_output[7]);
  assign exp_poly_1_x3_mux_10_nl = MUX_s_1_2_2(a2_0_sva, a3_0_sva, fsm_output[7]);
  assign mul_8_nl = $signed(({exp_poly_1_x3_mux_7_nl , exp_poly_1_x3_mux_8_nl , exp_poly_1_x3_mux_9_nl
      , exp_poly_1_x3_mux_10_nl})) * $signed(({(acc_sat_sva[12]) , e_2a_e_2a_nor_1_psp_sva
      , e_2a_nor_ovfl_1_sva}));
  assign z_out_2_23_7 = readslicef_24_17_7(mul_8_nl);
  assign exp_poly_1_x5_mux1h_9_nl = MUX1HOT_s_1_3_2(exp_poly_1_x4_slc_exp_poly_1_x4_acc_23_8_psp_sva_15,
      exp_poly_2_x2_slc_exp_poly_2_x2_acc_21_8_psp_sva_13, (mul_1_sdt_36_15_sva[21]),
      {(fsm_output[9]) , (fsm_output[10]) , or_dcpl_182});
  assign exp_poly_1_x5_mux1h_10_nl = MUX1HOT_v_10_3_2(exp_poly_1_x4_10_1_sva, exp_poly_2_x2_10_1_sva,
      e_a_10_1_sva, {(fsm_output[9]) , (fsm_output[10]) , or_dcpl_182});
  assign exp_poly_1_x5_mux1h_11_nl = MUX1HOT_s_1_3_2(exp_poly_1_x4_0_sva, exp_poly_2_x2_0_sva,
      a3_0_sva, {(fsm_output[9]) , (fsm_output[10]) , or_dcpl_182});
  assign exp_poly_1_x5_mux1h_12_nl = MUX1HOT_s_1_3_2((acc_sat_sva[12]), (exp_poly_x_2_sva[11]),
      (tp1_sva[11]), {(fsm_output[9]) , (fsm_output[10]) , or_dcpl_182});
  assign exp_poly_1_x5_mux1h_13_nl = MUX1HOT_v_10_3_2(e_2a_e_2a_nor_1_psp_sva, (exp_poly_x_2_sva[10:1]),
      (tp1_sva[10:1]), {(fsm_output[9]) , (fsm_output[10]) , or_dcpl_182});
  assign exp_poly_1_x5_mux1h_14_nl = MUX1HOT_s_1_3_2(e_2a_nor_ovfl_1_sva, (exp_poly_x_2_sva[0]),
      (tp1_sva[0]), {(fsm_output[9]) , (fsm_output[10]) , or_dcpl_182});
  assign z_out_3 = $signed(({exp_poly_1_x5_mux1h_9_nl , exp_poly_1_x5_mux1h_10_nl
      , exp_poly_1_x5_mux1h_11_nl})) * $signed(({exp_poly_1_x5_mux1h_12_nl , exp_poly_1_x5_mux1h_13_nl
      , exp_poly_1_x5_mux1h_14_nl}));
  assign for_for_v_mux1h_8_nl = MUX1HOT_s_1_4_2((acc_sat_sva[12]), exp_poly_2_x3_slc_exp_poly_2_x3_acc_22_8_psp_sva_14,
      (den_slc_den_acc_2_32_9_psp_sva_15_14[1]), slc_37_16_sat_sva_21, {for_3_for_v_or_cse
      , (fsm_output[11]) , or_tmp_318 , or_dcpl_209});
  assign for_for_v_mux1h_9_nl = MUX1HOT_v_4_4_2((e_2a_e_2a_nor_1_psp_sva[9:6]), (exp_poly_2_x3_10_1_sva[9:6]),
      (exp_poly_1_x5_exp_poly_1_x5_nor_1_itm[9:6]), e_2a_10_1_sva_rsp_0, {for_3_for_v_or_cse
      , (fsm_output[11]) , or_tmp_318 , or_dcpl_209});
  assign for_for_v_mux1h_10_nl = MUX1HOT_v_6_4_2((e_2a_e_2a_nor_1_psp_sva[5:0]),
      (exp_poly_2_x3_10_1_sva[5:0]), (exp_poly_1_x5_exp_poly_1_x5_nor_1_itm[5:0]),
      e_2a_10_1_sva_rsp_1, {for_3_for_v_or_cse , (fsm_output[11]) , or_tmp_318 ,
      or_dcpl_209});
  assign for_for_v_mux1h_11_nl = MUX1HOT_s_1_4_2(e_a_e_a_e_a_or_1_psp_sva, exp_poly_2_x3_0_sva,
      exp_poly_2_x2_0_sva, a2_0_sva, {for_3_for_v_or_cse , (fsm_output[11]) , or_tmp_318
      , or_dcpl_209});
  assign for_for_v_mux1h_12_nl = MUX1HOT_s_1_4_2(exp_poly_1_x5_exp_poly_1_x5_nor_2_itm,
      (exp_poly_x_2_sva[11]), den_slc_den_mul_sdt_23_6_itm_11_0_rsp_0, yp2_11_1_sva,
      {or_dcpl_224 , for_for_v_or_ssc , or_dcpl_209 , i_or_cse});
  assign for_for_v_mux1h_13_nl = MUX1HOT_v_10_4_2(exp_poly_1_x2_10_1_sva, (exp_poly_x_2_sva[10:1]),
      (den_slc_den_mul_sdt_23_6_itm_11_0_rsp_1[10:1]), exp_poly_1_x4_10_1_sva, {or_dcpl_224
      , for_for_v_or_ssc , or_dcpl_209 , i_or_cse});
  assign for_for_v_mux1h_14_nl = MUX1HOT_s_1_4_2(exp_poly_1_x4_0_sva, (exp_poly_x_2_sva[0]),
      (den_slc_den_mul_sdt_23_6_itm_11_0_rsp_1[0]), yp2_0_1_sva, {or_dcpl_224 , for_for_v_or_ssc
      , or_dcpl_209 , i_or_cse});
  assign z_out_4 = $signed(({for_for_v_mux1h_8_nl , for_for_v_mux1h_9_nl , for_for_v_mux1h_10_nl
      , for_for_v_mux1h_11_nl})) * $signed(({for_for_v_mux1h_12_nl , for_for_v_mux1h_13_nl
      , for_for_v_mux1h_14_nl}));
  assign for_1_for_for_1_for_mux_1_nl = MUX_v_3_2_2(j_2_3_0_sva_2_0, y1_static_init_else_acc_itm_2_0,
      fsm_output[37]);
  assign nl_z_out_5 = conv_u2u_3_4(for_1_for_for_1_for_mux_1_nl) + conv_s2u_2_4({i_or_cse
      , 1'b1});
  assign z_out_5 = nl_z_out_5[3:0];
  assign num_mux_6_nl = MUX_s_1_2_2((num_mul_sdt_23_7_sva_16_12[4]), (den_slc_den_acc_2_32_9_psp_sva_15_14[1]),
      fsm_output[11]);
  assign num_and_17_nl = num_mux_6_nl & (~ (fsm_output[14])) & num_nor_13_seb;
  assign num_mux1h_17_nl = MUX1HOT_s_1_3_2((num_mul_sdt_23_7_sva_16_12[3]), (den_slc_den_acc_2_32_9_psp_sva_15_14[0]),
      (den_slc_den_acc_2_32_9_psp_sva_13_0_rsp_0[2]), {(fsm_output[15]) , (fsm_output[11])
      , (fsm_output[14])});
  assign num_and_18_nl = num_mux1h_17_nl & num_nor_13_seb;
  assign num_mux1h_18_nl = MUX1HOT_v_2_5_2((num_mul_sdt_23_7_sva_16_12[2:1]), (den_slc_den_acc_2_32_9_psp_sva_13_0_rsp_1[8:7]),
      (den_slc_den_acc_2_32_9_psp_sva_13_0_rsp_0[2:1]), (exp_poly_1_acc_17_itm_16_0_rsp_1[5:4]),
      (den_slc_den_acc_2_32_9_psp_sva_13_0_rsp_0[1:0]), {(fsm_output[15]) , num_or_10_cse_1
      , (fsm_output[11]) , (fsm_output[9]) , (fsm_output[14])});
  assign num_mux1h_19_nl = MUX1HOT_s_1_5_2((num_mul_sdt_23_7_sva_16_12[0]), (den_slc_den_acc_2_32_9_psp_sva_13_0_rsp_1[6]),
      (den_slc_den_acc_2_32_9_psp_sva_13_0_rsp_0[0]), (exp_poly_1_acc_17_itm_16_0_rsp_1[3]),
      (den_slc_den_acc_2_32_9_psp_sva_13_0_rsp_1[8]), {(fsm_output[15]) , num_or_10_cse_1
      , (fsm_output[11]) , (fsm_output[9]) , (fsm_output[14])});
  assign num_mux1h_20_nl = MUX1HOT_v_3_5_2((num_mul_sdt_23_7_sva_11_0[11:9]), (den_slc_den_acc_2_32_9_psp_sva_13_0_rsp_1[5:3]),
      (den_slc_den_acc_2_32_9_psp_sva_13_0_rsp_1[8:6]), (exp_poly_1_acc_17_itm_16_0_rsp_1[2:0]),
      (den_slc_den_acc_2_32_9_psp_sva_13_0_rsp_1[7:5]), {(fsm_output[15]) , num_or_10_cse_1
      , (fsm_output[11]) , (fsm_output[9]) , (fsm_output[14])});
  assign num_mux1h_21_nl = MUX1HOT_v_3_5_2((num_mul_sdt_23_7_sva_11_0[8:6]), (den_slc_den_acc_2_32_9_psp_sva_13_0_rsp_1[2:0]),
      (den_slc_den_acc_2_32_9_psp_sva_13_0_rsp_1[5:3]), (exp_poly_1_acc_17_itm_16_0_rsp_2[3:1]),
      (den_slc_den_acc_2_32_9_psp_sva_13_0_rsp_1[4:2]), {(fsm_output[15]) , num_or_10_cse_1
      , (fsm_output[11]) , (fsm_output[9]) , (fsm_output[14])});
  assign num_mux1h_22_nl = MUX1HOT_s_1_5_2((num_mul_sdt_23_7_sva_11_0[5]), den_slc_den_acc_2_32_9_psp_sva_13_0_rsp_2,
      (den_slc_den_acc_2_32_9_psp_sva_13_0_rsp_1[2]), (exp_poly_1_acc_17_itm_16_0_rsp_2[0]),
      (den_slc_den_acc_2_32_9_psp_sva_13_0_rsp_1[1]), {(fsm_output[15]) , num_or_10_cse_1
      , (fsm_output[11]) , (fsm_output[9]) , (fsm_output[14])});
  assign num_mux1h_23_nl = MUX1HOT_s_1_5_2((num_mul_sdt_23_7_sva_11_0[4]), den_slc_den_acc_2_32_9_psp_sva_13_0_rsp_3,
      (den_slc_den_acc_2_32_9_psp_sva_13_0_rsp_1[1]), exp_poly_1_acc_17_itm_16_0_rsp_3,
      (den_slc_den_acc_2_32_9_psp_sva_13_0_rsp_1[0]), {(fsm_output[15]) , num_or_10_cse_1
      , (fsm_output[11]) , (fsm_output[9]) , (fsm_output[14])});
  assign num_mux_7_nl = MUX_s_1_2_2((num_mul_sdt_23_7_sva_11_0[3]), (den_slc_den_acc_2_32_9_psp_sva_13_0_rsp_1[0]),
      fsm_output[11]);
  assign num_and_19_nl = (num_mux_7_nl | (fsm_output[14:13]!=2'b00)) & num_nor_14_seb;
  assign num_mux1h_24_nl = MUX1HOT_s_1_3_2((num_mul_sdt_23_7_sva_11_0[2]), den_slc_den_acc_2_32_9_psp_sva_13_0_rsp_2,
      den_slc_den_acc_2_32_9_psp_sva_13_0_rsp_3, {(fsm_output[15]) , (fsm_output[11])
      , (fsm_output[14])});
  assign num_and_20_nl = num_mux1h_24_nl & (~ (fsm_output[13])) & num_nor_14_seb;
  assign num_mux_8_nl = MUX_s_1_2_2((num_mul_sdt_23_7_sva_11_0[1]), den_slc_den_acc_2_32_9_psp_sva_13_0_rsp_3,
      fsm_output[11]);
  assign num_and_21_nl = num_mux_8_nl & and_dcpl_36 & num_nor_14_seb;
  assign num_num_and_5_nl = exp_poly_1_x3_slc_exp_poly_1_x3_acc_23_8_psp_sva_15 &
      (~((fsm_output[15]) | (fsm_output[13]) | (fsm_output[10]) | (fsm_output[9])
      | (fsm_output[14])));
  assign num_mux_9_nl = MUX_s_1_2_2((exp_poly_1_x4_10_1_sva[9]), (exp_poly_2_acc_12_itm_14_11[3]),
      fsm_output[14]);
  assign num_num_and_6_nl = num_mux_9_nl & num_nor_5_cse;
  assign num_mux1h_25_nl = MUX1HOT_s_1_5_2(exp_poly_2_x4_slc_exp_poly_2_x4_acc_22_8_psp_sva_14,
      exp_poly_1_x4_slc_exp_poly_1_x4_acc_23_8_psp_sva_15, (exp_poly_1_x4_10_1_sva[8]),
      exp_poly_x4_slc_exp_poly_x4_acc_23_8_psp_sva_15, (exp_poly_2_acc_12_itm_14_11[2]),
      {(fsm_output[13]) , (fsm_output[10]) , (fsm_output[11]) , (fsm_output[9]) ,
      (fsm_output[14])});
  assign num_and_22_nl = num_mux1h_25_nl & (~ (fsm_output[15]));
  assign num_or_12_nl = (fsm_output[13]) | (fsm_output[10]) | (fsm_output[9]);
  assign num_mux1h_26_nl = MUX1HOT_s_1_3_2(exp_poly_1_or_itm, (exp_poly_1_x4_10_1_sva[7]),
      (exp_poly_2_acc_12_itm_14_11[1]), {num_or_12_nl , (fsm_output[11]) , (fsm_output[14])});
  assign num_and_23_nl = num_mux1h_26_nl & (~ (fsm_output[15]));
  assign num_mux1h_27_nl = MUX1HOT_s_1_5_2(exp_poly_2_x4_slc_exp_poly_2_x4_acc_22_8_psp_sva_14,
      exp_poly_1_x4_slc_exp_poly_1_x4_acc_23_8_psp_sva_15, (exp_poly_1_x4_10_1_sva[6]),
      exp_poly_x4_slc_exp_poly_x4_acc_23_8_psp_sva_15, (exp_poly_2_acc_12_itm_14_11[0]),
      {(fsm_output[13]) , (fsm_output[10]) , (fsm_output[11]) , (fsm_output[9]) ,
      (fsm_output[14])});
  assign num_and_24_nl = num_mux1h_27_nl & (~ (fsm_output[15]));
  assign num_mux_10_nl = MUX_v_3_2_2((exp_poly_1_x4_10_1_sva[5:3]), (exp_poly_2_acc_12_itm_10_0[10:8]),
      fsm_output[14]);
  assign num_num_and_7_nl = MUX_v_3_2_2(3'b000, num_mux_10_nl, num_nor_5_cse);
  assign num_mux1h_28_nl = MUX1HOT_s_1_4_2(a2_0_sva, (exp_poly_1_x4_10_1_sva[2]),
      a4_0_sva, (exp_poly_2_acc_12_itm_10_0[7]), {(fsm_output[10]) , (fsm_output[11])
      , (fsm_output[9]) , (fsm_output[14])});
  assign num_and_25_nl = num_mux1h_28_nl & (~((fsm_output[15]) | (fsm_output[13])));
  assign num_mux_11_nl = MUX_s_1_2_2((exp_poly_1_x4_10_1_sva[1]), (exp_poly_2_acc_12_itm_10_0[6]),
      fsm_output[14]);
  assign num_num_and_8_nl = num_mux_11_nl & num_nor_5_cse;
  assign num_mux1h_29_nl = MUX1HOT_s_1_3_2(exp_poly_2_x3_0_sva, (exp_poly_1_x4_10_1_sva[0]),
      (exp_poly_2_acc_12_itm_10_0[5]), {(fsm_output[13]) , (fsm_output[11]) , (fsm_output[14])});
  assign num_and_26_nl = num_mux1h_29_nl & and_dcpl_134;
  assign num_nor_18_nl = ~((fsm_output[15]) | (fsm_output[13]) | (fsm_output[10])
      | (fsm_output[11]) | (fsm_output[9]));
  assign num_num_and_9_nl = MUX_v_3_2_2(3'b000, (exp_poly_2_acc_12_itm_10_0[4:2]),
      num_nor_18_nl);
  assign num_or_13_nl = (fsm_output[13]) | (fsm_output[11]);
  assign num_mux1h_30_nl = MUX1HOT_s_1_4_2(exp_poly_1_x5_exp_poly_1_x5_nor_2_itm,
      a3_0_sva, ym1_0_1_sva, (exp_poly_2_acc_12_itm_10_0[1]), {num_or_13_nl , (fsm_output[10])
      , (fsm_output[9]) , (fsm_output[14])});
  assign num_and_27_nl = num_mux1h_30_nl & (~ (fsm_output[15]));
  assign num_mux1h_31_nl = MUX1HOT_s_1_4_2((num_mul_sdt_23_7_sva_11_0[0]), a3_0_sva,
      ym1_0_1_sva, (exp_poly_2_acc_12_itm_10_0[0]), {(fsm_output[15]) , (fsm_output[10])
      , (fsm_output[9]) , (fsm_output[14])});
  assign num_and_28_nl = num_mux1h_31_nl & (~((fsm_output[13]) | (fsm_output[11])));
  assign nl_z_out_6 = conv_u2u_16_17({num_and_17_nl , num_and_18_nl , num_mux1h_18_nl
      , num_mux1h_19_nl , num_mux1h_20_nl , num_mux1h_21_nl , num_mux1h_22_nl , num_mux1h_23_nl
      , num_and_19_nl , num_and_20_nl , num_and_21_nl}) + conv_u2u_16_17({num_num_and_5_nl
      , num_num_and_6_nl , num_and_22_nl , num_and_23_nl , num_and_24_nl , num_num_and_7_nl
      , num_and_25_nl , num_num_and_8_nl , num_and_26_nl , num_num_and_9_nl , num_and_27_nl
      , num_and_28_nl});
  assign z_out_6 = nl_z_out_6[16:0];
  assign exp_poly_1_mux_38_nl = MUX_s_1_2_2((z_out_14_12_1[0]), (z_out_12[1]), fsm_output[9]);
  assign exp_poly_1_mux_30_nl = MUX_s_1_2_2(exp_poly_1_x3_slc_exp_poly_1_x3_acc_23_8_psp_sva_15,
      exp_poly_x3_slc_exp_poly_x3_acc_23_8_psp_sva_15, fsm_output[9]);
  assign exp_poly_1_mux_31_nl = MUX_v_11_2_2((z_out_14_12_1[11:1]), (z_out_12[12:2]),
      fsm_output[9]);
  assign nl_z_out_8_15_1 = conv_u2u_11_15({exp_poly_1_x5_exp_poly_1_x5_nor_1_itm
      , exp_poly_1_mux_38_nl}) + conv_u2u_13_15({exp_poly_1_mux_30_nl , exp_poly_1_mux_31_nl
      , 1'b0}) + conv_u2u_14_15(z_out_6[14:1]);
  assign z_out_8_15_1 = nl_z_out_8_15_1[14:0];
  assign exp_poly_2_x3_mux_2_nl = MUX_v_15_2_2((z_out_3[22:8]), (exp_poly_2_x5_mul_itm_22_7_1[15:1]),
      fsm_output[12]);
  assign exp_poly_2_x3_mux_3_nl = MUX_s_1_2_2((z_out_3[7]), (exp_poly_2_x5_mul_itm_22_7_1[0]),
      fsm_output[12]);
  assign nl_z_out_9 = exp_poly_2_x3_mux_2_nl + conv_u2u_1_15(exp_poly_2_x3_mux_3_nl);
  assign z_out_9 = nl_z_out_9[14:0];
  assign two_neg_a_two_neg_a_two_neg_a_nor_1_nl = ~(MUX_v_9_2_2((acc_sat_sva[12:4]),
      9'b111111111, (fsm_output[1])));
  assign two_neg_a_mux_9_nl = MUX_s_1_2_2((~ (acc_sat_sva[3])), tmp_static_init_else_acc_itm_5,
      fsm_output[1]);
  assign two_neg_a_mux_10_nl = MUX_v_2_2_2((~ (acc_sat_sva[2:1])), tmp_static_init_else_acc_itm_4_3,
      fsm_output[1]);
  assign two_neg_a_mux_11_nl = MUX_s_1_2_2((~ (acc_sat_sva[0])), (tmp_static_init_else_acc_itm_2_0[2]),
      fsm_output[1]);
  assign two_neg_a_mux_12_nl = MUX_v_2_2_2(2'b01, (tmp_static_init_else_acc_itm_2_0[1:0]),
      fsm_output[1]);
  assign two_neg_a_two_neg_a_or_1_nl = MUX_v_12_2_2(exp_poly_x_2_sva, 12'b111111111111,
      (fsm_output[1]));
  assign nl_z_out_10 = ({two_neg_a_two_neg_a_two_neg_a_nor_1_nl , two_neg_a_mux_9_nl
      , two_neg_a_mux_10_nl , two_neg_a_mux_11_nl , two_neg_a_mux_12_nl}) + conv_s2u_12_15(two_neg_a_two_neg_a_or_1_nl);
  assign z_out_10 = nl_z_out_10[14:0];
  assign recip_nr_recip_nr_recip_nr_nor_3_nl = ~(den_slc_den_acc_2_32_9_psp_sva_16
      | (fsm_output[8]));
  assign recip_nr_recip_nr_recip_nr_nor_4_nl = ~(a2_0_sva | (fsm_output[8]));
  assign recip_nr_mux_5_nl = MUX_v_4_2_2(4'b0100, (~ e_2a_10_1_sva_rsp_0), fsm_output[8]);
  assign recip_nr_not_12_nl = ~ (fsm_output[8]);
  assign recip_nr_recip_nr_recip_nr_nor_5_nl = ~(MUX_v_6_2_2(e_2a_10_1_sva_rsp_1,
      6'b111111, recip_nr_not_12_nl));
  assign nl_z_out_11 = conv_s2u_12_13({recip_nr_recip_nr_recip_nr_nor_3_nl , (~ exp_poly_1_x4_10_1_sva)
      , recip_nr_recip_nr_recip_nr_nor_4_nl}) + conv_u2u_11_13({recip_nr_mux_5_nl
      , recip_nr_recip_nr_recip_nr_nor_5_nl , (~ (fsm_output[8]))});
  assign z_out_11 = nl_z_out_11[12:0];
  assign y2_static_init_else_not_2_nl = ~ (fsm_output[9]);
  assign y2_static_init_else_y2_static_init_else_or_1_nl = MUX_v_11_2_2(den_slc_den_mul_sdt_23_6_itm_11_0_rsp_1,
      11'b11111111111, y2_static_init_else_not_2_nl);
  assign y2_static_init_else_y2_static_init_else_and_8_nl = exp_poly_x3_slc_exp_poly_x3_acc_23_8_psp_sva_15
      & (fsm_output[9]);
  assign y2_static_init_else_y2_static_init_else_and_9_nl = e_a_e_a_e_a_or_1_psp_sva
      & (fsm_output[9]);
  assign y2_static_init_else_not_3_nl = ~ (fsm_output[9]);
  assign y2_static_init_else_and_1_nl = MUX_v_2_2_2(2'b00, (e_2a_10_1_sva_rsp_1[5:4]),
      y2_static_init_else_not_3_nl);
  assign y2_static_init_else_mux_15_nl = MUX_s_1_2_2((e_2a_10_1_sva_rsp_1[3]), ym1_0_1_sva,
      fsm_output[9]);
  assign y2_static_init_else_mux_16_nl = MUX_v_3_2_2((e_2a_10_1_sva_rsp_1[2:0]),
      3'b100, fsm_output[9]);
  assign nl_z_out_12 = ({(~ (fsm_output[9])) , y2_static_init_else_y2_static_init_else_or_1_nl
      , (~ (fsm_output[9]))}) + conv_u2u_12_13({y2_static_init_else_y2_static_init_else_and_8_nl
      , 2'b00 , y2_static_init_else_y2_static_init_else_and_9_nl , 2'b00 , y2_static_init_else_and_1_nl
      , y2_static_init_else_mux_15_nl , y2_static_init_else_mux_16_nl});
  assign z_out_12 = nl_z_out_12[12:0];
  assign two_neg_a_mux_13_nl = MUX_v_13_2_2((signext_13_1(~ (e_a_acc_sat_sva_1[11]))),
      (for_1_for_v_acc_6_itm_23_0[23:11]), or_dcpl_182);
  assign two_neg_a_two_neg_a_and_5_nl = MUX_v_13_2_2(13'b0000000000000, two_neg_a_mux_13_nl,
      two_neg_a_nor_cse_1);
  assign two_neg_a_mux1h_6_nl = MUX1HOT_v_10_4_2((~ (e_a_acc_sat_sva_1[10:1])), (for_1_for_v_acc_6_itm_23_0[10:1]),
      (~ exp_poly_1_x4_10_1_sva), (~ exp_poly_x2_10_1_sva_1), {(fsm_output[3]) ,
      or_dcpl_182 , (fsm_output[12]) , (fsm_output[8])});
  assign two_neg_a_mux_14_nl = MUX_s_1_2_2((~ (e_a_acc_sat_sva_1[0])), (for_1_for_v_acc_6_itm_23_0[0]),
      or_dcpl_182);
  assign two_neg_a_two_neg_a_and_6_nl = two_neg_a_mux_14_nl & two_neg_a_nor_cse_1;
  assign two_neg_a_mux_15_nl = MUX_v_13_2_2((signext_13_1(e_a_acc_sat_sva_1[12])),
      (z_out_3[23:11]), or_dcpl_182);
  assign two_neg_a_two_neg_a_and_7_nl = MUX_v_13_2_2(13'b0000000000000, two_neg_a_mux_15_nl,
      two_neg_a_nor_cse_1);
  assign two_neg_a_mux1h_7_nl = MUX1HOT_v_10_4_2((signext_10_8(e_a_acc_sat_sva_1[12:5])),
      (z_out_3[10:1]), (~ exp_poly_2_x3_10_1_sva), (~ e_a_10_1_sva), {(fsm_output[3])
      , or_dcpl_182 , (fsm_output[12]) , (fsm_output[8])});
  assign two_neg_a_mux_16_nl = MUX_s_1_2_2((e_a_acc_sat_sva_1[4]), (z_out_3[0]),
      or_dcpl_182);
  assign two_neg_a_two_neg_a_and_8_nl = two_neg_a_mux_16_nl & two_neg_a_nor_cse_1;
  assign nl_z_out_13 = conv_s2u_24_25({two_neg_a_two_neg_a_and_5_nl , two_neg_a_mux1h_6_nl
      , two_neg_a_two_neg_a_and_6_nl}) + conv_s2u_24_25({two_neg_a_two_neg_a_and_7_nl
      , two_neg_a_mux1h_7_nl , two_neg_a_two_neg_a_and_8_nl});
  assign z_out_13 = nl_z_out_13[24:0];
  assign exp_poly_1_exp_poly_1_and_11_seb = exp_poly_2_x3_0_sva & (fsm_output[13]);
  assign exp_poly_1_mux_32_nl = MUX_s_1_2_2(exp_poly_1_x3_slc_exp_poly_1_x3_acc_23_8_psp_sva_15,
      exp_poly_2_x3_slc_exp_poly_2_x3_acc_22_8_psp_sva_14, fsm_output[13]);
  assign exp_poly_1_exp_poly_1_and_8_nl = e_2a_nor_ovfl_1_sva & (~ (fsm_output[13]));
  assign exp_poly_1_exp_poly_1_and_9_nl = exp_poly_2_x2_0_sva & (fsm_output[13]);
  assign exp_poly_1_exp_poly_1_and_10_nl = a3_0_sva & (~ (fsm_output[13]));
  assign nl_z_out_14_12_1 = conv_u2u_11_12(exp_poly_2_acc_12_itm_10_0) + conv_u2u_11_12({exp_poly_1_mux_32_nl
      , 2'b00 , exp_poly_1_exp_poly_1_and_8_nl , exp_poly_1_exp_poly_1_and_9_nl ,
      3'b000 , exp_poly_1_exp_poly_1_and_10_nl , (~ (fsm_output[13])) , exp_poly_1_exp_poly_1_and_11_seb});
  assign z_out_14_12_1 = nl_z_out_14_12_1[11:0];
  assign nl_z_out_15_23_7 = (z_out_4[23:7]) + 17'b00000000000000001;
  assign z_out_15_23_7 = nl_z_out_15_23_7[16:0];
  assign mux1h_25_nl = MUX1HOT_s_1_4_2((~ exp_poly_1_slc_exp_poly_1_acc_5_20_8_psp_sva_12),
      for_1_for_v_acc_6_itm_24, for_4_for_v_acc_6_itm_24, (alpha_rsci_idat[11]),
      {(fsm_output[13]) , or_tmp_82 , or_tmp_148 , (fsm_output[3])});
  assign mux1h_26_nl = MUX1HOT_v_13_4_2((signext_13_1(~ exp_poly_1_slc_exp_poly_1_acc_5_20_8_psp_sva_12)),
      (for_1_for_v_acc_6_itm_23_0[23:11]), (for_4_for_v_acc_6_itm_23_0[23:11]), (signext_13_1(alpha_rsci_idat[11])),
      {(fsm_output[13]) , or_tmp_82 , or_tmp_148 , (fsm_output[3])});
  assign mux1h_27_nl = MUX1HOT_v_4_4_2((~ e_2a_10_1_sva_rsp_0), (for_1_for_v_acc_6_itm_23_0[10:7]),
      (for_4_for_v_acc_6_itm_23_0[10:7]), (signext_4_1(alpha_rsci_idat[11])), {(fsm_output[13])
      , or_tmp_82 , or_tmp_148 , (fsm_output[3])});
  assign mux1h_28_nl = MUX1HOT_v_4_4_2((~ (e_2a_10_1_sva_rsp_1[5:2])), (for_1_for_v_acc_6_itm_23_0[6:3]),
      (for_4_for_v_acc_6_itm_23_0[6:3]), (signext_4_1(alpha_rsci_idat[11])), {(fsm_output[13])
      , or_tmp_82 , or_tmp_148 , (fsm_output[3])});
  assign mux1h_29_nl = MUX1HOT_v_2_4_2((~ (e_2a_10_1_sva_rsp_1[1:0])), (for_1_for_v_acc_6_itm_23_0[2:1]),
      (for_4_for_v_acc_6_itm_23_0[2:1]), (alpha_rsci_idat[10:9]), {(fsm_output[13])
      , or_tmp_82 , or_tmp_148 , (fsm_output[3])});
  assign mux1h_30_nl = MUX1HOT_s_1_4_2((~ a3_0_sva), (for_1_for_v_acc_6_itm_23_0[0]),
      (for_4_for_v_acc_6_itm_23_0[0]), (alpha_rsci_idat[8]), {(fsm_output[13]) ,
      or_tmp_82 , or_tmp_148 , (fsm_output[3])});
      
  assign or_743_nl = (fsm_output[13]) | (fsm_output[3]);
  assign mux1h_31_nl = MUX1HOT_v_25_3_2(25'b0000000000000000000000001, for_1_for_v_acc_5_itm,
      for_4_for_v_acc_5_itm, {or_743_nl , or_tmp_82 , or_tmp_148});
  assign nl_z_out_16 = conv_s2u_25_26({mux1h_25_nl , mux1h_26_nl , mux1h_27_nl ,
      mux1h_28_nl , mux1h_29_nl , mux1h_30_nl}) + conv_s2u_25_26(mux1h_31_nl);
  assign z_out_16 = nl_z_out_16[25:0];
  assign for_for_v_mux_7_nl = MUX_v_24_2_2(({for_3_for_v_acc_4_itm_23_7 , for_3_for_v_acc_4_itm_6_0}),
      z_out_4, or_dcpl_209);
  assign for_for_v_mux_8_nl = MUX_v_24_2_2(z_out_4, for_4_for_v_acc_6_itm_23_0, or_dcpl_209);
  assign nl_z_out_17 = conv_s2u_24_25(for_for_v_mux_7_nl) + conv_s2u_24_25(for_for_v_mux_8_nl);
  assign z_out_17 = nl_z_out_17[24:0];
  assign for_for_for_for_and_1_nl = (alpha_rsci_idat[11]) & (~(or_tmp_356 | or_tmp_357));
  assign for_for_mux1h_2_nl = MUX1HOT_v_3_3_2(j_1_3_0_sva_2_0, tmp_static_init_else_acc_itm_2_0,
      (alpha_rsci_idat[10:8]), {or_tmp_356 , or_tmp_357 , (fsm_output[3])});
  assign nl_z_out_18 = conv_s2u_4_5({for_for_for_for_and_1_nl , for_for_mux1h_2_nl})
      + conv_s2u_2_5({(fsm_output[3]) , 1'b1});
  assign z_out_18 = nl_z_out_18[4:0];
  assign exp_poly_1_mux_33_nl = MUX_v_4_2_2((~ e_2a_10_1_sva_rsp_0), (~ (exp_poly_2_x3_10_1_sva[9:6])),
      fsm_output[12]);
  assign exp_poly_1_mux_34_nl = MUX_v_6_2_2((~ e_2a_10_1_sva_rsp_1), (~ (exp_poly_2_x3_10_1_sva[5:0])),
      fsm_output[12]);
  assign nl_z_out_19_13_3 = conv_u2u_10_11(~ exp_poly_1_x4_10_1_sva) + conv_u2u_10_11({exp_poly_1_mux_33_nl
      , exp_poly_1_mux_34_nl});
  assign z_out_19_13_3 = nl_z_out_19_13_3[10:0];
  assign exp_poly_1_exp_poly_1_and_12_nl = (z_out_6[16]) & (~ (fsm_output[14]));
  assign exp_poly_1_exp_poly_1_and_13_nl = (e_2a_10_1_sva_rsp_0[3]) & (~ (fsm_output[14]));
  assign exp_poly_1_mux_35_nl = MUX_s_1_2_2((e_2a_10_1_sva_rsp_0[2]), exp_poly_2_x3_slc_exp_poly_2_x3_acc_22_8_psp_sva_14,
      fsm_output[14]);
  assign exp_poly_1_mux_36_nl = MUX_v_2_2_2((e_2a_10_1_sva_rsp_0[1:0]), (exp_poly_1_x4_10_1_sva[9:8]),
      fsm_output[14]);
  assign exp_poly_1_mux_37_nl = MUX_v_6_2_2(e_2a_10_1_sva_rsp_1, (exp_poly_1_x4_10_1_sva[7:2]),
      fsm_output[14]);
  assign exp_poly_1_exp_poly_1_and_14_nl = MUX_v_2_2_2(2'b00, (exp_poly_1_x4_10_1_sva[1:0]),
      (fsm_output[14]));
  assign exp_poly_1_exp_poly_1_and_15_nl = exp_poly_1_x4_0_sva & (~ (fsm_output[14]));
  assign nl_z_out_20 = conv_u2u_17_18({exp_poly_1_exp_poly_1_and_12_nl , (z_out_6[15:0])})
      + conv_u2u_17_18({exp_poly_1_exp_poly_1_and_13_nl , exp_poly_1_mux_35_nl ,
      exp_poly_1_mux_36_nl , exp_poly_1_mux_37_nl , exp_poly_1_exp_poly_1_and_14_nl
      , (fsm_output[14]) , 2'b00 , (signext_2_1(exp_poly_1_exp_poly_1_and_15_nl))});
  assign z_out_20 = nl_z_out_20[17:0];
  assign exp_poly_2_exp_poly_2_and_5_nl = MUX_v_4_2_2(4'b0000, (for_1_for_v_acc_6_itm_23_0[23:20]),
      (fsm_output[16]));
  assign exp_poly_2_mux_9_nl = MUX_v_6_2_2((~ exp_poly_1_acc_17_itm_16_0_rsp_0),
      (for_1_for_v_acc_6_itm_23_0[19:14]), fsm_output[16]);
  assign exp_poly_2_mux_10_nl = MUX_v_6_2_2((~ exp_poly_1_acc_17_itm_16_0_rsp_1),
      (for_1_for_v_acc_6_itm_23_0[13:8]), fsm_output[16]);
  assign exp_poly_2_mux_11_nl = MUX_v_4_2_2(4'b0101, (for_1_for_v_acc_6_itm_23_0[7:4]),
      fsm_output[16]);
  assign exp_poly_2_mux_12_nl = MUX_s_1_2_2((~ exp_poly_1_acc_17_itm_16_0_rsp_3),
      (for_1_for_v_acc_6_itm_23_0[3]), fsm_output[16]);
  assign exp_poly_2_not_19_nl = ~ (fsm_output[16]);
  assign exp_poly_2_exp_poly_2_or_1_nl = MUX_v_3_2_2((for_1_for_v_acc_6_itm_23_0[2:0]),
      3'b111, exp_poly_2_not_19_nl);
  assign exp_poly_2_not_20_nl = ~ (fsm_output[1]);
  assign exp_poly_2_exp_poly_2_exp_poly_2_nand_1_nl = ~(MUX_v_24_2_2(24'b000000000000000000000000,
      ({exp_poly_2_exp_poly_2_and_5_nl , exp_poly_2_mux_9_nl , exp_poly_2_mux_10_nl
      , exp_poly_2_mux_11_nl , exp_poly_2_mux_12_nl , exp_poly_2_exp_poly_2_or_1_nl}),
      exp_poly_2_not_20_nl));

  assign exp_poly_2_mux_13_nl = MUX_v_14_2_2((exp_poly_2_acc_18_itm[19:6]), 14'b00100000000000,
      fsm_output[16]);
  assign not_555_nl = ~ (fsm_output[1]);
  assign exp_poly_2_exp_poly_2_and_6_nl = MUX_v_14_2_2(14'b00000000000000, exp_poly_2_mux_13_nl,
      not_555_nl);
  assign exp_poly_2_mux_14_nl = MUX_s_1_2_2((exp_poly_2_acc_18_itm[5]), y1_static_init_else_acc_itm_5,
      fsm_output[1]);
  assign exp_poly_2_exp_poly_2_and_7_nl = exp_poly_2_mux_14_nl & (~ (fsm_output[16]));
  assign exp_poly_2_mux_15_nl = MUX_v_2_2_2((exp_poly_2_acc_18_itm[4:3]), y1_static_init_else_acc_itm_4_3,
      fsm_output[1]);
  assign not_557_nl = ~ (fsm_output[16]);
  assign exp_poly_2_exp_poly_2_and_8_nl = MUX_v_2_2_2(2'b00, exp_poly_2_mux_15_nl,
      not_557_nl);
  assign exp_poly_2_mux1h_13_nl = MUX1HOT_v_3_3_2((exp_poly_2_acc_18_itm[2:0]), y1_static_init_else_acc_itm_2_0,
      3'b001, {(fsm_output[15]) , (fsm_output[1]) , (fsm_output[16])});
  assign nl_z_out_21 = exp_poly_2_exp_poly_2_exp_poly_2_nand_1_nl + conv_u2u_20_24({exp_poly_2_exp_poly_2_and_6_nl
      , exp_poly_2_exp_poly_2_and_7_nl , exp_poly_2_exp_poly_2_and_8_nl , exp_poly_2_mux1h_13_nl});
  assign z_out_21 = nl_z_out_21[23:0];
  assign exp_poly_2_mux_16_nl = MUX_v_3_2_2((signext_3_1(exp_poly_x_2_sva[11])),
      (for_3_for_v_acc_4_itm_23_7[16:14]), or_dcpl_224);
  assign exp_poly_2_nor_6_nl = ~((fsm_output[12:11]!=2'b00));
  assign exp_poly_2_exp_poly_2_and_9_nl = MUX_v_3_2_2(3'b000, exp_poly_2_mux_16_nl,
      exp_poly_2_nor_6_nl);
  assign exp_poly_2_mux1h_14_nl = MUX1HOT_v_13_4_2(({{1{exp_poly_x_2_sva[11]}}, exp_poly_x_2_sva}),
      (exp_poly_acc_19_sdt[20:8]), (exp_poly_1_acc_19_sdt[20:8]), (for_3_for_v_acc_4_itm_23_7[13:1]),
      {(fsm_output[13]) , (fsm_output[11]) , (fsm_output[12]) , or_dcpl_224});
  assign exp_poly_2_mux1h_15_nl = MUX1HOT_v_4_3_2((exp_poly_acc_19_sdt[7:4]), (exp_poly_1_acc_19_sdt[7:4]),
      ({(for_3_for_v_acc_4_itm_23_7[0]) , (for_3_for_v_acc_4_itm_6_0[6:4])}), {(fsm_output[11])
      , (fsm_output[12]) , or_dcpl_224});
  assign exp_poly_2_not_21_nl = ~ (fsm_output[13]);
  assign exp_poly_2_and_7_nl = MUX_v_4_2_2(4'b0000, exp_poly_2_mux1h_15_nl, exp_poly_2_not_21_nl);
  assign exp_poly_2_mux1h_16_nl = MUX1HOT_s_1_4_2(exp_poly_1_x4_0_sva, (exp_poly_acc_19_sdt[3]),
      (exp_poly_1_acc_19_sdt[3]), (for_3_for_v_acc_4_itm_6_0[3]), {(fsm_output[13])
      , (fsm_output[11]) , (fsm_output[12]) , or_dcpl_224});
  assign exp_poly_2_mux1h_17_nl = MUX1HOT_v_3_3_2((exp_poly_acc_19_sdt[2:0]), (exp_poly_1_acc_19_sdt[2:0]),
      (for_3_for_v_acc_4_itm_6_0[2:0]), {(fsm_output[11]) , (fsm_output[12]) , or_dcpl_224});
  assign exp_poly_2_not_22_nl = ~ (fsm_output[13]);
  assign exp_poly_2_and_8_nl = MUX_v_3_2_2(3'b000, exp_poly_2_mux1h_17_nl, exp_poly_2_not_22_nl);
  assign exp_poly_2_or_5_nl = (fsm_output[12:11]!=2'b00);
  assign exp_poly_2_mux1h_18_nl = MUX1HOT_v_24_3_2(24'b111110001010000010100000,
      24'b111100001010000010100000, for_4_for_v_acc_6_itm_23_0, {(fsm_output[13])
      , exp_poly_2_or_5_nl , or_dcpl_224});
  assign nl_z_out_22 = conv_s2u_24_25({exp_poly_2_exp_poly_2_and_9_nl , exp_poly_2_mux1h_14_nl
      , exp_poly_2_and_7_nl , exp_poly_2_mux1h_16_nl , exp_poly_2_and_8_nl}) + conv_s2u_24_25(exp_poly_2_mux1h_18_nl);
  assign z_out_22 = nl_z_out_22[24:0];

  function automatic  MUX1HOT_s_1_3_2;
    input  input_2;
    input  input_1;
    input  input_0;
    input [2:0] sel;
    reg  result;
  begin
    result = input_0 & sel[0];
    result = result | (input_1 & sel[1]);
    result = result | (input_2 & sel[2]);
    MUX1HOT_s_1_3_2 = result;
  end
  endfunction


  function automatic  MUX1HOT_s_1_4_2;
    input  input_3;
    input  input_2;
    input  input_1;
    input  input_0;
    input [3:0] sel;
    reg  result;
  begin
    result = input_0 & sel[0];
    result = result | (input_1 & sel[1]);
    result = result | (input_2 & sel[2]);
    result = result | (input_3 & sel[3]);
    MUX1HOT_s_1_4_2 = result;
  end
  endfunction


  function automatic  MUX1HOT_s_1_5_2;
    input  input_4;
    input  input_3;
    input  input_2;
    input  input_1;
    input  input_0;
    input [4:0] sel;
    reg  result;
  begin
    result = input_0 & sel[0];
    result = result | (input_1 & sel[1]);
    result = result | (input_2 & sel[2]);
    result = result | (input_3 & sel[3]);
    result = result | (input_4 & sel[4]);
    MUX1HOT_s_1_5_2 = result;
  end
  endfunction


  function automatic  MUX1HOT_s_1_6_2;
    input  input_5;
    input  input_4;
    input  input_3;
    input  input_2;
    input  input_1;
    input  input_0;
    input [5:0] sel;
    reg  result;
  begin
    result = input_0 & sel[0];
    result = result | (input_1 & sel[1]);
    result = result | (input_2 & sel[2]);
    result = result | (input_3 & sel[3]);
    result = result | (input_4 & sel[4]);
    result = result | (input_5 & sel[5]);
    MUX1HOT_s_1_6_2 = result;
  end
  endfunction


  function automatic  MUX1HOT_s_1_7_2;
    input  input_6;
    input  input_5;
    input  input_4;
    input  input_3;
    input  input_2;
    input  input_1;
    input  input_0;
    input [6:0] sel;
    reg  result;
  begin
    result = input_0 & sel[0];
    result = result | (input_1 & sel[1]);
    result = result | (input_2 & sel[2]);
    result = result | (input_3 & sel[3]);
    result = result | (input_4 & sel[4]);
    result = result | (input_5 & sel[5]);
    result = result | (input_6 & sel[6]);
    MUX1HOT_s_1_7_2 = result;
  end
  endfunction


  function automatic  MUX1HOT_s_1_8_2;
    input  input_7;
    input  input_6;
    input  input_5;
    input  input_4;
    input  input_3;
    input  input_2;
    input  input_1;
    input  input_0;
    input [7:0] sel;
    reg  result;
  begin
    result = input_0 & sel[0];
    result = result | (input_1 & sel[1]);
    result = result | (input_2 & sel[2]);
    result = result | (input_3 & sel[3]);
    result = result | (input_4 & sel[4]);
    result = result | (input_5 & sel[5]);
    result = result | (input_6 & sel[6]);
    result = result | (input_7 & sel[7]);
    MUX1HOT_s_1_8_2 = result;
  end
  endfunction


  function automatic [9:0] MUX1HOT_v_10_3_2;
    input [9:0] input_2;
    input [9:0] input_1;
    input [9:0] input_0;
    input [2:0] sel;
    reg [9:0] result;
  begin
    result = input_0 & {10{sel[0]}};
    result = result | (input_1 & {10{sel[1]}});
    result = result | (input_2 & {10{sel[2]}});
    MUX1HOT_v_10_3_2 = result;
  end
  endfunction


  function automatic [9:0] MUX1HOT_v_10_4_2;
    input [9:0] input_3;
    input [9:0] input_2;
    input [9:0] input_1;
    input [9:0] input_0;
    input [3:0] sel;
    reg [9:0] result;
  begin
    result = input_0 & {10{sel[0]}};
    result = result | (input_1 & {10{sel[1]}});
    result = result | (input_2 & {10{sel[2]}});
    result = result | (input_3 & {10{sel[3]}});
    MUX1HOT_v_10_4_2 = result;
  end
  endfunction


  function automatic [9:0] MUX1HOT_v_10_5_2;
    input [9:0] input_4;
    input [9:0] input_3;
    input [9:0] input_2;
    input [9:0] input_1;
    input [9:0] input_0;
    input [4:0] sel;
    reg [9:0] result;
  begin
    result = input_0 & {10{sel[0]}};
    result = result | (input_1 & {10{sel[1]}});
    result = result | (input_2 & {10{sel[2]}});
    result = result | (input_3 & {10{sel[3]}});
    result = result | (input_4 & {10{sel[4]}});
    MUX1HOT_v_10_5_2 = result;
  end
  endfunction


  function automatic [10:0] MUX1HOT_v_11_4_2;
    input [10:0] input_3;
    input [10:0] input_2;
    input [10:0] input_1;
    input [10:0] input_0;
    input [3:0] sel;
    reg [10:0] result;
  begin
    result = input_0 & {11{sel[0]}};
    result = result | (input_1 & {11{sel[1]}});
    result = result | (input_2 & {11{sel[2]}});
    result = result | (input_3 & {11{sel[3]}});
    MUX1HOT_v_11_4_2 = result;
  end
  endfunction


  function automatic [10:0] MUX1HOT_v_11_6_2;
    input [10:0] input_5;
    input [10:0] input_4;
    input [10:0] input_3;
    input [10:0] input_2;
    input [10:0] input_1;
    input [10:0] input_0;
    input [5:0] sel;
    reg [10:0] result;
  begin
    result = input_0 & {11{sel[0]}};
    result = result | (input_1 & {11{sel[1]}});
    result = result | (input_2 & {11{sel[2]}});
    result = result | (input_3 & {11{sel[3]}});
    result = result | (input_4 & {11{sel[4]}});
    result = result | (input_5 & {11{sel[5]}});
    MUX1HOT_v_11_6_2 = result;
  end
  endfunction


  function automatic [11:0] MUX1HOT_v_12_3_2;
    input [11:0] input_2;
    input [11:0] input_1;
    input [11:0] input_0;
    input [2:0] sel;
    reg [11:0] result;
  begin
    result = input_0 & {12{sel[0]}};
    result = result | (input_1 & {12{sel[1]}});
    result = result | (input_2 & {12{sel[2]}});
    MUX1HOT_v_12_3_2 = result;
  end
  endfunction


  function automatic [11:0] MUX1HOT_v_12_5_2;
    input [11:0] input_4;
    input [11:0] input_3;
    input [11:0] input_2;
    input [11:0] input_1;
    input [11:0] input_0;
    input [4:0] sel;
    reg [11:0] result;
  begin
    result = input_0 & {12{sel[0]}};
    result = result | (input_1 & {12{sel[1]}});
    result = result | (input_2 & {12{sel[2]}});
    result = result | (input_3 & {12{sel[3]}});
    result = result | (input_4 & {12{sel[4]}});
    MUX1HOT_v_12_5_2 = result;
  end
  endfunction


  function automatic [12:0] MUX1HOT_v_13_3_2;
    input [12:0] input_2;
    input [12:0] input_1;
    input [12:0] input_0;
    input [2:0] sel;
    reg [12:0] result;
  begin
    result = input_0 & {13{sel[0]}};
    result = result | (input_1 & {13{sel[1]}});
    result = result | (input_2 & {13{sel[2]}});
    MUX1HOT_v_13_3_2 = result;
  end
  endfunction


  function automatic [12:0] MUX1HOT_v_13_4_2;
    input [12:0] input_3;
    input [12:0] input_2;
    input [12:0] input_1;
    input [12:0] input_0;
    input [3:0] sel;
    reg [12:0] result;
  begin
    result = input_0 & {13{sel[0]}};
    result = result | (input_1 & {13{sel[1]}});
    result = result | (input_2 & {13{sel[2]}});
    result = result | (input_3 & {13{sel[3]}});
    MUX1HOT_v_13_4_2 = result;
  end
  endfunction


  function automatic [23:0] MUX1HOT_v_24_3_2;
    input [23:0] input_2;
    input [23:0] input_1;
    input [23:0] input_0;
    input [2:0] sel;
    reg [23:0] result;
  begin
    result = input_0 & {24{sel[0]}};
    result = result | (input_1 & {24{sel[1]}});
    result = result | (input_2 & {24{sel[2]}});
    MUX1HOT_v_24_3_2 = result;
  end
  endfunction


  function automatic [23:0] MUX1HOT_v_24_4_2;
    input [23:0] input_3;
    input [23:0] input_2;
    input [23:0] input_1;
    input [23:0] input_0;
    input [3:0] sel;
    reg [23:0] result;
  begin
    result = input_0 & {24{sel[0]}};
    result = result | (input_1 & {24{sel[1]}});
    result = result | (input_2 & {24{sel[2]}});
    result = result | (input_3 & {24{sel[3]}});
    MUX1HOT_v_24_4_2 = result;
  end
  endfunction


  function automatic [23:0] MUX1HOT_v_24_5_2;
    input [23:0] input_4;
    input [23:0] input_3;
    input [23:0] input_2;
    input [23:0] input_1;
    input [23:0] input_0;
    input [4:0] sel;
    reg [23:0] result;
  begin
    result = input_0 & {24{sel[0]}};
    result = result | (input_1 & {24{sel[1]}});
    result = result | (input_2 & {24{sel[2]}});
    result = result | (input_3 & {24{sel[3]}});
    result = result | (input_4 & {24{sel[4]}});
    MUX1HOT_v_24_5_2 = result;
  end
  endfunction


  function automatic [24:0] MUX1HOT_v_25_3_2;
    input [24:0] input_2;
    input [24:0] input_1;
    input [24:0] input_0;
    input [2:0] sel;
    reg [24:0] result;
  begin
    result = input_0 & {25{sel[0]}};
    result = result | (input_1 & {25{sel[1]}});
    result = result | (input_2 & {25{sel[2]}});
    MUX1HOT_v_25_3_2 = result;
  end
  endfunction


  function automatic [1:0] MUX1HOT_v_2_4_2;
    input [1:0] input_3;
    input [1:0] input_2;
    input [1:0] input_1;
    input [1:0] input_0;
    input [3:0] sel;
    reg [1:0] result;
  begin
    result = input_0 & {2{sel[0]}};
    result = result | (input_1 & {2{sel[1]}});
    result = result | (input_2 & {2{sel[2]}});
    result = result | (input_3 & {2{sel[3]}});
    MUX1HOT_v_2_4_2 = result;
  end
  endfunction


  function automatic [1:0] MUX1HOT_v_2_5_2;
    input [1:0] input_4;
    input [1:0] input_3;
    input [1:0] input_2;
    input [1:0] input_1;
    input [1:0] input_0;
    input [4:0] sel;
    reg [1:0] result;
  begin
    result = input_0 & {2{sel[0]}};
    result = result | (input_1 & {2{sel[1]}});
    result = result | (input_2 & {2{sel[2]}});
    result = result | (input_3 & {2{sel[3]}});
    result = result | (input_4 & {2{sel[4]}});
    MUX1HOT_v_2_5_2 = result;
  end
  endfunction


  function automatic [1:0] MUX1HOT_v_2_6_2;
    input [1:0] input_5;
    input [1:0] input_4;
    input [1:0] input_3;
    input [1:0] input_2;
    input [1:0] input_1;
    input [1:0] input_0;
    input [5:0] sel;
    reg [1:0] result;
  begin
    result = input_0 & {2{sel[0]}};
    result = result | (input_1 & {2{sel[1]}});
    result = result | (input_2 & {2{sel[2]}});
    result = result | (input_3 & {2{sel[3]}});
    result = result | (input_4 & {2{sel[4]}});
    result = result | (input_5 & {2{sel[5]}});
    MUX1HOT_v_2_6_2 = result;
  end
  endfunction


  function automatic [2:0] MUX1HOT_v_3_3_2;
    input [2:0] input_2;
    input [2:0] input_1;
    input [2:0] input_0;
    input [2:0] sel;
    reg [2:0] result;
  begin
    result = input_0 & {3{sel[0]}};
    result = result | (input_1 & {3{sel[1]}});
    result = result | (input_2 & {3{sel[2]}});
    MUX1HOT_v_3_3_2 = result;
  end
  endfunction


  function automatic [2:0] MUX1HOT_v_3_4_2;
    input [2:0] input_3;
    input [2:0] input_2;
    input [2:0] input_1;
    input [2:0] input_0;
    input [3:0] sel;
    reg [2:0] result;
  begin
    result = input_0 & {3{sel[0]}};
    result = result | (input_1 & {3{sel[1]}});
    result = result | (input_2 & {3{sel[2]}});
    result = result | (input_3 & {3{sel[3]}});
    MUX1HOT_v_3_4_2 = result;
  end
  endfunction


  function automatic [2:0] MUX1HOT_v_3_5_2;
    input [2:0] input_4;
    input [2:0] input_3;
    input [2:0] input_2;
    input [2:0] input_1;
    input [2:0] input_0;
    input [4:0] sel;
    reg [2:0] result;
  begin
    result = input_0 & {3{sel[0]}};
    result = result | (input_1 & {3{sel[1]}});
    result = result | (input_2 & {3{sel[2]}});
    result = result | (input_3 & {3{sel[3]}});
    result = result | (input_4 & {3{sel[4]}});
    MUX1HOT_v_3_5_2 = result;
  end
  endfunction


  function automatic [2:0] MUX1HOT_v_3_7_2;
    input [2:0] input_6;
    input [2:0] input_5;
    input [2:0] input_4;
    input [2:0] input_3;
    input [2:0] input_2;
    input [2:0] input_1;
    input [2:0] input_0;
    input [6:0] sel;
    reg [2:0] result;
  begin
    result = input_0 & {3{sel[0]}};
    result = result | (input_1 & {3{sel[1]}});
    result = result | (input_2 & {3{sel[2]}});
    result = result | (input_3 & {3{sel[3]}});
    result = result | (input_4 & {3{sel[4]}});
    result = result | (input_5 & {3{sel[5]}});
    result = result | (input_6 & {3{sel[6]}});
    MUX1HOT_v_3_7_2 = result;
  end
  endfunction


  function automatic [3:0] MUX1HOT_v_4_3_2;
    input [3:0] input_2;
    input [3:0] input_1;
    input [3:0] input_0;
    input [2:0] sel;
    reg [3:0] result;
  begin
    result = input_0 & {4{sel[0]}};
    result = result | (input_1 & {4{sel[1]}});
    result = result | (input_2 & {4{sel[2]}});
    MUX1HOT_v_4_3_2 = result;
  end
  endfunction


  function automatic [3:0] MUX1HOT_v_4_4_2;
    input [3:0] input_3;
    input [3:0] input_2;
    input [3:0] input_1;
    input [3:0] input_0;
    input [3:0] sel;
    reg [3:0] result;
  begin
    result = input_0 & {4{sel[0]}};
    result = result | (input_1 & {4{sel[1]}});
    result = result | (input_2 & {4{sel[2]}});
    result = result | (input_3 & {4{sel[3]}});
    MUX1HOT_v_4_4_2 = result;
  end
  endfunction


  function automatic [3:0] MUX1HOT_v_4_6_2;
    input [3:0] input_5;
    input [3:0] input_4;
    input [3:0] input_3;
    input [3:0] input_2;
    input [3:0] input_1;
    input [3:0] input_0;
    input [5:0] sel;
    reg [3:0] result;
  begin
    result = input_0 & {4{sel[0]}};
    result = result | (input_1 & {4{sel[1]}});
    result = result | (input_2 & {4{sel[2]}});
    result = result | (input_3 & {4{sel[3]}});
    result = result | (input_4 & {4{sel[4]}});
    result = result | (input_5 & {4{sel[5]}});
    MUX1HOT_v_4_6_2 = result;
  end
  endfunction


  function automatic [4:0] MUX1HOT_v_5_3_2;
    input [4:0] input_2;
    input [4:0] input_1;
    input [4:0] input_0;
    input [2:0] sel;
    reg [4:0] result;
  begin
    result = input_0 & {5{sel[0]}};
    result = result | (input_1 & {5{sel[1]}});
    result = result | (input_2 & {5{sel[2]}});
    MUX1HOT_v_5_3_2 = result;
  end
  endfunction


  function automatic [5:0] MUX1HOT_v_6_4_2;
    input [5:0] input_3;
    input [5:0] input_2;
    input [5:0] input_1;
    input [5:0] input_0;
    input [3:0] sel;
    reg [5:0] result;
  begin
    result = input_0 & {6{sel[0]}};
    result = result | (input_1 & {6{sel[1]}});
    result = result | (input_2 & {6{sel[2]}});
    result = result | (input_3 & {6{sel[3]}});
    MUX1HOT_v_6_4_2 = result;
  end
  endfunction


  function automatic [5:0] MUX1HOT_v_6_5_2;
    input [5:0] input_4;
    input [5:0] input_3;
    input [5:0] input_2;
    input [5:0] input_1;
    input [5:0] input_0;
    input [4:0] sel;
    reg [5:0] result;
  begin
    result = input_0 & {6{sel[0]}};
    result = result | (input_1 & {6{sel[1]}});
    result = result | (input_2 & {6{sel[2]}});
    result = result | (input_3 & {6{sel[3]}});
    result = result | (input_4 & {6{sel[4]}});
    MUX1HOT_v_6_5_2 = result;
  end
  endfunction


  function automatic [5:0] MUX1HOT_v_6_6_2;
    input [5:0] input_5;
    input [5:0] input_4;
    input [5:0] input_3;
    input [5:0] input_2;
    input [5:0] input_1;
    input [5:0] input_0;
    input [5:0] sel;
    reg [5:0] result;
  begin
    result = input_0 & {6{sel[0]}};
    result = result | (input_1 & {6{sel[1]}});
    result = result | (input_2 & {6{sel[2]}});
    result = result | (input_3 & {6{sel[3]}});
    result = result | (input_4 & {6{sel[4]}});
    result = result | (input_5 & {6{sel[5]}});
    MUX1HOT_v_6_6_2 = result;
  end
  endfunction


  function automatic [8:0] MUX1HOT_v_9_8_2;
    input [8:0] input_7;
    input [8:0] input_6;
    input [8:0] input_5;
    input [8:0] input_4;
    input [8:0] input_3;
    input [8:0] input_2;
    input [8:0] input_1;
    input [8:0] input_0;
    input [7:0] sel;
    reg [8:0] result;
  begin
    result = input_0 & {9{sel[0]}};
    result = result | (input_1 & {9{sel[1]}});
    result = result | (input_2 & {9{sel[2]}});
    result = result | (input_3 & {9{sel[3]}});
    result = result | (input_4 & {9{sel[4]}});
    result = result | (input_5 & {9{sel[5]}});
    result = result | (input_6 & {9{sel[6]}});
    result = result | (input_7 & {9{sel[7]}});
    MUX1HOT_v_9_8_2 = result;
  end
  endfunction


  function automatic  MUX_s_1_2_2;
    input  input_0;
    input  input_1;
    input  sel;
    reg  result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_s_1_2_2 = result;
  end
  endfunction


  function automatic [9:0] MUX_v_10_2_2;
    input [9:0] input_0;
    input [9:0] input_1;
    input  sel;
    reg [9:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_10_2_2 = result;
  end
  endfunction


  function automatic [10:0] MUX_v_11_2_2;
    input [10:0] input_0;
    input [10:0] input_1;
    input  sel;
    reg [10:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_11_2_2 = result;
  end
  endfunction


  function automatic [11:0] MUX_v_12_2_2;
    input [11:0] input_0;
    input [11:0] input_1;
    input  sel;
    reg [11:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_12_2_2 = result;
  end
  endfunction


  function automatic [12:0] MUX_v_13_2_2;
    input [12:0] input_0;
    input [12:0] input_1;
    input  sel;
    reg [12:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_13_2_2 = result;
  end
  endfunction


  function automatic [13:0] MUX_v_14_2_2;
    input [13:0] input_0;
    input [13:0] input_1;
    input  sel;
    reg [13:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_14_2_2 = result;
  end
  endfunction


  function automatic [14:0] MUX_v_15_2_2;
    input [14:0] input_0;
    input [14:0] input_1;
    input  sel;
    reg [14:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_15_2_2 = result;
  end
  endfunction


  function automatic [16:0] MUX_v_17_2_2;
    input [16:0] input_0;
    input [16:0] input_1;
    input  sel;
    reg [16:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_17_2_2 = result;
  end
  endfunction


  function automatic [21:0] MUX_v_22_2_2;
    input [21:0] input_0;
    input [21:0] input_1;
    input  sel;
    reg [21:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_22_2_2 = result;
  end
  endfunction


  function automatic [23:0] MUX_v_24_2_2;
    input [23:0] input_0;
    input [23:0] input_1;
    input  sel;
    reg [23:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_24_2_2 = result;
  end
  endfunction


  function automatic [24:0] MUX_v_25_2_2;
    input [24:0] input_0;
    input [24:0] input_1;
    input  sel;
    reg [24:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_25_2_2 = result;
  end
  endfunction


  function automatic [1:0] MUX_v_2_2_2;
    input [1:0] input_0;
    input [1:0] input_1;
    input  sel;
    reg [1:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_2_2_2 = result;
  end
  endfunction


  function automatic [2:0] MUX_v_3_2_2;
    input [2:0] input_0;
    input [2:0] input_1;
    input  sel;
    reg [2:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_3_2_2 = result;
  end
  endfunction


  function automatic [3:0] MUX_v_4_2_2;
    input [3:0] input_0;
    input [3:0] input_1;
    input  sel;
    reg [3:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_4_2_2 = result;
  end
  endfunction


  function automatic [5:0] MUX_v_6_2_2;
    input [5:0] input_0;
    input [5:0] input_1;
    input  sel;
    reg [5:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_6_2_2 = result;
  end
  endfunction


  function automatic [6:0] MUX_v_7_2_2;
    input [6:0] input_0;
    input [6:0] input_1;
    input  sel;
    reg [6:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_7_2_2 = result;
  end
  endfunction


  function automatic [8:0] MUX_v_9_2_2;
    input [8:0] input_0;
    input [8:0] input_1;
    input  sel;
    reg [8:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_9_2_2 = result;
  end
  endfunction


  function automatic [10:0] readslicef_14_11_3;
    input [13:0] vector;
    reg [13:0] tmp;
  begin
    tmp = vector >> 3;
    readslicef_14_11_3 = tmp[10:0];
  end
  endfunction


  function automatic [11:0] readslicef_14_12_1;
    input [13:0] vector;
    reg [13:0] tmp;
  begin
    tmp = vector >> 1;
    readslicef_14_12_1 = tmp[11:0];
  end
  endfunction


  function automatic [12:0] readslicef_14_13_1;
    input [13:0] vector;
    reg [13:0] tmp;
  begin
    tmp = vector >> 1;
    readslicef_14_13_1 = tmp[12:0];
  end
  endfunction


  function automatic [13:0] readslicef_16_14_1;
    input [15:0] vector;
    reg [15:0] tmp;
  begin
    tmp = vector >> 1;
    readslicef_16_14_1 = tmp[13:0];
  end
  endfunction


  function automatic [15:0] readslicef_18_16_1;
    input [17:0] vector;
    reg [17:0] tmp;
  begin
    tmp = vector >> 1;
    readslicef_18_16_1 = tmp[15:0];
  end
  endfunction


  function automatic [16:0] readslicef_18_17_1;
    input [17:0] vector;
    reg [17:0] tmp;
  begin
    tmp = vector >> 1;
    readslicef_18_17_1 = tmp[16:0];
  end
  endfunction


  function automatic [14:0] readslicef_22_15_7;
    input [21:0] vector;
    reg [21:0] tmp;
  begin
    tmp = vector >> 7;
    readslicef_22_15_7 = tmp[14:0];
  end
  endfunction


  function automatic [20:0] readslicef_22_21_1;
    input [21:0] vector;
    reg [21:0] tmp;
  begin
    tmp = vector >> 1;
    readslicef_22_21_1 = tmp[20:0];
  end
  endfunction


  function automatic [15:0] readslicef_23_16_7;
    input [22:0] vector;
    reg [22:0] tmp;
  begin
    tmp = vector >> 7;
    readslicef_23_16_7 = tmp[15:0];
  end
  endfunction


  function automatic [16:0] readslicef_24_17_7;
    input [23:0] vector;
    reg [23:0] tmp;
  begin
    tmp = vector >> 7;
    readslicef_24_17_7 = tmp[16:0];
  end
  endfunction


  function automatic [15:0] readslicef_25_16_8;
    input [24:0] vector;
    reg [24:0] tmp;
  begin
    tmp = vector >> 8;
    readslicef_25_16_8 = tmp[15:0];
  end
  endfunction


  function automatic [20:0] readslicef_36_21_15;
    input [35:0] vector;
    reg [35:0] tmp;
  begin
    tmp = vector >> 15;
    readslicef_36_21_15 = tmp[20:0];
  end
  endfunction


  function automatic [9:0] signext_10_8;
    input [7:0] vector;
  begin
    signext_10_8= {{2{vector[7]}}, vector};
  end
  endfunction


  function automatic [12:0] signext_13_1;
    input  vector;
  begin
    signext_13_1= {{12{vector}}, vector};
  end
  endfunction


  function automatic [1:0] signext_2_1;
    input  vector;
  begin
    signext_2_1= {{1{vector}}, vector};
  end
  endfunction


  function automatic [2:0] signext_3_1;
    input  vector;
  begin
    signext_3_1= {{2{vector}}, vector};
  end
  endfunction


  function automatic [3:0] signext_4_1;
    input  vector;
  begin
    signext_4_1= {{3{vector}}, vector};
  end
  endfunction


  function automatic [12:0] conv_s2s_12_13 ;
    input [11:0]  vector ;
  begin
    conv_s2s_12_13 = {vector[11], vector};
  end
  endfunction


  function automatic [21:0] conv_s2s_21_22 ;
    input [20:0]  vector ;
  begin
    conv_s2s_21_22 = {vector[20], vector};
  end
  endfunction


  function automatic [3:0] conv_s2u_2_4 ;
    input [1:0]  vector ;
  begin
    conv_s2u_2_4 = {{2{vector[1]}}, vector};
  end
  endfunction


  function automatic [4:0] conv_s2u_2_5 ;
    input [1:0]  vector ;
  begin
    conv_s2u_2_5 = {{3{vector[1]}}, vector};
  end
  endfunction


  function automatic [4:0] conv_s2u_4_5 ;
    input [3:0]  vector ;
  begin
    conv_s2u_4_5 = {vector[3], vector};
  end
  endfunction


  function automatic [12:0] conv_s2u_12_13 ;
    input [11:0]  vector ;
  begin
    conv_s2u_12_13 = {vector[11], vector};
  end
  endfunction


  function automatic [14:0] conv_s2u_12_15 ;
    input [11:0]  vector ;
  begin
    conv_s2u_12_15 = {{3{vector[11]}}, vector};
  end
  endfunction


  function automatic [13:0] conv_s2u_13_14 ;
    input [12:0]  vector ;
  begin
    conv_s2u_13_14 = {vector[12], vector};
  end
  endfunction


  function automatic [17:0] conv_s2u_14_18 ;
    input [13:0]  vector ;
  begin
    conv_s2u_14_18 = {{4{vector[13]}}, vector};
  end
  endfunction


  function automatic [21:0] conv_s2u_21_22 ;
    input [20:0]  vector ;
  begin
    conv_s2u_21_22 = {vector[20], vector};
  end
  endfunction


  function automatic [24:0] conv_s2u_24_25 ;
    input [23:0]  vector ;
  begin
    conv_s2u_24_25 = {vector[23], vector};
  end
  endfunction


  function automatic [25:0] conv_s2u_25_26 ;
    input [24:0]  vector ;
  begin
    conv_s2u_25_26 = {vector[24], vector};
  end
  endfunction


  function automatic [14:0] conv_u2s_1_15 ;
    input [0:0]  vector ;
  begin
    conv_u2s_1_15 = {{14{1'b0}}, vector};
  end
  endfunction


  function automatic [3:0] conv_u2s_3_4 ;
    input [2:0]  vector ;
  begin
    conv_u2s_3_4 =  {1'b0, vector};
  end
  endfunction


  function automatic [12:0] conv_u2s_12_13 ;
    input [11:0]  vector ;
  begin
    conv_u2s_12_13 =  {1'b0, vector};
  end
  endfunction


  function automatic [14:0] conv_u2u_1_15 ;
    input [0:0]  vector ;
  begin
    conv_u2u_1_15 = {{14{1'b0}}, vector};
  end
  endfunction


  function automatic [15:0] conv_u2u_1_16 ;
    input [0:0]  vector ;
  begin
    conv_u2u_1_16 = {{15{1'b0}}, vector};
  end
  endfunction


  function automatic [21:0] conv_u2u_1_22 ;
    input [0:0]  vector ;
  begin
    conv_u2u_1_22 = {{21{1'b0}}, vector};
  end
  endfunction


  function automatic [3:0] conv_u2u_3_4 ;
    input [2:0]  vector ;
  begin
    conv_u2u_3_4 = {1'b0, vector};
  end
  endfunction


  function automatic [10:0] conv_u2u_10_11 ;
    input [9:0]  vector ;
  begin
    conv_u2u_10_11 = {1'b0, vector};
  end
  endfunction


  function automatic [11:0] conv_u2u_11_12 ;
    input [10:0]  vector ;
  begin
    conv_u2u_11_12 = {1'b0, vector};
  end
  endfunction


  function automatic [12:0] conv_u2u_11_13 ;
    input [10:0]  vector ;
  begin
    conv_u2u_11_13 = {{2{1'b0}}, vector};
  end
  endfunction


  function automatic [14:0] conv_u2u_11_15 ;
    input [10:0]  vector ;
  begin
    conv_u2u_11_15 = {{4{1'b0}}, vector};
  end
  endfunction


  function automatic [12:0] conv_u2u_12_13 ;
    input [11:0]  vector ;
  begin
    conv_u2u_12_13 = {1'b0, vector};
  end
  endfunction


  function automatic [13:0] conv_u2u_13_14 ;
    input [12:0]  vector ;
  begin
    conv_u2u_13_14 = {1'b0, vector};
  end
  endfunction


  function automatic [14:0] conv_u2u_13_15 ;
    input [12:0]  vector ;
  begin
    conv_u2u_13_15 = {{2{1'b0}}, vector};
  end
  endfunction


  function automatic [14:0] conv_u2u_14_15 ;
    input [13:0]  vector ;
  begin
    conv_u2u_14_15 = {1'b0, vector};
  end
  endfunction


  function automatic [15:0] conv_u2u_15_16 ;
    input [14:0]  vector ;
  begin
    conv_u2u_15_16 = {1'b0, vector};
  end
  endfunction


  function automatic [16:0] conv_u2u_16_17 ;
    input [15:0]  vector ;
  begin
    conv_u2u_16_17 = {1'b0, vector};
  end
  endfunction


  function automatic [17:0] conv_u2u_17_18 ;
    input [16:0]  vector ;
  begin
    conv_u2u_17_18 = {1'b0, vector};
  end
  endfunction


  function automatic [18:0] conv_u2u_17_19 ;
    input [16:0]  vector ;
  begin
    conv_u2u_17_19 = {{2{1'b0}}, vector};
  end
  endfunction


  function automatic [18:0] conv_u2u_18_19 ;
    input [17:0]  vector ;
  begin
    conv_u2u_18_19 = {1'b0, vector};
  end
  endfunction


  function automatic [19:0] conv_u2u_18_20 ;
    input [17:0]  vector ;
  begin
    conv_u2u_18_20 = {{2{1'b0}}, vector};
  end
  endfunction


  function automatic [19:0] conv_u2u_19_20 ;
    input [18:0]  vector ;
  begin
    conv_u2u_19_20 = {1'b0, vector};
  end
  endfunction


  function automatic [20:0] conv_u2u_19_21 ;
    input [18:0]  vector ;
  begin
    conv_u2u_19_21 = {{2{1'b0}}, vector};
  end
  endfunction


  function automatic [20:0] conv_u2u_20_21 ;
    input [19:0]  vector ;
  begin
    conv_u2u_20_21 = {1'b0, vector};
  end
  endfunction


  function automatic [23:0] conv_u2u_20_24 ;
    input [19:0]  vector ;
  begin
    conv_u2u_20_24 = {{4{1'b0}}, vector};
  end
  endfunction


  function automatic [24:0] conv_u2u_24_25 ;
    input [23:0]  vector ;
  begin
    conv_u2u_24_25 = {1'b0, vector};
  end
  endfunction

endmodule

// ------------------------------------------------------------------
//  Design Unit:    kernel_deriche
// ------------------------------------------------------------------


module kernel_deriche (
  clk, rst, alpha_rsc_dat, alpha_triosy_lz, imgIn_rsc_addr_rd, imgIn_rsc_re, imgIn_rsc_data_out,
      imgIn_triosy_lz, imgOut_rsc_data_in, imgOut_rsc_addr_wr, imgOut_rsc_we, imgOut_triosy_lz
);
  input clk;
  input rst;
  input [11:0] alpha_rsc_dat;
  output alpha_triosy_lz;
  output [5:0] imgIn_rsc_addr_rd;
  output imgIn_rsc_re;
  input [11:0] imgIn_rsc_data_out;
  output imgIn_triosy_lz;
  output [11:0] imgOut_rsc_data_in;
  output [5:0] imgOut_rsc_addr_wr;
  output imgOut_rsc_we;
  output imgOut_triosy_lz;


  // Interconnect Declarations
  wire [5:0] imgIn_rsci_addr_rd_d;
  wire imgIn_rsci_re_d;
  wire [11:0] imgIn_rsci_data_out_d;
  wire [11:0] imgOut_rsci_data_in_d;
  wire [5:0] imgOut_rsci_addr_wr_d;
  wire imgOut_rsci_we_d;
  wire [11:0] y1_rsci_data_in_d;
  wire [5:0] y1_rsci_addr_rd_d;
  wire [5:0] y1_rsci_addr_wr_d;
  wire y1_rsci_we_d;
  wire [11:0] y1_rsci_data_out_d;
  wire y1_rsci_en_d;
  wire [11:0] y2_rsci_data_in_d;
  wire [5:0] y2_rsci_addr_rd_d;
  wire [5:0] y2_rsci_addr_wr_d;
  wire y2_rsci_we_d;
  wire [11:0] y2_rsci_data_out_d;
  wire y2_rsci_en_d;
  wire [11:0] tmp_rsci_data_in_d;
  wire [5:0] tmp_rsci_addr_rd_d;
  wire [5:0] tmp_rsci_addr_wr_d;
  wire tmp_rsci_re_d;
  wire tmp_rsci_we_d;
  wire [11:0] tmp_rsci_data_out_d;
  wire tmp_rsci_en_d;
  wire y1_rsc_en;
  wire y1_rsc_we;
  wire [5:0] y1_rsc_addr_wr;
  wire [11:0] y1_rsc_data_in;
  wire [11:0] y1_rsc_data_out;
  wire y1_rsc_re;
  wire [5:0] y1_rsc_addr_rd;
  wire y2_rsc_en;
  wire y2_rsc_we;
  wire [5:0] y2_rsc_addr_wr;
  wire [11:0] y2_rsc_data_in;
  wire [11:0] y2_rsc_data_out;
  wire y2_rsc_re;
  wire [5:0] y2_rsc_addr_rd;
  wire tmp_rsc_en;
  wire tmp_rsc_we;
  wire [5:0] tmp_rsc_addr_wr;
  wire [11:0] tmp_rsc_data_in;
  wire [11:0] tmp_rsc_data_out;
  wire tmp_rsc_re;
  wire [5:0] tmp_rsc_addr_rd;
  wire y1_rsci_re_d_iff;


  // Interconnect Declarations for Component Instantiations 
  ram_sync_separateRW_be #(.ram_id(32'sd4),
  .words(32'sd64),
  .width(32'sd12),
  .addr_width(32'sd6),
  .a_reset_active(32'sd0),
  .s_reset_active(32'sd1),
  .enable_active(32'sd0),
  .re_active(32'sd0),
  .we_active(32'sd0),
  .num_byte_enables(32'sd1),
  .clock_edge(32'sd1),
  .no_of_RAM_read_port(32'sd1),
  .no_of_RAM_write_port(32'sd1)) y1_rsc_comp (
      .data_in(y1_rsc_data_in),
      .addr_rd(y1_rsc_addr_rd),
      .addr_wr(y1_rsc_addr_wr),
      .re(y1_rsc_re),
      .we(y1_rsc_we),
      .data_out(y1_rsc_data_out),
      .clk(clk),
      .a_rst(1'b1),
      .s_rst(rst),
      .en(y1_rsc_en)
    );
  ram_sync_separateRW_be #(.ram_id(32'sd5),
  .words(32'sd64),
  .width(32'sd12),
  .addr_width(32'sd6),
  .a_reset_active(32'sd0),
  .s_reset_active(32'sd1),
  .enable_active(32'sd0),
  .re_active(32'sd0),
  .we_active(32'sd0),
  .num_byte_enables(32'sd1),
  .clock_edge(32'sd1),
  .no_of_RAM_read_port(32'sd1),
  .no_of_RAM_write_port(32'sd1)) y2_rsc_comp (
      .data_in(y2_rsc_data_in),
      .addr_rd(y2_rsc_addr_rd),
      .addr_wr(y2_rsc_addr_wr),
      .re(y2_rsc_re),
      .we(y2_rsc_we),
      .data_out(y2_rsc_data_out),
      .clk(clk),
      .a_rst(1'b1),
      .s_rst(rst),
      .en(y2_rsc_en)
    );
  ram_sync_separateRW_be #(.ram_id(32'sd6),
  .words(32'sd64),
  .width(32'sd12),
  .addr_width(32'sd6),
  .a_reset_active(32'sd0),
  .s_reset_active(32'sd1),
  .enable_active(32'sd0),
  .re_active(32'sd0),
  .we_active(32'sd0),
  .num_byte_enables(32'sd1),
  .clock_edge(32'sd1),
  .no_of_RAM_read_port(32'sd1),
  .no_of_RAM_write_port(32'sd1)) tmp_rsc_comp (
      .data_in(tmp_rsc_data_in),
      .addr_rd(tmp_rsc_addr_rd),
      .addr_wr(tmp_rsc_addr_wr),
      .re(tmp_rsc_re),
      .we(tmp_rsc_we),
      .data_out(tmp_rsc_data_out),
      .clk(clk),
      .a_rst(1'b1),
      .s_rst(rst),
      .en(tmp_rsc_en)
    );
  kernel_deriche_ram_nangate_45nm_separate_beh_RAM_separateRW_rport_2_64_12_6_0_1_0_0_0_1_1_12_64_1_1_gen
      imgIn_rsci (
      .data_out(imgIn_rsc_data_out),
      .re(imgIn_rsc_re),
      .addr_rd(imgIn_rsc_addr_rd),
      .addr_rd_d(imgIn_rsci_addr_rd_d),
      .re_d(imgIn_rsci_re_d),
      .data_out_d(imgIn_rsci_data_out_d)
    );
  kernel_deriche_ram_nangate_45nm_separate_beh_RAM_separateRW_wport_3_64_12_6_0_1_0_0_0_1_1_12_64_1_1_gen
      imgOut_rsci (
      .we(imgOut_rsc_we),
      .addr_wr(imgOut_rsc_addr_wr),
      .data_in(imgOut_rsc_data_in),
      .data_in_d(imgOut_rsci_data_in_d),
      .addr_wr_d(imgOut_rsci_addr_wr_d),
      .we_d(imgOut_rsci_we_d)
    );
  kernel_deriche_ram_nangate_45nm_separate_beh_RAM_separateRW_rwport_en_4_64_12_6_0_1_0_0_0_1_1_12_64_1_1_gen
      y1_rsci (
      .en(y1_rsc_en),
      .we(y1_rsc_we),
      .addr_wr(y1_rsc_addr_wr),
      .data_in(y1_rsc_data_in),
      .data_out(y1_rsc_data_out),
      .re(y1_rsc_re),
      .addr_rd(y1_rsc_addr_rd),
      .data_in_d(y1_rsci_data_in_d),
      .addr_rd_d(y1_rsci_addr_rd_d),
      .addr_wr_d(y1_rsci_addr_wr_d),
      .re_d(y1_rsci_re_d_iff),
      .we_d(y1_rsci_we_d),
      .data_out_d(y1_rsci_data_out_d),
      .en_d(y1_rsci_en_d)
    );
  kernel_deriche_ram_nangate_45nm_separate_beh_RAM_separateRW_rwport_en_5_64_12_6_0_1_0_0_0_1_1_12_64_1_1_gen
      y2_rsci (
      .en(y2_rsc_en),
      .we(y2_rsc_we),
      .addr_wr(y2_rsc_addr_wr),
      .data_in(y2_rsc_data_in),
      .data_out(y2_rsc_data_out),
      .re(y2_rsc_re),
      .addr_rd(y2_rsc_addr_rd),
      .data_in_d(y2_rsci_data_in_d),
      .addr_rd_d(y2_rsci_addr_rd_d),
      .addr_wr_d(y2_rsci_addr_wr_d),
      .re_d(y1_rsci_re_d_iff),
      .we_d(y2_rsci_we_d),
      .data_out_d(y2_rsci_data_out_d),
      .en_d(y2_rsci_en_d)
    );
  kernel_deriche_ram_nangate_45nm_separate_beh_RAM_separateRW_rwport_en_6_64_12_6_0_1_0_0_0_1_1_12_64_1_1_gen
      tmp_rsci (
      .en(tmp_rsc_en),
      .we(tmp_rsc_we),
      .addr_wr(tmp_rsc_addr_wr),
      .data_in(tmp_rsc_data_in),
      .data_out(tmp_rsc_data_out),
      .re(tmp_rsc_re),
      .addr_rd(tmp_rsc_addr_rd),
      .data_in_d(tmp_rsci_data_in_d),
      .addr_rd_d(tmp_rsci_addr_rd_d),
      .addr_wr_d(tmp_rsci_addr_wr_d),
      .re_d(tmp_rsci_re_d),
      .we_d(tmp_rsci_we_d),
      .data_out_d(tmp_rsci_data_out_d),
      .en_d(tmp_rsci_en_d)
    );

  kernel_deriche_core kernel_deriche_core_inst (
      .clk(clk),
      .rst(rst),
      .alpha_rsc_dat(alpha_rsc_dat),
      .alpha_triosy_lz(alpha_triosy_lz),
      .imgIn_triosy_lz(imgIn_triosy_lz),
      .imgOut_triosy_lz(imgOut_triosy_lz),
      .imgIn_rsci_addr_rd_d(imgIn_rsci_addr_rd_d),
      .imgIn_rsci_re_d(imgIn_rsci_re_d),
      .imgIn_rsci_data_out_d(imgIn_rsci_data_out_d),
      .imgOut_rsci_data_in_d(imgOut_rsci_data_in_d),
      .imgOut_rsci_addr_wr_d(imgOut_rsci_addr_wr_d),
      .imgOut_rsci_we_d(imgOut_rsci_we_d),
      .y1_rsci_data_in_d(y1_rsci_data_in_d),
      .y1_rsci_addr_rd_d(y1_rsci_addr_rd_d),
      .y1_rsci_addr_wr_d(y1_rsci_addr_wr_d),
      .y1_rsci_we_d(y1_rsci_we_d),
      .y1_rsci_data_out_d(y1_rsci_data_out_d),
      .y1_rsci_en_d(y1_rsci_en_d),
      .y2_rsci_data_in_d(y2_rsci_data_in_d),
      .y2_rsci_addr_rd_d(y2_rsci_addr_rd_d),
      .y2_rsci_addr_wr_d(y2_rsci_addr_wr_d),
      .y2_rsci_we_d(y2_rsci_we_d),
      .y2_rsci_data_out_d(y2_rsci_data_out_d),
      .y2_rsci_en_d(y2_rsci_en_d),
      .tmp_rsci_data_in_d(tmp_rsci_data_in_d),
      .tmp_rsci_addr_rd_d(tmp_rsci_addr_rd_d),
      .tmp_rsci_addr_wr_d(tmp_rsci_addr_wr_d),
      .tmp_rsci_re_d(tmp_rsci_re_d),
      .tmp_rsci_we_d(tmp_rsci_we_d),
      .tmp_rsci_data_out_d(tmp_rsci_data_out_d),
      .tmp_rsci_en_d(tmp_rsci_en_d),
      .y1_rsci_re_d_pff(y1_rsci_re_d_iff)
    );
    
endmodule



