/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [9:0] _00_;
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [14:0] celloutsig_0_11z;
  wire [6:0] celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_1z;
  wire [6:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [25:0] celloutsig_0_6z;
  wire [13:0] celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [9:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire [9:0] celloutsig_1_16z;
  wire [11:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [13:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire [29:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = ~(celloutsig_0_3z[4] | celloutsig_0_1z);
  assign celloutsig_0_10z = ~(celloutsig_0_5z | in_data[12]);
  assign celloutsig_1_3z = ~(celloutsig_1_1z[7] | in_data[112]);
  assign celloutsig_1_2z = ~(celloutsig_1_0z[0] ^ celloutsig_1_1z[4]);
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _00_ <= 10'h000;
    else _00_ <= { celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_6z = in_data[79:54] & { celloutsig_0_3z[2:0], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_1_8z = { in_data[102:98], celloutsig_1_3z } & in_data[182:177];
  assign celloutsig_1_16z = celloutsig_1_1z[12:3] & { celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_19z = celloutsig_1_4z[5:3] && { celloutsig_1_11z[4:3], celloutsig_1_12z };
  assign celloutsig_0_4z = in_data[38:25] && in_data[77:64];
  assign celloutsig_0_1z = ~^ in_data[51:24];
  assign celloutsig_1_7z = ~^ celloutsig_1_1z[11:9];
  assign celloutsig_1_12z = ~^ { celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_1_15z = ~^ celloutsig_1_1z[7:5];
  assign celloutsig_0_13z = { celloutsig_0_11z[10], celloutsig_0_3z, celloutsig_0_10z } >>> celloutsig_0_8z[7:1];
  assign celloutsig_1_11z = { celloutsig_1_9z[13:10], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z } >>> { in_data[108:105], celloutsig_1_8z };
  assign celloutsig_1_18z = { celloutsig_1_1z[13:5], celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_3z } >>> { celloutsig_1_7z, celloutsig_1_15z, celloutsig_1_16z };
  assign celloutsig_0_0z = in_data[35:31] ~^ in_data[22:18];
  assign celloutsig_0_9z = celloutsig_0_6z[19:14] ~^ { celloutsig_0_6z[14:12], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_1_0z = in_data[185:182] ~^ in_data[166:163];
  assign celloutsig_1_4z = { in_data[186:179], celloutsig_1_3z } ~^ celloutsig_1_1z[12:4];
  assign celloutsig_0_3z = celloutsig_0_2z[5:1] ~^ in_data[53:49];
  assign celloutsig_0_8z = { celloutsig_0_3z[4:1], celloutsig_0_0z, celloutsig_0_3z } ^ { _00_[9:3], celloutsig_0_2z };
  assign celloutsig_0_11z = { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z } ^ { in_data[63:56], celloutsig_0_2z };
  assign celloutsig_0_14z = celloutsig_0_0z ^ celloutsig_0_6z[24:20];
  assign celloutsig_1_1z = in_data[166:153] ^ in_data[118:105];
  assign celloutsig_0_2z = in_data[47:41] ^ in_data[73:67];
  assign celloutsig_1_5z = { celloutsig_1_0z[2:1], celloutsig_1_0z } ^ { celloutsig_1_4z[3], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_9z = { in_data[153:144], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_0z } ^ { in_data[136:113], celloutsig_1_5z };
  assign { out_data[139:128], out_data[96], out_data[38:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_13z, celloutsig_0_14z };
endmodule
