// Seed: 475866877
module module_0 (
    input  wor   id_0,
    output wand  id_1,
    output uwire id_2
    , id_9,
    input  tri0  id_3,
    output wand  id_4,
    input  wire  id_5,
    output uwire id_6,
    input  uwire id_7
);
  wire id_10;
  assign module_1.id_2 = 0;
  wire id_11;
endmodule
module module_1 #(
    parameter id_10 = 32'd87
) (
    input supply1 id_0,
    output tri1 id_1,
    input supply0 id_2,
    input supply0 id_3,
    output supply0 id_4,
    output supply1 id_5,
    output tri id_6,
    output uwire id_7,
    output tri0 id_8,
    input tri0 id_9,
    input tri0 _id_10,
    output supply1 id_11,
    input wor id_12
);
  wire [~  id_10 : id_10] id_14;
  module_0 modCall_1 (
      id_12,
      id_5,
      id_8,
      id_3,
      id_8,
      id_9,
      id_7,
      id_9
  );
endmodule
