{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 03 17:08:27 2017 " "Info: Processing started: Fri Nov 03 17:08:27 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off full_adder_g_p -c full_adder_g_p " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off full_adder_g_p -c full_adder_g_p" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_g_p.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file full_adder_g_p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_g_p-arch " "Info: Found design unit 1: full_adder_g_p-arch" {  } { { "full_adder_g_p.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/Ripple_Carry_Adder/full_adder_g_p.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_g_p " "Info: Found entity 1: full_adder_g_p" {  } { { "full_adder_g_p.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/Ripple_Carry_Adder/full_adder_g_p.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_logic.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cla_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cla_logic-arch " "Info: Found design unit 1: cla_logic-arch" {  } { { "cla_logic.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/Ripple_Carry_Adder/cla_logic.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cla_logic " "Info: Found entity 1: cla_logic" {  } { { "cla_logic.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/Ripple_Carry_Adder/cla_logic.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla4.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file cla4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Csc211_Gerti_Kulla_CLA_Package " "Info: Found design unit 1: Csc211_Gerti_Kulla_CLA_Package" {  } { { "cla4.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/Ripple_Carry_Adder/cla4.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cla4-arch " "Info: Found design unit 2: cla4-arch" {  } { { "cla4.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/Ripple_Carry_Adder/cla4.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cla4 " "Info: Found entity 1: cla4" {  } { { "cla4.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/Ripple_Carry_Adder/cla4.vhd" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Info: Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab6/Ripple_Carry_Adder/Block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_display.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file seg_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Seg_Display-struct " "Info: Found design unit 1: Seg_Display-struct" {  } { { "seg_display.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/Ripple_Carry_Adder/seg_display.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Seg_Display " "Info: Found entity 1: Seg_Display" {  } { { "seg_display.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/Ripple_Carry_Adder/seg_display.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla4_add_subtract.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file cla4_add_subtract.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Csc211_Gerti_Kulla_CLA_Package2 " "Info: Found design unit 1: Csc211_Gerti_Kulla_CLA_Package2" {  } { { "cla4_add_subtract.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/Ripple_Carry_Adder/cla4_add_subtract.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cla4_add_subtract-arch " "Info: Found design unit 2: cla4_add_subtract-arch" {  } { { "cla4_add_subtract.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/Ripple_Carry_Adder/cla4_add_subtract.vhd" 36 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cla4_add_subtract " "Info: Found entity 1: cla4_add_subtract" {  } { { "cla4_add_subtract.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/Ripple_Carry_Adder/cla4_add_subtract.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_lpm_rca.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file my_lpm_rca.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_lpm_rca-SYN " "Info: Found design unit 1: my_lpm_rca-SYN" {  } { { "My_LPM_RCA.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/Ripple_Carry_Adder/My_LPM_RCA.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 My_LPM_RCA " "Info: Found entity 1: My_LPM_RCA" {  } { { "My_LPM_RCA.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/Ripple_Carry_Adder/My_LPM_RCA.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_block1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LPM_Block1 " "Info: Found entity 1: LPM_Block1" {  } { { "LPM_Block1.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab6/Ripple_Carry_Adder/LPM_Block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_lpm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file my_lpm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_lpm-SYN " "Info: Found design unit 1: my_lpm-SYN" {  } { { "MY_LPM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/Ripple_Carry_Adder/MY_LPM.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MY_LPM " "Info: Found entity 1: MY_LPM" {  } { { "MY_LPM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/Ripple_Carry_Adder/MY_LPM.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "LPM_Block1 " "Info: Elaborating entity \"LPM_Block1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MY_LPM MY_LPM:inst2 " "Info: Elaborating entity \"MY_LPM\" for hierarchy \"MY_LPM:inst2\"" {  } { { "LPM_Block1.bdf" "inst2" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab6/Ripple_Carry_Adder/LPM_Block1.bdf" { { 64 312 472 192 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub MY_LPM:inst2\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"MY_LPM:inst2\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "MY_LPM.vhd" "lpm_add_sub_component" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/Ripple_Carry_Adder/MY_LPM.vhd" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MY_LPM:inst2\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"MY_LPM:inst2\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "MY_LPM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/Ripple_Carry_Adder/MY_LPM.vhd" 88 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MY_LPM:inst2\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"MY_LPM:inst2\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Info: Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Info: Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Info: Parameter \"lpm_width\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "MY_LPM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/Ripple_Carry_Adder/MY_LPM.vhd" 88 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g8i.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_g8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g8i " "Info: Found entity 1: add_sub_g8i" {  } { { "db/add_sub_g8i.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/Ripple_Carry_Adder/db/add_sub_g8i.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_g8i MY_LPM:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_g8i:auto_generated " "Info: Elaborating entity \"add_sub_g8i\" for hierarchy \"MY_LPM:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_g8i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/quartusii/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seg_Display Seg_Display:inst7 " "Info: Elaborating entity \"Seg_Display\" for hierarchy \"Seg_Display:inst7\"" {  } { { "LPM_Block1.bdf" "inst7" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab6/Ripple_Carry_Adder/LPM_Block1.bdf" { { 96 648 816 192 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Info: Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Info: Implemented 10 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Info: Implemented 18 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "233 " "Info: Peak virtual memory: 233 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 03 17:08:29 2017 " "Info: Processing ended: Fri Nov 03 17:08:29 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
