Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Feb 17 23:34:38 2019
| Host         : LAPTOP-0SL6J4HK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |     9 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      6 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              23 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              96 |           30 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+-------------------------------------+------------------+------------------+----------------+
|    Clock Signal    |            Enable Signal            | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------+-------------------------------------+------------------+------------------+----------------+
|  clk_BUFG          |                                     |                  |                3 |              6 |
|  clk_8ns_IBUF_BUFG |                                     |                  |                5 |             17 |
|  clk_BUFG          | generic_pwm2/counter[31]_i_1__1_n_0 |                  |               10 |             32 |
|  clk_BUFG          | generic_pwm0/counter[31]_i_1_n_0    |                  |               11 |             32 |
|  clk_BUFG          | generic_pwm1/counter[31]_i_1__0_n_0 |                  |                9 |             32 |
+--------------------+-------------------------------------+------------------+------------------+----------------+


