INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor2/Processor2.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor2/Processor2.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor2/Processor2.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor2/Processor2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor2/Processor2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor2/Processor2.srcs/sim_1/new/REG_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor2/Processor2.srcs/sim_1/new/CPU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor2/Processor2.srcs/sim_1/new/IM_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor2/Processor2.srcs/sim_1/new/DM_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor2/Processor2.srcs/sim_1/imports/new/TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB
