Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jun 12 21:10:13 2025
| Host         : rogDesktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/feedforward_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  280         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (123)
6. checking no_output_delay (149)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (123)
--------------------------------
 There are 123 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (149)
---------------------------------
 There are 149 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.240        0.000                      0                 8606        0.070        0.000                      0                 8606        4.020        0.000                       0                  4379  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              3.240        0.000                      0                 8606        0.070        0.000                      0                 8606        4.020        0.000                       0                  4379  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.240ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.240ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/zext_ln51_6_reg_15070_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.738ns  (logic 4.153ns (61.632%)  route 2.585ns (38.368%))
  Logic Levels:           19  (CARRY4=17 LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X53Y91         FDRE                                         r  bd_0_i/hls_inst/inst/zext_ln51_6_reg_15070_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/zext_ln51_6_reg_15070_reg[1]/Q
                         net (fo=2, routed)           1.750     3.142    bd_0_i/hls_inst/inst/zext_ln51_7_reg_15075[1]
    SLICE_X45Y93         LUT2 (Prop_lut2_I1_O)        0.297     3.439 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098[6]_i_9/O
                         net (fo=1, routed)           0.000     3.439    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098[6]_i_9_n_4
    SLICE_X45Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.989 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.989    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[6]_i_2_n_4
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.103 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.103    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[10]_i_2_n_4
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.217 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.217    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[14]_i_2_n_4
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.331 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.331    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[18]_i_2_n_4
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.445 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.445    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[22]_i_2_n_4
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.559 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.559    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[26]_i_2_n_4
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.673 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.001     4.674    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[30]_i_2_n_4
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.788 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.788    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[34]_i_2_n_4
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.902 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[38]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.902    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[38]_i_2_n_4
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.124 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[42]_i_2/O[0]
                         net (fo=2, routed)           0.835     5.958    bd_0_i/hls_inst/inst/add_ln58_6_fu_10919_p2[36]
    SLICE_X43Y103        LUT2 (Prop_lut2_I0_O)        0.299     6.257 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098[38]_i_5/O
                         net (fo=1, routed)           0.000     6.257    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098[38]_i_5_n_4
    SLICE_X43Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.807 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[38]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.807    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[38]_i_1_n_4
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.921 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[42]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.921    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[42]_i_1_n_4
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[46]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.035    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[46]_i_1_n_4
    SLICE_X43Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[50]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.149    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[50]_i_1_n_4
    SLICE_X43Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[54]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.263    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[54]_i_1_n_4
    SLICE_X43Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.377 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[58]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.377    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[58]_i_1_n_4
    SLICE_X43Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.711 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[61]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.711    bd_0_i/hls_inst/inst/sext_ln58_2_fu_10947_p1[60]
    SLICE_X43Y109        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y109        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[60]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X43Y109        FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[60]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -7.711    
  -------------------------------------------------------------------
                         slack                                  3.240    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.410     0.410    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X33Y62         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p1_reg[21]/Q
                         net (fo=1, routed)           0.106     0.657    bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/din[21]
    RAMB18_X2Y24         RAMB18E1                                     r  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.432     0.432    bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X2Y24         RAMB18E1                                     r  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     0.432    
    RAMB18_X2Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                      0.155     0.587    bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.657    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y24  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y70  bd_0_i/hls_inst/inst/bus_read/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y70  bd_0_i/hls_inst/inst/bus_read/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK



