// Seed: 635069570
module module_0;
  wire id_2;
  assign id_2 = id_1;
  assign id_1 = id_1;
  assign id_1 = id_2;
  final $display(id_2, id_1);
  id_3 :
  assert property (@(posedge 1'b0) 1)
  else $display(1'b0);
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  initial begin
    id_13[1'h0-1 : 1] <= 1;
  end
  module_0();
endmodule
