// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "07/30/2018 13:25:44"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module DE0_NANO (
	CLOCK_50,
	GPIO_0_D,
	GPIO_0_IN,
	GPIO_1_D,
	GPIO_1_IN,
	KEY);
input 	CLOCK_50;
output 	[33:0] GPIO_0_D;
input 	[1:0] GPIO_0_IN;
input 	[33:0] GPIO_1_D;
input 	[1:0] GPIO_1_IN;
input 	[1:0] KEY;

// Design Ports Information
// GPIO_0_D[0]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[1]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[2]	=>  Location: PIN_A2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[3]	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[4]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[5]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[6]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[7]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[8]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[9]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[10]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[11]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[12]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[13]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[14]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[15]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[16]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[17]	=>  Location: PIN_E6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[18]	=>  Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[19]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[20]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[21]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[22]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[23]	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[24]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[25]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[26]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[27]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[28]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[29]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[30]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[31]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[32]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_D[33]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_IN[0]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_0_IN[1]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[0]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[1]	=>  Location: PIN_T15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[2]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[3]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[4]	=>  Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[5]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[6]	=>  Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[7]	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[8]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[9]	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[10]	=>  Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[11]	=>  Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[12]	=>  Location: PIN_N12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[13]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[14]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[15]	=>  Location: PIN_N11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[16]	=>  Location: PIN_L16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[17]	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[18]	=>  Location: PIN_R16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[19]	=>  Location: PIN_L15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[28]	=>  Location: PIN_M10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[29]	=>  Location: PIN_L13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[30]	=>  Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[31]	=>  Location: PIN_K15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_IN[0]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_IN[1]	=>  Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[32]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[33]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[27]	=>  Location: PIN_N14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[26]	=>  Location: PIN_L14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[25]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[22]	=>  Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[21]	=>  Location: PIN_P16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[20]	=>  Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[24]	=>  Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_D[23]	=>  Location: PIN_N16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("DE0_NANO_6_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \GPIO_0_IN[0]~input_o ;
wire \GPIO_0_IN[1]~input_o ;
wire \GPIO_1_D[0]~input_o ;
wire \GPIO_1_D[1]~input_o ;
wire \GPIO_1_D[2]~input_o ;
wire \GPIO_1_D[3]~input_o ;
wire \GPIO_1_D[4]~input_o ;
wire \GPIO_1_D[5]~input_o ;
wire \GPIO_1_D[6]~input_o ;
wire \GPIO_1_D[7]~input_o ;
wire \GPIO_1_D[8]~input_o ;
wire \GPIO_1_D[9]~input_o ;
wire \GPIO_1_D[10]~input_o ;
wire \GPIO_1_D[11]~input_o ;
wire \GPIO_1_D[12]~input_o ;
wire \GPIO_1_D[13]~input_o ;
wire \GPIO_1_D[14]~input_o ;
wire \GPIO_1_D[15]~input_o ;
wire \GPIO_1_D[16]~input_o ;
wire \GPIO_1_D[17]~input_o ;
wire \GPIO_1_D[18]~input_o ;
wire \GPIO_1_D[19]~input_o ;
wire \GPIO_1_D[28]~input_o ;
wire \GPIO_1_D[29]~input_o ;
wire \GPIO_1_D[30]~input_o ;
wire \GPIO_1_D[31]~input_o ;
wire \GPIO_1_IN[0]~input_o ;
wire \GPIO_1_IN[1]~input_o ;
wire \KEY[1]~input_o ;
wire \CLOCK_50~input_o ;
wire \myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \driver|line_count[0]~10_combout ;
wire \driver|line_count[3]~17 ;
wire \driver|line_count[4]~18_combout ;
wire \KEY[0]~input_o ;
wire \driver|pixel_count[0]~10_combout ;
wire \driver|pixel_count[0]~11 ;
wire \driver|pixel_count[1]~12_combout ;
wire \driver|pixel_count[1]~13 ;
wire \driver|pixel_count[2]~14_combout ;
wire \driver|pixel_count[2]~15 ;
wire \driver|pixel_count[3]~16_combout ;
wire \driver|pixel_count[3]~17 ;
wire \driver|pixel_count[4]~18_combout ;
wire \driver|pixel_count[4]~19 ;
wire \driver|pixel_count[5]~20_combout ;
wire \driver|pixel_count[5]~21 ;
wire \driver|pixel_count[6]~22_combout ;
wire \driver|pixel_count[6]~23 ;
wire \driver|pixel_count[7]~24_combout ;
wire \driver|pixel_count[7]~25 ;
wire \driver|pixel_count[8]~26_combout ;
wire \driver|pixel_count[8]~27 ;
wire \driver|pixel_count[9]~28_combout ;
wire \driver|Equal0~1_combout ;
wire \driver|Equal0~2_combout ;
wire \driver|Equal0~0_combout ;
wire \driver|line_count[8]~27_combout ;
wire \driver|line_count[4]~19 ;
wire \driver|line_count[5]~20_combout ;
wire \driver|line_count[5]~21 ;
wire \driver|line_count[6]~22_combout ;
wire \driver|line_count[6]~23 ;
wire \driver|line_count[7]~24_combout ;
wire \driver|line_count[7]~25 ;
wire \driver|line_count[8]~28_combout ;
wire \driver|line_count[8]~29 ;
wire \driver|line_count[9]~30_combout ;
wire \Mult0|mult_core|_~3_combout ;
wire \driver|Equal1~1_combout ;
wire \driver|Equal1~0_combout ;
wire \driver|line_count[8]~26_combout ;
wire \driver|line_count[0]~11 ;
wire \driver|line_count[1]~12_combout ;
wire \driver|line_count[1]~13 ;
wire \driver|line_count[2]~14_combout ;
wire \driver|line_count[2]~15 ;
wire \driver|line_count[3]~16_combout ;
wire \Mult0|mult_core|_~1_combout ;
wire \Mult0|mult_core|_~2_combout ;
wire \Mult0|mult_core|_~0_combout ;
wire \driver|V_SYNC_NEG~0_combout ;
wire \driver|H_SYNC_NEG~0_combout ;
wire \driver|H_SYNC_NEG~1_combout ;
wire \driver|PIXEL_COLOR_OUT[7]~1_combout ;
wire \Mult0|mult_core|romout[2][3]~0_combout ;
wire \driver|PIXEL_COLOR_OUT[1]~2_combout ;
wire \LessThan1~0_combout ;
wire \driver|PIXEL_COLOR_OUT[7]~3_combout ;
wire \driver|PIXEL_COLOR_OUT[7]~4_combout ;
wire \Mult0|mult_core|romout[1][9]~1_combout ;
wire \Mult0|mult_core|romout[1][8]~combout ;
wire \Mult0|mult_core|romout[1][7]~2_combout ;
wire \Mult0|mult_core|romout[0][9]~3_combout ;
wire \Mult0|mult_core|romout[1][6]~4_combout ;
wire \Mult0|mult_core|romout[0][10]~5_combout ;
wire \Mult0|mult_core|romout[0][9]~7_combout ;
wire \Mult0|mult_core|romout[1][5]~6_combout ;
wire \Mult0|mult_core|romout[1][4]~8_combout ;
wire \Mult0|mult_core|romout[0][8]~9_combout ;
wire \Mult0|mult_core|romout[1][3]~10_combout ;
wire \Mult0|mult_core|romout[0][7]~11_combout ;
wire \Mult0|mult_core|romout[0][6]~13_combout ;
wire \Mult0|mult_core|romout[1][2]~12_combout ;
wire \Mult0|mult_core|romout[1][1]~14_combout ;
wire \Mult0|mult_core|romout[0][5]~15_combout ;
wire \Mult0|mult_core|romout[0][4]~16_combout ;
wire \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ;
wire \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ;
wire \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ;
wire \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ;
wire \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ;
wire \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ;
wire \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ;
wire \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ;
wire \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 ;
wire \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout ;
wire \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ;
wire \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ;
wire \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ;
wire \Mult0|mult_core|romout[2][1]~17_combout ;
wire \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ;
wire \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ;
wire \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ;
wire \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ;
wire \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ;
wire \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ;
wire \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ;
wire \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ;
wire \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ;
wire \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ;
wire \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ;
wire \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ;
wire \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ;
wire \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ;
wire \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ;
wire \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ;
wire \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ;
wire \Mult0|mult_core|romout[0][3]~18_combout ;
wire \Mult0|mult_core|romout[0][2]~19_combout ;
wire \Mult0|mult_core|romout[0][1]~20_combout ;
wire \Add1~1 ;
wire \Add1~3 ;
wire \Add1~5 ;
wire \Add1~7 ;
wire \Add1~9 ;
wire \Add1~11 ;
wire \Add1~13 ;
wire \Add1~15 ;
wire \Add1~17 ;
wire \Add1~19 ;
wire \Add1~21 ;
wire \Add1~23 ;
wire \Add1~25 ;
wire \Add1~26_combout ;
wire \GPIO_1_D[32]~input_o ;
wire \Add0~0_combout ;
wire \WRITE_STATE.W_2~0_combout ;
wire \GPIO_1_D[33]~input_o ;
wire \WRITE_STATE.W_2~q ;
wire \WRITE_STATE.W_EN~feeder_combout ;
wire \WRITE_STATE.W_EN~q ;
wire \WRITE_ADDRESS[0]~0_combout ;
wire \Add0~1 ;
wire \Add0~2_combout ;
wire \Add0~3 ;
wire \Add0~4_combout ;
wire \Add0~5 ;
wire \Add0~6_combout ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \Add0~9 ;
wire \Add0~10_combout ;
wire \Add0~11 ;
wire \Add0~12_combout ;
wire \Add0~13 ;
wire \Add0~14_combout ;
wire \Equal0~2_combout ;
wire \Equal0~3_combout ;
wire \Equal0~1_combout ;
wire \Equal0~0_combout ;
wire \Equal0~4_combout ;
wire \WRITE_ADDRESS~2_combout ;
wire \Add0~15 ;
wire \Add0~16_combout ;
wire \Add0~17 ;
wire \Add0~18_combout ;
wire \WRITE_ADDRESS~3_combout ;
wire \Add0~19 ;
wire \Add0~20_combout ;
wire \Add0~21 ;
wire \Add0~22_combout ;
wire \Add0~23 ;
wire \Add0~24_combout ;
wire \WRITE_ADDRESS~4_combout ;
wire \Add0~25 ;
wire \Add0~26_combout ;
wire \Add0~27 ;
wire \Add0~28_combout ;
wire \WRITE_ADDRESS~1_combout ;
wire \mem|mem_rtl_0|auto_generated|decode2|w_anode203w[2]~0_combout ;
wire \myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \Mult0|mult_core|romout[1][10]~21_combout ;
wire \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19 ;
wire \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout ;
wire \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 ;
wire \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout ;
wire \Add1~27 ;
wire \Add1~28_combout ;
wire \GPIO_1_D[27]~input_o ;
wire \pixel_data_RGB332[7]~feeder_combout ;
wire \pixel_data_RGB332[2]~0_combout ;
wire \Add1~0_combout ;
wire \Add1~2_combout ;
wire \Add1~4_combout ;
wire \Add1~6_combout ;
wire \Add1~8_combout ;
wire \Add1~10_combout ;
wire \Add1~12_combout ;
wire \Add1~14_combout ;
wire \Add1~16_combout ;
wire \Add1~18_combout ;
wire \Add1~20_combout ;
wire \Add1~22_combout ;
wire \Add1~24_combout ;
wire \mem|mem_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \mem|mem_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \driver|PIXEL_COLOR_OUT[7]~0_combout ;
wire \mem|mem_rtl_0|auto_generated|decode2|w_anode224w[2]~0_combout ;
wire \mem|mem_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \driver|PIXEL_COLOR_OUT[7]~5_combout ;
wire \GPIO_1_D[26]~input_o ;
wire \mem|mem_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \mem|mem_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \driver|PIXEL_COLOR_OUT[6]~6_combout ;
wire \mem|mem_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \driver|PIXEL_COLOR_OUT[6]~7_combout ;
wire \GPIO_1_D[25]~input_o ;
wire \mem|mem_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \mem|mem_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \driver|PIXEL_COLOR_OUT[5]~8_combout ;
wire \mem|mem_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \driver|PIXEL_COLOR_OUT[5]~9_combout ;
wire \GPIO_1_D[22]~input_o ;
wire \mem|mem_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \mem|mem_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \mem|mem_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \driver|PIXEL_COLOR_OUT[4]~10_combout ;
wire \driver|PIXEL_COLOR_OUT[4]~11_combout ;
wire \GPIO_1_D[21]~input_o ;
wire \mem|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \mem|mem_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \driver|PIXEL_COLOR_OUT[3]~12_combout ;
wire \mem|mem_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \driver|PIXEL_COLOR_OUT[3]~13_combout ;
wire \GPIO_1_D[20]~input_o ;
wire \pixel_data_RGB332[2]~feeder_combout ;
wire \mem|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \mem|mem_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \driver|PIXEL_COLOR_OUT[2]~14_combout ;
wire \mem|mem_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \driver|PIXEL_COLOR_OUT[2]~15_combout ;
wire \GPIO_1_D[24]~input_o ;
wire \pixel_data_RGB332[0]~1_combout ;
wire \mem|mem_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \mem|mem_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \mem|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \driver|PIXEL_COLOR_OUT[1]~16_combout ;
wire \driver|PIXEL_COLOR_OUT[1]~17_combout ;
wire \driver|PIXEL_COLOR_OUT[1]~18_combout ;
wire \GPIO_1_D[23]~input_o ;
wire \pixel_data_RGB332[0]~feeder_combout ;
wire \mem|mem_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \mem|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \driver|PIXEL_COLOR_OUT[0]~19_combout ;
wire \mem|mem_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \driver|PIXEL_COLOR_OUT[0]~20_combout ;
wire \driver|PIXEL_COLOR_OUT[0]~21_combout ;
wire [4:0] \myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [2:0] \mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode255w ;
wire [7:0] pixel_data_RGB332;
wire [9:0] \driver|line_count ;
wire [9:0] \driver|pixel_count ;
wire [1:0] \mem|mem_rtl_0|auto_generated|address_reg_b ;
wire [14:0] WRITE_ADDRESS;
wire [2:0] \mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode241w ;
wire [2:0] \mem|mem_rtl_0|auto_generated|decode2|w_anode216w ;
wire [2:0] \mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode264w ;

wire [4:0] \myfirstpll_bb_inst|altpll_component|auto_generated|pll1_CLK_bus ;
wire [0:0] \mem|mem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \mem|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \mem|mem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \mem|mem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \mem|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \mem|mem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \mem|mem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \mem|mem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \mem|mem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \mem|mem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \mem|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \mem|mem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \mem|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \mem|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \mem|mem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \mem|mem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \mem|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \mem|mem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \mem|mem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \mem|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \mem|mem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \mem|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \mem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \mem|mem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;

assign \myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk [0] = \myfirstpll_bb_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk [1] = \myfirstpll_bb_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk [2] = \myfirstpll_bb_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk [3] = \myfirstpll_bb_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk [4] = \myfirstpll_bb_inst|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \mem|mem_rtl_0|auto_generated|ram_block1a15~portbdataout  = \mem|mem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \mem|mem_rtl_0|auto_generated|ram_block1a7~portbdataout  = \mem|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \mem|mem_rtl_0|auto_generated|ram_block1a23~portbdataout  = \mem|mem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \mem|mem_rtl_0|auto_generated|ram_block1a14~portbdataout  = \mem|mem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \mem|mem_rtl_0|auto_generated|ram_block1a6~portbdataout  = \mem|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \mem|mem_rtl_0|auto_generated|ram_block1a22~portbdataout  = \mem|mem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \mem|mem_rtl_0|auto_generated|ram_block1a13~portbdataout  = \mem|mem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \mem|mem_rtl_0|auto_generated|ram_block1a5~portbdataout  = \mem|mem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \mem|mem_rtl_0|auto_generated|ram_block1a21~portbdataout  = \mem|mem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \mem|mem_rtl_0|auto_generated|ram_block1a12~portbdataout  = \mem|mem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \mem|mem_rtl_0|auto_generated|ram_block1a4~portbdataout  = \mem|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \mem|mem_rtl_0|auto_generated|ram_block1a20~portbdataout  = \mem|mem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \mem|mem_rtl_0|auto_generated|ram_block1a11~portbdataout  = \mem|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \mem|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \mem|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \mem|mem_rtl_0|auto_generated|ram_block1a19~portbdataout  = \mem|mem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \mem|mem_rtl_0|auto_generated|ram_block1a10~portbdataout  = \mem|mem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \mem|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \mem|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \mem|mem_rtl_0|auto_generated|ram_block1a18~portbdataout  = \mem|mem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \mem|mem_rtl_0|auto_generated|ram_block1a9~portbdataout  = \mem|mem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \mem|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \mem|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \mem|mem_rtl_0|auto_generated|ram_block1a17~portbdataout  = \mem|mem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \mem|mem_rtl_0|auto_generated|ram_block1a8~portbdataout  = \mem|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \mem|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \mem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \mem|mem_rtl_0|auto_generated|ram_block1a16~portbdataout  = \mem|mem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X1_Y34_N9
cycloneive_io_obuf \GPIO_0_D[0]~output (
	.i(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0_D[0]),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[0]~output .bus_hold = "false";
defparam \GPIO_0_D[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y34_N2
cycloneive_io_obuf \GPIO_0_D[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0_D[1]),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[1]~output .bus_hold = "false";
defparam \GPIO_0_D[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N9
cycloneive_io_obuf \GPIO_0_D[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0_D[2]),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[2]~output .bus_hold = "false";
defparam \GPIO_0_D[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N16
cycloneive_io_obuf \GPIO_0_D[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0_D[3]),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[3]~output .bus_hold = "false";
defparam \GPIO_0_D[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y34_N2
cycloneive_io_obuf \GPIO_0_D[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0_D[4]),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[4]~output .bus_hold = "false";
defparam \GPIO_0_D[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N2
cycloneive_io_obuf \GPIO_0_D[5]~output (
	.i(\driver|V_SYNC_NEG~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0_D[5]),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[5]~output .bus_hold = "false";
defparam \GPIO_0_D[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y34_N23
cycloneive_io_obuf \GPIO_0_D[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0_D[6]),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[6]~output .bus_hold = "false";
defparam \GPIO_0_D[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y34_N2
cycloneive_io_obuf \GPIO_0_D[7]~output (
	.i(\driver|H_SYNC_NEG~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0_D[7]),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[7]~output .bus_hold = "false";
defparam \GPIO_0_D[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y34_N23
cycloneive_io_obuf \GPIO_0_D[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0_D[8]),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[8]~output .bus_hold = "false";
defparam \GPIO_0_D[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y34_N16
cycloneive_io_obuf \GPIO_0_D[9]~output (
	.i(\driver|PIXEL_COLOR_OUT[7]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0_D[9]),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[9]~output .bus_hold = "false";
defparam \GPIO_0_D[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N9
cycloneive_io_obuf \GPIO_0_D[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0_D[10]),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[10]~output .bus_hold = "false";
defparam \GPIO_0_D[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N2
cycloneive_io_obuf \GPIO_0_D[11]~output (
	.i(\driver|PIXEL_COLOR_OUT[6]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0_D[11]),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[11]~output .bus_hold = "false";
defparam \GPIO_0_D[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N2
cycloneive_io_obuf \GPIO_0_D[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0_D[12]),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[12]~output .bus_hold = "false";
defparam \GPIO_0_D[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y34_N9
cycloneive_io_obuf \GPIO_0_D[13]~output (
	.i(\driver|PIXEL_COLOR_OUT[5]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0_D[13]),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[13]~output .bus_hold = "false";
defparam \GPIO_0_D[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N23
cycloneive_io_obuf \GPIO_0_D[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0_D[14]),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[14]~output .bus_hold = "false";
defparam \GPIO_0_D[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N23
cycloneive_io_obuf \GPIO_0_D[15]~output (
	.i(\driver|PIXEL_COLOR_OUT[4]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0_D[15]),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[15]~output .bus_hold = "false";
defparam \GPIO_0_D[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N16
cycloneive_io_obuf \GPIO_0_D[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0_D[16]),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[16]~output .bus_hold = "false";
defparam \GPIO_0_D[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y34_N16
cycloneive_io_obuf \GPIO_0_D[17]~output (
	.i(\driver|PIXEL_COLOR_OUT[3]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0_D[17]),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[17]~output .bus_hold = "false";
defparam \GPIO_0_D[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N16
cycloneive_io_obuf \GPIO_0_D[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0_D[18]),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[18]~output .bus_hold = "false";
defparam \GPIO_0_D[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N23
cycloneive_io_obuf \GPIO_0_D[19]~output (
	.i(\driver|PIXEL_COLOR_OUT[2]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0_D[19]),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[19]~output .bus_hold = "false";
defparam \GPIO_0_D[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N9
cycloneive_io_obuf \GPIO_0_D[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0_D[20]),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[20]~output .bus_hold = "false";
defparam \GPIO_0_D[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N16
cycloneive_io_obuf \GPIO_0_D[21]~output (
	.i(\driver|PIXEL_COLOR_OUT[1]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0_D[21]),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[21]~output .bus_hold = "false";
defparam \GPIO_0_D[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N2
cycloneive_io_obuf \GPIO_0_D[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0_D[22]),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[22]~output .bus_hold = "false";
defparam \GPIO_0_D[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y34_N16
cycloneive_io_obuf \GPIO_0_D[23]~output (
	.i(\driver|PIXEL_COLOR_OUT[0]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0_D[23]),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[23]~output .bus_hold = "false";
defparam \GPIO_0_D[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y34_N2
cycloneive_io_obuf \GPIO_0_D[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0_D[24]),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[24]~output .bus_hold = "false";
defparam \GPIO_0_D[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y34_N9
cycloneive_io_obuf \GPIO_0_D[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0_D[25]),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[25]~output .bus_hold = "false";
defparam \GPIO_0_D[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N9
cycloneive_io_obuf \GPIO_0_D[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0_D[26]),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[26]~output .bus_hold = "false";
defparam \GPIO_0_D[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N16
cycloneive_io_obuf \GPIO_0_D[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0_D[27]),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[27]~output .bus_hold = "false";
defparam \GPIO_0_D[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N2
cycloneive_io_obuf \GPIO_0_D[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0_D[28]),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[28]~output .bus_hold = "false";
defparam \GPIO_0_D[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y34_N9
cycloneive_io_obuf \GPIO_0_D[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0_D[29]),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[29]~output .bus_hold = "false";
defparam \GPIO_0_D[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y34_N16
cycloneive_io_obuf \GPIO_0_D[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0_D[30]),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[30]~output .bus_hold = "false";
defparam \GPIO_0_D[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N16
cycloneive_io_obuf \GPIO_0_D[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0_D[31]),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[31]~output .bus_hold = "false";
defparam \GPIO_0_D[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N23
cycloneive_io_obuf \GPIO_0_D[32]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0_D[32]),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[32]~output .bus_hold = "false";
defparam \GPIO_0_D[32]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y34_N23
cycloneive_io_obuf \GPIO_0_D[33]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0_D[33]),
	.obar());
// synopsys translate_off
defparam \GPIO_0_D[33]~output .bus_hold = "false";
defparam \GPIO_0_D[33]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_4
cycloneive_pll \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\myfirstpll_bb_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .c0_high = 12;
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .c0_low = 12;
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .c1_high = 6;
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .c1_low = 6;
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 2;
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .clk1_counter = "c1";
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 1;
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 1;
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .m = 12;
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .n = 1;
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N4
cycloneive_lcell_comb \driver|line_count[0]~10 (
// Equation(s):
// \driver|line_count[0]~10_combout  = \driver|line_count [0] $ (VCC)
// \driver|line_count[0]~11  = CARRY(\driver|line_count [0])

	.dataa(gnd),
	.datab(\driver|line_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\driver|line_count[0]~10_combout ),
	.cout(\driver|line_count[0]~11 ));
// synopsys translate_off
defparam \driver|line_count[0]~10 .lut_mask = 16'h33CC;
defparam \driver|line_count[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N10
cycloneive_lcell_comb \driver|line_count[3]~16 (
// Equation(s):
// \driver|line_count[3]~16_combout  = (\driver|line_count [3] & (!\driver|line_count[2]~15 )) # (!\driver|line_count [3] & ((\driver|line_count[2]~15 ) # (GND)))
// \driver|line_count[3]~17  = CARRY((!\driver|line_count[2]~15 ) # (!\driver|line_count [3]))

	.dataa(\driver|line_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\driver|line_count[2]~15 ),
	.combout(\driver|line_count[3]~16_combout ),
	.cout(\driver|line_count[3]~17 ));
// synopsys translate_off
defparam \driver|line_count[3]~16 .lut_mask = 16'h5A5F;
defparam \driver|line_count[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N12
cycloneive_lcell_comb \driver|line_count[4]~18 (
// Equation(s):
// \driver|line_count[4]~18_combout  = (\driver|line_count [4] & (\driver|line_count[3]~17  $ (GND))) # (!\driver|line_count [4] & (!\driver|line_count[3]~17  & VCC))
// \driver|line_count[4]~19  = CARRY((\driver|line_count [4] & !\driver|line_count[3]~17 ))

	.dataa(\driver|line_count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\driver|line_count[3]~17 ),
	.combout(\driver|line_count[4]~18_combout ),
	.cout(\driver|line_count[4]~19 ));
// synopsys translate_off
defparam \driver|line_count[4]~18 .lut_mask = 16'hA50A;
defparam \driver|line_count[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N1
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N8
cycloneive_lcell_comb \driver|pixel_count[0]~10 (
// Equation(s):
// \driver|pixel_count[0]~10_combout  = \driver|pixel_count [0] $ (VCC)
// \driver|pixel_count[0]~11  = CARRY(\driver|pixel_count [0])

	.dataa(\driver|pixel_count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\driver|pixel_count[0]~10_combout ),
	.cout(\driver|pixel_count[0]~11 ));
// synopsys translate_off
defparam \driver|pixel_count[0]~10 .lut_mask = 16'h55AA;
defparam \driver|pixel_count[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N13
dffeas \driver|pixel_count[0] (
	.clk(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\driver|pixel_count[0]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\driver|line_count[8]~27_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\driver|pixel_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \driver|pixel_count[0] .is_wysiwyg = "true";
defparam \driver|pixel_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N10
cycloneive_lcell_comb \driver|pixel_count[1]~12 (
// Equation(s):
// \driver|pixel_count[1]~12_combout  = (\driver|pixel_count [1] & (!\driver|pixel_count[0]~11 )) # (!\driver|pixel_count [1] & ((\driver|pixel_count[0]~11 ) # (GND)))
// \driver|pixel_count[1]~13  = CARRY((!\driver|pixel_count[0]~11 ) # (!\driver|pixel_count [1]))

	.dataa(\driver|pixel_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\driver|pixel_count[0]~11 ),
	.combout(\driver|pixel_count[1]~12_combout ),
	.cout(\driver|pixel_count[1]~13 ));
// synopsys translate_off
defparam \driver|pixel_count[1]~12 .lut_mask = 16'h5A5F;
defparam \driver|pixel_count[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y23_N15
dffeas \driver|pixel_count[1] (
	.clk(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\driver|pixel_count[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\driver|line_count[8]~27_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\driver|pixel_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \driver|pixel_count[1] .is_wysiwyg = "true";
defparam \driver|pixel_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N12
cycloneive_lcell_comb \driver|pixel_count[2]~14 (
// Equation(s):
// \driver|pixel_count[2]~14_combout  = (\driver|pixel_count [2] & (\driver|pixel_count[1]~13  $ (GND))) # (!\driver|pixel_count [2] & (!\driver|pixel_count[1]~13  & VCC))
// \driver|pixel_count[2]~15  = CARRY((\driver|pixel_count [2] & !\driver|pixel_count[1]~13 ))

	.dataa(\driver|pixel_count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\driver|pixel_count[1]~13 ),
	.combout(\driver|pixel_count[2]~14_combout ),
	.cout(\driver|pixel_count[2]~15 ));
// synopsys translate_off
defparam \driver|pixel_count[2]~14 .lut_mask = 16'hA50A;
defparam \driver|pixel_count[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y23_N17
dffeas \driver|pixel_count[2] (
	.clk(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\driver|pixel_count[2]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\driver|line_count[8]~27_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\driver|pixel_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \driver|pixel_count[2] .is_wysiwyg = "true";
defparam \driver|pixel_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N14
cycloneive_lcell_comb \driver|pixel_count[3]~16 (
// Equation(s):
// \driver|pixel_count[3]~16_combout  = (\driver|pixel_count [3] & (!\driver|pixel_count[2]~15 )) # (!\driver|pixel_count [3] & ((\driver|pixel_count[2]~15 ) # (GND)))
// \driver|pixel_count[3]~17  = CARRY((!\driver|pixel_count[2]~15 ) # (!\driver|pixel_count [3]))

	.dataa(gnd),
	.datab(\driver|pixel_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\driver|pixel_count[2]~15 ),
	.combout(\driver|pixel_count[3]~16_combout ),
	.cout(\driver|pixel_count[3]~17 ));
// synopsys translate_off
defparam \driver|pixel_count[3]~16 .lut_mask = 16'h3C3F;
defparam \driver|pixel_count[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y23_N19
dffeas \driver|pixel_count[3] (
	.clk(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\driver|pixel_count[3]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\driver|line_count[8]~27_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\driver|pixel_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \driver|pixel_count[3] .is_wysiwyg = "true";
defparam \driver|pixel_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N16
cycloneive_lcell_comb \driver|pixel_count[4]~18 (
// Equation(s):
// \driver|pixel_count[4]~18_combout  = (\driver|pixel_count [4] & (\driver|pixel_count[3]~17  $ (GND))) # (!\driver|pixel_count [4] & (!\driver|pixel_count[3]~17  & VCC))
// \driver|pixel_count[4]~19  = CARRY((\driver|pixel_count [4] & !\driver|pixel_count[3]~17 ))

	.dataa(gnd),
	.datab(\driver|pixel_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\driver|pixel_count[3]~17 ),
	.combout(\driver|pixel_count[4]~18_combout ),
	.cout(\driver|pixel_count[4]~19 ));
// synopsys translate_off
defparam \driver|pixel_count[4]~18 .lut_mask = 16'hC30C;
defparam \driver|pixel_count[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y23_N21
dffeas \driver|pixel_count[4] (
	.clk(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\driver|pixel_count[4]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\driver|line_count[8]~27_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\driver|pixel_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \driver|pixel_count[4] .is_wysiwyg = "true";
defparam \driver|pixel_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N18
cycloneive_lcell_comb \driver|pixel_count[5]~20 (
// Equation(s):
// \driver|pixel_count[5]~20_combout  = (\driver|pixel_count [5] & (!\driver|pixel_count[4]~19 )) # (!\driver|pixel_count [5] & ((\driver|pixel_count[4]~19 ) # (GND)))
// \driver|pixel_count[5]~21  = CARRY((!\driver|pixel_count[4]~19 ) # (!\driver|pixel_count [5]))

	.dataa(gnd),
	.datab(\driver|pixel_count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\driver|pixel_count[4]~19 ),
	.combout(\driver|pixel_count[5]~20_combout ),
	.cout(\driver|pixel_count[5]~21 ));
// synopsys translate_off
defparam \driver|pixel_count[5]~20 .lut_mask = 16'h3C3F;
defparam \driver|pixel_count[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y23_N23
dffeas \driver|pixel_count[5] (
	.clk(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\driver|pixel_count[5]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\driver|line_count[8]~27_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\driver|pixel_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \driver|pixel_count[5] .is_wysiwyg = "true";
defparam \driver|pixel_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N20
cycloneive_lcell_comb \driver|pixel_count[6]~22 (
// Equation(s):
// \driver|pixel_count[6]~22_combout  = (\driver|pixel_count [6] & (\driver|pixel_count[5]~21  $ (GND))) # (!\driver|pixel_count [6] & (!\driver|pixel_count[5]~21  & VCC))
// \driver|pixel_count[6]~23  = CARRY((\driver|pixel_count [6] & !\driver|pixel_count[5]~21 ))

	.dataa(gnd),
	.datab(\driver|pixel_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\driver|pixel_count[5]~21 ),
	.combout(\driver|pixel_count[6]~22_combout ),
	.cout(\driver|pixel_count[6]~23 ));
// synopsys translate_off
defparam \driver|pixel_count[6]~22 .lut_mask = 16'hC30C;
defparam \driver|pixel_count[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y23_N25
dffeas \driver|pixel_count[6] (
	.clk(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\driver|pixel_count[6]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\driver|line_count[8]~27_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\driver|pixel_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \driver|pixel_count[6] .is_wysiwyg = "true";
defparam \driver|pixel_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N22
cycloneive_lcell_comb \driver|pixel_count[7]~24 (
// Equation(s):
// \driver|pixel_count[7]~24_combout  = (\driver|pixel_count [7] & (!\driver|pixel_count[6]~23 )) # (!\driver|pixel_count [7] & ((\driver|pixel_count[6]~23 ) # (GND)))
// \driver|pixel_count[7]~25  = CARRY((!\driver|pixel_count[6]~23 ) # (!\driver|pixel_count [7]))

	.dataa(\driver|pixel_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\driver|pixel_count[6]~23 ),
	.combout(\driver|pixel_count[7]~24_combout ),
	.cout(\driver|pixel_count[7]~25 ));
// synopsys translate_off
defparam \driver|pixel_count[7]~24 .lut_mask = 16'h5A5F;
defparam \driver|pixel_count[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y23_N27
dffeas \driver|pixel_count[7] (
	.clk(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\driver|pixel_count[7]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\driver|line_count[8]~27_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\driver|pixel_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \driver|pixel_count[7] .is_wysiwyg = "true";
defparam \driver|pixel_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N24
cycloneive_lcell_comb \driver|pixel_count[8]~26 (
// Equation(s):
// \driver|pixel_count[8]~26_combout  = (\driver|pixel_count [8] & (\driver|pixel_count[7]~25  $ (GND))) # (!\driver|pixel_count [8] & (!\driver|pixel_count[7]~25  & VCC))
// \driver|pixel_count[8]~27  = CARRY((\driver|pixel_count [8] & !\driver|pixel_count[7]~25 ))

	.dataa(gnd),
	.datab(\driver|pixel_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\driver|pixel_count[7]~25 ),
	.combout(\driver|pixel_count[8]~26_combout ),
	.cout(\driver|pixel_count[8]~27 ));
// synopsys translate_off
defparam \driver|pixel_count[8]~26 .lut_mask = 16'hC30C;
defparam \driver|pixel_count[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y23_N29
dffeas \driver|pixel_count[8] (
	.clk(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\driver|pixel_count[8]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\driver|line_count[8]~27_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\driver|pixel_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \driver|pixel_count[8] .is_wysiwyg = "true";
defparam \driver|pixel_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N26
cycloneive_lcell_comb \driver|pixel_count[9]~28 (
// Equation(s):
// \driver|pixel_count[9]~28_combout  = \driver|pixel_count[8]~27  $ (\driver|pixel_count [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\driver|pixel_count [9]),
	.cin(\driver|pixel_count[8]~27 ),
	.combout(\driver|pixel_count[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \driver|pixel_count[9]~28 .lut_mask = 16'h0FF0;
defparam \driver|pixel_count[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y23_N31
dffeas \driver|pixel_count[9] (
	.clk(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\driver|pixel_count[9]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\driver|line_count[8]~27_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\driver|pixel_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \driver|pixel_count[9] .is_wysiwyg = "true";
defparam \driver|pixel_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N28
cycloneive_lcell_comb \driver|Equal0~1 (
// Equation(s):
// \driver|Equal0~1_combout  = (\driver|pixel_count [0]) # (((!\driver|pixel_count [9]) # (!\driver|pixel_count [1])) # (!\driver|pixel_count [8]))

	.dataa(\driver|pixel_count [0]),
	.datab(\driver|pixel_count [8]),
	.datac(\driver|pixel_count [1]),
	.datad(\driver|pixel_count [9]),
	.cin(gnd),
	.combout(\driver|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \driver|Equal0~1 .lut_mask = 16'hBFFF;
defparam \driver|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N30
cycloneive_lcell_comb \driver|Equal0~2 (
// Equation(s):
// \driver|Equal0~2_combout  = (\driver|pixel_count [2]) # (!\driver|pixel_count [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\driver|pixel_count [2]),
	.datad(\driver|pixel_count [3]),
	.cin(gnd),
	.combout(\driver|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \driver|Equal0~2 .lut_mask = 16'hF0FF;
defparam \driver|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N2
cycloneive_lcell_comb \driver|Equal0~0 (
// Equation(s):
// \driver|Equal0~0_combout  = ((\driver|pixel_count [6]) # ((\driver|pixel_count [7]) # (\driver|pixel_count [5]))) # (!\driver|pixel_count [4])

	.dataa(\driver|pixel_count [4]),
	.datab(\driver|pixel_count [6]),
	.datac(\driver|pixel_count [7]),
	.datad(\driver|pixel_count [5]),
	.cin(gnd),
	.combout(\driver|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \driver|Equal0~0 .lut_mask = 16'hFFFD;
defparam \driver|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N4
cycloneive_lcell_comb \driver|line_count[8]~27 (
// Equation(s):
// \driver|line_count[8]~27_combout  = ((!\driver|Equal0~1_combout  & (!\driver|Equal0~2_combout  & !\driver|Equal0~0_combout ))) # (!\KEY[0]~input_o )

	.dataa(\KEY[0]~input_o ),
	.datab(\driver|Equal0~1_combout ),
	.datac(\driver|Equal0~2_combout ),
	.datad(\driver|Equal0~0_combout ),
	.cin(gnd),
	.combout(\driver|line_count[8]~27_combout ),
	.cout());
// synopsys translate_off
defparam \driver|line_count[8]~27 .lut_mask = 16'h5557;
defparam \driver|line_count[8]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N13
dffeas \driver|line_count[4] (
	.clk(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\driver|line_count[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\driver|line_count[8]~26_combout ),
	.sload(gnd),
	.ena(\driver|line_count[8]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\driver|line_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \driver|line_count[4] .is_wysiwyg = "true";
defparam \driver|line_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N14
cycloneive_lcell_comb \driver|line_count[5]~20 (
// Equation(s):
// \driver|line_count[5]~20_combout  = (\driver|line_count [5] & (!\driver|line_count[4]~19 )) # (!\driver|line_count [5] & ((\driver|line_count[4]~19 ) # (GND)))
// \driver|line_count[5]~21  = CARRY((!\driver|line_count[4]~19 ) # (!\driver|line_count [5]))

	.dataa(gnd),
	.datab(\driver|line_count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\driver|line_count[4]~19 ),
	.combout(\driver|line_count[5]~20_combout ),
	.cout(\driver|line_count[5]~21 ));
// synopsys translate_off
defparam \driver|line_count[5]~20 .lut_mask = 16'h3C3F;
defparam \driver|line_count[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y23_N15
dffeas \driver|line_count[5] (
	.clk(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\driver|line_count[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\driver|line_count[8]~26_combout ),
	.sload(gnd),
	.ena(\driver|line_count[8]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\driver|line_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \driver|line_count[5] .is_wysiwyg = "true";
defparam \driver|line_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N16
cycloneive_lcell_comb \driver|line_count[6]~22 (
// Equation(s):
// \driver|line_count[6]~22_combout  = (\driver|line_count [6] & (\driver|line_count[5]~21  $ (GND))) # (!\driver|line_count [6] & (!\driver|line_count[5]~21  & VCC))
// \driver|line_count[6]~23  = CARRY((\driver|line_count [6] & !\driver|line_count[5]~21 ))

	.dataa(gnd),
	.datab(\driver|line_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\driver|line_count[5]~21 ),
	.combout(\driver|line_count[6]~22_combout ),
	.cout(\driver|line_count[6]~23 ));
// synopsys translate_off
defparam \driver|line_count[6]~22 .lut_mask = 16'hC30C;
defparam \driver|line_count[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y23_N17
dffeas \driver|line_count[6] (
	.clk(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\driver|line_count[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\driver|line_count[8]~26_combout ),
	.sload(gnd),
	.ena(\driver|line_count[8]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\driver|line_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \driver|line_count[6] .is_wysiwyg = "true";
defparam \driver|line_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N18
cycloneive_lcell_comb \driver|line_count[7]~24 (
// Equation(s):
// \driver|line_count[7]~24_combout  = (\driver|line_count [7] & (!\driver|line_count[6]~23 )) # (!\driver|line_count [7] & ((\driver|line_count[6]~23 ) # (GND)))
// \driver|line_count[7]~25  = CARRY((!\driver|line_count[6]~23 ) # (!\driver|line_count [7]))

	.dataa(gnd),
	.datab(\driver|line_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\driver|line_count[6]~23 ),
	.combout(\driver|line_count[7]~24_combout ),
	.cout(\driver|line_count[7]~25 ));
// synopsys translate_off
defparam \driver|line_count[7]~24 .lut_mask = 16'h3C3F;
defparam \driver|line_count[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y23_N19
dffeas \driver|line_count[7] (
	.clk(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\driver|line_count[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\driver|line_count[8]~26_combout ),
	.sload(gnd),
	.ena(\driver|line_count[8]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\driver|line_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \driver|line_count[7] .is_wysiwyg = "true";
defparam \driver|line_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N20
cycloneive_lcell_comb \driver|line_count[8]~28 (
// Equation(s):
// \driver|line_count[8]~28_combout  = (\driver|line_count [8] & (\driver|line_count[7]~25  $ (GND))) # (!\driver|line_count [8] & (!\driver|line_count[7]~25  & VCC))
// \driver|line_count[8]~29  = CARRY((\driver|line_count [8] & !\driver|line_count[7]~25 ))

	.dataa(gnd),
	.datab(\driver|line_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\driver|line_count[7]~25 ),
	.combout(\driver|line_count[8]~28_combout ),
	.cout(\driver|line_count[8]~29 ));
// synopsys translate_off
defparam \driver|line_count[8]~28 .lut_mask = 16'hC30C;
defparam \driver|line_count[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y23_N21
dffeas \driver|line_count[8] (
	.clk(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\driver|line_count[8]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\driver|line_count[8]~26_combout ),
	.sload(gnd),
	.ena(\driver|line_count[8]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\driver|line_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \driver|line_count[8] .is_wysiwyg = "true";
defparam \driver|line_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N22
cycloneive_lcell_comb \driver|line_count[9]~30 (
// Equation(s):
// \driver|line_count[9]~30_combout  = \driver|line_count [9] $ (\driver|line_count[8]~29 )

	.dataa(\driver|line_count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\driver|line_count[8]~29 ),
	.combout(\driver|line_count[9]~30_combout ),
	.cout());
// synopsys translate_off
defparam \driver|line_count[9]~30 .lut_mask = 16'h5A5A;
defparam \driver|line_count[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y23_N23
dffeas \driver|line_count[9] (
	.clk(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\driver|line_count[9]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\driver|line_count[8]~26_combout ),
	.sload(gnd),
	.ena(\driver|line_count[8]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\driver|line_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \driver|line_count[9] .is_wysiwyg = "true";
defparam \driver|line_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N28
cycloneive_lcell_comb \Mult0|mult_core|_~3 (
// Equation(s):
// \Mult0|mult_core|_~3_combout  = (!\driver|line_count [8] & \driver|line_count [9])

	.dataa(gnd),
	.datab(\driver|line_count [8]),
	.datac(\driver|line_count [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mult0|mult_core|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0|mult_core|_~3 .lut_mask = 16'h3030;
defparam \Mult0|mult_core|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N0
cycloneive_lcell_comb \driver|Equal1~1 (
// Equation(s):
// \driver|Equal1~1_combout  = (((\driver|line_count [5]) # (\driver|line_count [7])) # (!\driver|line_count [2])) # (!\driver|line_count [3])

	.dataa(\driver|line_count [3]),
	.datab(\driver|line_count [2]),
	.datac(\driver|line_count [5]),
	.datad(\driver|line_count [7]),
	.cin(gnd),
	.combout(\driver|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \driver|Equal1~1 .lut_mask = 16'hFFF7;
defparam \driver|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N30
cycloneive_lcell_comb \driver|Equal1~0 (
// Equation(s):
// \driver|Equal1~0_combout  = (\driver|line_count [4]) # ((\driver|line_count [6]) # ((\driver|line_count [1]) # (\driver|line_count [0])))

	.dataa(\driver|line_count [4]),
	.datab(\driver|line_count [6]),
	.datac(\driver|line_count [1]),
	.datad(\driver|line_count [0]),
	.cin(gnd),
	.combout(\driver|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \driver|Equal1~0 .lut_mask = 16'hFFFE;
defparam \driver|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N26
cycloneive_lcell_comb \driver|line_count[8]~26 (
// Equation(s):
// \driver|line_count[8]~26_combout  = ((\Mult0|mult_core|_~3_combout  & (!\driver|Equal1~1_combout  & !\driver|Equal1~0_combout ))) # (!\KEY[0]~input_o )

	.dataa(\Mult0|mult_core|_~3_combout ),
	.datab(\driver|Equal1~1_combout ),
	.datac(\driver|Equal1~0_combout ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\driver|line_count[8]~26_combout ),
	.cout());
// synopsys translate_off
defparam \driver|line_count[8]~26 .lut_mask = 16'h02FF;
defparam \driver|line_count[8]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N5
dffeas \driver|line_count[0] (
	.clk(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\driver|line_count[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\driver|line_count[8]~26_combout ),
	.sload(gnd),
	.ena(\driver|line_count[8]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\driver|line_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \driver|line_count[0] .is_wysiwyg = "true";
defparam \driver|line_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N6
cycloneive_lcell_comb \driver|line_count[1]~12 (
// Equation(s):
// \driver|line_count[1]~12_combout  = (\driver|line_count [1] & (!\driver|line_count[0]~11 )) # (!\driver|line_count [1] & ((\driver|line_count[0]~11 ) # (GND)))
// \driver|line_count[1]~13  = CARRY((!\driver|line_count[0]~11 ) # (!\driver|line_count [1]))

	.dataa(\driver|line_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\driver|line_count[0]~11 ),
	.combout(\driver|line_count[1]~12_combout ),
	.cout(\driver|line_count[1]~13 ));
// synopsys translate_off
defparam \driver|line_count[1]~12 .lut_mask = 16'h5A5F;
defparam \driver|line_count[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y23_N7
dffeas \driver|line_count[1] (
	.clk(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\driver|line_count[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\driver|line_count[8]~26_combout ),
	.sload(gnd),
	.ena(\driver|line_count[8]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\driver|line_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \driver|line_count[1] .is_wysiwyg = "true";
defparam \driver|line_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N8
cycloneive_lcell_comb \driver|line_count[2]~14 (
// Equation(s):
// \driver|line_count[2]~14_combout  = (\driver|line_count [2] & (\driver|line_count[1]~13  $ (GND))) # (!\driver|line_count [2] & (!\driver|line_count[1]~13  & VCC))
// \driver|line_count[2]~15  = CARRY((\driver|line_count [2] & !\driver|line_count[1]~13 ))

	.dataa(gnd),
	.datab(\driver|line_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\driver|line_count[1]~13 ),
	.combout(\driver|line_count[2]~14_combout ),
	.cout(\driver|line_count[2]~15 ));
// synopsys translate_off
defparam \driver|line_count[2]~14 .lut_mask = 16'hC30C;
defparam \driver|line_count[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y23_N9
dffeas \driver|line_count[2] (
	.clk(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\driver|line_count[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\driver|line_count[8]~26_combout ),
	.sload(gnd),
	.ena(\driver|line_count[8]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\driver|line_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \driver|line_count[2] .is_wysiwyg = "true";
defparam \driver|line_count[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N11
dffeas \driver|line_count[3] (
	.clk(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\driver|line_count[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\driver|line_count[8]~26_combout ),
	.sload(gnd),
	.ena(\driver|line_count[8]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\driver|line_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \driver|line_count[3] .is_wysiwyg = "true";
defparam \driver|line_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N10
cycloneive_lcell_comb \Mult0|mult_core|_~1 (
// Equation(s):
// \Mult0|mult_core|_~1_combout  = (\driver|line_count [3] & !\driver|line_count [2])

	.dataa(\driver|line_count [3]),
	.datab(gnd),
	.datac(\driver|line_count [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mult0|mult_core|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0|mult_core|_~1 .lut_mask = 16'h0A0A;
defparam \Mult0|mult_core|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N8
cycloneive_lcell_comb \Mult0|mult_core|_~2 (
// Equation(s):
// \Mult0|mult_core|_~2_combout  = (\driver|line_count [8] & !\driver|line_count [9])

	.dataa(gnd),
	.datab(\driver|line_count [8]),
	.datac(\driver|line_count [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mult0|mult_core|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0|mult_core|_~2 .lut_mask = 16'h0C0C;
defparam \Mult0|mult_core|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N24
cycloneive_lcell_comb \Mult0|mult_core|_~0 (
// Equation(s):
// \Mult0|mult_core|_~0_combout  = (!\driver|line_count [4] & (\driver|line_count [7] & (\driver|line_count [5] & \driver|line_count [6])))

	.dataa(\driver|line_count [4]),
	.datab(\driver|line_count [7]),
	.datac(\driver|line_count [5]),
	.datad(\driver|line_count [6]),
	.cin(gnd),
	.combout(\Mult0|mult_core|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0|mult_core|_~0 .lut_mask = 16'h4000;
defparam \Mult0|mult_core|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N4
cycloneive_lcell_comb \driver|V_SYNC_NEG~0 (
// Equation(s):
// \driver|V_SYNC_NEG~0_combout  = (((!\Mult0|mult_core|_~0_combout ) # (!\Mult0|mult_core|_~2_combout )) # (!\driver|line_count [1])) # (!\Mult0|mult_core|_~1_combout )

	.dataa(\Mult0|mult_core|_~1_combout ),
	.datab(\driver|line_count [1]),
	.datac(\Mult0|mult_core|_~2_combout ),
	.datad(\Mult0|mult_core|_~0_combout ),
	.cin(gnd),
	.combout(\driver|V_SYNC_NEG~0_combout ),
	.cout());
// synopsys translate_off
defparam \driver|V_SYNC_NEG~0 .lut_mask = 16'h7FFF;
defparam \driver|V_SYNC_NEG~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N0
cycloneive_lcell_comb \driver|H_SYNC_NEG~0 (
// Equation(s):
// \driver|H_SYNC_NEG~0_combout  = ((\driver|pixel_count [4] & (\driver|pixel_count [5] & \driver|pixel_count [6])) # (!\driver|pixel_count [4] & (!\driver|pixel_count [5] & !\driver|pixel_count [6]))) # (!\driver|pixel_count [7])

	.dataa(\driver|pixel_count [7]),
	.datab(\driver|pixel_count [4]),
	.datac(\driver|pixel_count [5]),
	.datad(\driver|pixel_count [6]),
	.cin(gnd),
	.combout(\driver|H_SYNC_NEG~0_combout ),
	.cout());
// synopsys translate_off
defparam \driver|H_SYNC_NEG~0 .lut_mask = 16'hD557;
defparam \driver|H_SYNC_NEG~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N16
cycloneive_lcell_comb \driver|H_SYNC_NEG~1 (
// Equation(s):
// \driver|H_SYNC_NEG~1_combout  = (\driver|pixel_count [8]) # ((\driver|H_SYNC_NEG~0_combout ) # (!\driver|pixel_count [9]))

	.dataa(\driver|pixel_count [8]),
	.datab(gnd),
	.datac(\driver|H_SYNC_NEG~0_combout ),
	.datad(\driver|pixel_count [9]),
	.cin(gnd),
	.combout(\driver|H_SYNC_NEG~1_combout ),
	.cout());
// synopsys translate_off
defparam \driver|H_SYNC_NEG~1 .lut_mask = 16'hFAFF;
defparam \driver|H_SYNC_NEG~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N10
cycloneive_lcell_comb \driver|PIXEL_COLOR_OUT[7]~1 (
// Equation(s):
// \driver|PIXEL_COLOR_OUT[7]~1_combout  = (!\driver|line_count [7] & !\driver|pixel_count [8])

	.dataa(gnd),
	.datab(\driver|line_count [7]),
	.datac(\driver|pixel_count [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\driver|PIXEL_COLOR_OUT[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \driver|PIXEL_COLOR_OUT[7]~1 .lut_mask = 16'h0303;
defparam \driver|PIXEL_COLOR_OUT[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N26
cycloneive_lcell_comb \Mult0|mult_core|romout[2][3]~0 (
// Equation(s):
// \Mult0|mult_core|romout[2][3]~0_combout  = (!\driver|line_count [8] & !\driver|line_count [9])

	.dataa(gnd),
	.datab(\driver|line_count [8]),
	.datac(\driver|line_count [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mult0|mult_core|romout[2][3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0|mult_core|romout[2][3]~0 .lut_mask = 16'h0303;
defparam \Mult0|mult_core|romout[2][3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N0
cycloneive_lcell_comb \driver|PIXEL_COLOR_OUT[1]~2 (
// Equation(s):
// \driver|PIXEL_COLOR_OUT[1]~2_combout  = (\driver|pixel_count [7] & ((\driver|pixel_count [6]) # ((\driver|pixel_count [4] & \driver|pixel_count [5]))))

	.dataa(\driver|pixel_count [4]),
	.datab(\driver|pixel_count [6]),
	.datac(\driver|pixel_count [7]),
	.datad(\driver|pixel_count [5]),
	.cin(gnd),
	.combout(\driver|PIXEL_COLOR_OUT[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \driver|PIXEL_COLOR_OUT[1]~2 .lut_mask = 16'hE0C0;
defparam \driver|PIXEL_COLOR_OUT[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N0
cycloneive_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = (\driver|line_count [4] & (\driver|line_count [6] & (\driver|line_count [5] & \driver|line_count [3])))

	.dataa(\driver|line_count [4]),
	.datab(\driver|line_count [6]),
	.datac(\driver|line_count [5]),
	.datad(\driver|line_count [3]),
	.cin(gnd),
	.combout(\LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~0 .lut_mask = 16'h8000;
defparam \LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N4
cycloneive_lcell_comb \driver|PIXEL_COLOR_OUT[7]~3 (
// Equation(s):
// \driver|PIXEL_COLOR_OUT[7]~3_combout  = (\driver|PIXEL_COLOR_OUT[7]~1_combout  & (\Mult0|mult_core|romout[2][3]~0_combout  & (!\driver|PIXEL_COLOR_OUT[1]~2_combout  & !\LessThan1~0_combout )))

	.dataa(\driver|PIXEL_COLOR_OUT[7]~1_combout ),
	.datab(\Mult0|mult_core|romout[2][3]~0_combout ),
	.datac(\driver|PIXEL_COLOR_OUT[1]~2_combout ),
	.datad(\LessThan1~0_combout ),
	.cin(gnd),
	.combout(\driver|PIXEL_COLOR_OUT[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \driver|PIXEL_COLOR_OUT[7]~3 .lut_mask = 16'h0008;
defparam \driver|PIXEL_COLOR_OUT[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N6
cycloneive_lcell_comb \driver|PIXEL_COLOR_OUT[7]~4 (
// Equation(s):
// \driver|PIXEL_COLOR_OUT[7]~4_combout  = (\driver|pixel_count [9]) # (!\driver|PIXEL_COLOR_OUT[7]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\driver|PIXEL_COLOR_OUT[7]~3_combout ),
	.datad(\driver|pixel_count [9]),
	.cin(gnd),
	.combout(\driver|PIXEL_COLOR_OUT[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \driver|PIXEL_COLOR_OUT[7]~4 .lut_mask = 16'hFF0F;
defparam \driver|PIXEL_COLOR_OUT[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N28
cycloneive_lcell_comb \Mult0|mult_core|romout[1][9]~1 (
// Equation(s):
// \Mult0|mult_core|romout[1][9]~1_combout  = (\driver|line_count [7] & ((\driver|line_count [4] & ((\driver|line_count [5]) # (!\driver|line_count [6]))) # (!\driver|line_count [4] & (\driver|line_count [5] & !\driver|line_count [6])))) # 
// (!\driver|line_count [7] & ((\driver|line_count [5] & (\driver|line_count [4] & !\driver|line_count [6])) # (!\driver|line_count [5] & ((\driver|line_count [6])))))

	.dataa(\driver|line_count [4]),
	.datab(\driver|line_count [7]),
	.datac(\driver|line_count [5]),
	.datad(\driver|line_count [6]),
	.cin(gnd),
	.combout(\Mult0|mult_core|romout[1][9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0|mult_core|romout[1][9]~1 .lut_mask = 16'h83E8;
defparam \Mult0|mult_core|romout[1][9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N6
cycloneive_lcell_comb \Mult0|mult_core|romout[1][8] (
// Equation(s):
// \Mult0|mult_core|romout[1][8]~combout  = (\driver|line_count [4] & ((\driver|line_count [7] & (\driver|line_count [5] & !\driver|line_count [6])) # (!\driver|line_count [7] & (!\driver|line_count [5] & \driver|line_count [6])))) # (!\driver|line_count [4] 
// & ((\driver|line_count [7] & (\driver|line_count [5] $ (!\driver|line_count [6]))) # (!\driver|line_count [7] & (\driver|line_count [5] & !\driver|line_count [6]))))

	.dataa(\driver|line_count [4]),
	.datab(\driver|line_count [7]),
	.datac(\driver|line_count [5]),
	.datad(\driver|line_count [6]),
	.cin(gnd),
	.combout(\Mult0|mult_core|romout[1][8]~combout ),
	.cout());
// synopsys translate_off
defparam \Mult0|mult_core|romout[1][8] .lut_mask = 16'h4294;
defparam \Mult0|mult_core|romout[1][8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N16
cycloneive_lcell_comb \Mult0|mult_core|romout[1][7]~2 (
// Equation(s):
// \Mult0|mult_core|romout[1][7]~2_combout  = (\driver|line_count [4] & (\driver|line_count [7] $ (\driver|line_count [5] $ (!\driver|line_count [6])))) # (!\driver|line_count [4] & ((\driver|line_count [7] & (\driver|line_count [5])) # (!\driver|line_count 
// [7] & (!\driver|line_count [5] & \driver|line_count [6]))))

	.dataa(\driver|line_count [4]),
	.datab(\driver|line_count [7]),
	.datac(\driver|line_count [5]),
	.datad(\driver|line_count [6]),
	.cin(gnd),
	.combout(\Mult0|mult_core|romout[1][7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0|mult_core|romout[1][7]~2 .lut_mask = 16'h69C2;
defparam \Mult0|mult_core|romout[1][7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N18
cycloneive_lcell_comb \Mult0|mult_core|romout[0][9]~3 (
// Equation(s):
// \Mult0|mult_core|romout[0][9]~3_combout  = (\driver|line_count [3] & \driver|line_count [2])

	.dataa(\driver|line_count [3]),
	.datab(gnd),
	.datac(\driver|line_count [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mult0|mult_core|romout[0][9]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0|mult_core|romout[0][9]~3 .lut_mask = 16'hA0A0;
defparam \Mult0|mult_core|romout[0][9]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N24
cycloneive_lcell_comb \Mult0|mult_core|romout[1][6]~4 (
// Equation(s):
// \Mult0|mult_core|romout[1][6]~4_combout  = (\driver|line_count [4] & (((\driver|line_count [6])))) # (!\driver|line_count [4] & (!\driver|line_count [6] & ((\driver|line_count [7]) # (\driver|line_count [5]))))

	.dataa(\driver|line_count [4]),
	.datab(\driver|line_count [7]),
	.datac(\driver|line_count [6]),
	.datad(\driver|line_count [5]),
	.cin(gnd),
	.combout(\Mult0|mult_core|romout[1][6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0|mult_core|romout[1][6]~4 .lut_mask = 16'hA5A4;
defparam \Mult0|mult_core|romout[1][6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N12
cycloneive_lcell_comb \Mult0|mult_core|romout[0][10]~5 (
// Equation(s):
// \Mult0|mult_core|romout[0][10]~5_combout  = (\driver|line_count [3] & ((!\driver|line_count [2]))) # (!\driver|line_count [3] & (\driver|line_count [1] & \driver|line_count [2]))

	.dataa(\driver|line_count [3]),
	.datab(\driver|line_count [1]),
	.datac(\driver|line_count [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mult0|mult_core|romout[0][10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0|mult_core|romout[0][10]~5 .lut_mask = 16'h4A4A;
defparam \Mult0|mult_core|romout[0][10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N2
cycloneive_lcell_comb \Mult0|mult_core|romout[0][9]~7 (
// Equation(s):
// \Mult0|mult_core|romout[0][9]~7_combout  = (\driver|line_count [3] & ((\driver|line_count [2] & (\driver|line_count [0] & \driver|line_count [1])) # (!\driver|line_count [2] & ((\driver|line_count [0]) # (\driver|line_count [1]))))) # (!\driver|line_count 
// [3] & ((\driver|line_count [2] & ((!\driver|line_count [1]))) # (!\driver|line_count [2] & (\driver|line_count [0] & \driver|line_count [1]))))

	.dataa(\driver|line_count [3]),
	.datab(\driver|line_count [2]),
	.datac(\driver|line_count [0]),
	.datad(\driver|line_count [1]),
	.cin(gnd),
	.combout(\Mult0|mult_core|romout[0][9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0|mult_core|romout[0][9]~7 .lut_mask = 16'hB264;
defparam \Mult0|mult_core|romout[0][9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N14
cycloneive_lcell_comb \Mult0|mult_core|romout[1][5]~6 (
// Equation(s):
// \Mult0|mult_core|romout[1][5]~6_combout  = (!\driver|line_count [5] & ((\driver|line_count [4]) # ((\driver|line_count [7]) # (\driver|line_count [6]))))

	.dataa(\driver|line_count [4]),
	.datab(\driver|line_count [7]),
	.datac(\driver|line_count [5]),
	.datad(\driver|line_count [6]),
	.cin(gnd),
	.combout(\Mult0|mult_core|romout[1][5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0|mult_core|romout[1][5]~6 .lut_mask = 16'h0F0E;
defparam \Mult0|mult_core|romout[1][5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N0
cycloneive_lcell_comb \Mult0|mult_core|romout[1][4]~8 (
// Equation(s):
// \Mult0|mult_core|romout[1][4]~8_combout  = (!\driver|line_count [4] & ((\driver|line_count [7]) # ((\driver|line_count [6]) # (\driver|line_count [5]))))

	.dataa(\driver|line_count [4]),
	.datab(\driver|line_count [7]),
	.datac(\driver|line_count [6]),
	.datad(\driver|line_count [5]),
	.cin(gnd),
	.combout(\Mult0|mult_core|romout[1][4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0|mult_core|romout[1][4]~8 .lut_mask = 16'h5554;
defparam \Mult0|mult_core|romout[1][4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N8
cycloneive_lcell_comb \Mult0|mult_core|romout[0][8]~9 (
// Equation(s):
// \Mult0|mult_core|romout[0][8]~9_combout  = (\driver|line_count [3] & ((\driver|line_count [1] & (\driver|line_count [2] $ (\driver|line_count [0]))) # (!\driver|line_count [1] & (!\driver|line_count [2] & !\driver|line_count [0])))) # (!\driver|line_count 
// [3] & ((\driver|line_count [1] & (!\driver|line_count [2] & !\driver|line_count [0])) # (!\driver|line_count [1] & (\driver|line_count [2] & \driver|line_count [0]))))

	.dataa(\driver|line_count [3]),
	.datab(\driver|line_count [1]),
	.datac(\driver|line_count [2]),
	.datad(\driver|line_count [0]),
	.cin(gnd),
	.combout(\Mult0|mult_core|romout[0][8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0|mult_core|romout[0][8]~9 .lut_mask = 16'h1886;
defparam \Mult0|mult_core|romout[0][8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N26
cycloneive_lcell_comb \Mult0|mult_core|romout[1][3]~10 (
// Equation(s):
// \Mult0|mult_core|romout[1][3]~10_combout  = \driver|line_count [7] $ (((\driver|line_count [4]) # ((\driver|line_count [6]) # (\driver|line_count [5]))))

	.dataa(\driver|line_count [4]),
	.datab(\driver|line_count [7]),
	.datac(\driver|line_count [6]),
	.datad(\driver|line_count [5]),
	.cin(gnd),
	.combout(\Mult0|mult_core|romout[1][3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0|mult_core|romout[1][3]~10 .lut_mask = 16'h3336;
defparam \Mult0|mult_core|romout[1][3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N2
cycloneive_lcell_comb \Mult0|mult_core|romout[0][7]~11 (
// Equation(s):
// \Mult0|mult_core|romout[0][7]~11_combout  = (\driver|line_count [2] & (\driver|line_count [3] $ (\driver|line_count [1] $ (!\driver|line_count [0])))) # (!\driver|line_count [2] & ((\driver|line_count [3] & (\driver|line_count [1])) # (!\driver|line_count 
// [3] & (!\driver|line_count [1] & \driver|line_count [0]))))

	.dataa(\driver|line_count [3]),
	.datab(\driver|line_count [1]),
	.datac(\driver|line_count [2]),
	.datad(\driver|line_count [0]),
	.cin(gnd),
	.combout(\Mult0|mult_core|romout[0][7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0|mult_core|romout[0][7]~11 .lut_mask = 16'h6998;
defparam \Mult0|mult_core|romout[0][7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N20
cycloneive_lcell_comb \Mult0|mult_core|romout[0][6]~13 (
// Equation(s):
// \Mult0|mult_core|romout[0][6]~13_combout  = (\driver|line_count [2] & (((\driver|line_count [0])))) # (!\driver|line_count [2] & (!\driver|line_count [0] & ((\driver|line_count [3]) # (\driver|line_count [1]))))

	.dataa(\driver|line_count [3]),
	.datab(\driver|line_count [1]),
	.datac(\driver|line_count [2]),
	.datad(\driver|line_count [0]),
	.cin(gnd),
	.combout(\Mult0|mult_core|romout[0][6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0|mult_core|romout[0][6]~13 .lut_mask = 16'hF00E;
defparam \Mult0|mult_core|romout[0][6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N28
cycloneive_lcell_comb \Mult0|mult_core|romout[1][2]~12 (
// Equation(s):
// \Mult0|mult_core|romout[1][2]~12_combout  = \driver|line_count [6] $ (((\driver|line_count [5]) # (\driver|line_count [4])))

	.dataa(\driver|line_count [5]),
	.datab(gnd),
	.datac(\driver|line_count [6]),
	.datad(\driver|line_count [4]),
	.cin(gnd),
	.combout(\Mult0|mult_core|romout[1][2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0|mult_core|romout[1][2]~12 .lut_mask = 16'h0F5A;
defparam \Mult0|mult_core|romout[1][2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N30
cycloneive_lcell_comb \Mult0|mult_core|romout[1][1]~14 (
// Equation(s):
// \Mult0|mult_core|romout[1][1]~14_combout  = \driver|line_count [5] $ (\driver|line_count [4])

	.dataa(\driver|line_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\driver|line_count [4]),
	.cin(gnd),
	.combout(\Mult0|mult_core|romout[1][1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0|mult_core|romout[1][1]~14 .lut_mask = 16'h55AA;
defparam \Mult0|mult_core|romout[1][1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N24
cycloneive_lcell_comb \Mult0|mult_core|romout[0][5]~15 (
// Equation(s):
// \Mult0|mult_core|romout[0][5]~15_combout  = (!\driver|line_count [1] & ((\driver|line_count [3]) # ((\driver|line_count [2]) # (\driver|line_count [0]))))

	.dataa(\driver|line_count [3]),
	.datab(\driver|line_count [2]),
	.datac(\driver|line_count [0]),
	.datad(\driver|line_count [1]),
	.cin(gnd),
	.combout(\Mult0|mult_core|romout[0][5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0|mult_core|romout[0][5]~15 .lut_mask = 16'h00FE;
defparam \Mult0|mult_core|romout[0][5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N26
cycloneive_lcell_comb \Mult0|mult_core|romout[0][4]~16 (
// Equation(s):
// \Mult0|mult_core|romout[0][4]~16_combout  = (!\driver|line_count [0] & ((\driver|line_count [3]) # ((\driver|line_count [2]) # (\driver|line_count [1]))))

	.dataa(\driver|line_count [3]),
	.datab(\driver|line_count [2]),
	.datac(\driver|line_count [0]),
	.datad(\driver|line_count [1]),
	.cin(gnd),
	.combout(\Mult0|mult_core|romout[0][4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0|mult_core|romout[0][4]~16 .lut_mask = 16'h0F0E;
defparam \Mult0|mult_core|romout[0][4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N2
cycloneive_lcell_comb \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 (
// Equation(s):
// \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  = (\Mult0|mult_core|romout[0][4]~16_combout  & (\driver|line_count [4] $ (VCC))) # (!\Mult0|mult_core|romout[0][4]~16_combout  & (\driver|line_count [4] & VCC))
// \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1  = CARRY((\Mult0|mult_core|romout[0][4]~16_combout  & \driver|line_count [4]))

	.dataa(\Mult0|mult_core|romout[0][4]~16_combout ),
	.datab(\driver|line_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.cout(\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N4
cycloneive_lcell_comb \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 (
// Equation(s):
// \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  = (\Mult0|mult_core|romout[1][1]~14_combout  & ((\Mult0|mult_core|romout[0][5]~15_combout  & (\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1  & VCC)) # 
// (!\Mult0|mult_core|romout[0][5]~15_combout  & (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 )))) # (!\Mult0|mult_core|romout[1][1]~14_combout  & ((\Mult0|mult_core|romout[0][5]~15_combout  & 
// (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 )) # (!\Mult0|mult_core|romout[0][5]~15_combout  & ((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # (GND)))))
// \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3  = CARRY((\Mult0|mult_core|romout[1][1]~14_combout  & (!\Mult0|mult_core|romout[0][5]~15_combout  & !\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 )) # 
// (!\Mult0|mult_core|romout[1][1]~14_combout  & ((!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # (!\Mult0|mult_core|romout[0][5]~15_combout ))))

	.dataa(\Mult0|mult_core|romout[1][1]~14_combout ),
	.datab(\Mult0|mult_core|romout[0][5]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ),
	.combout(\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.cout(\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N6
cycloneive_lcell_comb \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 (
// Equation(s):
// \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  = ((\Mult0|mult_core|romout[0][6]~13_combout  $ (\Mult0|mult_core|romout[1][2]~12_combout  $ (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 )))) # (GND)
// \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5  = CARRY((\Mult0|mult_core|romout[0][6]~13_combout  & ((\Mult0|mult_core|romout[1][2]~12_combout ) # (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ))) # 
// (!\Mult0|mult_core|romout[0][6]~13_combout  & (\Mult0|mult_core|romout[1][2]~12_combout  & !\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 )))

	.dataa(\Mult0|mult_core|romout[0][6]~13_combout ),
	.datab(\Mult0|mult_core|romout[1][2]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ),
	.combout(\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.cout(\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N8
cycloneive_lcell_comb \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 (
// Equation(s):
// \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  = (\Mult0|mult_core|romout[1][3]~10_combout  & ((\Mult0|mult_core|romout[0][7]~11_combout  & (\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5  & VCC)) # 
// (!\Mult0|mult_core|romout[0][7]~11_combout  & (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 )))) # (!\Mult0|mult_core|romout[1][3]~10_combout  & ((\Mult0|mult_core|romout[0][7]~11_combout  & 
// (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # (!\Mult0|mult_core|romout[0][7]~11_combout  & ((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # (GND)))))
// \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7  = CARRY((\Mult0|mult_core|romout[1][3]~10_combout  & (!\Mult0|mult_core|romout[0][7]~11_combout  & !\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # 
// (!\Mult0|mult_core|romout[1][3]~10_combout  & ((!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # (!\Mult0|mult_core|romout[0][7]~11_combout ))))

	.dataa(\Mult0|mult_core|romout[1][3]~10_combout ),
	.datab(\Mult0|mult_core|romout[0][7]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ),
	.combout(\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.cout(\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N10
cycloneive_lcell_comb \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 (
// Equation(s):
// \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  = ((\Mult0|mult_core|romout[1][4]~8_combout  $ (\Mult0|mult_core|romout[0][8]~9_combout  $ (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 )))) # (GND)
// \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9  = CARRY((\Mult0|mult_core|romout[1][4]~8_combout  & ((\Mult0|mult_core|romout[0][8]~9_combout ) # (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ))) # 
// (!\Mult0|mult_core|romout[1][4]~8_combout  & (\Mult0|mult_core|romout[0][8]~9_combout  & !\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 )))

	.dataa(\Mult0|mult_core|romout[1][4]~8_combout ),
	.datab(\Mult0|mult_core|romout[0][8]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ),
	.combout(\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.cout(\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N12
cycloneive_lcell_comb \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 (
// Equation(s):
// \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  = (\Mult0|mult_core|romout[0][9]~7_combout  & ((\Mult0|mult_core|romout[1][5]~6_combout  & (\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9  & VCC)) # 
// (!\Mult0|mult_core|romout[1][5]~6_combout  & (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 )))) # (!\Mult0|mult_core|romout[0][9]~7_combout  & ((\Mult0|mult_core|romout[1][5]~6_combout  & (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 
// )) # (!\Mult0|mult_core|romout[1][5]~6_combout  & ((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (GND)))))
// \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11  = CARRY((\Mult0|mult_core|romout[0][9]~7_combout  & (!\Mult0|mult_core|romout[1][5]~6_combout  & !\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 )) # 
// (!\Mult0|mult_core|romout[0][9]~7_combout  & ((!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (!\Mult0|mult_core|romout[1][5]~6_combout ))))

	.dataa(\Mult0|mult_core|romout[0][9]~7_combout ),
	.datab(\Mult0|mult_core|romout[1][5]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ),
	.combout(\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.cout(\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N14
cycloneive_lcell_comb \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 (
// Equation(s):
// \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  = ((\Mult0|mult_core|romout[1][6]~4_combout  $ (\Mult0|mult_core|romout[0][10]~5_combout  $ (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 )))) # (GND)
// \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13  = CARRY((\Mult0|mult_core|romout[1][6]~4_combout  & ((\Mult0|mult_core|romout[0][10]~5_combout ) # (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ))) # 
// (!\Mult0|mult_core|romout[1][6]~4_combout  & (\Mult0|mult_core|romout[0][10]~5_combout  & !\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 )))

	.dataa(\Mult0|mult_core|romout[1][6]~4_combout ),
	.datab(\Mult0|mult_core|romout[0][10]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ),
	.combout(\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.cout(\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N16
cycloneive_lcell_comb \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 (
// Equation(s):
// \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  = (\Mult0|mult_core|romout[1][7]~2_combout  & ((\Mult0|mult_core|romout[0][9]~3_combout  & (\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13  & VCC)) # 
// (!\Mult0|mult_core|romout[0][9]~3_combout  & (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 )))) # (!\Mult0|mult_core|romout[1][7]~2_combout  & ((\Mult0|mult_core|romout[0][9]~3_combout  & 
// (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 )) # (!\Mult0|mult_core|romout[0][9]~3_combout  & ((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ) # (GND)))))
// \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15  = CARRY((\Mult0|mult_core|romout[1][7]~2_combout  & (!\Mult0|mult_core|romout[0][9]~3_combout  & !\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 )) # 
// (!\Mult0|mult_core|romout[1][7]~2_combout  & ((!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ) # (!\Mult0|mult_core|romout[0][9]~3_combout ))))

	.dataa(\Mult0|mult_core|romout[1][7]~2_combout ),
	.datab(\Mult0|mult_core|romout[0][9]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ),
	.combout(\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.cout(\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 .lut_mask = 16'h9617;
defparam \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N18
cycloneive_lcell_comb \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 (
// Equation(s):
// \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  = (\Mult0|mult_core|romout[1][8]~combout  & (\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15  $ (GND))) # (!\Mult0|mult_core|romout[1][8]~combout  & 
// (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15  & VCC))
// \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17  = CARRY((\Mult0|mult_core|romout[1][8]~combout  & !\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ))

	.dataa(\Mult0|mult_core|romout[1][8]~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ),
	.combout(\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ),
	.cout(\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 .lut_mask = 16'hA50A;
defparam \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N20
cycloneive_lcell_comb \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18 (
// Equation(s):
// \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  = (\Mult0|mult_core|romout[1][9]~1_combout  & (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 )) # (!\Mult0|mult_core|romout[1][9]~1_combout  & 
// ((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 ) # (GND)))
// \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19  = CARRY((!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 ) # (!\Mult0|mult_core|romout[1][9]~1_combout ))

	.dataa(gnd),
	.datab(\Mult0|mult_core|romout[1][9]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 ),
	.combout(\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout ),
	.cout(\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18 .lut_mask = 16'h3C3F;
defparam \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N30
cycloneive_lcell_comb \Mult0|mult_core|romout[2][1]~17 (
// Equation(s):
// \Mult0|mult_core|romout[2][1]~17_combout  = \driver|line_count [8] $ (\driver|line_count [9])

	.dataa(gnd),
	.datab(\driver|line_count [8]),
	.datac(\driver|line_count [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mult0|mult_core|romout[2][1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0|mult_core|romout[2][1]~17 .lut_mask = 16'h3C3C;
defparam \Mult0|mult_core|romout[2][1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N12
cycloneive_lcell_comb \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 (
// Equation(s):
// \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  = (\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & (\driver|line_count [8] $ (VCC))) # (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & 
// (\driver|line_count [8] & VCC))
// \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1  = CARRY((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & \driver|line_count [8]))

	.dataa(\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.datab(\driver|line_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ),
	.cout(\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N14
cycloneive_lcell_comb \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 (
// Equation(s):
// \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  = (\Mult0|mult_core|romout[2][1]~17_combout  & ((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & 
// (\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1  & VCC)) # (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & (!\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )))) # 
// (!\Mult0|mult_core|romout[2][1]~17_combout  & ((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & (!\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )) # (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  
// & ((\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ) # (GND)))))
// \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3  = CARRY((\Mult0|mult_core|romout[2][1]~17_combout  & (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & 
// !\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )) # (!\Mult0|mult_core|romout[2][1]~17_combout  & ((!\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ) # 
// (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ))))

	.dataa(\Mult0|mult_core|romout[2][1]~17_combout ),
	.datab(\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ),
	.combout(\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.cout(\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N16
cycloneive_lcell_comb \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 (
// Equation(s):
// \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  = ((\Mult0|mult_core|romout[2][3]~0_combout  $ (\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  $ 
// (\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 )))) # (GND)
// \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5  = CARRY((\Mult0|mult_core|romout[2][3]~0_combout  & (\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & !\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 
// )) # (!\Mult0|mult_core|romout[2][3]~0_combout  & ((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ) # (!\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ))))

	.dataa(\Mult0|mult_core|romout[2][3]~0_combout ),
	.datab(\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ),
	.combout(\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ),
	.cout(\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 .lut_mask = 16'h964D;
defparam \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N18
cycloneive_lcell_comb \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 (
// Equation(s):
// \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  = (\Mult0|mult_core|romout[2][3]~0_combout  & ((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & 
// (!\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )) # (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & ((\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ) # (GND))))) # 
// (!\Mult0|mult_core|romout[2][3]~0_combout  & ((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & (\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5  & VCC)) # 
// (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & (!\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ))))
// \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7  = CARRY((\Mult0|mult_core|romout[2][3]~0_combout  & ((!\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ) # 
// (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ))) # (!\Mult0|mult_core|romout[2][3]~0_combout  & (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & !\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 
// )))

	.dataa(\Mult0|mult_core|romout[2][3]~0_combout ),
	.datab(\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ),
	.combout(\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ),
	.cout(\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 .lut_mask = 16'h692B;
defparam \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N20
cycloneive_lcell_comb \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 (
// Equation(s):
// \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout  = ((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  $ (\Mult0|mult_core|_~3_combout  $ (!\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 )))) # 
// (GND)
// \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9  = CARRY((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  & ((\Mult0|mult_core|_~3_combout ) # (!\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ))) # 
// (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  & (\Mult0|mult_core|_~3_combout  & !\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 )))

	.dataa(\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ),
	.datab(\Mult0|mult_core|_~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ),
	.combout(\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ),
	.cout(\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N22
cycloneive_lcell_comb \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 (
// Equation(s):
// \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout  = (\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  & ((\Mult0|mult_core|_~2_combout  & (\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9  & 
// VCC)) # (!\Mult0|mult_core|_~2_combout  & (!\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 )))) # (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  & ((\Mult0|mult_core|_~2_combout  & 
// (!\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 )) # (!\Mult0|mult_core|_~2_combout  & ((\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ) # (GND)))))
// \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11  = CARRY((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  & (!\Mult0|mult_core|_~2_combout  & !\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 )) # 
// (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  & ((!\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ) # (!\Mult0|mult_core|_~2_combout ))))

	.dataa(\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout ),
	.datab(\Mult0|mult_core|_~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ),
	.combout(\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ),
	.cout(\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N28
cycloneive_lcell_comb \Mult0|mult_core|romout[0][3]~18 (
// Equation(s):
// \Mult0|mult_core|romout[0][3]~18_combout  = \driver|line_count [3] $ (((\driver|line_count [2]) # ((\driver|line_count [0]) # (\driver|line_count [1]))))

	.dataa(\driver|line_count [3]),
	.datab(\driver|line_count [2]),
	.datac(\driver|line_count [0]),
	.datad(\driver|line_count [1]),
	.cin(gnd),
	.combout(\Mult0|mult_core|romout[0][3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0|mult_core|romout[0][3]~18 .lut_mask = 16'h5556;
defparam \Mult0|mult_core|romout[0][3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N30
cycloneive_lcell_comb \Mult0|mult_core|romout[0][2]~19 (
// Equation(s):
// \Mult0|mult_core|romout[0][2]~19_combout  = \driver|line_count [2] $ (((\driver|line_count [0]) # (\driver|line_count [1])))

	.dataa(gnd),
	.datab(\driver|line_count [2]),
	.datac(\driver|line_count [0]),
	.datad(\driver|line_count [1]),
	.cin(gnd),
	.combout(\Mult0|mult_core|romout[0][2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0|mult_core|romout[0][2]~19 .lut_mask = 16'h333C;
defparam \Mult0|mult_core|romout[0][2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N6
cycloneive_lcell_comb \Mult0|mult_core|romout[0][1]~20 (
// Equation(s):
// \Mult0|mult_core|romout[0][1]~20_combout  = \driver|line_count [1] $ (\driver|line_count [0])

	.dataa(\driver|line_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\driver|line_count [0]),
	.cin(gnd),
	.combout(\Mult0|mult_core|romout[0][1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0|mult_core|romout[0][1]~20 .lut_mask = 16'h55AA;
defparam \Mult0|mult_core|romout[0][1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N2
cycloneive_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = (\driver|pixel_count [0] & (\driver|line_count [0] $ (VCC))) # (!\driver|pixel_count [0] & (\driver|line_count [0] & VCC))
// \Add1~1  = CARRY((\driver|pixel_count [0] & \driver|line_count [0]))

	.dataa(\driver|pixel_count [0]),
	.datab(\driver|line_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout(\Add1~1 ));
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'h6688;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N4
cycloneive_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = (\Mult0|mult_core|romout[0][1]~20_combout  & ((\driver|pixel_count [1] & (\Add1~1  & VCC)) # (!\driver|pixel_count [1] & (!\Add1~1 )))) # (!\Mult0|mult_core|romout[0][1]~20_combout  & ((\driver|pixel_count [1] & (!\Add1~1 )) # 
// (!\driver|pixel_count [1] & ((\Add1~1 ) # (GND)))))
// \Add1~3  = CARRY((\Mult0|mult_core|romout[0][1]~20_combout  & (!\driver|pixel_count [1] & !\Add1~1 )) # (!\Mult0|mult_core|romout[0][1]~20_combout  & ((!\Add1~1 ) # (!\driver|pixel_count [1]))))

	.dataa(\Mult0|mult_core|romout[0][1]~20_combout ),
	.datab(\driver|pixel_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~1 ),
	.combout(\Add1~2_combout ),
	.cout(\Add1~3 ));
// synopsys translate_off
defparam \Add1~2 .lut_mask = 16'h9617;
defparam \Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N6
cycloneive_lcell_comb \Add1~4 (
// Equation(s):
// \Add1~4_combout  = ((\Mult0|mult_core|romout[0][2]~19_combout  $ (\driver|pixel_count [2] $ (!\Add1~3 )))) # (GND)
// \Add1~5  = CARRY((\Mult0|mult_core|romout[0][2]~19_combout  & ((\driver|pixel_count [2]) # (!\Add1~3 ))) # (!\Mult0|mult_core|romout[0][2]~19_combout  & (\driver|pixel_count [2] & !\Add1~3 )))

	.dataa(\Mult0|mult_core|romout[0][2]~19_combout ),
	.datab(\driver|pixel_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~3 ),
	.combout(\Add1~4_combout ),
	.cout(\Add1~5 ));
// synopsys translate_off
defparam \Add1~4 .lut_mask = 16'h698E;
defparam \Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N8
cycloneive_lcell_comb \Add1~6 (
// Equation(s):
// \Add1~6_combout  = (\Mult0|mult_core|romout[0][3]~18_combout  & ((\driver|pixel_count [3] & (\Add1~5  & VCC)) # (!\driver|pixel_count [3] & (!\Add1~5 )))) # (!\Mult0|mult_core|romout[0][3]~18_combout  & ((\driver|pixel_count [3] & (!\Add1~5 )) # 
// (!\driver|pixel_count [3] & ((\Add1~5 ) # (GND)))))
// \Add1~7  = CARRY((\Mult0|mult_core|romout[0][3]~18_combout  & (!\driver|pixel_count [3] & !\Add1~5 )) # (!\Mult0|mult_core|romout[0][3]~18_combout  & ((!\Add1~5 ) # (!\driver|pixel_count [3]))))

	.dataa(\Mult0|mult_core|romout[0][3]~18_combout ),
	.datab(\driver|pixel_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~5 ),
	.combout(\Add1~6_combout ),
	.cout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~6 .lut_mask = 16'h9617;
defparam \Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N10
cycloneive_lcell_comb \Add1~8 (
// Equation(s):
// \Add1~8_combout  = ((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  $ (\driver|pixel_count [4] $ (!\Add1~7 )))) # (GND)
// \Add1~9  = CARRY((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  & ((\driver|pixel_count [4]) # (!\Add1~7 ))) # (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  & (\driver|pixel_count [4] & !\Add1~7 )))

	.dataa(\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.datab(\driver|pixel_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~7 ),
	.combout(\Add1~8_combout ),
	.cout(\Add1~9 ));
// synopsys translate_off
defparam \Add1~8 .lut_mask = 16'h698E;
defparam \Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N12
cycloneive_lcell_comb \Add1~10 (
// Equation(s):
// \Add1~10_combout  = (\driver|pixel_count [5] & ((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & (\Add1~9  & VCC)) # (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & (!\Add1~9 )))) # (!\driver|pixel_count [5] & 
// ((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & (!\Add1~9 )) # (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & ((\Add1~9 ) # (GND)))))
// \Add1~11  = CARRY((\driver|pixel_count [5] & (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & !\Add1~9 )) # (!\driver|pixel_count [5] & ((!\Add1~9 ) # (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ))))

	.dataa(\driver|pixel_count [5]),
	.datab(\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~9 ),
	.combout(\Add1~10_combout ),
	.cout(\Add1~11 ));
// synopsys translate_off
defparam \Add1~10 .lut_mask = 16'h9617;
defparam \Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N14
cycloneive_lcell_comb \Add1~12 (
// Equation(s):
// \Add1~12_combout  = ((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  $ (\driver|pixel_count [6] $ (!\Add1~11 )))) # (GND)
// \Add1~13  = CARRY((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  & ((\driver|pixel_count [6]) # (!\Add1~11 ))) # (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  & (\driver|pixel_count [6] & !\Add1~11 )))

	.dataa(\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.datab(\driver|pixel_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~11 ),
	.combout(\Add1~12_combout ),
	.cout(\Add1~13 ));
// synopsys translate_off
defparam \Add1~12 .lut_mask = 16'h698E;
defparam \Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N16
cycloneive_lcell_comb \Add1~14 (
// Equation(s):
// \Add1~14_combout  = (\driver|pixel_count [7] & ((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & (\Add1~13  & VCC)) # (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & (!\Add1~13 )))) # (!\driver|pixel_count [7] & 
// ((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & (!\Add1~13 )) # (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & ((\Add1~13 ) # (GND)))))
// \Add1~15  = CARRY((\driver|pixel_count [7] & (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & !\Add1~13 )) # (!\driver|pixel_count [7] & ((!\Add1~13 ) # (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ))))

	.dataa(\driver|pixel_count [7]),
	.datab(\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~13 ),
	.combout(\Add1~14_combout ),
	.cout(\Add1~15 ));
// synopsys translate_off
defparam \Add1~14 .lut_mask = 16'h9617;
defparam \Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N18
cycloneive_lcell_comb \Add1~16 (
// Equation(s):
// \Add1~16_combout  = ((\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  $ (\driver|pixel_count [8] $ (!\Add1~15 )))) # (GND)
// \Add1~17  = CARRY((\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  & ((\driver|pixel_count [8]) # (!\Add1~15 ))) # (!\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  & (\driver|pixel_count [8] & 
// !\Add1~15 )))

	.dataa(\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ),
	.datab(\driver|pixel_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~15 ),
	.combout(\Add1~16_combout ),
	.cout(\Add1~17 ));
// synopsys translate_off
defparam \Add1~16 .lut_mask = 16'h698E;
defparam \Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N20
cycloneive_lcell_comb \Add1~18 (
// Equation(s):
// \Add1~18_combout  = (\driver|pixel_count [9] & ((\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & (\Add1~17  & VCC)) # (!\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & (!\Add1~17 )))) # 
// (!\driver|pixel_count [9] & ((\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & (!\Add1~17 )) # (!\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & ((\Add1~17 ) # (GND)))))
// \Add1~19  = CARRY((\driver|pixel_count [9] & (!\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & !\Add1~17 )) # (!\driver|pixel_count [9] & ((!\Add1~17 ) # 
// (!\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ))))

	.dataa(\driver|pixel_count [9]),
	.datab(\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~17 ),
	.combout(\Add1~18_combout ),
	.cout(\Add1~19 ));
// synopsys translate_off
defparam \Add1~18 .lut_mask = 16'h9617;
defparam \Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N22
cycloneive_lcell_comb \Add1~20 (
// Equation(s):
// \Add1~20_combout  = (\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  & (\Add1~19  $ (GND))) # (!\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  & (!\Add1~19  & VCC))
// \Add1~21  = CARRY((\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  & !\Add1~19 ))

	.dataa(gnd),
	.datab(\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~19 ),
	.combout(\Add1~20_combout ),
	.cout(\Add1~21 ));
// synopsys translate_off
defparam \Add1~20 .lut_mask = 16'hC30C;
defparam \Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N24
cycloneive_lcell_comb \Add1~22 (
// Equation(s):
// \Add1~22_combout  = (\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & (!\Add1~21 )) # (!\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & ((\Add1~21 ) # (GND)))
// \Add1~23  = CARRY((!\Add1~21 ) # (!\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ))

	.dataa(gnd),
	.datab(\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~21 ),
	.combout(\Add1~22_combout ),
	.cout(\Add1~23 ));
// synopsys translate_off
defparam \Add1~22 .lut_mask = 16'h3C3F;
defparam \Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N26
cycloneive_lcell_comb \Add1~24 (
// Equation(s):
// \Add1~24_combout  = (\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout  & (\Add1~23  $ (GND))) # (!\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout  & (!\Add1~23  & VCC))
// \Add1~25  = CARRY((\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout  & !\Add1~23 ))

	.dataa(gnd),
	.datab(\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~23 ),
	.combout(\Add1~24_combout ),
	.cout(\Add1~25 ));
// synopsys translate_off
defparam \Add1~24 .lut_mask = 16'hC30C;
defparam \Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N28
cycloneive_lcell_comb \Add1~26 (
// Equation(s):
// \Add1~26_combout  = (\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout  & (!\Add1~25 )) # (!\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout  & ((\Add1~25 ) # (GND)))
// \Add1~27  = CARRY((!\Add1~25 ) # (!\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ))

	.dataa(\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~25 ),
	.combout(\Add1~26_combout ),
	.cout(\Add1~27 ));
// synopsys translate_off
defparam \Add1~26 .lut_mask = 16'h5A5F;
defparam \Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y23_N25
dffeas \mem|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Add1~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \mem|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y16_N8
cycloneive_io_ibuf \GPIO_1_D[32]~input (
	.i(GPIO_1_D[32]),
	.ibar(gnd),
	.o(\GPIO_1_D[32]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[32]~input .bus_hold = "false";
defparam \GPIO_1_D[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N2
cycloneive_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = WRITE_ADDRESS[0] $ (VCC)
// \Add0~1  = CARRY(WRITE_ADDRESS[0])

	.dataa(gnd),
	.datab(WRITE_ADDRESS[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h33CC;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N10
cycloneive_lcell_comb \WRITE_STATE.W_2~0 (
// Equation(s):
// \WRITE_STATE.W_2~0_combout  = !\WRITE_STATE.W_2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\WRITE_STATE.W_2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\WRITE_STATE.W_2~0_combout ),
	.cout());
// synopsys translate_off
defparam \WRITE_STATE.W_2~0 .lut_mask = 16'h0F0F;
defparam \WRITE_STATE.W_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X53_Y15_N8
cycloneive_io_ibuf \GPIO_1_D[33]~input (
	.i(GPIO_1_D[33]),
	.ibar(gnd),
	.o(\GPIO_1_D[33]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[33]~input .bus_hold = "false";
defparam \GPIO_1_D[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y17_N11
dffeas \WRITE_STATE.W_2 (
	.clk(\GPIO_1_D[32]~input_o ),
	.d(\WRITE_STATE.W_2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\GPIO_1_D[33]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\WRITE_STATE.W_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \WRITE_STATE.W_2 .is_wysiwyg = "true";
defparam \WRITE_STATE.W_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N8
cycloneive_lcell_comb \WRITE_STATE.W_EN~feeder (
// Equation(s):
// \WRITE_STATE.W_EN~feeder_combout  = \WRITE_STATE.W_2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WRITE_STATE.W_2~q ),
	.cin(gnd),
	.combout(\WRITE_STATE.W_EN~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \WRITE_STATE.W_EN~feeder .lut_mask = 16'hFF00;
defparam \WRITE_STATE.W_EN~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N9
dffeas \WRITE_STATE.W_EN (
	.clk(\GPIO_1_D[32]~input_o ),
	.d(\WRITE_STATE.W_EN~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\GPIO_1_D[33]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\WRITE_STATE.W_EN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \WRITE_STATE.W_EN .is_wysiwyg = "true";
defparam \WRITE_STATE.W_EN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N0
cycloneive_lcell_comb \WRITE_ADDRESS[0]~0 (
// Equation(s):
// \WRITE_ADDRESS[0]~0_combout  = (\WRITE_STATE.W_EN~q  & \GPIO_1_D[33]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\WRITE_STATE.W_EN~q ),
	.datad(\GPIO_1_D[33]~input_o ),
	.cin(gnd),
	.combout(\WRITE_ADDRESS[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \WRITE_ADDRESS[0]~0 .lut_mask = 16'hF000;
defparam \WRITE_ADDRESS[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N3
dffeas \WRITE_ADDRESS[0] (
	.clk(\GPIO_1_D[32]~input_o ),
	.d(\Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WRITE_ADDRESS[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(WRITE_ADDRESS[0]),
	.prn(vcc));
// synopsys translate_off
defparam \WRITE_ADDRESS[0] .is_wysiwyg = "true";
defparam \WRITE_ADDRESS[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N4
cycloneive_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (WRITE_ADDRESS[1] & (!\Add0~1 )) # (!WRITE_ADDRESS[1] & ((\Add0~1 ) # (GND)))
// \Add0~3  = CARRY((!\Add0~1 ) # (!WRITE_ADDRESS[1]))

	.dataa(gnd),
	.datab(WRITE_ADDRESS[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h3C3F;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y17_N5
dffeas \WRITE_ADDRESS[1] (
	.clk(\GPIO_1_D[32]~input_o ),
	.d(\Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WRITE_ADDRESS[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(WRITE_ADDRESS[1]),
	.prn(vcc));
// synopsys translate_off
defparam \WRITE_ADDRESS[1] .is_wysiwyg = "true";
defparam \WRITE_ADDRESS[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N6
cycloneive_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = (WRITE_ADDRESS[2] & (\Add0~3  $ (GND))) # (!WRITE_ADDRESS[2] & (!\Add0~3  & VCC))
// \Add0~5  = CARRY((WRITE_ADDRESS[2] & !\Add0~3 ))

	.dataa(gnd),
	.datab(WRITE_ADDRESS[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'hC30C;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y17_N7
dffeas \WRITE_ADDRESS[2] (
	.clk(\GPIO_1_D[32]~input_o ),
	.d(\Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WRITE_ADDRESS[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(WRITE_ADDRESS[2]),
	.prn(vcc));
// synopsys translate_off
defparam \WRITE_ADDRESS[2] .is_wysiwyg = "true";
defparam \WRITE_ADDRESS[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N8
cycloneive_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (WRITE_ADDRESS[3] & (!\Add0~5 )) # (!WRITE_ADDRESS[3] & ((\Add0~5 ) # (GND)))
// \Add0~7  = CARRY((!\Add0~5 ) # (!WRITE_ADDRESS[3]))

	.dataa(WRITE_ADDRESS[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h5A5F;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y17_N9
dffeas \WRITE_ADDRESS[3] (
	.clk(\GPIO_1_D[32]~input_o ),
	.d(\Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WRITE_ADDRESS[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(WRITE_ADDRESS[3]),
	.prn(vcc));
// synopsys translate_off
defparam \WRITE_ADDRESS[3] .is_wysiwyg = "true";
defparam \WRITE_ADDRESS[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N10
cycloneive_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = (WRITE_ADDRESS[4] & (\Add0~7  $ (GND))) # (!WRITE_ADDRESS[4] & (!\Add0~7  & VCC))
// \Add0~9  = CARRY((WRITE_ADDRESS[4] & !\Add0~7 ))

	.dataa(WRITE_ADDRESS[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'hA50A;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y17_N11
dffeas \WRITE_ADDRESS[4] (
	.clk(\GPIO_1_D[32]~input_o ),
	.d(\Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WRITE_ADDRESS[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(WRITE_ADDRESS[4]),
	.prn(vcc));
// synopsys translate_off
defparam \WRITE_ADDRESS[4] .is_wysiwyg = "true";
defparam \WRITE_ADDRESS[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N12
cycloneive_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (WRITE_ADDRESS[5] & (!\Add0~9 )) # (!WRITE_ADDRESS[5] & ((\Add0~9 ) # (GND)))
// \Add0~11  = CARRY((!\Add0~9 ) # (!WRITE_ADDRESS[5]))

	.dataa(WRITE_ADDRESS[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'h5A5F;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y17_N13
dffeas \WRITE_ADDRESS[5] (
	.clk(\GPIO_1_D[32]~input_o ),
	.d(\Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WRITE_ADDRESS[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(WRITE_ADDRESS[5]),
	.prn(vcc));
// synopsys translate_off
defparam \WRITE_ADDRESS[5] .is_wysiwyg = "true";
defparam \WRITE_ADDRESS[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N14
cycloneive_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = (WRITE_ADDRESS[6] & (\Add0~11  $ (GND))) # (!WRITE_ADDRESS[6] & (!\Add0~11  & VCC))
// \Add0~13  = CARRY((WRITE_ADDRESS[6] & !\Add0~11 ))

	.dataa(gnd),
	.datab(WRITE_ADDRESS[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'hC30C;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y17_N15
dffeas \WRITE_ADDRESS[6] (
	.clk(\GPIO_1_D[32]~input_o ),
	.d(\Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WRITE_ADDRESS[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(WRITE_ADDRESS[6]),
	.prn(vcc));
// synopsys translate_off
defparam \WRITE_ADDRESS[6] .is_wysiwyg = "true";
defparam \WRITE_ADDRESS[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N16
cycloneive_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = (WRITE_ADDRESS[7] & (!\Add0~13 )) # (!WRITE_ADDRESS[7] & ((\Add0~13 ) # (GND)))
// \Add0~15  = CARRY((!\Add0~13 ) # (!WRITE_ADDRESS[7]))

	.dataa(gnd),
	.datab(WRITE_ADDRESS[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout(\Add0~15 ));
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'h3C3F;
defparam \Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N30
cycloneive_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (!\Add0~20_combout  & (\Add0~18_combout  & (!\Add0~22_combout  & !\Add0~16_combout )))

	.dataa(\Add0~20_combout ),
	.datab(\Add0~18_combout ),
	.datac(\Add0~22_combout ),
	.datad(\Add0~16_combout ),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h0004;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N16
cycloneive_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (!\Add0~26_combout  & (\Add0~28_combout  & \Add0~24_combout ))

	.dataa(\Add0~26_combout ),
	.datab(\Add0~28_combout ),
	.datac(\Add0~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'h4040;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N4
cycloneive_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (!\Add0~10_combout  & (!\Add0~12_combout  & (\Add0~14_combout  & !\Add0~8_combout )))

	.dataa(\Add0~10_combout ),
	.datab(\Add0~12_combout ),
	.datac(\Add0~14_combout ),
	.datad(\Add0~8_combout ),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0010;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N0
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!\Add0~4_combout  & (!\Add0~6_combout  & (!\Add0~2_combout  & !\Add0~0_combout )))

	.dataa(\Add0~4_combout ),
	.datab(\Add0~6_combout ),
	.datac(\Add0~2_combout ),
	.datad(\Add0~0_combout ),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0001;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N2
cycloneive_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (\Equal0~2_combout  & (\Equal0~3_combout  & (\Equal0~1_combout  & \Equal0~0_combout )))

	.dataa(\Equal0~2_combout ),
	.datab(\Equal0~3_combout ),
	.datac(\Equal0~1_combout ),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = 16'h8000;
defparam \Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N22
cycloneive_lcell_comb \WRITE_ADDRESS~2 (
// Equation(s):
// \WRITE_ADDRESS~2_combout  = (\Add0~14_combout  & !\Equal0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~14_combout ),
	.datad(\Equal0~4_combout ),
	.cin(gnd),
	.combout(\WRITE_ADDRESS~2_combout ),
	.cout());
// synopsys translate_off
defparam \WRITE_ADDRESS~2 .lut_mask = 16'h00F0;
defparam \WRITE_ADDRESS~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N23
dffeas \WRITE_ADDRESS[7] (
	.clk(\GPIO_1_D[32]~input_o ),
	.d(\WRITE_ADDRESS~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WRITE_ADDRESS[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(WRITE_ADDRESS[7]),
	.prn(vcc));
// synopsys translate_off
defparam \WRITE_ADDRESS[7] .is_wysiwyg = "true";
defparam \WRITE_ADDRESS[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N18
cycloneive_lcell_comb \Add0~16 (
// Equation(s):
// \Add0~16_combout  = (WRITE_ADDRESS[8] & (\Add0~15  $ (GND))) # (!WRITE_ADDRESS[8] & (!\Add0~15  & VCC))
// \Add0~17  = CARRY((WRITE_ADDRESS[8] & !\Add0~15 ))

	.dataa(gnd),
	.datab(WRITE_ADDRESS[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~15 ),
	.combout(\Add0~16_combout ),
	.cout(\Add0~17 ));
// synopsys translate_off
defparam \Add0~16 .lut_mask = 16'hC30C;
defparam \Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y17_N19
dffeas \WRITE_ADDRESS[8] (
	.clk(\GPIO_1_D[32]~input_o ),
	.d(\Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WRITE_ADDRESS[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(WRITE_ADDRESS[8]),
	.prn(vcc));
// synopsys translate_off
defparam \WRITE_ADDRESS[8] .is_wysiwyg = "true";
defparam \WRITE_ADDRESS[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N20
cycloneive_lcell_comb \Add0~18 (
// Equation(s):
// \Add0~18_combout  = (WRITE_ADDRESS[9] & (!\Add0~17 )) # (!WRITE_ADDRESS[9] & ((\Add0~17 ) # (GND)))
// \Add0~19  = CARRY((!\Add0~17 ) # (!WRITE_ADDRESS[9]))

	.dataa(gnd),
	.datab(WRITE_ADDRESS[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~17 ),
	.combout(\Add0~18_combout ),
	.cout(\Add0~19 ));
// synopsys translate_off
defparam \Add0~18 .lut_mask = 16'h3C3F;
defparam \Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N24
cycloneive_lcell_comb \WRITE_ADDRESS~3 (
// Equation(s):
// \WRITE_ADDRESS~3_combout  = (\Add0~18_combout  & !\Equal0~4_combout )

	.dataa(gnd),
	.datab(\Add0~18_combout ),
	.datac(gnd),
	.datad(\Equal0~4_combout ),
	.cin(gnd),
	.combout(\WRITE_ADDRESS~3_combout ),
	.cout());
// synopsys translate_off
defparam \WRITE_ADDRESS~3 .lut_mask = 16'h00CC;
defparam \WRITE_ADDRESS~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N25
dffeas \WRITE_ADDRESS[9] (
	.clk(\GPIO_1_D[32]~input_o ),
	.d(\WRITE_ADDRESS~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WRITE_ADDRESS[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(WRITE_ADDRESS[9]),
	.prn(vcc));
// synopsys translate_off
defparam \WRITE_ADDRESS[9] .is_wysiwyg = "true";
defparam \WRITE_ADDRESS[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N22
cycloneive_lcell_comb \Add0~20 (
// Equation(s):
// \Add0~20_combout  = (WRITE_ADDRESS[10] & (\Add0~19  $ (GND))) # (!WRITE_ADDRESS[10] & (!\Add0~19  & VCC))
// \Add0~21  = CARRY((WRITE_ADDRESS[10] & !\Add0~19 ))

	.dataa(WRITE_ADDRESS[10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~19 ),
	.combout(\Add0~20_combout ),
	.cout(\Add0~21 ));
// synopsys translate_off
defparam \Add0~20 .lut_mask = 16'hA50A;
defparam \Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y17_N23
dffeas \WRITE_ADDRESS[10] (
	.clk(\GPIO_1_D[32]~input_o ),
	.d(\Add0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WRITE_ADDRESS[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(WRITE_ADDRESS[10]),
	.prn(vcc));
// synopsys translate_off
defparam \WRITE_ADDRESS[10] .is_wysiwyg = "true";
defparam \WRITE_ADDRESS[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N24
cycloneive_lcell_comb \Add0~22 (
// Equation(s):
// \Add0~22_combout  = (WRITE_ADDRESS[11] & (!\Add0~21 )) # (!WRITE_ADDRESS[11] & ((\Add0~21 ) # (GND)))
// \Add0~23  = CARRY((!\Add0~21 ) # (!WRITE_ADDRESS[11]))

	.dataa(gnd),
	.datab(WRITE_ADDRESS[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~21 ),
	.combout(\Add0~22_combout ),
	.cout(\Add0~23 ));
// synopsys translate_off
defparam \Add0~22 .lut_mask = 16'h3C3F;
defparam \Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y17_N25
dffeas \WRITE_ADDRESS[11] (
	.clk(\GPIO_1_D[32]~input_o ),
	.d(\Add0~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WRITE_ADDRESS[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(WRITE_ADDRESS[11]),
	.prn(vcc));
// synopsys translate_off
defparam \WRITE_ADDRESS[11] .is_wysiwyg = "true";
defparam \WRITE_ADDRESS[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N26
cycloneive_lcell_comb \Add0~24 (
// Equation(s):
// \Add0~24_combout  = (WRITE_ADDRESS[12] & (\Add0~23  $ (GND))) # (!WRITE_ADDRESS[12] & (!\Add0~23  & VCC))
// \Add0~25  = CARRY((WRITE_ADDRESS[12] & !\Add0~23 ))

	.dataa(WRITE_ADDRESS[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~23 ),
	.combout(\Add0~24_combout ),
	.cout(\Add0~25 ));
// synopsys translate_off
defparam \Add0~24 .lut_mask = 16'hA50A;
defparam \Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N18
cycloneive_lcell_comb \WRITE_ADDRESS~4 (
// Equation(s):
// \WRITE_ADDRESS~4_combout  = (\Add0~24_combout  & !\Equal0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~24_combout ),
	.datad(\Equal0~4_combout ),
	.cin(gnd),
	.combout(\WRITE_ADDRESS~4_combout ),
	.cout());
// synopsys translate_off
defparam \WRITE_ADDRESS~4 .lut_mask = 16'h00F0;
defparam \WRITE_ADDRESS~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N19
dffeas \WRITE_ADDRESS[12] (
	.clk(\GPIO_1_D[32]~input_o ),
	.d(\WRITE_ADDRESS~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WRITE_ADDRESS[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(WRITE_ADDRESS[12]),
	.prn(vcc));
// synopsys translate_off
defparam \WRITE_ADDRESS[12] .is_wysiwyg = "true";
defparam \WRITE_ADDRESS[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N28
cycloneive_lcell_comb \Add0~26 (
// Equation(s):
// \Add0~26_combout  = (WRITE_ADDRESS[13] & (!\Add0~25 )) # (!WRITE_ADDRESS[13] & ((\Add0~25 ) # (GND)))
// \Add0~27  = CARRY((!\Add0~25 ) # (!WRITE_ADDRESS[13]))

	.dataa(gnd),
	.datab(WRITE_ADDRESS[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~25 ),
	.combout(\Add0~26_combout ),
	.cout(\Add0~27 ));
// synopsys translate_off
defparam \Add0~26 .lut_mask = 16'h3C3F;
defparam \Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y17_N29
dffeas \WRITE_ADDRESS[13] (
	.clk(\GPIO_1_D[32]~input_o ),
	.d(\Add0~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WRITE_ADDRESS[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(WRITE_ADDRESS[13]),
	.prn(vcc));
// synopsys translate_off
defparam \WRITE_ADDRESS[13] .is_wysiwyg = "true";
defparam \WRITE_ADDRESS[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N30
cycloneive_lcell_comb \Add0~28 (
// Equation(s):
// \Add0~28_combout  = \Add0~27  $ (!WRITE_ADDRESS[14])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(WRITE_ADDRESS[14]),
	.cin(\Add0~27 ),
	.combout(\Add0~28_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~28 .lut_mask = 16'hF00F;
defparam \Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N26
cycloneive_lcell_comb \WRITE_ADDRESS~1 (
// Equation(s):
// \WRITE_ADDRESS~1_combout  = (\Add0~28_combout  & !\Equal0~4_combout )

	.dataa(gnd),
	.datab(\Add0~28_combout ),
	.datac(gnd),
	.datad(\Equal0~4_combout ),
	.cin(gnd),
	.combout(\WRITE_ADDRESS~1_combout ),
	.cout());
// synopsys translate_off
defparam \WRITE_ADDRESS~1 .lut_mask = 16'h00CC;
defparam \WRITE_ADDRESS~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N27
dffeas \WRITE_ADDRESS[14] (
	.clk(\GPIO_1_D[32]~input_o ),
	.d(\WRITE_ADDRESS~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WRITE_ADDRESS[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(WRITE_ADDRESS[14]),
	.prn(vcc));
// synopsys translate_off
defparam \WRITE_ADDRESS[14] .is_wysiwyg = "true";
defparam \WRITE_ADDRESS[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N28
cycloneive_lcell_comb \mem|mem_rtl_0|auto_generated|decode2|w_anode203w[2]~0 (
// Equation(s):
// \mem|mem_rtl_0|auto_generated|decode2|w_anode203w[2]~0_combout  = (!WRITE_ADDRESS[14] & (!WRITE_ADDRESS[13] & \WRITE_STATE.W_EN~q ))

	.dataa(WRITE_ADDRESS[14]),
	.datab(WRITE_ADDRESS[13]),
	.datac(\WRITE_STATE.W_EN~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem|mem_rtl_0|auto_generated|decode2|w_anode203w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem|mem_rtl_0|auto_generated|decode2|w_anode203w[2]~0 .lut_mask = 16'h1010;
defparam \mem|mem_rtl_0|auto_generated|decode2|w_anode203w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneive_clkctrl \myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N22
cycloneive_lcell_comb \Mult0|mult_core|romout[1][10]~21 (
// Equation(s):
// \Mult0|mult_core|romout[1][10]~21_combout  = (\driver|line_count [7] & ((!\driver|line_count [6]))) # (!\driver|line_count [7] & (\driver|line_count [5] & \driver|line_count [6]))

	.dataa(gnd),
	.datab(\driver|line_count [7]),
	.datac(\driver|line_count [5]),
	.datad(\driver|line_count [6]),
	.cin(gnd),
	.combout(\Mult0|mult_core|romout[1][10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0|mult_core|romout[1][10]~21 .lut_mask = 16'h30CC;
defparam \Mult0|mult_core|romout[1][10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N22
cycloneive_lcell_comb \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20 (
// Equation(s):
// \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout  = \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19  $ (!\Mult0|mult_core|romout[1][10]~21_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mult0|mult_core|romout[1][10]~21_combout ),
	.cin(\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19 ),
	.combout(\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20 .lut_mask = 16'hF00F;
defparam \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N24
cycloneive_lcell_comb \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12 (
// Equation(s):
// \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout  = \Mult0|mult_core|_~3_combout  $ (\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11  $ (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout ))

	.dataa(gnd),
	.datab(\Mult0|mult_core|_~3_combout ),
	.datac(gnd),
	.datad(\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout ),
	.cin(\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 ),
	.combout(\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12 .lut_mask = 16'h3CC3;
defparam \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N30
cycloneive_lcell_comb \Add1~28 (
// Equation(s):
// \Add1~28_combout  = \Add1~27  $ (!\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout ),
	.cin(\Add1~27 ),
	.combout(\Add1~28_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~28 .lut_mask = 16'hF00F;
defparam \Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N18
cycloneive_lcell_comb \mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode241w[2] (
// Equation(s):
// \mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode241w [2] = (!\Add1~26_combout  & !\Add1~28_combout )

	.dataa(\Add1~26_combout ),
	.datab(gnd),
	.datac(\Add1~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode241w [2]),
	.cout());
// synopsys translate_off
defparam \mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode241w[2] .lut_mask = 16'h0505;
defparam \mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode241w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X53_Y6_N22
cycloneive_io_ibuf \GPIO_1_D[27]~input (
	.i(GPIO_1_D[27]),
	.ibar(gnd),
	.o(\GPIO_1_D[27]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[27]~input .bus_hold = "false";
defparam \GPIO_1_D[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N0
cycloneive_lcell_comb \pixel_data_RGB332[7]~feeder (
// Equation(s):
// \pixel_data_RGB332[7]~feeder_combout  = \GPIO_1_D[27]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\GPIO_1_D[27]~input_o ),
	.cin(gnd),
	.combout(\pixel_data_RGB332[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pixel_data_RGB332[7]~feeder .lut_mask = 16'hFF00;
defparam \pixel_data_RGB332[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N12
cycloneive_lcell_comb \pixel_data_RGB332[2]~0 (
// Equation(s):
// \pixel_data_RGB332[2]~0_combout  = (!\WRITE_STATE.W_2~q  & \GPIO_1_D[33]~input_o )

	.dataa(\WRITE_STATE.W_2~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\GPIO_1_D[33]~input_o ),
	.cin(gnd),
	.combout(\pixel_data_RGB332[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pixel_data_RGB332[2]~0 .lut_mask = 16'h5500;
defparam \pixel_data_RGB332[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y13_N1
dffeas \pixel_data_RGB332[7] (
	.clk(\GPIO_1_D[32]~input_o ),
	.d(\pixel_data_RGB332[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_data_RGB332[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel_data_RGB332[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_data_RGB332[7] .is_wysiwyg = "true";
defparam \pixel_data_RGB332[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y19_N0
cycloneive_ram_block \mem|mem_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\mem|mem_rtl_0|auto_generated|decode2|w_anode203w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\mem|mem_rtl_0|auto_generated|decode2|w_anode203w[2]~0_combout ),
	.ena1(\mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode241w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({pixel_data_RGB332[7]}),
	.portaaddr({WRITE_ADDRESS[12],WRITE_ADDRESS[11],WRITE_ADDRESS[10],WRITE_ADDRESS[9],WRITE_ADDRESS[8],WRITE_ADDRESS[7],WRITE_ADDRESS[6],WRITE_ADDRESS[5],WRITE_ADDRESS[4],WRITE_ADDRESS[3],WRITE_ADDRESS[2],WRITE_ADDRESS[1],WRITE_ADDRESS[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add1~24_combout ,\Add1~22_combout ,\Add1~20_combout ,\Add1~18_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_r4f1:auto_generated|ALTSYNCRAM";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N20
cycloneive_lcell_comb \mem|mem_rtl_0|auto_generated|decode2|w_anode216w[2] (
// Equation(s):
// \mem|mem_rtl_0|auto_generated|decode2|w_anode216w [2] = (!WRITE_ADDRESS[14] & (WRITE_ADDRESS[13] & \WRITE_STATE.W_EN~q ))

	.dataa(WRITE_ADDRESS[14]),
	.datab(WRITE_ADDRESS[13]),
	.datac(\WRITE_STATE.W_EN~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem|mem_rtl_0|auto_generated|decode2|w_anode216w [2]),
	.cout());
// synopsys translate_off
defparam \mem|mem_rtl_0|auto_generated|decode2|w_anode216w[2] .lut_mask = 16'h4040;
defparam \mem|mem_rtl_0|auto_generated|decode2|w_anode216w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N0
cycloneive_lcell_comb \mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode255w[2] (
// Equation(s):
// \mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode255w [2] = (\Add1~26_combout  & !\Add1~28_combout )

	.dataa(\Add1~26_combout ),
	.datab(gnd),
	.datac(\Add1~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode255w [2]),
	.cout());
// synopsys translate_off
defparam \mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode255w[2] .lut_mask = 16'h0A0A;
defparam \mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode255w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y22_N0
cycloneive_ram_block \mem|mem_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\mem|mem_rtl_0|auto_generated|decode2|w_anode216w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\mem|mem_rtl_0|auto_generated|decode2|w_anode216w [2]),
	.ena1(\mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode255w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({pixel_data_RGB332[7]}),
	.portaaddr({WRITE_ADDRESS[12],WRITE_ADDRESS[11],WRITE_ADDRESS[10],WRITE_ADDRESS[9],WRITE_ADDRESS[8],WRITE_ADDRESS[7],WRITE_ADDRESS[6],WRITE_ADDRESS[5],WRITE_ADDRESS[4],WRITE_ADDRESS[3],WRITE_ADDRESS[2],WRITE_ADDRESS[1],WRITE_ADDRESS[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add1~24_combout ,\Add1~22_combout ,\Add1~20_combout ,\Add1~18_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem|mem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_r4f1:auto_generated|ALTSYNCRAM";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 7;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X35_Y23_N27
dffeas \mem|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Add1~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \mem|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N16
cycloneive_lcell_comb \driver|PIXEL_COLOR_OUT[7]~0 (
// Equation(s):
// \driver|PIXEL_COLOR_OUT[7]~0_combout  = (!\mem|mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem|mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem|mem_rtl_0|auto_generated|ram_block1a15~portbdataout ))) # (!\mem|mem_rtl_0|auto_generated|address_reg_b 
// [0] & (\mem|mem_rtl_0|auto_generated|ram_block1a7~portbdataout ))))

	.dataa(\mem|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem|mem_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datac(\mem|mem_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datad(\mem|mem_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\driver|PIXEL_COLOR_OUT[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \driver|PIXEL_COLOR_OUT[7]~0 .lut_mask = 16'h00E4;
defparam \driver|PIXEL_COLOR_OUT[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N14
cycloneive_lcell_comb \mem|mem_rtl_0|auto_generated|decode2|w_anode224w[2]~0 (
// Equation(s):
// \mem|mem_rtl_0|auto_generated|decode2|w_anode224w[2]~0_combout  = (WRITE_ADDRESS[14] & (!WRITE_ADDRESS[13] & \WRITE_STATE.W_EN~q ))

	.dataa(WRITE_ADDRESS[14]),
	.datab(WRITE_ADDRESS[13]),
	.datac(\WRITE_STATE.W_EN~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem|mem_rtl_0|auto_generated|decode2|w_anode224w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem|mem_rtl_0|auto_generated|decode2|w_anode224w[2]~0 .lut_mask = 16'h2020;
defparam \mem|mem_rtl_0|auto_generated|decode2|w_anode224w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N4
cycloneive_lcell_comb \mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode264w[2] (
// Equation(s):
// \mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode264w [2] = (!\Add1~26_combout  & \Add1~28_combout )

	.dataa(\Add1~26_combout ),
	.datab(gnd),
	.datac(\Add1~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode264w [2]),
	.cout());
// synopsys translate_off
defparam \mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode264w[2] .lut_mask = 16'h5050;
defparam \mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode264w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y17_N0
cycloneive_ram_block \mem|mem_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\mem|mem_rtl_0|auto_generated|decode2|w_anode224w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\mem|mem_rtl_0|auto_generated|decode2|w_anode224w[2]~0_combout ),
	.ena1(\mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode264w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({pixel_data_RGB332[7]}),
	.portaaddr({WRITE_ADDRESS[12],WRITE_ADDRESS[11],WRITE_ADDRESS[10],WRITE_ADDRESS[9],WRITE_ADDRESS[8],WRITE_ADDRESS[7],WRITE_ADDRESS[6],WRITE_ADDRESS[5],WRITE_ADDRESS[4],WRITE_ADDRESS[3],WRITE_ADDRESS[2],WRITE_ADDRESS[1],WRITE_ADDRESS[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add1~24_combout ,\Add1~22_combout ,\Add1~20_combout ,\Add1~18_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem|mem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_r4f1:auto_generated|ALTSYNCRAM";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N26
cycloneive_lcell_comb \driver|PIXEL_COLOR_OUT[7]~5 (
// Equation(s):
// \driver|PIXEL_COLOR_OUT[7]~5_combout  = (!\driver|PIXEL_COLOR_OUT[7]~4_combout  & ((\driver|PIXEL_COLOR_OUT[7]~0_combout ) # ((\mem|mem_rtl_0|auto_generated|ram_block1a23~portbdataout  & \mem|mem_rtl_0|auto_generated|address_reg_b [1]))))

	.dataa(\driver|PIXEL_COLOR_OUT[7]~4_combout ),
	.datab(\driver|PIXEL_COLOR_OUT[7]~0_combout ),
	.datac(\mem|mem_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.datad(\mem|mem_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\driver|PIXEL_COLOR_OUT[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \driver|PIXEL_COLOR_OUT[7]~5 .lut_mask = 16'h5444;
defparam \driver|PIXEL_COLOR_OUT[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X53_Y9_N8
cycloneive_io_ibuf \GPIO_1_D[26]~input (
	.i(GPIO_1_D[26]),
	.ibar(gnd),
	.o(\GPIO_1_D[26]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[26]~input .bus_hold = "false";
defparam \GPIO_1_D[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X34_Y13_N19
dffeas \pixel_data_RGB332[6] (
	.clk(\GPIO_1_D[32]~input_o ),
	.d(gnd),
	.asdata(\GPIO_1_D[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pixel_data_RGB332[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel_data_RGB332[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_data_RGB332[6] .is_wysiwyg = "true";
defparam \pixel_data_RGB332[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y14_N0
cycloneive_ram_block \mem|mem_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\mem|mem_rtl_0|auto_generated|decode2|w_anode216w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\mem|mem_rtl_0|auto_generated|decode2|w_anode216w [2]),
	.ena1(\mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode255w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({pixel_data_RGB332[6]}),
	.portaaddr({WRITE_ADDRESS[12],WRITE_ADDRESS[11],WRITE_ADDRESS[10],WRITE_ADDRESS[9],WRITE_ADDRESS[8],WRITE_ADDRESS[7],WRITE_ADDRESS[6],WRITE_ADDRESS[5],WRITE_ADDRESS[4],WRITE_ADDRESS[3],WRITE_ADDRESS[2],WRITE_ADDRESS[1],WRITE_ADDRESS[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add1~24_combout ,\Add1~22_combout ,\Add1~20_combout ,\Add1~18_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem|mem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_r4f1:auto_generated|ALTSYNCRAM";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 6;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y13_N0
cycloneive_ram_block \mem|mem_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\mem|mem_rtl_0|auto_generated|decode2|w_anode203w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\mem|mem_rtl_0|auto_generated|decode2|w_anode203w[2]~0_combout ),
	.ena1(\mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode241w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({pixel_data_RGB332[6]}),
	.portaaddr({WRITE_ADDRESS[12],WRITE_ADDRESS[11],WRITE_ADDRESS[10],WRITE_ADDRESS[9],WRITE_ADDRESS[8],WRITE_ADDRESS[7],WRITE_ADDRESS[6],WRITE_ADDRESS[5],WRITE_ADDRESS[4],WRITE_ADDRESS[3],WRITE_ADDRESS[2],WRITE_ADDRESS[1],WRITE_ADDRESS[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add1~24_combout ,\Add1~22_combout ,\Add1~20_combout ,\Add1~18_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_r4f1:auto_generated|ALTSYNCRAM";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N20
cycloneive_lcell_comb \driver|PIXEL_COLOR_OUT[6]~6 (
// Equation(s):
// \driver|PIXEL_COLOR_OUT[6]~6_combout  = (!\mem|mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem|mem_rtl_0|auto_generated|address_reg_b [0] & (\mem|mem_rtl_0|auto_generated|ram_block1a14~portbdataout )) # (!\mem|mem_rtl_0|auto_generated|address_reg_b 
// [0] & ((\mem|mem_rtl_0|auto_generated|ram_block1a6~portbdataout )))))

	.dataa(\mem|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem|mem_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datac(\mem|mem_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datad(\mem|mem_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\driver|PIXEL_COLOR_OUT[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \driver|PIXEL_COLOR_OUT[6]~6 .lut_mask = 16'h00D8;
defparam \driver|PIXEL_COLOR_OUT[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y10_N0
cycloneive_ram_block \mem|mem_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\mem|mem_rtl_0|auto_generated|decode2|w_anode224w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\mem|mem_rtl_0|auto_generated|decode2|w_anode224w[2]~0_combout ),
	.ena1(\mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode264w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({pixel_data_RGB332[6]}),
	.portaaddr({WRITE_ADDRESS[12],WRITE_ADDRESS[11],WRITE_ADDRESS[10],WRITE_ADDRESS[9],WRITE_ADDRESS[8],WRITE_ADDRESS[7],WRITE_ADDRESS[6],WRITE_ADDRESS[5],WRITE_ADDRESS[4],WRITE_ADDRESS[3],WRITE_ADDRESS[2],WRITE_ADDRESS[1],WRITE_ADDRESS[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add1~24_combout ,\Add1~22_combout ,\Add1~20_combout ,\Add1~18_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem|mem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_r4f1:auto_generated|ALTSYNCRAM";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N30
cycloneive_lcell_comb \driver|PIXEL_COLOR_OUT[6]~7 (
// Equation(s):
// \driver|PIXEL_COLOR_OUT[6]~7_combout  = (!\driver|PIXEL_COLOR_OUT[7]~4_combout  & ((\driver|PIXEL_COLOR_OUT[6]~6_combout ) # ((\mem|mem_rtl_0|auto_generated|ram_block1a22~portbdataout  & \mem|mem_rtl_0|auto_generated|address_reg_b [1]))))

	.dataa(\driver|PIXEL_COLOR_OUT[7]~4_combout ),
	.datab(\driver|PIXEL_COLOR_OUT[6]~6_combout ),
	.datac(\mem|mem_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datad(\mem|mem_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\driver|PIXEL_COLOR_OUT[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \driver|PIXEL_COLOR_OUT[6]~7 .lut_mask = 16'h5444;
defparam \driver|PIXEL_COLOR_OUT[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N8
cycloneive_io_ibuf \GPIO_1_D[25]~input (
	.i(GPIO_1_D[25]),
	.ibar(gnd),
	.o(\GPIO_1_D[25]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[25]~input .bus_hold = "false";
defparam \GPIO_1_D[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X34_Y13_N13
dffeas \pixel_data_RGB332[5] (
	.clk(\GPIO_1_D[32]~input_o ),
	.d(gnd),
	.asdata(\GPIO_1_D[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pixel_data_RGB332[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel_data_RGB332[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_data_RGB332[5] .is_wysiwyg = "true";
defparam \pixel_data_RGB332[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y14_N0
cycloneive_ram_block \mem|mem_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\mem|mem_rtl_0|auto_generated|decode2|w_anode216w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\mem|mem_rtl_0|auto_generated|decode2|w_anode216w [2]),
	.ena1(\mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode255w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({pixel_data_RGB332[5]}),
	.portaaddr({WRITE_ADDRESS[12],WRITE_ADDRESS[11],WRITE_ADDRESS[10],WRITE_ADDRESS[9],WRITE_ADDRESS[8],WRITE_ADDRESS[7],WRITE_ADDRESS[6],WRITE_ADDRESS[5],WRITE_ADDRESS[4],WRITE_ADDRESS[3],WRITE_ADDRESS[2],WRITE_ADDRESS[1],WRITE_ADDRESS[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add1~24_combout ,\Add1~22_combout ,\Add1~20_combout ,\Add1~18_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem|mem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_r4f1:auto_generated|ALTSYNCRAM";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 5;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X22_Y12_N0
cycloneive_ram_block \mem|mem_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\mem|mem_rtl_0|auto_generated|decode2|w_anode203w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\mem|mem_rtl_0|auto_generated|decode2|w_anode203w[2]~0_combout ),
	.ena1(\mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode241w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({pixel_data_RGB332[5]}),
	.portaaddr({WRITE_ADDRESS[12],WRITE_ADDRESS[11],WRITE_ADDRESS[10],WRITE_ADDRESS[9],WRITE_ADDRESS[8],WRITE_ADDRESS[7],WRITE_ADDRESS[6],WRITE_ADDRESS[5],WRITE_ADDRESS[4],WRITE_ADDRESS[3],WRITE_ADDRESS[2],WRITE_ADDRESS[1],WRITE_ADDRESS[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add1~24_combout ,\Add1~22_combout ,\Add1~20_combout ,\Add1~18_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem|mem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_r4f1:auto_generated|ALTSYNCRAM";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N8
cycloneive_lcell_comb \driver|PIXEL_COLOR_OUT[5]~8 (
// Equation(s):
// \driver|PIXEL_COLOR_OUT[5]~8_combout  = (!\mem|mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem|mem_rtl_0|auto_generated|address_reg_b [0] & (\mem|mem_rtl_0|auto_generated|ram_block1a13~portbdataout )) # (!\mem|mem_rtl_0|auto_generated|address_reg_b 
// [0] & ((\mem|mem_rtl_0|auto_generated|ram_block1a5~portbdataout )))))

	.dataa(\mem|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem|mem_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datac(\mem|mem_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datad(\mem|mem_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\driver|PIXEL_COLOR_OUT[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \driver|PIXEL_COLOR_OUT[5]~8 .lut_mask = 16'h00D8;
defparam \driver|PIXEL_COLOR_OUT[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y13_N0
cycloneive_ram_block \mem|mem_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\mem|mem_rtl_0|auto_generated|decode2|w_anode224w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\mem|mem_rtl_0|auto_generated|decode2|w_anode224w[2]~0_combout ),
	.ena1(\mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode264w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({pixel_data_RGB332[5]}),
	.portaaddr({WRITE_ADDRESS[12],WRITE_ADDRESS[11],WRITE_ADDRESS[10],WRITE_ADDRESS[9],WRITE_ADDRESS[8],WRITE_ADDRESS[7],WRITE_ADDRESS[6],WRITE_ADDRESS[5],WRITE_ADDRESS[4],WRITE_ADDRESS[3],WRITE_ADDRESS[2],WRITE_ADDRESS[1],WRITE_ADDRESS[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add1~24_combout ,\Add1~22_combout ,\Add1~20_combout ,\Add1~18_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem|mem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_r4f1:auto_generated|ALTSYNCRAM";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N10
cycloneive_lcell_comb \driver|PIXEL_COLOR_OUT[5]~9 (
// Equation(s):
// \driver|PIXEL_COLOR_OUT[5]~9_combout  = (!\driver|PIXEL_COLOR_OUT[7]~4_combout  & ((\driver|PIXEL_COLOR_OUT[5]~8_combout ) # ((\mem|mem_rtl_0|auto_generated|ram_block1a21~portbdataout  & \mem|mem_rtl_0|auto_generated|address_reg_b [1]))))

	.dataa(\driver|PIXEL_COLOR_OUT[7]~4_combout ),
	.datab(\driver|PIXEL_COLOR_OUT[5]~8_combout ),
	.datac(\mem|mem_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datad(\mem|mem_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\driver|PIXEL_COLOR_OUT[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \driver|PIXEL_COLOR_OUT[5]~9 .lut_mask = 16'h5444;
defparam \driver|PIXEL_COLOR_OUT[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N1
cycloneive_io_ibuf \GPIO_1_D[22]~input (
	.i(GPIO_1_D[22]),
	.ibar(gnd),
	.o(\GPIO_1_D[22]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[22]~input .bus_hold = "false";
defparam \GPIO_1_D[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X34_Y13_N7
dffeas \pixel_data_RGB332[4] (
	.clk(\GPIO_1_D[32]~input_o ),
	.d(gnd),
	.asdata(\GPIO_1_D[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pixel_data_RGB332[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel_data_RGB332[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_data_RGB332[4] .is_wysiwyg = "true";
defparam \pixel_data_RGB332[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y11_N0
cycloneive_ram_block \mem|mem_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\mem|mem_rtl_0|auto_generated|decode2|w_anode224w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\mem|mem_rtl_0|auto_generated|decode2|w_anode224w[2]~0_combout ),
	.ena1(\mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode264w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({pixel_data_RGB332[4]}),
	.portaaddr({WRITE_ADDRESS[12],WRITE_ADDRESS[11],WRITE_ADDRESS[10],WRITE_ADDRESS[9],WRITE_ADDRESS[8],WRITE_ADDRESS[7],WRITE_ADDRESS[6],WRITE_ADDRESS[5],WRITE_ADDRESS[4],WRITE_ADDRESS[3],WRITE_ADDRESS[2],WRITE_ADDRESS[1],WRITE_ADDRESS[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add1~24_combout ,\Add1~22_combout ,\Add1~20_combout ,\Add1~18_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem|mem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_r4f1:auto_generated|ALTSYNCRAM";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y12_N0
cycloneive_ram_block \mem|mem_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\mem|mem_rtl_0|auto_generated|decode2|w_anode203w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\mem|mem_rtl_0|auto_generated|decode2|w_anode203w[2]~0_combout ),
	.ena1(\mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode241w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({pixel_data_RGB332[4]}),
	.portaaddr({WRITE_ADDRESS[12],WRITE_ADDRESS[11],WRITE_ADDRESS[10],WRITE_ADDRESS[9],WRITE_ADDRESS[8],WRITE_ADDRESS[7],WRITE_ADDRESS[6],WRITE_ADDRESS[5],WRITE_ADDRESS[4],WRITE_ADDRESS[3],WRITE_ADDRESS[2],WRITE_ADDRESS[1],WRITE_ADDRESS[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add1~24_combout ,\Add1~22_combout ,\Add1~20_combout ,\Add1~18_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_r4f1:auto_generated|ALTSYNCRAM";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y15_N0
cycloneive_ram_block \mem|mem_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\mem|mem_rtl_0|auto_generated|decode2|w_anode216w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\mem|mem_rtl_0|auto_generated|decode2|w_anode216w [2]),
	.ena1(\mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode255w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({pixel_data_RGB332[4]}),
	.portaaddr({WRITE_ADDRESS[12],WRITE_ADDRESS[11],WRITE_ADDRESS[10],WRITE_ADDRESS[9],WRITE_ADDRESS[8],WRITE_ADDRESS[7],WRITE_ADDRESS[6],WRITE_ADDRESS[5],WRITE_ADDRESS[4],WRITE_ADDRESS[3],WRITE_ADDRESS[2],WRITE_ADDRESS[1],WRITE_ADDRESS[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add1~24_combout ,\Add1~22_combout ,\Add1~20_combout ,\Add1~18_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem|mem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_r4f1:auto_generated|ALTSYNCRAM";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 4;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N4
cycloneive_lcell_comb \driver|PIXEL_COLOR_OUT[4]~10 (
// Equation(s):
// \driver|PIXEL_COLOR_OUT[4]~10_combout  = (!\mem|mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem|mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem|mem_rtl_0|auto_generated|ram_block1a12~portbdataout ))) # (!\mem|mem_rtl_0|auto_generated|address_reg_b 
// [0] & (\mem|mem_rtl_0|auto_generated|ram_block1a4~portbdataout ))))

	.dataa(\mem|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem|mem_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datac(\mem|mem_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datad(\mem|mem_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\driver|PIXEL_COLOR_OUT[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \driver|PIXEL_COLOR_OUT[4]~10 .lut_mask = 16'h00E4;
defparam \driver|PIXEL_COLOR_OUT[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N22
cycloneive_lcell_comb \driver|PIXEL_COLOR_OUT[4]~11 (
// Equation(s):
// \driver|PIXEL_COLOR_OUT[4]~11_combout  = (!\driver|PIXEL_COLOR_OUT[7]~4_combout  & ((\driver|PIXEL_COLOR_OUT[4]~10_combout ) # ((\mem|mem_rtl_0|auto_generated|ram_block1a20~portbdataout  & \mem|mem_rtl_0|auto_generated|address_reg_b [1]))))

	.dataa(\driver|PIXEL_COLOR_OUT[7]~4_combout ),
	.datab(\mem|mem_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datac(\driver|PIXEL_COLOR_OUT[4]~10_combout ),
	.datad(\mem|mem_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\driver|PIXEL_COLOR_OUT[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \driver|PIXEL_COLOR_OUT[4]~11 .lut_mask = 16'h5450;
defparam \driver|PIXEL_COLOR_OUT[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X53_Y7_N8
cycloneive_io_ibuf \GPIO_1_D[21]~input (
	.i(GPIO_1_D[21]),
	.ibar(gnd),
	.o(\GPIO_1_D[21]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[21]~input .bus_hold = "false";
defparam \GPIO_1_D[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X34_Y13_N17
dffeas \pixel_data_RGB332[3] (
	.clk(\GPIO_1_D[32]~input_o ),
	.d(gnd),
	.asdata(\GPIO_1_D[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pixel_data_RGB332[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel_data_RGB332[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_data_RGB332[3] .is_wysiwyg = "true";
defparam \pixel_data_RGB332[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y17_N0
cycloneive_ram_block \mem|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\mem|mem_rtl_0|auto_generated|decode2|w_anode203w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\mem|mem_rtl_0|auto_generated|decode2|w_anode203w[2]~0_combout ),
	.ena1(\mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode241w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({pixel_data_RGB332[3]}),
	.portaaddr({WRITE_ADDRESS[12],WRITE_ADDRESS[11],WRITE_ADDRESS[10],WRITE_ADDRESS[9],WRITE_ADDRESS[8],WRITE_ADDRESS[7],WRITE_ADDRESS[6],WRITE_ADDRESS[5],WRITE_ADDRESS[4],WRITE_ADDRESS[3],WRITE_ADDRESS[2],WRITE_ADDRESS[1],WRITE_ADDRESS[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add1~24_combout ,\Add1~22_combout ,\Add1~20_combout ,\Add1~18_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_r4f1:auto_generated|ALTSYNCRAM";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X22_Y15_N0
cycloneive_ram_block \mem|mem_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\mem|mem_rtl_0|auto_generated|decode2|w_anode216w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\mem|mem_rtl_0|auto_generated|decode2|w_anode216w [2]),
	.ena1(\mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode255w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({pixel_data_RGB332[3]}),
	.portaaddr({WRITE_ADDRESS[12],WRITE_ADDRESS[11],WRITE_ADDRESS[10],WRITE_ADDRESS[9],WRITE_ADDRESS[8],WRITE_ADDRESS[7],WRITE_ADDRESS[6],WRITE_ADDRESS[5],WRITE_ADDRESS[4],WRITE_ADDRESS[3],WRITE_ADDRESS[2],WRITE_ADDRESS[1],WRITE_ADDRESS[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add1~24_combout ,\Add1~22_combout ,\Add1~20_combout ,\Add1~18_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_r4f1:auto_generated|ALTSYNCRAM";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 3;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N0
cycloneive_lcell_comb \driver|PIXEL_COLOR_OUT[3]~12 (
// Equation(s):
// \driver|PIXEL_COLOR_OUT[3]~12_combout  = (!\mem|mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem|mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem|mem_rtl_0|auto_generated|ram_block1a11~portbdataout ))) # (!\mem|mem_rtl_0|auto_generated|address_reg_b 
// [0] & (\mem|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ))))

	.dataa(\mem|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datab(\mem|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mem|mem_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datad(\mem|mem_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\driver|PIXEL_COLOR_OUT[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \driver|PIXEL_COLOR_OUT[3]~12 .lut_mask = 16'h3022;
defparam \driver|PIXEL_COLOR_OUT[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y10_N0
cycloneive_ram_block \mem|mem_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\mem|mem_rtl_0|auto_generated|decode2|w_anode224w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\mem|mem_rtl_0|auto_generated|decode2|w_anode224w[2]~0_combout ),
	.ena1(\mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode264w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({pixel_data_RGB332[3]}),
	.portaaddr({WRITE_ADDRESS[12],WRITE_ADDRESS[11],WRITE_ADDRESS[10],WRITE_ADDRESS[9],WRITE_ADDRESS[8],WRITE_ADDRESS[7],WRITE_ADDRESS[6],WRITE_ADDRESS[5],WRITE_ADDRESS[4],WRITE_ADDRESS[3],WRITE_ADDRESS[2],WRITE_ADDRESS[1],WRITE_ADDRESS[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add1~24_combout ,\Add1~22_combout ,\Add1~20_combout ,\Add1~18_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem|mem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_r4f1:auto_generated|ALTSYNCRAM";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N18
cycloneive_lcell_comb \driver|PIXEL_COLOR_OUT[3]~13 (
// Equation(s):
// \driver|PIXEL_COLOR_OUT[3]~13_combout  = (!\driver|PIXEL_COLOR_OUT[7]~4_combout  & ((\driver|PIXEL_COLOR_OUT[3]~12_combout ) # ((\mem|mem_rtl_0|auto_generated|ram_block1a19~portbdataout  & \mem|mem_rtl_0|auto_generated|address_reg_b [1]))))

	.dataa(\driver|PIXEL_COLOR_OUT[7]~4_combout ),
	.datab(\driver|PIXEL_COLOR_OUT[3]~12_combout ),
	.datac(\mem|mem_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datad(\mem|mem_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\driver|PIXEL_COLOR_OUT[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \driver|PIXEL_COLOR_OUT[3]~13 .lut_mask = 16'h5444;
defparam \driver|PIXEL_COLOR_OUT[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X53_Y6_N15
cycloneive_io_ibuf \GPIO_1_D[20]~input (
	.i(GPIO_1_D[20]),
	.ibar(gnd),
	.o(\GPIO_1_D[20]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[20]~input .bus_hold = "false";
defparam \GPIO_1_D[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N26
cycloneive_lcell_comb \pixel_data_RGB332[2]~feeder (
// Equation(s):
// \pixel_data_RGB332[2]~feeder_combout  = \GPIO_1_D[20]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\GPIO_1_D[20]~input_o ),
	.cin(gnd),
	.combout(\pixel_data_RGB332[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pixel_data_RGB332[2]~feeder .lut_mask = 16'hFF00;
defparam \pixel_data_RGB332[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y13_N27
dffeas \pixel_data_RGB332[2] (
	.clk(\GPIO_1_D[32]~input_o ),
	.d(\pixel_data_RGB332[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_data_RGB332[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel_data_RGB332[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_data_RGB332[2] .is_wysiwyg = "true";
defparam \pixel_data_RGB332[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y19_N0
cycloneive_ram_block \mem|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\mem|mem_rtl_0|auto_generated|decode2|w_anode203w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\mem|mem_rtl_0|auto_generated|decode2|w_anode203w[2]~0_combout ),
	.ena1(\mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode241w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({pixel_data_RGB332[2]}),
	.portaaddr({WRITE_ADDRESS[12],WRITE_ADDRESS[11],WRITE_ADDRESS[10],WRITE_ADDRESS[9],WRITE_ADDRESS[8],WRITE_ADDRESS[7],WRITE_ADDRESS[6],WRITE_ADDRESS[5],WRITE_ADDRESS[4],WRITE_ADDRESS[3],WRITE_ADDRESS[2],WRITE_ADDRESS[1],WRITE_ADDRESS[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add1~24_combout ,\Add1~22_combout ,\Add1~20_combout ,\Add1~18_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_r4f1:auto_generated|ALTSYNCRAM";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X22_Y21_N0
cycloneive_ram_block \mem|mem_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\mem|mem_rtl_0|auto_generated|decode2|w_anode216w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\mem|mem_rtl_0|auto_generated|decode2|w_anode216w [2]),
	.ena1(\mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode255w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({pixel_data_RGB332[2]}),
	.portaaddr({WRITE_ADDRESS[12],WRITE_ADDRESS[11],WRITE_ADDRESS[10],WRITE_ADDRESS[9],WRITE_ADDRESS[8],WRITE_ADDRESS[7],WRITE_ADDRESS[6],WRITE_ADDRESS[5],WRITE_ADDRESS[4],WRITE_ADDRESS[3],WRITE_ADDRESS[2],WRITE_ADDRESS[1],WRITE_ADDRESS[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add1~24_combout ,\Add1~22_combout ,\Add1~20_combout ,\Add1~18_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem|mem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_r4f1:auto_generated|ALTSYNCRAM";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 2;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N12
cycloneive_lcell_comb \driver|PIXEL_COLOR_OUT[2]~14 (
// Equation(s):
// \driver|PIXEL_COLOR_OUT[2]~14_combout  = (!\mem|mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem|mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem|mem_rtl_0|auto_generated|ram_block1a10~portbdataout ))) # (!\mem|mem_rtl_0|auto_generated|address_reg_b 
// [0] & (\mem|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ))))

	.dataa(\mem|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datab(\mem|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mem|mem_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datad(\mem|mem_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\driver|PIXEL_COLOR_OUT[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \driver|PIXEL_COLOR_OUT[2]~14 .lut_mask = 16'h3022;
defparam \driver|PIXEL_COLOR_OUT[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y20_N0
cycloneive_ram_block \mem|mem_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\mem|mem_rtl_0|auto_generated|decode2|w_anode224w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\mem|mem_rtl_0|auto_generated|decode2|w_anode224w[2]~0_combout ),
	.ena1(\mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode264w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({pixel_data_RGB332[2]}),
	.portaaddr({WRITE_ADDRESS[12],WRITE_ADDRESS[11],WRITE_ADDRESS[10],WRITE_ADDRESS[9],WRITE_ADDRESS[8],WRITE_ADDRESS[7],WRITE_ADDRESS[6],WRITE_ADDRESS[5],WRITE_ADDRESS[4],WRITE_ADDRESS[3],WRITE_ADDRESS[2],WRITE_ADDRESS[1],WRITE_ADDRESS[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add1~24_combout ,\Add1~22_combout ,\Add1~20_combout ,\Add1~18_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem|mem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_r4f1:auto_generated|ALTSYNCRAM";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N14
cycloneive_lcell_comb \driver|PIXEL_COLOR_OUT[2]~15 (
// Equation(s):
// \driver|PIXEL_COLOR_OUT[2]~15_combout  = (!\driver|PIXEL_COLOR_OUT[7]~4_combout  & ((\driver|PIXEL_COLOR_OUT[2]~14_combout ) # ((\mem|mem_rtl_0|auto_generated|address_reg_b [1] & \mem|mem_rtl_0|auto_generated|ram_block1a18~portbdataout ))))

	.dataa(\driver|PIXEL_COLOR_OUT[2]~14_combout ),
	.datab(\mem|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mem|mem_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datad(\driver|PIXEL_COLOR_OUT[7]~4_combout ),
	.cin(gnd),
	.combout(\driver|PIXEL_COLOR_OUT[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \driver|PIXEL_COLOR_OUT[2]~15 .lut_mask = 16'h00EA;
defparam \driver|PIXEL_COLOR_OUT[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X53_Y9_N15
cycloneive_io_ibuf \GPIO_1_D[24]~input (
	.i(GPIO_1_D[24]),
	.ibar(gnd),
	.o(\GPIO_1_D[24]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[24]~input .bus_hold = "false";
defparam \GPIO_1_D[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N6
cycloneive_lcell_comb \pixel_data_RGB332[0]~1 (
// Equation(s):
// \pixel_data_RGB332[0]~1_combout  = (\WRITE_STATE.W_2~q  & \GPIO_1_D[33]~input_o )

	.dataa(\WRITE_STATE.W_2~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\GPIO_1_D[33]~input_o ),
	.cin(gnd),
	.combout(\pixel_data_RGB332[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \pixel_data_RGB332[0]~1 .lut_mask = 16'hAA00;
defparam \pixel_data_RGB332[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y13_N5
dffeas \pixel_data_RGB332[1] (
	.clk(\GPIO_1_D[32]~input_o ),
	.d(gnd),
	.asdata(\GPIO_1_D[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pixel_data_RGB332[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel_data_RGB332[1]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_data_RGB332[1] .is_wysiwyg = "true";
defparam \pixel_data_RGB332[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y20_N0
cycloneive_ram_block \mem|mem_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\mem|mem_rtl_0|auto_generated|decode2|w_anode224w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\mem|mem_rtl_0|auto_generated|decode2|w_anode224w[2]~0_combout ),
	.ena1(\mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode264w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({pixel_data_RGB332[1]}),
	.portaaddr({WRITE_ADDRESS[12],WRITE_ADDRESS[11],WRITE_ADDRESS[10],WRITE_ADDRESS[9],WRITE_ADDRESS[8],WRITE_ADDRESS[7],WRITE_ADDRESS[6],WRITE_ADDRESS[5],WRITE_ADDRESS[4],WRITE_ADDRESS[3],WRITE_ADDRESS[2],WRITE_ADDRESS[1],WRITE_ADDRESS[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add1~24_combout ,\Add1~22_combout ,\Add1~20_combout ,\Add1~18_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem|mem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_r4f1:auto_generated|ALTSYNCRAM";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y21_N0
cycloneive_ram_block \mem|mem_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\mem|mem_rtl_0|auto_generated|decode2|w_anode216w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\mem|mem_rtl_0|auto_generated|decode2|w_anode216w [2]),
	.ena1(\mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode255w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({pixel_data_RGB332[1]}),
	.portaaddr({WRITE_ADDRESS[12],WRITE_ADDRESS[11],WRITE_ADDRESS[10],WRITE_ADDRESS[9],WRITE_ADDRESS[8],WRITE_ADDRESS[7],WRITE_ADDRESS[6],WRITE_ADDRESS[5],WRITE_ADDRESS[4],WRITE_ADDRESS[3],WRITE_ADDRESS[2],WRITE_ADDRESS[1],WRITE_ADDRESS[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add1~24_combout ,\Add1~22_combout ,\Add1~20_combout ,\Add1~18_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem|mem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_r4f1:auto_generated|ALTSYNCRAM";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X22_Y16_N0
cycloneive_ram_block \mem|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\mem|mem_rtl_0|auto_generated|decode2|w_anode203w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\mem|mem_rtl_0|auto_generated|decode2|w_anode203w[2]~0_combout ),
	.ena1(\mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode241w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({pixel_data_RGB332[1]}),
	.portaaddr({WRITE_ADDRESS[12],WRITE_ADDRESS[11],WRITE_ADDRESS[10],WRITE_ADDRESS[9],WRITE_ADDRESS[8],WRITE_ADDRESS[7],WRITE_ADDRESS[6],WRITE_ADDRESS[5],WRITE_ADDRESS[4],WRITE_ADDRESS[3],WRITE_ADDRESS[2],WRITE_ADDRESS[1],WRITE_ADDRESS[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add1~24_combout ,\Add1~22_combout ,\Add1~20_combout ,\Add1~18_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_r4f1:auto_generated|ALTSYNCRAM";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N24
cycloneive_lcell_comb \driver|PIXEL_COLOR_OUT[1]~16 (
// Equation(s):
// \driver|PIXEL_COLOR_OUT[1]~16_combout  = (!\mem|mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem|mem_rtl_0|auto_generated|address_reg_b [0] & (\mem|mem_rtl_0|auto_generated|ram_block1a9~portbdataout )) # (!\mem|mem_rtl_0|auto_generated|address_reg_b 
// [0] & ((\mem|mem_rtl_0|auto_generated|ram_block1a1~portbdataout )))))

	.dataa(\mem|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem|mem_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datac(\mem|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datad(\mem|mem_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\driver|PIXEL_COLOR_OUT[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \driver|PIXEL_COLOR_OUT[1]~16 .lut_mask = 16'h00D8;
defparam \driver|PIXEL_COLOR_OUT[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N2
cycloneive_lcell_comb \driver|PIXEL_COLOR_OUT[1]~17 (
// Equation(s):
// \driver|PIXEL_COLOR_OUT[1]~17_combout  = (\driver|PIXEL_COLOR_OUT[1]~16_combout ) # (((\mem|mem_rtl_0|auto_generated|ram_block1a17~portbdataout  & \mem|mem_rtl_0|auto_generated|address_reg_b [1])) # (!\driver|PIXEL_COLOR_OUT[7]~3_combout ))

	.dataa(\mem|mem_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datab(\driver|PIXEL_COLOR_OUT[1]~16_combout ),
	.datac(\driver|PIXEL_COLOR_OUT[7]~3_combout ),
	.datad(\mem|mem_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\driver|PIXEL_COLOR_OUT[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \driver|PIXEL_COLOR_OUT[1]~17 .lut_mask = 16'hEFCF;
defparam \driver|PIXEL_COLOR_OUT[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N24
cycloneive_lcell_comb \driver|PIXEL_COLOR_OUT[1]~18 (
// Equation(s):
// \driver|PIXEL_COLOR_OUT[1]~18_combout  = (\driver|pixel_count [9] & (!\driver|pixel_count [8] & (!\driver|pixel_count [7]))) # (!\driver|pixel_count [9] & (((\driver|PIXEL_COLOR_OUT[1]~17_combout ))))

	.dataa(\driver|pixel_count [8]),
	.datab(\driver|pixel_count [9]),
	.datac(\driver|pixel_count [7]),
	.datad(\driver|PIXEL_COLOR_OUT[1]~17_combout ),
	.cin(gnd),
	.combout(\driver|PIXEL_COLOR_OUT[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \driver|PIXEL_COLOR_OUT[1]~18 .lut_mask = 16'h3704;
defparam \driver|PIXEL_COLOR_OUT[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X53_Y9_N22
cycloneive_io_ibuf \GPIO_1_D[23]~input (
	.i(GPIO_1_D[23]),
	.ibar(gnd),
	.o(\GPIO_1_D[23]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[23]~input .bus_hold = "false";
defparam \GPIO_1_D[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N14
cycloneive_lcell_comb \pixel_data_RGB332[0]~feeder (
// Equation(s):
// \pixel_data_RGB332[0]~feeder_combout  = \GPIO_1_D[23]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\GPIO_1_D[23]~input_o ),
	.cin(gnd),
	.combout(\pixel_data_RGB332[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pixel_data_RGB332[0]~feeder .lut_mask = 16'hFF00;
defparam \pixel_data_RGB332[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y13_N15
dffeas \pixel_data_RGB332[0] (
	.clk(\GPIO_1_D[32]~input_o ),
	.d(\pixel_data_RGB332[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_data_RGB332[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel_data_RGB332[0]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_data_RGB332[0] .is_wysiwyg = "true";
defparam \pixel_data_RGB332[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y23_N0
cycloneive_ram_block \mem|mem_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\mem|mem_rtl_0|auto_generated|decode2|w_anode216w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\mem|mem_rtl_0|auto_generated|decode2|w_anode216w [2]),
	.ena1(\mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode255w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({pixel_data_RGB332[0]}),
	.portaaddr({WRITE_ADDRESS[12],WRITE_ADDRESS[11],WRITE_ADDRESS[10],WRITE_ADDRESS[9],WRITE_ADDRESS[8],WRITE_ADDRESS[7],WRITE_ADDRESS[6],WRITE_ADDRESS[5],WRITE_ADDRESS[4],WRITE_ADDRESS[3],WRITE_ADDRESS[2],WRITE_ADDRESS[1],WRITE_ADDRESS[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add1~24_combout ,\Add1~22_combout ,\Add1~20_combout ,\Add1~18_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_r4f1:auto_generated|ALTSYNCRAM";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y16_N0
cycloneive_ram_block \mem|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\mem|mem_rtl_0|auto_generated|decode2|w_anode203w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\mem|mem_rtl_0|auto_generated|decode2|w_anode203w[2]~0_combout ),
	.ena1(\mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode241w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({pixel_data_RGB332[0]}),
	.portaaddr({WRITE_ADDRESS[12],WRITE_ADDRESS[11],WRITE_ADDRESS[10],WRITE_ADDRESS[9],WRITE_ADDRESS[8],WRITE_ADDRESS[7],WRITE_ADDRESS[6],WRITE_ADDRESS[5],WRITE_ADDRESS[4],WRITE_ADDRESS[3],WRITE_ADDRESS[2],WRITE_ADDRESS[1],WRITE_ADDRESS[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add1~24_combout ,\Add1~22_combout ,\Add1~20_combout ,\Add1~18_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_r4f1:auto_generated|ALTSYNCRAM";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N28
cycloneive_lcell_comb \driver|PIXEL_COLOR_OUT[0]~19 (
// Equation(s):
// \driver|PIXEL_COLOR_OUT[0]~19_combout  = (!\mem|mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem|mem_rtl_0|auto_generated|address_reg_b [0] & (\mem|mem_rtl_0|auto_generated|ram_block1a8~portbdataout )) # (!\mem|mem_rtl_0|auto_generated|address_reg_b 
// [0] & ((\mem|mem_rtl_0|auto_generated|ram_block1a0~portbdataout )))))

	.dataa(\mem|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem|mem_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datac(\mem|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(\mem|mem_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\driver|PIXEL_COLOR_OUT[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \driver|PIXEL_COLOR_OUT[0]~19 .lut_mask = 16'h00D8;
defparam \driver|PIXEL_COLOR_OUT[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y18_N0
cycloneive_ram_block \mem|mem_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\mem|mem_rtl_0|auto_generated|decode2|w_anode224w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myfirstpll_bb_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\mem|mem_rtl_0|auto_generated|decode2|w_anode224w[2]~0_combout ),
	.ena1(\mem|mem_rtl_0|auto_generated|rden_decode_b|w_anode264w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({pixel_data_RGB332[0]}),
	.portaaddr({WRITE_ADDRESS[12],WRITE_ADDRESS[11],WRITE_ADDRESS[10],WRITE_ADDRESS[9],WRITE_ADDRESS[8],WRITE_ADDRESS[7],WRITE_ADDRESS[6],WRITE_ADDRESS[5],WRITE_ADDRESS[4],WRITE_ADDRESS[3],WRITE_ADDRESS[2],WRITE_ADDRESS[1],WRITE_ADDRESS[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add1~24_combout ,\Add1~22_combout ,\Add1~20_combout ,\Add1~18_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem|mem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_r4f1:auto_generated|ALTSYNCRAM";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 21120;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 8;
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \mem|mem_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N6
cycloneive_lcell_comb \driver|PIXEL_COLOR_OUT[0]~20 (
// Equation(s):
// \driver|PIXEL_COLOR_OUT[0]~20_combout  = ((\driver|PIXEL_COLOR_OUT[0]~19_combout ) # ((\mem|mem_rtl_0|auto_generated|ram_block1a16~portbdataout  & \mem|mem_rtl_0|auto_generated|address_reg_b [1]))) # (!\driver|PIXEL_COLOR_OUT[7]~3_combout )

	.dataa(\driver|PIXEL_COLOR_OUT[7]~3_combout ),
	.datab(\driver|PIXEL_COLOR_OUT[0]~19_combout ),
	.datac(\mem|mem_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datad(\mem|mem_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\driver|PIXEL_COLOR_OUT[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \driver|PIXEL_COLOR_OUT[0]~20 .lut_mask = 16'hFDDD;
defparam \driver|PIXEL_COLOR_OUT[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N26
cycloneive_lcell_comb \driver|PIXEL_COLOR_OUT[0]~21 (
// Equation(s):
// \driver|PIXEL_COLOR_OUT[0]~21_combout  = (\driver|pixel_count [9] & (!\driver|pixel_count [8] & (!\driver|pixel_count [7]))) # (!\driver|pixel_count [9] & (((\driver|PIXEL_COLOR_OUT[0]~20_combout ))))

	.dataa(\driver|pixel_count [8]),
	.datab(\driver|pixel_count [9]),
	.datac(\driver|pixel_count [7]),
	.datad(\driver|PIXEL_COLOR_OUT[0]~20_combout ),
	.cin(gnd),
	.combout(\driver|PIXEL_COLOR_OUT[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \driver|PIXEL_COLOR_OUT[0]~21 .lut_mask = 16'h3704;
defparam \driver|PIXEL_COLOR_OUT[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X25_Y34_N15
cycloneive_io_ibuf \GPIO_0_IN[0]~input (
	.i(GPIO_0_IN[0]),
	.ibar(gnd),
	.o(\GPIO_0_IN[0]~input_o ));
// synopsys translate_off
defparam \GPIO_0_IN[0]~input .bus_hold = "false";
defparam \GPIO_0_IN[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y34_N22
cycloneive_io_ibuf \GPIO_0_IN[1]~input (
	.i(GPIO_0_IN[1]),
	.ibar(gnd),
	.o(\GPIO_0_IN[1]~input_o ));
// synopsys translate_off
defparam \GPIO_0_IN[1]~input .bus_hold = "false";
defparam \GPIO_0_IN[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y21_N22
cycloneive_io_ibuf \GPIO_1_D[0]~input (
	.i(GPIO_1_D[0]),
	.ibar(gnd),
	.o(\GPIO_1_D[0]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[0]~input .bus_hold = "false";
defparam \GPIO_1_D[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N15
cycloneive_io_ibuf \GPIO_1_D[1]~input (
	.i(GPIO_1_D[1]),
	.ibar(gnd),
	.o(\GPIO_1_D[1]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[1]~input .bus_hold = "false";
defparam \GPIO_1_D[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N22
cycloneive_io_ibuf \GPIO_1_D[2]~input (
	.i(GPIO_1_D[2]),
	.ibar(gnd),
	.o(\GPIO_1_D[2]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[2]~input .bus_hold = "false";
defparam \GPIO_1_D[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N15
cycloneive_io_ibuf \GPIO_1_D[3]~input (
	.i(GPIO_1_D[3]),
	.ibar(gnd),
	.o(\GPIO_1_D[3]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[3]~input .bus_hold = "false";
defparam \GPIO_1_D[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N22
cycloneive_io_ibuf \GPIO_1_D[4]~input (
	.i(GPIO_1_D[4]),
	.ibar(gnd),
	.o(\GPIO_1_D[4]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[4]~input .bus_hold = "false";
defparam \GPIO_1_D[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N8
cycloneive_io_ibuf \GPIO_1_D[5]~input (
	.i(GPIO_1_D[5]),
	.ibar(gnd),
	.o(\GPIO_1_D[5]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[5]~input .bus_hold = "false";
defparam \GPIO_1_D[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N15
cycloneive_io_ibuf \GPIO_1_D[6]~input (
	.i(GPIO_1_D[6]),
	.ibar(gnd),
	.o(\GPIO_1_D[6]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[6]~input .bus_hold = "false";
defparam \GPIO_1_D[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N22
cycloneive_io_ibuf \GPIO_1_D[7]~input (
	.i(GPIO_1_D[7]),
	.ibar(gnd),
	.o(\GPIO_1_D[7]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[7]~input .bus_hold = "false";
defparam \GPIO_1_D[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N15
cycloneive_io_ibuf \GPIO_1_D[8]~input (
	.i(GPIO_1_D[8]),
	.ibar(gnd),
	.o(\GPIO_1_D[8]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[8]~input .bus_hold = "false";
defparam \GPIO_1_D[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cycloneive_io_ibuf \GPIO_1_D[9]~input (
	.i(GPIO_1_D[9]),
	.ibar(gnd),
	.o(\GPIO_1_D[9]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[9]~input .bus_hold = "false";
defparam \GPIO_1_D[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cycloneive_io_ibuf \GPIO_1_D[10]~input (
	.i(GPIO_1_D[10]),
	.ibar(gnd),
	.o(\GPIO_1_D[10]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[10]~input .bus_hold = "false";
defparam \GPIO_1_D[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N22
cycloneive_io_ibuf \GPIO_1_D[11]~input (
	.i(GPIO_1_D[11]),
	.ibar(gnd),
	.o(\GPIO_1_D[11]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[11]~input .bus_hold = "false";
defparam \GPIO_1_D[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X47_Y0_N22
cycloneive_io_ibuf \GPIO_1_D[12]~input (
	.i(GPIO_1_D[12]),
	.ibar(gnd),
	.o(\GPIO_1_D[12]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[12]~input .bus_hold = "false";
defparam \GPIO_1_D[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N8
cycloneive_io_ibuf \GPIO_1_D[13]~input (
	.i(GPIO_1_D[13]),
	.ibar(gnd),
	.o(\GPIO_1_D[13]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[13]~input .bus_hold = "false";
defparam \GPIO_1_D[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N1
cycloneive_io_ibuf \GPIO_1_D[14]~input (
	.i(GPIO_1_D[14]),
	.ibar(gnd),
	.o(\GPIO_1_D[14]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[14]~input .bus_hold = "false";
defparam \GPIO_1_D[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y0_N15
cycloneive_io_ibuf \GPIO_1_D[15]~input (
	.i(GPIO_1_D[15]),
	.ibar(gnd),
	.o(\GPIO_1_D[15]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[15]~input .bus_hold = "false";
defparam \GPIO_1_D[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y11_N8
cycloneive_io_ibuf \GPIO_1_D[16]~input (
	.i(GPIO_1_D[16]),
	.ibar(gnd),
	.o(\GPIO_1_D[16]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[16]~input .bus_hold = "false";
defparam \GPIO_1_D[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y12_N1
cycloneive_io_ibuf \GPIO_1_D[17]~input (
	.i(GPIO_1_D[17]),
	.ibar(gnd),
	.o(\GPIO_1_D[17]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[17]~input .bus_hold = "false";
defparam \GPIO_1_D[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y8_N22
cycloneive_io_ibuf \GPIO_1_D[18]~input (
	.i(GPIO_1_D[18]),
	.ibar(gnd),
	.o(\GPIO_1_D[18]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[18]~input .bus_hold = "false";
defparam \GPIO_1_D[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y11_N1
cycloneive_io_ibuf \GPIO_1_D[19]~input (
	.i(GPIO_1_D[19]),
	.ibar(gnd),
	.o(\GPIO_1_D[19]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[19]~input .bus_hold = "false";
defparam \GPIO_1_D[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y0_N22
cycloneive_io_ibuf \GPIO_1_D[28]~input (
	.i(GPIO_1_D[28]),
	.ibar(gnd),
	.o(\GPIO_1_D[28]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[28]~input .bus_hold = "false";
defparam \GPIO_1_D[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y10_N15
cycloneive_io_ibuf \GPIO_1_D[29]~input (
	.i(GPIO_1_D[29]),
	.ibar(gnd),
	.o(\GPIO_1_D[29]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[29]~input .bus_hold = "false";
defparam \GPIO_1_D[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N8
cycloneive_io_ibuf \GPIO_1_D[30]~input (
	.i(GPIO_1_D[30]),
	.ibar(gnd),
	.o(\GPIO_1_D[30]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[30]~input .bus_hold = "false";
defparam \GPIO_1_D[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y13_N8
cycloneive_io_ibuf \GPIO_1_D[31]~input (
	.i(GPIO_1_D[31]),
	.ibar(gnd),
	.o(\GPIO_1_D[31]~input_o ));
// synopsys translate_off
defparam \GPIO_1_D[31]~input .bus_hold = "false";
defparam \GPIO_1_D[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N1
cycloneive_io_ibuf \GPIO_1_IN[0]~input (
	.i(GPIO_1_IN[0]),
	.ibar(gnd),
	.o(\GPIO_1_IN[0]~input_o ));
// synopsys translate_off
defparam \GPIO_1_IN[0]~input .bus_hold = "false";
defparam \GPIO_1_IN[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N8
cycloneive_io_ibuf \GPIO_1_IN[1]~input (
	.i(GPIO_1_IN[1]),
	.ibar(gnd),
	.o(\GPIO_1_IN[1]~input_o ));
// synopsys translate_off
defparam \GPIO_1_IN[1]~input .bus_hold = "false";
defparam \GPIO_1_IN[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N8
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
