
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001095                       # Number of seconds simulated
sim_ticks                                  1095278856                       # Number of ticks simulated
final_tick                               398679002001                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 193504                       # Simulator instruction rate (inst/s)
host_op_rate                                   249325                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  35755                       # Simulator tick rate (ticks/s)
host_mem_usage                               67343416                       # Number of bytes of host memory used
host_seconds                                 30632.55                       # Real time elapsed on the host
sim_insts                                  5927522963                       # Number of instructions simulated
sim_ops                                    7637468517                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        65536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        23680                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data         9728                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2816                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data         9856                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        64384                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        39168                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        39552                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        13824                       # Number of bytes read from this memory
system.physmem.bytes_read::total               284928                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2688                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2816                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           19200                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       129536                       # Number of bytes written to this memory
system.physmem.bytes_written::total            129536                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          512                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           25                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          185                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           21                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data           76                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           22                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data           77                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          503                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          306                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          309                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          108                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2226                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1012                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1012                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1519248                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     59834991                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      2921630                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     21620065                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      2454170                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      8881756                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      2571035                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      8998622                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      1519248                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     58783204                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      1636113                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     35760756                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      1752978                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     36111352                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      3155361                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     12621443                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               260141971                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1519248                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      2921630                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      2454170                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      2571035                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      1519248                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      1636113                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      1752978                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      3155361                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           17529782                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         118267599                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              118267599                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         118267599                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1519248                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     59834991                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      2921630                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     21620065                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      2454170                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      8881756                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      2571035                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      8998622                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      1519248                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     58783204                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      1636113                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     35760756                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      1752978                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     36111352                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      3155361                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     12621443                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              378409569                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 2626569                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          205898                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       167946                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        21682                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        83748                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           78702                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           20553                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          948                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2000125                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1217442                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             205898                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        99255                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               249937                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          67401                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         66620                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           124759                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        21761                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2361619                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.626562                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.992191                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2111682     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           13114      0.56%     89.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           21035      0.89%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           31805      1.35%     92.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           13148      0.56%     92.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           15499      0.66%     93.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           16109      0.68%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           11455      0.49%     94.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          127772      5.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2361619                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078390                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.463510                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1975303                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        92084                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           248261                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         1361                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         44609                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        33397                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          329                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1476029                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1091                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         44609                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1980269                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          40137                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        36543                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           244813                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        15236                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1473384                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          835                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          2578                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         7752                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1229                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands      2016506                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6867431                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6867431                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1668978                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          347508                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          328                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          175                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            44157                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       148625                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        82465                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         4052                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        15927                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1468706                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          327                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1373310                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         2053                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       220991                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       507818                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           23                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2361619                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.581512                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.266840                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1776941     75.24%     75.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       237097     10.04%     85.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       130954      5.55%     90.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        86011      3.64%     94.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        78615      3.33%     97.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        24222      1.03%     98.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        17705      0.75%     99.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         6120      0.26%     99.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         3954      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2361619                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            378     11.19%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          1412     41.80%     52.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1588     47.01%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1131072     82.36%     82.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        25258      1.84%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          153      0.01%     84.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       135864      9.89%     94.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        80963      5.90%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1373310                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.522853                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               3378                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002460                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5113669                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1690089                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1348294                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1376688                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         6336                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        30522                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         5160                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         1093                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         44609                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          29702                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1625                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1469033                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts           23                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       148625                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        82465                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          175                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           862                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           47                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        11955                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        13280                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        25235                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1353359                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       128594                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        19950                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              209413                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          183606                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             80819                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.515257                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1348394                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1348294                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           797467                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2023397                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.513329                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.394123                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1219330                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       250888                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        22090                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2317010                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.526252                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.377019                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1823061     78.68%     78.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       235089     10.15%     88.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        97691      4.22%     93.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        49938      2.16%     95.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        37415      1.61%     96.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        21343      0.92%     97.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        13036      0.56%     98.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        11042      0.48%     98.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        28395      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2317010                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1219330                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                195405                       # Number of memory references committed
system.switch_cpus0.commit.loads               118100                       # Number of loads committed
system.switch_cpus0.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            169339                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1102366                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        23772                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        28395                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3758833                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2985067                       # The number of ROB writes
system.switch_cpus0.timesIdled                  35450                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 264950                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1219330                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.626564                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.626564                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.380726                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.380726                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6142141                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1842709                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1398643                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           304                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus1.numCycles                 2626569                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          203012                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       179187                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        18284                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       130026                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          123987                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           12862                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          593                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2098175                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1152651                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             203012                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       136849                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               254715                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          59640                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         30385                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           128851                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        17748                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2424518                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.538124                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.799492                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2169803     89.49%     89.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           36824      1.52%     91.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           20552      0.85%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           36051      1.49%     93.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           12647      0.52%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           33249      1.37%     95.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            5650      0.23%     95.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           10058      0.41%     95.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8           99684      4.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2424518                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.077292                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.438843                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2081861                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        47511                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           254015                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          302                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         40826                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        20633                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          417                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1299741                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1720                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         40826                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         2084125                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          26040                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        15129                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           251855                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles         6540                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1296840                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          1096                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         4701                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      1711358                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      5894904                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      5894904                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1351563                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          359775                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          188                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          101                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            17749                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       224562                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        40070                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads          329                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         8941                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1287639                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          191                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1192602                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1127                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       255205                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       544260                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2424518                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.491892                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.114460                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1905655     78.60%     78.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       167287      6.90%     85.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       166271      6.86%     92.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        98585      4.07%     96.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        54870      2.26%     98.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        14693      0.61%     99.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        16374      0.68%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7          435      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8          348      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2424518                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           2231     57.90%     57.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     57.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     57.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     57.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     57.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     57.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     57.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     57.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     57.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     57.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     57.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     57.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     57.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     57.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     57.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     57.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     57.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     57.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     57.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     57.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     57.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     57.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     57.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     57.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     57.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     57.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     57.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     57.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead           902     23.41%     81.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite          720     18.69%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       941058     78.91%     78.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult         9866      0.83%     79.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc           88      0.01%     79.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       202113     16.95%     96.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        39477      3.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1192602                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.454053                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               3853                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003231                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      4814702                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1543054                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1159219                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1196455                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         1067                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        50584                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1567                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         40826                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          19723                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles          855                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1287834                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          101                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       224562                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        40070                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          100                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           464                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        10935                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         8333                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        19268                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1174806                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       198546                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        17796                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              237996                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          176961                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             39450                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.447278                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1159765                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1159219                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           699322                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          1566631                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.441343                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.446386                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts       907240                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1029501                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       258374                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          182                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        17968                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2383692                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.431893                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.294555                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1995870     83.73%     83.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       155164      6.51%     90.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        96403      4.04%     94.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        31495      1.32%     95.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        49929      2.09%     97.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        10546      0.44%     98.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         6807      0.29%     98.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         6066      0.25%     98.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        31412      1.32%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2383692                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       907240                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1029501                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                212476                       # Number of memory references committed
system.switch_cpus1.commit.loads               173973                       # Number of loads committed
system.switch_cpus1.commit.membars                 90                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            157166                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           902263                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        13686                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        31412                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3640142                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2616620                       # The number of ROB writes
system.switch_cpus1.timesIdled                  48279                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 202051                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts             907240                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1029501                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total       907240                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.895120                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.895120                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.345409                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.345409                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         5442749                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1521129                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1360378                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           182                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2626566                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          239484                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       199294                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        23200                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        91918                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           85218                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           25450                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         1074                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2074353                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1313243                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             239484                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       110668                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               272863                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          65370                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         58032                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           130142                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        22109                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2447195                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.660004                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.039631                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2174332     88.85%     88.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           16614      0.68%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           20743      0.85%     90.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           33244      1.36%     91.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           13663      0.56%     92.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           18111      0.74%     93.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           20967      0.86%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7            9850      0.40%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          139671      5.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2447195                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.091178                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.499985                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         2062324                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        71473                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           271523                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          139                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         41732                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        36386                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          216                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1604318                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1276                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         41732                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         2064860                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles           5559                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        59772                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           269101                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles         6167                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1593500                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents           767                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         4354                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      2226640                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      7405630                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      7405630                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1835093                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          391547                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          381                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          200                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            22875                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       150541                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        77262                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          895                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        17339                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1554110                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          384                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1482313                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1835                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       205348                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       429929                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2447195                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.605719                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.327770                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1820435     74.39%     74.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       284658     11.63%     86.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       117527      4.80%     90.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        65403      2.67%     93.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        88913      3.63%     97.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        27562      1.13%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        27118      1.11%     99.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        14410      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         1169      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2447195                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          10314     78.92%     78.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          1426     10.91%     89.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1329     10.17%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1248500     84.23%     84.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        20139      1.36%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          181      0.01%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       136583      9.21%     94.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        76910      5.19%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1482313                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.564354                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              13069                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008817                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      5426725                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1759863                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1441472                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1495382                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         1036                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        31289                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1554                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         41732                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles           4165                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles          520                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1554494                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         1117                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       150541                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        77262                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          200                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           440                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           23                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        12895                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        13498                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        26393                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1455091                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       133778                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        27222                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              210662                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          205379                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             76884                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.553990                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1441517                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1441472                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           863596                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          2318497                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.548805                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.372481                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      1067572                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1315361                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       239144                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          369                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        23193                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2405463                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.546822                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.366233                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1848099     76.83%     76.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       282973     11.76%     88.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       102244      4.25%     92.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        51113      2.12%     94.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        46639      1.94%     96.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        19732      0.82%     97.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        19375      0.81%     98.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         9209      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        26079      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2405463                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1067572                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1315361                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                194960                       # Number of memory references committed
system.switch_cpus2.commit.loads               119252                       # Number of loads committed
system.switch_cpus2.commit.membars                184                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            190688                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1184169                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        27137                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        26079                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3933876                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            3150747                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32738                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 179371                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            1067572                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1315361                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      1067572                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.460317                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.460317                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.406452                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.406452                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         6544298                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        2016305                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1482418                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           368                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus3.numCycles                 2626569                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          239768                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       199569                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        23190                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        91922                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           85267                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           25447                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         1058                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2073968                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1314600                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             239768                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       110714                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               273097                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          65338                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         57557                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           130137                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        22086                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2446547                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.660808                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.040823                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2173450     88.84%     88.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           16610      0.68%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           20782      0.85%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           33272      1.36%     91.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           13678      0.56%     92.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           18066      0.74%     93.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           21005      0.86%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            9837      0.40%     94.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          139847      5.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2446547                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.091286                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.500501                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         2061925                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        71029                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           271737                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          144                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         41708                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        36390                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          218                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1605700                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1283                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         41708                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         2064477                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles           5756                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        59088                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           269306                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         6208                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1594782                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents           758                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         4396                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      2228520                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      7411328                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      7411328                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1836088                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          392427                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          381                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          200                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            22944                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       150564                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        77271                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads          921                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        17328                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1555129                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          384                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1483440                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1837                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       205765                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       429609                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2446547                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.606340                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.328542                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1819593     74.37%     74.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       284494     11.63%     86.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       117706      4.81%     90.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        65415      2.67%     93.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        88891      3.63%     97.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        27701      1.13%     98.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        27191      1.11%     99.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        14374      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1182      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2446547                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          10332     78.94%     78.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          1425     10.89%     89.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1331     10.17%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1249545     84.23%     84.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        20142      1.36%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          181      0.01%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       136645      9.21%     94.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        76927      5.19%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1483440                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.564782                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              13088                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008823                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      5428352                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1761299                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1442337                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1496528                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         1060                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        31252                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1530                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         41708                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles           4291                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles          533                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1555513                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         1132                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       150564                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        77271                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          200                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           449                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        12869                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        13520                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        26389                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1456006                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       133845                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        27434                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              210743                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          205479                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             76898                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.554338                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1442376                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1442337                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           864259                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          2320729                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.549133                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.372408                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      1068141                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1316064                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       239455                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          369                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        23181                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2404839                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.547257                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.366795                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1847214     76.81%     76.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       283042     11.77%     88.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       102331      4.26%     92.84% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        51260      2.13%     94.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        46581      1.94%     96.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        19697      0.82%     97.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        19380      0.81%     98.53% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         9181      0.38%     98.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        26153      1.09%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2404839                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      1068141                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1316064                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                195051                       # Number of memory references committed
system.switch_cpus3.commit.loads               119310                       # Number of loads committed
system.switch_cpus3.commit.membars                184                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            190801                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1184792                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        27151                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        26153                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3934192                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            3152757                       # The number of ROB writes
system.switch_cpus3.timesIdled                  32702                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 180022                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            1068141                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1316064                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      1068141                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.459010                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.459010                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.406668                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.406668                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         6548425                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        2017717                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1483789                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           368                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus4.numCycles                 2626569                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          206315                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       168246                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        21581                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        83284                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           78550                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           20631                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          946                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      1999141                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1220024                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             206315                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches        99181                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               250350                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          67628                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         67011                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           124648                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        21656                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2361760                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.627988                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.994716                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2111410     89.40%     89.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           13189      0.56%     89.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           20986      0.89%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           31741      1.34%     92.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           13087      0.55%     92.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           15520      0.66%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           16166      0.68%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           11459      0.49%     94.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          128202      5.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2361760                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.078549                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.464493                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         1974141                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        92655                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           248638                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         1395                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         44930                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        33504                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          330                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1479469                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1091                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         44930                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         1979088                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          39602                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        37924                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           245214                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        14990                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1476699                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          677                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          2562                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         7843                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents          912                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands      2020578                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      6883319                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      6883319                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1669589                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          350989                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          331                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          178                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            44240                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       149299                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        82783                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         4091                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        15956                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1472084                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          330                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1375472                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         2166                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       223989                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       515371                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           26                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2361760                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.582393                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.268348                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1777008     75.24%     75.24% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       236416     10.01%     85.25% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       131045      5.55%     90.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        86335      3.66%     94.46% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        78760      3.33%     97.79% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        24418      1.03%     98.82% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        17661      0.75%     99.57% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         6071      0.26%     99.83% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         4046      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2361760                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu            402     11.90%     11.90% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          1401     41.49%     53.39% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1574     46.61%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1132455     82.33%     82.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        25304      1.84%     84.17% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     84.17% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     84.17% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     84.17% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     84.17% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     84.17% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     84.17% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     84.17% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     84.17% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     84.17% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     84.17% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.17% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.17% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.17% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.17% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          153      0.01%     84.18% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       136378      9.91%     94.10% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        81182      5.90%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1375472                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.523676                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               3377                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002455                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5118247                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1696470                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1350250                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1378849                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         6409                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        31148                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           68                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         5446                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads         1095                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         44930                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          28847                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1642                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1472414                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts           37                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       149299                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        82783                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          178                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           882                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           42                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           68                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        11749                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        13303                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        25052                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1355339                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       128828                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        20133                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              209872                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          183807                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             81044                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.516011                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1350377                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1350250                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           798827                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          2027016                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.514074                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.394090                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      1000363                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1219789                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       253863                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        21995                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2316830                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.526491                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.377392                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1822757     78.67%     78.67% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       235128     10.15%     88.82% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        97696      4.22%     93.04% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        50011      2.16%     95.20% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        37371      1.61%     96.81% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        21324      0.92%     97.73% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        13047      0.56%     98.30% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        11118      0.48%     98.78% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        28378      1.22%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2316830                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      1000363                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1219789                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                195488                       # Number of memory references committed
system.switch_cpus4.commit.loads               118151                       # Number of loads committed
system.switch_cpus4.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            169406                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1102778                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        23781                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        28378                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3762104                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2992243                       # The number of ROB writes
system.switch_cpus4.timesIdled                  35338                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 264809                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            1000363                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1219789                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      1000363                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.625616                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.625616                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.380863                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.380863                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         6151190                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1845327                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1401668                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           304                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus5.numCycles                 2626569                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          205091                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       184695                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        12607                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        79546                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           71412                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           11104                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          593                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      2159143                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1288590                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             205091                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches        82516                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               253943                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          39772                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         48871                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           125661                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        12459                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2488840                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.608164                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.940852                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2234897     89.80%     89.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1            8916      0.36%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           18338      0.74%     90.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3            7436      0.30%     91.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           41708      1.68%     92.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           37379      1.50%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6            7064      0.28%     94.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           15205      0.61%     95.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          117897      4.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2488840                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.078083                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.490598                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         2146949                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        61521                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           252825                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          866                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         26676                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        18126                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          207                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1510255                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1275                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         26676                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         2149761                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          42061                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        11966                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           250967                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles         7406                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1508286                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          2806                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         2828                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents           53                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands      1778055                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      7099546                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      7099546                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1542335                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          235700                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          180                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts           94                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            20758                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       353147                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       177430                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         1689                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores         8651                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1503088                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          180                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1434506                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued          974                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       135614                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       331894                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2488840                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.576375                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.373665                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1978938     79.51%     79.51% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       152736      6.14%     85.65% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       125651      5.05%     90.70% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        53945      2.17%     92.87% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        68651      2.76%     95.62% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        66247      2.66%     98.29% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        37715      1.52%     99.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         3152      0.13%     99.93% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         1805      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2488840                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           3628     11.14%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         28107     86.28%     97.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite          841      2.58%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu       903067     62.95%     62.95% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        12480      0.87%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc           86      0.01%     63.83% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.83% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.83% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.83% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       342110     23.85%     87.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       176763     12.32%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1434506                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.546152                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              32576                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022709                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      5391401                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1638930                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1420357                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1467082                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         2507                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        17102                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           49                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1650                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads          131                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         26676                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          38301                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1897                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1503268                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts           26                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       353147                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       177430                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts           94                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          1291                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           49                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect         6657                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect         7850                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        14507                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1423127                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       340810                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        11378                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              517540                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          186160                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            176730                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.541820                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1420486                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1420357                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           768317                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1517606                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.540765                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.506269                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      1144946                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1345495                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       157893                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          172                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        12645                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2462164                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.546468                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.368632                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1973776     80.16%     80.16% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       178359      7.24%     87.41% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        83805      3.40%     90.81% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        82471      3.35%     94.16% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        22357      0.91%     95.07% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        96130      3.90%     98.97% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6         7436      0.30%     99.28% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         5221      0.21%     99.49% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        12609      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2462164                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      1144946                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1345495                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                511818                       # Number of memory references committed
system.switch_cpus5.commit.loads               336043                       # Number of loads committed
system.switch_cpus5.commit.membars                 86                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            177582                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1196567                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        13037                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        12609                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3952943                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            3033478                       # The number of ROB writes
system.switch_cpus5.timesIdled                  48831                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 137729                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            1144946                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1345495                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      1144946                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.294055                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.294055                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.435909                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.435909                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         7028611                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1654205                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1790522                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           172                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus6.numCycles                 2626569                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          205285                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       184852                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        12544                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        80683                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           71609                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           11147                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          566                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      2155950                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1289955                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             205285                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches        82756                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               254368                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          39998                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         49106                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           125488                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        12388                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2486591                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.609407                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.942942                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2232223     89.77%     89.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1            9127      0.37%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           18512      0.74%     90.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3            7513      0.30%     91.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           41537      1.67%     92.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           37192      1.50%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6            7133      0.29%     94.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           15082      0.61%     95.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          118272      4.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2486591                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078157                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.491118                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         2143811                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        61683                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           253243                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          892                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         26959                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        18155                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          208                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1511992                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1275                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         26959                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         2146512                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          41791                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        12541                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           251504                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         7281                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1510033                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          2832                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         2752                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents           90                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands      1779908                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      7107985                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      7107985                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1541176                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          238727                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          183                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts           97                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            20051                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       353679                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       177561                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         1723                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores         8470                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1504882                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          183                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1434768                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1144                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       138769                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       339615                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2486591                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.577002                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.374458                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1976816     79.50%     79.50% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       152656      6.14%     85.64% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       125401      5.04%     90.68% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        53917      2.17%     92.85% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        68803      2.77%     95.62% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        66413      2.67%     98.29% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        37605      1.51%     99.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         3188      0.13%     99.93% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         1792      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2486591                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           3605     11.07%     11.07% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         28113     86.33%     97.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite          845      2.59%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu       902966     62.93%     62.93% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        12487      0.87%     63.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     63.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     63.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     63.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     63.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     63.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     63.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     63.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     63.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     63.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     63.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     63.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     63.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     63.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     63.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     63.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     63.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     63.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc           86      0.01%     63.81% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     63.81% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.81% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.81% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       342416     23.87%     87.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       176813     12.32%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1434768                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.546252                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              32563                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.022696                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5389834                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1643882                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1420390                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1467331                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         2558                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        17724                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           49                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1836                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          129                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         26959                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          37824                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         1921                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1505065                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts           27                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       353679                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       177561                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts           97                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          1332                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           49                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect         6610                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect         7788                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        14398                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1423310                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       341066                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        11458                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              517838                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          185988                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            176772                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.541889                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1420521                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1420390                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           768841                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          1519236                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.540778                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.506071                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      1144280                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1344656                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       160641                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          172                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        12586                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2459632                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.546690                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.368946                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1971601     80.16%     80.16% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       178234      7.25%     87.40% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        83590      3.40%     90.80% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        82618      3.36%     94.16% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        22274      0.91%     95.07% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        96058      3.91%     98.97% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6         7430      0.30%     99.28% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         5194      0.21%     99.49% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        12633      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2459632                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      1144280                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1344656                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                511680                       # Number of memory references committed
system.switch_cpus6.commit.loads               335955                       # Number of loads committed
system.switch_cpus6.commit.membars                 86                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            177461                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1195815                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        13022                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        12633                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3952296                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            3037567                       # The number of ROB writes
system.switch_cpus6.timesIdled                  48759                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 139978                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            1144280                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1344656                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      1144280                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.295390                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.295390                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.435656                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.435656                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         7030166                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1653827                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1792060                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           172                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus7.numCycles                 2626569                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          216828                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       177262                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        23065                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        88833                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           83273                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           21863                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         1060                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      2081235                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1212021                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             216828                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       105136                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               251640                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          63756                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         46543                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines           129019                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        22929                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2419845                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.615210                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.961836                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2168205     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           11697      0.48%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           18190      0.75%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           24413      1.01%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           25830      1.07%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           21941      0.91%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           11831      0.49%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           18517      0.77%     95.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          119221      4.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2419845                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.082552                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.461446                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         2060005                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        68256                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           250995                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          393                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         40191                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        35632                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          212                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1485330                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1273                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         40191                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         2066170                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          15492                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        39415                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           245255                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        13317                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1483810                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          1757                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         5845                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      2071063                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      6898254                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      6898254                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1762644                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          308405                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          358                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          184                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            42001                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       139826                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        74326                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads          892                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        30394                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1480703                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          361                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1395918                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued          319                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       182445                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       443084                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2419845                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.576863                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.262713                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1819922     75.21%     75.21% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       253977     10.50%     85.70% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       126869      5.24%     90.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        89217      3.69%     94.63% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        70886      2.93%     97.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        29084      1.20%     98.76% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        18947      0.78%     99.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         9638      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         1305      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2419845                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            339     13.51%     13.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead           904     36.02%     49.52% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1267     50.48%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1174649     84.15%     84.15% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        20703      1.48%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          173      0.01%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       126430      9.06%     94.70% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        73963      5.30%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1395918                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.531461                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               2510                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001798                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      5214510                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1663525                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1372595                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1398428                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         2693                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        25197                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1461                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         40191                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          12434                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1344                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1481069                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          491                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       139826                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        74326                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          185                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          1132                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           17                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        12592                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        13520                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        26112                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1374833                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       118802                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        21085                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              192739                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          195158                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             73937                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.523433                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1372668                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1372595                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           788945                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          2126175                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.522581                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371063                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      1027502                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1264395                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       216664                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          353                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        23128                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2379654                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.531336                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.364929                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1852509     77.85%     77.85% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       265653     11.16%     89.01% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        96239      4.04%     93.06% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        45740      1.92%     94.98% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        44149      1.86%     96.83% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        22869      0.96%     97.79% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        16492      0.69%     98.49% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         8873      0.37%     98.86% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        27130      1.14%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2379654                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      1027502                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1264395                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                187487                       # Number of memory references committed
system.switch_cpus7.commit.loads               114622                       # Number of loads committed
system.switch_cpus7.commit.membars                176                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            182399                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1139159                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        26038                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        27130                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3833570                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            3002329                       # The number of ROB writes
system.switch_cpus7.timesIdled                  33532                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 206724                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            1027502                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1264395                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      1027502                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.556267                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.556267                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.391196                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.391196                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         6184760                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1913628                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1376086                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           352                       # number of misc regfile writes
system.l2.replacements                           2231                       # number of replacements
system.l2.tagsinuse                      32750.691035                       # Cycle average of tags in use
system.l2.total_refs                          1015939                       # Total number of references to valid blocks.
system.l2.sampled_refs                          34978                       # Sample count of references to valid blocks.
system.l2.avg_refs                          29.045085                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1725.627083                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     12.746283                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    226.676069                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     23.740147                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    101.024667                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     11.816614                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data     31.629999                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     12.006004                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data     32.652681                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     12.745761                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    225.701413                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     13.530812                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data    151.188140                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     14.521591                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data    153.582881                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     22.817517                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data     60.196105                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4761.204617                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4176.553805                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           2185.720249                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           2170.606700                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           4714.574114                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           4554.678227                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           4570.730474                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           2784.419083                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.052662                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000389                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.006918                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000724                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.003083                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000361                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.000965                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000366                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.000996                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000389                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.006888                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000413                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.004614                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000443                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.004687                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000696                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.001837                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.145300                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.127458                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.066703                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.066242                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.143877                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.138998                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.139488                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.084974                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999472                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data          586                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          405                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          267                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          267                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data          595                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data          518                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data          516                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data          345                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    3506                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1787                       # number of Writeback hits
system.l2.Writeback_hits::total                  1787                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus1.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    12                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.data          586                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          408                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          270                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          270                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          595                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          518                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          516                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          348                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3518                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data          586                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          408                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          270                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          270                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          595                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          518                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          516                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          348                       # number of overall hits
system.l2.overall_hits::total                    3518                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          454                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           25                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          185                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           21                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data           76                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           22                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data           77                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          441                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data          306                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data          309                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          108                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2106                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data           58                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data           62                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 120                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          512                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           25                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          185                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           21                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data           76                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           22                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data           77                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          503                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          306                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          309                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          108                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2226                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          512                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           25                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          185                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           21                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data           76                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           22                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data           77                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          503                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          306                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          309                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          108                       # number of overall misses
system.l2.overall_misses::total                  2226                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2051555                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     68398003                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      3829456                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     27710264                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      3241753                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     11538896                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      3235877                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     11709222                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      1975587                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data     66459379                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      2051799                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data     46645123                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      2272987                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data     46788970                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      4090444                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data     16569195                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       318568510                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data      8744818                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus4.data      9345833                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      18090651                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2051555                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     77142821                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      3829456                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     27710264                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      3241753                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     11538896                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      3235877                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     11709222                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      1975587                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data     75805212                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      2051799                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data     46645123                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      2272987                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data     46788970                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      4090444                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data     16569195                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        336659161                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2051555                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     77142821                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      3829456                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     27710264                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      3241753                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     11538896                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      3235877                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     11709222                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      1975587                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data     75805212                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      2051799                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data     46645123                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      2272987                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data     46788970                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      4090444                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data     16569195                       # number of overall miss cycles
system.l2.overall_miss_latency::total       336659161                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         1040                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           26                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data          590                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           23                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data          343                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           24                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          344                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data         1036                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data          824                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data          825                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           29                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data          453                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                5612                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1787                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1787                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           58                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           62                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               132                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         1098                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           26                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          593                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           23                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data          346                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           24                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          347                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         1098                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data          824                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data          825                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data          456                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5744                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         1098                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           26                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          593                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           23                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data          346                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           24                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          347                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         1098                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data          824                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data          825                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data          456                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5744                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.436538                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.961538                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.313559                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.913043                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.221574                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.916667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.223837                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.425676                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.371359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.374545                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.931034                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.238411                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.375267                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.909091                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.466302                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.961538                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.311973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.913043                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.219653                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.916667                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.221902                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.458106                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.371359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.374545                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.931034                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.236842                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.387535                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.466302                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.961538                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.311973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.913043                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.219653                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.916667                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.221902                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.458106                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.371359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.374545                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.931034                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.236842                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.387535                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 157811.923077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 150656.394273                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 153178.240000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 149785.210811                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 154369.190476                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 151827.578947                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 147085.318182                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 152067.818182                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 151968.230769                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 150701.539683                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 146557.071429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 152435.042484                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 151532.466667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 151420.614887                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 151497.925926                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 153418.472222                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 151267.098765                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 150772.724138                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus4.data 150739.241935                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 150755.425000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 157811.923077                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 150669.572266                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 153178.240000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 149785.210811                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 154369.190476                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 151827.578947                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 147085.318182                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 152067.818182                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 151968.230769                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 150706.186879                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 146557.071429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 152435.042484                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 151532.466667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 151420.614887                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 151497.925926                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 153418.472222                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 151239.515274                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 157811.923077                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 150669.572266                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 153178.240000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 149785.210811                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 154369.190476                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 151827.578947                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 147085.318182                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 152067.818182                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 151968.230769                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 150706.186879                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 146557.071429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 152435.042484                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 151532.466667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 151420.614887                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 151497.925926                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 153418.472222                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 151239.515274                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1012                       # number of writebacks
system.l2.writebacks::total                      1012                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          454                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           25                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          185                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           21                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data           76                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           22                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data           77                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          441                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data          306                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data          309                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          108                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2106                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data           58                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus4.data           62                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            120                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          512                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           25                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          185                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data           76                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           22                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data           77                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data          503                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data          306                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data          309                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          108                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2226                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          512                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           25                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          185                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data           76                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           22                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data           77                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data          503                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data          306                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data          309                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          108                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2226                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1294456                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     41959466                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2374951                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     16926133                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2017938                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data      7117977                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1953797                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data      7227981                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      1219482                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     40759713                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      1236580                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data     28835190                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      1400103                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data     28793172                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      2518599                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     10281451                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    195916989                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data      5365379                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus4.data      5733707                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     11099086                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1294456                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     47324845                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2374951                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     16926133                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2017938                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data      7117977                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1953797                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data      7227981                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      1219482                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     46493420                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      1236580                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data     28835190                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      1400103                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data     28793172                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      2518599                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     10281451                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    207016075                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1294456                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     47324845                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2374951                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     16926133                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2017938                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data      7117977                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1953797                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data      7227981                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      1219482                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     46493420                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      1236580                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data     28835190                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      1400103                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data     28793172                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      2518599                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     10281451                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    207016075                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.436538                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.961538                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.313559                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.913043                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.221574                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.916667                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.223837                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.425676                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.371359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.374545                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.238411                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.375267                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus4.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.909091                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.466302                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.961538                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.311973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.913043                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.219653                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.916667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.221902                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.458106                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.371359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.374545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.931034                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.236842                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.387535                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.466302                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.961538                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.311973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.913043                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.219653                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.916667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.221902                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.458106                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.371359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.374545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.931034                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.236842                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.387535                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 99573.538462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92421.731278                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 94998.040000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 91492.610811                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 96092.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 93657.592105                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 88808.954545                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 93869.883117                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 93806.307692                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 92425.653061                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 88327.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 94232.647059                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 93340.200000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 93181.786408                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 93281.444444                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 95198.620370                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 93028.009972                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 92506.534483                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data 92479.145161                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92492.383333                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 99573.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 92431.337891                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 94998.040000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 91492.610811                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 96092.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 93657.592105                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 88808.954545                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 93869.883117                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 93806.307692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 92432.246521                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 88327.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 94232.647059                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 93340.200000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 93181.786408                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 93281.444444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 95198.620370                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92999.135220                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 99573.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 92431.337891                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 94998.040000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 91492.610811                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 96092.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 93657.592105                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 88808.954545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 93869.883117                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 93806.307692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 92432.246521                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 88327.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 94232.647059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 93340.200000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 93181.786408                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 93281.444444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 95198.620370                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92999.135220                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               501.745591                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750132671                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1494288.189243                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.745591                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          489                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020426                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.783654                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.804079                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       124741                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         124741                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       124741                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          124741                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       124741                       # number of overall hits
system.cpu0.icache.overall_hits::total         124741                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           18                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.cpu0.icache.overall_misses::total           18                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2695544                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2695544                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2695544                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2695544                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2695544                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2695544                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       124759                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       124759                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       124759                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       124759                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       124759                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       124759                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000144                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000144                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000144                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000144                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000144                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000144                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 149752.444444                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 149752.444444                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 149752.444444                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 149752.444444                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 149752.444444                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 149752.444444                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            5                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            5                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2166890                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2166890                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2166890                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2166890                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2166890                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2166890                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000104                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000104                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000104                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000104                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 166683.846154                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 166683.846154                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 166683.846154                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 166683.846154                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 166683.846154                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 166683.846154                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  1098                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               125035925                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  1354                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              92345.587149                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   189.942565                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    66.057435                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.741963                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.258037                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        94520                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          94520                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        76463                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         76463                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          158                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          158                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          152                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          152                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       170983                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          170983                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       170983                       # number of overall hits
system.cpu0.dcache.overall_hits::total         170983                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2485                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2485                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          434                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          434                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2919                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2919                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2919                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2919                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    315827607                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    315827607                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     76841178                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     76841178                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    392668785                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    392668785                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    392668785                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    392668785                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        97005                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        97005                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        76897                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        76897                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       173902                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       173902                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       173902                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       173902                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.025617                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.025617                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.005644                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.005644                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.016785                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.016785                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.016785                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.016785                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 127093.604427                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 127093.604427                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 177053.405530                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 177053.405530                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 134521.680370                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 134521.680370                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 134521.680370                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 134521.680370                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          552                       # number of writebacks
system.cpu0.dcache.writebacks::total              552                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1445                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1445                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          376                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          376                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1821                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1821                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1821                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1821                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         1040                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         1040                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           58                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           58                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         1098                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         1098                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         1098                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         1098                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    112743672                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    112743672                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      9273076                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9273076                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    122016748                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    122016748                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    122016748                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    122016748                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.010721                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.010721                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000754                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000754                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.006314                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.006314                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.006314                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.006314                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 108407.376923                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 108407.376923                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 159880.620690                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 159880.620690                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 111126.364299                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 111126.364299                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 111126.364299                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 111126.364299                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     1                       # number of replacements
system.cpu1.icache.tagsinuse               549.785957                       # Cycle average of tags in use
system.cpu1.icache.total_refs               643069042                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   552                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1164980.148551                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    24.686467                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   525.099490                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.039562                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.841506                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.881067                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       128820                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         128820                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       128820                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          128820                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       128820                       # number of overall hits
system.cpu1.icache.overall_hits::total         128820                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           31                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           31                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           31                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            31                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           31                       # number of overall misses
system.cpu1.icache.overall_misses::total           31                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4765937                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4765937                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4765937                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4765937                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4765937                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4765937                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       128851                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       128851                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       128851                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       128851                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       128851                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       128851                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000241                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000241                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000241                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000241                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000241                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000241                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 153739.903226                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 153739.903226                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 153739.903226                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 153739.903226                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 153739.903226                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 153739.903226                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           26                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           26                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           26                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           26                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           26                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4120711                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4120711                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4120711                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4120711                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4120711                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4120711                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000202                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000202                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000202                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000202                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000202                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000202                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 158488.884615                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 158488.884615                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 158488.884615                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 158488.884615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 158488.884615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 158488.884615                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   593                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               150603155                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   849                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              177388.875147                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   155.647053                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   100.352947                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.607996                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.392004                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       179714                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         179714                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        38298                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         38298                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data           94                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           94                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data           91                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           91                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       218012                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          218012                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       218012                       # number of overall hits
system.cpu1.dcache.overall_hits::total         218012                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1982                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1982                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           15                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         1997                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1997                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         1997                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1997                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    205854610                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    205854610                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      1265345                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1265345                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    207119955                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    207119955                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    207119955                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    207119955                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       181696                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       181696                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        38313                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        38313                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data           94                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           94                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data           91                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           91                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       220009                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       220009                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       220009                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       220009                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010908                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010908                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000392                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000392                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009077                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009077                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009077                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009077                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 103862.063572                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 103862.063572                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 84356.333333                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 84356.333333                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 103715.550826                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 103715.550826                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 103715.550826                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 103715.550826                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           73                       # number of writebacks
system.cpu1.dcache.writebacks::total               73                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1392                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1392                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           12                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1404                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1404                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1404                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1404                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          590                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          590                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          593                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          593                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          593                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          593                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     56326345                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     56326345                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     56518645                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     56518645                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     56518645                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     56518645                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003247                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003247                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002695                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002695                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002695                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002695                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 95468.381356                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 95468.381356                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 95309.688027                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 95309.688027                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 95309.688027                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 95309.688027                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               467.197046                       # Cycle average of tags in use
system.cpu2.icache.total_refs               749856588                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   478                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1568737.631799                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.197046                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          455                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.019547                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.729167                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.748713                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       130113                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         130113                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       130113                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          130113                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       130113                       # number of overall hits
system.cpu2.icache.overall_hits::total         130113                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           29                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           29                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           29                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            29                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           29                       # number of overall misses
system.cpu2.icache.overall_misses::total           29                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4739550                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4739550                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4739550                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4739550                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4739550                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4739550                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       130142                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       130142                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       130142                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       130142                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       130142                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       130142                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000223                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000223                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000223                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000223                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000223                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000223                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 163432.758621                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 163432.758621                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 163432.758621                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 163432.758621                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 163432.758621                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 163432.758621                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            6                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            6                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           23                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           23                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           23                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           23                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           23                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           23                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3888838                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3888838                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3888838                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3888838                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3888838                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3888838                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000177                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000177                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000177                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000177                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000177                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000177                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 169079.913043                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 169079.913043                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 169079.913043                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 169079.913043                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 169079.913043                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 169079.913043                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   346                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               108861490                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   602                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              180833.039867                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   116.707166                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   139.292834                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.455887                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.544113                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       102832                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         102832                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        75322                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         75322                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          190                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          190                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          184                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          184                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       178154                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          178154                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       178154                       # number of overall hits
system.cpu2.dcache.overall_hits::total         178154                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data          875                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          875                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           12                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data          887                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           887                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data          887                       # number of overall misses
system.cpu2.dcache.overall_misses::total          887                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data     84782428                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     84782428                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      1380793                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1380793                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data     86163221                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total     86163221                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data     86163221                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total     86163221                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       103707                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       103707                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        75334                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        75334                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          184                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          184                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       179041                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       179041                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       179041                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       179041                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.008437                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.008437                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000159                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000159                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.004954                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004954                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.004954                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004954                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 96894.203429                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 96894.203429                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 115066.083333                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 115066.083333                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 97140.046223                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 97140.046223                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 97140.046223                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 97140.046223                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks           79                       # number of writebacks
system.cpu2.dcache.writebacks::total               79                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data          532                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          532                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data            9                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data          541                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          541                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data          541                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          541                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          343                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          343                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          346                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          346                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          346                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          346                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     30304336                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     30304336                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       286751                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       286751                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     30591087                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     30591087                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     30591087                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     30591087                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003307                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003307                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000040                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000040                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001933                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001933                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001933                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001933                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 88350.833819                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 88350.833819                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 95583.666667                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 95583.666667                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 88413.546243                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 88413.546243                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 88413.546243                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 88413.546243                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               467.386107                       # Cycle average of tags in use
system.cpu3.icache.total_refs               749856583                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   479                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1565462.594990                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.386107                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          455                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.019850                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.729167                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.749016                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       130108                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         130108                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       130108                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          130108                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       130108                       # number of overall hits
system.cpu3.icache.overall_hits::total         130108                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           29                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           29                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           29                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            29                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           29                       # number of overall misses
system.cpu3.icache.overall_misses::total           29                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4631752                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4631752                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4631752                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4631752                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4631752                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4631752                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       130137                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       130137                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       130137                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       130137                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       130137                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       130137                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000223                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000223                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000223                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000223                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000223                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000223                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 159715.586207                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 159715.586207                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 159715.586207                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 159715.586207                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 159715.586207                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 159715.586207                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            5                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            5                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           24                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           24                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           24                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           24                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           24                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           24                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3805085                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3805085                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3805085                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3805085                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3805085                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3805085                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000184                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000184                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000184                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000184                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000184                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000184                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 158545.208333                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 158545.208333                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 158545.208333                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 158545.208333                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 158545.208333                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 158545.208333                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   347                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               108861558                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   603                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              180533.263682                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   116.746991                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   139.253009                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.456043                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.543957                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       102867                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         102867                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        75355                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         75355                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          190                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          190                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          184                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          184                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       178222                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          178222                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       178222                       # number of overall hits
system.cpu3.dcache.overall_hits::total         178222                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data          872                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          872                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           12                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data          884                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           884                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data          884                       # number of overall misses
system.cpu3.dcache.overall_misses::total          884                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data     85047384                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     85047384                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      1094012                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1094012                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data     86141396                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total     86141396                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data     86141396                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total     86141396                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       103739                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       103739                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        75367                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        75367                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          184                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          184                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       179106                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       179106                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       179106                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       179106                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.008406                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.008406                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000159                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000159                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.004936                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.004936                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.004936                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.004936                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 97531.403670                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 97531.403670                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 91167.666667                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 91167.666667                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 97445.018100                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 97445.018100                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 97445.018100                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 97445.018100                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks           79                       # number of writebacks
system.cpu3.dcache.writebacks::total               79                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data          528                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          528                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data            9                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data          537                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          537                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data          537                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          537                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          344                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          344                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          347                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          347                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          347                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          347                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     30524722                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     30524722                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       208481                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       208481                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     30733203                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     30733203                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     30733203                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     30733203                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003316                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003316                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000040                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000040                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001937                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001937                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001937                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001937                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 88734.656977                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 88734.656977                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 69493.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 69493.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 88568.308357                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 88568.308357                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 88568.308357                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 88568.308357                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               501.745070                       # Cycle average of tags in use
system.cpu4.icache.total_refs               750132561                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1494287.970120                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    12.745070                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          489                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.020425                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.783654                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.804079                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       124631                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         124631                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       124631                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          124631                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       124631                       # number of overall hits
system.cpu4.icache.overall_hits::total         124631                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           17                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           17                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           17                       # number of overall misses
system.cpu4.icache.overall_misses::total           17                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      2538972                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      2538972                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      2538972                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      2538972                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      2538972                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      2538972                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       124648                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       124648                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       124648                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       124648                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       124648                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       124648                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000136                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000136                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000136                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000136                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000136                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000136                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 149351.294118                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 149351.294118                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 149351.294118                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 149351.294118                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 149351.294118                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 149351.294118                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            4                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            4                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            4                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           13                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           13                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           13                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      2086753                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      2086753                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      2086753                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      2086753                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      2086753                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      2086753                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000104                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000104                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000104                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000104                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 160519.461538                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 160519.461538                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 160519.461538                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 160519.461538                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 160519.461538                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 160519.461538                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  1098                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               125036118                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  1354                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              92345.729690                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   190.632623                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    65.367377                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.744659                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.255341                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        94702                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          94702                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        76475                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         76475                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          157                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          157                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          152                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          152                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       171177                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          171177                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       171177                       # number of overall hits
system.cpu4.dcache.overall_hits::total         171177                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         2444                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         2444                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          454                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          454                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         2898                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          2898                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         2898                       # number of overall misses
system.cpu4.dcache.overall_misses::total         2898                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    309073078                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    309073078                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     81474502                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     81474502                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    390547580                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    390547580                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    390547580                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    390547580                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        97146                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        97146                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        76929                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        76929                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          157                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          157                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       174075                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       174075                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       174075                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       174075                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.025158                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.025158                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.005902                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.005902                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.016648                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.016648                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.016648                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.016648                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 126461.979542                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 126461.979542                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 179459.255507                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 179459.255507                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 134764.520359                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 134764.520359                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 134764.520359                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 134764.520359                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          548                       # number of writebacks
system.cpu4.dcache.writebacks::total              548                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1408                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1408                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          392                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          392                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1800                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1800                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1800                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1800                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         1036                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         1036                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           62                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           62                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         1098                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         1098                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         1098                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         1098                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    111267903                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    111267903                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      9910167                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      9910167                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    121178070                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    121178070                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    121178070                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    121178070                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.010664                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.010664                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000806                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000806                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.006308                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.006308                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.006308                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.006308                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 107401.450772                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 107401.450772                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 159841.403226                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 159841.403226                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 110362.540984                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 110362.540984                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 110362.540984                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 110362.540984                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               556.530003                       # Cycle average of tags in use
system.cpu5.icache.total_refs               765406543                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1374158.964093                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    13.530003                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          543                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.021683                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.870192                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.891875                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       125645                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         125645                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       125645                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          125645                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       125645                       # number of overall hits
system.cpu5.icache.overall_hits::total         125645                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           16                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           16                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           16                       # number of overall misses
system.cpu5.icache.overall_misses::total           16                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      2528153                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      2528153                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      2528153                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      2528153                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      2528153                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      2528153                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       125661                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       125661                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       125661                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       125661                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       125661                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       125661                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000127                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000127                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000127                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000127                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000127                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000127                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 158009.562500                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 158009.562500                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 158009.562500                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 158009.562500                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 158009.562500                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 158009.562500                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            2                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            2                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            2                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           14                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           14                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           14                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      2243053                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      2243053                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      2243053                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      2243053                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      2243053                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      2243053                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000111                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000111                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000111                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000111                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000111                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000111                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 160218.071429                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 160218.071429                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 160218.071429                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 160218.071429                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 160218.071429                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 160218.071429                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   824                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               287890065                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  1080                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              266564.875000                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   101.521486                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   154.478514                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.396568                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.603432                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       321753                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         321753                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       175602                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        175602                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data           87                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total           87                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data           86                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total           86                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       497355                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          497355                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       497355                       # number of overall hits
system.cpu5.dcache.overall_hits::total         497355                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         2929                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         2929                       # number of ReadReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2929                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2929                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2929                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2929                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    332410850                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    332410850                       # number of ReadReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    332410850                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    332410850                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    332410850                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    332410850                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       324682                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       324682                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       175602                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       175602                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data           87                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total           87                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       500284                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       500284                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       500284                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       500284                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009021                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009021                       # miss rate for ReadReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005855                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005855                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005855                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005855                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 113489.535678                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 113489.535678                       # average ReadReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 113489.535678                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 113489.535678                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 113489.535678                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 113489.535678                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          182                       # number of writebacks
system.cpu5.dcache.writebacks::total              182                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         2105                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         2105                       # number of ReadReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         2105                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         2105                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         2105                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         2105                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          824                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          824                       # number of ReadReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          824                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          824                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          824                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          824                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     85535826                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     85535826                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     85535826                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     85535826                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     85535826                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     85535826                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002538                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002538                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001647                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001647                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001647                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001647                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 103805.614078                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 103805.614078                       # average ReadReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 103805.614078                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 103805.614078                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 103805.614078                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 103805.614078                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               557.520760                       # Cycle average of tags in use
system.cpu6.icache.total_refs               765406368                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   558                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs                   1371696                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    14.520760                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          543                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.023270                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.870192                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.893463                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       125470                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         125470                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       125470                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          125470                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       125470                       # number of overall hits
system.cpu6.icache.overall_hits::total         125470                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           18                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           18                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           18                       # number of overall misses
system.cpu6.icache.overall_misses::total           18                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      2824725                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      2824725                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      2824725                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      2824725                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      2824725                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      2824725                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       125488                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       125488                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       125488                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       125488                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       125488                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       125488                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000143                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000143                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000143                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000143                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000143                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000143                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 156929.166667                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 156929.166667                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 156929.166667                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 156929.166667                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 156929.166667                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 156929.166667                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            3                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            3                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            3                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           15                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           15                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           15                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      2444193                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      2444193                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      2444193                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      2444193                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      2444193                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      2444193                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000120                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000120                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000120                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000120                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 162946.200000                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 162946.200000                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 162946.200000                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 162946.200000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 162946.200000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 162946.200000                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   825                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               287890218                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  1081                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              266318.425532                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   101.564870                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   154.435130                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.396738                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.603262                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       321955                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         321955                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       175552                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        175552                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data           88                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total           88                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data           86                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total           86                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       497507                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          497507                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       497507                       # number of overall hits
system.cpu6.dcache.overall_hits::total         497507                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         2956                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         2956                       # number of ReadReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         2956                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          2956                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         2956                       # number of overall misses
system.cpu6.dcache.overall_misses::total         2956                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    335853997                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    335853997                       # number of ReadReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    335853997                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    335853997                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    335853997                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    335853997                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       324911                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       324911                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       175552                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       175552                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data           88                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total           88                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       500463                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       500463                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       500463                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       500463                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009098                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009098                       # miss rate for ReadReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005907                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005907                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005907                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005907                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 113617.725643                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 113617.725643                       # average ReadReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 113617.725643                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 113617.725643                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 113617.725643                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 113617.725643                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          178                       # number of writebacks
system.cpu6.dcache.writebacks::total              178                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         2131                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         2131                       # number of ReadReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         2131                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         2131                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         2131                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         2131                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          825                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          825                       # number of ReadReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          825                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          825                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          825                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          825                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     85784642                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     85784642                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     85784642                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     85784642                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     85784642                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     85784642                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002539                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002539                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.001648                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001648                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.001648                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001648                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 103981.384242                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 103981.384242                       # average ReadReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 103981.384242                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 103981.384242                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 103981.384242                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 103981.384242                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               499.224003                       # Cycle average of tags in use
system.cpu7.icache.total_refs               746408656                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   504                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1480969.555556                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    24.224003                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.038821                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.800038                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       128980                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         128980                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       128980                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          128980                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       128980                       # number of overall hits
system.cpu7.icache.overall_hits::total         128980                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           39                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           39                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            39                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           39                       # number of overall misses
system.cpu7.icache.overall_misses::total           39                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      5834389                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      5834389                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      5834389                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      5834389                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      5834389                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      5834389                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       129019                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       129019                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       129019                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       129019                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       129019                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       129019                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000302                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000302                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000302                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000302                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000302                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000302                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 149599.717949                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 149599.717949                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 149599.717949                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 149599.717949                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 149599.717949                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 149599.717949                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           10                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           10                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           29                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           29                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           29                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      4521233                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      4521233                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      4521233                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      4521233                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      4521233                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      4521233                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000225                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000225                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000225                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000225                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000225                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000225                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 155904.586207                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 155904.586207                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 155904.586207                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 155904.586207                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 155904.586207                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 155904.586207                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   456                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               112761515                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   712                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              158372.914326                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   158.891757                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    97.108243                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.620671                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.379329                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        87096                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          87096                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        72505                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         72505                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          177                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          176                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          176                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       159601                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          159601                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       159601                       # number of overall hits
system.cpu7.dcache.overall_hits::total         159601                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         1455                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         1455                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           16                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         1471                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          1471                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         1471                       # number of overall misses
system.cpu7.dcache.overall_misses::total         1471                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    159894306                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    159894306                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      1241716                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      1241716                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    161136022                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    161136022                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    161136022                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    161136022                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        88551                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        88551                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        72521                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        72521                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       161072                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       161072                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       161072                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       161072                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.016431                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.016431                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000221                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000221                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.009133                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.009133                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.009133                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.009133                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 109892.993814                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 109892.993814                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 77607.250000                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 77607.250000                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 109541.823249                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 109541.823249                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 109541.823249                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 109541.823249                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           96                       # number of writebacks
system.cpu7.dcache.writebacks::total               96                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1002                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1002                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           13                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         1015                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1015                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         1015                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1015                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          453                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          453                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          456                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          456                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          456                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          456                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     40631237                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     40631237                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     40823537                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     40823537                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     40823537                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     40823537                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.005116                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.005116                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002831                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002831                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002831                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002831                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 89693.679912                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 89693.679912                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data        64100                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 89525.300439                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 89525.300439                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 89525.300439                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 89525.300439                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
