TimeQuest Timing Analyzer report for fir
Tue Apr 23 13:53:31 2019
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clk'
 14. Slow 1200mV 85C Model Hold: 'clk'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Slow 1200mV 85C Model Metastability Report
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'clk'
 28. Slow 1200mV 0C Model Hold: 'clk'
 29. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Slow 1200mV 0C Model Metastability Report
 35. Fast 1200mV 0C Model Setup Summary
 36. Fast 1200mV 0C Model Hold Summary
 37. Fast 1200mV 0C Model Recovery Summary
 38. Fast 1200mV 0C Model Removal Summary
 39. Fast 1200mV 0C Model Minimum Pulse Width Summary
 40. Fast 1200mV 0C Model Setup: 'clk'
 41. Fast 1200mV 0C Model Hold: 'clk'
 42. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Fast 1200mV 0C Model Metastability Report
 48. Multicorner Timing Analysis Summary
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Board Trace Model Assignments
 54. Input Transition Times
 55. Slow Corner Signal Integrity Metrics
 56. Fast Corner Signal Integrity Metrics
 57. Setup Transfers
 58. Hold Transfers
 59. Report TCCS
 60. Report RSKM
 61. Unconstrained Paths
 62. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; fir                                                ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------+
; SDC File List                                        ;
+------------------+--------+--------------------------+
; SDC File Path    ; Status ; Read at                  ;
+------------------+--------+--------------------------+
; fir/fir_0002.sdc ; OK     ; Tue Apr 23 13:53:30 2019 ;
+------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 173.61 MHz ; 173.61 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clk   ; 14.240 ; 0.000              ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.284 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; clk   ; 9.499 ; 0.000                             ;
+-------+-------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.240 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[0]  ; clk          ; clk         ; 20.000       ; -0.475     ; 5.108      ;
; 14.240 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[1]  ; clk          ; clk         ; 20.000       ; -0.475     ; 5.108      ;
; 14.240 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[2]  ; clk          ; clk         ; 20.000       ; -0.475     ; 5.108      ;
; 14.240 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[3]  ; clk          ; clk         ; 20.000       ; -0.475     ; 5.108      ;
; 14.240 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[4]  ; clk          ; clk         ; 20.000       ; -0.475     ; 5.108      ;
; 14.240 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[5]  ; clk          ; clk         ; 20.000       ; -0.475     ; 5.108      ;
; 14.240 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[6]  ; clk          ; clk         ; 20.000       ; -0.475     ; 5.108      ;
; 14.240 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[7]  ; clk          ; clk         ; 20.000       ; -0.475     ; 5.108      ;
; 14.240 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[8]  ; clk          ; clk         ; 20.000       ; -0.475     ; 5.108      ;
; 14.240 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[9]  ; clk          ; clk         ; 20.000       ; -0.475     ; 5.108      ;
; 14.240 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[10] ; clk          ; clk         ; 20.000       ; -0.475     ; 5.108      ;
; 14.240 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[11] ; clk          ; clk         ; 20.000       ; -0.475     ; 5.108      ;
; 14.240 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[12] ; clk          ; clk         ; 20.000       ; -0.475     ; 5.108      ;
; 14.240 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[13] ; clk          ; clk         ; 20.000       ; -0.475     ; 5.108      ;
; 14.240 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[14] ; clk          ; clk         ; 20.000       ; -0.475     ; 5.108      ;
; 14.240 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[15] ; clk          ; clk         ; 20.000       ; -0.475     ; 5.108      ;
; 14.240 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[16] ; clk          ; clk         ; 20.000       ; -0.475     ; 5.108      ;
; 14.240 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[17] ; clk          ; clk         ; 20.000       ; -0.475     ; 5.108      ;
; 14.240 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[18] ; clk          ; clk         ; 20.000       ; -0.475     ; 5.108      ;
; 14.240 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[19] ; clk          ; clk         ; 20.000       ; -0.475     ; 5.108      ;
; 14.240 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[20] ; clk          ; clk         ; 20.000       ; -0.475     ; 5.108      ;
; 14.240 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[21] ; clk          ; clk         ; 20.000       ; -0.475     ; 5.108      ;
; 14.240 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[22] ; clk          ; clk         ; 20.000       ; -0.475     ; 5.108      ;
; 14.240 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[23] ; clk          ; clk         ; 20.000       ; -0.475     ; 5.108      ;
; 14.363 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[0]  ; clk          ; clk         ; 20.000       ; -0.475     ; 4.985      ;
; 14.363 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[1]  ; clk          ; clk         ; 20.000       ; -0.475     ; 4.985      ;
; 14.363 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[2]  ; clk          ; clk         ; 20.000       ; -0.475     ; 4.985      ;
; 14.363 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[3]  ; clk          ; clk         ; 20.000       ; -0.475     ; 4.985      ;
; 14.363 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[4]  ; clk          ; clk         ; 20.000       ; -0.475     ; 4.985      ;
; 14.363 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[5]  ; clk          ; clk         ; 20.000       ; -0.475     ; 4.985      ;
; 14.363 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[6]  ; clk          ; clk         ; 20.000       ; -0.475     ; 4.985      ;
; 14.363 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[7]  ; clk          ; clk         ; 20.000       ; -0.475     ; 4.985      ;
; 14.363 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[8]  ; clk          ; clk         ; 20.000       ; -0.475     ; 4.985      ;
; 14.363 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[9]  ; clk          ; clk         ; 20.000       ; -0.475     ; 4.985      ;
; 14.363 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[10] ; clk          ; clk         ; 20.000       ; -0.475     ; 4.985      ;
; 14.363 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[11] ; clk          ; clk         ; 20.000       ; -0.475     ; 4.985      ;
; 14.363 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[12] ; clk          ; clk         ; 20.000       ; -0.475     ; 4.985      ;
; 14.363 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[13] ; clk          ; clk         ; 20.000       ; -0.475     ; 4.985      ;
; 14.363 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[14] ; clk          ; clk         ; 20.000       ; -0.475     ; 4.985      ;
; 14.363 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[15] ; clk          ; clk         ; 20.000       ; -0.475     ; 4.985      ;
; 14.363 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[16] ; clk          ; clk         ; 20.000       ; -0.475     ; 4.985      ;
; 14.363 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[17] ; clk          ; clk         ; 20.000       ; -0.475     ; 4.985      ;
; 14.363 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[18] ; clk          ; clk         ; 20.000       ; -0.475     ; 4.985      ;
; 14.363 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[19] ; clk          ; clk         ; 20.000       ; -0.475     ; 4.985      ;
; 14.363 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[20] ; clk          ; clk         ; 20.000       ; -0.475     ; 4.985      ;
; 14.363 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[21] ; clk          ; clk         ; 20.000       ; -0.475     ; 4.985      ;
; 14.363 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[22] ; clk          ; clk         ; 20.000       ; -0.475     ; 4.985      ;
; 14.363 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[23] ; clk          ; clk         ; 20.000       ; -0.475     ; 4.985      ;
; 14.378 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[0]  ; clk          ; clk         ; 20.000       ; -0.475     ; 4.970      ;
; 14.378 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[1]  ; clk          ; clk         ; 20.000       ; -0.475     ; 4.970      ;
; 14.378 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[2]  ; clk          ; clk         ; 20.000       ; -0.475     ; 4.970      ;
; 14.378 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[3]  ; clk          ; clk         ; 20.000       ; -0.475     ; 4.970      ;
; 14.378 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[4]  ; clk          ; clk         ; 20.000       ; -0.475     ; 4.970      ;
; 14.378 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[5]  ; clk          ; clk         ; 20.000       ; -0.475     ; 4.970      ;
; 14.378 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[6]  ; clk          ; clk         ; 20.000       ; -0.475     ; 4.970      ;
; 14.378 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[7]  ; clk          ; clk         ; 20.000       ; -0.475     ; 4.970      ;
; 14.378 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[8]  ; clk          ; clk         ; 20.000       ; -0.475     ; 4.970      ;
; 14.378 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[9]  ; clk          ; clk         ; 20.000       ; -0.475     ; 4.970      ;
; 14.378 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[10] ; clk          ; clk         ; 20.000       ; -0.475     ; 4.970      ;
; 14.378 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[11] ; clk          ; clk         ; 20.000       ; -0.475     ; 4.970      ;
; 14.378 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[12] ; clk          ; clk         ; 20.000       ; -0.475     ; 4.970      ;
; 14.378 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[13] ; clk          ; clk         ; 20.000       ; -0.475     ; 4.970      ;
; 14.378 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[14] ; clk          ; clk         ; 20.000       ; -0.475     ; 4.970      ;
; 14.378 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[15] ; clk          ; clk         ; 20.000       ; -0.475     ; 4.970      ;
; 14.378 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[16] ; clk          ; clk         ; 20.000       ; -0.475     ; 4.970      ;
; 14.378 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[17] ; clk          ; clk         ; 20.000       ; -0.475     ; 4.970      ;
; 14.378 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[18] ; clk          ; clk         ; 20.000       ; -0.475     ; 4.970      ;
; 14.378 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[19] ; clk          ; clk         ; 20.000       ; -0.475     ; 4.970      ;
; 14.378 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[20] ; clk          ; clk         ; 20.000       ; -0.475     ; 4.970      ;
; 14.378 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[21] ; clk          ; clk         ; 20.000       ; -0.475     ; 4.970      ;
; 14.378 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[22] ; clk          ; clk         ; 20.000       ; -0.475     ; 4.970      ;
; 14.378 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[23] ; clk          ; clk         ; 20.000       ; -0.475     ; 4.970      ;
; 14.379 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[13] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[0]  ; clk          ; clk         ; 20.000       ; -0.475     ; 4.969      ;
; 14.379 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[13] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[1]  ; clk          ; clk         ; 20.000       ; -0.475     ; 4.969      ;
; 14.379 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[13] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[2]  ; clk          ; clk         ; 20.000       ; -0.475     ; 4.969      ;
; 14.379 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[13] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[3]  ; clk          ; clk         ; 20.000       ; -0.475     ; 4.969      ;
; 14.379 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[13] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[4]  ; clk          ; clk         ; 20.000       ; -0.475     ; 4.969      ;
; 14.379 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[13] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[5]  ; clk          ; clk         ; 20.000       ; -0.475     ; 4.969      ;
; 14.379 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[13] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[6]  ; clk          ; clk         ; 20.000       ; -0.475     ; 4.969      ;
; 14.379 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[13] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[7]  ; clk          ; clk         ; 20.000       ; -0.475     ; 4.969      ;
; 14.379 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[13] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[8]  ; clk          ; clk         ; 20.000       ; -0.475     ; 4.969      ;
; 14.379 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[13] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[9]  ; clk          ; clk         ; 20.000       ; -0.475     ; 4.969      ;
; 14.379 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[13] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[10] ; clk          ; clk         ; 20.000       ; -0.475     ; 4.969      ;
; 14.379 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[13] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[11] ; clk          ; clk         ; 20.000       ; -0.475     ; 4.969      ;
; 14.379 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[13] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[12] ; clk          ; clk         ; 20.000       ; -0.475     ; 4.969      ;
; 14.379 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[13] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[13] ; clk          ; clk         ; 20.000       ; -0.475     ; 4.969      ;
; 14.379 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[13] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[14] ; clk          ; clk         ; 20.000       ; -0.475     ; 4.969      ;
; 14.379 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[13] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[15] ; clk          ; clk         ; 20.000       ; -0.475     ; 4.969      ;
; 14.379 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[13] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[16] ; clk          ; clk         ; 20.000       ; -0.475     ; 4.969      ;
; 14.379 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[13] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[17] ; clk          ; clk         ; 20.000       ; -0.475     ; 4.969      ;
; 14.379 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[13] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[18] ; clk          ; clk         ; 20.000       ; -0.475     ; 4.969      ;
; 14.379 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[13] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[19] ; clk          ; clk         ; 20.000       ; -0.475     ; 4.969      ;
; 14.379 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[13] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[20] ; clk          ; clk         ; 20.000       ; -0.475     ; 4.969      ;
; 14.379 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[13] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[21] ; clk          ; clk         ; 20.000       ; -0.475     ; 4.969      ;
; 14.379 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[13] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[22] ; clk          ; clk         ; 20.000       ; -0.475     ; 4.969      ;
; 14.379 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[13] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[23] ; clk          ; clk         ; 20.000       ; -0.475     ; 4.969      ;
; 14.391 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[6]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[0]  ; clk          ; clk         ; 20.000       ; -0.475     ; 4.957      ;
; 14.391 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[6]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[1]  ; clk          ; clk         ; 20.000       ; -0.475     ; 4.957      ;
; 14.391 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[6]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[2]  ; clk          ; clk         ; 20.000       ; -0.475     ; 4.957      ;
; 14.391 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[6]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[3]  ; clk          ; clk         ; 20.000       ; -0.475     ; 4.957      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                        ; To Node                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.284 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][2]               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.384      ; 0.855      ;
; 0.286 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]                           ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.377      ; 0.850      ;
; 0.287 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[0]                           ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.377      ; 0.851      ;
; 0.298 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][21]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.386      ; 0.871      ;
; 0.298 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][23]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.386      ; 0.871      ;
; 0.302 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][22]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.386      ; 0.875      ;
; 0.306 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]                           ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.377      ; 0.870      ;
; 0.307 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][3]               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.384      ; 0.878      ;
; 0.314 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][17]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.384      ; 0.885      ;
; 0.321 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[1]                                   ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.377      ; 0.885      ;
; 0.330 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[3]                                   ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.377      ; 0.894      ;
; 0.356 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]                           ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.377      ; 0.920      ;
; 0.358 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[0]                           ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[0]                                                                       ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[0]                      ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[0]                                                                  ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[1]                                       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[1]                                                                                   ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[2]                                       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[2]                                                                                   ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[3]                                       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[3]                                                                                   ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[0]                                       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[0]                                                                                   ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[3]                                   ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[3]                                                                               ; clk          ; clk         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[2]                                   ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[2]                                                                               ; clk          ; clk         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[1]                                   ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[1]                                                                               ; clk          ; clk         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[0]                                   ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[0]                                                                               ; clk          ; clk         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]                            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]                                                                        ; clk          ; clk         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]                            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]                                                                        ; clk          ; clk         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]                            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]                                                                        ; clk          ; clk         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[2]                            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[2]                                                                        ; clk          ; clk         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]                            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]                                                                        ; clk          ; clk         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[0]                            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[0]                                                                        ; clk          ; clk         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_run_count[1]                                   ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_run_count[1]                                                                               ; clk          ; clk         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]                 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]                                                             ; clk          ; clk         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]                 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]                                                             ; clk          ; clk         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]                 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]                                                             ; clk          ; clk         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]                 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]                                                             ; clk          ; clk         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_run_count[0]                                   ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_run_count[0]                                                                               ; clk          ; clk         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]                      ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]                                                                  ; clk          ; clk         ; 0.000        ; 0.061      ; 0.577      ;
; 0.362 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]                            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]                                                                        ; clk          ; clk         ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1]                 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1]                                                             ; clk          ; clk         ; 0.000        ; 0.061      ; 0.580      ;
; 0.372 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][18]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][18]                                                          ; clk          ; clk         ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][20]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][20]                                                          ; clk          ; clk         ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][20]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][20]                                                          ; clk          ; clk         ; 0.000        ; 0.062      ; 0.591      ;
; 0.373 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]                            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]                                                                       ; clk          ; clk         ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][2]               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][2]                                                           ; clk          ; clk         ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][3]               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][3]                                                           ; clk          ; clk         ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][4]               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][4]                                                           ; clk          ; clk         ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][7]               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][7]                                                           ; clk          ; clk         ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][15]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][15]                                                          ; clk          ; clk         ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][15]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][15]                                                          ; clk          ; clk         ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][16]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][16]                                                          ; clk          ; clk         ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][19]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][19]                                                          ; clk          ; clk         ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][22]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][22]                                                          ; clk          ; clk         ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[11]             ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[11]                                                            ; clk          ; clk         ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][1]               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][1]                                                           ; clk          ; clk         ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][2]               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][2]                                                           ; clk          ; clk         ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][5]               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][5]                                                           ; clk          ; clk         ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][5]               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][5]                                                           ; clk          ; clk         ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][6]               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][6]                                                           ; clk          ; clk         ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][7]               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][7]                                                           ; clk          ; clk         ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][9]               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][9]                                                           ; clk          ; clk         ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][11]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][11]                                                          ; clk          ; clk         ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][11]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][11]                                                          ; clk          ; clk         ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][13]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][13]                                                          ; clk          ; clk         ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][17]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][17]                                                          ; clk          ; clk         ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][22]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][22]                                                          ; clk          ; clk         ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[16]             ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[16]                                                            ; clk          ; clk         ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[13]             ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[13]                                                            ; clk          ; clk         ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[12]             ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[12]                                                            ; clk          ; clk         ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[8]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[8]                                                             ; clk          ; clk         ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[6]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[6]                                                             ; clk          ; clk         ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[1][0] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[0][0]                                             ; clk          ; clk         ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[2][0] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[1][0]                                             ; clk          ; clk         ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|packet_error_s[0]                    ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|at_source_error_s[0]                                                         ; clk          ; clk         ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][0]               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][0]                                                           ; clk          ; clk         ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][1]               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][1]                                                           ; clk          ; clk         ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][8]               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][8]                                                           ; clk          ; clk         ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][9]               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][9]                                                           ; clk          ; clk         ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][10]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][10]                                                          ; clk          ; clk         ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][13]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][13]                                                          ; clk          ; clk         ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][17]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][17]                                                          ; clk          ; clk         ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][18]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][18]                                                          ; clk          ; clk         ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][21]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][21]                                                          ; clk          ; clk         ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][23]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][23]                                                          ; clk          ; clk         ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[15]             ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[15]                                                            ; clk          ; clk         ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[14]             ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[14]                                                            ; clk          ; clk         ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[7]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[7]                                                             ; clk          ; clk         ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[5]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[5]                                                             ; clk          ; clk         ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[4]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[4]                                                             ; clk          ; clk         ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[2]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[2]                                                             ; clk          ; clk         ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[1]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[1]                                                             ; clk          ; clk         ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[0]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[0]                                                             ; clk          ; clk         ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[10]             ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[10]                                                            ; clk          ; clk         ; 0.000        ; 0.062      ; 0.594      ;
; 0.376 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][4]               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][4]                                                           ; clk          ; clk         ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][12]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][12]                                                          ; clk          ; clk         ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][14]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][14]                                                          ; clk          ; clk         ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][19]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][19]                                                          ; clk          ; clk         ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][23]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][23]                                                          ; clk          ; clk         ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute|delay_signals[1][0]        ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                                                    ; clk          ; clk         ; 0.000        ; 0.062      ; 0.595      ;
; 0.377 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][12]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][12]                                                          ; clk          ; clk         ; 0.000        ; 0.061      ; 0.595      ;
; 0.381 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[21]                                    ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[21]                                                                 ; clk          ; clk         ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[5]                                     ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[5]                                                                  ; clk          ; clk         ; 0.000        ; 0.062      ; 0.600      ;
; 0.382 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[3]                      ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_oseq_eq                                                                                    ; clk          ; clk         ; 0.000        ; 0.062      ; 0.601      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                            ;
+-------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                                                                       ;
+-------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.499 ; 9.793        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[0]          ;
; 9.499 ; 9.793        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[1]          ;
; 9.499 ; 9.793        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[2]          ;
; 9.499 ; 9.793        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[3]          ;
; 9.499 ; 9.793        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[4]          ;
; 9.499 ; 9.793        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[5]          ;
; 9.499 ; 9.793        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[6]          ;
; 9.500 ; 9.794        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[0]          ;
; 9.500 ; 9.794        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[10]         ;
; 9.500 ; 9.794        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[11]         ;
; 9.500 ; 9.794        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[12]         ;
; 9.500 ; 9.794        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[13]         ;
; 9.500 ; 9.794        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[14]         ;
; 9.500 ; 9.794        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[15]         ;
; 9.500 ; 9.794        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[16]         ;
; 9.500 ; 9.794        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[17]         ;
; 9.500 ; 9.794        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[18]         ;
; 9.500 ; 9.794        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[19]         ;
; 9.500 ; 9.794        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[1]          ;
; 9.500 ; 9.794        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[20]         ;
; 9.500 ; 9.794        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[21]         ;
; 9.500 ; 9.794        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[22]         ;
; 9.500 ; 9.794        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[23]         ;
; 9.500 ; 9.794        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[2]          ;
; 9.500 ; 9.794        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[3]          ;
; 9.500 ; 9.794        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[4]          ;
; 9.500 ; 9.794        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[5]          ;
; 9.500 ; 9.794        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[6]          ;
; 9.500 ; 9.794        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[7]          ;
; 9.500 ; 9.794        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[8]          ;
; 9.500 ; 9.794        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[9]          ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|ram_block1a0~portb_address_reg0 ;
; 9.580 ; 9.810        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.580 ; 9.810        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.580 ; 9.810        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.584 ; 9.814        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]                          ;
; 9.584 ; 9.814        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[10]                         ;
; 9.584 ; 9.814        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[11]                         ;
; 9.584 ; 9.814        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[12]                         ;
; 9.584 ; 9.814        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[13]                         ;
; 9.584 ; 9.814        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[14]                         ;
; 9.584 ; 9.814        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[15]                         ;
; 9.584 ; 9.814        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[16]                         ;
; 9.584 ; 9.814        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[17]                         ;
; 9.584 ; 9.814        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[18]                         ;
; 9.584 ; 9.814        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[19]                         ;
; 9.584 ; 9.814        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[1]                          ;
; 9.584 ; 9.814        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[20]                         ;
; 9.584 ; 9.814        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[21]                         ;
; 9.584 ; 9.814        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[22]                         ;
; 9.584 ; 9.814        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[23]                         ;
; 9.584 ; 9.814        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]                          ;
; 9.584 ; 9.814        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[3]                          ;
; 9.584 ; 9.814        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[4]                          ;
; 9.584 ; 9.814        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[5]                          ;
; 9.584 ; 9.814        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[6]                          ;
; 9.584 ; 9.814        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[7]                          ;
; 9.584 ; 9.814        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[8]                          ;
; 9.584 ; 9.814        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[9]                          ;
; 9.685 ; 9.869        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][0]                                                           ;
; 9.685 ; 9.869        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][10]                                                          ;
; 9.685 ; 9.869        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][11]                                                          ;
; 9.685 ; 9.869        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][12]                                                          ;
; 9.685 ; 9.869        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][1]                                                           ;
; 9.685 ; 9.869        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][4]                                                           ;
; 9.685 ; 9.869        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][0]                                                           ;
; 9.685 ; 9.869        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][10]                                                          ;
; 9.685 ; 9.869        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][11]                                                          ;
; 9.685 ; 9.869        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][12]                                                          ;
; 9.685 ; 9.869        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][1]                                                           ;
; 9.685 ; 9.869        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][4]                                                           ;
; 9.685 ; 9.869        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][0]                                                           ;
; 9.685 ; 9.869        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][10]                                                          ;
; 9.685 ; 9.869        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][11]                                                          ;
; 9.685 ; 9.869        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][12]                                                          ;
; 9.685 ; 9.869        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][1]                                                           ;
; 9.685 ; 9.869        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][4]                                                           ;
; 9.686 ; 9.870        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|packet_error_s[0]                                                                ;
; 9.686 ; 9.870        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|at_source_error_s[0]                                                         ;
; 9.686 ; 9.870        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[0]                                                                  ;
; 9.686 ; 9.870        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[10]                                                                 ;
; 9.686 ; 9.870        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[11]                                                                 ;
; 9.686 ; 9.870        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[12]                                                                 ;
; 9.686 ; 9.870        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[13]                                                                 ;
; 9.686 ; 9.870        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[16]                                                                 ;
; 9.686 ; 9.870        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[17]                                                                 ;
; 9.686 ; 9.870        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[18]                                                                 ;
; 9.686 ; 9.870        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[1]                                                                  ;
; 9.686 ; 9.870        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[20]                                                                 ;
; 9.686 ; 9.870        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[22]                                                                 ;
; 9.686 ; 9.870        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[23]                                                                 ;
; 9.686 ; 9.870        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[6]                                                                  ;
; 9.686 ; 9.870        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[7]                                                                  ;
; 9.686 ; 9.870        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[8]                                                                  ;
; 9.686 ; 9.870        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[9]                                                                  ;
; 9.686 ; 9.870        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid                                                                   ;
; 9.686 ; 9.870        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[0]                                                                  ;
; 9.686 ; 9.870        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[1]                                                                  ;
; 9.686 ; 9.870        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[2]                                                                  ;
; 9.686 ; 9.870        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[3]                                                                  ;
+-------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Setup Times                                                                      ;
+--------------------+------------+--------+--------+------------+-----------------+
; Data Port          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------------+------------+--------+--------+------------+-----------------+
; ast_sink_data[*]   ; clk        ; 1.858  ; 2.307  ; Rise       ; clk             ;
;  ast_sink_data[0]  ; clk        ; 1.809  ; 2.273  ; Rise       ; clk             ;
;  ast_sink_data[1]  ; clk        ; 1.600  ; 2.014  ; Rise       ; clk             ;
;  ast_sink_data[2]  ; clk        ; 1.800  ; 2.269  ; Rise       ; clk             ;
;  ast_sink_data[3]  ; clk        ; 1.831  ; 2.305  ; Rise       ; clk             ;
;  ast_sink_data[4]  ; clk        ; 1.858  ; 2.307  ; Rise       ; clk             ;
;  ast_sink_data[5]  ; clk        ; 1.667  ; 2.073  ; Rise       ; clk             ;
;  ast_sink_data[6]  ; clk        ; 1.576  ; 1.982  ; Rise       ; clk             ;
;  ast_sink_data[7]  ; clk        ; 1.515  ; 1.962  ; Rise       ; clk             ;
;  ast_sink_data[8]  ; clk        ; 1.645  ; 2.052  ; Rise       ; clk             ;
;  ast_sink_data[9]  ; clk        ; 1.287  ; 1.701  ; Rise       ; clk             ;
;  ast_sink_data[10] ; clk        ; 1.509  ; 1.956  ; Rise       ; clk             ;
;  ast_sink_data[11] ; clk        ; 1.711  ; 2.148  ; Rise       ; clk             ;
;  ast_sink_data[12] ; clk        ; 1.562  ; 1.983  ; Rise       ; clk             ;
;  ast_sink_data[13] ; clk        ; 1.544  ; 2.008  ; Rise       ; clk             ;
;  ast_sink_data[14] ; clk        ; 1.657  ; 2.073  ; Rise       ; clk             ;
;  ast_sink_data[15] ; clk        ; 1.644  ; 2.054  ; Rise       ; clk             ;
;  ast_sink_data[16] ; clk        ; 1.284  ; 1.697  ; Rise       ; clk             ;
;  ast_sink_data[17] ; clk        ; 1.488  ; 1.940  ; Rise       ; clk             ;
;  ast_sink_data[18] ; clk        ; 1.648  ; 2.102  ; Rise       ; clk             ;
;  ast_sink_data[19] ; clk        ; 1.549  ; 2.008  ; Rise       ; clk             ;
;  ast_sink_data[20] ; clk        ; 1.296  ; 1.707  ; Rise       ; clk             ;
;  ast_sink_data[21] ; clk        ; 1.580  ; 1.970  ; Rise       ; clk             ;
;  ast_sink_data[22] ; clk        ; 1.567  ; 1.967  ; Rise       ; clk             ;
;  ast_sink_data[23] ; clk        ; 1.528  ; 1.938  ; Rise       ; clk             ;
; ast_sink_error[*]  ; clk        ; 1.796  ; 2.261  ; Rise       ; clk             ;
;  ast_sink_error[0] ; clk        ; 1.796  ; 2.261  ; Rise       ; clk             ;
; ast_sink_valid     ; clk        ; -0.126 ; -0.010 ; Rise       ; clk             ;
+--------------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Hold Times                                                                       ;
+--------------------+------------+--------+--------+------------+-----------------+
; Data Port          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------------+------------+--------+--------+------------+-----------------+
; ast_sink_data[*]   ; clk        ; -0.920 ; -1.314 ; Rise       ; clk             ;
;  ast_sink_data[0]  ; clk        ; -1.427 ; -1.870 ; Rise       ; clk             ;
;  ast_sink_data[1]  ; clk        ; -1.230 ; -1.623 ; Rise       ; clk             ;
;  ast_sink_data[2]  ; clk        ; -1.415 ; -1.863 ; Rise       ; clk             ;
;  ast_sink_data[3]  ; clk        ; -1.446 ; -1.898 ; Rise       ; clk             ;
;  ast_sink_data[4]  ; clk        ; -1.483 ; -1.922 ; Rise       ; clk             ;
;  ast_sink_data[5]  ; clk        ; -1.300 ; -1.698 ; Rise       ; clk             ;
;  ast_sink_data[6]  ; clk        ; -1.201 ; -1.588 ; Rise       ; clk             ;
;  ast_sink_data[7]  ; clk        ; -1.142 ; -1.569 ; Rise       ; clk             ;
;  ast_sink_data[8]  ; clk        ; -1.273 ; -1.658 ; Rise       ; clk             ;
;  ast_sink_data[9]  ; clk        ; -0.924 ; -1.319 ; Rise       ; clk             ;
;  ast_sink_data[10] ; clk        ; -1.137 ; -1.564 ; Rise       ; clk             ;
;  ast_sink_data[11] ; clk        ; -1.342 ; -1.770 ; Rise       ; clk             ;
;  ast_sink_data[12] ; clk        ; -1.188 ; -1.590 ; Rise       ; clk             ;
;  ast_sink_data[13] ; clk        ; -1.171 ; -1.614 ; Rise       ; clk             ;
;  ast_sink_data[14] ; clk        ; -1.295 ; -1.699 ; Rise       ; clk             ;
;  ast_sink_data[15] ; clk        ; -1.276 ; -1.677 ; Rise       ; clk             ;
;  ast_sink_data[16] ; clk        ; -0.920 ; -1.314 ; Rise       ; clk             ;
;  ast_sink_data[17] ; clk        ; -1.115 ; -1.547 ; Rise       ; clk             ;
;  ast_sink_data[18] ; clk        ; -1.281 ; -1.724 ; Rise       ; clk             ;
;  ast_sink_data[19] ; clk        ; -1.176 ; -1.614 ; Rise       ; clk             ;
;  ast_sink_data[20] ; clk        ; -0.932 ; -1.324 ; Rise       ; clk             ;
;  ast_sink_data[21] ; clk        ; -1.210 ; -1.579 ; Rise       ; clk             ;
;  ast_sink_data[22] ; clk        ; -1.197 ; -1.577 ; Rise       ; clk             ;
;  ast_sink_data[23] ; clk        ; -1.159 ; -1.548 ; Rise       ; clk             ;
; ast_sink_error[*]  ; clk        ; -1.413 ; -1.856 ; Rise       ; clk             ;
;  ast_sink_error[0] ; clk        ; -1.413 ; -1.856 ; Rise       ; clk             ;
; ast_sink_valid     ; clk        ; 0.581  ; 0.429  ; Rise       ; clk             ;
+--------------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Clock to Output Times                                                            ;
+----------------------+------------+-------+-------+------------+-----------------+
; Data Port            ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------------+------------+-------+-------+------------+-----------------+
; ast_source_data[*]   ; clk        ; 7.052 ; 7.097 ; Rise       ; clk             ;
;  ast_source_data[0]  ; clk        ; 5.531 ; 5.510 ; Rise       ; clk             ;
;  ast_source_data[1]  ; clk        ; 5.489 ; 5.477 ; Rise       ; clk             ;
;  ast_source_data[2]  ; clk        ; 5.804 ; 5.810 ; Rise       ; clk             ;
;  ast_source_data[3]  ; clk        ; 6.019 ; 5.987 ; Rise       ; clk             ;
;  ast_source_data[4]  ; clk        ; 5.717 ; 5.700 ; Rise       ; clk             ;
;  ast_source_data[5]  ; clk        ; 5.963 ; 5.940 ; Rise       ; clk             ;
;  ast_source_data[6]  ; clk        ; 5.764 ; 5.750 ; Rise       ; clk             ;
;  ast_source_data[7]  ; clk        ; 5.292 ; 5.277 ; Rise       ; clk             ;
;  ast_source_data[8]  ; clk        ; 5.758 ; 5.739 ; Rise       ; clk             ;
;  ast_source_data[9]  ; clk        ; 5.497 ; 5.488 ; Rise       ; clk             ;
;  ast_source_data[10] ; clk        ; 5.809 ; 5.781 ; Rise       ; clk             ;
;  ast_source_data[11] ; clk        ; 5.477 ; 5.464 ; Rise       ; clk             ;
;  ast_source_data[12] ; clk        ; 5.330 ; 5.323 ; Rise       ; clk             ;
;  ast_source_data[13] ; clk        ; 5.581 ; 5.633 ; Rise       ; clk             ;
;  ast_source_data[14] ; clk        ; 5.792 ; 5.787 ; Rise       ; clk             ;
;  ast_source_data[15] ; clk        ; 5.808 ; 5.809 ; Rise       ; clk             ;
;  ast_source_data[16] ; clk        ; 5.784 ; 5.771 ; Rise       ; clk             ;
;  ast_source_data[17] ; clk        ; 5.613 ; 5.625 ; Rise       ; clk             ;
;  ast_source_data[18] ; clk        ; 7.052 ; 7.097 ; Rise       ; clk             ;
;  ast_source_data[19] ; clk        ; 5.581 ; 5.558 ; Rise       ; clk             ;
;  ast_source_data[20] ; clk        ; 5.586 ; 5.562 ; Rise       ; clk             ;
;  ast_source_data[21] ; clk        ; 5.746 ; 5.715 ; Rise       ; clk             ;
;  ast_source_data[22] ; clk        ; 5.558 ; 5.571 ; Rise       ; clk             ;
;  ast_source_data[23] ; clk        ; 5.527 ; 5.568 ; Rise       ; clk             ;
; ast_source_error[*]  ; clk        ; 5.745 ; 5.761 ; Rise       ; clk             ;
;  ast_source_error[0] ; clk        ; 5.745 ; 5.761 ; Rise       ; clk             ;
; ast_source_valid     ; clk        ; 5.271 ; 5.252 ; Rise       ; clk             ;
+----------------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                    ;
+----------------------+------------+-------+-------+------------+-----------------+
; Data Port            ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------------+------------+-------+-------+------------+-----------------+
; ast_source_data[*]   ; clk        ; 5.184 ; 5.167 ; Rise       ; clk             ;
;  ast_source_data[0]  ; clk        ; 5.414 ; 5.391 ; Rise       ; clk             ;
;  ast_source_data[1]  ; clk        ; 5.372 ; 5.359 ; Rise       ; clk             ;
;  ast_source_data[2]  ; clk        ; 5.675 ; 5.679 ; Rise       ; clk             ;
;  ast_source_data[3]  ; clk        ; 5.882 ; 5.849 ; Rise       ; clk             ;
;  ast_source_data[4]  ; clk        ; 5.592 ; 5.573 ; Rise       ; clk             ;
;  ast_source_data[5]  ; clk        ; 5.829 ; 5.804 ; Rise       ; clk             ;
;  ast_source_data[6]  ; clk        ; 5.639 ; 5.623 ; Rise       ; clk             ;
;  ast_source_data[7]  ; clk        ; 5.184 ; 5.167 ; Rise       ; clk             ;
;  ast_source_data[8]  ; clk        ; 5.633 ; 5.613 ; Rise       ; clk             ;
;  ast_source_data[9]  ; clk        ; 5.381 ; 5.370 ; Rise       ; clk             ;
;  ast_source_data[10] ; clk        ; 5.681 ; 5.653 ; Rise       ; clk             ;
;  ast_source_data[11] ; clk        ; 5.362 ; 5.347 ; Rise       ; clk             ;
;  ast_source_data[12] ; clk        ; 5.221 ; 5.212 ; Rise       ; clk             ;
;  ast_source_data[13] ; clk        ; 5.461 ; 5.510 ; Rise       ; clk             ;
;  ast_source_data[14] ; clk        ; 5.665 ; 5.658 ; Rise       ; clk             ;
;  ast_source_data[15] ; clk        ; 5.681 ; 5.680 ; Rise       ; clk             ;
;  ast_source_data[16] ; clk        ; 5.657 ; 5.642 ; Rise       ; clk             ;
;  ast_source_data[17] ; clk        ; 5.493 ; 5.502 ; Rise       ; clk             ;
;  ast_source_data[18] ; clk        ; 6.874 ; 6.915 ; Rise       ; clk             ;
;  ast_source_data[19] ; clk        ; 5.462 ; 5.438 ; Rise       ; clk             ;
;  ast_source_data[20] ; clk        ; 5.467 ; 5.442 ; Rise       ; clk             ;
;  ast_source_data[21] ; clk        ; 5.620 ; 5.588 ; Rise       ; clk             ;
;  ast_source_data[22] ; clk        ; 5.440 ; 5.450 ; Rise       ; clk             ;
;  ast_source_data[23] ; clk        ; 5.410 ; 5.447 ; Rise       ; clk             ;
; ast_source_error[*]  ; clk        ; 5.620 ; 5.632 ; Rise       ; clk             ;
;  ast_source_error[0] ; clk        ; 5.620 ; 5.632 ; Rise       ; clk             ;
; ast_source_valid     ; clk        ; 5.164 ; 5.145 ; Rise       ; clk             ;
+----------------------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 195.05 MHz ; 195.05 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; 14.873 ; 0.000             ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.282 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; clk   ; 9.518 ; 0.000                            ;
+-------+-------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.873 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[0]  ; clk          ; clk         ; 20.000       ; -0.433     ; 4.533      ;
; 14.873 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[1]  ; clk          ; clk         ; 20.000       ; -0.433     ; 4.533      ;
; 14.873 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[2]  ; clk          ; clk         ; 20.000       ; -0.433     ; 4.533      ;
; 14.873 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[3]  ; clk          ; clk         ; 20.000       ; -0.433     ; 4.533      ;
; 14.873 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[4]  ; clk          ; clk         ; 20.000       ; -0.433     ; 4.533      ;
; 14.873 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[5]  ; clk          ; clk         ; 20.000       ; -0.433     ; 4.533      ;
; 14.873 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[6]  ; clk          ; clk         ; 20.000       ; -0.433     ; 4.533      ;
; 14.873 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[7]  ; clk          ; clk         ; 20.000       ; -0.433     ; 4.533      ;
; 14.873 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[8]  ; clk          ; clk         ; 20.000       ; -0.433     ; 4.533      ;
; 14.873 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[9]  ; clk          ; clk         ; 20.000       ; -0.433     ; 4.533      ;
; 14.873 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[10] ; clk          ; clk         ; 20.000       ; -0.433     ; 4.533      ;
; 14.873 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[11] ; clk          ; clk         ; 20.000       ; -0.433     ; 4.533      ;
; 14.873 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[12] ; clk          ; clk         ; 20.000       ; -0.433     ; 4.533      ;
; 14.873 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[13] ; clk          ; clk         ; 20.000       ; -0.433     ; 4.533      ;
; 14.873 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[14] ; clk          ; clk         ; 20.000       ; -0.433     ; 4.533      ;
; 14.873 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[15] ; clk          ; clk         ; 20.000       ; -0.433     ; 4.533      ;
; 14.873 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[16] ; clk          ; clk         ; 20.000       ; -0.433     ; 4.533      ;
; 14.873 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[17] ; clk          ; clk         ; 20.000       ; -0.433     ; 4.533      ;
; 14.873 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[18] ; clk          ; clk         ; 20.000       ; -0.433     ; 4.533      ;
; 14.873 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[19] ; clk          ; clk         ; 20.000       ; -0.433     ; 4.533      ;
; 14.873 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[20] ; clk          ; clk         ; 20.000       ; -0.433     ; 4.533      ;
; 14.873 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[21] ; clk          ; clk         ; 20.000       ; -0.433     ; 4.533      ;
; 14.873 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[22] ; clk          ; clk         ; 20.000       ; -0.433     ; 4.533      ;
; 14.873 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[23] ; clk          ; clk         ; 20.000       ; -0.433     ; 4.533      ;
; 14.990 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[0]  ; clk          ; clk         ; 20.000       ; -0.433     ; 4.416      ;
; 14.990 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[1]  ; clk          ; clk         ; 20.000       ; -0.433     ; 4.416      ;
; 14.990 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[2]  ; clk          ; clk         ; 20.000       ; -0.433     ; 4.416      ;
; 14.990 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[3]  ; clk          ; clk         ; 20.000       ; -0.433     ; 4.416      ;
; 14.990 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[4]  ; clk          ; clk         ; 20.000       ; -0.433     ; 4.416      ;
; 14.990 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[5]  ; clk          ; clk         ; 20.000       ; -0.433     ; 4.416      ;
; 14.990 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[6]  ; clk          ; clk         ; 20.000       ; -0.433     ; 4.416      ;
; 14.990 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[7]  ; clk          ; clk         ; 20.000       ; -0.433     ; 4.416      ;
; 14.990 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[8]  ; clk          ; clk         ; 20.000       ; -0.433     ; 4.416      ;
; 14.990 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[9]  ; clk          ; clk         ; 20.000       ; -0.433     ; 4.416      ;
; 14.990 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[10] ; clk          ; clk         ; 20.000       ; -0.433     ; 4.416      ;
; 14.990 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[11] ; clk          ; clk         ; 20.000       ; -0.433     ; 4.416      ;
; 14.990 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[12] ; clk          ; clk         ; 20.000       ; -0.433     ; 4.416      ;
; 14.990 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[13] ; clk          ; clk         ; 20.000       ; -0.433     ; 4.416      ;
; 14.990 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[14] ; clk          ; clk         ; 20.000       ; -0.433     ; 4.416      ;
; 14.990 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[15] ; clk          ; clk         ; 20.000       ; -0.433     ; 4.416      ;
; 14.990 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[16] ; clk          ; clk         ; 20.000       ; -0.433     ; 4.416      ;
; 14.990 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[17] ; clk          ; clk         ; 20.000       ; -0.433     ; 4.416      ;
; 14.990 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[18] ; clk          ; clk         ; 20.000       ; -0.433     ; 4.416      ;
; 14.990 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[19] ; clk          ; clk         ; 20.000       ; -0.433     ; 4.416      ;
; 14.990 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[20] ; clk          ; clk         ; 20.000       ; -0.433     ; 4.416      ;
; 14.990 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[21] ; clk          ; clk         ; 20.000       ; -0.433     ; 4.416      ;
; 14.990 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[22] ; clk          ; clk         ; 20.000       ; -0.433     ; 4.416      ;
; 14.990 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[23] ; clk          ; clk         ; 20.000       ; -0.433     ; 4.416      ;
; 15.009 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[0]  ; clk          ; clk         ; 20.000       ; -0.433     ; 4.397      ;
; 15.009 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[1]  ; clk          ; clk         ; 20.000       ; -0.433     ; 4.397      ;
; 15.009 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[2]  ; clk          ; clk         ; 20.000       ; -0.433     ; 4.397      ;
; 15.009 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[3]  ; clk          ; clk         ; 20.000       ; -0.433     ; 4.397      ;
; 15.009 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[4]  ; clk          ; clk         ; 20.000       ; -0.433     ; 4.397      ;
; 15.009 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[5]  ; clk          ; clk         ; 20.000       ; -0.433     ; 4.397      ;
; 15.009 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[6]  ; clk          ; clk         ; 20.000       ; -0.433     ; 4.397      ;
; 15.009 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[7]  ; clk          ; clk         ; 20.000       ; -0.433     ; 4.397      ;
; 15.009 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[8]  ; clk          ; clk         ; 20.000       ; -0.433     ; 4.397      ;
; 15.009 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[9]  ; clk          ; clk         ; 20.000       ; -0.433     ; 4.397      ;
; 15.009 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[10] ; clk          ; clk         ; 20.000       ; -0.433     ; 4.397      ;
; 15.009 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[11] ; clk          ; clk         ; 20.000       ; -0.433     ; 4.397      ;
; 15.009 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[12] ; clk          ; clk         ; 20.000       ; -0.433     ; 4.397      ;
; 15.009 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[13] ; clk          ; clk         ; 20.000       ; -0.433     ; 4.397      ;
; 15.009 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[14] ; clk          ; clk         ; 20.000       ; -0.433     ; 4.397      ;
; 15.009 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[15] ; clk          ; clk         ; 20.000       ; -0.433     ; 4.397      ;
; 15.009 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[16] ; clk          ; clk         ; 20.000       ; -0.433     ; 4.397      ;
; 15.009 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[17] ; clk          ; clk         ; 20.000       ; -0.433     ; 4.397      ;
; 15.009 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[18] ; clk          ; clk         ; 20.000       ; -0.433     ; 4.397      ;
; 15.009 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[19] ; clk          ; clk         ; 20.000       ; -0.433     ; 4.397      ;
; 15.009 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[20] ; clk          ; clk         ; 20.000       ; -0.433     ; 4.397      ;
; 15.009 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[21] ; clk          ; clk         ; 20.000       ; -0.433     ; 4.397      ;
; 15.009 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[22] ; clk          ; clk         ; 20.000       ; -0.433     ; 4.397      ;
; 15.009 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[23] ; clk          ; clk         ; 20.000       ; -0.433     ; 4.397      ;
; 15.018 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[6]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[0]  ; clk          ; clk         ; 20.000       ; -0.433     ; 4.388      ;
; 15.018 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[6]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[1]  ; clk          ; clk         ; 20.000       ; -0.433     ; 4.388      ;
; 15.018 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[6]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[2]  ; clk          ; clk         ; 20.000       ; -0.433     ; 4.388      ;
; 15.018 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[6]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[3]  ; clk          ; clk         ; 20.000       ; -0.433     ; 4.388      ;
; 15.018 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[6]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[4]  ; clk          ; clk         ; 20.000       ; -0.433     ; 4.388      ;
; 15.018 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[6]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[5]  ; clk          ; clk         ; 20.000       ; -0.433     ; 4.388      ;
; 15.018 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[6]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[6]  ; clk          ; clk         ; 20.000       ; -0.433     ; 4.388      ;
; 15.018 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[6]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[7]  ; clk          ; clk         ; 20.000       ; -0.433     ; 4.388      ;
; 15.018 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[6]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[8]  ; clk          ; clk         ; 20.000       ; -0.433     ; 4.388      ;
; 15.018 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[6]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[9]  ; clk          ; clk         ; 20.000       ; -0.433     ; 4.388      ;
; 15.018 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[6]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[10] ; clk          ; clk         ; 20.000       ; -0.433     ; 4.388      ;
; 15.018 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[6]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[11] ; clk          ; clk         ; 20.000       ; -0.433     ; 4.388      ;
; 15.018 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[6]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[12] ; clk          ; clk         ; 20.000       ; -0.433     ; 4.388      ;
; 15.018 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[6]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[13] ; clk          ; clk         ; 20.000       ; -0.433     ; 4.388      ;
; 15.018 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[6]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[14] ; clk          ; clk         ; 20.000       ; -0.433     ; 4.388      ;
; 15.018 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[6]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[15] ; clk          ; clk         ; 20.000       ; -0.433     ; 4.388      ;
; 15.018 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[6]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[16] ; clk          ; clk         ; 20.000       ; -0.433     ; 4.388      ;
; 15.018 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[6]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[17] ; clk          ; clk         ; 20.000       ; -0.433     ; 4.388      ;
; 15.018 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[6]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[18] ; clk          ; clk         ; 20.000       ; -0.433     ; 4.388      ;
; 15.018 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[6]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[19] ; clk          ; clk         ; 20.000       ; -0.433     ; 4.388      ;
; 15.018 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[6]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[20] ; clk          ; clk         ; 20.000       ; -0.433     ; 4.388      ;
; 15.018 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[6]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[21] ; clk          ; clk         ; 20.000       ; -0.433     ; 4.388      ;
; 15.018 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[6]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[22] ; clk          ; clk         ; 20.000       ; -0.433     ; 4.388      ;
; 15.018 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[6]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[23] ; clk          ; clk         ; 20.000       ; -0.433     ; 4.388      ;
; 15.021 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[13] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[0]  ; clk          ; clk         ; 20.000       ; -0.433     ; 4.385      ;
; 15.021 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[13] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[1]  ; clk          ; clk         ; 20.000       ; -0.433     ; 4.385      ;
; 15.021 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[13] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[2]  ; clk          ; clk         ; 20.000       ; -0.433     ; 4.385      ;
; 15.021 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[13] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[3]  ; clk          ; clk         ; 20.000       ; -0.433     ; 4.385      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                        ; To Node                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.282 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]                           ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.337      ; 0.788      ;
; 0.285 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][2]               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.344      ; 0.798      ;
; 0.290 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[0]                           ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.337      ; 0.796      ;
; 0.293 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][23]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.346      ; 0.808      ;
; 0.294 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][21]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.346      ; 0.809      ;
; 0.297 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][22]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.346      ; 0.812      ;
; 0.297 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]                           ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.337      ; 0.803      ;
; 0.301 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][3]               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.344      ; 0.814      ;
; 0.312 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][17]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.344      ; 0.825      ;
; 0.312 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[3]                                   ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[3]                                                                               ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[2]                                   ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[2]                                                                               ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[1]                                   ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[1]                                                                               ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[0]                                   ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[0]                                                                               ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[0]                           ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[0]                                                                       ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[0]                      ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[0]                                                                  ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[1]                                       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[1]                                                                                   ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[2]                                       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[2]                                                                                   ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[3]                                       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[3]                                                                                   ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[0]                                       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[0]                                                                                   ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[1]                                   ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.337      ; 0.819      ;
; 0.313 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]                            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]                                                                        ; clk          ; clk         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]                            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]                                                                        ; clk          ; clk         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]                            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]                                                                        ; clk          ; clk         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[2]                            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[2]                                                                        ; clk          ; clk         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]                            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]                                                                        ; clk          ; clk         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[0]                            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[0]                                                                        ; clk          ; clk         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_run_count[1]                                   ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_run_count[1]                                                                               ; clk          ; clk         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]                 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]                                                             ; clk          ; clk         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]                 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]                                                             ; clk          ; clk         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]                 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]                                                             ; clk          ; clk         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]                 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]                                                             ; clk          ; clk         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_run_count[0]                                   ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_run_count[0]                                                                               ; clk          ; clk         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]                      ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]                                                                  ; clk          ; clk         ; 0.000        ; 0.054      ; 0.511      ;
; 0.321 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]                            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]                                                                        ; clk          ; clk         ; 0.000        ; 0.054      ; 0.519      ;
; 0.321 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1]                 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1]                                                             ; clk          ; clk         ; 0.000        ; 0.054      ; 0.519      ;
; 0.322 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[3]                                   ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.337      ; 0.828      ;
; 0.332 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]                            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]                                                                       ; clk          ; clk         ; 0.000        ; 0.054      ; 0.530      ;
; 0.337 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][4]               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][4]                                                           ; clk          ; clk         ; 0.000        ; 0.055      ; 0.536      ;
; 0.337 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][20]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][20]                                                          ; clk          ; clk         ; 0.000        ; 0.055      ; 0.536      ;
; 0.338 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][5]               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][5]                                                           ; clk          ; clk         ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][6]               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][6]                                                           ; clk          ; clk         ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][9]               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][9]                                                           ; clk          ; clk         ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][16]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][16]                                                          ; clk          ; clk         ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][19]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][19]                                                          ; clk          ; clk         ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][20]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][20]                                                          ; clk          ; clk         ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][22]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][22]                                                          ; clk          ; clk         ; 0.000        ; 0.054      ; 0.536      ;
; 0.338 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[13]             ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[13]                                                            ; clk          ; clk         ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[11]             ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[11]                                                            ; clk          ; clk         ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][1]               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][1]                                                           ; clk          ; clk         ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][2]               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][2]                                                           ; clk          ; clk         ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][3]               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][3]                                                           ; clk          ; clk         ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][5]               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][5]                                                           ; clk          ; clk         ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][11]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][11]                                                          ; clk          ; clk         ; 0.000        ; 0.054      ; 0.537      ;
; 0.339 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][13]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][13]                                                          ; clk          ; clk         ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][15]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][15]                                                          ; clk          ; clk         ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][15]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][15]                                                          ; clk          ; clk         ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][17]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][17]                                                          ; clk          ; clk         ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][18]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][18]                                                          ; clk          ; clk         ; 0.000        ; 0.054      ; 0.537      ;
; 0.339 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][22]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][22]                                                          ; clk          ; clk         ; 0.000        ; 0.054      ; 0.537      ;
; 0.339 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[16]             ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[16]                                                            ; clk          ; clk         ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[15]             ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[15]                                                            ; clk          ; clk         ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[14]             ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[14]                                                            ; clk          ; clk         ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[2][0] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[1][0]                                             ; clk          ; clk         ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|packet_error_s[0]                    ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|at_source_error_s[0]                                                         ; clk          ; clk         ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][0]               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][0]                                                           ; clk          ; clk         ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][1]               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][1]                                                           ; clk          ; clk         ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][2]               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][2]                                                           ; clk          ; clk         ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][7]               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][7]                                                           ; clk          ; clk         ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][9]               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][9]                                                           ; clk          ; clk         ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][11]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][11]                                                          ; clk          ; clk         ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][13]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][13]                                                          ; clk          ; clk         ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[12]             ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[12]                                                            ; clk          ; clk         ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[8]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[8]                                                             ; clk          ; clk         ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[7]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[7]                                                             ; clk          ; clk         ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[6]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[6]                                                             ; clk          ; clk         ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[5]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[5]                                                             ; clk          ; clk         ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[2]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[2]                                                             ; clk          ; clk         ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[1]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[1]                                                             ; clk          ; clk         ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[1][0] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[0][0]                                             ; clk          ; clk         ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][4]               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][4]                                                           ; clk          ; clk         ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][7]               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][7]                                                           ; clk          ; clk         ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][10]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][10]                                                          ; clk          ; clk         ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][14]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][14]                                                          ; clk          ; clk         ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][17]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][17]                                                          ; clk          ; clk         ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][19]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][19]                                                          ; clk          ; clk         ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][21]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][21]                                                          ; clk          ; clk         ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][23]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][23]                                                          ; clk          ; clk         ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][23]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][23]                                                          ; clk          ; clk         ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[4]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[4]                                                             ; clk          ; clk         ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[0]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[0]                                                             ; clk          ; clk         ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute|delay_signals[1][0]        ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                                                    ; clk          ; clk         ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[10]             ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[10]                                                            ; clk          ; clk         ; 0.000        ; 0.055      ; 0.540      ;
; 0.342 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][8]               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][8]                                                           ; clk          ; clk         ; 0.000        ; 0.054      ; 0.540      ;
; 0.342 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][12]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][12]                                                          ; clk          ; clk         ; 0.000        ; 0.054      ; 0.540      ;
; 0.342 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][12]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][12]                                                          ; clk          ; clk         ; 0.000        ; 0.054      ; 0.540      ;
; 0.342 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][18]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][18]                                                          ; clk          ; clk         ; 0.000        ; 0.054      ; 0.540      ;
; 0.343 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]                            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]                                                                        ; clk          ; clk         ; 0.000        ; 0.054      ; 0.541      ;
; 0.343 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]                            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[2]                                                                        ; clk          ; clk         ; 0.000        ; 0.054      ; 0.541      ;
; 0.344 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[5]                                     ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[5]                                                                  ; clk          ; clk         ; 0.000        ; 0.055      ; 0.543      ;
; 0.345 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[21]                                    ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[21]                                                                 ; clk          ; clk         ; 0.000        ; 0.055      ; 0.544      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                             ;
+-------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                                                                       ;
+-------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.518 ; 9.789        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[0]          ;
; 9.518 ; 9.789        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[1]          ;
; 9.518 ; 9.789        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[2]          ;
; 9.518 ; 9.789        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[3]          ;
; 9.518 ; 9.789        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[4]          ;
; 9.518 ; 9.789        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[5]          ;
; 9.518 ; 9.789        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[6]          ;
; 9.519 ; 9.790        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[0]          ;
; 9.519 ; 9.790        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[10]         ;
; 9.519 ; 9.790        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[11]         ;
; 9.519 ; 9.790        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[12]         ;
; 9.519 ; 9.790        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[13]         ;
; 9.519 ; 9.790        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[14]         ;
; 9.519 ; 9.790        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[15]         ;
; 9.519 ; 9.790        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[16]         ;
; 9.519 ; 9.790        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[17]         ;
; 9.519 ; 9.790        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[18]         ;
; 9.519 ; 9.790        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[19]         ;
; 9.519 ; 9.790        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[1]          ;
; 9.519 ; 9.790        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[20]         ;
; 9.519 ; 9.790        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[21]         ;
; 9.519 ; 9.790        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[22]         ;
; 9.519 ; 9.790        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[23]         ;
; 9.519 ; 9.790        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[2]          ;
; 9.519 ; 9.790        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[3]          ;
; 9.519 ; 9.790        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[4]          ;
; 9.519 ; 9.790        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[5]          ;
; 9.519 ; 9.790        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[6]          ;
; 9.519 ; 9.790        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[7]          ;
; 9.519 ; 9.790        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[8]          ;
; 9.519 ; 9.790        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[9]          ;
; 9.573 ; 9.803        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|ram_block1a0~portb_address_reg0 ;
; 9.574 ; 9.804        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.574 ; 9.804        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.576 ; 9.806        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]                          ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[10]                         ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[11]                         ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[12]                         ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[13]                         ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[14]                         ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[15]                         ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[16]                         ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[17]                         ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[18]                         ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[19]                         ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[1]                          ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[20]                         ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[21]                         ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[22]                         ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[23]                         ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]                          ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[3]                          ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[4]                          ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[5]                          ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[6]                          ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[7]                          ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[8]                          ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[9]                          ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|packet_error_s[0]                                                                ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|at_source_error_s[0]                                                         ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]                                                             ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1]                                                             ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]                                                             ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]                                                             ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]                                                             ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0]                                     ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[1][0]                                     ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[2][0]                                     ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][15]                                                          ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][16]                                                          ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][17]                                                          ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][20]                                                          ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][21]                                                          ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][22]                                                          ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][23]                                                          ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][2]                                                           ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][3]                                                           ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][5]                                                           ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][6]                                                           ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][9]                                                           ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][15]                                                          ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][16]                                                          ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][17]                                                          ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][20]                                                          ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][21]                                                          ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][22]                                                          ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][23]                                                          ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][2]                                                           ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][3]                                                           ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][5]                                                           ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][6]                                                           ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][9]                                                           ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][15]                                                          ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][16]                                                          ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][17]                                                          ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][20]                                                          ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][21]                                                          ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][22]                                                          ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][23]                                                          ;
+-------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Setup Times                                                                     ;
+--------------------+------------+--------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+--------+-------+------------+-----------------+
; ast_sink_data[*]   ; clk        ; 1.596  ; 1.949 ; Rise       ; clk             ;
;  ast_sink_data[0]  ; clk        ; 1.547  ; 1.922 ; Rise       ; clk             ;
;  ast_sink_data[1]  ; clk        ; 1.356  ; 1.696 ; Rise       ; clk             ;
;  ast_sink_data[2]  ; clk        ; 1.537  ; 1.903 ; Rise       ; clk             ;
;  ast_sink_data[3]  ; clk        ; 1.569  ; 1.949 ; Rise       ; clk             ;
;  ast_sink_data[4]  ; clk        ; 1.596  ; 1.949 ; Rise       ; clk             ;
;  ast_sink_data[5]  ; clk        ; 1.398  ; 1.747 ; Rise       ; clk             ;
;  ast_sink_data[6]  ; clk        ; 1.330  ; 1.661 ; Rise       ; clk             ;
;  ast_sink_data[7]  ; clk        ; 1.271  ; 1.636 ; Rise       ; clk             ;
;  ast_sink_data[8]  ; clk        ; 1.395  ; 1.727 ; Rise       ; clk             ;
;  ast_sink_data[9]  ; clk        ; 1.063  ; 1.408 ; Rise       ; clk             ;
;  ast_sink_data[10] ; clk        ; 1.267  ; 1.627 ; Rise       ; clk             ;
;  ast_sink_data[11] ; clk        ; 1.453  ; 1.804 ; Rise       ; clk             ;
;  ast_sink_data[12] ; clk        ; 1.322  ; 1.673 ; Rise       ; clk             ;
;  ast_sink_data[13] ; clk        ; 1.307  ; 1.686 ; Rise       ; clk             ;
;  ast_sink_data[14] ; clk        ; 1.409  ; 1.742 ; Rise       ; clk             ;
;  ast_sink_data[15] ; clk        ; 1.382  ; 1.725 ; Rise       ; clk             ;
;  ast_sink_data[16] ; clk        ; 1.060  ; 1.404 ; Rise       ; clk             ;
;  ast_sink_data[17] ; clk        ; 1.256  ; 1.615 ; Rise       ; clk             ;
;  ast_sink_data[18] ; clk        ; 1.397  ; 1.760 ; Rise       ; clk             ;
;  ast_sink_data[19] ; clk        ; 1.307  ; 1.684 ; Rise       ; clk             ;
;  ast_sink_data[20] ; clk        ; 1.071  ; 1.416 ; Rise       ; clk             ;
;  ast_sink_data[21] ; clk        ; 1.336  ; 1.647 ; Rise       ; clk             ;
;  ast_sink_data[22] ; clk        ; 1.337  ; 1.649 ; Rise       ; clk             ;
;  ast_sink_data[23] ; clk        ; 1.293  ; 1.622 ; Rise       ; clk             ;
; ast_sink_error[*]  ; clk        ; 1.537  ; 1.907 ; Rise       ; clk             ;
;  ast_sink_error[0] ; clk        ; 1.537  ; 1.907 ; Rise       ; clk             ;
; ast_sink_valid     ; clk        ; -0.113 ; 0.044 ; Rise       ; clk             ;
+--------------------+------------+--------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Hold Times                                                                       ;
+--------------------+------------+--------+--------+------------+-----------------+
; Data Port          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------------+------------+--------+--------+------------+-----------------+
; ast_sink_data[*]   ; clk        ; -0.740 ; -1.070 ; Rise       ; clk             ;
;  ast_sink_data[0]  ; clk        ; -1.208 ; -1.569 ; Rise       ; clk             ;
;  ast_sink_data[1]  ; clk        ; -1.029 ; -1.354 ; Rise       ; clk             ;
;  ast_sink_data[2]  ; clk        ; -1.197 ; -1.549 ; Rise       ; clk             ;
;  ast_sink_data[3]  ; clk        ; -1.229 ; -1.594 ; Rise       ; clk             ;
;  ast_sink_data[4]  ; clk        ; -1.264 ; -1.610 ; Rise       ; clk             ;
;  ast_sink_data[5]  ; clk        ; -1.075 ; -1.416 ; Rise       ; clk             ;
;  ast_sink_data[6]  ; clk        ; -0.998 ; -1.317 ; Rise       ; clk             ;
;  ast_sink_data[7]  ; clk        ; -0.943 ; -1.294 ; Rise       ; clk             ;
;  ast_sink_data[8]  ; clk        ; -1.067 ; -1.384 ; Rise       ; clk             ;
;  ast_sink_data[9]  ; clk        ; -0.742 ; -1.074 ; Rise       ; clk             ;
;  ast_sink_data[10] ; clk        ; -0.940 ; -1.286 ; Rise       ; clk             ;
;  ast_sink_data[11] ; clk        ; -1.129 ; -1.471 ; Rise       ; clk             ;
;  ast_sink_data[12] ; clk        ; -0.993 ; -1.329 ; Rise       ; clk             ;
;  ast_sink_data[13] ; clk        ; -0.977 ; -1.342 ; Rise       ; clk             ;
;  ast_sink_data[14] ; clk        ; -1.090 ; -1.413 ; Rise       ; clk             ;
;  ast_sink_data[15] ; clk        ; -1.058 ; -1.393 ; Rise       ; clk             ;
;  ast_sink_data[16] ; clk        ; -0.740 ; -1.070 ; Rise       ; clk             ;
;  ast_sink_data[17] ; clk        ; -0.928 ; -1.272 ; Rise       ; clk             ;
;  ast_sink_data[18] ; clk        ; -1.075 ; -1.429 ; Rise       ; clk             ;
;  ast_sink_data[19] ; clk        ; -0.977 ; -1.339 ; Rise       ; clk             ;
;  ast_sink_data[20] ; clk        ; -0.751 ; -1.082 ; Rise       ; clk             ;
;  ast_sink_data[21] ; clk        ; -1.010 ; -1.307 ; Rise       ; clk             ;
;  ast_sink_data[22] ; clk        ; -1.010 ; -1.309 ; Rise       ; clk             ;
;  ast_sink_data[23] ; clk        ; -0.967 ; -1.282 ; Rise       ; clk             ;
; ast_sink_error[*]  ; clk        ; -1.198 ; -1.554 ; Rise       ; clk             ;
;  ast_sink_error[0] ; clk        ; -1.198 ; -1.554 ; Rise       ; clk             ;
; ast_sink_valid     ; clk        ; 0.505  ; 0.335  ; Rise       ; clk             ;
+--------------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Clock to Output Times                                                            ;
+----------------------+------------+-------+-------+------------+-----------------+
; Data Port            ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------------+------------+-------+-------+------------+-----------------+
; ast_source_data[*]   ; clk        ; 6.668 ; 6.622 ; Rise       ; clk             ;
;  ast_source_data[0]  ; clk        ; 5.260 ; 5.218 ; Rise       ; clk             ;
;  ast_source_data[1]  ; clk        ; 5.224 ; 5.192 ; Rise       ; clk             ;
;  ast_source_data[2]  ; clk        ; 5.512 ; 5.458 ; Rise       ; clk             ;
;  ast_source_data[3]  ; clk        ; 5.704 ; 5.624 ; Rise       ; clk             ;
;  ast_source_data[4]  ; clk        ; 5.425 ; 5.370 ; Rise       ; clk             ;
;  ast_source_data[5]  ; clk        ; 5.657 ; 5.597 ; Rise       ; clk             ;
;  ast_source_data[6]  ; clk        ; 5.476 ; 5.425 ; Rise       ; clk             ;
;  ast_source_data[7]  ; clk        ; 5.036 ; 5.010 ; Rise       ; clk             ;
;  ast_source_data[8]  ; clk        ; 5.469 ; 5.417 ; Rise       ; clk             ;
;  ast_source_data[9]  ; clk        ; 5.229 ; 5.204 ; Rise       ; clk             ;
;  ast_source_data[10] ; clk        ; 5.511 ; 5.442 ; Rise       ; clk             ;
;  ast_source_data[11] ; clk        ; 5.208 ; 5.164 ; Rise       ; clk             ;
;  ast_source_data[12] ; clk        ; 5.072 ; 5.057 ; Rise       ; clk             ;
;  ast_source_data[13] ; clk        ; 5.295 ; 5.323 ; Rise       ; clk             ;
;  ast_source_data[14] ; clk        ; 5.499 ; 5.460 ; Rise       ; clk             ;
;  ast_source_data[15] ; clk        ; 5.513 ; 5.457 ; Rise       ; clk             ;
;  ast_source_data[16] ; clk        ; 5.493 ; 5.443 ; Rise       ; clk             ;
;  ast_source_data[17] ; clk        ; 5.330 ; 5.306 ; Rise       ; clk             ;
;  ast_source_data[18] ; clk        ; 6.668 ; 6.622 ; Rise       ; clk             ;
;  ast_source_data[19] ; clk        ; 5.296 ; 5.262 ; Rise       ; clk             ;
;  ast_source_data[20] ; clk        ; 5.305 ; 5.264 ; Rise       ; clk             ;
;  ast_source_data[21] ; clk        ; 5.451 ; 5.376 ; Rise       ; clk             ;
;  ast_source_data[22] ; clk        ; 5.289 ; 5.261 ; Rise       ; clk             ;
;  ast_source_data[23] ; clk        ; 5.247 ; 5.263 ; Rise       ; clk             ;
; ast_source_error[*]  ; clk        ; 5.453 ; 5.415 ; Rise       ; clk             ;
;  ast_source_error[0] ; clk        ; 5.453 ; 5.415 ; Rise       ; clk             ;
; ast_source_valid     ; clk        ; 5.016 ; 4.988 ; Rise       ; clk             ;
+----------------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                    ;
+----------------------+------------+-------+-------+------------+-----------------+
; Data Port            ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------------+------------+-------+-------+------------+-----------------+
; ast_source_data[*]   ; clk        ; 4.940 ; 4.913 ; Rise       ; clk             ;
;  ast_source_data[0]  ; clk        ; 5.155 ; 5.112 ; Rise       ; clk             ;
;  ast_source_data[1]  ; clk        ; 5.119 ; 5.087 ; Rise       ; clk             ;
;  ast_source_data[2]  ; clk        ; 5.397 ; 5.342 ; Rise       ; clk             ;
;  ast_source_data[3]  ; clk        ; 5.580 ; 5.502 ; Rise       ; clk             ;
;  ast_source_data[4]  ; clk        ; 5.313 ; 5.258 ; Rise       ; clk             ;
;  ast_source_data[5]  ; clk        ; 5.536 ; 5.476 ; Rise       ; clk             ;
;  ast_source_data[6]  ; clk        ; 5.363 ; 5.313 ; Rise       ; clk             ;
;  ast_source_data[7]  ; clk        ; 4.940 ; 4.913 ; Rise       ; clk             ;
;  ast_source_data[8]  ; clk        ; 5.356 ; 5.305 ; Rise       ; clk             ;
;  ast_source_data[9]  ; clk        ; 5.125 ; 5.098 ; Rise       ; clk             ;
;  ast_source_data[10] ; clk        ; 5.397 ; 5.329 ; Rise       ; clk             ;
;  ast_source_data[11] ; clk        ; 5.105 ; 5.061 ; Rise       ; clk             ;
;  ast_source_data[12] ; clk        ; 4.975 ; 4.958 ; Rise       ; clk             ;
;  ast_source_data[13] ; clk        ; 5.188 ; 5.214 ; Rise       ; clk             ;
;  ast_source_data[14] ; clk        ; 5.385 ; 5.346 ; Rise       ; clk             ;
;  ast_source_data[15] ; clk        ; 5.399 ; 5.343 ; Rise       ; clk             ;
;  ast_source_data[16] ; clk        ; 5.379 ; 5.329 ; Rise       ; clk             ;
;  ast_source_data[17] ; clk        ; 5.222 ; 5.197 ; Rise       ; clk             ;
;  ast_source_data[18] ; clk        ; 6.507 ; 6.460 ; Rise       ; clk             ;
;  ast_source_data[19] ; clk        ; 5.190 ; 5.155 ; Rise       ; clk             ;
;  ast_source_data[20] ; clk        ; 5.198 ; 5.157 ; Rise       ; clk             ;
;  ast_source_data[21] ; clk        ; 5.338 ; 5.264 ; Rise       ; clk             ;
;  ast_source_data[22] ; clk        ; 5.183 ; 5.154 ; Rise       ; clk             ;
;  ast_source_data[23] ; clk        ; 5.142 ; 5.155 ; Rise       ; clk             ;
; ast_source_error[*]  ; clk        ; 5.340 ; 5.301 ; Rise       ; clk             ;
;  ast_source_error[0] ; clk        ; 5.340 ; 5.301 ; Rise       ; clk             ;
; ast_source_valid     ; clk        ; 4.921 ; 4.893 ; Rise       ; clk             ;
+----------------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; 16.672 ; 0.000             ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.132 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; clk   ; 9.379 ; 0.000                            ;
+-------+-------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.672 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[0]  ; clk          ; clk         ; 20.000       ; -0.266     ; 2.954      ;
; 16.672 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[1]  ; clk          ; clk         ; 20.000       ; -0.266     ; 2.954      ;
; 16.672 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[2]  ; clk          ; clk         ; 20.000       ; -0.266     ; 2.954      ;
; 16.672 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[3]  ; clk          ; clk         ; 20.000       ; -0.266     ; 2.954      ;
; 16.672 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[4]  ; clk          ; clk         ; 20.000       ; -0.266     ; 2.954      ;
; 16.672 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[5]  ; clk          ; clk         ; 20.000       ; -0.266     ; 2.954      ;
; 16.672 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[6]  ; clk          ; clk         ; 20.000       ; -0.266     ; 2.954      ;
; 16.672 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[7]  ; clk          ; clk         ; 20.000       ; -0.266     ; 2.954      ;
; 16.672 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[8]  ; clk          ; clk         ; 20.000       ; -0.266     ; 2.954      ;
; 16.672 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[9]  ; clk          ; clk         ; 20.000       ; -0.266     ; 2.954      ;
; 16.672 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[10] ; clk          ; clk         ; 20.000       ; -0.266     ; 2.954      ;
; 16.672 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[11] ; clk          ; clk         ; 20.000       ; -0.266     ; 2.954      ;
; 16.672 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[12] ; clk          ; clk         ; 20.000       ; -0.266     ; 2.954      ;
; 16.672 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[13] ; clk          ; clk         ; 20.000       ; -0.266     ; 2.954      ;
; 16.672 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[14] ; clk          ; clk         ; 20.000       ; -0.266     ; 2.954      ;
; 16.672 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[15] ; clk          ; clk         ; 20.000       ; -0.266     ; 2.954      ;
; 16.672 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[16] ; clk          ; clk         ; 20.000       ; -0.266     ; 2.954      ;
; 16.672 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[17] ; clk          ; clk         ; 20.000       ; -0.266     ; 2.954      ;
; 16.672 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[18] ; clk          ; clk         ; 20.000       ; -0.266     ; 2.954      ;
; 16.672 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[19] ; clk          ; clk         ; 20.000       ; -0.266     ; 2.954      ;
; 16.672 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[20] ; clk          ; clk         ; 20.000       ; -0.266     ; 2.954      ;
; 16.672 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[21] ; clk          ; clk         ; 20.000       ; -0.266     ; 2.954      ;
; 16.672 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[22] ; clk          ; clk         ; 20.000       ; -0.266     ; 2.954      ;
; 16.672 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[23] ; clk          ; clk         ; 20.000       ; -0.266     ; 2.954      ;
; 16.748 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[0]  ; clk          ; clk         ; 20.000       ; -0.266     ; 2.878      ;
; 16.748 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[1]  ; clk          ; clk         ; 20.000       ; -0.266     ; 2.878      ;
; 16.748 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[2]  ; clk          ; clk         ; 20.000       ; -0.266     ; 2.878      ;
; 16.748 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[3]  ; clk          ; clk         ; 20.000       ; -0.266     ; 2.878      ;
; 16.748 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[4]  ; clk          ; clk         ; 20.000       ; -0.266     ; 2.878      ;
; 16.748 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[5]  ; clk          ; clk         ; 20.000       ; -0.266     ; 2.878      ;
; 16.748 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[6]  ; clk          ; clk         ; 20.000       ; -0.266     ; 2.878      ;
; 16.748 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[7]  ; clk          ; clk         ; 20.000       ; -0.266     ; 2.878      ;
; 16.748 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[8]  ; clk          ; clk         ; 20.000       ; -0.266     ; 2.878      ;
; 16.748 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[9]  ; clk          ; clk         ; 20.000       ; -0.266     ; 2.878      ;
; 16.748 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[10] ; clk          ; clk         ; 20.000       ; -0.266     ; 2.878      ;
; 16.748 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[11] ; clk          ; clk         ; 20.000       ; -0.266     ; 2.878      ;
; 16.748 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[12] ; clk          ; clk         ; 20.000       ; -0.266     ; 2.878      ;
; 16.748 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[13] ; clk          ; clk         ; 20.000       ; -0.266     ; 2.878      ;
; 16.748 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[14] ; clk          ; clk         ; 20.000       ; -0.266     ; 2.878      ;
; 16.748 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[15] ; clk          ; clk         ; 20.000       ; -0.266     ; 2.878      ;
; 16.748 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[16] ; clk          ; clk         ; 20.000       ; -0.266     ; 2.878      ;
; 16.748 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[17] ; clk          ; clk         ; 20.000       ; -0.266     ; 2.878      ;
; 16.748 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[18] ; clk          ; clk         ; 20.000       ; -0.266     ; 2.878      ;
; 16.748 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[19] ; clk          ; clk         ; 20.000       ; -0.266     ; 2.878      ;
; 16.748 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[20] ; clk          ; clk         ; 20.000       ; -0.266     ; 2.878      ;
; 16.748 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[21] ; clk          ; clk         ; 20.000       ; -0.266     ; 2.878      ;
; 16.748 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[22] ; clk          ; clk         ; 20.000       ; -0.266     ; 2.878      ;
; 16.748 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[23] ; clk          ; clk         ; 20.000       ; -0.266     ; 2.878      ;
; 16.752 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[6]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[0]  ; clk          ; clk         ; 20.000       ; -0.266     ; 2.874      ;
; 16.752 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[6]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[1]  ; clk          ; clk         ; 20.000       ; -0.266     ; 2.874      ;
; 16.752 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[6]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[2]  ; clk          ; clk         ; 20.000       ; -0.266     ; 2.874      ;
; 16.752 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[6]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[3]  ; clk          ; clk         ; 20.000       ; -0.266     ; 2.874      ;
; 16.752 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[6]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[4]  ; clk          ; clk         ; 20.000       ; -0.266     ; 2.874      ;
; 16.752 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[6]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[5]  ; clk          ; clk         ; 20.000       ; -0.266     ; 2.874      ;
; 16.752 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[6]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[6]  ; clk          ; clk         ; 20.000       ; -0.266     ; 2.874      ;
; 16.752 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[6]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[7]  ; clk          ; clk         ; 20.000       ; -0.266     ; 2.874      ;
; 16.752 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[6]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[8]  ; clk          ; clk         ; 20.000       ; -0.266     ; 2.874      ;
; 16.752 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[6]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[9]  ; clk          ; clk         ; 20.000       ; -0.266     ; 2.874      ;
; 16.752 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[6]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[10] ; clk          ; clk         ; 20.000       ; -0.266     ; 2.874      ;
; 16.752 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[6]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[11] ; clk          ; clk         ; 20.000       ; -0.266     ; 2.874      ;
; 16.752 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[6]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[12] ; clk          ; clk         ; 20.000       ; -0.266     ; 2.874      ;
; 16.752 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[6]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[13] ; clk          ; clk         ; 20.000       ; -0.266     ; 2.874      ;
; 16.752 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[6]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[14] ; clk          ; clk         ; 20.000       ; -0.266     ; 2.874      ;
; 16.752 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[6]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[15] ; clk          ; clk         ; 20.000       ; -0.266     ; 2.874      ;
; 16.752 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[6]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[16] ; clk          ; clk         ; 20.000       ; -0.266     ; 2.874      ;
; 16.752 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[6]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[17] ; clk          ; clk         ; 20.000       ; -0.266     ; 2.874      ;
; 16.752 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[6]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[18] ; clk          ; clk         ; 20.000       ; -0.266     ; 2.874      ;
; 16.752 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[6]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[19] ; clk          ; clk         ; 20.000       ; -0.266     ; 2.874      ;
; 16.752 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[6]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[20] ; clk          ; clk         ; 20.000       ; -0.266     ; 2.874      ;
; 16.752 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[6]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[21] ; clk          ; clk         ; 20.000       ; -0.266     ; 2.874      ;
; 16.752 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[6]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[22] ; clk          ; clk         ; 20.000       ; -0.266     ; 2.874      ;
; 16.752 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[6]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[23] ; clk          ; clk         ; 20.000       ; -0.266     ; 2.874      ;
; 16.754 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[13] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[0]  ; clk          ; clk         ; 20.000       ; -0.266     ; 2.872      ;
; 16.754 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[13] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[1]  ; clk          ; clk         ; 20.000       ; -0.266     ; 2.872      ;
; 16.754 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[13] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[2]  ; clk          ; clk         ; 20.000       ; -0.266     ; 2.872      ;
; 16.754 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[13] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[3]  ; clk          ; clk         ; 20.000       ; -0.266     ; 2.872      ;
; 16.754 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[13] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[4]  ; clk          ; clk         ; 20.000       ; -0.266     ; 2.872      ;
; 16.754 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[13] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[5]  ; clk          ; clk         ; 20.000       ; -0.266     ; 2.872      ;
; 16.754 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[13] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[6]  ; clk          ; clk         ; 20.000       ; -0.266     ; 2.872      ;
; 16.754 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[13] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[7]  ; clk          ; clk         ; 20.000       ; -0.266     ; 2.872      ;
; 16.754 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[13] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[8]  ; clk          ; clk         ; 20.000       ; -0.266     ; 2.872      ;
; 16.754 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[13] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[9]  ; clk          ; clk         ; 20.000       ; -0.266     ; 2.872      ;
; 16.754 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[13] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[10] ; clk          ; clk         ; 20.000       ; -0.266     ; 2.872      ;
; 16.754 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[13] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[11] ; clk          ; clk         ; 20.000       ; -0.266     ; 2.872      ;
; 16.754 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[13] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[12] ; clk          ; clk         ; 20.000       ; -0.266     ; 2.872      ;
; 16.754 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[13] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[13] ; clk          ; clk         ; 20.000       ; -0.266     ; 2.872      ;
; 16.754 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[13] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[14] ; clk          ; clk         ; 20.000       ; -0.266     ; 2.872      ;
; 16.754 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[13] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[15] ; clk          ; clk         ; 20.000       ; -0.266     ; 2.872      ;
; 16.754 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[13] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[16] ; clk          ; clk         ; 20.000       ; -0.266     ; 2.872      ;
; 16.754 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[13] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[17] ; clk          ; clk         ; 20.000       ; -0.266     ; 2.872      ;
; 16.754 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[13] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[18] ; clk          ; clk         ; 20.000       ; -0.266     ; 2.872      ;
; 16.754 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[13] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[19] ; clk          ; clk         ; 20.000       ; -0.266     ; 2.872      ;
; 16.754 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[13] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[20] ; clk          ; clk         ; 20.000       ; -0.266     ; 2.872      ;
; 16.754 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[13] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[21] ; clk          ; clk         ; 20.000       ; -0.266     ; 2.872      ;
; 16.754 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[13] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[22] ; clk          ; clk         ; 20.000       ; -0.266     ; 2.872      ;
; 16.754 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[13] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[23] ; clk          ; clk         ; 20.000       ; -0.266     ; 2.872      ;
; 16.764 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[0]  ; clk          ; clk         ; 20.000       ; -0.266     ; 2.862      ;
; 16.764 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[1]  ; clk          ; clk         ; 20.000       ; -0.266     ; 2.862      ;
; 16.764 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[2]  ; clk          ; clk         ; 20.000       ; -0.266     ; 2.862      ;
; 16.764 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[3]  ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[3]  ; clk          ; clk         ; 20.000       ; -0.266     ; 2.862      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                        ; To Node                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.132 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][2]               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.222      ; 0.458      ;
; 0.141 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][23]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.224      ; 0.469      ;
; 0.143 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][3]               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.222      ; 0.469      ;
; 0.143 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[0]                           ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.220      ; 0.467      ;
; 0.143 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]                           ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.220      ; 0.467      ;
; 0.144 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][22]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.224      ; 0.472      ;
; 0.144 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]                           ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.220      ; 0.468      ;
; 0.145 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][21]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.224      ; 0.473      ;
; 0.147 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][17]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.222      ; 0.473      ;
; 0.155 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[1]                                   ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.218      ; 0.477      ;
; 0.163 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[3]                                   ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.218      ; 0.485      ;
; 0.175 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]                           ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.220      ; 0.499      ;
; 0.187 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[3]                                   ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[3]                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[2]                                   ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[2]                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[1]                                   ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[1]                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[0]                                   ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[0]                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]                            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]                            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]                            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[2]                            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[2]                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]                            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[0]                            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[0]                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_run_count[1]                                   ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_run_count[1]                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]                 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]                 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]                 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]                 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_run_count[0]                                   ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_run_count[0]                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[0]                      ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[0]                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[1]                                       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[1]                                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[2]                                       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[2]                                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[3]                                       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[3]                                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[0]                                       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[0]                                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]                      ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[0]                           ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[0]                                                                       ; clk          ; clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.193 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][1]               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][1]                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][4]               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][4]                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][5]               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][5]                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][6]               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][6]                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][9]               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][9]                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][16]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][16]                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][18]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][18]                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][19]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][19]                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][20]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][20]                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][20]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][20]                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[13]             ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[13]                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|packet_error_s[0]                    ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|at_source_error_s[0]                                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]                            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][5]               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][5]                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][7]               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][7]                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][7]               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][7]                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][9]               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][9]                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][11]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][11]                                                          ; clk          ; clk         ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][13]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][13]                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][13]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][13]                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][15]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][15]                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][15]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][15]                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][22]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][22]                                                          ; clk          ; clk         ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][22]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][22]                                                          ; clk          ; clk         ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1]                 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1]                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[15]             ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[15]                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[14]             ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[14]                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[7]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[7]                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[6]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[6]                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[5]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[5]                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[2]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[2]                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[1][0] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[0][0]                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[2][0] ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[1][0]                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[11]             ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[11]                                                            ; clk          ; clk         ; 0.000        ; 0.035      ; 0.313      ;
; 0.195 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][0]               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][0]                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]                            ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][2]               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][2]                                                           ; clk          ; clk         ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][3]               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][3]                                                           ; clk          ; clk         ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][11]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][11]                                                          ; clk          ; clk         ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][17]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][17]                                                          ; clk          ; clk         ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][23]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][23]                                                          ; clk          ; clk         ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][23]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][23]                                                          ; clk          ; clk         ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[16]             ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[16]                                                            ; clk          ; clk         ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[12]             ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[12]                                                            ; clk          ; clk         ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[1]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[1]                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][1]               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][1]                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][2]               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][2]                                                           ; clk          ; clk         ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][4]               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][4]                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][8]               ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][8]                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][10]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][10]                                                          ; clk          ; clk         ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][14]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][14]                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][18]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][18]                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][19]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][19]                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][21]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][21]                                                          ; clk          ; clk         ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[8]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[8]                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[4]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[4]                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[0]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[0]                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute|delay_signals[1][0]        ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                                                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][12]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][12]                                                          ; clk          ; clk         ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][12]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][12]                                                          ; clk          ; clk         ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][17]              ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][17]                                                          ; clk          ; clk         ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[10]             ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[10]                                                            ; clk          ; clk         ; 0.000        ; 0.035      ; 0.316      ;
; 0.198 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[5]                                     ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[5]                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[21]                                    ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[21]                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.319      ;
; 0.201 ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[3]                      ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_oseq_eq                                                                                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.321      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                             ;
+-------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                                                                       ;
+-------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.379 ; 9.609        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.379 ; 9.609        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[0]                          ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[10]                         ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[11]                         ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[12]                         ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[13]                         ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[14]                         ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[15]                         ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[16]                         ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[17]                         ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[18]                         ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[19]                         ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[1]                          ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[20]                         ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[21]                         ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[22]                         ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[23]                         ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[2]                          ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[3]                          ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[4]                          ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[5]                          ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[6]                          ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[7]                          ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[8]                          ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|q_b[9]                          ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|ram_block1a0~portb_address_reg0 ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_d4o3:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.420 ; 9.599        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[0]          ;
; 9.420 ; 9.599        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[1]          ;
; 9.420 ; 9.599        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[2]          ;
; 9.420 ; 9.599        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[3]          ;
; 9.420 ; 9.599        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[4]          ;
; 9.420 ; 9.599        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[5]          ;
; 9.420 ; 9.599        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[6]          ;
; 9.420 ; 9.599        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[0]          ;
; 9.420 ; 9.599        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[10]         ;
; 9.420 ; 9.599        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[11]         ;
; 9.420 ; 9.599        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[12]         ;
; 9.420 ; 9.599        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[13]         ;
; 9.420 ; 9.599        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[14]         ;
; 9.420 ; 9.599        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[15]         ;
; 9.420 ; 9.599        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[16]         ;
; 9.420 ; 9.599        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[17]         ;
; 9.420 ; 9.599        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[18]         ;
; 9.420 ; 9.599        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[19]         ;
; 9.420 ; 9.599        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[1]          ;
; 9.420 ; 9.599        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[20]         ;
; 9.420 ; 9.599        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[21]         ;
; 9.420 ; 9.599        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[22]         ;
; 9.420 ; 9.599        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[23]         ;
; 9.420 ; 9.599        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[2]          ;
; 9.420 ; 9.599        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[3]          ;
; 9.420 ; 9.599        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[4]          ;
; 9.420 ; 9.599        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[5]          ;
; 9.420 ; 9.599        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[6]          ;
; 9.420 ; 9.599        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[7]          ;
; 9.420 ; 9.599        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[8]          ;
; 9.420 ; 9.599        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[9]          ;
; 9.443 ; 9.627        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][17]                                                          ;
; 9.443 ; 9.627        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][21]                                                          ;
; 9.443 ; 9.627        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][22]                                                          ;
; 9.443 ; 9.627        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][23]                                                          ;
; 9.443 ; 9.627        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][2]                                                           ;
; 9.443 ; 9.627        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][3]                                                           ;
; 9.443 ; 9.627        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][17]                                                          ;
; 9.443 ; 9.627        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][21]                                                          ;
; 9.443 ; 9.627        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][22]                                                          ;
; 9.443 ; 9.627        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][23]                                                          ;
; 9.443 ; 9.627        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][2]                                                           ;
; 9.443 ; 9.627        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][3]                                                           ;
; 9.443 ; 9.627        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][17]                                                          ;
; 9.443 ; 9.627        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][21]                                                          ;
; 9.443 ; 9.627        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][22]                                                          ;
; 9.443 ; 9.627        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][23]                                                          ;
; 9.443 ; 9.627        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][2]                                                           ;
; 9.443 ; 9.627        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][3]                                                           ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|packet_error_s[0]                                                                ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|at_source_error_s[0]                                                         ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[0]                                                                  ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[10]                                                                 ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[11]                                                                 ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[12]                                                                 ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[13]                                                                 ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[16]                                                                 ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[17]                                                                 ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[18]                                                                 ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[1]                                                                  ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[20]                                                                 ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[22]                                                                 ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[23]                                                                 ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[6]                                                                  ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[7]                                                                  ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[8]                                                                  ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[9]                                                                  ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid                                                                   ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[0]                                                                  ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[1]                                                                  ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[2]                                                                  ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[3]                                                                  ;
+-------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Setup Times                                                                     ;
+--------------------+------------+--------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+--------+-------+------------+-----------------+
; ast_sink_data[*]   ; clk        ; 1.022  ; 1.646 ; Rise       ; clk             ;
;  ast_sink_data[0]  ; clk        ; 1.013  ; 1.640 ; Rise       ; clk             ;
;  ast_sink_data[1]  ; clk        ; 0.879  ; 1.459 ; Rise       ; clk             ;
;  ast_sink_data[2]  ; clk        ; 0.986  ; 1.617 ; Rise       ; clk             ;
;  ast_sink_data[3]  ; clk        ; 1.005  ; 1.646 ; Rise       ; clk             ;
;  ast_sink_data[4]  ; clk        ; 1.022  ; 1.614 ; Rise       ; clk             ;
;  ast_sink_data[5]  ; clk        ; 0.917  ; 1.492 ; Rise       ; clk             ;
;  ast_sink_data[6]  ; clk        ; 0.858  ; 1.464 ; Rise       ; clk             ;
;  ast_sink_data[7]  ; clk        ; 0.842  ; 1.445 ; Rise       ; clk             ;
;  ast_sink_data[8]  ; clk        ; 0.911  ; 1.507 ; Rise       ; clk             ;
;  ast_sink_data[9]  ; clk        ; 0.711  ; 1.283 ; Rise       ; clk             ;
;  ast_sink_data[10] ; clk        ; 0.838  ; 1.434 ; Rise       ; clk             ;
;  ast_sink_data[11] ; clk        ; 0.954  ; 1.539 ; Rise       ; clk             ;
;  ast_sink_data[12] ; clk        ; 0.877  ; 1.471 ; Rise       ; clk             ;
;  ast_sink_data[13] ; clk        ; 0.861  ; 1.483 ; Rise       ; clk             ;
;  ast_sink_data[14] ; clk        ; 0.898  ; 1.454 ; Rise       ; clk             ;
;  ast_sink_data[15] ; clk        ; 0.875  ; 1.464 ; Rise       ; clk             ;
;  ast_sink_data[16] ; clk        ; 0.709  ; 1.281 ; Rise       ; clk             ;
;  ast_sink_data[17] ; clk        ; 0.825  ; 1.427 ; Rise       ; clk             ;
;  ast_sink_data[18] ; clk        ; 0.912  ; 1.503 ; Rise       ; clk             ;
;  ast_sink_data[19] ; clk        ; 0.855  ; 1.481 ; Rise       ; clk             ;
;  ast_sink_data[20] ; clk        ; 0.714  ; 1.286 ; Rise       ; clk             ;
;  ast_sink_data[21] ; clk        ; 0.842  ; 1.430 ; Rise       ; clk             ;
;  ast_sink_data[22] ; clk        ; 0.845  ; 1.428 ; Rise       ; clk             ;
;  ast_sink_data[23] ; clk        ; 0.818  ; 1.395 ; Rise       ; clk             ;
; ast_sink_error[*]  ; clk        ; 0.994  ; 1.635 ; Rise       ; clk             ;
;  ast_sink_error[0] ; clk        ; 0.994  ; 1.635 ; Rise       ; clk             ;
; ast_sink_valid     ; clk        ; -0.075 ; 0.240 ; Rise       ; clk             ;
+--------------------+------------+--------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Hold Times                                                                       ;
+--------------------+------------+--------+--------+------------+-----------------+
; Data Port          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------------+------------+--------+--------+------------+-----------------+
; ast_sink_data[*]   ; clk        ; -0.506 ; -1.064 ; Rise       ; clk             ;
;  ast_sink_data[0]  ; clk        ; -0.799 ; -1.410 ; Rise       ; clk             ;
;  ast_sink_data[1]  ; clk        ; -0.669 ; -1.236 ; Rise       ; clk             ;
;  ast_sink_data[2]  ; clk        ; -0.772 ; -1.387 ; Rise       ; clk             ;
;  ast_sink_data[3]  ; clk        ; -0.791 ; -1.415 ; Rise       ; clk             ;
;  ast_sink_data[4]  ; clk        ; -0.811 ; -1.394 ; Rise       ; clk             ;
;  ast_sink_data[5]  ; clk        ; -0.711 ; -1.278 ; Rise       ; clk             ;
;  ast_sink_data[6]  ; clk        ; -0.648 ; -1.238 ; Rise       ; clk             ;
;  ast_sink_data[7]  ; clk        ; -0.634 ; -1.221 ; Rise       ; clk             ;
;  ast_sink_data[8]  ; clk        ; -0.700 ; -1.282 ; Rise       ; clk             ;
;  ast_sink_data[9]  ; clk        ; -0.508 ; -1.065 ; Rise       ; clk             ;
;  ast_sink_data[10] ; clk        ; -0.631 ; -1.211 ; Rise       ; clk             ;
;  ast_sink_data[11] ; clk        ; -0.746 ; -1.323 ; Rise       ; clk             ;
;  ast_sink_data[12] ; clk        ; -0.668 ; -1.247 ; Rise       ; clk             ;
;  ast_sink_data[13] ; clk        ; -0.652 ; -1.258 ; Rise       ; clk             ;
;  ast_sink_data[14] ; clk        ; -0.691 ; -1.241 ; Rise       ; clk             ;
;  ast_sink_data[15] ; clk        ; -0.669 ; -1.249 ; Rise       ; clk             ;
;  ast_sink_data[16] ; clk        ; -0.506 ; -1.064 ; Rise       ; clk             ;
;  ast_sink_data[17] ; clk        ; -0.617 ; -1.204 ; Rise       ; clk             ;
;  ast_sink_data[18] ; clk        ; -0.705 ; -1.288 ; Rise       ; clk             ;
;  ast_sink_data[19] ; clk        ; -0.646 ; -1.255 ; Rise       ; clk             ;
;  ast_sink_data[20] ; clk        ; -0.511 ; -1.068 ; Rise       ; clk             ;
;  ast_sink_data[21] ; clk        ; -0.633 ; -1.208 ; Rise       ; clk             ;
;  ast_sink_data[22] ; clk        ; -0.636 ; -1.207 ; Rise       ; clk             ;
;  ast_sink_data[23] ; clk        ; -0.609 ; -1.173 ; Rise       ; clk             ;
; ast_sink_error[*]  ; clk        ; -0.780 ; -1.403 ; Rise       ; clk             ;
;  ast_sink_error[0] ; clk        ; -0.780 ; -1.403 ; Rise       ; clk             ;
; ast_sink_valid     ; clk        ; 0.335  ; 0.000  ; Rise       ; clk             ;
+--------------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Clock to Output Times                                                            ;
+----------------------+------------+-------+-------+------------+-----------------+
; Data Port            ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------------+------------+-------+-------+------------+-----------------+
; ast_source_data[*]   ; clk        ; 4.194 ; 4.345 ; Rise       ; clk             ;
;  ast_source_data[0]  ; clk        ; 3.286 ; 3.349 ; Rise       ; clk             ;
;  ast_source_data[1]  ; clk        ; 3.252 ; 3.325 ; Rise       ; clk             ;
;  ast_source_data[2]  ; clk        ; 3.443 ; 3.512 ; Rise       ; clk             ;
;  ast_source_data[3]  ; clk        ; 3.533 ; 3.606 ; Rise       ; clk             ;
;  ast_source_data[4]  ; clk        ; 3.375 ; 3.435 ; Rise       ; clk             ;
;  ast_source_data[5]  ; clk        ; 3.513 ; 3.591 ; Rise       ; clk             ;
;  ast_source_data[6]  ; clk        ; 3.426 ; 3.497 ; Rise       ; clk             ;
;  ast_source_data[7]  ; clk        ; 3.152 ; 3.203 ; Rise       ; clk             ;
;  ast_source_data[8]  ; clk        ; 3.424 ; 3.489 ; Rise       ; clk             ;
;  ast_source_data[9]  ; clk        ; 3.262 ; 3.336 ; Rise       ; clk             ;
;  ast_source_data[10] ; clk        ; 3.444 ; 3.516 ; Rise       ; clk             ;
;  ast_source_data[11] ; clk        ; 3.240 ; 3.304 ; Rise       ; clk             ;
;  ast_source_data[12] ; clk        ; 3.182 ; 3.234 ; Rise       ; clk             ;
;  ast_source_data[13] ; clk        ; 3.353 ; 3.434 ; Rise       ; clk             ;
;  ast_source_data[14] ; clk        ; 3.429 ; 3.499 ; Rise       ; clk             ;
;  ast_source_data[15] ; clk        ; 3.452 ; 3.528 ; Rise       ; clk             ;
;  ast_source_data[16] ; clk        ; 3.430 ; 3.493 ; Rise       ; clk             ;
;  ast_source_data[17] ; clk        ; 3.351 ; 3.418 ; Rise       ; clk             ;
;  ast_source_data[18] ; clk        ; 4.194 ; 4.345 ; Rise       ; clk             ;
;  ast_source_data[19] ; clk        ; 3.304 ; 3.360 ; Rise       ; clk             ;
;  ast_source_data[20] ; clk        ; 3.311 ; 3.369 ; Rise       ; clk             ;
;  ast_source_data[21] ; clk        ; 3.394 ; 3.458 ; Rise       ; clk             ;
;  ast_source_data[22] ; clk        ; 3.319 ; 3.382 ; Rise       ; clk             ;
;  ast_source_data[23] ; clk        ; 3.322 ; 3.397 ; Rise       ; clk             ;
; ast_source_error[*]  ; clk        ; 3.418 ; 3.489 ; Rise       ; clk             ;
;  ast_source_error[0] ; clk        ; 3.418 ; 3.489 ; Rise       ; clk             ;
; ast_source_valid     ; clk        ; 3.144 ; 3.190 ; Rise       ; clk             ;
+----------------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                    ;
+----------------------+------------+-------+-------+------------+-----------------+
; Data Port            ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------------+------------+-------+-------+------------+-----------------+
; ast_source_data[*]   ; clk        ; 3.089 ; 3.138 ; Rise       ; clk             ;
;  ast_source_data[0]  ; clk        ; 3.218 ; 3.278 ; Rise       ; clk             ;
;  ast_source_data[1]  ; clk        ; 3.185 ; 3.255 ; Rise       ; clk             ;
;  ast_source_data[2]  ; clk        ; 3.368 ; 3.434 ; Rise       ; clk             ;
;  ast_source_data[3]  ; clk        ; 3.455 ; 3.524 ; Rise       ; clk             ;
;  ast_source_data[4]  ; clk        ; 3.303 ; 3.360 ; Rise       ; clk             ;
;  ast_source_data[5]  ; clk        ; 3.436 ; 3.511 ; Rise       ; clk             ;
;  ast_source_data[6]  ; clk        ; 3.354 ; 3.421 ; Rise       ; clk             ;
;  ast_source_data[7]  ; clk        ; 3.089 ; 3.138 ; Rise       ; clk             ;
;  ast_source_data[8]  ; clk        ; 3.351 ; 3.414 ; Rise       ; clk             ;
;  ast_source_data[9]  ; clk        ; 3.195 ; 3.265 ; Rise       ; clk             ;
;  ast_source_data[10] ; clk        ; 3.370 ; 3.439 ; Rise       ; clk             ;
;  ast_source_data[11] ; clk        ; 3.173 ; 3.234 ; Rise       ; clk             ;
;  ast_source_data[12] ; clk        ; 3.119 ; 3.169 ; Rise       ; clk             ;
;  ast_source_data[13] ; clk        ; 3.283 ; 3.361 ; Rise       ; clk             ;
;  ast_source_data[14] ; clk        ; 3.356 ; 3.422 ; Rise       ; clk             ;
;  ast_source_data[15] ; clk        ; 3.378 ; 3.451 ; Rise       ; clk             ;
;  ast_source_data[16] ; clk        ; 3.357 ; 3.417 ; Rise       ; clk             ;
;  ast_source_data[17] ; clk        ; 3.282 ; 3.345 ; Rise       ; clk             ;
;  ast_source_data[18] ; clk        ; 4.091 ; 4.235 ; Rise       ; clk             ;
;  ast_source_data[19] ; clk        ; 3.236 ; 3.289 ; Rise       ; clk             ;
;  ast_source_data[20] ; clk        ; 3.243 ; 3.299 ; Rise       ; clk             ;
;  ast_source_data[21] ; clk        ; 3.321 ; 3.382 ; Rise       ; clk             ;
;  ast_source_data[22] ; clk        ; 3.251 ; 3.311 ; Rise       ; clk             ;
;  ast_source_data[23] ; clk        ; 3.254 ; 3.325 ; Rise       ; clk             ;
; ast_source_error[*]  ; clk        ; 3.344 ; 3.412 ; Rise       ; clk             ;
;  ast_source_error[0] ; clk        ; 3.344 ; 3.412 ; Rise       ; clk             ;
; ast_source_valid     ; clk        ; 3.082 ; 3.126 ; Rise       ; clk             ;
+----------------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                          ;
+------------------+--------+-------+----------+---------+---------------------+
; Clock            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack ; 14.240 ; 0.132 ; N/A      ; N/A     ; 9.379               ;
;  clk             ; 14.240 ; 0.132 ; N/A      ; N/A     ; 9.379               ;
; Design-wide TNS  ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk             ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+--------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------+
; Setup Times                                                                     ;
+--------------------+------------+--------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+--------+-------+------------+-----------------+
; ast_sink_data[*]   ; clk        ; 1.858  ; 2.307 ; Rise       ; clk             ;
;  ast_sink_data[0]  ; clk        ; 1.809  ; 2.273 ; Rise       ; clk             ;
;  ast_sink_data[1]  ; clk        ; 1.600  ; 2.014 ; Rise       ; clk             ;
;  ast_sink_data[2]  ; clk        ; 1.800  ; 2.269 ; Rise       ; clk             ;
;  ast_sink_data[3]  ; clk        ; 1.831  ; 2.305 ; Rise       ; clk             ;
;  ast_sink_data[4]  ; clk        ; 1.858  ; 2.307 ; Rise       ; clk             ;
;  ast_sink_data[5]  ; clk        ; 1.667  ; 2.073 ; Rise       ; clk             ;
;  ast_sink_data[6]  ; clk        ; 1.576  ; 1.982 ; Rise       ; clk             ;
;  ast_sink_data[7]  ; clk        ; 1.515  ; 1.962 ; Rise       ; clk             ;
;  ast_sink_data[8]  ; clk        ; 1.645  ; 2.052 ; Rise       ; clk             ;
;  ast_sink_data[9]  ; clk        ; 1.287  ; 1.701 ; Rise       ; clk             ;
;  ast_sink_data[10] ; clk        ; 1.509  ; 1.956 ; Rise       ; clk             ;
;  ast_sink_data[11] ; clk        ; 1.711  ; 2.148 ; Rise       ; clk             ;
;  ast_sink_data[12] ; clk        ; 1.562  ; 1.983 ; Rise       ; clk             ;
;  ast_sink_data[13] ; clk        ; 1.544  ; 2.008 ; Rise       ; clk             ;
;  ast_sink_data[14] ; clk        ; 1.657  ; 2.073 ; Rise       ; clk             ;
;  ast_sink_data[15] ; clk        ; 1.644  ; 2.054 ; Rise       ; clk             ;
;  ast_sink_data[16] ; clk        ; 1.284  ; 1.697 ; Rise       ; clk             ;
;  ast_sink_data[17] ; clk        ; 1.488  ; 1.940 ; Rise       ; clk             ;
;  ast_sink_data[18] ; clk        ; 1.648  ; 2.102 ; Rise       ; clk             ;
;  ast_sink_data[19] ; clk        ; 1.549  ; 2.008 ; Rise       ; clk             ;
;  ast_sink_data[20] ; clk        ; 1.296  ; 1.707 ; Rise       ; clk             ;
;  ast_sink_data[21] ; clk        ; 1.580  ; 1.970 ; Rise       ; clk             ;
;  ast_sink_data[22] ; clk        ; 1.567  ; 1.967 ; Rise       ; clk             ;
;  ast_sink_data[23] ; clk        ; 1.528  ; 1.938 ; Rise       ; clk             ;
; ast_sink_error[*]  ; clk        ; 1.796  ; 2.261 ; Rise       ; clk             ;
;  ast_sink_error[0] ; clk        ; 1.796  ; 2.261 ; Rise       ; clk             ;
; ast_sink_valid     ; clk        ; -0.075 ; 0.240 ; Rise       ; clk             ;
+--------------------+------------+--------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Hold Times                                                                       ;
+--------------------+------------+--------+--------+------------+-----------------+
; Data Port          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------------+------------+--------+--------+------------+-----------------+
; ast_sink_data[*]   ; clk        ; -0.506 ; -1.064 ; Rise       ; clk             ;
;  ast_sink_data[0]  ; clk        ; -0.799 ; -1.410 ; Rise       ; clk             ;
;  ast_sink_data[1]  ; clk        ; -0.669 ; -1.236 ; Rise       ; clk             ;
;  ast_sink_data[2]  ; clk        ; -0.772 ; -1.387 ; Rise       ; clk             ;
;  ast_sink_data[3]  ; clk        ; -0.791 ; -1.415 ; Rise       ; clk             ;
;  ast_sink_data[4]  ; clk        ; -0.811 ; -1.394 ; Rise       ; clk             ;
;  ast_sink_data[5]  ; clk        ; -0.711 ; -1.278 ; Rise       ; clk             ;
;  ast_sink_data[6]  ; clk        ; -0.648 ; -1.238 ; Rise       ; clk             ;
;  ast_sink_data[7]  ; clk        ; -0.634 ; -1.221 ; Rise       ; clk             ;
;  ast_sink_data[8]  ; clk        ; -0.700 ; -1.282 ; Rise       ; clk             ;
;  ast_sink_data[9]  ; clk        ; -0.508 ; -1.065 ; Rise       ; clk             ;
;  ast_sink_data[10] ; clk        ; -0.631 ; -1.211 ; Rise       ; clk             ;
;  ast_sink_data[11] ; clk        ; -0.746 ; -1.323 ; Rise       ; clk             ;
;  ast_sink_data[12] ; clk        ; -0.668 ; -1.247 ; Rise       ; clk             ;
;  ast_sink_data[13] ; clk        ; -0.652 ; -1.258 ; Rise       ; clk             ;
;  ast_sink_data[14] ; clk        ; -0.691 ; -1.241 ; Rise       ; clk             ;
;  ast_sink_data[15] ; clk        ; -0.669 ; -1.249 ; Rise       ; clk             ;
;  ast_sink_data[16] ; clk        ; -0.506 ; -1.064 ; Rise       ; clk             ;
;  ast_sink_data[17] ; clk        ; -0.617 ; -1.204 ; Rise       ; clk             ;
;  ast_sink_data[18] ; clk        ; -0.705 ; -1.288 ; Rise       ; clk             ;
;  ast_sink_data[19] ; clk        ; -0.646 ; -1.255 ; Rise       ; clk             ;
;  ast_sink_data[20] ; clk        ; -0.511 ; -1.068 ; Rise       ; clk             ;
;  ast_sink_data[21] ; clk        ; -0.633 ; -1.208 ; Rise       ; clk             ;
;  ast_sink_data[22] ; clk        ; -0.636 ; -1.207 ; Rise       ; clk             ;
;  ast_sink_data[23] ; clk        ; -0.609 ; -1.173 ; Rise       ; clk             ;
; ast_sink_error[*]  ; clk        ; -0.780 ; -1.403 ; Rise       ; clk             ;
;  ast_sink_error[0] ; clk        ; -0.780 ; -1.403 ; Rise       ; clk             ;
; ast_sink_valid     ; clk        ; 0.581  ; 0.429  ; Rise       ; clk             ;
+--------------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Clock to Output Times                                                            ;
+----------------------+------------+-------+-------+------------+-----------------+
; Data Port            ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------------+------------+-------+-------+------------+-----------------+
; ast_source_data[*]   ; clk        ; 7.052 ; 7.097 ; Rise       ; clk             ;
;  ast_source_data[0]  ; clk        ; 5.531 ; 5.510 ; Rise       ; clk             ;
;  ast_source_data[1]  ; clk        ; 5.489 ; 5.477 ; Rise       ; clk             ;
;  ast_source_data[2]  ; clk        ; 5.804 ; 5.810 ; Rise       ; clk             ;
;  ast_source_data[3]  ; clk        ; 6.019 ; 5.987 ; Rise       ; clk             ;
;  ast_source_data[4]  ; clk        ; 5.717 ; 5.700 ; Rise       ; clk             ;
;  ast_source_data[5]  ; clk        ; 5.963 ; 5.940 ; Rise       ; clk             ;
;  ast_source_data[6]  ; clk        ; 5.764 ; 5.750 ; Rise       ; clk             ;
;  ast_source_data[7]  ; clk        ; 5.292 ; 5.277 ; Rise       ; clk             ;
;  ast_source_data[8]  ; clk        ; 5.758 ; 5.739 ; Rise       ; clk             ;
;  ast_source_data[9]  ; clk        ; 5.497 ; 5.488 ; Rise       ; clk             ;
;  ast_source_data[10] ; clk        ; 5.809 ; 5.781 ; Rise       ; clk             ;
;  ast_source_data[11] ; clk        ; 5.477 ; 5.464 ; Rise       ; clk             ;
;  ast_source_data[12] ; clk        ; 5.330 ; 5.323 ; Rise       ; clk             ;
;  ast_source_data[13] ; clk        ; 5.581 ; 5.633 ; Rise       ; clk             ;
;  ast_source_data[14] ; clk        ; 5.792 ; 5.787 ; Rise       ; clk             ;
;  ast_source_data[15] ; clk        ; 5.808 ; 5.809 ; Rise       ; clk             ;
;  ast_source_data[16] ; clk        ; 5.784 ; 5.771 ; Rise       ; clk             ;
;  ast_source_data[17] ; clk        ; 5.613 ; 5.625 ; Rise       ; clk             ;
;  ast_source_data[18] ; clk        ; 7.052 ; 7.097 ; Rise       ; clk             ;
;  ast_source_data[19] ; clk        ; 5.581 ; 5.558 ; Rise       ; clk             ;
;  ast_source_data[20] ; clk        ; 5.586 ; 5.562 ; Rise       ; clk             ;
;  ast_source_data[21] ; clk        ; 5.746 ; 5.715 ; Rise       ; clk             ;
;  ast_source_data[22] ; clk        ; 5.558 ; 5.571 ; Rise       ; clk             ;
;  ast_source_data[23] ; clk        ; 5.527 ; 5.568 ; Rise       ; clk             ;
; ast_source_error[*]  ; clk        ; 5.745 ; 5.761 ; Rise       ; clk             ;
;  ast_source_error[0] ; clk        ; 5.745 ; 5.761 ; Rise       ; clk             ;
; ast_source_valid     ; clk        ; 5.271 ; 5.252 ; Rise       ; clk             ;
+----------------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                    ;
+----------------------+------------+-------+-------+------------+-----------------+
; Data Port            ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------------+------------+-------+-------+------------+-----------------+
; ast_source_data[*]   ; clk        ; 3.089 ; 3.138 ; Rise       ; clk             ;
;  ast_source_data[0]  ; clk        ; 3.218 ; 3.278 ; Rise       ; clk             ;
;  ast_source_data[1]  ; clk        ; 3.185 ; 3.255 ; Rise       ; clk             ;
;  ast_source_data[2]  ; clk        ; 3.368 ; 3.434 ; Rise       ; clk             ;
;  ast_source_data[3]  ; clk        ; 3.455 ; 3.524 ; Rise       ; clk             ;
;  ast_source_data[4]  ; clk        ; 3.303 ; 3.360 ; Rise       ; clk             ;
;  ast_source_data[5]  ; clk        ; 3.436 ; 3.511 ; Rise       ; clk             ;
;  ast_source_data[6]  ; clk        ; 3.354 ; 3.421 ; Rise       ; clk             ;
;  ast_source_data[7]  ; clk        ; 3.089 ; 3.138 ; Rise       ; clk             ;
;  ast_source_data[8]  ; clk        ; 3.351 ; 3.414 ; Rise       ; clk             ;
;  ast_source_data[9]  ; clk        ; 3.195 ; 3.265 ; Rise       ; clk             ;
;  ast_source_data[10] ; clk        ; 3.370 ; 3.439 ; Rise       ; clk             ;
;  ast_source_data[11] ; clk        ; 3.173 ; 3.234 ; Rise       ; clk             ;
;  ast_source_data[12] ; clk        ; 3.119 ; 3.169 ; Rise       ; clk             ;
;  ast_source_data[13] ; clk        ; 3.283 ; 3.361 ; Rise       ; clk             ;
;  ast_source_data[14] ; clk        ; 3.356 ; 3.422 ; Rise       ; clk             ;
;  ast_source_data[15] ; clk        ; 3.378 ; 3.451 ; Rise       ; clk             ;
;  ast_source_data[16] ; clk        ; 3.357 ; 3.417 ; Rise       ; clk             ;
;  ast_source_data[17] ; clk        ; 3.282 ; 3.345 ; Rise       ; clk             ;
;  ast_source_data[18] ; clk        ; 4.091 ; 4.235 ; Rise       ; clk             ;
;  ast_source_data[19] ; clk        ; 3.236 ; 3.289 ; Rise       ; clk             ;
;  ast_source_data[20] ; clk        ; 3.243 ; 3.299 ; Rise       ; clk             ;
;  ast_source_data[21] ; clk        ; 3.321 ; 3.382 ; Rise       ; clk             ;
;  ast_source_data[22] ; clk        ; 3.251 ; 3.311 ; Rise       ; clk             ;
;  ast_source_data[23] ; clk        ; 3.254 ; 3.325 ; Rise       ; clk             ;
; ast_source_error[*]  ; clk        ; 3.344 ; 3.412 ; Rise       ; clk             ;
;  ast_source_error[0] ; clk        ; 3.344 ; 3.412 ; Rise       ; clk             ;
; ast_source_valid     ; clk        ; 3.082 ; 3.126 ; Rise       ; clk             ;
+----------------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ast_source_data[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ast_source_data[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ast_source_data[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ast_source_data[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ast_source_data[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ast_source_data[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ast_source_data[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ast_source_data[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ast_source_data[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ast_source_data[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ast_source_data[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ast_source_data[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ast_source_data[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ast_source_data[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ast_source_data[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ast_source_data[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ast_source_data[16] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ast_source_data[17] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ast_source_data[18] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ast_source_data[19] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ast_source_data[20] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ast_source_data[21] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ast_source_data[22] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ast_source_data[23] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ast_source_valid    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ast_source_error[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ast_source_error[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; ast_sink_error[1]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset_n                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ast_sink_valid          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ast_sink_error[0]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ast_sink_data[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ast_sink_data[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ast_sink_data[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ast_sink_data[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ast_sink_data[4]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ast_sink_data[5]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ast_sink_data[6]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ast_sink_data[7]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ast_sink_data[8]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ast_sink_data[9]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ast_sink_data[10]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ast_sink_data[11]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ast_sink_data[12]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ast_sink_data[13]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ast_sink_data[14]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ast_sink_data[15]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ast_sink_data[16]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ast_sink_data[17]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ast_sink_data[18]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ast_sink_data[19]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ast_sink_data[20]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ast_sink_data[21]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ast_sink_data[22]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ast_sink_data[23]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ast_source_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[19] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[20] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[21] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[22] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[23] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_valid    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_error[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_error[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ast_source_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[19] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[20] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[21] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[22] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[23] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_valid    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_error[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_error[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 1715     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 1715     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 27    ; 27   ;
; Unconstrained Input Port Paths  ; 323   ; 323  ;
; Unconstrained Output Ports      ; 26    ; 26   ;
; Unconstrained Output Port Paths ; 26    ; 26   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Tue Apr 23 13:53:29 2019
Info: Command: quartus_sta fir -c fir
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'fir/fir_0002.sdc'
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From clk (Rise) to clk (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 14.240
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.240               0.000 clk 
Info (332146): Worst-case hold slack is 0.284
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.284               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.499
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.499               0.000 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From clk (Rise) to clk (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 14.873
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.873               0.000 clk 
Info (332146): Worst-case hold slack is 0.282
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.282               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.518
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.518               0.000 clk 
Info: Analyzing Fast 1200mV 0C Model
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From clk (Rise) to clk (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 16.672
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.672               0.000 clk 
Info (332146): Worst-case hold slack is 0.132
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.132               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.379
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.379               0.000 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4612 megabytes
    Info: Processing ended: Tue Apr 23 13:53:31 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


