Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,2351
design__instance__area,28941.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00003225313776056282
power__switching__total,0.0000043414024730736855
power__leakage__total,0.0000017446679976274027
power__total,0.00003833921073237434
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2508796297272881
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.250855232575632
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.14063811624457281
timing__setup__ws__corner:nom_fast_1p32V_m40C,15.461717677160236
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.140638
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,19.292753
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2514736823289904
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2514412083046017
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6803642286575439
timing__setup__ws__corner:nom_slow_1p08V_125C,15.063078322128778
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.680364
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,18.646616
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2511033396730771
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2510746681626552
timing__hold__ws__corner:nom_typ_1p20V_25C,0.3332313130863435
timing__setup__ws__corner:nom_typ_1p20V_25C,15.317289203891242
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.333231
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,19.069099
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2508796297272881
clock__skew__worst_setup,0.250855232575632
timing__hold__ws,0.14063811624457281
timing__setup__ws,15.063078322128778
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.140638
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,18.646616
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,61
design__instance__area__stdcell,874.541
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.0302175
design__instance__utilization__stdcell,0.0302175
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,8
design__instance__area__class:buffer,58.0608
design__instance__count__class:inverter,17
design__instance__area__class:inverter,97.9776
design__instance__count__class:sequential_cell,8
design__instance__area__class:sequential_cell,391.91
design__instance__count__class:multi_input_combinational_cell,16
design__instance__area__class:multi_input_combinational_cell,116.122
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,1186.36
design__violations,0
design__instance__count__class:timing_repair_buffer,9
design__instance__area__class:timing_repair_buffer,139.709
design__instance__count__class:clock_buffer,3
design__instance__area__class:clock_buffer,70.7616
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,8
global_route__vias,225
global_route__wirelength,1417
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,80
route__net__special,2
route__drc_errors__iter:0,4
route__wirelength__iter:0,1122
route__drc_errors__iter:1,0
route__wirelength__iter:1,1121
route__drc_errors,0
route__wirelength,1121
route__vias,233
route__vias__singlecut,233
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,132.37
design__instance__count__class:fill_cell,2290
design__instance__area__class:fill_cell,28067
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,24
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,24
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,24
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,24
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19987
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000129761
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000957859
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000629838
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000957859
design_powergrid__voltage__worst,0.0000957859
design_powergrid__voltage__worst__net:VPWR,1.19987
design_powergrid__drop__worst,0.000129761
design_powergrid__drop__worst__net:VPWR,0.000129761
design_powergrid__voltage__worst__net:VGND,0.0000957859
design_powergrid__drop__worst__net:VGND,0.0000957859
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000007639999999999999696627221712486033311506616882979869842529296875
ir__drop__worst,0.00012999999999999998861154038021226142518571577966213226318359375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
