
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: reset (input port clocked by clk)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
                  0.02    0.01    2.01 ^ reset (in)
     3    0.00                           reset (net)
                  0.02    0.00    2.01 ^ _3_/A_N (sky130_fd_sc_hd__and3b_2)
                  0.04    0.19    2.20 v _3_/X (sky130_fd_sc_hd__and3b_2)
     1    0.00                           _1_ (net)
                  0.04    0.00    2.20 v _4_/C (sky130_fd_sc_hd__and3_2)
                  0.04    0.20    2.41 v _4_/X (sky130_fd_sc_hd__and3_2)
     1    0.00                           _2_ (net)
                  0.04    0.00    2.41 v _5_/A (sky130_fd_sc_hd__buf_1)
                  0.02    0.08    2.49 v _5_/X (sky130_fd_sc_hd__buf_1)
     1    0.00                           _0_ (net)
                  0.02    0.00    2.50 v _6_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.50   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _6_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -2.50   data arrival time
-----------------------------------------------------------------------------
                                  7.17   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: out2 (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _6_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.20    0.46    0.46 ^ _6_/Q (sky130_fd_sc_hd__dfxtp_2)
     1    0.03                           out2 (net)
                  0.20    0.00    0.46 ^ out2 (out)
                                  0.46   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.46   data arrival time
-----------------------------------------------------------------------------
                                  7.29   slack (MET)


