/*
 * Device Tree Source for K2G SOC
 *
 * Copyright (C) 2016 Texas Instruments Incorporated - http://www.ti.com/
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed "as is" WITHOUT ANY WARRANTY of any
 * kind, whether express or implied; without even the implied warranty
 * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/pinctrl/keystone.h>
#include <dt-bindings/genpd/k2g.h>
#include <dt-bindings/clock/k2g.h>
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/reset/k2g.h>
#include "skeleton.dtsi"

/ {
	compatible = "ti,k2g","ti,keystone";
	model = "Texas Instruments K2G SoC";
	#address-cells = <2>;
	#size-cells = <2>;
	interrupt-parent = <&gic>;

	aliases {
		serial0 = &uart0;
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu@0 {
			compatible = "arm,cortex-a15";
			device_type = "cpu";
			reg = <0>;
		};
	};

	gic: interrupt-controller@02561000 {
		compatible = "arm,cortex-a15-gic";
		#interrupt-cells = <3>;
		interrupt-controller;
		reg = <0x0 0x02561000 0x0 0x1000>,
		      <0x0 0x02562000 0x0 0x2000>,
		      <0x0 0x02564000 0x0 0x1000>,
		      <0x0 0x02566000 0x0 0x2000>;
		interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(4) |
				IRQ_TYPE_LEVEL_HIGH)>;
	};

	timer {
		compatible = "arm,armv7-timer";
		interrupts =
			<GIC_PPI 13
				(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
			<GIC_PPI 14
				(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
			<GIC_PPI 11
				(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
			<GIC_PPI 10
				(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;
	};

	pmu {
		compatible = "arm,cortex-a15-pmu";
		interrupts = <GIC_SPI 4 IRQ_TYPE_EDGE_RISING>;
	};

	soc {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "ti,keystone","simple-bus";
		ranges = <0x0 0x0 0x0 0xc0000000>;
		dma-ranges = <0x80000000 0x8 0x00000000 0x80000000>;

		msm_ram: msmram@0c000000 {
			compatible = "mmio-sram";
			reg = <0x0c000000 0x100000>;
			ranges = <0x0 0x0c000000 0x100000>;
			#address-cells = <1>;
			#size-cells = <1>;

			sram-bm@f7000 {
				reg = <0x000f7000 0x8000>;
			};
		};

		k2g_pinctrl: pinmux@02621000 {
			compatible = "pinctrl-single";
			reg = <0x02621000 0x410>;
			pinctrl-single,register-width = <32>;
			pinctrl-single,function-mask = <0x001b0007>;
		};

		devctrl: device-state-control@02620000 {
			compatible = "ti,keystone-devctrl", "syscon";
			reg = <0x02620000 0x1000>;
		};

		uart0: serial@02530c00 {
			compatible = "ti,da830-uart", "ns16550a";
			current-speed = <115200>;
			reg-shift = <2>;
			reg-io-width = <4>;
			reg = <0x02530c00 0x100>;
			interrupts = <GIC_SPI 164 IRQ_TYPE_EDGE_RISING>;
			clock-frequency = <200000000>;
			status = "disabled";
		};

		kirq0: keystone_irq@026202a0 {
			compatible = "ti,keystone-irq";
			interrupts = <GIC_SPI 1 IRQ_TYPE_EDGE_RISING>;
			interrupt-controller;
			#interrupt-cells = <1>;
			ti,syscon-dev = <&devctrl 0x2a0>;
		};

		dspgpio0: keystone_dsp_gpio@02620240 {
			compatible = "ti,keystone-dsp-gpio";
			gpio-controller;
			#gpio-cells = <2>;
			gpio,syscon-dev = <&devctrl 0x240>;
		};

		clock_event: timer@2210000 {
			compatible = "ti,keystone-timer";
			reg = <0x02210000 0x50>;
			interrupts = <GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH
					GIC_SPI 18 IRQ_TYPE_LEVEL_LOW>;
			clocks = <&k2g_clks K2G_DEV_TIMER64_1
					K2G_DEV_TIMER64_VBUS_CLK>;
		};

		gpio0: gpio@2603000 {
			compatible = "ti,k2g-gpio";
			reg = <0x02603000 0x100>;
			gpio-controller;
			#gpio-cells = <2>;
			interrupts = <GIC_SPI 432 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 433 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 434 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 435 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 436 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 437 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 438 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 439 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 440 IRQ_TYPE_EDGE_RISING>;
			interrupt-controller;
			#interrupt-cells = <2>;
			ti,ngpio = <144>;
			ti,davinci-gpio-unbanked = <0>;
			power-domains = <&k2g_pds>;
			ti,sci-id = <K2G_DEV_GPIO0>;
			clocks = <&k2g_clks K2G_DEV_GPIO0
					K2G_DEV_GPIO_VBUS_CLK>;
			clock-names = "fck";
		};

		gpio1: gpio@260a000 {
			compatible = "ti,k2g-gpio";
			reg = <0x0260a000 0x100>;
			gpio-controller;
			#gpio-cells = <2>;
			interrupts = <GIC_SPI 442 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 443 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 444 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 445 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 446 IRQ_TYPE_EDGE_RISING>;
			interrupt-controller;
			#interrupt-cells = <2>;
			ti,ngpio = <68>;
			ti,davinci-gpio-unbanked = <0>;
			power-domains = <&k2g_pds>;
			ti,sci-id = <K2G_DEV_GPIO1>;
			clocks = <&k2g_clks K2G_DEV_GPIO1
					K2G_DEV_GPIO_VBUS_CLK>;
			clock-names = "fck";
		};

		wdt: wdt@02250000 {
			compatible = "ti,keystone-wdt", "ti,davinci-wdt";
			reg = <0x02250000 0x80>;
			power-domains = <&k2g_pds>;
			ti,sci-id = <K2G_DEV_TIMER64_5>;
			clocks = <&k2g_clks K2G_DEV_TIMER64_5 0>;
		};

		msgmgr: msgmgr@02a00000 {
			compatible = "ti,k2g-message-manager";
			#mbox-cells = <2>;
			reg-names = "queue_proxy_region",
				    "queue_state_debug_region";
			reg = <0x02a00000 0x400000>, <0x028c3400 0x400>;
			interrupt-names = "rx_005",
					  "rx_057";
			interrupts = <GIC_SPI 324 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 327 IRQ_TYPE_LEVEL_HIGH>;
		};

		pmmc: pmmc {
			compatible = "ti,k2g-sci";
			/*
			 * In case of rare platforms that does not use k2g as
			 * system master, use /delete-property/
			 */
			ti,system-reboot-controller;
			mbox-names = "rx", "tx";
			mboxes= <&msgmgr 5 2>,
				<&msgmgr 0 0>;
			reg-names = "debug_messages";
			reg = <0x02921c00 0x400>;

			k2g_clks: k2g_clks {
				compatible = "ti,k2g-sci-clk";
				#clock-cells = <2>;
			};

			k2g_pds: k2g_pds {
				compatible = "ti,sci-pm-domain";
				#power-domain-cells = <0>;
			};

			k2g_reset: k2g_reset {
				compatible = "ti,sci-reset";
				#reset-cells = <2>;
			};
		};

		mmc0: mmc@23000000 {
			compatible = "ti,omap4-hsmmc";
			reg = <0x23000000 0x400>;
			interrupts = <GIC_SPI 96 IRQ_TYPE_EDGE_RISING>;
			dmas = <&edma1 24 0>, <&edma1 25 0>;
			dma-names = "tx", "rx";
			bus-width = <4>;
			ti,needs-special-reset;
			max-frequency = <96000000>;
			status = "disabled";
			ti,sci-id = <K2G_DEV_MMCHS0>;
			power-domains = <&k2g_pds>;
			clocks = <&k2g_clks K2G_DEV_MMCHS0 K2G_DEV_MMCHS_CLK_ADPI>,
				  <&k2g_clks K2G_DEV_MMCHS0 K2G_DEV_MMCHS_CLK32K>;
			clock-names = "fck", "mmchsdb_fck";
		};

		mmc1: mmc@23100000 {
			compatible = "ti,omap4-hsmmc";
			reg = <0x23100000 0x400>;
			interrupts = <GIC_SPI 97 IRQ_TYPE_EDGE_RISING>;
			dmas = <&edma1 26 0>, <&edma1 27 0>;
			dma-names = "tx", "rx";
			bus-width = <8>;
			ti,needs-special-reset;
			ti,non-removable;
			max-frequency = <96000000>;
			status = "disabled";
			ti,sci-id = <K2G_DEV_MMCHS1>;
			power-domains = <&k2g_pds>;
			clocks = <&k2g_clks K2G_DEV_MMCHS1 K2G_DEV_MMCHS_CLK_ADPI>,
				  <&k2g_clks K2G_DEV_MMCHS1 K2G_DEV_MMCHS_CLK32K>;
			clock-names = "fck", "mmchsdb_fck";
		};

		edma0: edma@02700000 {
			compatible = "ti,edma3-tpcc";
			reg =	<0x02700000 0x8000>;
			reg-names = "edma3_cc";
			interrupts = <GIC_SPI 200 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 216 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 217 IRQ_TYPE_EDGE_RISING>;
			interrupt-names = "edma3_ccint", "emda3_mperr",
					  "edma3_ccerrint";
			dma-requests = <64>;
			#dma-cells = <2>;

			ti,tptcs = <&edma0_tptc0 7>, <&edma0_tptc1 0>;

			ti,edma-memcpy-channels = <32 33 34 35>;

			ti,sci-id = <K2G_DEV_EDMA0>;
			power-domains = <&k2g_pds>;
			clocks = <&k2g_clks K2G_DEV_EDMA0 K2G_DEV_EDMA_TPCC_CLK>;
			clock-names = "fck";
		};

		edma0_tptc0: tptc@02760000 {
			compatible = "ti,edma3-tptc";
			reg =	<0x02760000 0x400>;
			ti,sci-id = <K2G_DEV_EDMA0>;
			power-domains = <&k2g_pds>;
			clocks = <&k2g_clks K2G_DEV_EDMA0 K2G_DEV_EDMA_TPTC_CLK>;
			clock-names = "fck";
		};

		edma0_tptc1: tptc@02768000 {
			compatible = "ti,edma3-tptc";
			reg =	<0x02768000 0x400>;
			ti,sci-id = <K2G_DEV_EDMA0>;
			power-domains = <&k2g_pds>;
			clocks = <&k2g_clks K2G_DEV_EDMA0 K2G_DEV_EDMA_TPTC_CLK>;
			clock-names = "fck";
		};

		edma1: edma@02728000 {
			compatible = "ti,edma3-tpcc";
			reg =	<0x02728000 0x8000>;
			reg-names = "edma3_cc";
			interrupts = <GIC_SPI 208 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 219 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 220 IRQ_TYPE_EDGE_RISING>;
			interrupt-names = "edma3_ccint", "emda3_mperr",
					  "edma3_ccerrint";
			dma-requests = <64>;
			#dma-cells = <2>;

			ti,tptcs = <&edma1_tptc0 7>, <&edma1_tptc1 0>;

			/*
			 * memcpy is disabled, can be enabled with:
			 * ti,edma-memcpy-channels = <12 13 14 15>;
			 * for example.
			 */

			ti,sci-id = <K2G_DEV_EDMA1>;
			power-domains = <&k2g_pds>;
			clocks = <&k2g_clks K2G_DEV_EDMA1 K2G_DEV_EDMA_TPCC_CLK>;
			clock-names = "fck";
		};

		edma1_tptc0: tptc@027b0000 {
			compatible = "ti,edma3-tptc";
			reg =	<0x027b0000 0x400>;
			ti,sci-id = <K2G_DEV_EDMA1>;
			power-domains = <&k2g_pds>;
			clocks = <&k2g_clks K2G_DEV_EDMA1 K2G_DEV_EDMA_TPTC_CLK>;
			clock-names = "fck";
		};

		edma1_tptc1: tptc@027b8000 {
			compatible = "ti,edma3-tptc";
			reg =	<0x027b8000 0x400>;
			ti,sci-id = <K2G_DEV_EDMA1>;
			power-domains = <&k2g_pds>;
			clocks = <&k2g_clks K2G_DEV_EDMA1 K2G_DEV_EDMA_TPTC_CLK>;
			clock-names = "fck";
		};

		mdio: mdio@4200f00 {
			compatible = "ti,keystone_mdio", "ti,davinci_mdio";
			#address-cells = <1>;
			#size-cells = <0>;
			power-domains = <&k2g_pds>;
			ti,sci-id = <K2G_DEV_NSS0>;
			clocks = <&k2g_clks K2G_DEV_NSS0 K2G_DEV_NSS_ESW_CLK>;
			clock-names = "fck";
			reg = <0x04200f00 0x100>;
			status = "disabled";
			bus_freq = <2500000>;
		};

		#include "keystone-k2g-netcp.dtsi"

		qspi: qspi@2940000 {
			compatible = "ti,k2g-qspi", "cdns,qspi-nor";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x02940000 0x1000>,
			      <0x24000000 0x4000000>;
			interrupts = <GIC_SPI 198 IRQ_TYPE_EDGE_RISING>;
			cdns,fifo-depth = <256>;
			cdns,fifo-width = <4>;
			cdns,trigger-address = <0x24000000>;
			ti,sci-id = <K2G_DEV_QSPI0>;
			power-domains = <&k2g_pds K2G_DEV_QSPI0>;
			clocks = <&k2g_clks K2G_DEV_QSPI0
					K2G_DEV_QSPI_QSPI_CLK>,
				 <&k2g_clks K2G_DEV_QSPI0
					K2G_DEV_QSPI_DATA_BUS_CLK>,
				 <&k2g_clks K2G_DEV_QSPI0
					K2G_DEV_QSPI_CFG_BUS_CLK>,
				 <&k2g_clks K2G_DEV_QSPI0
					K2G_DEV_QSPI_QSPI_CLK_O>,
				 <&k2g_clks K2G_DEV_QSPI0
					K2G_DEV_QSPI_QSPI_CLK_I>;
			clock-names = "fck", "datack", "cfgck", "ock", "ick";
			status = "disabled";
		};

		ecap0: ecap@21d1800 {
			compatible = "ti,k2g-ecap", "ti,am3352-ecap";
			#pwm-cells = <3>;
			reg = <0x021d1800 0x60>;
			ti,sci-id = <K2G_DEV_ECAP0>;
			power-domains = <&k2g_pds K2G_DEV_ECAP0>;
			clocks = <&k2g_clks K2G_DEV_ECAP0 K2G_DEV_ECAP_VBUS_CLK>;
			clock-names = "fck";
			status = "disabled";
		};

		ecap1: ecap@21d1c00 {
			compatible = "ti,k2g-ecap", "ti,am3352-ecap";
			#pwm-cells = <3>;
			reg = <0x021d1c00 0x60>;
			ti,sci-id = <K2G_DEV_ECAP1>;
			power-domains = <&k2g_pds K2G_DEV_ECAP1>;
			clocks = <&k2g_clks K2G_DEV_ECAP1 K2G_DEV_ECAP_VBUS_CLK>;
			clock-names = "fck";
			status = "disabled";
		};

		pcie0_phy: phy@2320000 {
			#phy-cells = <0>;
			compatible = "ti,keystone-serdes-pcie";
			reg = <0x02320000 0x4000>;
			link-rate-kbps = <5000000>;
			num-lanes = <1>;
			status = "disabled";

			power-domains = <&k2g_pds>;
			ti,sci-id = <K2G_DEV_PCIE0>;
			clocks = <&k2g_clks
					K2G_DEV_PCIE0 K2G_DEV_PCIE_VBUS_CLK>;
			clock-names = "fck";
		};

		pcie0: pcie@21800000 {
			compatible = "ti,keystone-pcie", "snps,dw-pcie";
			power-domains = <&k2g_pds>;
			ti,sci-id = <K2G_DEV_PCIE0>;
			clocks = <&k2g_clks
					K2G_DEV_PCIE0 K2G_DEV_PCIE_VBUS_CLK>;
			clock-names = "pcie";
			#address-cells = <3>;
			#size-cells = <2>;
			reg =  <0x21801000 0x2000>, <0x21800000 0x1000>,
				<0x02620128 4>;
			ranges = <0x81000000 0 0 0x23250000 0 0x4000
				  0x82000000 0 0x70000000 0x70000000
				    0 0x10000000>;

			status = "disabled";
			device_type = "pci";
			num-lanes = <1>;
			dma-coherent;

			/* error interrupt */
			interrupts = <GIC_SPI 60 IRQ_TYPE_EDGE_RISING>;
			#interrupt-cells = <1>;
			interrupt-map-mask = <0 0 0 7>;
			interrupt-map = <0 0 0 1 &pcie_intc0 0>, /* INT A */
					<0 0 0 2 &pcie_intc0 1>, /* INT B */
					<0 0 0 3 &pcie_intc0 2>, /* INT C */
					<0 0 0 4 &pcie_intc0 3>; /* INT D */

			pcie_msi_intc0: msi-interrupt-controller {
				interrupt-controller;
				#interrupt-cells = <1>;
				interrupt-parent = <&gic>;
				interrupts = <GIC_SPI 52 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 53 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 54 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 55 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 56 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 57 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 58 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 59 IRQ_TYPE_EDGE_RISING>;
			};

			pcie_intc0: legacy-interrupt-controller {
				interrupt-controller;
				#interrupt-cells = <1>;
				interrupt-parent = <&gic>;
				interrupts = <GIC_SPI 48 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 49 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 50 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 51 IRQ_TYPE_EDGE_RISING>;
			};
		};
	};
};
