[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/Assert/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 51
LIB: work
FILE: ${SURELOG_DIR}/tests/Assert/dut.sv
n<> u<50> t<Top_level_rule> c<1> l<1:1> el<8:1>
  n<> u<1> t<Null_rule> p<50> s<49> l<1:1>
  n<> u<49> t<Source_text> p<50> c<48> l<1:1> el<7:10>
    n<> u<48> t<Description> p<49> c<47> l<1:1> el<7:10>
      n<> u<47> t<Module_declaration> p<48> c<5> l<1:1> el<7:10>
        n<> u<5> t<Module_nonansi_header> p<47> c<2> s<45> l<1:1> el<1:14>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<dut> u<3> t<StringConst> p<5> s<4> l<1:8> el<1:11>
          n<> u<4> t<List_of_ports> p<5> l<1:11> el<1:13>
        n<> u<45> t<Module_item> p<47> c<44> s<46> l<4:1> el<4:73>
          n<> u<44> t<Non_port_module_item> p<45> c<43> l<4:1> el<4:73>
            n<> u<43> t<Module_or_generate_item> p<44> c<42> l<4:1> el<4:73>
              n<> u<42> t<Module_common_item> p<43> c<41> l<4:1> el<4:73>
                n<> u<41> t<Assertion_item> p<42> c<40> l<4:1> el<4:73>
                  n<> u<40> t<Concurrent_assertion_item> p<41> c<39> l<4:1> el<4:73>
                    n<> u<39> t<Concurrent_assertion_statement> p<40> c<38> l<4:1> el<4:73>
                      n<> u<38> t<Assert_property_statement> p<39> c<35> l<4:1> el<4:73>
                        n<> u<35> t<Property_spec> p<38> c<12> s<37> l<4:19> el<4:71>
                          n<> u<12> t<Clocking_event> p<35> c<11> s<34> l<4:19> el<4:35>
                            n<> u<11> t<Event_expression> p<12> c<6> l<4:21> el<4:34>
                              n<> u<6> t<Edge_Posedge> p<11> s<10> l<4:21> el<4:28>
                              n<> u<10> t<Expression> p<11> c<9> l<4:29> el<4:34>
                                n<> u<9> t<Primary> p<10> c<8> l<4:29> el<4:34>
                                  n<> u<8> t<Primary_literal> p<9> c<7> l<4:29> el<4:34>
                                    n<Clock> u<7> t<StringConst> p<8> l<4:29> el<4:34>
                          n<> u<34> t<Property_expr> p<35> c<18> l<4:37> el<4:71>
                            n<> u<18> t<Sequence_expr> p<34> c<17> s<33> l<4:37> el<4:47>
                              n<> u<17> t<Expression_or_dist> p<18> c<16> l<4:37> el<4:47>
                                n<> u<16> t<Expression> p<17> c<15> l<4:37> el<4:47>
                                  n<> u<15> t<Primary> p<16> c<14> l<4:37> el<4:47>
                                    n<> u<14> t<Primary_literal> p<15> c<13> l<4:37> el<4:47>
                                      n<strap_en_i> u<13> t<StringConst> p<14> l<4:37> el<4:47>
                            n<> u<33> t<NON_OVERLAP_IMPLY> p<34> s<32> l<4:48> el<4:51>
                            n<> u<32> t<Property_expr> p<34> c<31> l<4:52> el<4:71>
                              n<> u<31> t<Sequence_expr> p<32> c<20> l<4:52> el<4:71>
                                n<> u<20> t<Cycle_delay_range> p<31> c<19> s<30> l<4:52> el<4:55>
                                  n<##0> u<19> t<Pound_Pound_delay> p<20> l<4:52> el<4:55>
                                n<> u<30> t<Sequence_expr> p<31> c<27> l<4:56> el<4:71>
                                  n<> u<27> t<Expression_or_dist> p<30> c<26> s<29> l<4:56> el<4:67>
                                    n<> u<26> t<Expression> p<27> c<25> l<4:56> el<4:67>
                                      n<> u<25> t<Unary_Not> p<26> s<24> l<4:56> el<4:57>
                                      n<> u<24> t<Expression> p<26> c<23> l<4:57> el<4:67>
                                        n<> u<23> t<Primary> p<24> c<22> l<4:57> el<4:67>
                                          n<> u<22> t<Primary_literal> p<23> c<21> l<4:57> el<4:67>
                                            n<strap_en_i> u<21> t<StringConst> p<22> l<4:57> el<4:67>
                                  n<> u<29> t<Boolean_abbrev> p<30> c<28> l<4:68> el<4:71>
                                    n<> u<28> t<Consecutive_repetition> p<29> l<4:68> el<4:71>
                        n<> u<37> t<Action_block> p<38> c<36> l<4:72> el<4:73>
                          n<> u<36> t<Statement_or_null> p<37> l<4:72> el<4:73>
        n<> u<46> t<ENDMODULE> p<47> l<7:1> el<7:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/Assert/dut.sv:1:1: No timescale set for "dut".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/Assert/dut.sv:1:1: Compile module "work@dut".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Assert                                                 1
Design                                                 1
Module                                                 1
Operation                                              1
PropertySpec                                           1
RefObj                                                 1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/Assert/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/Assert/dut.sv, line:1:1, endln:7:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@dut
  |vpiConcurrentAssertions:
  \_Assert: (work@dut), line:4:1, endln:4:73
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/Assert/dut.sv, line:1:1, endln:7:10
    |vpiFullName:work@dut
    |vpiProperty:
    \_PropertySpec: , line:4:19, endln:4:71
      |vpiParent:
      \_Assert: (work@dut), line:4:1, endln:4:73
      |vpiPropertyExpr:
      \_Operation: , line:4:21, endln:4:34
        |vpiParent:
        \_PropertySpec: , line:4:19, endln:4:71
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@dut.Clock), line:4:29, endln:4:34
          |vpiParent:
          \_Operation: , line:4:21, endln:4:34
          |vpiName:Clock
          |vpiFullName:work@dut.Clock
          |vpiActual:
          \_LogicNet: (work@dut.Clock), line:4:29, endln:4:34
  |vpiImportTypespec:
  \_Assert: (work@dut), line:4:1, endln:4:73
  |vpiImportTypespec:
  \_LogicNet: (work@dut.Clock), line:4:29, endln:4:34
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/Assert/dut.sv, line:1:1, endln:7:10
    |vpiName:Clock
    |vpiFullName:work@dut.Clock
    |vpiNetType:1
  |vpiDefName:work@dut
  |vpiNet:
  \_LogicNet: (work@dut.Clock), line:4:29, endln:4:34
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
