#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Jun  2 18:59:40 2020
# Process ID: 14896
# Current directory: C:/eFPGA/20_AXI_TIMER_IP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15996 C:\eFPGA\20_AXI_TIMER_IP\20_AXI_TIMER_IP.xpr
# Log file: C:/eFPGA/20_AXI_TIMER_IP/vivado.log
# Journal file: C:/eFPGA/20_AXI_TIMER_IP\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP.xpr
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_timer:2.0 axi_timer_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {1}] [get_bd_cells processing_system7_0]
endgroup
set_property location {439 -358} [get_bd_intf_ports DDR]
set_property location {446 -338} [get_bd_intf_ports FIXED_IO]
startgroup
make_bd_pins_external  [get_bd_pins axi_timer_0/pwm0]
endgroup
set_property name pwm [get_bd_ports pwm0_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_timer_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_timer_0/S_AXI]
set_property location {1209 -610} [get_bd_ports pwm]
make_wrapper -files [get_files C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
launch_runs impl_1 -jobs 24
wait_on_run impl_1
open_run impl_1
place_ports pwm E12
set_property IOSTANDARD LVCMOS33 [get_ports [list pwm]]
file mkdir C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP.srcs/constrs_1/new
close [ open C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP.srcs/constrs_1/new/XDC.xdc w ]
add_files -fileset constrs_1 C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP.srcs/constrs_1/new/XDC.xdc
set_property target_constrs_file C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP.srcs/constrs_1/new/XDC.xdc [current_fileset -constrset]
save_constraints -force
open_bd_design {C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP.srcs/sources_1/bd/design_1/design_1.bd}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
open_hw_manager
write_hw_platform -fixed -force  -include_bit -file C:/eFPGA/20_AXI_TIMER_IP/design_1_wrapper.xsa
