verilog work "FulladderSelec.v"
verilog work "finalFullAdder1.v"
