Analysis & Synthesis report for chris_HPS
Mon Jul 31 15:17:56 2017
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Post-Synthesis Netlist Statistics for Top Partition
 10. Elapsed Time Per Partition
 11. Analysis & Synthesis Messages
 12. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Jul 31 15:17:56 2017       ;
; Quartus II 64-Bit Version       ; 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name                   ; chris_HPS                                   ;
; Top-level Entity Name           ; top                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 8                                           ;
; Total pins                      ; 9                                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top                ; chris_HPS          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                    ;
+-------------------------------------------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------+------------+
; File Name with User-Entered Path                                  ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                      ; Library    ;
+-------------------------------------------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------+------------+
; /home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_pll.sv ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_pll.sv ; hps_design ;
; top.v                                                             ; yes             ; Auto-Found Verilog HDL File        ; /home/chris/FPGA/HPS/top.v                                        ;            ;
+-------------------------------------------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------+------------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimate of Logic utilization (ALMs needed) ; 5        ;
;                                             ;          ;
; Combinational ALUT usage for logic          ; 10       ;
;     -- 7 input functions                    ; 0        ;
;     -- 6 input functions                    ; 0        ;
;     -- 5 input functions                    ; 1        ;
;     -- 4 input functions                    ; 1        ;
;     -- <=3 input functions                  ; 8        ;
;                                             ;          ;
; Dedicated logic registers                   ; 8        ;
;                                             ;          ;
; I/O pins                                    ; 9        ;
;                                             ;          ;
; Total DSP Blocks                            ; 0        ;
;                                             ;          ;
; Maximum fan-out node                        ; Equal0~1 ;
; Maximum fan-out                             ; 8        ;
; Total fan-out                               ; 65       ;
; Average fan-out                             ; 1.81     ;
+---------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                       ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------+--------------+
; |top                       ; 10 (10)           ; 8 (8)        ; 0                 ; 0          ; 9    ; 0            ; |top                ; work         ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 8     ;
; Number of registers using Synchronous Clear  ; 8     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 8                           ;
;     SCLR              ; 8                           ;
; arriav_lcell_comb     ; 10                          ;
;     arith             ; 8                           ;
;         1 data inputs ; 8                           ;
;     normal            ; 2                           ;
;         4 data inputs ; 1                           ;
;         5 data inputs ; 1                           ;
; boundary_port         ; 9                           ;
;                       ;                             ;
; Max LUT depth         ; 2.00                        ;
; Average LUT depth     ; 1.51                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Mon Jul 31 15:16:49 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off chris_HPS -c chris_HPS
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12248): Elaborating Qsys system entity "hps_design.qsys"
Info (12250): 2017.07.31.15:16:59 Progress: Loading Qsys/hps_design.qsys
Info (12250): 2017.07.31.15:16:59 Progress: Reading input file
Info (12250): 2017.07.31.15:16:59 Progress: Adding clk_0 [clock_source 15.0]
Info (12250): 2017.07.31.15:17:00 Progress: Parameterizing module clk_0
Info (12250): 2017.07.31.15:17:00 Progress: Adding pio_0 [altera_avalon_pio 15.0]
Info (12250): 2017.07.31.15:17:00 Progress: Parameterizing module pio_0
Info (12250): 2017.07.31.15:17:00 Progress: Adding pll_0 [altera_pll 15.0]
Info (12250): 2017.07.31.15:17:02 Progress: Parameterizing module pll_0
Info (12250): 2017.07.31.15:17:02 Progress: Adding smp_hps [altera_hps 15.0]
Info (12250): 2017.07.31.15:17:02 Progress: Parameterizing module smp_hps
Info (12250): 2017.07.31.15:17:02 Progress: Building connections
Info (12250): 2017.07.31.15:17:02 Progress: Parameterizing connections
Info (12250): 2017.07.31.15:17:02 Progress: Validating
Info (12250): 2017.07.31.15:17:11 Progress: Done reading input file
Info (12250): Hps_design.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning (12251): Hps_design.pll_0: Able to implement PLL - Actual settings differ from Requested settings
Info (12250): Hps_design.smp_hps: HPS Main PLL counter settings: n = 0  m = 73
Info (12250): Hps_design.smp_hps: HPS peripherial PLL counter settings: n = 0  m = 39
Warning (12251): Hps_design.smp_hps: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning (12251): Hps_design.smp_hps: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info (12250): Hps_design: Generating hps_design "hps_design" for QUARTUS_SYNTH
Info (12250): Interconnect is inserted between master smp_hps.h2f_lw_axi_master and slave pio_0.s1 because the master is of type axi and the slave is of type avalon.
Info (12250): Pio_0: Starting RTL generation for module 'hps_design_pio_0'
Info (12250): Pio_0:   Generation command is [exec /home/chris/altera/15.0/quartus/linux64/perl/bin/perl -I /home/chris/altera/15.0/quartus/linux64/perl/lib -I /home/chris/altera/15.0/quartus/sopc_builder/bin/europa -I /home/chris/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/chris/altera/15.0/quartus/sopc_builder/bin -I /home/chris/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/chris/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/chris/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_design_pio_0 --dir=/tmp/alt7378_2886429682366859380.dir/0001_pio_0_gen/ --quartus_dir=/home/chris/altera/15.0/quartus --verilog --config=/tmp/alt7378_2886429682366859380.dir/0001_pio_0_gen//hps_design_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Pio_0: Done RTL generation for module 'hps_design_pio_0'
Info (12250): Pio_0: "hps_design" instantiated altera_avalon_pio "pio_0"
Info (12250): Pll_0: "hps_design" instantiated altera_pll "pll_0"
Info (12250): Smp_hps: "Running  for module: smp_hps"
Info (12250): Smp_hps: HPS Main PLL counter settings: n = 0  m = 73
Info (12250): Smp_hps: HPS peripherial PLL counter settings: n = 0  m = 39
Warning (12251): Smp_hps: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning (12251): Smp_hps: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info (12250): Smp_hps: "hps_design" instantiated altera_hps "smp_hps"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "hps_design" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Rst_controller: "hps_design" instantiated altera_reset_controller "rst_controller"
Info (12250): Fpga_interfaces: "smp_hps" instantiated altera_interface_generator "fpga_interfaces"
Info (12250): Hps_io: "smp_hps" instantiated altera_hps_io "hps_io"
Info (12250): Pio_0_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "pio_0_s1_translator"
Info (12250): Smp_hps_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "smp_hps_h2f_lw_axi_master_agent"
Info (12250): Pio_0_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "pio_0_s1_agent"
Info (12250): Pio_0_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "pio_0_s1_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Pio_0_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "pio_0_s1_burst_adapter"
Info (12250): Reusing file /home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_address_alignment.sv
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file /home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_arbitrator.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Border: "hps_io" instantiated altera_interface_generator "border"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Hps_design: Done "hps_design" with 22 modules, 79 files
Info (12249): Finished elaborating Qsys system entity "hps_design.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file Qsys/chris_HPS.bdf
    Info (12023): Found entity 1: chris_HPS
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_design/hps_design.v
    Info (12023): Found entity 1: hps_design
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/hps_design/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/hps_design/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_design_mm_interconnect_0.v
    Info (12023): Found entity 1: hps_design_mm_interconnect_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_design_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: hps_design_mm_interconnect_0_avalon_st_adapter
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: hps_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_design_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: hps_design_mm_interconnect_0_cmd_demux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_design_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: hps_design_mm_interconnect_0_cmd_mux
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: hps_design_mm_interconnect_0_router_default_decode
    Info (12023): Found entity 2: hps_design_mm_interconnect_0_router
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: hps_design_mm_interconnect_0_router_002_default_decode
    Info (12023): Found entity 2: hps_design_mm_interconnect_0_router_002
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_design_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: hps_design_mm_interconnect_0_rsp_demux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_design_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: hps_design_mm_interconnect_0_rsp_mux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_design_pio_0.v
    Info (12023): Found entity 1: hps_design_pio_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_design_pll_0.v
    Info (12023): Found entity 1: hps_design_pll_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_design_smp_hps.v
    Info (12023): Found entity 1: hps_design_smp_hps
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_design_smp_hps_fpga_interfaces.sv
    Info (12023): Found entity 1: hps_design_smp_hps_fpga_interfaces
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_design_smp_hps_hps_io.v
    Info (12023): Found entity 1: hps_design_smp_hps_hps_io
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sv
    Info (12023): Found entity 1: hps_design_smp_hps_hps_io_border
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk"
Warning (12125): Using design file top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: top
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (286030): Timing-Driven Synthesis is running
Warning (20013): Ignored assignments for entity "altera_avalon_sc_fifo" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_sc_fifo -entity altera_avalon_sc_fifo -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_avalon_sc_fifo -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_avalon_sc_fifo -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_axi_master_ni" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_axi_master_ni -entity altera_merlin_axi_master_ni -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_merlin_axi_master_ni -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_axi_master_ni -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_burst_adapter" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_burst_adapter -entity altera_merlin_burst_adapter -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_merlin_burst_adapter -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_burst_adapter -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_slave_agent" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_agent -entity altera_merlin_slave_agent -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_merlin_slave_agent -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_agent -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_slave_translator" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_translator -entity altera_merlin_slave_translator -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_merlin_slave_translator -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_translator -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
Warning (20013): Ignored assignments for entity "altera_reset_controller" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_reset_controller -entity altera_reset_controller -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_reset_controller -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_reset_controller -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
Warning (20013): Ignored assignments for entity "hps_design" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_GENERATED_DEVICE_FAMILY "\{Cyclone V\}" -entity hps_design -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TARGETED_DEVICE_FAMILY "Cyclone V" -entity hps_design -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_QSYS_MODE SYSTEM -entity hps_design -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity hps_design -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
    Warning (20014): Assignment for entity set_global_assignment -name SLD_INFO "QSYS_NAME hps_design HAS_SOPCINFO 1 GENERATION_ID 1501485432" -entity hps_design -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
Warning (20013): Ignored assignments for entity "hps_design_mm_interconnect_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_mm_interconnect -entity hps_design_mm_interconnect_0 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_mm_interconnect_0 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_mm_interconnect_0 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
Warning (20013): Ignored assignments for entity "hps_design_mm_interconnect_0_avalon_st_adapter" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_st_adapter -entity hps_design_mm_interconnect_0_avalon_st_adapter -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_mm_interconnect_0_avalon_st_adapter -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_mm_interconnect_0_avalon_st_adapter -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
Warning (20013): Ignored assignments for entity "hps_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME error_adapter -entity hps_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
Warning (20013): Ignored assignments for entity "hps_design_mm_interconnect_0_cmd_demux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity hps_design_mm_interconnect_0_cmd_demux -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_mm_interconnect_0_cmd_demux -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_mm_interconnect_0_cmd_demux -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
Warning (20013): Ignored assignments for entity "hps_design_mm_interconnect_0_cmd_mux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity hps_design_mm_interconnect_0_cmd_mux -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_mm_interconnect_0_cmd_mux -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_mm_interconnect_0_cmd_mux -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
Warning (20013): Ignored assignments for entity "hps_design_mm_interconnect_0_router" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity hps_design_mm_interconnect_0_router -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_mm_interconnect_0_router -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_mm_interconnect_0_router -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
Warning (20013): Ignored assignments for entity "hps_design_mm_interconnect_0_router_002" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity hps_design_mm_interconnect_0_router_002 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_mm_interconnect_0_router_002 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_mm_interconnect_0_router_002 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
Warning (20013): Ignored assignments for entity "hps_design_mm_interconnect_0_rsp_demux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity hps_design_mm_interconnect_0_rsp_demux -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_mm_interconnect_0_rsp_demux -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_mm_interconnect_0_rsp_demux -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
Warning (20013): Ignored assignments for entity "hps_design_mm_interconnect_0_rsp_mux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity hps_design_mm_interconnect_0_rsp_mux -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_mm_interconnect_0_rsp_mux -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_mm_interconnect_0_rsp_mux -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
Warning (20013): Ignored assignments for entity "hps_design_pio_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity hps_design_pio_0 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_pio_0 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_pio_0 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
Warning (20013): Ignored assignments for entity "hps_design_pll_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity hps_design_pll_0 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_pll_0 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_pll_0 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
Warning (20013): Ignored assignments for entity "hps_design_smp_hps" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_hps -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
    Warning (20014): Assignment for entity set_hps_location_assignment PIN_P30B0T -to hps_io|border|hps_io_gpio_inst_GPIO09[0] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored
    Warning (20014): Assignment for entity set_hps_location_assignment PIN_P24B0T -to hps_io|border|hps_io_gpio_inst_GPIO35[0] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored
    Warning (20014): Assignment for entity set_hps_location_assignment PIN_P26A0T -to hps_io|border|hps_io_gpio_inst_GPIO40[0] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored
    Warning (20014): Assignment for entity set_hps_location_assignment PIN_P14A0T -to hps_io|border|hps_io_gpio_inst_GPIO48[0] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored
    Warning (20014): Assignment for entity set_hps_location_assignment PIN_P15B0T -to hps_io|border|hps_io_gpio_inst_GPIO53[0] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored
    Warning (20014): Assignment for entity set_hps_location_assignment PIN_P15A1T -to hps_io|border|hps_io_gpio_inst_GPIO54[0] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored
    Warning (20014): Assignment for entity set_hps_location_assignment PIN_P17B0T -to hps_io|border|hps_io_gpio_inst_GPIO61[0] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored
Warning (20013): Ignored assignments for entity "hps_design_smp_hps_fpga_interfaces" -- entity does not exist in design
    Warning (20014): Assignment for entity set_hps_location_assignment HPSINTERFACEBOOTFROMFPGA_X52_Y74_N111 -to boot_from_fpga -entity hps_design_smp_hps_fpga_interfaces -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored
    Warning (20014): Assignment for entity set_hps_location_assignment HPSINTERFACECLOCKSRESETS_X52_Y78_N111 -to clocks_resets -entity hps_design_smp_hps_fpga_interfaces -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored
    Warning (20014): Assignment for entity set_hps_location_assignment HPSINTERFACEDBGAPB_X52_Y80_N111 -to debug_apb -entity hps_design_smp_hps_fpga_interfaces -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored
    Warning (20014): Assignment for entity set_hps_location_assignment HPSINTERFACEFPGA2SDRAM_X52_Y53_N111 -to f2sdram -entity hps_design_smp_hps_fpga_interfaces -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored
    Warning (20014): Assignment for entity set_hps_location_assignment HPSINTERFACEFPGA2HPS_X52_Y45_N111 -to fpga2hps -entity hps_design_smp_hps_fpga_interfaces -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored
    Warning (20014): Assignment for entity set_hps_location_assignment HPSINTERFACEHPS2FPGA_X52_Y47_N111 -to hps2fpga -entity hps_design_smp_hps_fpga_interfaces -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored
    Warning (20014): Assignment for entity set_hps_location_assignment HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111 -to hps2fpga_light_weight -entity hps_design_smp_hps_fpga_interfaces -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored
    Warning (20014): Assignment for entity set_hps_location_assignment HPSINTERFACETPIUTRACE_X52_Y39_N111 -to tpiu -entity hps_design_smp_hps_fpga_interfaces -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored
Warning (20013): Ignored assignments for entity "hps_design_smp_hps_hps_io" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_hps_io -entity hps_design_smp_hps_hps_io -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_smp_hps_hps_io -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_smp_hps_hps_io -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
Warning (20013): Ignored assignments for entity "hps_design_smp_hps_hps_io_border" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name HPS_PARTITION ON -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
    Warning (20014): Assignment for entity set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/sequencer/tclrpt.pre.h -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
    Warning (20014): Assignment for entity set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/sequencer/sequencer_defines.pre.h -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
    Warning (20014): Assignment for entity set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/sequencer/sequencer.pre.c -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
    Warning (20014): Assignment for entity set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/sequencer/sequencer_auto.pre.h -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
    Warning (20014): Assignment for entity set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/sequencer/sequencer_auto_inst_init.pre.c -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
    Warning (20014): Assignment for entity set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/sequencer/tclrpt.pre.c -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
    Warning (20014): Assignment for entity set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/sequencer/emif.pre.xml -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
    Warning (20014): Assignment for entity set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/sequencer/alt_types.pre.h -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
    Warning (20014): Assignment for entity set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/sequencer/sequencer_auto_ac_init.pre.c -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
    Warning (20014): Assignment for entity set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/sequencer/system.pre.h -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
    Warning (20014): Assignment for entity set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/sequencer/sdram_io.pre.h -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
    Warning (20014): Assignment for entity set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/sequencer/sequencer.pre.h -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
    Warning (20014): Assignment for entity set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps.pre.xml -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored
    Warning (20014): Assignment for entity set_hps_location_assignment HPSPERIPHERALGPIO_X87_Y74_N111 -to gpio_inst -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored
Info (144001): Generated suppressed messages file /home/chris/FPGA/HPS/output_files/chris_HPS.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 19 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 8 output pins
    Info (21061): Implemented 10 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 123 warnings
    Info: Peak virtual memory: 1119 megabytes
    Info: Processing ended: Mon Jul 31 15:17:56 2017
    Info: Elapsed time: 00:01:07
    Info: Total CPU time (on all processors): 00:02:37


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/chris/FPGA/HPS/output_files/chris_HPS.map.smsg.


