lbl_80472228:
/* 80472228  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 8047222C  7C 08 02 A6 */	mflr r0
/* 80472230  90 01 00 24 */	stw r0, 0x24(r1)
/* 80472234  39 61 00 20 */	addi r11, r1, 0x20
/* 80472238  4B C2 8C 9D */	bl func_8009AED4
/* 8047223C  7C 7D 1B 78 */	mr r29, r3
/* 80472240  7C BE 2B 78 */	mr r30, r5
/* 80472244  7C 9F 23 78 */	mr r31, r4
/* 80472248  4B FF EB 21 */	bl aMR_CheckFurnitureBankExist
/* 8047224C  2C 03 00 00 */	cmpwi r3, 0
/* 80472250  41 82 00 0C */	beq lbl_8047225C
/* 80472254  38 60 00 01 */	li r3, 1
/* 80472258  48 00 00 1C */	b lbl_80472274
lbl_8047225C:
/* 8047225C  7F A3 EB 78 */	mr r3, r29
/* 80472260  7F E4 FB 78 */	mr r4, r31
/* 80472264  7F C5 F3 78 */	mr r5, r30
/* 80472268  4B FF FF 4D */	bl aMR_GetFurnitureBank
/* 8047226C  30 03 FF FF */	addic r0, r3, -1
/* 80472270  7C 60 19 10 */	subfe r3, r0, r3
lbl_80472274:
/* 80472274  39 61 00 20 */	addi r11, r1, 0x20
/* 80472278  4B C2 8C A9 */	bl func_8009AF20
/* 8047227C  80 01 00 24 */	lwz r0, 0x24(r1)
/* 80472280  7C 08 03 A6 */	mtlr r0
/* 80472284  38 21 00 20 */	addi r1, r1, 0x20
/* 80472288  4E 80 00 20 */	blr 
