#-----------------------------------------------------------
# Webtalk v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sat Apr 21 00:49:34 2018
# Process ID: 22482
# Current directory: /home/parallels/Desktop/riscv/riscvga/verilog/rvga/rvga.sim/sim_2/behav/xsim
# Command line: wbtcv -mode batch -source /home/parallels/Desktop/riscv/riscvga/verilog/rvga/rvga.sim/sim_2/behav/xsim/xsim.dir/l1cache_tb_behav/webtalk/xsim_webtalk.tcl -notrace
# Log file: /home/parallels/Desktop/riscv/riscvga/verilog/rvga/rvga.sim/sim_2/behav/xsim/webtalk.log
# Journal file: /home/parallels/Desktop/riscv/riscvga/verilog/rvga/rvga.sim/sim_2/behav/xsim/webtalk.jou
#-----------------------------------------------------------
source /home/parallels/Desktop/riscv/riscvga/verilog/rvga/rvga.sim/sim_2/behav/xsim/xsim.dir/l1cache_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/parallels/Desktop/riscv/riscvga/verilog/rvga/rvga.sim/sim_2/behav/xsim/xsim.dir/l1cache_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Apr 21 00:49:36 2018. For additional details about this file, please refer to the WebTalk help file at /home/parallels/Xilinx/Vivado/2018.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 21 00:49:36 2018...
