<profile>

<section name = "Vitis HLS Report for 'cabac_top_Pipeline_VITIS_LOOP_40_11'" level="0">
<item name = "Date">Thu Mar 30 10:45:20 2023
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)</item>
<item name = "Project">cabac_top</item>
<item name = "Solution">solution2 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 3.477 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">6, 6, 60.000 ns, 60.000 ns, 6, 6, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_40_1">4, 4, 2, 1, 1, 4, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 24, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 45, -</column>
<column name="Register">-, -, 24, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln40_fu_112_p2">+, 0, 0, 11, 3, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln40_fu_106_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_2">9, 2, 3, 6</column>
<column name="bitStream_blk_n">9, 2, 1, 2</column>
<column name="i_fu_50">9, 2, 3, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_fu_50">3, 0, 3, 0</column>
<column name="tempBst_3_1_fu_58">8, 0, 8, 0</column>
<column name="tempBst_3_fu_54">8, 0, 8, 0</column>
<column name="trunc_ln41_reg_167">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, cabac_top_Pipeline_VITIS_LOOP_40_11, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, cabac_top_Pipeline_VITIS_LOOP_40_11, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, cabac_top_Pipeline_VITIS_LOOP_40_11, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, cabac_top_Pipeline_VITIS_LOOP_40_11, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, cabac_top_Pipeline_VITIS_LOOP_40_11, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, cabac_top_Pipeline_VITIS_LOOP_40_11, return value</column>
<column name="bitStream_dout">in, 8, ap_fifo, bitStream, pointer</column>
<column name="bitStream_empty_n">in, 1, ap_fifo, bitStream, pointer</column>
<column name="bitStream_read">out, 1, ap_fifo, bitStream, pointer</column>
<column name="tempBst_0">out, 8, ap_vld, tempBst_0, pointer</column>
<column name="tempBst_0_ap_vld">out, 1, ap_vld, tempBst_0, pointer</column>
<column name="tempBst_1">out, 8, ap_vld, tempBst_1, pointer</column>
<column name="tempBst_1_ap_vld">out, 1, ap_vld, tempBst_1, pointer</column>
<column name="tempBst_3_025_out">out, 8, ap_vld, tempBst_3_025_out, pointer</column>
<column name="tempBst_3_025_out_ap_vld">out, 1, ap_vld, tempBst_3_025_out, pointer</column>
<column name="tempBst_2_024_out">out, 8, ap_vld, tempBst_2_024_out, pointer</column>
<column name="tempBst_2_024_out_ap_vld">out, 1, ap_vld, tempBst_2_024_out, pointer</column>
</table>
</item>
</section>
</profile>
