<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Pattern_Detection.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Top_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="top_vga.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="top_vga.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="top_vga.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="top_vga.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="top_vga.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="top_vga.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="top_vga.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="top_vga.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="top_vga.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="top_vga.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="top_vga.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="top_vga.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="top_vga.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top_vga.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="top_vga.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="top_vga.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="top_vga.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="top_vga.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="top_vga.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="top_vga.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="top_vga.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="top_vga.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="top_vga.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_vga_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="top_vga_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="top_vga_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="top_vga_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="top_vga_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="top_vga_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_vga_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_vga_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="top_vga_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="top_vga_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_vga_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_vga_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="top_vga_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="top_vga_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_vga_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="vgaProject.ngr"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1526313511" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1526313511">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526322985" xil_pn:in_ck="-2895317288611703542" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1526322985">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="AddressM1.v"/>
      <outfile xil_pn:name="AddressM2.v"/>
      <outfile xil_pn:name="Filter.v"/>
      <outfile xil_pn:name="clockDiv.v"/>
      <outfile xil_pn:name="convolution.v"/>
      <outfile xil_pn:name="maxpool.v"/>
      <outfile xil_pn:name="tb.v"/>
      <outfile xil_pn:name="top_mod.v"/>
      <outfile xil_pn:name="vgaProject.v"/>
      <outfile xil_pn:name="vgaPulse.v"/>
    </transform>
    <transform xil_pn:end_ts="1526313479" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4145275805646101635" xil_pn:start_ts="1526313479">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526313479" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4603897717524891361" xil_pn:start_ts="1526313479">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526313480" xil_pn:in_ck="-3050057397156899844" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4326310443658212415" xil_pn:start_ts="1526313479">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/Image_conv.ngc"/>
      <outfile xil_pn:name="ipcore_dir/Image_conv.vhd"/>
      <outfile xil_pn:name="ipcore_dir/Image_doc.ngc"/>
      <outfile xil_pn:name="ipcore_dir/Image_doc.vhd"/>
      <outfile xil_pn:name="ipcore_dir/Pattern.ngc"/>
      <outfile xil_pn:name="ipcore_dir/Pattern.vhd"/>
      <outfile xil_pn:name="ipcore_dir/Pattern_conv.ngc"/>
      <outfile xil_pn:name="ipcore_dir/Pattern_conv.vhd"/>
      <outfile xil_pn:name="ipcore_dir/maxpool_IP.ngc"/>
      <outfile xil_pn:name="ipcore_dir/maxpool_IP.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1526322985" xil_pn:in_ck="5728664846290707262" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1526322985">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="AddressM1.v"/>
      <outfile xil_pn:name="AddressM2.v"/>
      <outfile xil_pn:name="Filter.v"/>
      <outfile xil_pn:name="clockDiv.v"/>
      <outfile xil_pn:name="convolution.v"/>
      <outfile xil_pn:name="ipcore_dir/Image_conv.vhd"/>
      <outfile xil_pn:name="ipcore_dir/Image_doc.vhd"/>
      <outfile xil_pn:name="ipcore_dir/Pattern.vhd"/>
      <outfile xil_pn:name="ipcore_dir/Pattern_conv.vhd"/>
      <outfile xil_pn:name="ipcore_dir/maxpool_IP.vhd"/>
      <outfile xil_pn:name="maxpool.v"/>
      <outfile xil_pn:name="tb.v"/>
      <outfile xil_pn:name="top_mod.v"/>
      <outfile xil_pn:name="vgaProject.v"/>
      <outfile xil_pn:name="vgaPulse.v"/>
    </transform>
    <transform xil_pn:end_ts="1526323047" xil_pn:in_ck="5728664846290707262" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4791661878979240767" xil_pn:start_ts="1526322985">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_beh.prj"/>
      <outfile xil_pn:name="tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1526323047" xil_pn:in_ck="1186589553327596325" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="189975879903447660" xil_pn:start_ts="1526323047">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1526409339" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1526409339">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526409339" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7180873337738870821" xil_pn:start_ts="1526409339">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526409341" xil_pn:in_ck="-3050057397156899844" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4326310443658212415" xil_pn:start_ts="1526409339">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/Image_conv.ngc"/>
      <outfile xil_pn:name="ipcore_dir/Image_conv.vhd"/>
      <outfile xil_pn:name="ipcore_dir/Image_doc.ngc"/>
      <outfile xil_pn:name="ipcore_dir/Image_doc.vhd"/>
      <outfile xil_pn:name="ipcore_dir/Pattern.ngc"/>
      <outfile xil_pn:name="ipcore_dir/Pattern.vhd"/>
      <outfile xil_pn:name="ipcore_dir/Pattern_conv.ngc"/>
      <outfile xil_pn:name="ipcore_dir/Pattern_conv.vhd"/>
      <outfile xil_pn:name="ipcore_dir/maxpool_IP.ngc"/>
      <outfile xil_pn:name="ipcore_dir/maxpool_IP.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1526409341" xil_pn:in_ck="2988038833100608743" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1526409341">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526409341" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2006413399284174077" xil_pn:start_ts="1526409341">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526409341" xil_pn:in_ck="2988038833100608743" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1526409341">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526409341" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5978861695717856949" xil_pn:start_ts="1526409341">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526666974" xil_pn:in_ck="2126973822421115460" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="1853716533290439048" xil_pn:start_ts="1526666857">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="top_vga.lso"/>
      <outfile xil_pn:name="top_vga.ngc"/>
      <outfile xil_pn:name="top_vga.ngr"/>
      <outfile xil_pn:name="top_vga.prj"/>
      <outfile xil_pn:name="top_vga.stx"/>
      <outfile xil_pn:name="top_vga.syr"/>
      <outfile xil_pn:name="top_vga.xst"/>
      <outfile xil_pn:name="top_vga_xst.xrpt"/>
      <outfile xil_pn:name="vgaProject.ngr"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1526350925" xil_pn:in_ck="-6136401092538716255" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1262981284235815570" xil_pn:start_ts="1526350925">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526667036" xil_pn:in_ck="-6389879237066617319" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-3780307796045636740" xil_pn:start_ts="1526666974">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="top_vga.bld"/>
      <outfile xil_pn:name="top_vga.ngd"/>
      <outfile xil_pn:name="top_vga_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1526667523" xil_pn:in_ck="8121921277866850360" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="-7188367874928765557" xil_pn:start_ts="1526667036">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="top_vga.pcf"/>
      <outfile xil_pn:name="top_vga_map.map"/>
      <outfile xil_pn:name="top_vga_map.mrp"/>
      <outfile xil_pn:name="top_vga_map.ncd"/>
      <outfile xil_pn:name="top_vga_map.ngm"/>
      <outfile xil_pn:name="top_vga_map.xrpt"/>
      <outfile xil_pn:name="top_vga_summary.xml"/>
      <outfile xil_pn:name="top_vga_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1526667695" xil_pn:in_ck="9214561479144895121" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1526667523">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="top_vga.ncd"/>
      <outfile xil_pn:name="top_vga.pad"/>
      <outfile xil_pn:name="top_vga.par"/>
      <outfile xil_pn:name="top_vga.ptwx"/>
      <outfile xil_pn:name="top_vga.unroutes"/>
      <outfile xil_pn:name="top_vga.xpi"/>
      <outfile xil_pn:name="top_vga_pad.csv"/>
      <outfile xil_pn:name="top_vga_pad.txt"/>
      <outfile xil_pn:name="top_vga_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1526667886" xil_pn:in_ck="182976560117595091" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="306664139534459597" xil_pn:start_ts="1526667695">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="top_vga.bgn"/>
      <outfile xil_pn:name="top_vga.bit"/>
      <outfile xil_pn:name="top_vga.drc"/>
      <outfile xil_pn:name="top_vga.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1526340000" xil_pn:in_ck="182976560117582237" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="-6383737364629502382" xil_pn:start_ts="1526339999">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1526410445" xil_pn:in_ck="182976560117582237" xil_pn:name="TRAN_genImpactFile" xil_pn:prop_ck="-7946589813949879364" xil_pn:start_ts="1526410437">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1526667695" xil_pn:in_ck="4672651819227029684" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416183" xil_pn:start_ts="1526667653">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="top_vga.twr"/>
      <outfile xil_pn:name="top_vga.twx"/>
    </transform>
  </transforms>

</generated_project>
