###############################################################
#  Generated by:      Cadence Encounter 14.27-s035_1
#  OS:                Linux x86_64(Host ID s2424.it.kth.se)
#  Generated on:      Tue Dec  1 14:11:32 2015
#  Design:            spc2
#  Command:           timeDesign -postRoute -expandedViews
###############################################################
Path 1: MET Setup Check with Pin GD_reg[2]/CP 
Endpoint:   GD_reg[2]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[4]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        127.980
- Setup                         0.401
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.479
- Arrival Time                  0.431
= Slack Time                  127.048
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  127.048 | 
     | out_reg[4]/CP |   ^   | Clk    | DFCX1 | 0.004 |   0.004 |  127.052 | 
     | out_reg[4]/Q  |   ^   | out[4] | DFCX1 | 0.426 |   0.431 |  127.479 | 
     | GD_reg[2]/D   |   ^   | out[4] | DFCX3 | 0.000 |   0.431 |  127.479 | 
     +---------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |              |       |       |        |       |  Time   |   Time   | 
     |--------------+-------+-------+--------+-------+---------+----------| 
     | Clk          |   v   | Clk   |        |       | 125.000 |   -2.048 | 
     | g96/A        |   v   | Clk   | NOR2XL | 0.004 | 125.004 |   -2.044 | 
     | g96/Q        |   ^   | n_9   | NOR2XL | 2.975 | 127.979 |    0.931 | 
     | GD_reg[2]/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.980 |    0.932 | 
     +--------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin GS_reg[0]/CP 
Endpoint:   GS_reg[0]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[7]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        127.980
- Setup                         0.400
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.480
- Arrival Time                  0.428
= Slack Time                  127.052
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  127.052 | 
     | out_reg[7]/CP |   ^   | Clk    | DFCX1 | 0.003 |   0.003 |  127.055 | 
     | out_reg[7]/Q  |   ^   | out[7] | DFCX1 | 0.425 |   0.428 |  127.479 | 
     | GS_reg[0]/D   |   ^   | out[7] | DFCX3 | 0.000 |   0.428 |  127.480 | 
     +---------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |              |       |       |        |       |  Time   |   Time   | 
     |--------------+-------+-------+--------+-------+---------+----------| 
     | Clk          |   v   | Clk   |        |       | 125.000 |   -2.052 | 
     | g96/A        |   v   | Clk   | NOR2XL | 0.004 | 125.004 |   -2.047 | 
     | g96/Q        |   ^   | n_9   | NOR2XL | 2.975 | 127.979 |    0.927 | 
     | GS_reg[0]/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.980 |    0.928 | 
     +--------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin FS_reg/CP 
Endpoint:   FS_reg/D     (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[1]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        127.980
- Setup                         0.400
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.479
- Arrival Time                  0.428
= Slack Time                  127.052
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  127.052 | 
     | out_reg[1]/CP |   ^   | Clk    | DFCX1 | 0.004 |   0.004 |  127.056 | 
     | out_reg[1]/Q  |   ^   | out[1] | DFCX1 | 0.424 |   0.428 |  127.479 | 
     | FS_reg/D      |   ^   | out[1] | DFCX3 | 0.000 |   0.428 |  127.479 | 
     +---------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |           |       |       |        |       |  Time   |   Time   | 
     |-----------+-------+-------+--------+-------+---------+----------| 
     | Clk       |   v   | Clk   |        |       | 125.000 |   -2.052 | 
     | g96/A     |   v   | Clk   | NOR2XL | 0.004 | 125.004 |   -2.047 | 
     | g96/Q     |   ^   | n_9   | NOR2XL | 2.975 | 127.979 |    0.927 | 
     | FS_reg/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.980 |    0.928 | 
     +-----------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin F_reg[1]/CP 
Endpoint:   F_reg[1]/D    (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[13]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        127.980
- Setup                         0.400
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.480
- Arrival Time                  0.425
= Slack Time                  127.055
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |  Cell | Delay | Arrival | Required | 
     |                |       |         |       |       |  Time   |   Time   | 
     |----------------+-------+---------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |       |       |   0.000 |  127.055 | 
     | out_reg[13]/CP |   ^   | Clk     | DFCX1 | 0.003 |   0.003 |  127.058 | 
     | out_reg[13]/Q  |   ^   | out[13] | DFCX1 | 0.422 |   0.425 |  127.480 | 
     | F_reg[1]/D     |   ^   | out[13] | DFCX3 | 0.000 |   0.425 |  127.480 | 
     +-----------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |             |       |       |        |       |  Time   |   Time   | 
     |-------------+-------+-------+--------+-------+---------+----------| 
     | Clk         |   v   | Clk   |        |       | 125.000 |   -2.055 | 
     | g96/A       |   v   | Clk   | NOR2XL | 0.004 | 125.004 |   -2.051 | 
     | g96/Q       |   ^   | n_9   | NOR2XL | 2.975 | 127.979 |    0.924 | 
     | F_reg[1]/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.980 |    0.925 | 
     +-------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin GD_reg[0]/CP 
Endpoint:   GD_reg[0]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[2]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        127.980
- Setup                         0.399
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.480
- Arrival Time                  0.423
= Slack Time                  127.058
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  127.058 | 
     | out_reg[2]/CP |   ^   | Clk    | DFCX1 | 0.004 |   0.004 |  127.062 | 
     | out_reg[2]/Q  |   ^   | out[2] | DFCX1 | 0.419 |   0.423 |  127.480 | 
     | GD_reg[0]/D   |   ^   | out[2] | DFCX3 | 0.000 |   0.423 |  127.480 | 
     +---------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |              |       |       |        |       |  Time   |   Time   | 
     |--------------+-------+-------+--------+-------+---------+----------| 
     | Clk          |   v   | Clk   |        |       | 125.000 |   -2.058 | 
     | g96/A        |   v   | Clk   | NOR2XL | 0.004 | 125.004 |   -2.053 | 
     | g96/Q        |   ^   | n_9   | NOR2XL | 2.975 | 127.979 |    0.921 | 
     | GD_reg[0]/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.980 |    0.922 | 
     +--------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin IQ_reg/CP 
Endpoint:   IQ_reg/D      (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[11]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        127.980
- Setup                         0.399
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.481
- Arrival Time                  0.422
= Slack Time                  127.059
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |  Cell | Delay | Arrival | Required | 
     |                |       |         |       |       |  Time   |   Time   | 
     |----------------+-------+---------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |       |       |   0.000 |  127.059 | 
     | out_reg[11]/CP |   ^   | Clk     | DFCX1 | 0.004 |   0.004 |  127.063 | 
     | out_reg[11]/Q  |   ^   | out[11] | DFCX1 | 0.418 |   0.422 |  127.481 | 
     | IQ_reg/D       |   ^   | out[11] | DFCX3 | 0.000 |   0.422 |  127.481 | 
     +-----------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |           |       |       |        |       |  Time   |   Time   | 
     |-----------+-------+-------+--------+-------+---------+----------| 
     | Clk       |   v   | Clk   |        |       | 125.000 |   -2.059 | 
     | g96/A     |   v   | Clk   | NOR2XL | 0.004 | 125.004 |   -2.054 | 
     | g96/Q     |   ^   | n_9   | NOR2XL | 2.975 | 127.979 |    0.920 | 
     | IQ_reg/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.980 |    0.921 | 
     +-----------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin CE_reg/CP 
Endpoint:   CE_reg/D     (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[6]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        127.980
- Setup                         0.399
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.481
- Arrival Time                  0.421
= Slack Time                  127.061
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  127.061 | 
     | out_reg[6]/CP |   ^   | Clk    | DFCX1 | 0.004 |   0.004 |  127.064 | 
     | out_reg[6]/Q  |   ^   | out[6] | DFCX1 | 0.417 |   0.421 |  127.481 | 
     | CE_reg/D      |   ^   | out[6] | DFCX3 | 0.000 |   0.421 |  127.481 | 
     +---------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |           |       |       |        |       |  Time   |   Time   | 
     |-----------+-------+-------+--------+-------+---------+----------| 
     | Clk       |   v   | Clk   |        |       | 125.000 |   -2.061 | 
     | g96/A     |   v   | Clk   | NOR2XL | 0.004 | 125.004 |   -2.056 | 
     | g96/Q     |   ^   | n_9   | NOR2XL | 2.975 | 127.979 |    0.918 | 
     | CE_reg/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.980 |    0.920 | 
     +-----------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin F_reg[3]/CP 
Endpoint:   F_reg[3]/D    (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[15]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        127.980
- Setup                         0.399
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.481
- Arrival Time                  0.419
= Slack Time                  127.062
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |  Cell | Delay | Arrival | Required | 
     |                |       |         |       |       |  Time   |   Time   | 
     |----------------+-------+---------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |       |       |   0.000 |  127.062 | 
     | out_reg[15]/CP |   ^   | Clk     | DFCX1 | 0.001 |   0.001 |  127.062 | 
     | out_reg[15]/Q  |   ^   | out[15] | DFCX1 | 0.418 |   0.419 |  127.481 | 
     | F_reg[3]/D     |   ^   | out[15] | DFCX3 | 0.000 |   0.419 |  127.481 | 
     +-----------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |             |       |       |        |       |  Time   |   Time   | 
     |-------------+-------+-------+--------+-------+---------+----------| 
     | Clk         |   v   | Clk   |        |       | 125.000 |   -2.062 | 
     | g96/A       |   v   | Clk   | NOR2XL | 0.004 | 125.004 |   -2.057 | 
     | g96/Q       |   ^   | n_9   | NOR2XL | 2.975 | 127.979 |    0.917 | 
     | F_reg[3]/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.980 |    0.918 | 
     +-------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin F_reg[0]/CP 
Endpoint:   F_reg[0]/D    (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[12]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        127.980
- Setup                         0.399
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.481
- Arrival Time                  0.419
= Slack Time                  127.062
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |  Cell | Delay | Arrival | Required | 
     |                |       |         |       |       |  Time   |   Time   | 
     |----------------+-------+---------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |       |       |   0.000 |  127.062 | 
     | out_reg[12]/CP |   ^   | Clk     | DFCX1 | 0.002 |   0.002 |  127.064 | 
     | out_reg[12]/Q  |   ^   | out[12] | DFCX1 | 0.417 |   0.419 |  127.481 | 
     | F_reg[0]/D     |   ^   | out[12] | DFCX3 | 0.000 |   0.419 |  127.481 | 
     +-----------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |             |       |       |        |       |  Time   |   Time   | 
     |-------------+-------+-------+--------+-------+---------+----------| 
     | Clk         |   v   | Clk   |        |       | 125.000 |   -2.062 | 
     | g96/A       |   v   | Clk   | NOR2XL | 0.004 | 125.004 |   -2.058 | 
     | g96/Q       |   ^   | n_9   | NOR2XL | 2.975 | 127.979 |    0.917 | 
     | F_reg[0]/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.980 |    0.918 | 
     +-------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin GS_reg[2]/CP 
Endpoint:   GS_reg[2]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[9]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        127.980
- Setup                         0.398
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.482
- Arrival Time                  0.418
= Slack Time                  127.064
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  127.064 | 
     | out_reg[9]/CP |   ^   | Clk    | DFCX1 | 0.003 |   0.003 |  127.067 | 
     | out_reg[9]/Q  |   ^   | out[9] | DFCX1 | 0.415 |   0.418 |  127.482 | 
     | GS_reg[2]/D   |   ^   | out[9] | DFCX3 | 0.000 |   0.418 |  127.482 | 
     +---------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |              |       |       |        |       |  Time   |   Time   | 
     |--------------+-------+-------+--------+-------+---------+----------| 
     | Clk          |   v   | Clk   |        |       | 125.000 |   -2.064 | 
     | g96/A        |   v   | Clk   | NOR2XL | 0.004 | 125.004 |   -2.059 | 
     | g96/Q        |   ^   | n_9   | NOR2XL | 2.975 | 127.979 |    0.915 | 
     | GS_reg[2]/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.980 |    0.916 | 
     +--------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin NS_reg/CP 
Endpoint:   NS_reg/D     (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[5]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        127.980
- Setup                         0.396
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.483
- Arrival Time                  0.412
= Slack Time                  127.072
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  127.072 | 
     | out_reg[5]/CP |   ^   | Clk    | DFCX1 | 0.004 |   0.004 |  127.075 | 
     | out_reg[5]/Q  |   ^   | out[5] | DFCX1 | 0.408 |   0.412 |  127.483 | 
     | NS_reg/D      |   ^   | out[5] | DFCX3 | 0.000 |   0.412 |  127.483 | 
     +---------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |           |       |       |        |       |  Time   |   Time   | 
     |-----------+-------+-------+--------+-------+---------+----------| 
     | Clk       |   v   | Clk   |        |       | 125.000 |   -2.072 | 
     | g96/A     |   v   | Clk   | NOR2XL | 0.004 | 125.004 |   -2.067 | 
     | g96/Q     |   ^   | n_9   | NOR2XL | 2.975 | 127.979 |    0.907 | 
     | NS_reg/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.980 |    0.908 | 
     +-----------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin GS_reg[3]/CP 
Endpoint:   GS_reg[3]/D   (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[10]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        127.980
- Setup                         0.396
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.484
- Arrival Time                  0.410
= Slack Time                  127.074
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |  Cell | Delay | Arrival | Required | 
     |                |       |         |       |       |  Time   |   Time   | 
     |----------------+-------+---------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |       |       |   0.000 |  127.074 | 
     | out_reg[10]/CP |   ^   | Clk     | DFCX1 | 0.002 |   0.002 |  127.076 | 
     | out_reg[10]/Q  |   ^   | out[10] | DFCX1 | 0.408 |   0.410 |  127.484 | 
     | GS_reg[3]/D    |   ^   | out[10] | DFCX3 | 0.000 |   0.410 |  127.484 | 
     +-----------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |              |       |       |        |       |  Time   |   Time   | 
     |--------------+-------+-------+--------+-------+---------+----------| 
     | Clk          |   v   | Clk   |        |       | 125.000 |   -2.074 | 
     | g96/A        |   v   | Clk   | NOR2XL | 0.004 | 125.004 |   -2.069 | 
     | g96/Q        |   ^   | n_9   | NOR2XL | 2.975 | 127.979 |    0.905 | 
     | GS_reg[3]/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.980 |    0.906 | 
     +--------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin GD_reg[1]/CP 
Endpoint:   GD_reg[1]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[3]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        127.980
- Setup                         0.395
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.484
- Arrival Time                  0.409
= Slack Time                  127.076
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  127.076 | 
     | out_reg[3]/CP |   ^   | Clk    | DFCX1 | 0.004 |   0.004 |  127.080 | 
     | out_reg[3]/Q  |   ^   | out[3] | DFCX1 | 0.404 |   0.408 |  127.484 | 
     | GD_reg[1]/D   |   ^   | out[3] | DFCX3 | 0.000 |   0.409 |  127.484 | 
     +---------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |              |       |       |        |       |  Time   |   Time   | 
     |--------------+-------+-------+--------+-------+---------+----------| 
     | Clk          |   v   | Clk   |        |       | 125.000 |   -2.076 | 
     | g96/A        |   v   | Clk   | NOR2XL | 0.004 | 125.004 |   -2.071 | 
     | g96/Q        |   ^   | n_9   | NOR2XL | 2.975 | 127.979 |    0.903 | 
     | GD_reg[1]/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.980 |    0.904 | 
     +--------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin GS_reg[1]/CP 
Endpoint:   GS_reg[1]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[8]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        127.980
- Setup                         0.395
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.485
- Arrival Time                  0.406
= Slack Time                  127.080
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  127.080 | 
     | out_reg[8]/CP |   ^   | Clk    | DFCX1 | 0.004 |   0.004 |  127.083 | 
     | out_reg[8]/Q  |   ^   | out[8] | DFCX1 | 0.402 |   0.406 |  127.485 | 
     | GS_reg[1]/D   |   ^   | out[8] | DFCX3 | 0.000 |   0.406 |  127.485 | 
     +---------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |              |       |       |        |       |  Time   |   Time   | 
     |--------------+-------+-------+--------+-------+---------+----------| 
     | Clk          |   v   | Clk   |        |       | 125.000 |   -2.080 | 
     | g96/A        |   v   | Clk   | NOR2XL | 0.004 | 125.004 |   -2.075 | 
     | g96/Q        |   ^   | n_9   | NOR2XL | 2.975 | 127.979 |    0.899 | 
     | GS_reg[1]/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.980 |    0.900 | 
     +--------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin F_reg[2]/CP 
Endpoint:   F_reg[2]/D    (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[14]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        127.980
- Setup                         0.393
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.487
- Arrival Time                  0.396
= Slack Time                  127.092
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |  Cell | Delay | Arrival | Required | 
     |                |       |         |       |       |  Time   |   Time   | 
     |----------------+-------+---------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |       |       |   0.000 |  127.092 | 
     | out_reg[14]/CP |   ^   | Clk     | DFCX1 | 0.002 |   0.002 |  127.093 | 
     | out_reg[14]/Q  |   ^   | out[14] | DFCX1 | 0.394 |   0.396 |  127.487 | 
     | F_reg[2]/D     |   ^   | out[14] | DFCX3 | 0.000 |   0.396 |  127.487 | 
     +-----------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |             |       |       |        |       |  Time   |   Time   | 
     |-------------+-------+-------+--------+-------+---------+----------| 
     | Clk         |   v   | Clk   |        |       | 125.000 |   -2.092 | 
     | g96/A       |   v   | Clk   | NOR2XL | 0.004 | 125.004 |   -2.087 | 
     | g96/Q       |   ^   | n_9   | NOR2XL | 2.975 | 127.979 |    0.887 | 
     | F_reg[2]/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.980 |    0.888 | 
     +-------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin RE_reg/CP 
Endpoint:   RE_reg/D     (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[0]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        127.980
- Setup                         0.390
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.490
- Arrival Time                  0.389
= Slack Time                  127.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  127.100 | 
     | out_reg[0]/CP |   ^   | Clk    | DFCX1 | 0.004 |   0.004 |  127.104 | 
     | out_reg[0]/Q  |   ^   | out[0] | DFCX1 | 0.385 |   0.389 |  127.489 | 
     | RE_reg/D      |   ^   | out[0] | DFCX3 | 0.000 |   0.389 |  127.490 | 
     +---------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |           |       |       |        |       |  Time   |   Time   | 
     |-----------+-------+-------+--------+-------+---------+----------| 
     | Clk       |   v   | Clk   |        |       | 125.000 |   -2.100 | 
     | g96/A     |   v   | Clk   | NOR2XL | 0.004 | 125.004 |   -2.096 | 
     | g96/Q     |   ^   | n_9   | NOR2XL | 2.975 | 127.979 |    0.879 | 
     | RE_reg/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.980 |    0.879 | 
     +-----------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin count_reg[4]/CP 
Endpoint:   count_reg[4]/D (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[1]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.001
- Setup                         0.221
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.681
- Arrival Time                  2.042
= Slack Time                  247.639
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |  Cell  | Delay | Arrival | Required | 
     |                 |       |          |        |       |  Time   |   Time   | 
     |-----------------+-------+----------+--------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |        |       |  -0.000 |  247.639 | 
     | count_reg[1]/CP |   ^   | Clk      | DFCX1  | 0.004 |   0.004 |  247.643 | 
     | count_reg[1]/Q  |   v   | count[1] | DFCX1  | 0.446 |   0.451 |  248.090 | 
     | g150/B          |   v   | count[1] | OR2X3  | 0.000 |   0.451 |  248.090 | 
     | g150/Q          |   v   | n_0      | OR2X3  | 0.224 |   0.675 |  248.314 | 
     | g147/A          |   v   | n_0      | NOR2XL | 0.000 |   0.675 |  248.314 | 
     | g147/Q          |   ^   | n_2      | NOR2XL | 0.624 |   1.299 |  248.938 | 
     | g144/A          |   ^   | n_2      | INVXL  | 0.000 |   1.299 |  248.938 | 
     | g144/Q          |   v   | n_4      | INVXL  | 0.048 |   1.347 |  248.986 | 
     | g143/A          |   v   | n_4      | NOR2XL | 0.000 |   1.347 |  248.986 | 
     | g143/Q          |   ^   | n_5      | NOR2XL | 0.440 |   1.787 |  249.426 | 
     | g139/B          |   ^   | n_5      | XOR2X1 | 0.000 |   1.787 |  249.426 | 
     | g139/Q          |   ^   | n_7      | XOR2X1 | 0.254 |   2.042 |  249.681 | 
     | count_reg[4]/D  |   ^   | n_7      | DFPX3  | 0.000 |   2.042 |  249.681 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                 |       |       |       |       |  Time   |   Time   | 
     |-----------------+-------+-------+-------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |       |       |   0.000 | -247.639 | 
     | count_reg[4]/CP |   ^   | Clk   | DFPX3 | 0.001 |   0.001 | -247.638 | 
     +----------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin count_reg[3]/CP 
Endpoint:   count_reg[3]/D (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[1]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.004
- Setup                         0.210
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.695
- Arrival Time                  1.538
= Slack Time                  248.157
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |  Cell  | Delay | Arrival | Required | 
     |                 |       |          |        |       |  Time   |   Time   | 
     |-----------------+-------+----------+--------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |        |       |  -0.000 |  248.157 | 
     | count_reg[1]/CP |   ^   | Clk      | DFCX1  | 0.004 |   0.004 |  248.161 | 
     | count_reg[1]/Q  |   v   | count[1] | DFCX1  | 0.446 |   0.451 |  248.608 | 
     | g150/B          |   v   | count[1] | OR2X3  | 0.000 |   0.451 |  248.608 | 
     | g150/Q          |   v   | n_0      | OR2X3  | 0.224 |   0.675 |  248.832 | 
     | g147/A          |   v   | n_0      | NOR2XL | 0.000 |   0.675 |  248.832 | 
     | g147/Q          |   ^   | n_2      | NOR2XL | 0.624 |   1.299 |  249.456 | 
     | g141/B          |   ^   | n_2      | XOR2X1 | 0.000 |   1.299 |  249.456 | 
     | g141/Q          |   ^   | n_6      | XOR2X1 | 0.239 |   1.538 |  249.695 | 
     | count_reg[3]/D  |   ^   | n_6      | DFCX1  | 0.000 |   1.538 |  249.695 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                 |       |       |       |       |  Time   |   Time   | 
     |-----------------+-------+-------+-------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |       |       |   0.000 | -248.157 | 
     | count_reg[3]/CP |   ^   | Clk   | DFCX1 | 0.004 |   0.004 | -248.153 | 
     +----------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin count_reg[2]/CP 
Endpoint:   count_reg[2]/D (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[1]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.004
- Setup                         0.190
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.715
- Arrival Time                  1.490
= Slack Time                  248.224
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |  Cell  | Delay | Arrival | Required | 
     |                 |       |          |        |       |  Time   |   Time   | 
     |-----------------+-------+----------+--------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |        |       |  -0.000 |  248.224 | 
     | count_reg[1]/CP |   ^   | Clk      | DFCX1  | 0.004 |   0.004 |  248.228 | 
     | count_reg[1]/Q  |   v   | count[1] | DFCX1  | 0.446 |   0.451 |  248.675 | 
     | g150/B          |   v   | count[1] | OR2X3  | 0.000 |   0.451 |  248.675 | 
     | g150/Q          |   v   | n_0      | OR2X3  | 0.224 |   0.675 |  248.899 | 
     | g147/A          |   v   | n_0      | NOR2XL | 0.000 |   0.675 |  248.899 | 
     | g147/Q          |   ^   | n_2      | NOR2XL | 0.624 |   1.299 |  249.523 | 
     | g146/B1         |   ^   | n_2      | AO21X3 | 0.000 |   1.299 |  249.523 | 
     | g146/Q          |   ^   | n_3      | AO21X3 | 0.191 |   1.490 |  249.715 | 
     | count_reg[2]/D  |   ^   | n_3      | DFCX1  | 0.000 |   1.490 |  249.715 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                 |       |       |       |       |  Time   |   Time   | 
     |-----------------+-------+-------+-------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |       |       |   0.000 | -248.224 | 
     | count_reg[2]/CP |   ^   | Clk   | DFCX1 | 0.004 |   0.004 | -248.220 | 
     +----------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin count_reg[1]/CP 
Endpoint:   count_reg[1]/D  (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[0]/QN (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.004
- Setup                         0.211
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.693
- Arrival Time                  0.814
= Slack Time                  248.879
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                 |       |       |        |       |  Time   |   Time   | 
     |-----------------+-------+-------+--------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |        |       |   0.000 |  248.879 | 
     | count_reg[0]/CP |   ^   | Clk   | DFCX1  | 0.004 |   0.004 |  248.883 | 
     | count_reg[0]/QN |   ^   | n_10  | DFCX1  | 0.575 |   0.579 |  249.458 | 
     | g148/B          |   ^   | n_10  | XOR2X1 | 0.000 |   0.580 |  249.458 | 
     | g148/Q          |   ^   | n_1   | XOR2X1 | 0.235 |   0.814 |  249.693 | 
     | count_reg[1]/D  |   ^   | n_1   | DFCX1  | 0.000 |   0.814 |  249.693 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                 |       |       |       |       |  Time   |   Time   | 
     |-----------------+-------+-------+-------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |       |       |   0.000 | -248.879 | 
     | count_reg[1]/CP |   ^   | Clk   | DFCX1 | 0.004 |   0.004 | -248.875 | 
     +----------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin count_reg[0]/CP 
Endpoint:   count_reg[0]/D  (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[0]/QN (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.004
- Setup                         0.225
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.679
- Arrival Time                  0.580
= Slack Time                  249.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                 |       |       |       |       |  Time   |   Time   | 
     |-----------------+-------+-------+-------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |       |       |   0.000 |  249.100 | 
     | count_reg[0]/CP |   ^   | Clk   | DFCX1 | 0.004 |   0.004 |  249.104 | 
     | count_reg[0]/QN |   ^   | n_10  | DFCX1 | 0.575 |   0.579 |  249.679 | 
     | count_reg[0]/D  |   ^   | n_10  | DFCX1 | 0.000 |   0.580 |  249.679 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                 |       |       |       |       |  Time   |   Time   | 
     |-----------------+-------+-------+-------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |       |       |   0.000 | -249.100 | 
     | count_reg[0]/CP |   ^   | Clk   | DFCX1 | 0.004 |   0.004 | -249.095 | 
     +----------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin out_reg[3]/CP 
Endpoint:   out_reg[3]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[4]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.004
- Setup                         0.213
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.692
- Arrival Time                  0.431
= Slack Time                  249.261
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  249.261 | 
     | out_reg[4]/CP |   ^   | Clk    | DFCX1 | 0.004 |   0.004 |  249.265 | 
     | out_reg[4]/Q  |   ^   | out[4] | DFCX1 | 0.426 |   0.430 |  249.691 | 
     | out_reg[3]/D  |   ^   | out[4] | DFCX1 | 0.000 |   0.431 |  249.692 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |               |       |       |       |       |  Time   |   Time   | 
     |---------------+-------+-------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |       |       |   0.000 | -249.261 | 
     | out_reg[3]/CP |   ^   | Clk   | DFCX1 | 0.004 |   0.004 | -249.257 | 
     +--------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin out_reg[6]/CP 
Endpoint:   out_reg[6]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[7]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.004
- Setup                         0.212
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.691
- Arrival Time                  0.428
= Slack Time                  249.263
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  249.263 | 
     | out_reg[7]/CP |   ^   | Clk    | DFCX1 | 0.003 |   0.003 |  249.266 | 
     | out_reg[7]/Q  |   ^   | out[7] | DFCX1 | 0.425 |   0.428 |  249.691 | 
     | out_reg[6]/D  |   ^   | out[7] | DFCX1 | 0.000 |   0.428 |  249.691 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |               |       |       |       |       |  Time   |   Time   | 
     |---------------+-------+-------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |       |       |   0.000 | -249.263 | 
     | out_reg[6]/CP |   ^   | Clk   | DFCX1 | 0.004 |   0.004 | -249.260 | 
     +--------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin out_reg[0]/CP 
Endpoint:   out_reg[0]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[1]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.004
- Setup                         0.212
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.692
- Arrival Time                  0.428
= Slack Time                  249.264
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  249.264 | 
     | out_reg[1]/CP |   ^   | Clk    | DFCX1 | 0.004 |   0.004 |  249.268 | 
     | out_reg[1]/Q  |   ^   | out[1] | DFCX1 | 0.424 |   0.428 |  249.692 | 
     | out_reg[0]/D  |   ^   | out[1] | DFCX1 | 0.000 |   0.428 |  249.692 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |               |       |       |       |       |  Time   |   Time   | 
     |---------------+-------+-------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |       |       |   0.000 | -249.264 | 
     | out_reg[0]/CP |   ^   | Clk   | DFCX1 | 0.004 |   0.004 | -249.260 | 
     +--------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin out_reg[12]/CP 
Endpoint:   out_reg[12]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[13]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.002
- Setup                         0.212
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.690
- Arrival Time                  0.425
= Slack Time                  249.265
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |  Cell | Delay | Arrival | Required | 
     |                |       |         |       |       |  Time   |   Time   | 
     |----------------+-------+---------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |       |       |  -0.000 |  249.265 | 
     | out_reg[13]/CP |   ^   | Clk     | DFCX1 | 0.003 |   0.003 |  249.268 | 
     | out_reg[13]/Q  |   ^   | out[13] | DFCX1 | 0.422 |   0.425 |  249.690 | 
     | out_reg[12]/D  |   ^   | out[13] | DFCX1 | 0.000 |   0.425 |  249.690 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                |       |       |       |       |  Time   |   Time   | 
     |----------------+-------+-------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |       |       |   0.000 | -249.265 | 
     | out_reg[12]/CP |   ^   | Clk   | DFCX1 | 0.002 |   0.002 | -249.263 | 
     +---------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin out_reg[10]/CP 
Endpoint:   out_reg[10]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[11]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.002
- Setup                         0.211
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.691
- Arrival Time                  0.422
= Slack Time                  249.268
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |  Cell | Delay | Arrival | Required | 
     |                |       |         |       |       |  Time   |   Time   | 
     |----------------+-------+---------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |       |       |   0.000 |  249.268 | 
     | out_reg[11]/CP |   ^   | Clk     | DFCX1 | 0.004 |   0.004 |  249.273 | 
     | out_reg[11]/Q  |   ^   | out[11] | DFCX1 | 0.418 |   0.422 |  249.691 | 
     | out_reg[10]/D  |   ^   | out[11] | DFCX1 | 0.000 |   0.422 |  249.691 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                |       |       |       |       |  Time   |   Time   | 
     |----------------+-------+-------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |       |       |   0.000 | -249.268 | 
     | out_reg[10]/CP |   ^   | Clk   | DFCX1 | 0.002 |   0.002 | -249.266 | 
     +---------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin out_reg[1]/CP 
Endpoint:   out_reg[1]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[2]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.004
- Setup                         0.211
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.693
- Arrival Time                  0.423
= Slack Time                  249.270
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  249.270 | 
     | out_reg[2]/CP |   ^   | Clk    | DFCX1 | 0.004 |   0.004 |  249.274 | 
     | out_reg[2]/Q  |   ^   | out[2] | DFCX1 | 0.419 |   0.423 |  249.693 | 
     | out_reg[1]/D  |   ^   | out[2] | DFCX1 | 0.000 |   0.423 |  249.693 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |               |       |       |       |       |  Time   |   Time   | 
     |---------------+-------+-------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |       |       |   0.000 | -249.270 | 
     | out_reg[1]/CP |   ^   | Clk   | DFCX1 | 0.004 |   0.004 | -249.266 | 
     +--------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin out_reg[14]/CP 
Endpoint:   out_reg[14]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[15]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.002
- Setup                         0.212
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.690
- Arrival Time                  0.419
= Slack Time                  249.271
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |  Cell | Delay | Arrival | Required | 
     |                |       |         |       |       |  Time   |   Time   | 
     |----------------+-------+---------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |       |       |   0.000 |  249.271 | 
     | out_reg[15]/CP |   ^   | Clk     | DFCX1 | 0.001 |   0.001 |  249.271 | 
     | out_reg[15]/Q  |   ^   | out[15] | DFCX1 | 0.418 |   0.419 |  249.690 | 
     | out_reg[14]/D  |   ^   | out[15] | DFCX1 | 0.000 |   0.419 |  249.690 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                |       |       |       |       |  Time   |   Time   | 
     |----------------+-------+-------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |       |       |   0.000 | -249.271 | 
     | out_reg[14]/CP |   ^   | Clk   | DFCX1 | 0.002 |   0.002 | -249.269 | 
     +---------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin out_reg[5]/CP 
Endpoint:   out_reg[5]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[6]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.004
- Setup                         0.211
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.693
- Arrival Time                  0.421
= Slack Time                  249.272
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |  -0.000 |  249.272 | 
     | out_reg[6]/CP |   ^   | Clk    | DFCX1 | 0.004 |   0.004 |  249.276 | 
     | out_reg[6]/Q  |   ^   | out[6] | DFCX1 | 0.417 |   0.421 |  249.693 | 
     | out_reg[5]/D  |   ^   | out[6] | DFCX1 | 0.000 |   0.421 |  249.693 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |               |       |       |       |       |  Time   |   Time   | 
     |---------------+-------+-------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |       |       |   0.000 | -249.272 | 
     | out_reg[5]/CP |   ^   | Clk   | DFCX1 | 0.004 |   0.004 | -249.269 | 
     +--------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin out_reg[11]/CP 
Endpoint:   out_reg[11]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[12]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.004
- Setup                         0.211
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.694
- Arrival Time                  0.419
= Slack Time                  249.274
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |  Cell | Delay | Arrival | Required | 
     |                |       |         |       |       |  Time   |   Time   | 
     |----------------+-------+---------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |       |       |  -0.000 |  249.274 | 
     | out_reg[12]/CP |   ^   | Clk     | DFCX1 | 0.002 |   0.002 |  249.277 | 
     | out_reg[12]/Q  |   ^   | out[12] | DFCX1 | 0.417 |   0.419 |  249.694 | 
     | out_reg[11]/D  |   ^   | out[12] | DFCX1 | 0.000 |   0.419 |  249.694 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                |       |       |       |       |  Time   |   Time   | 
     |----------------+-------+-------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |       |       |   0.000 | -249.274 | 
     | out_reg[11]/CP |   ^   | Clk   | DFCX1 | 0.004 |   0.004 | -249.270 | 
     +---------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin out_reg[8]/CP 
Endpoint:   out_reg[8]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[9]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.004
- Setup                         0.210
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.693
- Arrival Time                  0.418
= Slack Time                  249.275
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  249.275 | 
     | out_reg[9]/CP |   ^   | Clk    | DFCX1 | 0.003 |   0.003 |  249.278 | 
     | out_reg[9]/Q  |   ^   | out[9] | DFCX1 | 0.415 |   0.418 |  249.693 | 
     | out_reg[8]/D  |   ^   | out[9] | DFCX1 | 0.000 |   0.418 |  249.693 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |               |       |       |       |       |  Time   |   Time   | 
     |---------------+-------+-------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |       |       |   0.000 | -249.275 | 
     | out_reg[8]/CP |   ^   | Clk   | DFCX1 | 0.004 |   0.004 | -249.272 | 
     +--------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin out_reg[4]/CP 
Endpoint:   out_reg[4]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[5]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.004
- Setup                         0.208
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.696
- Arrival Time                  0.412
= Slack Time                  249.284
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  249.284 | 
     | out_reg[5]/CP |   ^   | Clk    | DFCX1 | 0.004 |   0.004 |  249.288 | 
     | out_reg[5]/Q  |   ^   | out[5] | DFCX1 | 0.408 |   0.412 |  249.696 | 
     | out_reg[4]/D  |   ^   | out[5] | DFCX1 | 0.000 |   0.412 |  249.696 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |               |       |       |       |       |  Time   |   Time   | 
     |---------------+-------+-------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |       |       |   0.000 | -249.284 | 
     | out_reg[4]/CP |   ^   | Clk   | DFCX1 | 0.004 |   0.004 | -249.280 | 
     +--------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin out_reg[9]/CP 
Endpoint:   out_reg[9]/D  (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[10]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.003
- Setup                         0.208
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.695
- Arrival Time                  0.410
= Slack Time                  249.285
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |  Cell | Delay | Arrival | Required | 
     |                |       |         |       |       |  Time   |   Time   | 
     |----------------+-------+---------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |       |       |  -0.000 |  249.285 | 
     | out_reg[10]/CP |   ^   | Clk     | DFCX1 | 0.002 |   0.002 |  249.287 | 
     | out_reg[10]/Q  |   ^   | out[10] | DFCX1 | 0.408 |   0.410 |  249.695 | 
     | out_reg[9]/D   |   ^   | out[10] | DFCX1 | 0.000 |   0.410 |  249.695 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |               |       |       |       |       |  Time   |   Time   | 
     |---------------+-------+-------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |       |       |   0.000 | -249.285 | 
     | out_reg[9]/CP |   ^   | Clk   | DFCX1 | 0.003 |   0.003 | -249.282 | 
     +--------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin out_reg[2]/CP 
Endpoint:   out_reg[2]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[3]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.004
- Setup                         0.207
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.697
- Arrival Time                  0.408
= Slack Time                  249.289
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |  -0.000 |  249.289 | 
     | out_reg[3]/CP |   ^   | Clk    | DFCX1 | 0.004 |   0.004 |  249.293 | 
     | out_reg[3]/Q  |   ^   | out[3] | DFCX1 | 0.404 |   0.408 |  249.697 | 
     | out_reg[2]/D  |   ^   | out[3] | DFCX1 | 0.000 |   0.408 |  249.697 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |               |       |       |       |       |  Time   |   Time   | 
     |---------------+-------+-------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |       |       |   0.000 | -249.289 | 
     | out_reg[2]/CP |   ^   | Clk   | DFCX1 | 0.004 |   0.004 | -249.285 | 
     +--------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin out_reg[7]/CP 
Endpoint:   out_reg[7]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[8]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.003
- Setup                         0.206
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.697
- Arrival Time                  0.406
= Slack Time                  249.291
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  249.291 | 
     | out_reg[8]/CP |   ^   | Clk    | DFCX1 | 0.004 |   0.004 |  249.295 | 
     | out_reg[8]/Q  |   ^   | out[8] | DFCX1 | 0.402 |   0.406 |  249.697 | 
     | out_reg[7]/D  |   ^   | out[8] | DFCX1 | 0.000 |   0.406 |  249.697 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |               |       |       |       |       |  Time   |   Time   | 
     |---------------+-------+-------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |       |       |   0.000 | -249.291 | 
     | out_reg[7]/CP |   ^   | Clk   | DFCX1 | 0.003 |   0.003 | -249.288 | 
     +--------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin out_reg[13]/CP 
Endpoint:   out_reg[13]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[14]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.003
- Setup                         0.204
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.699
- Arrival Time                  0.396
= Slack Time                  249.303
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |  Cell | Delay | Arrival | Required | 
     |                |       |         |       |       |  Time   |   Time   | 
     |----------------+-------+---------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |       |       |   0.000 |  249.303 | 
     | out_reg[14]/CP |   ^   | Clk     | DFCX1 | 0.002 |   0.002 |  249.305 | 
     | out_reg[14]/Q  |   ^   | out[14] | DFCX1 | 0.394 |   0.396 |  249.699 | 
     | out_reg[13]/D  |   ^   | out[14] | DFCX1 | 0.000 |   0.396 |  249.699 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                |       |       |       |       |  Time   |   Time   | 
     |----------------+-------+-------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |       |       |   0.000 | -249.303 | 
     | out_reg[13]/CP |   ^   | Clk   | DFCX1 | 0.003 |   0.003 | -249.300 | 
     +---------------------------------------------------------------------+ 

