Vesta static timing analysis, pin-to-register and register-to-pin minimum timing

Top 17 minimum delay paths:
Path input pin ULA_A[15] to output pin ULA_OUT[15] delay 329.933 ps
      2.5 ps    ULA_A[15]:               ->  NAND2X1_45/A
     86.3 ps        _249_:  NAND2X1_45/Y -> OAI21X1_102/A
    181.8 ps        _399_: OAI21X1_102/Y ->   AND2X2_28/A
    263.2 ps    _458__15_:   AND2X2_28/Y ->    BUFX2_16/A
    329.9 ps  ULA_OUT[15]:    BUFX2_16/Y -> 

Path input pin ULA_B[7] to output pin ULA_OUT[7] delay 415.617 ps
      0.3 ps    ULA_B[7]:              -> OAI21X1_62/B
     62.5 ps       _260_: OAI21X1_62/Y -> OAI21X1_63/C
    115.3 ps       _264_: OAI21X1_63/Y -> AOI21X1_23/C
    178.5 ps       _265_: AOI21X1_23/Y -> NAND3X1_46/A
    245.3 ps    _458__7_: NAND3X1_46/Y ->    BUFX2_8/A
    315.3 ps  ULA_OUT[7]:    BUFX2_8/Y -> 

Path input pin ULA_B[13] to output pin ULA_OUT[13] delay 422.007 ps
      0.5 ps    ULA_B[13]:              -> OAI21X1_90/B
     62.2 ps        _364_: OAI21X1_90/Y -> OAI21X1_91/C
    114.2 ps        _365_: OAI21X1_91/Y -> AOI21X1_31/C
    180.1 ps        _366_: AOI21X1_31/Y -> NAND3X1_52/C
    248.0 ps    _458__13_: NAND3X1_52/Y ->   BUFX2_14/A
    319.8 ps  ULA_OUT[13]:   BUFX2_14/Y -> 

Path input pin ULA_B[11] to output pin ULA_OUT[11] delay 446.24 ps
      0.4 ps    ULA_B[11]:              -> OAI21X1_79/B
     61.7 ps        _332_: OAI21X1_79/Y -> OAI21X1_80/C
    118.5 ps        _333_: OAI21X1_80/Y ->   NOR3X1_5/A
    215.2 ps        _334_:   NOR3X1_5/Y ->  AOI22X1_7/C
    297.3 ps    _458__11_:  AOI22X1_7/Y ->   BUFX2_12/A
    370.6 ps  ULA_OUT[11]:   BUFX2_12/Y -> 

Path input pin ULA_B[6] to output pin ULA_flags[1] delay 483.018 ps
      0.2 ps      ULA_B[6]:              -> OAI21X1_58/B
     72.0 ps         _239_: OAI21X1_58/Y -> NAND3X1_43/A
    131.7 ps         _245_: NAND3X1_43/Y -> OAI21X1_59/B
    231.8 ps         _248_: OAI21X1_59/Y -> NAND3X1_56/C
    292.1 ps         _407_: NAND3X1_56/Y ->  NOR3X1_10/A
    372.4 ps          zero:  NOR3X1_10/Y ->   BUFX2_18/A
    442.8 ps  ULA_flags[1]:   BUFX2_18/Y -> 

Path input pin ULA_A[3] to output pin ULA_OUT[3] delay 513.955 ps
      1.9 ps    ULA_A[3]:              ->   INVX1_18/A
     65.5 ps       _162_:   INVX1_18/Y -> OAI21X1_38/A
    134.4 ps       _170_: OAI21X1_38/Y -> NAND3X1_36/B
    247.3 ps       _171_: NAND3X1_36/Y ->  AND2X2_12/B
    333.3 ps    _458__3_:  AND2X2_12/Y ->    BUFX2_4/A
    401.3 ps  ULA_OUT[3]:    BUFX2_4/Y -> 

Path input pin ULA_B[5] to output pin ULA_OUT[5] delay 546.246 ps
      0.4 ps    ULA_B[5]:              -> NAND2X1_42/B
     89.4 ps       _213_: NAND2X1_42/Y ->   XOR2X1_1/A
    216.4 ps       _225_:   XOR2X1_1/Y -> OAI21X1_55/B
    294.5 ps    _458__5_: OAI21X1_55/Y ->    BUFX2_6/A
    365.7 ps  ULA_OUT[5]:    BUFX2_6/Y -> 

Path input pin ULA_B[9] to output pin ULA_OUT[9] delay 558.618 ps
      0.3 ps    ULA_B[9]:              -> OAI21X1_71/B
     61.1 ps       _299_: OAI21X1_71/Y -> OAI21X1_72/C
    118.0 ps       _300_: OAI21X1_72/Y ->   NOR3X1_4/B
    210.1 ps       _301_:   NOR3X1_4/Y -> AOI21X1_28/B
    299.7 ps    _458__9_: AOI21X1_28/Y ->   BUFX2_10/A
    372.8 ps  ULA_OUT[9]:   BUFX2_10/Y -> 

Path input pin ULA_B[14] to output pin ULA_OUT[14] delay 607.526 ps
      0.3 ps    ULA_B[14]:              -> OAI21X1_96/B
     69.6 ps        _381_: OAI21X1_96/Y -> NAND3X1_53/B
    123.5 ps        _382_: NAND3X1_53/Y -> AOI21X1_34/C
    189.3 ps        _383_: AOI21X1_34/Y -> AOI22X1_10/C
    269.1 ps    _458__14_: AOI22X1_10/Y ->   BUFX2_15/A
    341.5 ps  ULA_OUT[14]:   BUFX2_15/Y -> 

Path input pin ULA_A[1] to output pin ULA_OUT[1] delay 624.685 ps
      1.2 ps    ULA_A[1]:              -> OAI21X1_22/A
     76.3 ps        _85_: OAI21X1_22/Y -> NAND3X1_20/A
    133.0 ps        _91_: NAND3X1_20/Y ->  AOI21X1_7/C
    195.7 ps        _92_:  AOI21X1_7/Y -> OAI21X1_23/C
    268.1 ps        _93_: OAI21X1_23/Y ->   AND2X2_9/A
    347.7 ps    _458__1_:   AND2X2_9/Y ->    BUFX2_2/A
    414.5 ps  ULA_OUT[1]:    BUFX2_2/Y -> 

Path input pin ULA_B[4] to output pin ULA_OUT[4] delay 697.834 ps
      0.7 ps    ULA_B[4]:              -> OAI21X1_42/B
     61.9 ps       _189_: OAI21X1_42/Y -> OAI21X1_45/C
    112.8 ps       _194_: OAI21X1_45/Y -> AOI21X1_14/C
    177.5 ps       _195_: AOI21X1_14/Y -> NAND3X1_41/B
    245.0 ps    _458__4_: NAND3X1_41/Y ->    BUFX2_5/A
    315.6 ps  ULA_OUT[4]:    BUFX2_5/Y -> 

Path input pin ULA_B[12] to output pin ULA_OUT[12] delay 711.696 ps
      0.3 ps    ULA_B[12]:              -> OAI21X1_85/B
     67.3 ps        _350_: OAI21X1_85/Y -> NAND3X1_51/B
    122.1 ps        _351_: NAND3X1_51/Y -> AOI21X1_30/C
    190.8 ps        _352_: AOI21X1_30/Y ->  AOI22X1_8/C
    270.9 ps    _458__12_:  AOI22X1_8/Y ->   BUFX2_13/A
    343.8 ps  ULA_OUT[12]:   BUFX2_13/Y -> 

Path input pin ULA_B[2] to output pin ULA_OUT[2] delay 736.208 ps
      3.5 ps    ULA_B[2]:              -> OAI21X1_30/B
     66.2 ps       _131_: OAI21X1_30/Y -> NAND3X1_31/B
    119.6 ps       _132_: NAND3X1_31/Y ->  AOI21X1_9/C
    180.7 ps       _133_:  AOI21X1_9/Y -> NAND2X1_27/A
    250.3 ps       _134_: NAND2X1_27/Y ->  AND2X2_10/A
    330.1 ps    _458__2_:  AND2X2_10/Y ->    BUFX2_3/A
    396.9 ps  ULA_OUT[2]:    BUFX2_3/Y -> 

Path input pin ULA_B[10] to output pin ULA_OUT[10] delay 737.859 ps
      0.2 ps    ULA_B[10]:              -> OAI21X1_76/B
     64.6 ps        _318_: OAI21X1_76/Y -> OAI21X1_77/C
    116.7 ps        _319_: OAI21X1_77/Y ->  NOR2X1_37/B
    179.2 ps        _320_:  NOR2X1_37/Y -> NAND3X1_48/B
    253.9 ps        _321_: NAND3X1_48/Y ->  AND2X2_21/A
    335.1 ps    _458__10_:  AND2X2_21/Y ->   BUFX2_11/A
    402.2 ps  ULA_OUT[10]:   BUFX2_11/Y -> 

Path input pin ULA_B[6] to output pin ULA_OUT[6] delay 743.839 ps
      0.2 ps    ULA_B[6]:              -> OAI21X1_58/B
     72.0 ps       _239_: OAI21X1_58/Y -> NAND3X1_43/A
    131.7 ps       _245_: NAND3X1_43/Y -> OAI21X1_59/B
    231.8 ps       _248_: OAI21X1_59/Y ->   INVX1_23/A
    274.3 ps    _458__6_:   INVX1_23/Y ->    BUFX2_7/A
    342.9 ps  ULA_OUT[6]:    BUFX2_7/Y -> 

Path input pin ULA_B[8] to output pin ULA_OUT[8] delay 769.818 ps
      0.1 ps    ULA_B[8]:              -> OAI21X1_66/B
     62.1 ps       _273_: OAI21X1_66/Y -> OAI21X1_67/C
    113.9 ps       _274_: OAI21X1_67/Y ->  NOR2X1_33/B
    181.8 ps       _275_:  NOR2X1_33/Y ->  AOI22X1_3/D
    263.2 ps    _458__8_:  AOI22X1_3/Y ->    BUFX2_9/A
    336.5 ps  ULA_OUT[8]:    BUFX2_9/Y -> 

Path input pin ULA_ctrl[0] to output pin ULA_OUT[0] delay 833.731 ps
      0.3 ps         ULA_ctrl[0]:             ->  BUFX4_35/A
    120.8 ps  ULA_ctrl_0_bF_buf0:  BUFX4_35/Y -> OAI21X1_1/A
    236.8 ps               _430_: OAI21X1_1/Y ->  AND2X2_7/B
    323.0 ps            _458__0_:  AND2X2_7/Y ->   BUFX2_1/A
    391.1 ps          ULA_OUT[0]:   BUFX2_1/Y -> 

-----------------------------------------

