$date
	Mon May 15 17:41:31 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_fsm $end
$var wire 2 ! state [1:0] $end
$var reg 1 " clk $end
$var reg 1 # mode $end
$var reg 1 $ start $end
$var reg 1 % stop $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
1"
b0 !
$end
#50000
1$
0"
#100000
b1 !
1"
#150000
0"
1#
#200000
b0 !
1"
#250000
0"
#300000
b1 !
1"
#350000
0"
0#
#400000
b10 !
1"
#450000
0"
1%
#500000
b0 !
1"
#550000
0"
#600000
b1 !
1"
#650000
0"
#700000
b10 !
1"
#750000
0"
