IF_reg_ID.v,verilog,xil_defaultlib,../../../../Pipeline_CPU.srcs/sources_1/ip/IF_reg_ID_0/IF_reg_ID.v,
IF_reg_ID_0.v,verilog,xil_defaultlib,../../../../Pipeline_CPU.srcs/sources_1/ip/IF_reg_ID_0/sim/IF_reg_ID_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
