Lab 4: Switch-to-7-Segment Display Interface on Nexys A7
By: Faris Khan and Nicholas Williams
Objective: Binary ↔ Hexadecimal ↔ Decimal Conversion: Translate 4-bit switch inputs (0–15) into proper segment patterns for display.   
Verilog-HDL Design: Implement structural Verilog modules including decoders, multiplexers, and verify via simulation.  
Peripheral Integration: Interface slide switches, LEDs, and the 8-digit 7-segment display on the Nexys A7 FPGA  
