# system info soc_system_tb on 2026.01.15.13:40:19
system_info:
name,value
DEVICE,5CSEMA4U23C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1768513211
#
#
# Files generated for soc_system_tb on 2026.01.15.13:40:19
files:
filepath,kind,attributes,module,is_top
soc_system/testbench/soc_system_tb/simulation/soc_system_tb.v,VERILOG,,soc_system_tb,true
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system.v,VERILOG,,soc_system,false
soc_system/testbench/soc_system_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_clock_source,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
soc_system/testbench/soc_system_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_conduit_bfm.sv,SYSTEM_VERILOG,,altera_conduit_bfm,false
soc_system/testbench/soc_system_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_reset_source,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
soc_system/testbench/soc_system_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0002,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_conduit_bfm_0002.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0002,false
soc_system/testbench/soc_system_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0003,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_conduit_bfm_0003.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0003,false
soc_system/testbench/soc_system_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0004,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_conduit_bfm_0004.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0004,false
soc_system/testbench/soc_system_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0005,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_conduit_bfm_0005.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0005,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_dipsw_pio.v,VERILOG,,soc_system_dipsw_pio,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
soc_system_tb.soc_system_inst,soc_system
soc_system_tb.soc_system_inst.dipsw_pio,soc_system_dipsw_pio
soc_system_tb.soc_system_inst.dsp_apb_0,soc_system_dsp_apb_0
soc_system_tb.soc_system_inst.fpga_data_sink_0,soc_system_fpga_data_sink_0
soc_system_tb.soc_system_inst.fpga_data_source_0,soc_system_fpga_data_source_0
soc_system_tb.soc_system_inst.fpga_only_master,soc_system_fpga_only_master
soc_system_tb.soc_system_inst.hps_only_master,soc_system_fpga_only_master
soc_system_tb.soc_system_inst.hps_0,soc_system_hps_0
soc_system_tb.soc_system_inst.intr_capturer_0,intr_capturer
soc_system_tb.soc_system_inst.jtag_uart,soc_system_jtag_uart
soc_system_tb.soc_system_inst.led_pio,soc_system_led_pio
soc_system_tb.soc_system_inst.onchip_memory2_0,soc_system_onchip_memory2_0
soc_system_tb.soc_system_inst.sysid_qsys,soc_system_sysid_qsys
soc_system_tb.soc_system_inst.mm_interconnect_0,soc_system_mm_interconnect_0
soc_system_tb.soc_system_inst.mm_interconnect_1,soc_system_mm_interconnect_1
soc_system_tb.soc_system_inst.irq_mapper,soc_system_irq_mapper
soc_system_tb.soc_system_inst.irq_mapper_002,soc_system_irq_mapper
soc_system_tb.soc_system_inst.irq_mapper_001,soc_system_irq_mapper_001
soc_system_tb.soc_system_inst.rst_controller,altera_reset_controller
soc_system_tb.soc_system_inst.rst_controller_001,altera_reset_controller
soc_system_tb.soc_system_inst.rst_controller_002,altera_reset_controller
soc_system_tb.soc_system_inst_clk_bfm,altera_avalon_clock_source
soc_system_tb.soc_system_inst_dipsw_pio_external_connection_bfm,altera_conduit_bfm
soc_system_tb.soc_system_inst_hps_0_f2h_cold_reset_req_bfm,altera_avalon_reset_source
soc_system_tb.soc_system_inst_hps_0_f2h_debug_reset_req_bfm,altera_avalon_reset_source
soc_system_tb.soc_system_inst_hps_0_f2h_warm_reset_req_bfm,altera_avalon_reset_source
soc_system_tb.soc_system_inst_reset_bfm,altera_avalon_reset_source
soc_system_tb.soc_system_inst_hps_0_f2h_stm_hw_events_bfm,altera_conduit_bfm_0002
soc_system_tb.soc_system_inst_hps_0_hps_io_bfm,altera_conduit_bfm_0003
soc_system_tb.soc_system_inst_led_pio_external_connection_bfm,altera_conduit_bfm_0004
soc_system_tb.soc_system_inst_memory_bfm,altera_conduit_bfm_0005
