
	code for sm_52
		Function : bench
	.headerflags    @"EF_CUDA_SM52 EF_CUDA_PTX_SM(EF_CUDA_SM52)"
                                                                                           /* 0x001fc800fe2007f6 */
        /*0008*/                   MOV R1, c[0x0][0x20];                                   /* 0x4c98078000870001 */
        /*0010*/                   MOV R2, c[0x0][0x140];                                  /* 0x4c98078005070002 */
        /*0018*/                   MOV R3, c[0x0][0x144];                                  /* 0x4c98078005170003 */
                                                                                           /* 0x001fd808fec00072 */
        /*0028*/                   LDG.E R0, [R2];                                         /* 0xeed4200000070200 */
        /*0030*/                   IADD32I R4, R0, 0x1800000;                              /* 0x1c00180000070004 */
        /*0038*/                   LOP32I.AND R4, R4, 0x7f800000;                          /* 0x0407f80000070404 */
                                                                                           /* 0x001ff400ffa007ed */
        /*0048*/                   ISETP.GT.U32.AND P0, PT, R4, c[0x2][0x0], PT;           /* 0x4b68038800070407 */
        /*0050*/               @P0 BRA 0x78;                                               /* 0xe24000000200000f */
        /*0058*/                   CAL 0xd0;                                               /* 0xe260000007000040 */
                                                                                           /* 0x0000f400ffa007f0 */
        /*0068*/         {         MOV R4, R2;                                             /* 0x5c98078000270004 */
        /*0070*/                   BRA 0xa0;        }                                      /* 0xe24000000287000f */
        /*0078*/                   MUFU.RCP R2, R0;                                        /* 0x5080000000470002 */
                                                                                           /* 0x001fd800fec017f6 */
        /*0088*/                   FFMA.RZ R3, R0, R2, c[0x2][0x4];                        /* 0x5198010800170003 */
        /*0090*/                   FADD.FTZ R3, -R3, -RZ;                                  /* 0x5c5930000ff70303 */
        /*0098*/                   FFMA.RZ R4, R2, R3, R2;                                 /* 0x5998010000370204 */
                                                                                           /* 0x0003c400fe4007f1 */
        /*00a8*/                   MOV R2, c[0x0][0x140];                                  /* 0x4c98078005070002 */
        /*00b0*/                   MOV R3, c[0x0][0x144];                                  /* 0x4c98078005170003 */
        /*00b8*/                   STG.E [R2], R4;                                         /* 0xeedc200000070204 */
                                                                                           /* 0x001fd800fec007ff */
        /*00c8*/                   EXIT;                                                   /* 0xe30000000007000f */
        /*00d0*/                   SHL R2, R0, 0x1;                                        /* 0x3848000000170002 */
        /*00d8*/                   SHR.U32 R5, R2, 0x18;                                   /* 0x3828000001870205 */
                                                                                           /* 0x001fd800ffa007ed */
        /*00e8*/                   ISETP.NE.U32.AND P0, PT, R5, RZ, PT;                    /* 0x5b6a03800ff70507 */
        /*00f0*/               @P0 BRA 0x198;                                              /* 0xe24000000a00000f */
        /*00f8*/                   SHL R3, R0, 0x1;                                        /* 0x3848000000170003 */
                                                                                           /* 0x007ff400064007ed */
        /*0108*/                   ISETP.NE.AND P0, PT, R3, RZ, PT;                        /* 0x5b6b03800ff70307 */
        /*0110*/              @!P0 MUFU.RCP R2, R0;                                        /* 0x5080000000480002 */
        /*0118*/              @!P0 RET;                                                    /* 0xe32000000008000f */
                                                                                           /* 0x001fc000fec007ed */
        /*0128*/                   ISETP.GT.AND P0, PT, R3, c[0x2][0x8], PT;               /* 0x4b69038800270307 */
        /*0130*/              @!P0 LOP32I.AND R2, R0, 0x80000000;                          /* 0x0408000000080002 */
        /*0138*/         {    @!P0 LOP32I.OR R2, R2, 0x7f7fffff;                           /* 0x0427f7fffff80202 */
        /*0148*/              @!P0 RET;        }                                           /* 0x0000f400fe4007fd */
                                                                                           /* 0xe32000000008000f */
        /*0150*/                   FFMA R0, R0, 1.84467440737095516160e+19, RZ;            /* 0x32807fdf80070000 */
        /*0158*/                   MUFU.RCP R2, R0;                                        /* 0x5080000000470002 */
                                                                                           /* 0x001fd800fec017f6 */
        /*0168*/                   FFMA R3, R0, R2, c[0x2][0x4];                           /* 0x5180010800170003 */
        /*0170*/                   FADD.FTZ R3, -R3, -RZ;                                  /* 0x5c5930000ff70303 */
        /*0178*/                   FFMA.RZ R2, R2, R3, R2;                                 /* 0x5998010000370202 */
                                                                                           /* 0x001fd800ffe007f0 */
        /*0188*/         {         FFMA R2, R2, 1.84467440737095516160e+19, RZ;            /* 0x32807fdf80070202 */
        /*0190*/                   RET;        }                                           /* 0xe32000000007000f */
        /*0198*/                   IADD32I R2, R5, -0xfd;                                  /* 0x1c0ffffff0370502 */
                                                                                           /* 0x001fd800ffa007ed */
        /*01a8*/                   ISETP.GT.U32.AND P0, PT, R2, 0x1, PT;                   /* 0x3668038000170207 */
        /*01b0*/               @P0 BRA 0x250;                                              /* 0xe24000000980000f */
        /*01b8*/                   LOP32I.AND R6, R0, 0x7fffff;                            /* 0x040007fffff70006 */
                                                                                           /* 0x005fd80007a007f2 */
        /*01c8*/                   LOP32I.OR R3, R6, 0x3f800000;                           /* 0x0423f80000070603 */
        /*01d0*/                   MUFU.RCP R2, R3;                                        /* 0x5080000000470302 */
        /*01d8*/                   FFMA.RZ R4, R3, R2, c[0x2][0x4];                        /* 0x5198010800170304 */
                                                                                           /* 0x001f9400fe2007f6 */
        /*01e8*/                   FADD.FTZ R4, -R4, -RZ;                                  /* 0x5c5930000ff70404 */
        /*01f0*/                   FFMA.RZ R2, R2, R4, R2;                                 /* 0x5998010000470202 */
        /*01f8*/                   ISETP.EQ.U32.AND P0, PT, R6, RZ, PT;                    /* 0x5b6403800ff70607 */
                                                                                           /* 0x001fd800fea007f1 */
        /*0208*/                   LOP32I.AND R2, R2, 0x7fffff;                            /* 0x040007fffff70202 */
        /*0210*/                   IADD32I R4, R5, -0xfc;                                  /* 0x1c0ffffff0470504 */
        /*0218*/                   LOP32I.OR R2, R2, 0x800000;                             /* 0x0420080000070202 */
                                                                                           /* 0x001fc000fec007f6 */
        /*0228*/                   SHR.U32 R2, R2, R4;                                     /* 0x5c28000000470202 */
        /*0230*/               @P0 SHL R2, R2, 0x1;                                        /* 0x3848000000100202 */
        /*0238*/         {         LOP3.LUT R2, R2, c[0x2][0xc], R0, 0xf8;                 /* 0x02f8000800370202 */
        /*0248*/                   RET;        }                                           /* 0x007ffc0007a007ff */
                                                                                           /* 0xe32000000007000f */
        /*0250*/                   MUFU.RCP R2, R0;                                        /* 0x5080000000470002 */
        /*0258*/                   RET;                                                    /* 0xe32000000007000f */
                                                                                           /* 0x001f8000fc0007ff */
        /*0268*/                   BRA 0x260;                                              /* 0xe2400fffff07000f */
        /*0270*/                   NOP;                                                    /* 0x50b0000000070f00 */
        /*0278*/                   NOP;                                                    /* 0x50b0000000070f00 */
		......................


