{
  "Top": "pool",
  "RtlTop": "pool",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1"
  },
  "HlsSolution": {"Config": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -version=0.0.0"
    ]},
  "Args": {
    "in": {
      "index": "0",
      "type": {"dataType": "ap_int"}
    },
    "out": {
      "index": "1",
      "type": {
        "kinds": ["struct"],
        "dataType": "dtype_stream",
        "structImpl": "flat-interface",
        "fields": {
          "data": {
            "order": "0",
            "dataType": "ap_int"
          },
          "last": {
            "order": "1",
            "dataType": "bool"
          }
        }
      }
    },
    "ch_div_K": {
      "index": "2",
      "type": {
        "dataType": "int",
        "dataWidth": "32",
        "interfaceRef": "s_axi_AXILiteS",
        "registerRefs": ["ch_div_K"]
      }
    },
    "height_in": {
      "index": "3",
      "type": {
        "dataType": "int",
        "dataWidth": "32",
        "interfaceRef": "s_axi_AXILiteS",
        "registerRefs": ["height_in"]
      }
    },
    "width_in": {
      "index": "4",
      "type": {
        "dataType": "int",
        "dataWidth": "32",
        "interfaceRef": "s_axi_AXILiteS",
        "registerRefs": ["width_in"]
      }
    },
    "height_out": {
      "index": "5",
      "type": {
        "dataType": "int",
        "dataWidth": "32",
        "interfaceRef": "s_axi_AXILiteS",
        "registerRefs": ["height_out"]
      }
    },
    "width_out": {
      "index": "6",
      "type": {
        "dataType": "int",
        "dataWidth": "32",
        "interfaceRef": "s_axi_AXILiteS",
        "registerRefs": ["width_out"]
      }
    },
    "Kx": {
      "index": "7",
      "type": {
        "dataType": "int",
        "dataWidth": "32",
        "interfaceRef": "s_axi_AXILiteS",
        "registerRefs": ["Kx"]
      }
    },
    "Ky": {
      "index": "8",
      "type": {
        "dataType": "int",
        "dataWidth": "32",
        "interfaceRef": "s_axi_AXILiteS",
        "registerRefs": ["Ky"]
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "447",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "pool",
    "Version": "0.0",
    "DisplayName": "Pool",
    "Revision": "0",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/pool.cpp"],
    "Vhdl": [
      "impl\/vhdl\/fifo_w32_d2_A.vhd",
      "impl\/vhdl\/fifo_w32_d3_A.vhd",
      "impl\/vhdl\/fifo_w128_d2_A.vhd",
      "impl\/vhdl\/fifo_w128_d8_A.vhd",
      "impl\/vhdl\/hs2axis.vhd",
      "impl\/vhdl\/pool_1D54.vhd",
      "impl\/vhdl\/pool_2D.vhd",
      "impl\/vhdl\/pool_2D_buf_V.vhd",
      "impl\/vhdl\/pool_AXILiteS_s_axi.vhd",
      "impl\/vhdl\/pool_mul_64ns_32nbkb.vhd",
      "impl\/vhdl\/pool_srem_32ns_32cud.vhd",
      "impl\/vhdl\/start_for_hs2axiseOg.vhd",
      "impl\/vhdl\/start_for_pool_2DdEe.vhd",
      "impl\/vhdl\/pool.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/fifo_w32_d2_A.v",
      "impl\/verilog\/fifo_w32_d3_A.v",
      "impl\/verilog\/fifo_w128_d2_A.v",
      "impl\/verilog\/fifo_w128_d8_A.v",
      "impl\/verilog\/hs2axis.v",
      "impl\/verilog\/pool_1D54.v",
      "impl\/verilog\/pool_2D.v",
      "impl\/verilog\/pool_2D_buf_V.v",
      "impl\/verilog\/pool_2D_buf_V_ram.dat",
      "impl\/verilog\/pool_AXILiteS_s_axi.v",
      "impl\/verilog\/pool_mul_64ns_32nbkb.v",
      "impl\/verilog\/pool_srem_32ns_32cud.v",
      "impl\/verilog\/start_for_hs2axiseOg.v",
      "impl\/verilog\/start_for_pool_2DdEe.v",
      "impl\/verilog\/pool.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/pool_v0_0\/data\/pool.mdd",
      "impl\/misc\/drivers\/pool_v0_0\/data\/pool.tcl",
      "impl\/misc\/drivers\/pool_v0_0\/src\/Makefile",
      "impl\/misc\/drivers\/pool_v0_0\/src\/xpool.c",
      "impl\/misc\/drivers\/pool_v0_0\/src\/xpool.h",
      "impl\/misc\/drivers\/pool_v0_0\/src\/xpool_hw.h",
      "impl\/misc\/drivers\/pool_v0_0\/src\/xpool_linux.c",
      "impl\/misc\/drivers\/pool_v0_0\/src\/xpool_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "F:\/BEng_Project\/HLS_PRJ\/v2\/pool\/solution1\/.autopilot\/db\/pool.design.xml",
    "DebugDir": "F:\/BEng_Project\/HLS_PRJ\/v2\/pool\/solution1\/.debug",
    "ProtoInst": ["F:\/BEng_Project\/HLS_PRJ\/v2\/pool\/solution1\/.debug\/pool.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "s_axi_AXILiteS in_V_V out_r",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "in_V_V": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "in_V_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "128"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "128"}
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}},
      "bundle_name": "AXILiteS",
      "bundle_role": "interrupt"
    },
    "out_r": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "out_r",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "128"
        },
        "TLAST": {
          "Type": "null",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "128",
        "TLAST": "1"
      }
    },
    "s_axi_AXILiteS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_AXILiteS",
      "param_prefix": "C_S_AXI_AXILITES",
      "addr_bits": "7",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "ch_div_K",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of ch_div_K",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "ch_div_K",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of ch_div_K"
            }]
        },
        {
          "offset": "0x18",
          "name": "height_in",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of height_in",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "height_in",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of height_in"
            }]
        },
        {
          "offset": "0x20",
          "name": "width_in",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of width_in",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "width_in",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of width_in"
            }]
        },
        {
          "offset": "0x28",
          "name": "height_out",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of height_out",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "height_out",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of height_out"
            }]
        },
        {
          "offset": "0x30",
          "name": "width_out",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of width_out",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "width_out",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of width_out"
            }]
        },
        {
          "offset": "0x38",
          "name": "Kx",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of Kx",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "Kx",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of Kx"
            }]
        },
        {
          "offset": "0x40",
          "name": "Ky",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of Ky",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "Ky",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of Ky"
            }]
        }
      ],
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "7"
        },
        "WDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "7"
        },
        "RDATA": {
          "Type": "integer signed",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "7",
        "AWADDR": "7",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_AXILiteS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_AXILiteS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_AXILiteS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_AXILiteS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_AXILiteS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_AXILiteS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "in_V_V_TDATA": {
      "dir": "in",
      "width": "128"
    },
    "in_V_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_V_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "out_r_TDATA": {
      "dir": "out",
      "width": "128"
    },
    "out_r_TLAST": {
      "dir": "out",
      "width": "1"
    },
    "out_r_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_r_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "pool",
      "Instances": [
        {
          "ModuleName": "pool_2D",
          "InstanceName": "pool_2D_U0"
        },
        {
          "ModuleName": "pool_1D54",
          "InstanceName": "pool_1D54_U0"
        },
        {
          "ModuleName": "hs2axis",
          "InstanceName": "hs2axis_U0"
        }
      ]
    },
    "Info": {
      "pool_1D54": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pool_2D": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "hs2axis": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pool": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "pool_1D54": {
        "Latency": {
          "LatencyBest": "443",
          "LatencyAvg": "443",
          "LatencyWorst": "443",
          "PipelineII": "443",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.510"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "400",
            "Latency": "436",
            "PipelineII": "1",
            "PipelineDepth": "38"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "6",
          "FF": "6691",
          "LUT": "5404",
          "URAM": "0"
        }
      },
      "pool_2D": {
        "Latency": {
          "LatencyBest": "244",
          "LatencyAvg": "244",
          "LatencyWorst": "244",
          "PipelineII": "244",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.510"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "200",
            "Latency": "236",
            "PipelineII": "1",
            "PipelineDepth": "38"
          }],
        "Area": {
          "BRAM_18K": "4",
          "DSP48E": "6",
          "FF": "5895",
          "LUT": "5172",
          "URAM": "0"
        }
      },
      "hs2axis": {
        "Latency": {
          "LatencyBest": "206",
          "LatencyAvg": "206",
          "LatencyWorst": "206",
          "PipelineII": "206",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.510"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "200",
            "Latency": "201",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP48E": "6",
          "FF": "502",
          "LUT": "362",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      },
      "pool": {
        "Latency": {
          "LatencyBest": "447",
          "LatencyAvg": "447",
          "LatencyWorst": "447",
          "PipelineII": "444",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.510"
        },
        "Area": {
          "BRAM_18K": "12",
          "DSP48E": "18",
          "FF": "13570",
          "LUT": "12010",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "pool",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-01-14 01:37:44 +0000",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.1"
  }
}
