

Implementation tool: Xilinx Vivado v.2018.3
Project:             GeneticAlgoHls
Solution:            solution1
Device target:       xc7z010clg400-1
Report date:         Thu Dec 20 14:57:29 +0100 2018

#=== Post-Implementation Resource usage ===
SLICE:          317
LUT:            619
FF:             841
DSP:              0
BRAM:             1
SRL:              0
#=== Final timing ===
CP required:    20.000
CP achieved post-synthesis:    NA
CP achieved post-implementation:    NA
No Sequential Path
