<stg><name>Self_attention</name>


<trans_list>

<trans id="97" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="8" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="11" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="16" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="32">
<![CDATA[
entry:0 %h = alloca i32 1

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="64">
<![CDATA[
entry:1 %inp_sumRow = alloca i64 1

]]></Node>
<StgValue><ssdm name="inp_sumRow"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="24" op_0_bw="64">
<![CDATA[
entry:2 %outp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="outp_V"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="24" op_0_bw="64">
<![CDATA[
entry:3 %outp_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="outp_V_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="24" op_0_bw="64">
<![CDATA[
entry:4 %outp_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="outp_V_2"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="24" op_0_bw="64">
<![CDATA[
entry:5 %outp_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="outp_V_3"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="24" op_0_bw="64">
<![CDATA[
entry:6 %Q_h_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="Q_h_V"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="24" op_0_bw="64">
<![CDATA[
entry:7 %Q_h_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="Q_h_V_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="24" op_0_bw="64">
<![CDATA[
entry:8 %Q_h_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="Q_h_V_2"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="24" op_0_bw="64">
<![CDATA[
entry:9 %Q_h_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="Q_h_V_3"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="24" op_0_bw="64">
<![CDATA[
entry:10 %K_h_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="K_h_V"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="24" op_0_bw="64">
<![CDATA[
entry:11 %K_h_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="K_h_V_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="24" op_0_bw="64">
<![CDATA[
entry:12 %K_h_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="K_h_V_2"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="24" op_0_bw="64">
<![CDATA[
entry:13 %K_h_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="K_h_V_3"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="24" op_0_bw="64">
<![CDATA[
entry:14 %V_h_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="V_h_V"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="24" op_0_bw="64">
<![CDATA[
entry:15 %V_h_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="V_h_V_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="24" op_0_bw="64">
<![CDATA[
entry:16 %V_h_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="V_h_V_2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="24" op_0_bw="64">
<![CDATA[
entry:17 %V_h_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="V_h_V_3"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="64">
<![CDATA[
entry:18 %v100 = alloca i64 1

]]></Node>
<StgValue><ssdm name="v100"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="64">
<![CDATA[
entry:19 %v100_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="v100_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="64">
<![CDATA[
entry:20 %v100_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="v100_2"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="64">
<![CDATA[
entry:21 %v100_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="v100_3"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="24" op_0_bw="64">
<![CDATA[
entry:22 %v101_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="v101_V"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="24" op_0_bw="64">
<![CDATA[
entry:23 %v101_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="v101_V_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="24" op_0_bw="64">
<![CDATA[
entry:24 %v101_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="v101_V_2"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="24" op_0_bw="64">
<![CDATA[
entry:25 %v101_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="v101_V_3"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="24" op_0_bw="64">
<![CDATA[
entry:26 %v102_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="v102_V"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="24" op_0_bw="64">
<![CDATA[
entry:27 %v102_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="v102_V_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="24" op_0_bw="64">
<![CDATA[
entry:28 %v102_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="v102_V_2"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="24" op_0_bw="64">
<![CDATA[
entry:29 %v102_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="v102_V_3"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:30 %store_ln140 = store i4 0, i4 %h

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
entry:31 %br_ln140 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body:0 %h_1 = load i4 %h

]]></Node>
<StgValue><ssdm name="h_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body:1 %icmp_ln140 = icmp_eq  i4 %h_1, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln140"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body:3 %add_ln140 = add i4 %h_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln140"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:4 %br_ln140 = br i1 %icmp_ln140, void %for.body.split, void %for.end131

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
for.body.split:1 %tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %h_1, i6 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="24" op_14_bw="24" op_15_bw="24" op_16_bw="24" op_17_bw="24" op_18_bw="24" op_19_bw="24" op_20_bw="24" op_21_bw="24" op_22_bw="24" op_23_bw="24" op_24_bw="24" op_25_bw="10" op_26_bw="24" op_27_bw="24" op_28_bw="24" op_29_bw="24" op_30_bw="24" op_31_bw="24" op_32_bw="24" op_33_bw="24" op_34_bw="24" op_35_bw="24" op_36_bw="24" op_37_bw="24" op_38_bw="24" op_39_bw="24" op_40_bw="24" op_41_bw="24" op_42_bw="24" op_43_bw="24" op_44_bw="24" op_45_bw="24" op_46_bw="24" op_47_bw="24" op_48_bw="24" op_49_bw="24">
<![CDATA[
for.body.split:2 %call_ln140 = call void @Self_attention_Pipeline_l_mh_separate_i_s_l_j_s, i24 %v89_0, i24 %v89_1, i24 %v89_2, i24 %v89_3, i24 %v89_4, i24 %v89_5, i24 %v89_6, i24 %v89_7, i24 %v89_8, i24 %v89_9, i24 %v89_10, i24 %v89_11, i24 %V_h_V, i24 %V_h_V_1, i24 %V_h_V_2, i24 %V_h_V_3, i24 %Q_h_V, i24 %Q_h_V_1, i24 %Q_h_V_2, i24 %Q_h_V_3, i24 %K_h_V, i24 %K_h_V_1, i24 %K_h_V_2, i24 %K_h_V_3, i10 %tmp_s, i24 %v87_0, i24 %v87_1, i24 %v87_2, i24 %v87_3, i24 %v87_4, i24 %v87_5, i24 %v87_6, i24 %v87_7, i24 %v87_8, i24 %v87_9, i24 %v87_10, i24 %v87_11, i24 %v88_0, i24 %v88_1, i24 %v88_2, i24 %v88_3, i24 %v88_4, i24 %v88_5, i24 %v88_6, i24 %v88_7, i24 %v88_8, i24 %v88_9, i24 %v88_10, i24 %v88_11

]]></Node>
<StgValue><ssdm name="call_ln140"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24">
<![CDATA[
for.body.split:3 %call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2, i24 %outp_V, i24 %outp_V_1, i24 %outp_V_2, i24 %outp_V_3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.body.split:6 %call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_77_1, i32 %inp_sumRow

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0">
<![CDATA[
for.end131:0 %ret_ln169 = ret

]]></Node>
<StgValue><ssdm name="ret_ln169"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="59" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="24" op_14_bw="24" op_15_bw="24" op_16_bw="24" op_17_bw="24" op_18_bw="24" op_19_bw="24" op_20_bw="24" op_21_bw="24" op_22_bw="24" op_23_bw="24" op_24_bw="24" op_25_bw="10" op_26_bw="24" op_27_bw="24" op_28_bw="24" op_29_bw="24" op_30_bw="24" op_31_bw="24" op_32_bw="24" op_33_bw="24" op_34_bw="24" op_35_bw="24" op_36_bw="24" op_37_bw="24" op_38_bw="24" op_39_bw="24" op_40_bw="24" op_41_bw="24" op_42_bw="24" op_43_bw="24" op_44_bw="24" op_45_bw="24" op_46_bw="24" op_47_bw="24" op_48_bw="24" op_49_bw="24">
<![CDATA[
for.body.split:2 %call_ln140 = call void @Self_attention_Pipeline_l_mh_separate_i_s_l_j_s, i24 %v89_0, i24 %v89_1, i24 %v89_2, i24 %v89_3, i24 %v89_4, i24 %v89_5, i24 %v89_6, i24 %v89_7, i24 %v89_8, i24 %v89_9, i24 %v89_10, i24 %v89_11, i24 %V_h_V, i24 %V_h_V_1, i24 %V_h_V_2, i24 %V_h_V_3, i24 %Q_h_V, i24 %Q_h_V_1, i24 %Q_h_V_2, i24 %Q_h_V_3, i24 %K_h_V, i24 %K_h_V_1, i24 %K_h_V_2, i24 %K_h_V_3, i10 %tmp_s, i24 %v87_0, i24 %v87_1, i24 %v87_2, i24 %v87_3, i24 %v87_4, i24 %v87_5, i24 %v87_6, i24 %v87_7, i24 %v87_8, i24 %v87_9, i24 %v87_10, i24 %v87_11, i24 %v88_0, i24 %v88_1, i24 %v88_2, i24 %v88_3, i24 %v88_4, i24 %v88_5, i24 %v88_6, i24 %v88_7, i24 %v88_8, i24 %v88_9, i24 %v88_10, i24 %v88_11

]]></Node>
<StgValue><ssdm name="call_ln140"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24">
<![CDATA[
for.body.split:3 %call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2, i24 %outp_V, i24 %outp_V_1, i24 %outp_V_2, i24 %outp_V_3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.body.split:6 %call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_77_1, i32 %inp_sumRow

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="62" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
for.body.split:4 %call_ln55 = call void @gemm_systolic_array_attn, i24 %Q_h_V, i24 %Q_h_V_1, i24 %Q_h_V_2, i24 %Q_h_V_3, i24 %K_h_V, i24 %K_h_V_1, i24 %K_h_V_2, i24 %K_h_V_3, i24 %outp_V, i24 %outp_V_1, i24 %outp_V_2, i24 %outp_V_3

]]></Node>
<StgValue><ssdm name="call_ln55"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="63" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
for.body.split:4 %call_ln55 = call void @gemm_systolic_array_attn, i24 %Q_h_V, i24 %Q_h_V_1, i24 %Q_h_V_2, i24 %Q_h_V_3, i24 %K_h_V, i24 %K_h_V_1, i24 %K_h_V_2, i24 %K_h_V_3, i24 %outp_V, i24 %outp_V_1, i24 %outp_V_2, i24 %outp_V_3

]]></Node>
<StgValue><ssdm name="call_ln55"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="64" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.body.split:5 %call_ln0 = call void @Self_attention_Pipeline_l_norm_i2_l_j1, i24 %outp_V, i24 %outp_V_1, i24 %outp_V_2, i24 %outp_V_3, i32 %v100, i32 %v100_1, i32 %v100_2, i32 %v100_3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="65" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:0 %specloopname_ln141 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28

]]></Node>
<StgValue><ssdm name="specloopname_ln141"/></StgValue>
</operation>

<operation id="66" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.body.split:5 %call_ln0 = call void @Self_attention_Pipeline_l_norm_i2_l_j1, i24 %outp_V, i24 %outp_V_1, i24 %outp_V_2, i24 %outp_V_3, i32 %v100, i32 %v100_1, i32 %v100_2, i32 %v100_3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
for.body.split:7 %br_ln80 = br void %l_j2.i

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="68" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
l_j2.i:0 %i3 = phi i4 %add_ln80, void %l_j2.i.split, i4 0, void %for.body.split

]]></Node>
<StgValue><ssdm name="i3"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
l_j2.i:1 %icmp_ln80 = icmp_eq  i4 %i3, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln80"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
l_j2.i:2 %empty_2253 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="empty_2253"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
l_j2.i:3 %add_ln80 = add i4 %i3, i4 1

]]></Node>
<StgValue><ssdm name="add_ln80"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
l_j2.i:4 %br_ln80 = br i1 %icmp_ln80, void %l_j2.i.split, void %for.inc49.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="4">
<![CDATA[
l_j2.i.split:0 %zext_ln80 = zext i4 %i3

]]></Node>
<StgValue><ssdm name="zext_ln80"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j2.i.split:3 %inp_sumRow_addr = getelementptr i32 %inp_sumRow, i64 0, i64 %zext_ln80

]]></Node>
<StgValue><ssdm name="inp_sumRow_addr"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="4">
<![CDATA[
l_j2.i.split:4 %inp_sumRow_load = load i4 %inp_sumRow_addr

]]></Node>
<StgValue><ssdm name="inp_sumRow_load"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.inc49.i.preheader:0 %call_ln0 = call void @Self_attention_Pipeline_l_update_i4_l_j3, i32 %inp_sumRow, i32 %v100, i32 %v100_1, i32 %v100_2, i32 %v100_3, i24 %v101_V, i24 %v101_V_1, i24 %v101_V_2, i24 %v101_V_3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24">
<![CDATA[
for.inc49.i.preheader:1 %call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_116_1_VITIS_LOOP_117_2, i24 %v102_V, i24 %v102_V_1, i24 %v102_V_2, i24 %v102_V_3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc49.i.preheader:4 %store_ln140 = store i4 %add_ln140, i4 %h

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="79" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="4">
<![CDATA[
l_j2.i.split:4 %inp_sumRow_load = load i4 %inp_sumRow_addr

]]></Node>
<StgValue><ssdm name="inp_sumRow_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="80" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="2" op_0_bw="4">
<![CDATA[
l_j2.i.split:1 %trunc_ln80 = trunc i4 %i3

]]></Node>
<StgValue><ssdm name="trunc_ln80"/></StgValue>
</operation>

<operation id="81" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_j2.i.split:5 %tmp_28 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %i3, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="82" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
l_j2.i.split:6 %tmp_29 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %tmp_28, i4 0

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="83" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
l_j2.i.split:7 %tmp_30 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %tmp_28, i2 0

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="84" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="6" op_0_bw="4">
<![CDATA[
l_j2.i.split:8 %zext_ln83 = zext i4 %tmp_30

]]></Node>
<StgValue><ssdm name="zext_ln83"/></StgValue>
</operation>

<operation id="85" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
l_j2.i.split:9 %sub_ln83 = sub i6 %tmp_29, i6 %zext_ln83

]]></Node>
<StgValue><ssdm name="sub_ln83"/></StgValue>
</operation>

<operation id="86" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="6" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="2" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
l_j2.i.split:10 %call_ln87 = call void @Self_attention_Pipeline_l_j2, i32 %inp_sumRow_load, i32 %inp_sumRow, i4 %i3, i6 %sub_ln83, i32 %v100, i32 %v100_1, i32 %v100_2, i32 %v100_3, i2 %trunc_ln80

]]></Node>
<StgValue><ssdm name="call_ln87"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="87" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_j2.i.split:2 %specloopname_ln80 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34

]]></Node>
<StgValue><ssdm name="specloopname_ln80"/></StgValue>
</operation>

<operation id="88" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="6" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="2" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
l_j2.i.split:10 %call_ln87 = call void @Self_attention_Pipeline_l_j2, i32 %inp_sumRow_load, i32 %inp_sumRow, i4 %i3, i6 %sub_ln83, i32 %v100, i32 %v100_1, i32 %v100_2, i32 %v100_3, i2 %trunc_ln80

]]></Node>
<StgValue><ssdm name="call_ln87"/></StgValue>
</operation>

<operation id="89" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
l_j2.i.split:11 %br_ln80 = br void %l_j2.i

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="90" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.inc49.i.preheader:0 %call_ln0 = call void @Self_attention_Pipeline_l_update_i4_l_j3, i32 %inp_sumRow, i32 %v100, i32 %v100_1, i32 %v100_2, i32 %v100_3, i24 %v101_V, i24 %v101_V_1, i24 %v101_V_2, i24 %v101_V_3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="91" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24">
<![CDATA[
for.inc49.i.preheader:1 %call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_116_1_VITIS_LOOP_117_2, i24 %v102_V, i24 %v102_V_1, i24 %v102_V_2, i24 %v102_V_3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="92" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
for.inc49.i.preheader:2 %call_ln122 = call void @gemm_systolic_array_cont, i24 %v101_V, i24 %v101_V_1, i24 %v101_V_2, i24 %v101_V_3, i24 %V_h_V, i24 %V_h_V_1, i24 %V_h_V_2, i24 %V_h_V_3, i24 %v102_V, i24 %v102_V_1, i24 %v102_V_2, i24 %v102_V_3

]]></Node>
<StgValue><ssdm name="call_ln122"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="93" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
for.inc49.i.preheader:2 %call_ln122 = call void @gemm_systolic_array_cont, i24 %v101_V, i24 %v101_V_1, i24 %v101_V_2, i24 %v101_V_3, i24 %V_h_V, i24 %V_h_V_1, i24 %V_h_V_2, i24 %V_h_V_3, i24 %v102_V, i24 %v102_V_1, i24 %v102_V_2, i24 %v102_V_3

]]></Node>
<StgValue><ssdm name="call_ln122"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="94" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="10" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="24" op_14_bw="24" op_15_bw="24" op_16_bw="24" op_17_bw="24" op_18_bw="0" op_19_bw="0">
<![CDATA[
for.inc49.i.preheader:3 %call_ln140 = call void @Self_attention_Pipeline_l_mh_merge_i_m_l_j_m, i24 %v102_V, i24 %v102_V_1, i24 %v102_V_2, i24 %v102_V_3, i10 %tmp_s, i24 %v90_0, i24 %v90_1, i24 %v90_2, i24 %v90_3, i24 %v90_4, i24 %v90_5, i24 %v90_6, i24 %v90_7, i24 %v90_8, i24 %v90_9, i24 %v90_10, i24 %v90_11

]]></Node>
<StgValue><ssdm name="call_ln140"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="95" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="10" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="24" op_14_bw="24" op_15_bw="24" op_16_bw="24" op_17_bw="24" op_18_bw="0" op_19_bw="0">
<![CDATA[
for.inc49.i.preheader:3 %call_ln140 = call void @Self_attention_Pipeline_l_mh_merge_i_m_l_j_m, i24 %v102_V, i24 %v102_V_1, i24 %v102_V_2, i24 %v102_V_3, i10 %tmp_s, i24 %v90_0, i24 %v90_1, i24 %v90_2, i24 %v90_3, i24 %v90_4, i24 %v90_5, i24 %v90_6, i24 %v90_7, i24 %v90_8, i24 %v90_9, i24 %v90_10, i24 %v90_11

]]></Node>
<StgValue><ssdm name="call_ln140"/></StgValue>
</operation>

<operation id="96" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
for.inc49.i.preheader:5 %br_ln140 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
