From a630aedd8dc5e12fbd9d8ecf719aacd1a1aff06f Mon Sep 17 00:00:00 2001
From: Wadim Egorov <w.egorov@phytec.de>
Date: Thu, 8 Sep 2022 13:24:38 +0200
Subject: [PATCH] HACK: board: phycore_am64x: Add Set CLKOUT0 to 25MHz

phyBOARD-Electra DP83867 PHYs require an 25 MHz clock input.
Configure RMII Clock Output to 25 MHz.
This change is board specific, does not belong to the SoM
initialization and therefore marked as a hack.

Signed-off-by: Wadim Egorov <w.egorov@phytec.de>
---
 board/phytec/phycore_am64x/phycore-am64x.c | 8 ++++++++
 1 file changed, 8 insertions(+)

diff --git a/board/phytec/phycore_am64x/phycore-am64x.c b/board/phytec/phycore_am64x/phycore-am64x.c
index a392871c5d..8f828e99fc 100644
--- a/board/phytec/phycore_am64x/phycore-am64x.c
+++ b/board/phytec/phycore_am64x/phycore-am64x.c
@@ -59,6 +59,14 @@ void spl_board_init(void)
 	val &= ~(CORE_VOLTAGE);
 	writel(val, CTRLMMR_USB0_PHY_CTRL);
 
+	/*
+	 * HACK: set clkout0 to 25MHz and enable
+	 * 25MHz clock is needed for PRU-ICSS-G0 ETH PHYs
+	 */
+	writel(0x68ef3490, 0x43009008); /* kick0 */
+	writel(0xd172bc5a, 0x4300900c); /* kick1 */
+	writel(0x11, 0x43008010);       /* CLK_EN = 1, CLK_SEL = 1 */
+
 	/* Init DRAM size for R5/A53 SPL */
 	dram_init_banksize();
 }
-- 
2.34.1

