Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Mar 25 17:57:15 2023
| Host         : LAPTOP-SUF3QFK3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              63 |           19 |
| Yes          | No                    | No                     |               6 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              39 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------------------------------+----------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                               Enable Signal                              |                     Set/Reset Signal                     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------------------------------------------+----------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | UART/UART_transceiver/transmitter/baud_rate_clk_reg_n_0                  | reset_IBUF                                               |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | UART/UART_transceiver/receiver/UART_rx_FSM.bit_duration_count[3]_i_1_n_0 | reset_IBUF                                               |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | UART/UART_transceiver/transmitter/FSM_onehot_tx_state[3]_i_1_n_0         | reset_IBUF                                               |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                                                                          |                                                          |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | UART/UART_transceiver/transmitter/stored_data_0                          |                                                          |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG | UART/tx_button_controller/count0_carry__0_n_3                            | UART/tx_button_controller/pause_counter.count[0]_i_1_n_0 |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | UART/UART_transceiver/receiver/rx_data_out[7]_i_1_n_0                    | reset_IBUF                                               |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG |                                                                          | PWM_Control/counter_reg[26]_i_1_n_0                      |                7 |             26 |         3.71 |
|  clk_IBUF_BUFG |                                                                          | reset_IBUF                                               |               12 |             37 |         3.08 |
+----------------+--------------------------------------------------------------------------+----------------------------------------------------------+------------------+----------------+--------------+


