# Verilog_HC
hi,everyone
this is my learning note for verilog
