# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do HardwareInvaders_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/Luca/Documents/unlimitedrepositoryworks/Project_VHDL/PLL.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PLL
# -- Compiling architecture SYN of pll
# vcom -93 -work work {C:/Users/Luca/Documents/unlimitedrepositoryworks/Project_VHDL/VGA_Timing.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity VGA_Timing
# -- Compiling architecture RTL of VGA_Timing
# vcom -93 -work work {C:/Users/Luca/Documents/unlimitedrepositoryworks/Project_VHDL/VGA_RAMDAC.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity VGA_RAMDAC
# -- Compiling architecture RTL of VGA_RAMDAC
# vcom -93 -work work {C:/Users/Luca/Documents/unlimitedrepositoryworks/Project_VHDL/vga_package.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package vga_package
# vcom -93 -work work {C:/Users/Luca/Documents/unlimitedrepositoryworks/Project_VHDL/VGA_FrameBuffer.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package vga_package
# -- Compiling entity VGA_Framebuffer
# -- Compiling architecture RTL of VGA_Framebuffer
# -- Loading entity VGA_Timing
# -- Loading entity VGA_RAMDAC
# vcom -93 -work work {C:/Users/Luca/Documents/unlimitedrepositoryworks/Project_VHDL/HI_package.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package vga_package
# -- Compiling package HI_package
# vcom -93 -work work {C:/Users/Luca/Documents/unlimitedrepositoryworks/Project_VHDL/sprite_renderer.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package vga_package
# -- Loading package HI_package
# -- Compiling entity sprite_renderer
# -- Compiling architecture RTL of sprite_renderer
# vcom -93 -work work {C:/Users/Luca/Documents/unlimitedrepositoryworks/Project_VHDL/HardwareInvaders.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package vga_package
# -- Loading package HI_package
# -- Compiling entity HardwareInvaders
# -- Compiling architecture RTL of HardwareInvaders
# -- Loading entity PLL
# -- Loading entity VGA_Framebuffer
# -- Loading entity sprite_renderer
# 
vsim rtl_work.hardwareinvaders
# vsim rtl_work.hardwareinvaders 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading rtl_work.vga_package
# Loading rtl_work.hi_package
# Loading rtl_work.hardwareinvaders(rtl)
# Loading rtl_work.pll(syn)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.mf_pllpack(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altpll(behavior)
# Loading altera_mf.mf_stratixii_pll(vital_pll)
# Loading altera_mf.arm_m_cntr(behave)
# Loading altera_mf.arm_n_cntr(behave)
# Loading altera_mf.arm_scale_cntr(behave)
# Loading rtl_work.vga_framebuffer(rtl)
# Loading rtl_work.vga_timing(rtl)
# Loading rtl_work.vga_ramdac(rtl)
# Loading rtl_work.sprite_renderer(rtl)
# ** Warning: Design size of 14 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
vsim rtl_work.sprite_renderer
# vsim rtl_work.sprite_renderer 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading rtl_work.vga_package
# Loading rtl_work.hi_package
# Loading rtl_work.sprite_renderer(rtl)
wave create -driver freeze -pattern clock -initialvalue U -period 100ps -dutycycle 50 -starttime 0us -endtime 1000us sim:/sprite_renderer/CLOCK
# hardwareinvaders
wave create -driver freeze -pattern constant -value 0 -starttime 0us -endtime 1000us sim:/sprite_renderer/RESET_N
# hardwareinvaders
wave modify -driver freeze -pattern constant -value 1 -starttime 0us -endtime 1000us Edit:/sprite_renderer/RESET_N
# hardwareinvaders
wave create -driver freeze -pattern constant -value 0 -starttime 0us -endtime 1000us sim:/sprite_renderer/DRAW_SPRITE
# hardwareinvaders
wave create -driver freeze -pattern clock -initialvalue U -period 100ps -dutycycle 50 -starttime 0us -endtime 1000us sim:/sprite_renderer/SHOW
