{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1705662284101 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705662284101 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 19 14:04:44 2024 " "Processing started: Fri Jan 19 14:04:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705662284101 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705662284101 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705662284101 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1705662284344 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1705662284344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate_32.v 1 1 " "Found 1 design units, including 1 entities, in source file and_gate_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate_32 " "Found entity 1: and_gate_32" {  } { { "and_gate_32.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Ziya_Kadir_TOKLUOGLU_210104004228_Project3/Quartus_project3/and_gate_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705662289490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705662289490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_gate_32.v 1 1 " "Found 1 design units, including 1 entities, in source file or_gate_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_gate_32 " "Found entity 1: or_gate_32" {  } { { "or_gate_32.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Ziya_Kadir_TOKLUOGLU_210104004228_Project3/Quartus_project3/or_gate_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705662289491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705662289491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_gate_32.v 1 1 " "Found 1 design units, including 1 entities, in source file xor_gate_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor_gate_32 " "Found entity 1: xor_gate_32" {  } { { "xor_gate_32.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Ziya_Kadir_TOKLUOGLU_210104004228_Project3/Quartus_project3/xor_gate_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705662289492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705662289492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_gate_32.v 1 1 " "Found 1 design units, including 1 entities, in source file nor_gate_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 nor_gate_32 " "Found entity 1: nor_gate_32" {  } { { "nor_gate_32.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Ziya_Kadir_TOKLUOGLU_210104004228_Project3/Quartus_project3/nor_gate_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705662289492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705662289492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_1bit " "Found entity 1: mux_2x1_1bit" {  } { { "mux_2x1_1bit.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Ziya_Kadir_TOKLUOGLU_210104004228_Project3/Quartus_project3/mux_2x1_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705662289493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705662289493 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"i\";  expecting \"=\" my_testbench.v(12) " "Verilog HDL syntax error at my_testbench.v(12) near text: \"i\";  expecting \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "my_testbench.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Ziya_Kadir_TOKLUOGLU_210104004228_Project3/Quartus_project3/my_testbench.v" 12 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1705662289493 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"+\";  expecting \"<=\", or \"=\" my_testbench.v(12) " "Verilog HDL syntax error at my_testbench.v(12) near text: \"+\";  expecting \"<=\", or \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "my_testbench.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Ziya_Kadir_TOKLUOGLU_210104004228_Project3/Quartus_project3/my_testbench.v" 12 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1705662289494 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\" my_testbench.v(13) " "Verilog HDL syntax error at my_testbench.v(13) near text: \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "my_testbench.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Ziya_Kadir_TOKLUOGLU_210104004228_Project3/Quartus_project3/my_testbench.v" 13 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1705662289494 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "my_testbench my_testbench.v(1) " "Ignored design unit \"my_testbench\" at my_testbench.v(1) due to previous errors" {  } { { "my_testbench.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Ziya_Kadir_TOKLUOGLU_210104004228_Project3/Quartus_project3/my_testbench.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1705662289494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_testbench.v 0 0 " "Found 0 design units, including 0 entities, in source file my_testbench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705662289494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4x1_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1_1bit " "Found entity 1: mux_4x1_1bit" {  } { { "mux_4x1_1bit.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Ziya_Kadir_TOKLUOGLU_210104004228_Project3/Quartus_project3/mux_4x1_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705662289494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705662289494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8x1_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_8x1_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8x1_1bit " "Found entity 1: mux_8x1_1bit" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Ziya_Kadir_TOKLUOGLU_210104004228_Project3/Quartus_project3/mux_8x1_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705662289495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705662289495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8x1_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_8x1_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8x1_32bit " "Found entity 1: mux_8x1_32bit" {  } { { "mux_8x1_32bit.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Ziya_Kadir_TOKLUOGLU_210104004228_Project3/Quartus_project3/mux_8x1_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705662289496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705662289496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cla_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_4bit " "Found entity 1: CLA_4bit" {  } { { "CLA_4bit.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Ziya_Kadir_TOKLUOGLU_210104004228_Project3/Quartus_project3/CLA_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705662289496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705662289496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_out.v 1 1 " "Found 1 design units, including 1 entities, in source file sum_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum_out " "Found entity 1: sum_out" {  } { { "sum_out.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Ziya_Kadir_TOKLUOGLU_210104004228_Project3/Quartus_project3/sum_out.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705662289497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705662289497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_out_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file carry_out_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 carry_out_generator " "Found entity 1: carry_out_generator" {  } { { "carry_out_generator.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Ziya_Kadir_TOKLUOGLU_210104004228_Project3/Quartus_project3/carry_out_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705662289498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705662289498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_16bit_2level.v 1 1 " "Found 1 design units, including 1 entities, in source file cla_16bit_2level.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_16bit_2level " "Found entity 1: CLA_16bit_2level" {  } { { "CLA_16bit_2level.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Ziya_Kadir_TOKLUOGLU_210104004228_Project3/Quartus_project3/CLA_16bit_2level.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705662289499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705662289499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generator_and_propagate_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file generator_and_propagate_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 generator_and_propagate_4bit " "Found entity 1: generator_and_propagate_4bit" {  } { { "generator_and_propagate_4bit.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Ziya_Kadir_TOKLUOGLU_210104004228_Project3/Quartus_project3/generator_and_propagate_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705662289499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705662289499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_32bit " "Found entity 1: Adder_32bit" {  } { { "Adder_32bit.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Ziya_Kadir_TOKLUOGLU_210104004228_Project3/Quartus_project3/Adder_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705662289500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705662289500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_over_flow.v 1 1 " "Found 1 design units, including 1 entities, in source file control_over_flow.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_over_flow " "Found entity 1: control_over_flow" {  } { { "control_over_flow.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Ziya_Kadir_TOKLUOGLU_210104004228_Project3/Quartus_project3/control_over_flow.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705662289501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705662289501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_32bit " "Found entity 1: mux_2x1_32bit" {  } { { "mux_2x1_32bit.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Ziya_Kadir_TOKLUOGLU_210104004228_Project3/Quartus_project3/mux_2x1_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705662289502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705662289502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_gate_32.v 1 1 " "Found 1 design units, including 1 entities, in source file not_gate_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_gate_32 " "Found entity 1: not_gate_32" {  } { { "not_gate_32.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Ziya_Kadir_TOKLUOGLU_210104004228_Project3/Quartus_project3/not_gate_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705662289503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705662289503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sett_less_than.v 1 1 " "Found 1 design units, including 1 entities, in source file sett_less_than.v" { { "Info" "ISGN_ENTITY_NAME" "1 sett_less_than " "Found entity 1: sett_less_than" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Ziya_Kadir_TOKLUOGLU_210104004228_Project3/Quartus_project3/sett_less_than.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705662289504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705662289504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file basic_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Basic_controller " "Found entity 1: Basic_controller" {  } { { "Basic_controller.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Ziya_Kadir_TOKLUOGLU_210104004228_Project3/Quartus_project3/Basic_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705662289505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705662289505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod.v 1 1 " "Found 1 design units, including 1 entities, in source file mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod " "Found entity 1: mod" {  } { { "mod.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Ziya_Kadir_TOKLUOGLU_210104004228_Project3/Quartus_project3/mod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705662289505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705662289505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "result Result mod_cu.v(10) " "Verilog HDL Declaration information at mod_cu.v(10): object \"result\" differs only in case from object \"Result\" in the same scope" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Ziya_Kadir_TOKLUOGLU_210104004228_Project3/Quartus_project3/mod_cu.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705662289506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_cu " "Found entity 1: mod_cu" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Ziya_Kadir_TOKLUOGLU_210104004228_Project3/Quartus_project3/mod_cu.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705662289506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705662289506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_dp " "Found entity 1: mod_dp" {  } { { "mod_dp.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Ziya_Kadir_TOKLUOGLU_210104004228_Project3/Quartus_project3/mod_dp.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705662289507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705662289507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Ziya_Kadir_TOKLUOGLU_210104004228_Project3/Quartus_project3/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705662289507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705662289507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Ziya_Kadir_TOKLUOGLU_210104004228_Project3/Quartus_project3/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705662289508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705662289508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_operations.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_operations.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_operations " "Found entity 1: memory_operations" {  } { { "memory_operations.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Ziya_Kadir_TOKLUOGLU_210104004228_Project3/Quartus_project3/memory_operations.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705662289509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705662289509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file module testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_testbench " "Found entity 1: memory_testbench" {  } { { "module testbench.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Ziya_Kadir_TOKLUOGLU_210104004228_Project3/Quartus_project3/module testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705662289510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705662289510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_block.v 1 1 " "Found 1 design units, including 1 entities, in source file register_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_block " "Found entity 1: register_block" {  } { { "register_block.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Ziya_Kadir_TOKLUOGLU_210104004228_Project3/Quartus_project3/register_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705662289510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705662289510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_block.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_block " "Found entity 1: instruction_block" {  } { { "instruction_block.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Ziya_Kadir_TOKLUOGLU_210104004228_Project3/Quartus_project3/instruction_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705662289511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705662289511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_block.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_block " "Found entity 1: memory_block" {  } { { "memory_block.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Ziya_Kadir_TOKLUOGLU_210104004228_Project3/Quartus_project3/memory_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705662289512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705662289512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Ziya_Kadir_TOKLUOGLU_210104004228_Project3/Quartus_project3/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705662289512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705662289512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "alu_control.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Ziya_Kadir_TOKLUOGLU_210104004228_Project3/Quartus_project3/alu_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705662289514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705662289514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Ziya_Kadir_TOKLUOGLU_210104004228_Project3/Quartus_project3/sign_extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705662289515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705662289515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_2.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left_2 " "Found entity 1: shift_left_2" {  } { { "shift_left_2.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Ziya_Kadir_TOKLUOGLU_210104004228_Project3/Quartus_project3/shift_left_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705662289516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705662289516 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "out_regDst out_regDST mips.v(19) " "Verilog HDL Declaration information at mips.v(19): object \"out_regDst\" differs only in case from object \"out_regDST\" in the same scope" {  } { { "mips.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Ziya_Kadir_TOKLUOGLU_210104004228_Project3/Quartus_project3/mips.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705662289517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.v 1 1 " "Found 1 design units, including 1 entities, in source file mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "mips.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Ziya_Kadir_TOKLUOGLU_210104004228_Project3/Quartus_project3/mips.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705662289517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705662289517 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/zktok/Desktop/CSE 331/Ziya_Kadir_TOKLUOGLU_210104004228_Project3/Quartus_project3/output_files/ALU.map.smsg " "Generated suppressed messages file C:/Users/zktok/Desktop/CSE 331/Ziya_Kadir_TOKLUOGLU_210104004228_Project3/Quartus_project3/output_files/ALU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705662289533 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705662289568 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jan 19 14:04:49 2024 " "Processing ended: Fri Jan 19 14:04:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705662289568 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705662289568 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705662289568 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1705662289568 ""}
