# This script segment is generated automatically by AutoPilot

set id 3128
set name GAT_compute_one_graph_mux_647_28_1_1
set corename simcore_mux
set op mux
set stage_num 1
set din0_width 28
set din0_signed 0
set din1_width 28
set din1_signed 0
set din2_width 28
set din2_signed 0
set din3_width 28
set din3_signed 0
set din4_width 28
set din4_signed 0
set din5_width 28
set din5_signed 0
set din6_width 28
set din6_signed 0
set din7_width 28
set din7_signed 0
set din8_width 28
set din8_signed 0
set din9_width 28
set din9_signed 0
set din10_width 28
set din10_signed 0
set din11_width 28
set din11_signed 0
set din12_width 28
set din12_signed 0
set din13_width 28
set din13_signed 0
set din14_width 28
set din14_signed 0
set din15_width 28
set din15_signed 0
set din16_width 28
set din16_signed 0
set din17_width 28
set din17_signed 0
set din18_width 28
set din18_signed 0
set din19_width 28
set din19_signed 0
set din20_width 28
set din20_signed 0
set din21_width 28
set din21_signed 0
set din22_width 28
set din22_signed 0
set din23_width 28
set din23_signed 0
set din24_width 28
set din24_signed 0
set din25_width 28
set din25_signed 0
set din26_width 28
set din26_signed 0
set din27_width 28
set din27_signed 0
set din28_width 28
set din28_signed 0
set din29_width 28
set din29_signed 0
set din30_width 28
set din30_signed 0
set din31_width 28
set din31_signed 0
set din32_width 28
set din32_signed 0
set din33_width 28
set din33_signed 0
set din34_width 28
set din34_signed 0
set din35_width 28
set din35_signed 0
set din36_width 28
set din36_signed 0
set din37_width 28
set din37_signed 0
set din38_width 28
set din38_signed 0
set din39_width 28
set din39_signed 0
set din40_width 28
set din40_signed 0
set din41_width 28
set din41_signed 0
set din42_width 28
set din42_signed 0
set din43_width 28
set din43_signed 0
set din44_width 28
set din44_signed 0
set din45_width 28
set din45_signed 0
set din46_width 28
set din46_signed 0
set din47_width 28
set din47_signed 0
set din48_width 28
set din48_signed 0
set din49_width 28
set din49_signed 0
set din50_width 28
set din50_signed 0
set din51_width 28
set din51_signed 0
set din52_width 28
set din52_signed 0
set din53_width 28
set din53_signed 0
set din54_width 28
set din54_signed 0
set din55_width 28
set din55_signed 0
set din56_width 28
set din56_signed 0
set din57_width 28
set din57_signed 0
set din58_width 28
set din58_signed 0
set din59_width 28
set din59_signed 0
set din60_width 28
set din60_signed 0
set din61_width 28
set din61_signed 0
set din62_width 28
set din62_signed 0
set din63_width 28
set din63_signed 0
set din64_width 7
set din64_signed 0
set dout_width 28
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {mux} IMPL {auto} LATENCY 0 ALLOW_PRAGMA 1
}


set op mux
set corename Multiplexer
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_pipemux] == "::AESL_LIB_VIRTEX::xil_gen_pipemux"} {
eval "::AESL_LIB_VIRTEX::xil_gen_pipemux { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    stage_num ${stage_num} \
    din0_width ${din0_width} \
    din0_signed ${din0_signed} \
    din1_width ${din1_width} \
    din1_signed ${din1_signed} \
    din2_width ${din2_width} \
    din2_signed ${din2_signed} \
    din3_width ${din3_width} \
    din3_signed ${din3_signed} \
    din4_width ${din4_width} \
    din4_signed ${din4_signed} \
    din5_width ${din5_width} \
    din5_signed ${din5_signed} \
    din6_width ${din6_width} \
    din6_signed ${din6_signed} \
    din7_width ${din7_width} \
    din7_signed ${din7_signed} \
    din8_width ${din8_width} \
    din8_signed ${din8_signed} \
    din9_width ${din9_width} \
    din9_signed ${din9_signed} \
    din10_width ${din10_width} \
    din10_signed ${din10_signed} \
    din11_width ${din11_width} \
    din11_signed ${din11_signed} \
    din12_width ${din12_width} \
    din12_signed ${din12_signed} \
    din13_width ${din13_width} \
    din13_signed ${din13_signed} \
    din14_width ${din14_width} \
    din14_signed ${din14_signed} \
    din15_width ${din15_width} \
    din15_signed ${din15_signed} \
    din16_width ${din16_width} \
    din16_signed ${din16_signed} \
    din17_width ${din17_width} \
    din17_signed ${din17_signed} \
    din18_width ${din18_width} \
    din18_signed ${din18_signed} \
    din19_width ${din19_width} \
    din19_signed ${din19_signed} \
    din20_width ${din20_width} \
    din20_signed ${din20_signed} \
    din21_width ${din21_width} \
    din21_signed ${din21_signed} \
    din22_width ${din22_width} \
    din22_signed ${din22_signed} \
    din23_width ${din23_width} \
    din23_signed ${din23_signed} \
    din24_width ${din24_width} \
    din24_signed ${din24_signed} \
    din25_width ${din25_width} \
    din25_signed ${din25_signed} \
    din26_width ${din26_width} \
    din26_signed ${din26_signed} \
    din27_width ${din27_width} \
    din27_signed ${din27_signed} \
    din28_width ${din28_width} \
    din28_signed ${din28_signed} \
    din29_width ${din29_width} \
    din29_signed ${din29_signed} \
    din30_width ${din30_width} \
    din30_signed ${din30_signed} \
    din31_width ${din31_width} \
    din31_signed ${din31_signed} \
    din32_width ${din32_width} \
    din32_signed ${din32_signed} \
    din33_width ${din33_width} \
    din33_signed ${din33_signed} \
    din34_width ${din34_width} \
    din34_signed ${din34_signed} \
    din35_width ${din35_width} \
    din35_signed ${din35_signed} \
    din36_width ${din36_width} \
    din36_signed ${din36_signed} \
    din37_width ${din37_width} \
    din37_signed ${din37_signed} \
    din38_width ${din38_width} \
    din38_signed ${din38_signed} \
    din39_width ${din39_width} \
    din39_signed ${din39_signed} \
    din40_width ${din40_width} \
    din40_signed ${din40_signed} \
    din41_width ${din41_width} \
    din41_signed ${din41_signed} \
    din42_width ${din42_width} \
    din42_signed ${din42_signed} \
    din43_width ${din43_width} \
    din43_signed ${din43_signed} \
    din44_width ${din44_width} \
    din44_signed ${din44_signed} \
    din45_width ${din45_width} \
    din45_signed ${din45_signed} \
    din46_width ${din46_width} \
    din46_signed ${din46_signed} \
    din47_width ${din47_width} \
    din47_signed ${din47_signed} \
    din48_width ${din48_width} \
    din48_signed ${din48_signed} \
    din49_width ${din49_width} \
    din49_signed ${din49_signed} \
    din50_width ${din50_width} \
    din50_signed ${din50_signed} \
    din51_width ${din51_width} \
    din51_signed ${din51_signed} \
    din52_width ${din52_width} \
    din52_signed ${din52_signed} \
    din53_width ${din53_width} \
    din53_signed ${din53_signed} \
    din54_width ${din54_width} \
    din54_signed ${din54_signed} \
    din55_width ${din55_width} \
    din55_signed ${din55_signed} \
    din56_width ${din56_width} \
    din56_signed ${din56_signed} \
    din57_width ${din57_width} \
    din57_signed ${din57_signed} \
    din58_width ${din58_width} \
    din58_signed ${din58_signed} \
    din59_width ${din59_width} \
    din59_signed ${din59_signed} \
    din60_width ${din60_width} \
    din60_signed ${din60_signed} \
    din61_width ${din61_width} \
    din61_signed ${din61_signed} \
    din62_width ${din62_width} \
    din62_signed ${din62_signed} \
    din63_width ${din63_width} \
    din63_signed ${din63_signed} \
    din64_width ${din64_width} \
    din64_signed ${din64_signed} \
    dout_width ${dout_width} \
}"
} else {
puts "@W \[IMPL-101\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_pipemux, check your platform lib"
}
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3132 \
    name out_nodes_features_skip_concat_bias_V_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_0 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_0_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_0_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_0_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3133 \
    name out_nodes_features_skip_concat_bias_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_1 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_1_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_1_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_1_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3134 \
    name out_nodes_features_skip_concat_bias_V_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_2 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_2_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_2_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_2_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3135 \
    name out_nodes_features_skip_concat_bias_V_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_3 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_3_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_3_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_3_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3136 \
    name out_nodes_features_skip_concat_bias_V_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_4 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_4_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_4_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_4_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3137 \
    name out_nodes_features_skip_concat_bias_V_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_5 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_5_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_5_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_5_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3138 \
    name out_nodes_features_skip_concat_bias_V_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_6 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_6_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_6_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_6_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3139 \
    name out_nodes_features_skip_concat_bias_V_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_7 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_7_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_7_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_7_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3140 \
    name out_nodes_features_skip_concat_bias_V_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_8 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_8_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_8_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_8_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3141 \
    name out_nodes_features_skip_concat_bias_V_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_9 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_9_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_9_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_9_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3142 \
    name out_nodes_features_skip_concat_bias_V_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_10 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_10_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_10_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_10_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3143 \
    name out_nodes_features_skip_concat_bias_V_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_11 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_11_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_11_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_11_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3144 \
    name out_nodes_features_skip_concat_bias_V_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_12 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_12_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_12_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_12_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3145 \
    name out_nodes_features_skip_concat_bias_V_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_13 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_13_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_13_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_13_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3146 \
    name out_nodes_features_skip_concat_bias_V_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_14 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_14_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_14_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_14_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3147 \
    name out_nodes_features_skip_concat_bias_V_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_15 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_15_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_15_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_15_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3148 \
    name out_nodes_features_skip_concat_bias_V_16 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_16 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_16_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_16_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_16_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3149 \
    name out_nodes_features_skip_concat_bias_V_17 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_17 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_17_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_17_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_17_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3150 \
    name out_nodes_features_skip_concat_bias_V_18 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_18 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_18_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_18_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_18_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3151 \
    name out_nodes_features_skip_concat_bias_V_19 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_19 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_19_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_19_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_19_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3152 \
    name out_nodes_features_skip_concat_bias_V_20 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_20 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_20_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_20_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_20_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3153 \
    name out_nodes_features_skip_concat_bias_V_21 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_21 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_21_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_21_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_21_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3154 \
    name out_nodes_features_skip_concat_bias_V_22 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_22 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_22_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_22_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_22_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3155 \
    name out_nodes_features_skip_concat_bias_V_23 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_23 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_23_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_23_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_23_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3156 \
    name out_nodes_features_skip_concat_bias_V_24 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_24 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_24_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_24_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_24_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3157 \
    name out_nodes_features_skip_concat_bias_V_25 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_25 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_25_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_25_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_25_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_25'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3158 \
    name out_nodes_features_skip_concat_bias_V_26 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_26 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_26_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_26_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_26_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_26'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3159 \
    name out_nodes_features_skip_concat_bias_V_27 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_27 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_27_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_27_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_27_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_27'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3160 \
    name out_nodes_features_skip_concat_bias_V_28 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_28 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_28_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_28_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_28_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_28'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3161 \
    name out_nodes_features_skip_concat_bias_V_29 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_29 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_29_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_29_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_29_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_29'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3162 \
    name out_nodes_features_skip_concat_bias_V_30 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_30 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_30_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_30_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_30_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_30'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3163 \
    name out_nodes_features_skip_concat_bias_V_31 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_31 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_31_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_31_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_31_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_31'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3164 \
    name out_nodes_features_skip_concat_bias_V_32 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_32 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_32_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_32_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_32_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_32'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3165 \
    name out_nodes_features_skip_concat_bias_V_33 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_33 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_33_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_33_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_33_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_33'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3166 \
    name out_nodes_features_skip_concat_bias_V_34 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_34 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_34_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_34_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_34_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_34'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3167 \
    name out_nodes_features_skip_concat_bias_V_35 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_35 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_35_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_35_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_35_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_35'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3168 \
    name out_nodes_features_skip_concat_bias_V_36 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_36 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_36_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_36_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_36_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_36'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3169 \
    name out_nodes_features_skip_concat_bias_V_37 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_37 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_37_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_37_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_37_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_37'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3170 \
    name out_nodes_features_skip_concat_bias_V_38 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_38 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_38_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_38_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_38_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_38'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3171 \
    name out_nodes_features_skip_concat_bias_V_39 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_39 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_39_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_39_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_39_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_39'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3172 \
    name out_nodes_features_skip_concat_bias_V_40 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_40 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_40_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_40_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_40_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_40'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3173 \
    name out_nodes_features_skip_concat_bias_V_41 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_41 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_41_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_41_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_41_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_41'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3174 \
    name out_nodes_features_skip_concat_bias_V_42 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_42 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_42_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_42_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_42_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_42'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3175 \
    name out_nodes_features_skip_concat_bias_V_43 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_43 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_43_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_43_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_43_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_43'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3176 \
    name out_nodes_features_skip_concat_bias_V_44 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_44 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_44_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_44_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_44_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_44'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3177 \
    name out_nodes_features_skip_concat_bias_V_45 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_45 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_45_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_45_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_45_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_45'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3178 \
    name out_nodes_features_skip_concat_bias_V_46 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_46 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_46_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_46_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_46_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_46'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3179 \
    name out_nodes_features_skip_concat_bias_V_47 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_47 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_47_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_47_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_47_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_47'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3180 \
    name out_nodes_features_skip_concat_bias_V_48 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_48 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_48_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_48_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_48_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_48'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3181 \
    name out_nodes_features_skip_concat_bias_V_49 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_49 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_49_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_49_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_49_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_49'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3182 \
    name out_nodes_features_skip_concat_bias_V_50 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_50 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_50_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_50_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_50_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_50'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3183 \
    name out_nodes_features_skip_concat_bias_V_51 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_51 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_51_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_51_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_51_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_51'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3184 \
    name out_nodes_features_skip_concat_bias_V_52 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_52 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_52_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_52_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_52_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_52'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3185 \
    name out_nodes_features_skip_concat_bias_V_53 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_53 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_53_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_53_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_53_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_53'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3186 \
    name out_nodes_features_skip_concat_bias_V_54 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_54 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_54_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_54_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_54_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_54'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3187 \
    name out_nodes_features_skip_concat_bias_V_55 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_55 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_55_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_55_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_55_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_55'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3188 \
    name out_nodes_features_skip_concat_bias_V_56 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_56 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_56_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_56_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_56_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_56'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3189 \
    name out_nodes_features_skip_concat_bias_V_57 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_57 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_57_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_57_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_57_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_57'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3190 \
    name out_nodes_features_skip_concat_bias_V_58 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_58 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_58_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_58_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_58_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_58'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3191 \
    name out_nodes_features_skip_concat_bias_V_59 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_59 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_59_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_59_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_59_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_59'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3192 \
    name out_nodes_features_skip_concat_bias_V_60 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_60 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_60_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_60_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_60_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_60'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3193 \
    name out_nodes_features_skip_concat_bias_V_61 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_61 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_61_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_61_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_61_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_61'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3194 \
    name out_nodes_features_skip_concat_bias_V_62 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_62 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_62_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_62_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_62_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_62'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3195 \
    name out_nodes_features_skip_concat_bias_V_63 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_skip_concat_bias_V_63 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_63_address0 { O 7 vector } out_nodes_features_skip_concat_bias_V_63_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_63_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_63'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3196 \
    name skip_proj_weight_V_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_0 \
    op interface \
    ports { skip_proj_weight_V_0_address0 { O 9 vector } skip_proj_weight_V_0_ce0 { O 1 bit } skip_proj_weight_V_0_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3197 \
    name skip_proj_weight_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_1 \
    op interface \
    ports { skip_proj_weight_V_1_address0 { O 9 vector } skip_proj_weight_V_1_ce0 { O 1 bit } skip_proj_weight_V_1_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3198 \
    name skip_proj_weight_V_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_2 \
    op interface \
    ports { skip_proj_weight_V_2_address0 { O 9 vector } skip_proj_weight_V_2_ce0 { O 1 bit } skip_proj_weight_V_2_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3199 \
    name skip_proj_weight_V_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_3 \
    op interface \
    ports { skip_proj_weight_V_3_address0 { O 9 vector } skip_proj_weight_V_3_ce0 { O 1 bit } skip_proj_weight_V_3_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3200 \
    name skip_proj_weight_V_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_4 \
    op interface \
    ports { skip_proj_weight_V_4_address0 { O 9 vector } skip_proj_weight_V_4_ce0 { O 1 bit } skip_proj_weight_V_4_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3201 \
    name skip_proj_weight_V_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_5 \
    op interface \
    ports { skip_proj_weight_V_5_address0 { O 9 vector } skip_proj_weight_V_5_ce0 { O 1 bit } skip_proj_weight_V_5_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3202 \
    name skip_proj_weight_V_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_6 \
    op interface \
    ports { skip_proj_weight_V_6_address0 { O 9 vector } skip_proj_weight_V_6_ce0 { O 1 bit } skip_proj_weight_V_6_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3203 \
    name skip_proj_weight_V_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_7 \
    op interface \
    ports { skip_proj_weight_V_7_address0 { O 9 vector } skip_proj_weight_V_7_ce0 { O 1 bit } skip_proj_weight_V_7_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3204 \
    name skip_proj_weight_V_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_8 \
    op interface \
    ports { skip_proj_weight_V_8_address0 { O 9 vector } skip_proj_weight_V_8_ce0 { O 1 bit } skip_proj_weight_V_8_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3205 \
    name skip_proj_weight_V_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_9 \
    op interface \
    ports { skip_proj_weight_V_9_address0 { O 9 vector } skip_proj_weight_V_9_ce0 { O 1 bit } skip_proj_weight_V_9_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3206 \
    name skip_proj_weight_V_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_10 \
    op interface \
    ports { skip_proj_weight_V_10_address0 { O 9 vector } skip_proj_weight_V_10_ce0 { O 1 bit } skip_proj_weight_V_10_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3207 \
    name skip_proj_weight_V_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_11 \
    op interface \
    ports { skip_proj_weight_V_11_address0 { O 9 vector } skip_proj_weight_V_11_ce0 { O 1 bit } skip_proj_weight_V_11_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3208 \
    name skip_proj_weight_V_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_12 \
    op interface \
    ports { skip_proj_weight_V_12_address0 { O 9 vector } skip_proj_weight_V_12_ce0 { O 1 bit } skip_proj_weight_V_12_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3209 \
    name skip_proj_weight_V_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_13 \
    op interface \
    ports { skip_proj_weight_V_13_address0 { O 9 vector } skip_proj_weight_V_13_ce0 { O 1 bit } skip_proj_weight_V_13_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3210 \
    name skip_proj_weight_V_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_14 \
    op interface \
    ports { skip_proj_weight_V_14_address0 { O 9 vector } skip_proj_weight_V_14_ce0 { O 1 bit } skip_proj_weight_V_14_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3211 \
    name skip_proj_weight_V_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_15 \
    op interface \
    ports { skip_proj_weight_V_15_address0 { O 9 vector } skip_proj_weight_V_15_ce0 { O 1 bit } skip_proj_weight_V_15_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3212 \
    name skip_proj_weight_V_16 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_16 \
    op interface \
    ports { skip_proj_weight_V_16_address0 { O 9 vector } skip_proj_weight_V_16_ce0 { O 1 bit } skip_proj_weight_V_16_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3213 \
    name skip_proj_weight_V_17 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_17 \
    op interface \
    ports { skip_proj_weight_V_17_address0 { O 9 vector } skip_proj_weight_V_17_ce0 { O 1 bit } skip_proj_weight_V_17_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3214 \
    name skip_proj_weight_V_18 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_18 \
    op interface \
    ports { skip_proj_weight_V_18_address0 { O 9 vector } skip_proj_weight_V_18_ce0 { O 1 bit } skip_proj_weight_V_18_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3215 \
    name skip_proj_weight_V_19 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_19 \
    op interface \
    ports { skip_proj_weight_V_19_address0 { O 9 vector } skip_proj_weight_V_19_ce0 { O 1 bit } skip_proj_weight_V_19_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3216 \
    name skip_proj_weight_V_20 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_20 \
    op interface \
    ports { skip_proj_weight_V_20_address0 { O 9 vector } skip_proj_weight_V_20_ce0 { O 1 bit } skip_proj_weight_V_20_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3217 \
    name skip_proj_weight_V_21 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_21 \
    op interface \
    ports { skip_proj_weight_V_21_address0 { O 9 vector } skip_proj_weight_V_21_ce0 { O 1 bit } skip_proj_weight_V_21_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3218 \
    name skip_proj_weight_V_22 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_22 \
    op interface \
    ports { skip_proj_weight_V_22_address0 { O 9 vector } skip_proj_weight_V_22_ce0 { O 1 bit } skip_proj_weight_V_22_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3219 \
    name skip_proj_weight_V_23 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_23 \
    op interface \
    ports { skip_proj_weight_V_23_address0 { O 9 vector } skip_proj_weight_V_23_ce0 { O 1 bit } skip_proj_weight_V_23_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3220 \
    name skip_proj_weight_V_24 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_24 \
    op interface \
    ports { skip_proj_weight_V_24_address0 { O 9 vector } skip_proj_weight_V_24_ce0 { O 1 bit } skip_proj_weight_V_24_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3221 \
    name skip_proj_weight_V_25 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_25 \
    op interface \
    ports { skip_proj_weight_V_25_address0 { O 9 vector } skip_proj_weight_V_25_ce0 { O 1 bit } skip_proj_weight_V_25_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_25'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3222 \
    name skip_proj_weight_V_26 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_26 \
    op interface \
    ports { skip_proj_weight_V_26_address0 { O 9 vector } skip_proj_weight_V_26_ce0 { O 1 bit } skip_proj_weight_V_26_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_26'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3223 \
    name skip_proj_weight_V_27 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_27 \
    op interface \
    ports { skip_proj_weight_V_27_address0 { O 9 vector } skip_proj_weight_V_27_ce0 { O 1 bit } skip_proj_weight_V_27_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_27'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3224 \
    name skip_proj_weight_V_28 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_28 \
    op interface \
    ports { skip_proj_weight_V_28_address0 { O 9 vector } skip_proj_weight_V_28_ce0 { O 1 bit } skip_proj_weight_V_28_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_28'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3225 \
    name skip_proj_weight_V_29 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_29 \
    op interface \
    ports { skip_proj_weight_V_29_address0 { O 9 vector } skip_proj_weight_V_29_ce0 { O 1 bit } skip_proj_weight_V_29_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_29'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3226 \
    name skip_proj_weight_V_30 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_30 \
    op interface \
    ports { skip_proj_weight_V_30_address0 { O 9 vector } skip_proj_weight_V_30_ce0 { O 1 bit } skip_proj_weight_V_30_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_30'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3227 \
    name skip_proj_weight_V_31 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_31 \
    op interface \
    ports { skip_proj_weight_V_31_address0 { O 9 vector } skip_proj_weight_V_31_ce0 { O 1 bit } skip_proj_weight_V_31_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_31'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3228 \
    name skip_proj_weight_V_32 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_32 \
    op interface \
    ports { skip_proj_weight_V_32_address0 { O 9 vector } skip_proj_weight_V_32_ce0 { O 1 bit } skip_proj_weight_V_32_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_32'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3229 \
    name skip_proj_weight_V_33 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_33 \
    op interface \
    ports { skip_proj_weight_V_33_address0 { O 9 vector } skip_proj_weight_V_33_ce0 { O 1 bit } skip_proj_weight_V_33_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_33'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3230 \
    name skip_proj_weight_V_34 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_34 \
    op interface \
    ports { skip_proj_weight_V_34_address0 { O 9 vector } skip_proj_weight_V_34_ce0 { O 1 bit } skip_proj_weight_V_34_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_34'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3231 \
    name skip_proj_weight_V_35 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_35 \
    op interface \
    ports { skip_proj_weight_V_35_address0 { O 9 vector } skip_proj_weight_V_35_ce0 { O 1 bit } skip_proj_weight_V_35_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_35'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3232 \
    name skip_proj_weight_V_36 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_36 \
    op interface \
    ports { skip_proj_weight_V_36_address0 { O 9 vector } skip_proj_weight_V_36_ce0 { O 1 bit } skip_proj_weight_V_36_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_36'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3233 \
    name skip_proj_weight_V_37 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_37 \
    op interface \
    ports { skip_proj_weight_V_37_address0 { O 9 vector } skip_proj_weight_V_37_ce0 { O 1 bit } skip_proj_weight_V_37_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_37'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3234 \
    name skip_proj_weight_V_38 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_38 \
    op interface \
    ports { skip_proj_weight_V_38_address0 { O 9 vector } skip_proj_weight_V_38_ce0 { O 1 bit } skip_proj_weight_V_38_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_38'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3235 \
    name skip_proj_weight_V_39 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_39 \
    op interface \
    ports { skip_proj_weight_V_39_address0 { O 9 vector } skip_proj_weight_V_39_ce0 { O 1 bit } skip_proj_weight_V_39_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_39'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3236 \
    name skip_proj_weight_V_40 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_40 \
    op interface \
    ports { skip_proj_weight_V_40_address0 { O 9 vector } skip_proj_weight_V_40_ce0 { O 1 bit } skip_proj_weight_V_40_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_40'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3237 \
    name skip_proj_weight_V_41 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_41 \
    op interface \
    ports { skip_proj_weight_V_41_address0 { O 9 vector } skip_proj_weight_V_41_ce0 { O 1 bit } skip_proj_weight_V_41_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_41'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3238 \
    name skip_proj_weight_V_42 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_42 \
    op interface \
    ports { skip_proj_weight_V_42_address0 { O 9 vector } skip_proj_weight_V_42_ce0 { O 1 bit } skip_proj_weight_V_42_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_42'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3239 \
    name skip_proj_weight_V_43 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_43 \
    op interface \
    ports { skip_proj_weight_V_43_address0 { O 9 vector } skip_proj_weight_V_43_ce0 { O 1 bit } skip_proj_weight_V_43_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_43'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3240 \
    name skip_proj_weight_V_44 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_44 \
    op interface \
    ports { skip_proj_weight_V_44_address0 { O 9 vector } skip_proj_weight_V_44_ce0 { O 1 bit } skip_proj_weight_V_44_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_44'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3241 \
    name skip_proj_weight_V_45 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_45 \
    op interface \
    ports { skip_proj_weight_V_45_address0 { O 9 vector } skip_proj_weight_V_45_ce0 { O 1 bit } skip_proj_weight_V_45_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_45'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3242 \
    name skip_proj_weight_V_46 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_46 \
    op interface \
    ports { skip_proj_weight_V_46_address0 { O 9 vector } skip_proj_weight_V_46_ce0 { O 1 bit } skip_proj_weight_V_46_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_46'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3243 \
    name skip_proj_weight_V_47 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_47 \
    op interface \
    ports { skip_proj_weight_V_47_address0 { O 9 vector } skip_proj_weight_V_47_ce0 { O 1 bit } skip_proj_weight_V_47_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_47'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3244 \
    name skip_proj_weight_V_48 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_48 \
    op interface \
    ports { skip_proj_weight_V_48_address0 { O 9 vector } skip_proj_weight_V_48_ce0 { O 1 bit } skip_proj_weight_V_48_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_48'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3245 \
    name skip_proj_weight_V_49 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_49 \
    op interface \
    ports { skip_proj_weight_V_49_address0 { O 9 vector } skip_proj_weight_V_49_ce0 { O 1 bit } skip_proj_weight_V_49_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_49'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3246 \
    name skip_proj_weight_V_50 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_50 \
    op interface \
    ports { skip_proj_weight_V_50_address0 { O 9 vector } skip_proj_weight_V_50_ce0 { O 1 bit } skip_proj_weight_V_50_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_50'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3247 \
    name skip_proj_weight_V_51 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_51 \
    op interface \
    ports { skip_proj_weight_V_51_address0 { O 9 vector } skip_proj_weight_V_51_ce0 { O 1 bit } skip_proj_weight_V_51_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_51'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3248 \
    name skip_proj_weight_V_52 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_52 \
    op interface \
    ports { skip_proj_weight_V_52_address0 { O 9 vector } skip_proj_weight_V_52_ce0 { O 1 bit } skip_proj_weight_V_52_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_52'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3249 \
    name skip_proj_weight_V_53 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_53 \
    op interface \
    ports { skip_proj_weight_V_53_address0 { O 9 vector } skip_proj_weight_V_53_ce0 { O 1 bit } skip_proj_weight_V_53_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_53'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3250 \
    name skip_proj_weight_V_54 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_54 \
    op interface \
    ports { skip_proj_weight_V_54_address0 { O 9 vector } skip_proj_weight_V_54_ce0 { O 1 bit } skip_proj_weight_V_54_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_54'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3251 \
    name skip_proj_weight_V_55 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_55 \
    op interface \
    ports { skip_proj_weight_V_55_address0 { O 9 vector } skip_proj_weight_V_55_ce0 { O 1 bit } skip_proj_weight_V_55_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_55'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3252 \
    name skip_proj_weight_V_56 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_56 \
    op interface \
    ports { skip_proj_weight_V_56_address0 { O 9 vector } skip_proj_weight_V_56_ce0 { O 1 bit } skip_proj_weight_V_56_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_56'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3253 \
    name skip_proj_weight_V_57 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_57 \
    op interface \
    ports { skip_proj_weight_V_57_address0 { O 9 vector } skip_proj_weight_V_57_ce0 { O 1 bit } skip_proj_weight_V_57_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_57'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3254 \
    name skip_proj_weight_V_58 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_58 \
    op interface \
    ports { skip_proj_weight_V_58_address0 { O 9 vector } skip_proj_weight_V_58_ce0 { O 1 bit } skip_proj_weight_V_58_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_58'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3255 \
    name skip_proj_weight_V_59 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_59 \
    op interface \
    ports { skip_proj_weight_V_59_address0 { O 9 vector } skip_proj_weight_V_59_ce0 { O 1 bit } skip_proj_weight_V_59_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_59'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3256 \
    name skip_proj_weight_V_60 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_60 \
    op interface \
    ports { skip_proj_weight_V_60_address0 { O 9 vector } skip_proj_weight_V_60_ce0 { O 1 bit } skip_proj_weight_V_60_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_60'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3257 \
    name skip_proj_weight_V_61 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_61 \
    op interface \
    ports { skip_proj_weight_V_61_address0 { O 9 vector } skip_proj_weight_V_61_ce0 { O 1 bit } skip_proj_weight_V_61_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_61'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3258 \
    name skip_proj_weight_V_62 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_62 \
    op interface \
    ports { skip_proj_weight_V_62_address0 { O 9 vector } skip_proj_weight_V_62_ce0 { O 1 bit } skip_proj_weight_V_62_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_62'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3259 \
    name skip_proj_weight_V_63 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_63 \
    op interface \
    ports { skip_proj_weight_V_63_address0 { O 9 vector } skip_proj_weight_V_63_ce0 { O 1 bit } skip_proj_weight_V_63_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_63'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3260 \
    name out_nodes_features_V_0_0 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_0_0 \
    op interface \
    ports { out_nodes_features_V_0_0_address0 { O 7 vector } out_nodes_features_V_0_0_ce0 { O 1 bit } out_nodes_features_V_0_0_q0 { I 28 vector } out_nodes_features_V_0_0_address1 { O 7 vector } out_nodes_features_V_0_0_ce1 { O 1 bit } out_nodes_features_V_0_0_we1 { O 1 bit } out_nodes_features_V_0_0_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_0_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3261 \
    name out_nodes_features_V_0_1 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_0_1 \
    op interface \
    ports { out_nodes_features_V_0_1_address0 { O 7 vector } out_nodes_features_V_0_1_ce0 { O 1 bit } out_nodes_features_V_0_1_q0 { I 28 vector } out_nodes_features_V_0_1_address1 { O 7 vector } out_nodes_features_V_0_1_ce1 { O 1 bit } out_nodes_features_V_0_1_we1 { O 1 bit } out_nodes_features_V_0_1_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_0_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3262 \
    name out_nodes_features_V_0_2 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_0_2 \
    op interface \
    ports { out_nodes_features_V_0_2_address0 { O 7 vector } out_nodes_features_V_0_2_ce0 { O 1 bit } out_nodes_features_V_0_2_q0 { I 28 vector } out_nodes_features_V_0_2_address1 { O 7 vector } out_nodes_features_V_0_2_ce1 { O 1 bit } out_nodes_features_V_0_2_we1 { O 1 bit } out_nodes_features_V_0_2_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_0_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3263 \
    name out_nodes_features_V_0_3 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_0_3 \
    op interface \
    ports { out_nodes_features_V_0_3_address0 { O 7 vector } out_nodes_features_V_0_3_ce0 { O 1 bit } out_nodes_features_V_0_3_q0 { I 28 vector } out_nodes_features_V_0_3_address1 { O 7 vector } out_nodes_features_V_0_3_ce1 { O 1 bit } out_nodes_features_V_0_3_we1 { O 1 bit } out_nodes_features_V_0_3_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_0_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3264 \
    name out_nodes_features_V_0_4 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_0_4 \
    op interface \
    ports { out_nodes_features_V_0_4_address0 { O 7 vector } out_nodes_features_V_0_4_ce0 { O 1 bit } out_nodes_features_V_0_4_q0 { I 28 vector } out_nodes_features_V_0_4_address1 { O 7 vector } out_nodes_features_V_0_4_ce1 { O 1 bit } out_nodes_features_V_0_4_we1 { O 1 bit } out_nodes_features_V_0_4_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_0_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3265 \
    name out_nodes_features_V_0_5 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_0_5 \
    op interface \
    ports { out_nodes_features_V_0_5_address0 { O 7 vector } out_nodes_features_V_0_5_ce0 { O 1 bit } out_nodes_features_V_0_5_q0 { I 28 vector } out_nodes_features_V_0_5_address1 { O 7 vector } out_nodes_features_V_0_5_ce1 { O 1 bit } out_nodes_features_V_0_5_we1 { O 1 bit } out_nodes_features_V_0_5_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_0_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3266 \
    name out_nodes_features_V_0_6 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_0_6 \
    op interface \
    ports { out_nodes_features_V_0_6_address0 { O 7 vector } out_nodes_features_V_0_6_ce0 { O 1 bit } out_nodes_features_V_0_6_q0 { I 28 vector } out_nodes_features_V_0_6_address1 { O 7 vector } out_nodes_features_V_0_6_ce1 { O 1 bit } out_nodes_features_V_0_6_we1 { O 1 bit } out_nodes_features_V_0_6_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_0_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3267 \
    name out_nodes_features_V_0_7 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_0_7 \
    op interface \
    ports { out_nodes_features_V_0_7_address0 { O 7 vector } out_nodes_features_V_0_7_ce0 { O 1 bit } out_nodes_features_V_0_7_q0 { I 28 vector } out_nodes_features_V_0_7_address1 { O 7 vector } out_nodes_features_V_0_7_ce1 { O 1 bit } out_nodes_features_V_0_7_we1 { O 1 bit } out_nodes_features_V_0_7_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_0_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3268 \
    name out_nodes_features_V_0_8 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_0_8 \
    op interface \
    ports { out_nodes_features_V_0_8_address0 { O 7 vector } out_nodes_features_V_0_8_ce0 { O 1 bit } out_nodes_features_V_0_8_q0 { I 28 vector } out_nodes_features_V_0_8_address1 { O 7 vector } out_nodes_features_V_0_8_ce1 { O 1 bit } out_nodes_features_V_0_8_we1 { O 1 bit } out_nodes_features_V_0_8_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_0_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3269 \
    name out_nodes_features_V_0_9 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_0_9 \
    op interface \
    ports { out_nodes_features_V_0_9_address0 { O 7 vector } out_nodes_features_V_0_9_ce0 { O 1 bit } out_nodes_features_V_0_9_q0 { I 28 vector } out_nodes_features_V_0_9_address1 { O 7 vector } out_nodes_features_V_0_9_ce1 { O 1 bit } out_nodes_features_V_0_9_we1 { O 1 bit } out_nodes_features_V_0_9_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_0_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3270 \
    name out_nodes_features_V_0_10 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_0_10 \
    op interface \
    ports { out_nodes_features_V_0_10_address0 { O 7 vector } out_nodes_features_V_0_10_ce0 { O 1 bit } out_nodes_features_V_0_10_q0 { I 28 vector } out_nodes_features_V_0_10_address1 { O 7 vector } out_nodes_features_V_0_10_ce1 { O 1 bit } out_nodes_features_V_0_10_we1 { O 1 bit } out_nodes_features_V_0_10_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_0_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3271 \
    name out_nodes_features_V_0_11 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_0_11 \
    op interface \
    ports { out_nodes_features_V_0_11_address0 { O 7 vector } out_nodes_features_V_0_11_ce0 { O 1 bit } out_nodes_features_V_0_11_q0 { I 28 vector } out_nodes_features_V_0_11_address1 { O 7 vector } out_nodes_features_V_0_11_ce1 { O 1 bit } out_nodes_features_V_0_11_we1 { O 1 bit } out_nodes_features_V_0_11_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_0_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3272 \
    name out_nodes_features_V_0_12 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_0_12 \
    op interface \
    ports { out_nodes_features_V_0_12_address0 { O 7 vector } out_nodes_features_V_0_12_ce0 { O 1 bit } out_nodes_features_V_0_12_q0 { I 28 vector } out_nodes_features_V_0_12_address1 { O 7 vector } out_nodes_features_V_0_12_ce1 { O 1 bit } out_nodes_features_V_0_12_we1 { O 1 bit } out_nodes_features_V_0_12_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_0_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3273 \
    name out_nodes_features_V_0_13 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_0_13 \
    op interface \
    ports { out_nodes_features_V_0_13_address0 { O 7 vector } out_nodes_features_V_0_13_ce0 { O 1 bit } out_nodes_features_V_0_13_q0 { I 28 vector } out_nodes_features_V_0_13_address1 { O 7 vector } out_nodes_features_V_0_13_ce1 { O 1 bit } out_nodes_features_V_0_13_we1 { O 1 bit } out_nodes_features_V_0_13_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_0_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3274 \
    name out_nodes_features_V_0_14 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_0_14 \
    op interface \
    ports { out_nodes_features_V_0_14_address0 { O 7 vector } out_nodes_features_V_0_14_ce0 { O 1 bit } out_nodes_features_V_0_14_q0 { I 28 vector } out_nodes_features_V_0_14_address1 { O 7 vector } out_nodes_features_V_0_14_ce1 { O 1 bit } out_nodes_features_V_0_14_we1 { O 1 bit } out_nodes_features_V_0_14_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_0_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3275 \
    name out_nodes_features_V_0_15 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_0_15 \
    op interface \
    ports { out_nodes_features_V_0_15_address0 { O 7 vector } out_nodes_features_V_0_15_ce0 { O 1 bit } out_nodes_features_V_0_15_q0 { I 28 vector } out_nodes_features_V_0_15_address1 { O 7 vector } out_nodes_features_V_0_15_ce1 { O 1 bit } out_nodes_features_V_0_15_we1 { O 1 bit } out_nodes_features_V_0_15_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_0_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3276 \
    name out_nodes_features_V_1_0 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_1_0 \
    op interface \
    ports { out_nodes_features_V_1_0_address0 { O 7 vector } out_nodes_features_V_1_0_ce0 { O 1 bit } out_nodes_features_V_1_0_q0 { I 28 vector } out_nodes_features_V_1_0_address1 { O 7 vector } out_nodes_features_V_1_0_ce1 { O 1 bit } out_nodes_features_V_1_0_we1 { O 1 bit } out_nodes_features_V_1_0_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_1_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3277 \
    name out_nodes_features_V_1_1 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_1_1 \
    op interface \
    ports { out_nodes_features_V_1_1_address0 { O 7 vector } out_nodes_features_V_1_1_ce0 { O 1 bit } out_nodes_features_V_1_1_q0 { I 28 vector } out_nodes_features_V_1_1_address1 { O 7 vector } out_nodes_features_V_1_1_ce1 { O 1 bit } out_nodes_features_V_1_1_we1 { O 1 bit } out_nodes_features_V_1_1_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_1_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3278 \
    name out_nodes_features_V_1_2 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_1_2 \
    op interface \
    ports { out_nodes_features_V_1_2_address0 { O 7 vector } out_nodes_features_V_1_2_ce0 { O 1 bit } out_nodes_features_V_1_2_q0 { I 28 vector } out_nodes_features_V_1_2_address1 { O 7 vector } out_nodes_features_V_1_2_ce1 { O 1 bit } out_nodes_features_V_1_2_we1 { O 1 bit } out_nodes_features_V_1_2_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_1_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3279 \
    name out_nodes_features_V_1_3 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_1_3 \
    op interface \
    ports { out_nodes_features_V_1_3_address0 { O 7 vector } out_nodes_features_V_1_3_ce0 { O 1 bit } out_nodes_features_V_1_3_q0 { I 28 vector } out_nodes_features_V_1_3_address1 { O 7 vector } out_nodes_features_V_1_3_ce1 { O 1 bit } out_nodes_features_V_1_3_we1 { O 1 bit } out_nodes_features_V_1_3_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_1_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3280 \
    name out_nodes_features_V_1_4 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_1_4 \
    op interface \
    ports { out_nodes_features_V_1_4_address0 { O 7 vector } out_nodes_features_V_1_4_ce0 { O 1 bit } out_nodes_features_V_1_4_q0 { I 28 vector } out_nodes_features_V_1_4_address1 { O 7 vector } out_nodes_features_V_1_4_ce1 { O 1 bit } out_nodes_features_V_1_4_we1 { O 1 bit } out_nodes_features_V_1_4_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_1_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3281 \
    name out_nodes_features_V_1_5 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_1_5 \
    op interface \
    ports { out_nodes_features_V_1_5_address0 { O 7 vector } out_nodes_features_V_1_5_ce0 { O 1 bit } out_nodes_features_V_1_5_q0 { I 28 vector } out_nodes_features_V_1_5_address1 { O 7 vector } out_nodes_features_V_1_5_ce1 { O 1 bit } out_nodes_features_V_1_5_we1 { O 1 bit } out_nodes_features_V_1_5_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_1_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3282 \
    name out_nodes_features_V_1_6 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_1_6 \
    op interface \
    ports { out_nodes_features_V_1_6_address0 { O 7 vector } out_nodes_features_V_1_6_ce0 { O 1 bit } out_nodes_features_V_1_6_q0 { I 28 vector } out_nodes_features_V_1_6_address1 { O 7 vector } out_nodes_features_V_1_6_ce1 { O 1 bit } out_nodes_features_V_1_6_we1 { O 1 bit } out_nodes_features_V_1_6_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_1_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3283 \
    name out_nodes_features_V_1_7 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_1_7 \
    op interface \
    ports { out_nodes_features_V_1_7_address0 { O 7 vector } out_nodes_features_V_1_7_ce0 { O 1 bit } out_nodes_features_V_1_7_q0 { I 28 vector } out_nodes_features_V_1_7_address1 { O 7 vector } out_nodes_features_V_1_7_ce1 { O 1 bit } out_nodes_features_V_1_7_we1 { O 1 bit } out_nodes_features_V_1_7_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_1_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3284 \
    name out_nodes_features_V_1_8 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_1_8 \
    op interface \
    ports { out_nodes_features_V_1_8_address0 { O 7 vector } out_nodes_features_V_1_8_ce0 { O 1 bit } out_nodes_features_V_1_8_q0 { I 28 vector } out_nodes_features_V_1_8_address1 { O 7 vector } out_nodes_features_V_1_8_ce1 { O 1 bit } out_nodes_features_V_1_8_we1 { O 1 bit } out_nodes_features_V_1_8_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_1_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3285 \
    name out_nodes_features_V_1_9 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_1_9 \
    op interface \
    ports { out_nodes_features_V_1_9_address0 { O 7 vector } out_nodes_features_V_1_9_ce0 { O 1 bit } out_nodes_features_V_1_9_q0 { I 28 vector } out_nodes_features_V_1_9_address1 { O 7 vector } out_nodes_features_V_1_9_ce1 { O 1 bit } out_nodes_features_V_1_9_we1 { O 1 bit } out_nodes_features_V_1_9_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_1_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3286 \
    name out_nodes_features_V_1_10 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_1_10 \
    op interface \
    ports { out_nodes_features_V_1_10_address0 { O 7 vector } out_nodes_features_V_1_10_ce0 { O 1 bit } out_nodes_features_V_1_10_q0 { I 28 vector } out_nodes_features_V_1_10_address1 { O 7 vector } out_nodes_features_V_1_10_ce1 { O 1 bit } out_nodes_features_V_1_10_we1 { O 1 bit } out_nodes_features_V_1_10_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_1_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3287 \
    name out_nodes_features_V_1_11 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_1_11 \
    op interface \
    ports { out_nodes_features_V_1_11_address0 { O 7 vector } out_nodes_features_V_1_11_ce0 { O 1 bit } out_nodes_features_V_1_11_q0 { I 28 vector } out_nodes_features_V_1_11_address1 { O 7 vector } out_nodes_features_V_1_11_ce1 { O 1 bit } out_nodes_features_V_1_11_we1 { O 1 bit } out_nodes_features_V_1_11_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_1_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3288 \
    name out_nodes_features_V_1_12 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_1_12 \
    op interface \
    ports { out_nodes_features_V_1_12_address0 { O 7 vector } out_nodes_features_V_1_12_ce0 { O 1 bit } out_nodes_features_V_1_12_q0 { I 28 vector } out_nodes_features_V_1_12_address1 { O 7 vector } out_nodes_features_V_1_12_ce1 { O 1 bit } out_nodes_features_V_1_12_we1 { O 1 bit } out_nodes_features_V_1_12_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_1_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3289 \
    name out_nodes_features_V_1_13 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_1_13 \
    op interface \
    ports { out_nodes_features_V_1_13_address0 { O 7 vector } out_nodes_features_V_1_13_ce0 { O 1 bit } out_nodes_features_V_1_13_q0 { I 28 vector } out_nodes_features_V_1_13_address1 { O 7 vector } out_nodes_features_V_1_13_ce1 { O 1 bit } out_nodes_features_V_1_13_we1 { O 1 bit } out_nodes_features_V_1_13_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_1_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3290 \
    name out_nodes_features_V_1_14 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_1_14 \
    op interface \
    ports { out_nodes_features_V_1_14_address0 { O 7 vector } out_nodes_features_V_1_14_ce0 { O 1 bit } out_nodes_features_V_1_14_q0 { I 28 vector } out_nodes_features_V_1_14_address1 { O 7 vector } out_nodes_features_V_1_14_ce1 { O 1 bit } out_nodes_features_V_1_14_we1 { O 1 bit } out_nodes_features_V_1_14_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_1_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3291 \
    name out_nodes_features_V_1_15 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_1_15 \
    op interface \
    ports { out_nodes_features_V_1_15_address0 { O 7 vector } out_nodes_features_V_1_15_ce0 { O 1 bit } out_nodes_features_V_1_15_q0 { I 28 vector } out_nodes_features_V_1_15_address1 { O 7 vector } out_nodes_features_V_1_15_ce1 { O 1 bit } out_nodes_features_V_1_15_we1 { O 1 bit } out_nodes_features_V_1_15_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_1_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3292 \
    name out_nodes_features_V_2_0 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_2_0 \
    op interface \
    ports { out_nodes_features_V_2_0_address0 { O 7 vector } out_nodes_features_V_2_0_ce0 { O 1 bit } out_nodes_features_V_2_0_q0 { I 28 vector } out_nodes_features_V_2_0_address1 { O 7 vector } out_nodes_features_V_2_0_ce1 { O 1 bit } out_nodes_features_V_2_0_we1 { O 1 bit } out_nodes_features_V_2_0_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_2_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3293 \
    name out_nodes_features_V_2_1 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_2_1 \
    op interface \
    ports { out_nodes_features_V_2_1_address0 { O 7 vector } out_nodes_features_V_2_1_ce0 { O 1 bit } out_nodes_features_V_2_1_q0 { I 28 vector } out_nodes_features_V_2_1_address1 { O 7 vector } out_nodes_features_V_2_1_ce1 { O 1 bit } out_nodes_features_V_2_1_we1 { O 1 bit } out_nodes_features_V_2_1_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_2_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3294 \
    name out_nodes_features_V_2_2 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_2_2 \
    op interface \
    ports { out_nodes_features_V_2_2_address0 { O 7 vector } out_nodes_features_V_2_2_ce0 { O 1 bit } out_nodes_features_V_2_2_q0 { I 28 vector } out_nodes_features_V_2_2_address1 { O 7 vector } out_nodes_features_V_2_2_ce1 { O 1 bit } out_nodes_features_V_2_2_we1 { O 1 bit } out_nodes_features_V_2_2_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_2_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3295 \
    name out_nodes_features_V_2_3 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_2_3 \
    op interface \
    ports { out_nodes_features_V_2_3_address0 { O 7 vector } out_nodes_features_V_2_3_ce0 { O 1 bit } out_nodes_features_V_2_3_q0 { I 28 vector } out_nodes_features_V_2_3_address1 { O 7 vector } out_nodes_features_V_2_3_ce1 { O 1 bit } out_nodes_features_V_2_3_we1 { O 1 bit } out_nodes_features_V_2_3_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_2_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3296 \
    name out_nodes_features_V_2_4 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_2_4 \
    op interface \
    ports { out_nodes_features_V_2_4_address0 { O 7 vector } out_nodes_features_V_2_4_ce0 { O 1 bit } out_nodes_features_V_2_4_q0 { I 28 vector } out_nodes_features_V_2_4_address1 { O 7 vector } out_nodes_features_V_2_4_ce1 { O 1 bit } out_nodes_features_V_2_4_we1 { O 1 bit } out_nodes_features_V_2_4_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_2_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3297 \
    name out_nodes_features_V_2_5 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_2_5 \
    op interface \
    ports { out_nodes_features_V_2_5_address0 { O 7 vector } out_nodes_features_V_2_5_ce0 { O 1 bit } out_nodes_features_V_2_5_q0 { I 28 vector } out_nodes_features_V_2_5_address1 { O 7 vector } out_nodes_features_V_2_5_ce1 { O 1 bit } out_nodes_features_V_2_5_we1 { O 1 bit } out_nodes_features_V_2_5_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_2_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3298 \
    name out_nodes_features_V_2_6 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_2_6 \
    op interface \
    ports { out_nodes_features_V_2_6_address0 { O 7 vector } out_nodes_features_V_2_6_ce0 { O 1 bit } out_nodes_features_V_2_6_q0 { I 28 vector } out_nodes_features_V_2_6_address1 { O 7 vector } out_nodes_features_V_2_6_ce1 { O 1 bit } out_nodes_features_V_2_6_we1 { O 1 bit } out_nodes_features_V_2_6_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_2_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3299 \
    name out_nodes_features_V_2_7 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_2_7 \
    op interface \
    ports { out_nodes_features_V_2_7_address0 { O 7 vector } out_nodes_features_V_2_7_ce0 { O 1 bit } out_nodes_features_V_2_7_q0 { I 28 vector } out_nodes_features_V_2_7_address1 { O 7 vector } out_nodes_features_V_2_7_ce1 { O 1 bit } out_nodes_features_V_2_7_we1 { O 1 bit } out_nodes_features_V_2_7_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_2_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3300 \
    name out_nodes_features_V_2_8 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_2_8 \
    op interface \
    ports { out_nodes_features_V_2_8_address0 { O 7 vector } out_nodes_features_V_2_8_ce0 { O 1 bit } out_nodes_features_V_2_8_q0 { I 28 vector } out_nodes_features_V_2_8_address1 { O 7 vector } out_nodes_features_V_2_8_ce1 { O 1 bit } out_nodes_features_V_2_8_we1 { O 1 bit } out_nodes_features_V_2_8_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_2_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3301 \
    name out_nodes_features_V_2_9 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_2_9 \
    op interface \
    ports { out_nodes_features_V_2_9_address0 { O 7 vector } out_nodes_features_V_2_9_ce0 { O 1 bit } out_nodes_features_V_2_9_q0 { I 28 vector } out_nodes_features_V_2_9_address1 { O 7 vector } out_nodes_features_V_2_9_ce1 { O 1 bit } out_nodes_features_V_2_9_we1 { O 1 bit } out_nodes_features_V_2_9_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_2_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3302 \
    name out_nodes_features_V_2_10 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_2_10 \
    op interface \
    ports { out_nodes_features_V_2_10_address0 { O 7 vector } out_nodes_features_V_2_10_ce0 { O 1 bit } out_nodes_features_V_2_10_q0 { I 28 vector } out_nodes_features_V_2_10_address1 { O 7 vector } out_nodes_features_V_2_10_ce1 { O 1 bit } out_nodes_features_V_2_10_we1 { O 1 bit } out_nodes_features_V_2_10_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_2_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3303 \
    name out_nodes_features_V_2_11 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_2_11 \
    op interface \
    ports { out_nodes_features_V_2_11_address0 { O 7 vector } out_nodes_features_V_2_11_ce0 { O 1 bit } out_nodes_features_V_2_11_q0 { I 28 vector } out_nodes_features_V_2_11_address1 { O 7 vector } out_nodes_features_V_2_11_ce1 { O 1 bit } out_nodes_features_V_2_11_we1 { O 1 bit } out_nodes_features_V_2_11_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_2_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3304 \
    name out_nodes_features_V_2_12 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_2_12 \
    op interface \
    ports { out_nodes_features_V_2_12_address0 { O 7 vector } out_nodes_features_V_2_12_ce0 { O 1 bit } out_nodes_features_V_2_12_q0 { I 28 vector } out_nodes_features_V_2_12_address1 { O 7 vector } out_nodes_features_V_2_12_ce1 { O 1 bit } out_nodes_features_V_2_12_we1 { O 1 bit } out_nodes_features_V_2_12_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_2_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3305 \
    name out_nodes_features_V_2_13 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_2_13 \
    op interface \
    ports { out_nodes_features_V_2_13_address0 { O 7 vector } out_nodes_features_V_2_13_ce0 { O 1 bit } out_nodes_features_V_2_13_q0 { I 28 vector } out_nodes_features_V_2_13_address1 { O 7 vector } out_nodes_features_V_2_13_ce1 { O 1 bit } out_nodes_features_V_2_13_we1 { O 1 bit } out_nodes_features_V_2_13_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_2_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3306 \
    name out_nodes_features_V_2_14 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_2_14 \
    op interface \
    ports { out_nodes_features_V_2_14_address0 { O 7 vector } out_nodes_features_V_2_14_ce0 { O 1 bit } out_nodes_features_V_2_14_q0 { I 28 vector } out_nodes_features_V_2_14_address1 { O 7 vector } out_nodes_features_V_2_14_ce1 { O 1 bit } out_nodes_features_V_2_14_we1 { O 1 bit } out_nodes_features_V_2_14_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_2_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3307 \
    name out_nodes_features_V_2_15 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_2_15 \
    op interface \
    ports { out_nodes_features_V_2_15_address0 { O 7 vector } out_nodes_features_V_2_15_ce0 { O 1 bit } out_nodes_features_V_2_15_q0 { I 28 vector } out_nodes_features_V_2_15_address1 { O 7 vector } out_nodes_features_V_2_15_ce1 { O 1 bit } out_nodes_features_V_2_15_we1 { O 1 bit } out_nodes_features_V_2_15_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_2_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3308 \
    name out_nodes_features_V_3_0 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_3_0 \
    op interface \
    ports { out_nodes_features_V_3_0_address0 { O 7 vector } out_nodes_features_V_3_0_ce0 { O 1 bit } out_nodes_features_V_3_0_q0 { I 28 vector } out_nodes_features_V_3_0_address1 { O 7 vector } out_nodes_features_V_3_0_ce1 { O 1 bit } out_nodes_features_V_3_0_we1 { O 1 bit } out_nodes_features_V_3_0_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_3_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3309 \
    name out_nodes_features_V_3_1 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_3_1 \
    op interface \
    ports { out_nodes_features_V_3_1_address0 { O 7 vector } out_nodes_features_V_3_1_ce0 { O 1 bit } out_nodes_features_V_3_1_q0 { I 28 vector } out_nodes_features_V_3_1_address1 { O 7 vector } out_nodes_features_V_3_1_ce1 { O 1 bit } out_nodes_features_V_3_1_we1 { O 1 bit } out_nodes_features_V_3_1_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_3_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3310 \
    name out_nodes_features_V_3_2 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_3_2 \
    op interface \
    ports { out_nodes_features_V_3_2_address0 { O 7 vector } out_nodes_features_V_3_2_ce0 { O 1 bit } out_nodes_features_V_3_2_q0 { I 28 vector } out_nodes_features_V_3_2_address1 { O 7 vector } out_nodes_features_V_3_2_ce1 { O 1 bit } out_nodes_features_V_3_2_we1 { O 1 bit } out_nodes_features_V_3_2_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_3_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3311 \
    name out_nodes_features_V_3_3 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_3_3 \
    op interface \
    ports { out_nodes_features_V_3_3_address0 { O 7 vector } out_nodes_features_V_3_3_ce0 { O 1 bit } out_nodes_features_V_3_3_q0 { I 28 vector } out_nodes_features_V_3_3_address1 { O 7 vector } out_nodes_features_V_3_3_ce1 { O 1 bit } out_nodes_features_V_3_3_we1 { O 1 bit } out_nodes_features_V_3_3_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_3_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3312 \
    name out_nodes_features_V_3_4 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_3_4 \
    op interface \
    ports { out_nodes_features_V_3_4_address0 { O 7 vector } out_nodes_features_V_3_4_ce0 { O 1 bit } out_nodes_features_V_3_4_q0 { I 28 vector } out_nodes_features_V_3_4_address1 { O 7 vector } out_nodes_features_V_3_4_ce1 { O 1 bit } out_nodes_features_V_3_4_we1 { O 1 bit } out_nodes_features_V_3_4_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_3_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3313 \
    name out_nodes_features_V_3_5 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_3_5 \
    op interface \
    ports { out_nodes_features_V_3_5_address0 { O 7 vector } out_nodes_features_V_3_5_ce0 { O 1 bit } out_nodes_features_V_3_5_q0 { I 28 vector } out_nodes_features_V_3_5_address1 { O 7 vector } out_nodes_features_V_3_5_ce1 { O 1 bit } out_nodes_features_V_3_5_we1 { O 1 bit } out_nodes_features_V_3_5_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_3_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3314 \
    name out_nodes_features_V_3_6 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_3_6 \
    op interface \
    ports { out_nodes_features_V_3_6_address0 { O 7 vector } out_nodes_features_V_3_6_ce0 { O 1 bit } out_nodes_features_V_3_6_q0 { I 28 vector } out_nodes_features_V_3_6_address1 { O 7 vector } out_nodes_features_V_3_6_ce1 { O 1 bit } out_nodes_features_V_3_6_we1 { O 1 bit } out_nodes_features_V_3_6_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_3_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3315 \
    name out_nodes_features_V_3_7 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_3_7 \
    op interface \
    ports { out_nodes_features_V_3_7_address0 { O 7 vector } out_nodes_features_V_3_7_ce0 { O 1 bit } out_nodes_features_V_3_7_q0 { I 28 vector } out_nodes_features_V_3_7_address1 { O 7 vector } out_nodes_features_V_3_7_ce1 { O 1 bit } out_nodes_features_V_3_7_we1 { O 1 bit } out_nodes_features_V_3_7_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_3_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3316 \
    name out_nodes_features_V_3_8 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_3_8 \
    op interface \
    ports { out_nodes_features_V_3_8_address0 { O 7 vector } out_nodes_features_V_3_8_ce0 { O 1 bit } out_nodes_features_V_3_8_q0 { I 28 vector } out_nodes_features_V_3_8_address1 { O 7 vector } out_nodes_features_V_3_8_ce1 { O 1 bit } out_nodes_features_V_3_8_we1 { O 1 bit } out_nodes_features_V_3_8_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_3_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3317 \
    name out_nodes_features_V_3_9 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_3_9 \
    op interface \
    ports { out_nodes_features_V_3_9_address0 { O 7 vector } out_nodes_features_V_3_9_ce0 { O 1 bit } out_nodes_features_V_3_9_q0 { I 28 vector } out_nodes_features_V_3_9_address1 { O 7 vector } out_nodes_features_V_3_9_ce1 { O 1 bit } out_nodes_features_V_3_9_we1 { O 1 bit } out_nodes_features_V_3_9_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_3_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3318 \
    name out_nodes_features_V_3_10 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_3_10 \
    op interface \
    ports { out_nodes_features_V_3_10_address0 { O 7 vector } out_nodes_features_V_3_10_ce0 { O 1 bit } out_nodes_features_V_3_10_q0 { I 28 vector } out_nodes_features_V_3_10_address1 { O 7 vector } out_nodes_features_V_3_10_ce1 { O 1 bit } out_nodes_features_V_3_10_we1 { O 1 bit } out_nodes_features_V_3_10_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_3_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3319 \
    name out_nodes_features_V_3_11 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_3_11 \
    op interface \
    ports { out_nodes_features_V_3_11_address0 { O 7 vector } out_nodes_features_V_3_11_ce0 { O 1 bit } out_nodes_features_V_3_11_q0 { I 28 vector } out_nodes_features_V_3_11_address1 { O 7 vector } out_nodes_features_V_3_11_ce1 { O 1 bit } out_nodes_features_V_3_11_we1 { O 1 bit } out_nodes_features_V_3_11_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_3_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3320 \
    name out_nodes_features_V_3_12 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_3_12 \
    op interface \
    ports { out_nodes_features_V_3_12_address0 { O 7 vector } out_nodes_features_V_3_12_ce0 { O 1 bit } out_nodes_features_V_3_12_q0 { I 28 vector } out_nodes_features_V_3_12_address1 { O 7 vector } out_nodes_features_V_3_12_ce1 { O 1 bit } out_nodes_features_V_3_12_we1 { O 1 bit } out_nodes_features_V_3_12_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_3_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3321 \
    name out_nodes_features_V_3_13 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_3_13 \
    op interface \
    ports { out_nodes_features_V_3_13_address0 { O 7 vector } out_nodes_features_V_3_13_ce0 { O 1 bit } out_nodes_features_V_3_13_q0 { I 28 vector } out_nodes_features_V_3_13_address1 { O 7 vector } out_nodes_features_V_3_13_ce1 { O 1 bit } out_nodes_features_V_3_13_we1 { O 1 bit } out_nodes_features_V_3_13_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_3_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3322 \
    name out_nodes_features_V_3_14 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_3_14 \
    op interface \
    ports { out_nodes_features_V_3_14_address0 { O 7 vector } out_nodes_features_V_3_14_ce0 { O 1 bit } out_nodes_features_V_3_14_q0 { I 28 vector } out_nodes_features_V_3_14_address1 { O 7 vector } out_nodes_features_V_3_14_ce1 { O 1 bit } out_nodes_features_V_3_14_we1 { O 1 bit } out_nodes_features_V_3_14_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_3_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3323 \
    name out_nodes_features_V_3_15 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_V_3_15 \
    op interface \
    ports { out_nodes_features_V_3_15_address0 { O 7 vector } out_nodes_features_V_3_15_ce0 { O 1 bit } out_nodes_features_V_3_15_q0 { I 28 vector } out_nodes_features_V_3_15_address1 { O 7 vector } out_nodes_features_V_3_15_ce1 { O 1 bit } out_nodes_features_V_3_15_we1 { O 1 bit } out_nodes_features_V_3_15_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_3_15'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3130 \
    name num_in_features \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_num_in_features \
    op interface \
    ports { num_in_features { I 7 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3131 \
    name layer \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer \
    op interface \
    ports { layer { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


