Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'const_stage_idx' [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW4/RTL/CORDIC_original.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'const_stage_idx' [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW4/RTL/CORDIC_original.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'const_stage_idx' [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW4/RTL/CORDIC_original.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'const_stage_idx' [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW4/RTL/CORDIC_original.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'const_stage_idx' [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW4/RTL/CORDIC_original.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'const_stage_idx' [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW4/RTL/CORDIC_original.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'const_stage_idx' [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW4/RTL/CORDIC_original.v:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'const_stage_idx' [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW4/RTL/CORDIC_original.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'const_stage_idx' [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW4/RTL/CORDIC_original.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'const_stage_idx' [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW4/RTL/CORDIC_original.v:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'const_stage_idx' [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW4/RTL/CORDIC_original.v:64]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
