// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition"

// DATE "10/18/2023 13:06:45"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Lab03 (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	clk_clk,
	hex0_export,
	hex1_export,
	hex2_export,
	switches_export);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	clk_clk;
output 	[6:0] hex0_export;
output 	[6:0] hex1_export;
output 	[6:0] hex2_export;
input 	[9:0] switches_export;

// Design Ports Information
// hex0_export[0]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// hex0_export[1]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// hex0_export[2]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// hex0_export[3]	=>  Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// hex0_export[4]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// hex0_export[5]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// hex0_export[6]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// hex1_export[0]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// hex1_export[1]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// hex1_export[2]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// hex1_export[3]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// hex1_export[4]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// hex1_export[5]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// hex1_export[6]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// hex2_export[0]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// hex2_export[1]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// hex2_export[2]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// hex2_export[3]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// hex2_export[4]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// hex2_export[5]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// hex2_export[6]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// clk_clk	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// switches_export[0]	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches_export[1]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches_export[2]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches_export[3]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches_export[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches_export[5]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches_export[6]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches_export[8]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches_export[7]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches_export[9]	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \clk_clk~input_o ;
wire \clk_clk~inputCLKENA0_outclk ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~feeder_combout ;
wire \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_itrace|trc_on~0_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ;
wire \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~0_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|debugaccess~q ;
wire \lab03|cpu|i_read_nxt~0_combout ;
wire \lab03|cpu|i_read~q ;
wire \lab03|cpu|F_valid~0_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[34]~28_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_cdr~combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize~0_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_uir~combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|trigger_state~0_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|trigger_state~q ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~21_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~23_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[37]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[36]~22_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[36]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|Decoder1~0_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize[2]~1_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~24_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~75_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_e1dr~0_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|vs_e1dr_d1~q ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|sync2_e1dr~q ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|update_jdo_strobe~q ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|enable_action_strobe~q ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|vs_uir_d1~q ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|din_s1~q ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg[0]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|sync2_uir~q ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jxuir~0_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jxuir~q ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~2_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[1]~DUPLICATE_q ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~49_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[36]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~0_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~1_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[22]~feeder_combout ;
wire \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ;
wire \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ;
wire \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \rst_controller|r_sync_rst_chain[3]~feeder_combout ;
wire \rst_controller|r_sync_rst_chain~1_combout ;
wire \rst_controller|always2~0_combout ;
wire \rst_controller|r_early_rst~q ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_reset_req~combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[12]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~17_sumout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[27]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[27]~feeder_combout ;
wire \lab03|cpu|F_pc_sel_nxt.10~0_combout ;
wire \lab03|cpu|D_ctrl_alu_subtract~0_combout ;
wire \lab03|cpu|d_writedata[8]~feeder_combout ;
wire \lab03|cpu|d_writedata[16]~feeder_combout ;
wire \lab03|cpu|Equal0~7_combout ;
wire \lab03|cpu|D_ctrl_b_is_dst~0_combout ;
wire \lab03|cpu|D_ctrl_mem8~0_combout ;
wire \lab03|cpu|D_ctrl_mem8~1_combout ;
wire \lab03|cpu|D_ctrl_mem16~0_combout ;
wire \lab03|cpu|D_ctrl_mem16~1_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[25]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~18 ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~13_sumout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[1]~1_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~14 ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~9_sumout ;
wire \lab03|cpu|D_ctrl_hi_imm16~0_combout ;
wire \lab03|cpu|R_ctrl_hi_imm16~q ;
wire \lab03|cpu|Equal0~11_combout ;
wire \lab03|cpu|Equal62~16_combout ;
wire \lab03|cpu|Equal62~15_combout ;
wire \lab03|cpu|D_ctrl_force_src2_zero~1_combout ;
wire \lab03|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ;
wire \lab03|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ;
wire \lab03|cpu|D_ctrl_implicit_dst_eretaddr~5_combout ;
wire \lab03|cpu|Equal62~7_combout ;
wire \lab03|cpu|Equal62~8_combout ;
wire \lab03|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ;
wire \lab03|cpu|D_ctrl_exception~4_combout ;
wire \lab03|cpu|D_ctrl_exception~5_combout ;
wire \lab03|cpu|D_ctrl_exception~6_combout ;
wire \lab03|cpu|D_ctrl_exception~1_combout ;
wire \lab03|cpu|Equal62~14_combout ;
wire \lab03|cpu|Equal62~9_combout ;
wire \lab03|cpu|Equal62~11_combout ;
wire \lab03|cpu|Equal62~13_combout ;
wire \lab03|cpu|Equal62~10_combout ;
wire \lab03|cpu|D_ctrl_force_src2_zero~0_combout ;
wire \lab03|cpu|D_ctrl_retaddr~2_combout ;
wire \lab03|cpu|Equal0~8_combout ;
wire \lab03|cpu|D_ctrl_retaddr~0_combout ;
wire \lab03|cpu|D_ctrl_force_src2_zero~2_combout ;
wire \lab03|cpu|R_ctrl_force_src2_zero~q ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[8]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~10 ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~21_sumout ;
wire \lab03|cpu|D_ctrl_src_imm5_shift_rot~0_combout ;
wire \lab03|cpu|D_ctrl_src_imm5_shift_rot~1_combout ;
wire \lab03|cpu|R_ctrl_src_imm5_shift_rot~q ;
wire \lab03|cpu|R_src2_use_imm~1_combout ;
wire \lab03|cpu|D_valid~q ;
wire \lab03|cpu|R_valid~q ;
wire \lab03|cpu|R_src2_use_imm~5_combout ;
wire \lab03|cpu|R_ctrl_br_nxt~0_combout ;
wire \lab03|cpu|R_ctrl_br_nxt~1_combout ;
wire \lab03|cpu|R_ctrl_br_nxt~2_combout ;
wire \lab03|cpu|R_src2_use_imm~0_combout ;
wire \lab03|cpu|R_src2_use_imm~q ;
wire \lab03|cpu|R_src2_lo~0_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[21]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~22 ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~25_sumout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[4]~4_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~26 ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~29_sumout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[31]~feeder_combout ;
wire \lab03|cpu|E_src2[7]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[22]~feeder_combout ;
wire \lab03|cpu|Add0~18 ;
wire \lab03|cpu|Add0~14 ;
wire \lab03|cpu|Add0~22 ;
wire \lab03|cpu|Add0~33_sumout ;
wire \lab03|cpu|E_src2[8]~feeder_combout ;
wire \lab03|cpu|E_src2[15]~0_combout ;
wire \lab03|cpu|R_ctrl_br~q ;
wire \lab03|cpu|Equal0~9_combout ;
wire \lab03|cpu|D_ctrl_retaddr~3_combout ;
wire \lab03|cpu|D_ctrl_retaddr~1_combout ;
wire \lab03|cpu|R_ctrl_retaddr~q ;
wire \lab03|cpu|R_src1~0_combout ;
wire \lab03|cpu|R_ctrl_jmp_direct~q ;
wire \lab03|cpu|R_src1~1_combout ;
wire \lab03|cpu|Add0~13_sumout ;
wire \lab03|cpu|E_shift_rot_result_nxt[8]~8_combout ;
wire \lab03|cpu|E_new_inst~q ;
wire \lab03|cpu|E_shift_rot_result_nxt[7]~5_combout ;
wire \lab03|cpu|Add0~21_sumout ;
wire \lab03|cpu|E_shift_rot_result[8]~DUPLICATE_q ;
wire \lab03|cpu|D_ctrl_alu_subtract~2_combout ;
wire \lab03|cpu|D_logic_op_raw[0]~1_combout ;
wire \lab03|cpu|D_ctrl_alu_force_xor~0_combout ;
wire \lab03|cpu|D_ctrl_alu_force_xor~1_combout ;
wire \lab03|cpu|D_logic_op[0]~1_combout ;
wire \lab03|cpu|D_logic_op_raw[1]~0_combout ;
wire \lab03|cpu|D_logic_op[1]~0_combout ;
wire \lab03|cpu|E_logic_result[8]~8_combout ;
wire \lab03|cpu|E_alu_result[8]~9_combout ;
wire \lab03|cpu|Equal62~6_combout ;
wire \lab03|cpu|Equal62~5_combout ;
wire \lab03|cpu|Equal0~4_combout ;
wire \lab03|cpu|Equal0~6_combout ;
wire \lab03|cpu|Equal0~1_combout ;
wire \lab03|cpu|Equal0~5_combout ;
wire \lab03|cpu|D_ctrl_br_cmp~0_combout ;
wire \lab03|cpu|D_ctrl_unsigned_lo_imm16~1_combout ;
wire \lab03|cpu|D_ctrl_br_cmp~1_combout ;
wire \lab03|cpu|R_ctrl_br_cmp~q ;
wire \lab03|cpu|Equal62~4_combout ;
wire \lab03|cpu|D_op_rdctl~combout ;
wire \lab03|cpu|R_ctrl_rd_ctl_reg~q ;
wire \lab03|cpu|E_alu_result~1_combout ;
wire \lab03|cpu|F_pc[7]~DUPLICATE_q ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[30]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~30 ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~33_sumout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[31]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[31]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~34 ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~5_sumout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[7]~7_combout ;
wire \lab03|cpu|F_pc[9]~DUPLICATE_q ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~0_combout ;
wire \lab03|cpu|E_mem_byte_en~0_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~12_combout ;
wire \lab03|cpu|E_mem_byte_en[2]~1_combout ;
wire \lab03|cpu|d_writedata[17]~feeder_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~14_combout ;
wire \display1|data_out~5_combout ;
wire \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[0]~5_combout ;
wire \mm_interconnect_0|display1_s1_translator|wait_latency_counter~0_combout ;
wire \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[0]~6_combout ;
wire \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~3_combout ;
wire \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~4_combout ;
wire \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ;
wire \display1|data_out[0]~2_combout ;
wire \mm_interconnect_0|display1_s1_translator|wait_latency_counter~1_combout ;
wire \mm_interconnect_0|lab03_data_master_translator|write_accepted~q ;
wire \display1|data_out[0]~0_combout ;
wire \display1|data_out[0]~3_combout ;
wire \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[1][53]~q ;
wire \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~2_combout ;
wire \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][53]~q ;
wire \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[1][71]~q ;
wire \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~1_combout ;
wire \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][71]~q ;
wire \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ;
wire \mm_interconnect_0|display2_s1_translator|wait_latency_counter~1_combout ;
wire \mm_interconnect_0|display2_s1_translator|wait_latency_counter~0_combout ;
wire \mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[0]~4_combout ;
wire \mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[0]~5_combout ;
wire \mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[1]~3_combout ;
wire \display2|data_out[0]~1_combout ;
wire \mm_interconnect_0|display2_s1_translator|read_latency_shift_reg~1_combout ;
wire \mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \mm_interconnect_0|display0_s1_agent|m0_write~0_combout ;
wire \mm_interconnect_0|display0_s1_agent|m0_write~2_combout ;
wire \mm_interconnect_0|display0_s1_agent|m0_write~1_combout ;
wire \mm_interconnect_0|display0_s1_translator|wait_latency_counter~1_combout ;
wire \mm_interconnect_0|display0_s1_translator|wait_latency_counter~0_combout ;
wire \mm_interconnect_0|display0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ;
wire \mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used[0]~4_combout ;
wire \mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \mm_interconnect_0|display0_s1_translator|read_latency_shift_reg~1_combout ;
wire \display0|data_out~4_combout ;
wire \display0|data_out[0]~2_combout ;
wire \display2|data_out~4_combout ;
wire \display2|data_out[0]~2_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[2]~6_combout ;
wire \mm_interconnect_0|sw_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \mm_interconnect_0|sw_s1_translator|wait_latency_counter~0_combout ;
wire \mm_interconnect_0|sw_s1_translator|wait_latency_counter~1_combout ;
wire \mm_interconnect_0|sw_s1_translator|av_waitrequest_generated~0_combout ;
wire \mm_interconnect_0|router|Equal5~0_combout ;
wire \mm_interconnect_0|sw_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \mm_interconnect_0|sw_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ;
wire \sw|edge_capture_wr_strobe~0_combout ;
wire \mm_interconnect_0|sw_s1_translator|read_latency_shift_reg~1_combout ;
wire \~GND~combout ;
wire \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder_combout ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|write~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|state~1_combout ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|state~q ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|count[9]~0_combout ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[0]~2_combout ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|count[9]~_wirecell_combout ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|count[4]~feeder_combout ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|count[5]~feeder_combout ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[1]~0_combout ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|write~q ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|write1~q ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|write2~q ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|always2~0_combout ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[10]~feeder_combout ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|write_valid~feeder_combout ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|write_stalled~1_combout ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|write_valid~q ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|rst2~q ;
wire \debug|av_waitrequest~1_combout ;
wire \debug|av_waitrequest~q ;
wire \mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout ;
wire \mm_interconnect_0|cmd_demux|sink_ready~2_combout ;
wire \mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ;
wire \debug|fifo_rd~0_combout ;
wire \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ;
wire \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ;
wire \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE_q ;
wire \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ;
wire \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE_q ;
wire \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ;
wire \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ;
wire \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ;
wire \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout ;
wire \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ;
wire \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout ;
wire \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]~DUPLICATE_q ;
wire \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout ;
wire \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout ;
wire \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ;
wire \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ;
wire \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ;
wire \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ;
wire \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ;
wire \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ;
wire \debug|t_dav~q ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|tck_t_dav~0_combout ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|tck_t_dav~q ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|write_stalled~0_combout ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|write_stalled~feeder_combout ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|write_stalled~q ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|t_ena~0_combout ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|t_ena~reg0_q ;
wire \debug|wr_rfifo~combout ;
wire \debug|fifo_rd~1_combout ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[0]~feeder_combout ;
wire \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ;
wire \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ;
wire \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ;
wire \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ;
wire \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ;
wire \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ;
wire \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout ;
wire \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout ;
wire \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout ;
wire \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout ;
wire \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ;
wire \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout ;
wire \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ;
wire \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout ;
wire \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|rvalid0~0_combout ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|r_ena1~q ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|r_ena~0_combout ;
wire \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ;
wire \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ;
wire \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ;
wire \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ;
wire \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ;
wire \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ;
wire \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout ;
wire \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout ;
wire \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout ;
wire \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout ;
wire \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ;
wire \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout ;
wire \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ;
wire \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout ;
wire \display0|data_out~5_combout ;
wire \display2|data_out~5_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[3]~8_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_single_step_mode~DUPLICATE_q ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata~2_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[20]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~6_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[4]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~31_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[10]~65_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[6]~6_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~60_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[7]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~61_combout ;
wire \lab03|cpu|d_writedata[9]~feeder_combout ;
wire \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[4]~DUPLICATE_q ;
wire \switches_export[4]~input_o ;
wire \sw|edge_capture_wr_strobe~1_combout ;
wire \sw|edge_capture~4_combout ;
wire \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~16_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~17_combout ;
wire \lab03|cpu|d_writedata[7]~feeder_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~19_combout ;
wire \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder_combout ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~12_combout ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[6]~feeder_combout ;
wire \debug|fifo_rd~2_combout ;
wire \debug|read_0~q ;
wire \switches_export[5]~input_o ;
wire \sw|edge_capture~5_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[5]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[3]~14_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~16_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[4]~15_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~17_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~23_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_rd~q ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_rd_d1~q ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[0]~1_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[5]~16_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~18_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[6]~17_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~20_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[7]~19_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[19]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[16]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[19]~feeder_combout ;
wire \lab03|cpu|d_writedata[18]~feeder_combout ;
wire \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[6]~feeder_combout ;
wire \lab03|cpu|d_writedata[19]~feeder_combout ;
wire \switches_export[7]~input_o ;
wire \sw|edge_capture~8_combout ;
wire \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[7]~0_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[7]~feeder_combout ;
wire \lab03|cpu|d_writedata[20]~feeder_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~20_combout ;
wire \lab03|cpu|d_writedata[10]~feeder_combout ;
wire \lab03|cpu|d_writedata[11]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[10]~feeder_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~22_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[15]~feeder_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~10_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[11]~8_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~10_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~7_combout ;
wire \lab03|cpu|d_writedata[12]~feeder_combout ;
wire \lab03|cpu|av_ld_aligning_data_nxt~0_combout ;
wire \lab03|cpu|D_ctrl_mem32~0_combout ;
wire \lab03|cpu|av_ld_align_cycle_nxt[0]~1_combout ;
wire \lab03|cpu|av_ld_align_cycle_nxt[1]~0_combout ;
wire \lab03|cpu|av_ld_aligning_data_nxt~1_combout ;
wire \lab03|cpu|av_ld_aligning_data_nxt~2_combout ;
wire \lab03|cpu|av_ld_aligning_data~q ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[23]~feeder_combout ;
wire \lab03|cpu|d_writedata[21]~feeder_combout ;
wire \lab03|cpu|F_pc[10]~0_combout ;
wire \lab03|cpu|F_pc[10]~DUPLICATE_q ;
wire \lab03|cpu|Add0~38 ;
wire \lab03|cpu|Add0~42 ;
wire \lab03|cpu|Add0~29_sumout ;
wire \lab03|cpu|R_src2_hi[0]~5_combout ;
wire \lab03|cpu|D_ctrl_logic~2_combout ;
wire \lab03|cpu|D_ctrl_unsigned_lo_imm16~0_combout ;
wire \lab03|cpu|R_ctrl_unsigned_lo_imm16~q ;
wire \lab03|cpu|R_src2_hi~1_combout ;
wire \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ;
wire \debug|Add1~2 ;
wire \debug|Add1~5_sumout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[17]~feeder_combout ;
wire \lab03|cpu|d_writedata[22]~feeder_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~22_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~24_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~25_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~26_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~1_combout ;
wire \lab03|cpu|d_writedata[23]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[19]~feeder_combout ;
wire \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ;
wire \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ;
wire \debug|Add1~6 ;
wire \debug|Add1~14 ;
wire \debug|Add1~17_sumout ;
wire \lab03|cpu|av_ld_byte2_data_nxt[3]~6_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[27]~feeder_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~7_combout ;
wire \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[7]~DUPLICATE_q ;
wire \lab03|cpu|F_iw[7]~19_combout ;
wire \lab03|cpu|R_src2_lo[1]~4_combout ;
wire \lab03|cpu|E_logic_result[1]~12_combout ;
wire \lab03|cpu|E_alu_result[1]~14_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[28]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[13]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[14]~feeder_combout ;
wire \lab03|cpu|d_writedata[15]~feeder_combout ;
wire \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ;
wire \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout ;
wire \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ;
wire \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout ;
wire \debug|Add1~18 ;
wire \debug|Add1~10 ;
wire \debug|Add1~21_sumout ;
wire \lab03|cpu|av_ld_byte2_data_nxt[5]~7_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[29]~feeder_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~7_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[24]~5_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~8_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[25]~6_combout ;
wire \lab03|cpu|R_src2_hi[7]~9_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[24]~feeder_combout ;
wire \lab03|cpu|R_src2_hi[9]~11_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[26]~feeder_combout ;
wire \lab03|cpu|E_shift_rot_result_nxt[31]~16_combout ;
wire \lab03|cpu|av_ld_byte3_data[4]~DUPLICATE_q ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~5_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~27_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~28_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[31]~feeder_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~6_combout ;
wire \lab03|cpu|R_src2_hi[15]~15_combout ;
wire \lab03|cpu|E_logic_result[31]~24_combout ;
wire \lab03|cpu|E_shift_rot_result[31]~DUPLICATE_q ;
wire \lab03|cpu|Equal0~2_combout ;
wire \lab03|cpu|Equal62~3_combout ;
wire \lab03|cpu|E_invert_arith_src_msb~0_combout ;
wire \lab03|cpu|Equal0~12_combout ;
wire \lab03|cpu|E_invert_arith_src_msb~1_combout ;
wire \lab03|cpu|E_invert_arith_src_msb~q ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[20]~feeder_combout ;
wire \lab03|cpu|F_iw[20]~25_combout ;
wire \lab03|cpu|R_src2_hi[14]~14_combout ;
wire \lab03|cpu|E_src1[1]~0_combout ;
wire \lab03|cpu|F_iw[19]~24_combout ;
wire \lab03|cpu|R_src2_hi[13]~13_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[18]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[23]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[31]~0_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~6_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[23]~4_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout ;
wire \lab03|cpu|F_iw[18]~22_combout ;
wire \lab03|cpu|R_src2_hi[12]~12_combout ;
wire \lab03|cpu|R_src2_hi[11]~16_combout ;
wire \lab03|cpu|R_src2_hi[10]~10_combout ;
wire \lab03|cpu|R_src2_hi[8]~8_combout ;
wire \lab03|cpu|E_src1[24]~feeder_combout ;
wire \lab03|cpu|E_src1[23]~DUPLICATE_q ;
wire \lab03|cpu|R_src2_hi[6]~6_combout ;
wire \lab03|cpu|R_src2_hi[5]~0_combout ;
wire \lab03|cpu|R_src2_hi[4]~7_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[9]~feeder_combout ;
wire \lab03|cpu|F_iw[9]~20_combout ;
wire \lab03|cpu|R_src2_hi[3]~2_combout ;
wire \lab03|cpu|R_src2_hi[2]~3_combout ;
wire \lab03|cpu|R_src2_hi[1]~4_combout ;
wire \lab03|cpu|E_src2[15]~feeder_combout ;
wire \lab03|cpu|E_src2[14]~feeder_combout ;
wire \lab03|cpu|E_src2[13]~feeder_combout ;
wire \lab03|cpu|E_src2[12]~feeder_combout ;
wire \lab03|cpu|Add0~41_sumout ;
wire \lab03|cpu|R_src1[11]~12_combout ;
wire \lab03|cpu|E_src1[11]~DUPLICATE_q ;
wire \lab03|cpu|E_src2[10]~feeder_combout ;
wire \lab03|cpu|E_src2[9]~feeder_combout ;
wire \lab03|cpu|R_src1[9]~8_combout ;
wire \lab03|cpu|E_src2[6]~feeder_combout ;
wire \lab03|cpu|E_src2[5]~feeder_combout ;
wire \lab03|cpu|Add0~2 ;
wire \lab03|cpu|Add0~6 ;
wire \lab03|cpu|Add0~9_sumout ;
wire \lab03|cpu|R_src1[4]~4_combout ;
wire \lab03|cpu|R_src2_lo[3]~2_combout ;
wire \lab03|cpu|Add0~5_sumout ;
wire \lab03|cpu|R_src1[3]~3_combout ;
wire \lab03|cpu|Add0~1_sumout ;
wire \lab03|cpu|R_src1[2]~2_combout ;
wire \lab03|cpu|Add2~66_cout ;
wire \lab03|cpu|Add2~58 ;
wire \lab03|cpu|Add2~50 ;
wire \lab03|cpu|Add2~2 ;
wire \lab03|cpu|Add2~6 ;
wire \lab03|cpu|Add2~10 ;
wire \lab03|cpu|Add2~18 ;
wire \lab03|cpu|Add2~14 ;
wire \lab03|cpu|Add2~22 ;
wire \lab03|cpu|Add2~34 ;
wire \lab03|cpu|Add2~26 ;
wire \lab03|cpu|Add2~38 ;
wire \lab03|cpu|Add2~42 ;
wire \lab03|cpu|Add2~30 ;
wire \lab03|cpu|Add2~45_sumout ;
wire \lab03|cpu|F_pc_no_crst_nxt[11]~1_combout ;
wire \lab03|cpu|Add0~30 ;
wire \lab03|cpu|Add0~45_sumout ;
wire \lab03|cpu|R_src1[13]~13_combout ;
wire \lab03|cpu|Add2~46 ;
wire \lab03|cpu|Add2~102 ;
wire \lab03|cpu|Add2~98 ;
wire \lab03|cpu|Add2~94 ;
wire \lab03|cpu|Add2~90 ;
wire \lab03|cpu|Add2~86 ;
wire \lab03|cpu|Add2~82 ;
wire \lab03|cpu|Add2~110 ;
wire \lab03|cpu|Add2~78 ;
wire \lab03|cpu|Add2~106 ;
wire \lab03|cpu|Add2~118 ;
wire \lab03|cpu|Add2~114 ;
wire \lab03|cpu|Add2~126 ;
wire \lab03|cpu|Add2~122 ;
wire \lab03|cpu|Add2~134 ;
wire \lab03|cpu|Add2~130 ;
wire \lab03|cpu|Add2~74 ;
wire \lab03|cpu|Add2~70 ;
wire \lab03|cpu|Add2~61_sumout ;
wire \lab03|cpu|E_alu_result[31]~31_combout ;
wire \lab03|cpu|W_rf_wr_data[31]~29_combout ;
wire \lab03|cpu|E_st_data[29]~6_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~29_combout ;
wire \lab03|cpu|E_st_data[30]~7_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~30_combout ;
wire \lab03|cpu|E_st_data[31]~8_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~31_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~5_combout ;
wire \lab03|cpu|E_logic_result[30]~23_combout ;
wire \lab03|cpu|Add2~69_sumout ;
wire \lab03|cpu|E_alu_result[30]~30_combout ;
wire \lab03|cpu|W_rf_wr_data[30]~28_combout ;
wire \lab03|cpu|E_logic_result[29]~22_combout ;
wire \lab03|cpu|Add2~73_sumout ;
wire \lab03|cpu|E_alu_result[29]~29_combout ;
wire \lab03|cpu|av_ld_byte3_data[5]~DUPLICATE_q ;
wire \lab03|cpu|W_rf_wr_data[29]~27_combout ;
wire \lab03|cpu|Add2~129_sumout ;
wire \lab03|cpu|E_logic_result[28]~21_combout ;
wire \lab03|cpu|E_shift_rot_result[28]~DUPLICATE_q ;
wire \lab03|cpu|E_alu_result[28]~28_combout ;
wire \lab03|cpu|W_rf_wr_data[28]~26_combout ;
wire \lab03|cpu|E_shift_rot_result_nxt[30]~18_combout ;
wire \lab03|cpu|E_shift_rot_result_nxt[29]~30_combout ;
wire \lab03|cpu|E_shift_rot_result_nxt[28]~29_combout ;
wire \lab03|cpu|E_shift_rot_result_nxt[19]~21_combout ;
wire \lab03|cpu|E_shift_rot_result[19]~DUPLICATE_q ;
wire \lab03|cpu|E_shift_rot_result_nxt[20]~24_combout ;
wire \lab03|cpu|E_shift_rot_result_nxt[21]~20_combout ;
wire \lab03|cpu|E_shift_rot_result_nxt[22]~23_combout ;
wire \lab03|cpu|E_shift_rot_result_nxt[23]~26_combout ;
wire \lab03|cpu|E_shift_rot_result_nxt[24]~25_combout ;
wire \lab03|cpu|E_shift_rot_result_nxt[25]~28_combout ;
wire \lab03|cpu|E_shift_rot_result_nxt[26]~27_combout ;
wire \lab03|cpu|E_shift_rot_result_nxt[27]~31_combout ;
wire \lab03|cpu|Add2~133_sumout ;
wire \lab03|cpu|E_logic_result[27]~25_combout ;
wire \lab03|cpu|E_alu_result[27]~32_combout ;
wire \lab03|cpu|av_ld_byte3_data[3]~DUPLICATE_q ;
wire \lab03|cpu|W_rf_wr_data[27]~30_combout ;
wire \lab03|cpu|E_st_data[28]~5_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~29_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[28]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~30_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~11_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~31_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout ;
wire \lab03|cpu|d_writedata[31]~DUPLICATE_q ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~32_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~1_combout ;
wire \lab03|cpu|av_ld_byte3_data[2]~DUPLICATE_q ;
wire \lab03|cpu|Add2~121_sumout ;
wire \lab03|cpu|E_logic_result[26]~30_combout ;
wire \lab03|cpu|E_alu_result[26]~26_combout ;
wire \lab03|cpu|W_rf_wr_data[26]~24_combout ;
wire \lab03|cpu|Add2~125_sumout ;
wire \lab03|cpu|E_logic_result[25]~31_combout ;
wire \lab03|cpu|E_alu_result[25]~27_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~2_combout ;
wire \lab03|cpu|W_rf_wr_data[25]~25_combout ;
wire \lab03|cpu|E_st_data[27]~4_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~28_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~0_combout ;
wire \lab03|cpu|Add2~113_sumout ;
wire \lab03|cpu|E_logic_result[24]~28_combout ;
wire \lab03|cpu|E_alu_result[24]~24_combout ;
wire \lab03|cpu|W_rf_wr_data[24]~22_combout ;
wire \lab03|cpu|E_src1[23]~feeder_combout ;
wire \lab03|cpu|E_logic_result[23]~29_combout ;
wire \lab03|cpu|Add2~117_sumout ;
wire \lab03|cpu|E_shift_rot_result[23]~DUPLICATE_q ;
wire \lab03|cpu|E_alu_result[23]~25_combout ;
wire \lab03|cpu|W_rf_wr_data[23]~23_combout ;
wire \lab03|cpu|E_logic_result[22]~26_combout ;
wire \lab03|cpu|Add2~105_sumout ;
wire \lab03|cpu|E_alu_result[22]~22_combout ;
wire \debug|Add1~22 ;
wire \debug|Add1~25_sumout ;
wire \lab03|cpu|av_ld_byte2_data_nxt[6]~8_combout ;
wire \lab03|cpu|LessThan0~0_combout ;
wire \lab03|cpu|av_ld_byte2_data_nxt[6]~9_combout ;
wire \lab03|cpu|W_rf_wr_data[22]~20_combout ;
wire \lab03|cpu|E_st_data[26]~3_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~9_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[26]~7_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~4_combout ;
wire \lab03|cpu|av_ld_byte2_data_nxt[5]~13_combout ;
wire \lab03|cpu|av_ld_byte2_data[5]~DUPLICATE_q ;
wire \lab03|cpu|Add2~77_sumout ;
wire \lab03|cpu|E_logic_result[21]~13_combout ;
wire \lab03|cpu|E_shift_rot_result[21]~DUPLICATE_q ;
wire \lab03|cpu|E_alu_result[21]~15_combout ;
wire \lab03|cpu|W_rf_wr_data[21]~13_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~14_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[15]~12_combout ;
wire \lab03|cpu|d_writedata[14]~feeder_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~13_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[14]~11_combout ;
wire \lab03|cpu|d_writedata[13]~feeder_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~12_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[13]~10_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~3_combout ;
wire \debug|Add1~9_sumout ;
wire \lab03|cpu|av_ld_byte2_data_nxt[4]~4_combout ;
wire \lab03|cpu|av_ld_byte2_data_nxt[4]~25_combout ;
wire \lab03|cpu|Add2~109_sumout ;
wire \lab03|cpu|E_logic_result[20]~27_combout ;
wire \lab03|cpu|E_alu_result[20]~23_combout ;
wire \lab03|cpu|W_rf_wr_data[20]~21_combout ;
wire \lab03|cpu|E_logic_result[0]~20_combout ;
wire \lab03|cpu|E_alu_result[0]~13_combout ;
wire \lab03|cpu|av_ld_rshift8~0_combout ;
wire \lab03|cpu|av_ld_byte2_data_nxt[3]~17_combout ;
wire \lab03|cpu|Add2~81_sumout ;
wire \lab03|cpu|E_logic_result[19]~14_combout ;
wire \lab03|cpu|E_alu_result[19]~16_combout ;
wire \lab03|cpu|W_rf_wr_data[19]~14_combout ;
wire \lab03|cpu|E_st_data[23]~0_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~2_combout ;
wire \debug|Add1~13_sumout ;
wire \lab03|cpu|av_ld_byte2_data_nxt[2]~5_combout ;
wire \lab03|cpu|av_ld_byte2_data_nxt[2]~21_combout ;
wire \lab03|cpu|Add2~85_sumout ;
wire \lab03|cpu|E_logic_result[18]~15_combout ;
wire \lab03|cpu|E_alu_result[18]~17_combout ;
wire \lab03|cpu|W_rf_wr_data[18]~15_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~5_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[22]~3_combout ;
wire \lab03|cpu|av_ld_byte2_data_nxt[1]~3_combout ;
wire \lab03|cpu|av_ld_byte2_data_nxt[1]~29_combout ;
wire \lab03|cpu|E_logic_result[17]~16_combout ;
wire \lab03|cpu|Add2~89_sumout ;
wire \lab03|cpu|E_alu_result[17]~18_combout ;
wire \lab03|cpu|W_rf_wr_data[17]~16_combout ;
wire \lab03|cpu|E_logic_result[16]~17_combout ;
wire \lab03|cpu|Add2~93_sumout ;
wire \lab03|cpu|E_alu_result[16]~19_combout ;
wire \debug|Add1~1_sumout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[16]~feeder_combout ;
wire \lab03|cpu|av_ld_byte2_data_nxt[0]~2_combout ;
wire \lab03|cpu|av_ld_byte2_data_nxt[0]~33_combout ;
wire \lab03|cpu|W_rf_wr_data[16]~17_combout ;
wire \lab03|cpu|E_shift_rot_result[15]~DUPLICATE_q ;
wire \lab03|cpu|E_logic_result[15]~18_combout ;
wire \lab03|cpu|Add2~97_sumout ;
wire \lab03|cpu|E_alu_result[15]~20_combout ;
wire \lab03|cpu|W_rf_wr_data[15]~18_combout ;
wire \lab03|cpu|E_src1[14]~feeder_combout ;
wire \lab03|cpu|E_src1[14]~DUPLICATE_q ;
wire \lab03|cpu|E_shift_rot_result[14]~DUPLICATE_q ;
wire \lab03|cpu|E_logic_result[14]~19_combout ;
wire \lab03|cpu|Add2~101_sumout ;
wire \lab03|cpu|E_alu_result[14]~21_combout ;
wire \debug|always2~1_combout ;
wire \debug|woverflow~0_combout ;
wire \debug|woverflow~q ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[14]~feeder_combout ;
wire \lab03|cpu|av_ld_byte1_data_nxt[6]~7_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~7_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~8_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~9_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~10_combout ;
wire \lab03|cpu|av_ld_byte1_data_nxt[6]~13_combout ;
wire \lab03|cpu|av_ld_byte0_data[4]~0_combout ;
wire \lab03|cpu|av_ld_byte1_data_en~0_combout ;
wire \lab03|cpu|W_rf_wr_data[14]~19_combout ;
wire \lab03|cpu|E_shift_rot_result[17]~DUPLICATE_q ;
wire \lab03|cpu|E_shift_rot_result_nxt[18]~22_combout ;
wire \lab03|cpu|E_shift_rot_result_nxt[17]~19_combout ;
wire \lab03|cpu|E_shift_rot_result_nxt[16]~17_combout ;
wire \lab03|cpu|E_shift_rot_result_nxt[15]~15_combout ;
wire \lab03|cpu|E_shift_rot_result_nxt[14]~13_combout ;
wire \lab03|cpu|E_shift_rot_result_nxt[10]~9_combout ;
wire \lab03|cpu|E_shift_rot_result_nxt[11]~10_combout ;
wire \lab03|cpu|E_shift_rot_result_nxt[12]~7_combout ;
wire \lab03|cpu|E_shift_rot_result_nxt[13]~11_combout ;
wire \lab03|cpu|E_shift_rot_result[13]~DUPLICATE_q ;
wire \lab03|cpu|E_logic_result[13]~11_combout ;
wire \lab03|cpu|E_alu_result[13]~12_combout ;
wire \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[13]~0_combout ;
wire \lab03|cpu|av_ld_byte1_data_nxt[5]~6_combout ;
wire \lab03|cpu|av_ld_byte1_data_nxt[5]~17_combout ;
wire \lab03|cpu|W_rf_wr_data[13]~12_combout ;
wire \lab03|cpu|R_src1[12]~9_combout ;
wire \lab03|cpu|Add2~29_sumout ;
wire \lab03|cpu|E_shift_rot_result[12]~DUPLICATE_q ;
wire \lab03|cpu|E_logic_result[12]~7_combout ;
wire \lab03|cpu|E_alu_result[12]~8_combout ;
wire \lab03|cpu|av_ld_byte1_data_nxt[4]~4_combout ;
wire \lab03|cpu|av_ld_byte1_data_nxt[4]~25_combout ;
wire \lab03|cpu|W_rf_wr_data[12]~8_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~27_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[21]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[21]~26_combout ;
wire \lab03|cpu|av_ld_byte3_data[7]~DUPLICATE_q ;
wire \lab03|cpu|av_ld_byte2_data_nxt[7]~1_combout ;
wire \lab03|cpu|av_ld_byte2_data_nxt[7]~0_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[15]~feeder_combout ;
wire \debug|rvalid~0_combout ;
wire \debug|rvalid~q ;
wire \lab03|cpu|av_ld_byte1_data_nxt[7]~8_combout ;
wire \lab03|cpu|av_ld_byte1_data_nxt[7]~9_combout ;
wire \lab03|cpu|av_ld_byte0_data[7]~DUPLICATE_q ;
wire \lab03|cpu|D_ctrl_ld_signed~0_combout ;
wire \lab03|cpu|R_ctrl_ld_signed~q ;
wire \lab03|cpu|av_fill_bit~0_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[11]~feeder_combout ;
wire \lab03|cpu|av_ld_byte1_data_nxt[3]~3_combout ;
wire \lab03|cpu|av_ld_byte1_data_nxt[3]~0_combout ;
wire \lab03|cpu|W_rf_wr_data[11]~11_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~11_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[12]~9_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~59_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[19]~26_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[19]~27_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~67_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[14]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~68_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~69_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~66_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[2]~8_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[14]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~6_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[10]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~71_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~73_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[12]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~74_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~9_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[10]~21_combout ;
wire \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[10]~feeder_combout ;
wire \mm_interconnect_0|router|Equal5~1_combout ;
wire \debug|av_waitrequest~2_combout ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|jupdate~0_combout ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|jupdate~feeder_combout ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|jupdate~q ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|jupdate1~q ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|jupdate2~q ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|always2~1_combout ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|t_pause~0_combout ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|t_pause~reg0_q ;
wire \debug|ac~0_combout ;
wire \debug|ac~1_combout ;
wire \debug|ac~q ;
wire \lab03|cpu|av_ld_byte1_data_nxt[2]~5_combout ;
wire \lab03|cpu|av_ld_byte1_data_nxt[2]~21_combout ;
wire \lab03|cpu|W_rf_wr_data[10]~10_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~6_combout ;
wire \lab03|cpu|av_ld_byte2_data[1]~DUPLICATE_q ;
wire \switches_export[9]~input_o ;
wire \sw|edge_capture~9_combout ;
wire \lab03|cpu|av_ld_byte1_data_nxt[1]~2_combout ;
wire \lab03|cpu|av_ld_byte1_data_nxt[1]~29_combout ;
wire \lab03|cpu|W_rf_wr_data[9]~7_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~21_combout ;
wire \debug|ien_AE~0_combout ;
wire \debug|ien_AF~DUPLICATE_q ;
wire \debug|pause_irq~0_combout ;
wire \debug|pause_irq~q ;
wire \debug|Add0~22 ;
wire \debug|Add0~26 ;
wire \debug|Add0~17_sumout ;
wire \debug|Add0~21_sumout ;
wire \debug|Add0~25_sumout ;
wire \debug|LessThan1~0_combout ;
wire \debug|Add0~18 ;
wire \debug|Add0~2 ;
wire \debug|Add0~5_sumout ;
wire \debug|Add0~6 ;
wire \debug|Add0~10 ;
wire \debug|Add0~13_sumout ;
wire \debug|Add0~1_sumout ;
wire \debug|Add0~9_sumout ;
wire \debug|LessThan1~1_combout ;
wire \debug|fifo_AF~q ;
wire \debug|av_readdata[8]~0_combout ;
wire \switches_export[8]~input_o ;
wire \sw|edge_capture~7_combout ;
wire \lab03|cpu|av_ld_byte1_data_nxt[0]~1_combout ;
wire \lab03|cpu|av_ld_byte1_data_nxt[0]~33_combout ;
wire \lab03|cpu|W_rf_wr_data[8]~9_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~26_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[20]~25_combout ;
wire \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[7]~feeder_combout ;
wire \lab03|cpu|W_rf_wr_data[7]~6_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~25_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[19]~24_combout ;
wire \switches_export[6]~input_o ;
wire \sw|edge_capture~6_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[6]~13_combout ;
wire \display1|data_out~9_combout ;
wire \display2|data_out~8_combout ;
wire \display0|data_out~8_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[6]~14_combout ;
wire \lab03|cpu|W_rf_wr_data[6]~5_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~23_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[18]~22_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~36_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[20]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[17]~feeder_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~24_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[17]~23_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~15_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[16]~13_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[5]~11_combout ;
wire \display0|data_out~7_combout ;
wire \display2|data_out~7_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[5]~12_combout ;
wire \display1|data_out~8_combout ;
wire \lab03|cpu|av_ld_byte1_data[5]~DUPLICATE_q ;
wire \lab03|cpu|W_rf_wr_data[5]~4_combout ;
wire \lab03|cpu|d_writedata[6]~DUPLICATE_q ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~11_combout ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~10_combout ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[2]~feeder_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[4]~9_combout ;
wire \display1|data_out~7_combout ;
wire \display0|data_out~6_combout ;
wire \display2|data_out~6_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[4]~10_combout ;
wire \lab03|cpu|W_rf_wr_data[4]~3_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~21_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[9]~20_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~8_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~72_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[7]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~62_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~63_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[8]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~70_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[6]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[5]~5_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[5]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~39_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~40_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[4]~4_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~38_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~41_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[6]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~56_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~55_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~57_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[4]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~32_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[3]~3_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~30_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~33_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~4_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~4_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~35_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~15_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~54_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[17]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~37_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[16]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~25_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[17]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~1_wirecell_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~6 ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~1_sumout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_rd~0_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_rd~q ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_rd_d1~q ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~2_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~5_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~19_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[0]~0_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~9_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~11_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~0_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|trigbrktype~0_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|trigbrktype~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|trigbrktype~q ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_itrace|trc_on~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_itrace|trc_on~q ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[0]~DUPLICATE_q ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|monitor_ready~0_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|monitor_ready~q ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|the_altera_std_synchronizer3|din_s1~q ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~1_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~2_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[0]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[0]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~4_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[0]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~5_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_wrap~0_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_wrap~q ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~3_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~7_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[1]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~10_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~12_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~14_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~15_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[1]~1_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~13_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~16_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[3]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[3]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~18_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[2]~2_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~17_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~20_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[4]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~3_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout ;
wire \switches_export[3]~input_o ;
wire \sw|edge_capture~3_combout ;
wire \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[3]~7_combout ;
wire \display1|data_out~6_combout ;
wire \lab03|cpu|W_rf_wr_data[3]~2_combout ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~8_combout ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~7_combout ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~6_combout ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~5_combout ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|rvalid~feeder_combout ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|rvalid~q ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~0_combout ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~1_combout ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|state~0_combout ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|user_saw_rvalid~0_combout ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|user_saw_rvalid~q ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|read_req~q ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|read~DUPLICATE_q ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|read~0_combout ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|read~q ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|read1~q ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|read2~q ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|rvalid0~1_combout ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|rvalid0~q ;
wire \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ;
wire \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ;
wire \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ;
wire \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ;
wire \debug|r_val~0_combout ;
wire \debug|r_val~q ;
wire \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ;
wire \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ;
wire \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ;
wire \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ;
wire \debug|fifo_wr~0_combout ;
wire \debug|fifo_wr~q ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~3_combout ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~4_combout ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~9_combout ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[1]~feeder_combout ;
wire \switches_export[2]~input_o ;
wire \sw|edge_capture~2_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[2]~5_combout ;
wire \lab03|cpu|W_rf_wr_data[2]~1_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~15_combout ;
wire \display0|data_out~3_combout ;
wire \display2|data_out~3_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[1]~4_combout ;
wire \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata~0_combout ;
wire \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[1]~feeder_combout ;
wire \switches_export[1]~input_o ;
wire \sw|edge_capture~1_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[1]~3_combout ;
wire \display1|data_out~4_combout ;
wire \lab03|cpu|W_rf_wr_data[1]~0_combout ;
wire \lab03|cpu|E_st_data[25]~2_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~4_combout ;
wire \lab03|cpu|F_iw[26]~4_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~23_combout ;
wire \lab03|cpu|F_iw[23]~1_combout ;
wire \lab03|cpu|d_writedata[2]~feeder_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~13_combout ;
wire \lab03|cpu|F_iw[6]~17_combout ;
wire \lab03|cpu|R_src2_lo[0]~5_combout ;
wire \lab03|cpu|Add2~57_sumout ;
wire \lab03|cpu|E_mem_byte_en[3]~2_combout ;
wire \lab03|cpu|F_iw[31]~31_combout ;
wire \lab03|cpu|Add2~49_sumout ;
wire \lab03|cpu|E_mem_byte_en[1]~3_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~51_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[32]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[6]~6_combout ;
wire \lab03|cpu|F_iw[30]~30_combout ;
wire \lab03|cpu|R_src1[10]~11_combout ;
wire \lab03|cpu|E_logic_result[10]~9_combout ;
wire \lab03|cpu|Add2~37_sumout ;
wire \lab03|cpu|E_shift_rot_result[10]~DUPLICATE_q ;
wire \lab03|cpu|E_alu_result[10]~10_combout ;
wire \lab03|cpu|F_iw[29]~29_combout ;
wire \lab03|cpu|R_src1[7]~7_combout ;
wire \lab03|cpu|E_logic_result[7]~5_combout ;
wire \lab03|cpu|E_alu_result[7]~6_combout ;
wire \lab03|cpu|F_iw[28]~28_combout ;
wire \lab03|cpu|R_src1[6]~5_combout ;
wire \lab03|cpu|E_shift_rot_result_nxt[5]~4_combout ;
wire \lab03|cpu|E_shift_rot_result_nxt[6]~3_combout ;
wire \lab03|cpu|E_shift_rot_result[6]~DUPLICATE_q ;
wire \lab03|cpu|Add2~13_sumout ;
wire \lab03|cpu|E_logic_result[6]~3_combout ;
wire \lab03|cpu|E_alu_result[6]~4_combout ;
wire \lab03|cpu|F_iw[27]~27_combout ;
wire \lab03|cpu|R_src1[8]~10_combout ;
wire \lab03|cpu|Add2~33_sumout ;
wire \lab03|cpu|F_pc_no_crst_nxt[6]~9_combout ;
wire \lab03|cpu|Add0~34 ;
wire \lab03|cpu|Add0~25_sumout ;
wire \lab03|cpu|Add2~25_sumout ;
wire \lab03|cpu|F_pc_no_crst_nxt[7]~8_combout ;
wire \lab03|cpu|Add0~26 ;
wire \lab03|cpu|Add0~37_sumout ;
wire \lab03|cpu|F_pc_no_crst_nxt[8]~10_combout ;
wire \lab03|cpu|F_pc[8]~DUPLICATE_q ;
wire \lab03|cpu|F_iw[22]~0_combout ;
wire \lab03|cpu|Add2~21_sumout ;
wire \lab03|cpu|F_pc_no_crst_nxt[5]~7_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[5]~5_combout ;
wire \lab03|cpu|F_iw[21]~26_combout ;
wire \lab03|cpu|D_dst_regnum[4]~8_combout ;
wire \lab03|cpu|D_dst_regnum[4]~9_combout ;
wire \lab03|cpu|R_src1[5]~6_combout ;
wire \lab03|cpu|Add2~17_sumout ;
wire \lab03|cpu|E_logic_result[5]~4_combout ;
wire \lab03|cpu|E_alu_result[5]~5_combout ;
wire \lab03|cpu|W_alu_result[5]~DUPLICATE_q ;
wire \lab03|cpu|F_iw[17]~23_combout ;
wire \lab03|cpu|E_src2[11]~feeder_combout ;
wire \lab03|cpu|Add2~41_sumout ;
wire \lab03|cpu|F_pc_no_crst_nxt[9]~0_combout ;
wire \mm_interconnect_0|router_001|Equal1~0_combout ;
wire \mm_interconnect_0|lab03_instruction_master_translator|read_accepted~0_combout ;
wire \mm_interconnect_0|lab03_instruction_master_translator|read_accepted~1_combout ;
wire \mm_interconnect_0|lab03_instruction_master_translator|read_accepted~q ;
wire \mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ;
wire \mm_interconnect_0|cmd_mux_002|update_grant~0_combout ;
wire \mm_interconnect_0|router|src_channel[1]~0_combout ;
wire \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout ;
wire \mm_interconnect_0|cmd_mux_002|WideOr1~combout ;
wire \mm_interconnect_0|cmd_mux_002|update_grant~1_combout ;
wire \mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout ;
wire \mm_interconnect_0|cmd_mux_002|packet_in_progress~q ;
wire \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout ;
wire \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~2_combout ;
wire \mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout ;
wire \lab03|cpu|F_iw[10]~21_combout ;
wire \lab03|cpu|R_src2_lo[4]~3_combout ;
wire \lab03|cpu|Add2~9_sumout ;
wire \lab03|cpu|F_pc_no_crst_nxt[2]~4_combout ;
wire \lab03|cpu|Add0~10 ;
wire \lab03|cpu|Add0~17_sumout ;
wire \lab03|cpu|F_pc_no_crst_nxt~6_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[3]~3_combout ;
wire \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[8]~feeder_combout ;
wire \lab03|cpu|F_iw[8]~18_combout ;
wire \lab03|cpu|R_src2_lo[2]~1_combout ;
wire \lab03|cpu|Add2~1_sumout ;
wire \lab03|cpu|E_logic_result[2]~0_combout ;
wire \lab03|cpu|E_alu_result[2]~0_combout ;
wire \lab03|cpu|F_iw[11]~5_combout ;
wire \lab03|cpu|Equal62~1_combout ;
wire \lab03|cpu|R_ctrl_rot_right_nxt~combout ;
wire \lab03|cpu|R_ctrl_rot_right~q ;
wire \lab03|cpu|Equal62~2_combout ;
wire \lab03|cpu|Equal62~0_combout ;
wire \lab03|cpu|D_ctrl_shift_logical~0_combout ;
wire \lab03|cpu|D_ctrl_shift_logical~1_combout ;
wire \lab03|cpu|R_ctrl_shift_logical~q ;
wire \lab03|cpu|E_shift_rot_fill_bit~0_combout ;
wire \lab03|cpu|E_shift_rot_result_nxt[0]~14_combout ;
wire \lab03|cpu|E_shift_rot_result_nxt[1]~12_combout ;
wire \lab03|cpu|E_shift_rot_result_nxt[2]~0_combout ;
wire \lab03|cpu|E_shift_rot_result_nxt[3]~1_combout ;
wire \lab03|cpu|E_shift_rot_result_nxt[4]~2_combout ;
wire \lab03|cpu|E_logic_result[4]~2_combout ;
wire \lab03|cpu|E_alu_result[4]~3_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[2]~2_combout ;
wire \lab03|cpu|F_iw[25]~3_combout ;
wire \lab03|cpu|D_dst_regnum[3]~6_combout ;
wire \lab03|cpu|D_dst_regnum[3]~7_combout ;
wire \lab03|cpu|E_st_data[24]~1_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~3_combout ;
wire \lab03|cpu|F_iw[24]~2_combout ;
wire \lab03|cpu|D_dst_regnum[2]~4_combout ;
wire \lab03|cpu|D_dst_regnum[2]~5_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~11_combout ;
wire \lab03|cpu|F_iw[16]~10_combout ;
wire \lab03|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ;
wire \lab03|cpu|D_dst_regnum[1]~0_combout ;
wire \lab03|cpu|D_dst_regnum[1]~1_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~18_combout ;
wire \lab03|cpu|F_iw[15]~9_combout ;
wire \lab03|cpu|D_ctrl_alu_subtract~1_combout ;
wire \lab03|cpu|E_alu_sub~0_combout ;
wire \lab03|cpu|E_alu_sub~q ;
wire \lab03|cpu|Add2~5_sumout ;
wire \lab03|cpu|F_pc_no_crst_nxt[1]~3_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|Equal0~1_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1~q ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg[0]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|monitor_go~0_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|monitor_go~q ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata~1_combout ;
wire \lab03|cpu|F_iw[2]~13_combout ;
wire \lab03|cpu|D_ctrl_jmp_direct~0_combout ;
wire \lab03|cpu|D_op_bret~combout ;
wire \lab03|cpu|Equal62~12_combout ;
wire \lab03|cpu|D_ctrl_uncond_cti_non_br~0_combout ;
wire \lab03|cpu|D_op_eret~combout ;
wire \lab03|cpu|D_ctrl_uncond_cti_non_br~1_combout ;
wire \lab03|cpu|R_ctrl_uncond_cti_non_br~q ;
wire \lab03|cpu|Equal127~1_combout ;
wire \lab03|cpu|Add2~62 ;
wire \lab03|cpu|Add2~53_sumout ;
wire \lab03|cpu|Equal127~0_combout ;
wire \lab03|cpu|Equal127~4_combout ;
wire \lab03|cpu|Equal127~6_combout ;
wire \lab03|cpu|E_logic_result[3]~1_combout ;
wire \lab03|cpu|Equal127~5_combout ;
wire \lab03|cpu|Equal127~3_combout ;
wire \lab03|cpu|Equal127~7_combout ;
wire \lab03|cpu|Equal127~9_combout ;
wire \lab03|cpu|Equal127~10_combout ;
wire \lab03|cpu|Equal127~2_combout ;
wire \lab03|cpu|Equal127~8_combout ;
wire \lab03|cpu|Equal127~11_combout ;
wire \lab03|cpu|Equal127~12_combout ;
wire \lab03|cpu|E_cmp_result~0_combout ;
wire \lab03|cpu|W_cmp_result~q ;
wire \lab03|cpu|Equal0~3_combout ;
wire \lab03|cpu|R_ctrl_br_uncond~q ;
wire \lab03|cpu|F_pc_sel_nxt~0_combout ;
wire \lab03|cpu|F_pc_sel_nxt.10~1_combout ;
wire \lab03|cpu|F_pc_no_crst_nxt[0]~2_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[0]~0_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~42_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[25]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~44_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[26]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~19_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~19_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[8]~18_combout ;
wire \lab03|cpu|F_iw[12]~6_combout ;
wire \lab03|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ;
wire \lab03|cpu|D_dst_regnum[0]~2_combout ;
wire \lab03|cpu|D_dst_regnum[0]~3_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~1_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~58_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[23]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[23]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~64_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[24]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|resetlatch~0_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|resetlatch~q ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~52_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[33]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[30]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~48_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~47_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~50_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~46_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~45_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[29]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[26]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[26]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~43_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[27]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[24]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[24]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~34_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|monitor_error~0_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|monitor_error~q ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~29_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~0_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_wr~0_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_wr~q ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_en~0_combout ;
wire \lab03|cpu|F_iw[4]~15_combout ;
wire \lab03|cpu|D_ctrl_st~0_combout ;
wire \lab03|cpu|R_ctrl_st~q ;
wire \lab03|cpu|d_write_nxt~0_combout ;
wire \mm_interconnect_0|lab03_data_master_translator|av_waitrequest~0_combout ;
wire \lab03|cpu|E_st_stall~combout ;
wire \lab03|cpu|d_write~q ;
wire \sram|wren~0_combout ;
wire \mm_interconnect_0|lab03_instruction_master_agent|cp_valid~0_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_valid~0_combout ;
wire \sram|wren~1_combout ;
wire \lab03|cpu|F_iw[3]~14_combout ;
wire \lab03|cpu|D_ctrl_ld~0_combout ;
wire \lab03|cpu|R_ctrl_ld~q ;
wire \lab03|cpu|d_read_nxt~combout ;
wire \lab03|cpu|d_read~q ;
wire \mm_interconnect_0|lab03_data_master_translator|uav_read~0_combout ;
wire \mm_interconnect_0|display1_s1_translator|read_latency_shift_reg~1_combout ;
wire \mm_interconnect_0|display1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_ienable[0]~0_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0_combout ;
wire \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[0]~feeder_combout ;
wire \switches_export[0]~input_o ;
wire \sw|d1_data_in[0]~feeder_combout ;
wire \sw|edge_capture~0_combout ;
wire \debug|ien_AF~q ;
wire \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[0]~1_combout ;
wire \display2|data_out~0_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[0]~2_combout ;
wire \display1|data_out~1_combout ;
wire \lab03|cpu|Equal133~0_combout ;
wire \lab03|cpu|Equal135~0_combout ;
wire \lab03|cpu|Equal62~17_combout ;
wire \lab03|cpu|D_op_wrctl~combout ;
wire \lab03|cpu|R_ctrl_wrctl_inst~q ;
wire \lab03|cpu|W_ienable_reg[0]~0_combout ;
wire \lab03|cpu|Equal134~0_combout ;
wire \lab03|cpu|E_control_rd_data[0]~0_combout ;
wire \lab03|cpu|Equal132~0_combout ;
wire \lab03|cpu|W_status_reg_pie_inst_nxt~0_combout ;
wire \lab03|cpu|W_estatus_reg_inst_nxt~0_combout ;
wire \lab03|cpu|W_estatus_reg~q ;
wire \lab03|cpu|W_status_reg_pie_inst_nxt~1_combout ;
wire \lab03|cpu|W_status_reg_pie~q ;
wire \lab03|cpu|W_bstatus_reg_inst_nxt~0_combout ;
wire \lab03|cpu|W_bstatus_reg~q ;
wire \lab03|cpu|E_control_rd_data[0]~1_combout ;
wire \lab03|cpu|E_control_rd_data[0]~2_combout ;
wire \lab03|cpu|W_rf_wr_data[0]~31_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~3_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_single_step_mode~q ;
wire \lab03|cpu|wait_for_one_post_bret_inst~0_combout ;
wire \lab03|cpu|wait_for_one_post_bret_inst~q ;
wire \lab03|cpu|hbreak_pending_nxt~0_combout ;
wire \lab03|cpu|hbreak_pending~q ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|break_on_reset~0_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|break_on_reset~q ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|jtag_break~0_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|jtag_break~q ;
wire \lab03|cpu|hbreak_req~0_combout ;
wire \lab03|cpu|D_iw[18]~0_combout ;
wire \lab03|cpu|F_iw[1]~12_combout ;
wire \lab03|cpu|Equal0~10_combout ;
wire \lab03|cpu|D_ctrl_exception~0_combout ;
wire \lab03|cpu|D_ctrl_exception~3_combout ;
wire \lab03|cpu|D_ctrl_exception~2_combout ;
wire \lab03|cpu|R_ctrl_exception~q ;
wire \lab03|cpu|F_pc_sel_nxt.01~0_combout ;
wire \lab03|cpu|F_pc_no_crst_nxt[4]~5_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|Equal0~0_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[13]~feeder_combout ;
wire \lab03|cpu|F_iw[13]~7_combout ;
wire \lab03|cpu|D_ctrl_shift_rot_right~0_combout ;
wire \lab03|cpu|D_ctrl_shift_rot_right~1_combout ;
wire \lab03|cpu|R_ctrl_shift_rot_right~q ;
wire \lab03|cpu|E_shift_rot_result_nxt[9]~6_combout ;
wire \lab03|cpu|E_logic_result[9]~6_combout ;
wire \lab03|cpu|E_alu_result[9]~7_combout ;
wire \mm_interconnect_0|router|Equal2~0_combout ;
wire \display0|data_out[0]~1_combout ;
wire \mm_interconnect_0|router|Equal4~0_combout ;
wire \mm_interconnect_0|display0_s1_translator|read_latency_shift_reg~0_combout ;
wire \mm_interconnect_0|cmd_demux|WideOr0~0_combout ;
wire \mm_interconnect_0|display2_s1_translator|read_latency_shift_reg~0_combout ;
wire \mm_interconnect_0|cmd_demux|sink_ready~1_combout ;
wire \mm_interconnect_0|display1_s1_translator|read_latency_shift_reg~0_combout ;
wire \mm_interconnect_0|sw_s1_translator|read_latency_shift_reg~0_combout ;
wire \mm_interconnect_0|cmd_demux|WideOr0~combout ;
wire \mm_interconnect_0|lab03_data_master_translator|write_accepted~0_combout ;
wire \mm_interconnect_0|lab03_data_master_translator|write_accepted~DUPLICATE_q ;
wire \debug|always2~0_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|write~0_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|write~q ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|waitrequest~0_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|read~0_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|read~q ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|waitrequest~1_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|waitrequest~q ;
wire \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|write~0_combout ;
wire \mm_interconnect_0|cmd_mux_001|update_grant~0_combout ;
wire \mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout ;
wire \mm_interconnect_0|cmd_mux_001|packet_in_progress~q ;
wire \mm_interconnect_0|cmd_demux|src1_valid~0_combout ;
wire \mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ;
wire \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout ;
wire \mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout ;
wire \mm_interconnect_0|cmd_mux_001|WideOr1~combout ;
wire \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2_combout ;
wire \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem[1][53]~q ;
wire \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem~2_combout ;
wire \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem[0][53]~q ;
wire \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem[1][71]~q ;
wire \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem~1_combout ;
wire \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem[0][71]~q ;
wire \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ;
wire \lab03|cpu|F_iw[5]~16_combout ;
wire \lab03|cpu|Equal0~0_combout ;
wire \lab03|cpu|D_ctrl_shift_rot~0_combout ;
wire \lab03|cpu|D_ctrl_shift_rot~1_combout ;
wire \lab03|cpu|R_ctrl_shift_rot~q ;
wire \lab03|cpu|E_logic_result[11]~10_combout ;
wire \lab03|cpu|E_alu_result[11]~11_combout ;
wire \mm_interconnect_0|cmd_demux|sink_ready~0_combout ;
wire \mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout ;
wire \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~0_combout ;
wire \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used[0]~2_combout ;
wire \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \mm_interconnect_0|sram_s1_translator|read_latency_shift_reg~0_combout ;
wire \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ;
wire \lab03|cpu|F_iw[14]~8_combout ;
wire \lab03|cpu|D_ctrl_break~0_combout ;
wire \lab03|cpu|R_ctrl_break~q ;
wire \lab03|cpu|hbreak_enabled~0_combout ;
wire \lab03|cpu|hbreak_enabled~q ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|adapted_tdo~feeder_combout ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|adapted_tdo~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TCKUTAP ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~53_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[22]~feeder_combout ;
wire \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|resetrequest~q ;
wire \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ;
wire \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \rst_controller|r_sync_rst_chain~0_combout ;
wire \rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ;
wire \rst_controller|WideOr0~0_combout ;
wire \rst_controller|r_sync_rst~q ;
wire \debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q ;
wire \mm_interconnect_0|lab03_data_master_translator|read_accepted~0_combout ;
wire \mm_interconnect_0|lab03_data_master_translator|read_accepted~q ;
wire \debug|av_waitrequest~0_combout ;
wire \mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout ;
wire \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem~0_combout ;
wire \mm_interconnect_0|lab03_debug_mem_slave_translator|read_latency_shift_reg~0_combout ;
wire \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ;
wire \mm_interconnect_0|display0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ;
wire \mm_interconnect_0|rsp_mux|WideOr1~0_combout ;
wire \mm_interconnect_0|rsp_mux|WideOr1~combout ;
wire \mm_interconnect_0|lab03_data_master_translator|end_begintransfer~0_combout ;
wire \mm_interconnect_0|lab03_data_master_translator|end_begintransfer~q ;
wire \mm_interconnect_0|lab03_data_master_translator|av_waitrequest~1_combout ;
wire \lab03|cpu|av_ld_waiting_for_data~q ;
wire \lab03|cpu|av_ld_waiting_for_data_nxt~0_combout ;
wire \lab03|cpu|E_shift_rot_cnt[0]~feeder_combout ;
wire \lab03|cpu|E_shift_rot_cnt[0]~_wirecell_combout ;
wire \lab03|cpu|Add3~3_combout ;
wire \lab03|cpu|Add3~2_combout ;
wire \lab03|cpu|Add3~1_combout ;
wire \lab03|cpu|E_stall~1_combout ;
wire \lab03|cpu|Add3~0_combout ;
wire \lab03|cpu|E_stall~2_combout ;
wire \lab03|cpu|E_stall~0_combout ;
wire \lab03|cpu|E_stall~3_combout ;
wire \mm_interconnect_0|cmd_demux|sink_ready~3_combout ;
wire \mm_interconnect_0|cmd_demux|WideOr0~1_combout ;
wire \mm_interconnect_0|lab03_data_master_translator|av_waitrequest~2_combout ;
wire \lab03|cpu|E_valid_from_R~0_combout ;
wire \lab03|cpu|E_valid_from_R~q ;
wire \lab03|cpu|W_valid~0_combout ;
wire \lab03|cpu|W_valid~q ;
wire \lab03|cpu|D_wr_dst_reg~0_combout ;
wire \lab03|cpu|D_wr_dst_reg~combout ;
wire \lab03|cpu|R_wr_dst_reg~q ;
wire \lab03|cpu|W_rf_wren~combout ;
wire \lab03|cpu|d_writedata[1]~DUPLICATE_q ;
wire \debug|ien_AE~q ;
wire \debug|LessThan0~0_combout ;
wire \debug|LessThan0~1_combout ;
wire \debug|fifo_AE~q ;
wire \lab03|cpu|W_ienable_reg[0]~DUPLICATE_q ;
wire \lab03|cpu|W_ipending_reg_nxt[0]~0_combout ;
wire \lab03|cpu|intr_req~combout ;
wire \lab03|cpu|F_iw[0]~11_combout ;
wire \lab03|cpu|D_ctrl_logic~0_combout ;
wire \lab03|cpu|D_ctrl_logic~1_combout ;
wire \lab03|cpu|R_ctrl_logic~q ;
wire \lab03|cpu|E_alu_result[3]~2_combout ;
wire \mm_interconnect_0|router|Equal6~0_combout ;
wire \display0|data_out~0_combout ;
wire \display0|data_out[5]~DUPLICATE_q ;
wire \display1|data_out[0]~DUPLICATE_q ;
wire \display1|data_out[2]~DUPLICATE_q ;
wire \display1|data_out[3]~DUPLICATE_q ;
wire \display2|data_out[5]~DUPLICATE_q ;
wire \display2|data_out[6]~DUPLICATE_q ;
wire \altera_internal_jtag~TDO ;
wire [7:0] \lab03|cpu|av_ld_byte0_data ;
wire [31:0] \lab03|cpu|W_alu_result ;
wire [31:0] \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata ;
wire [31:0] \lab03|cpu|E_src2 ;
wire [1:0] \mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used ;
wire [1:0] \mm_interconnect_0|cmd_mux_002|saved_grant ;
wire [4:0] \rst_controller|altera_reset_synchronizer_int_chain ;
wire [10:0] \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift ;
wire [1:0] \lab03|cpu|av_ld_align_cycle ;
wire [0:0] \mm_interconnect_0|display2_s1_translator|read_latency_shift_reg ;
wire [3:0] \rst_controller|r_sync_rst_chain ;
wire [31:0] \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg ;
wire [31:0] \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b ;
wire [31:0] \lab03|cpu|E_shift_rot_result ;
wire [9:0] \debug|Lab03_DEBUG_alt_jtag_atlantic|count ;
wire [31:0] \display2|readdata ;
wire [31:0] \lab03|cpu|d_writedata ;
wire [31:0] \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg ;
wire [31:0] \lab03|cpu|D_iw ;
wire [1:0] \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|ir ;
wire [0:0] \mm_interconnect_0|lab03_debug_mem_slave_translator|read_latency_shift_reg ;
wire [11:0] \lab03|cpu|F_pc ;
wire [31:0] \mm_interconnect_0|display1_s1_translator|av_readdata_pre ;
wire [31:0] \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre ;
wire [31:0] \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a ;
wire [4:0] \lab03|cpu|E_shift_rot_cnt ;
wire [1:0] \mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used ;
wire [31:0] \sram|the_altsyncram|auto_generated|q_a ;
wire [31:0] \lab03|cpu|E_src1 ;
wire [10:0] \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg ;
wire [7:0] \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b ;
wire [6:0] \display2|data_out ;
wire [31:0] \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b ;
wire [1:0] \mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used ;
wire [37:0] \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr ;
wire [7:0] \debug|Lab03_DEBUG_alt_jtag_atlantic|rdata ;
wire [0:0] \mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg ;
wire [7:0] \lab03|cpu|av_ld_byte3_data ;
wire [8:0] \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address ;
wire [6:0] \display0|data_out ;
wire [6:0] \display1|data_out ;
wire [0:0] \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg ;
wire [1:0] \mm_interconnect_0|display0_s1_translator|wait_latency_counter ;
wire [1:0] \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|ir_out ;
wire [1:0] \mm_interconnect_0|display1_s1_translator|wait_latency_counter ;
wire [1:0] \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used ;
wire [6:0] \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr ;
wire [1:0] \lab03|cpu|R_logic_op ;
wire [1:0] \mm_interconnect_0|display2_s1_translator|wait_latency_counter ;
wire [0:0] \mm_interconnect_0|display0_s1_translator|read_latency_shift_reg ;
wire [2:0] \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize ;
wire [1:0] \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg ;
wire [0:0] \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg ;
wire [31:0] \mm_interconnect_0|display0_s1_translator|av_readdata_pre ;
wire [1:0] \mm_interconnect_0|sw_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \mm_interconnect_0|sw_s1_translator|wait_latency_counter ;
wire [9:0] \sw|read_mux_out ;
wire [1:0] \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \mm_interconnect_0|cmd_mux_001|saved_grant ;
wire [1:0] \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used ;
wire [0:0] \mm_interconnect_0|sw_s1_translator|read_latency_shift_reg ;
wire [0:0] \mm_interconnect_0|sram_s1_translator|read_latency_shift_reg ;
wire [0:0] \mm_interconnect_0|display1_s1_translator|read_latency_shift_reg ;
wire [31:0] \lab03|cpu|W_control_rd_data ;
wire [4:0] \lab03|cpu|R_dst_regnum ;
wire [1:0] \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg ;
wire [37:0] \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo ;
wire [0:0] \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg ;
wire [31:0] \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre ;
wire [31:0] \mm_interconnect_0|display2_s1_translator|av_readdata_pre ;
wire [31:0] \mm_interconnect_0|sw_s1_translator|av_readdata_pre ;
wire [89:0] \mm_interconnect_0|rsp_mux|src_data ;
wire [7:0] \lab03|cpu|av_ld_byte1_data ;
wire [1:0] \lab03|cpu|R_compare_op ;
wire [31:0] \lab03|cpu|W_ienable_reg ;
wire [31:0] \lab03|cpu|W_ipending_reg ;
wire [89:0] \mm_interconnect_0|cmd_mux_001|src_data ;
wire [31:0] \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata ;
wire [3:0] \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|byteenable ;
wire [31:0] \display1|readdata ;
wire [31:0] \display0|readdata ;
wire [89:0] \mm_interconnect_0|cmd_mux_002|src_data ;
wire [3:0] \lab03|cpu|d_byteenable ;
wire [31:0] \sw|readdata ;
wire [7:0] \lab03|cpu|av_ld_byte2_data ;
wire [31:0] \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_ienable ;
wire [31:0] \debug|av_readdata ;
wire [5:0] \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [5:0] \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit ;
wire [5:0] \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit ;
wire [0:0] \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg ;
wire [0:0] \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg ;
wire [7:0] \debug|Lab03_DEBUG_alt_jtag_atlantic|wdata ;
wire [5:0] \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [5:0] \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit ;
wire [9:0] \sw|edge_capture ;
wire [5:0] \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit ;
wire [1:0] \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [9:0] \sw|d2_data_in ;
wire [9:0] \sw|d1_data_in ;
wire [0:0] \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg ;
wire [1:0] \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [6:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [23:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [24:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;

wire [39:0] \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [19:0] \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [9:0] \sram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [9:0] \sram|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [9:0] \sram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [9:0] \sram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [39:0] \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [39:0] \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [39:0] \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [19:0] \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ;

assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0] = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1] = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2] = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3] = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4] = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5] = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6] = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7] = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16] = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17] = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18] = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19] = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20] = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21] = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22] = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23] = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];

assign \sram|the_altsyncram|auto_generated|q_a [0] = \sram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \sram|the_altsyncram|auto_generated|q_a [1] = \sram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \sram|the_altsyncram|auto_generated|q_a [2] = \sram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \sram|the_altsyncram|auto_generated|q_a [3] = \sram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \sram|the_altsyncram|auto_generated|q_a [4] = \sram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \sram|the_altsyncram|auto_generated|q_a [5] = \sram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \sram|the_altsyncram|auto_generated|q_a [6] = \sram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \sram|the_altsyncram|auto_generated|q_a [7] = \sram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \sram|the_altsyncram|auto_generated|q_a [24] = \sram|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];
assign \sram|the_altsyncram|auto_generated|q_a [25] = \sram|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [1];
assign \sram|the_altsyncram|auto_generated|q_a [26] = \sram|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [2];
assign \sram|the_altsyncram|auto_generated|q_a [27] = \sram|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [3];
assign \sram|the_altsyncram|auto_generated|q_a [28] = \sram|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [4];
assign \sram|the_altsyncram|auto_generated|q_a [29] = \sram|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [5];
assign \sram|the_altsyncram|auto_generated|q_a [30] = \sram|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [6];
assign \sram|the_altsyncram|auto_generated|q_a [31] = \sram|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [7];

assign \sram|the_altsyncram|auto_generated|q_a [16] = \sram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \sram|the_altsyncram|auto_generated|q_a [17] = \sram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];
assign \sram|the_altsyncram|auto_generated|q_a [18] = \sram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [2];
assign \sram|the_altsyncram|auto_generated|q_a [19] = \sram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [3];
assign \sram|the_altsyncram|auto_generated|q_a [20] = \sram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [4];
assign \sram|the_altsyncram|auto_generated|q_a [21] = \sram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [5];
assign \sram|the_altsyncram|auto_generated|q_a [22] = \sram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [6];
assign \sram|the_altsyncram|auto_generated|q_a [23] = \sram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [7];

assign \sram|the_altsyncram|auto_generated|q_a [8] = \sram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \sram|the_altsyncram|auto_generated|q_a [9] = \sram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];
assign \sram|the_altsyncram|auto_generated|q_a [10] = \sram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [2];
assign \sram|the_altsyncram|auto_generated|q_a [11] = \sram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [3];
assign \sram|the_altsyncram|auto_generated|q_a [12] = \sram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [4];
assign \sram|the_altsyncram|auto_generated|q_a [13] = \sram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [5];
assign \sram|the_altsyncram|auto_generated|q_a [14] = \sram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [6];
assign \sram|the_altsyncram|auto_generated|q_a [15] = \sram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [7];

assign \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [0] = \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [1] = \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [2] = \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [3] = \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [4] = \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [5] = \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [6] = \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [7] = \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];

assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [0] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [1] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [15] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [16] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [17] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [18] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [19] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [20] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [21] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [22] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [23] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [24] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [25] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [26] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [27] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [28] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [29] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [30] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [31] = \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \debug|Lab03_DEBUG_alt_jtag_atlantic|rdata [0] = \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \debug|Lab03_DEBUG_alt_jtag_atlantic|rdata [1] = \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \debug|Lab03_DEBUG_alt_jtag_atlantic|rdata [2] = \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \debug|Lab03_DEBUG_alt_jtag_atlantic|rdata [3] = \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \debug|Lab03_DEBUG_alt_jtag_atlantic|rdata [4] = \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \debug|Lab03_DEBUG_alt_jtag_atlantic|rdata [5] = \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \debug|Lab03_DEBUG_alt_jtag_atlantic|rdata [6] = \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \debug|Lab03_DEBUG_alt_jtag_atlantic|rdata [7] = \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];

assign \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8] = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9] = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];
assign \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10] = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [2];
assign \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11] = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [3];
assign \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12] = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [4];
assign \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13] = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [5];
assign \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14] = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [6];
assign \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15] = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [7];
assign \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24] = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [10];
assign \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25] = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [11];
assign \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26] = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [12];
assign \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27] = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [13];
assign \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28] = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [14];
assign \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29] = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [15];
assign \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30] = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [16];
assign \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31] = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [17];

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \hex0_export[0]~output (
	.i(!\display0|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex0_export[0]),
	.obar());
// synopsys translate_off
defparam \hex0_export[0]~output .bus_hold = "false";
defparam \hex0_export[0]~output .open_drain_output = "false";
defparam \hex0_export[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \hex0_export[1]~output (
	.i(!\display0|data_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex0_export[1]),
	.obar());
// synopsys translate_off
defparam \hex0_export[1]~output .bus_hold = "false";
defparam \hex0_export[1]~output .open_drain_output = "false";
defparam \hex0_export[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \hex0_export[2]~output (
	.i(!\display0|data_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex0_export[2]),
	.obar());
// synopsys translate_off
defparam \hex0_export[2]~output .bus_hold = "false";
defparam \hex0_export[2]~output .open_drain_output = "false";
defparam \hex0_export[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \hex0_export[3]~output (
	.i(!\display0|data_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex0_export[3]),
	.obar());
// synopsys translate_off
defparam \hex0_export[3]~output .bus_hold = "false";
defparam \hex0_export[3]~output .open_drain_output = "false";
defparam \hex0_export[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \hex0_export[4]~output (
	.i(!\display0|data_out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex0_export[4]),
	.obar());
// synopsys translate_off
defparam \hex0_export[4]~output .bus_hold = "false";
defparam \hex0_export[4]~output .open_drain_output = "false";
defparam \hex0_export[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \hex0_export[5]~output (
	.i(!\display0|data_out[5]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex0_export[5]),
	.obar());
// synopsys translate_off
defparam \hex0_export[5]~output .bus_hold = "false";
defparam \hex0_export[5]~output .open_drain_output = "false";
defparam \hex0_export[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \hex0_export[6]~output (
	.i(!\display0|data_out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex0_export[6]),
	.obar());
// synopsys translate_off
defparam \hex0_export[6]~output .bus_hold = "false";
defparam \hex0_export[6]~output .open_drain_output = "false";
defparam \hex0_export[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \hex1_export[0]~output (
	.i(!\display1|data_out[0]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex1_export[0]),
	.obar());
// synopsys translate_off
defparam \hex1_export[0]~output .bus_hold = "false";
defparam \hex1_export[0]~output .open_drain_output = "false";
defparam \hex1_export[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \hex1_export[1]~output (
	.i(!\display1|data_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex1_export[1]),
	.obar());
// synopsys translate_off
defparam \hex1_export[1]~output .bus_hold = "false";
defparam \hex1_export[1]~output .open_drain_output = "false";
defparam \hex1_export[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \hex1_export[2]~output (
	.i(!\display1|data_out[2]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex1_export[2]),
	.obar());
// synopsys translate_off
defparam \hex1_export[2]~output .bus_hold = "false";
defparam \hex1_export[2]~output .open_drain_output = "false";
defparam \hex1_export[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \hex1_export[3]~output (
	.i(!\display1|data_out[3]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex1_export[3]),
	.obar());
// synopsys translate_off
defparam \hex1_export[3]~output .bus_hold = "false";
defparam \hex1_export[3]~output .open_drain_output = "false";
defparam \hex1_export[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \hex1_export[4]~output (
	.i(!\display1|data_out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex1_export[4]),
	.obar());
// synopsys translate_off
defparam \hex1_export[4]~output .bus_hold = "false";
defparam \hex1_export[4]~output .open_drain_output = "false";
defparam \hex1_export[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \hex1_export[5]~output (
	.i(!\display1|data_out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex1_export[5]),
	.obar());
// synopsys translate_off
defparam \hex1_export[5]~output .bus_hold = "false";
defparam \hex1_export[5]~output .open_drain_output = "false";
defparam \hex1_export[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \hex1_export[6]~output (
	.i(!\display1|data_out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex1_export[6]),
	.obar());
// synopsys translate_off
defparam \hex1_export[6]~output .bus_hold = "false";
defparam \hex1_export[6]~output .open_drain_output = "false";
defparam \hex1_export[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N3
cyclonev_io_obuf \hex2_export[0]~output (
	.i(!\display2|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex2_export[0]),
	.obar());
// synopsys translate_off
defparam \hex2_export[0]~output .bus_hold = "false";
defparam \hex2_export[0]~output .open_drain_output = "false";
defparam \hex2_export[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \hex2_export[1]~output (
	.i(!\display2|data_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex2_export[1]),
	.obar());
// synopsys translate_off
defparam \hex2_export[1]~output .bus_hold = "false";
defparam \hex2_export[1]~output .open_drain_output = "false";
defparam \hex2_export[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \hex2_export[2]~output (
	.i(!\display2|data_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex2_export[2]),
	.obar());
// synopsys translate_off
defparam \hex2_export[2]~output .bus_hold = "false";
defparam \hex2_export[2]~output .open_drain_output = "false";
defparam \hex2_export[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \hex2_export[3]~output (
	.i(!\display2|data_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex2_export[3]),
	.obar());
// synopsys translate_off
defparam \hex2_export[3]~output .bus_hold = "false";
defparam \hex2_export[3]~output .open_drain_output = "false";
defparam \hex2_export[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \hex2_export[4]~output (
	.i(!\display2|data_out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex2_export[4]),
	.obar());
// synopsys translate_off
defparam \hex2_export[4]~output .bus_hold = "false";
defparam \hex2_export[4]~output .open_drain_output = "false";
defparam \hex2_export[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \hex2_export[5]~output (
	.i(!\display2|data_out[5]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex2_export[5]),
	.obar());
// synopsys translate_off
defparam \hex2_export[5]~output .bus_hold = "false";
defparam \hex2_export[5]~output .open_drain_output = "false";
defparam \hex2_export[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \hex2_export[6]~output (
	.i(!\display2|data_out[6]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex2_export[6]),
	.obar());
// synopsys translate_off
defparam \hex2_export[6]~output .bus_hold = "false";
defparam \hex2_export[6]~output .open_drain_output = "false";
defparam \hex2_export[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cyclonev_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
defparam \altera_reserved_tdo~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk_clk~input (
	.i(clk_clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk_clk~input_o ));
// synopsys translate_off
defparam \clk_clk~input .bus_hold = "false";
defparam \clk_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk_clk~inputCLKENA0 (
	.inclk(\clk_clk~input_o ),
	.ena(vcc),
	.outclk(\clk_clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk_clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk_clk~inputCLKENA0 .disable_mode = "low";
defparam \clk_clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk_clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk_clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N12
cyclonev_lcell_comb \debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~feeder .extended_lut = "off";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N18
cyclonev_lcell_comb \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .extended_lut = "off";
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N7
cyclonev_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N1
cyclonev_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N7
cyclonev_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X0_Y2_N3
cyclonev_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LABCELL_X1_Y2_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 64'h0000000033333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 64'h00000000FF00FF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 64'h3F3FFFFF3F3FFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\altera_internal_jtag~TMSUTAP ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 64'h000055550000FFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N53
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N16
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 64'h000000FF000000FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 64'h050F050F050F050F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 64'h0505050555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 64'h00F000F000F000F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y1_N53
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 64'h555555555555AAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N52
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 64'hCCCCEEEECCCCCCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 64'hFFFFFFFF5FFF5FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 64'h005F005F00FF00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 64'h00F000F000F000F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 64'h0000333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 64'h0033003300330033;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 64'h3FFF3FFF3FFF3FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N48
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_itrace|trc_on~0 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_itrace|trc_on~0_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_itrace|trc_on~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_itrace|trc_on~0 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_itrace|trc_on~0 .lut_mask = 64'h0000000000000000;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_itrace|trc_on~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N28
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y1_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y1_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N43
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 64'h8080000000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 64'h0200000000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 (
	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_itrace|trc_on~0_combout ),
	.datab(!\altera_internal_jtag~TDIUTAP ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_itrace|trc_on~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 .extended_lut = "on";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 .lut_mask = 64'h0003005FFFF3FF5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 .lut_mask = 64'h3335333533333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N52
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 .lut_mask = 64'h8F808F8080808080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .lut_mask = 64'h00000F0F0000CCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N10
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 .lut_mask = 64'h3333333300000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .lut_mask = 64'h00F000F000F000F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N30
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout  = !\mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout 

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N12
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_ienable[31]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_ienable[31]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_ienable[31]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_ienable[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N54
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~0 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~0_combout  = ( \lab03|cpu|hbreak_enabled~q  & ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|hbreak_enabled~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N56
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|debugaccess (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|debugaccess~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|debugaccess .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|debugaccess .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N9
cyclonev_lcell_comb \lab03|cpu|i_read_nxt~0 (
// Equation(s):
// \lab03|cpu|i_read_nxt~0_combout  = ( \lab03|cpu|i_read~q  & ( \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( !\lab03|cpu|W_valid~q  ) ) ) # ( !\lab03|cpu|i_read~q  & ( \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( 
// !\lab03|cpu|W_valid~q  ) ) ) # ( \lab03|cpu|i_read~q  & ( !\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( !\lab03|cpu|W_valid~q  ) ) ) # ( !\lab03|cpu|i_read~q  & ( !\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( 
// (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & !\lab03|cpu|W_valid~q ) ) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(!\lab03|cpu|W_valid~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\lab03|cpu|i_read~q ),
	.dataf(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|i_read_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|i_read_nxt~0 .extended_lut = "off";
defparam \lab03|cpu|i_read_nxt~0 .lut_mask = 64'h4444CCCCCCCCCCCC;
defparam \lab03|cpu|i_read_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N10
dffeas \lab03|cpu|i_read (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|i_read_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|i_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|i_read .is_wysiwyg = "true";
defparam \lab03|cpu|i_read .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N36
cyclonev_lcell_comb \lab03|cpu|F_valid~0 (
// Equation(s):
// \lab03|cpu|F_valid~0_combout  = (!\lab03|cpu|i_read~q  & ((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ) # (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )))

	.dataa(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\lab03|cpu|i_read~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|F_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|F_valid~0 .extended_lut = "off";
defparam \lab03|cpu|F_valid~0 .lut_mask = 64'h7070707070707070;
defparam \lab03|cpu|F_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N21
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[4]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[4]~feeder_combout  = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout 

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[4]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N40
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.datae(!\altera_internal_jtag~TMSUTAP ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 64'h0000050500000F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .lut_mask = 64'h3332373332323233;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .lut_mask = 64'hFFFF000000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6 .lut_mask = 64'h0000000055025500;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N28
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3 .lut_mask = 64'h0F0F0F0F55555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4 .lut_mask = 64'h5500558055005500;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5 .lut_mask = 64'h0000000004000400;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(gnd),
	.datae(!\altera_internal_jtag~TMSUTAP ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 64'hF0F0A0A0F0F0A0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datab(!\altera_internal_jtag~TDIUTAP ),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .lut_mask = 64'h0000010155005000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 64'h0100000000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 64'h007700770575FFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 .lut_mask = 64'h0F0F0F0F33333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N30
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[34]~28 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[34]~28_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3])) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ) # 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[34]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[34]~28 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[34]~28 .lut_mask = 64'hF0F2F0F200220022;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[34]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N9
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_cdr (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_cdr~combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_cdr .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_cdr .lut_mask = 64'hFFFFFFFFF5F5F5F5;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_cdr .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N30
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize~0 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize~0_combout  = 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  $ 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize~0 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize~0 .lut_mask = 64'h6666666666666666;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N51
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_uir (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_uir~combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_uir~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_uir .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_uir .lut_mask = 64'h0000000011111111;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_uir .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N32
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_uir~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize[0] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N51
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0 .lut_mask = 64'h000000000F000F00;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N33
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|trigger_state~0 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|trigger_state~0_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|trigger_state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|trigger_state~0 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|trigger_state~0 .lut_mask = 64'h0000000000000000;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|trigger_state~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N35
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|trigger_state (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|trigger_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|trigger_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|trigger_state .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|trigger_state .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N18
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~21 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~21_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q )) ) ) ) # ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q )) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~21 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~21 .lut_mask = 64'h0000020200002020;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N42
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~23 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~23_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr 
// [37] & ( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~21_combout )) # (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|trigger_state~q ))) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & (((\altera_internal_jtag~TDIUTAP )))) ) ) ) # ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [37] & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|trigger_state~q  & 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~21_combout ))) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & (((\altera_internal_jtag~TDIUTAP )))) ) ) ) # ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [37] & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~21_combout )) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & ((\altera_internal_jtag~TDIUTAP ))) ) ) ) # ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [37] & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & \altera_internal_jtag~TDIUTAP ) ) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|trigger_state~q ),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~21_combout ),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [37]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~23 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~23 .lut_mask = 64'h0033C0F30437C4F7;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N39
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[37]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[37]~feeder_combout  = 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~23_combout 

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~23_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[37]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[37]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[37]~feeder .lut_mask = 64'h5555555555555555;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[37]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N41
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[37] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[37]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [37]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[37] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[37] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N12
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[36]~22 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[36]~22_combout  = ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [37] & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~21_combout  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  ) ) ) # ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [37] & ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~21_combout  & ( 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [36]) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) ) ) ) # ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [37] & ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~21_combout  & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [36]) ) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [36]),
	.datad(gnd),
	.datae(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [37]),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[36]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[36]~22 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[36]~22 .lut_mask = 64'h0C0C3F3F00003333;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[36]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N30
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[36]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[36]~feeder_combout  = ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[36]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[36]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[36]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[36]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[36]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[36]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N32
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[36] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [36]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[36] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[36] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N39
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|Decoder1~0 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|Decoder1~0_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q )

	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|Decoder1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|Decoder1~0 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|Decoder1~0 .lut_mask = 64'h0303030303030303;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|Decoder1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N41
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|Decoder1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_uir~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize[1] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N36
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize[2]~1 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize[2]~1_combout  = ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|Decoder1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize[2]~1 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize[2]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N38
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_uir~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize[2] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N24
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~24 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~24_combout  = ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize [2] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize [0] & 
// ((!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize [1] & ((\altera_internal_jtag~TDIUTAP ))) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize [1] & (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr 
// [36])))) # (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize [0] & 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [36])) ) ) # ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize [2] & ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr 
// [36] ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize [0]),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [36]),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize [1]),
	.datae(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~24 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~24 .lut_mask = 64'h33331B3333331B33;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N0
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~75 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~75_combout  = ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg [0] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [35])))))) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// ((((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [35]))))) ) ) # ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & ( 
// (((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~24_combout ))) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~24_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datae(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [35]),
	.datag(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~75 .extended_lut = "on";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~75 .lut_mask = 64'h08000F0F5D770F0F;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~75 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N2
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[35] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [35]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[35] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[35] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N48
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_e1dr~0 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_e1dr~0_combout  = 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]))

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_e1dr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_e1dr~0 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_e1dr~0 .lut_mask = 64'h0202020202020202;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_e1dr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N49
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|vs_e1dr_d1 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_e1dr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|vs_e1dr_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|vs_e1dr_d1 .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|vs_e1dr_d1 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y3_N19
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1 (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|vs_e1dr_d1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1 .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N57
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout  = ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N59
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y3_N56
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|sync2_e1dr (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|sync2_e1dr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|sync2_e1dr .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|sync2_e1dr .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N3
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|update_jdo_strobe~0 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout  = 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg [0] & 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|sync2_e1dr~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg [0]),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|sync2_e1dr~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|update_jdo_strobe~0 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|update_jdo_strobe~0 .lut_mask = 64'h0F000F000F000F00;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|update_jdo_strobe~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N5
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|update_jdo_strobe (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|update_jdo_strobe .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|update_jdo_strobe .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y4_N35
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|enable_action_strobe (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|enable_action_strobe .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|enable_action_strobe .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N5
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|vs_uir_d1 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_uir~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|vs_uir_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|vs_uir_d1 .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|vs_uir_d1 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y4_N11
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|din_s1 (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|vs_uir_d1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|din_s1 .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|din_s1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N6
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg[0]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg[0]~feeder_combout  = ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|din_s1~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|din_s1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg[0]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N8
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg[0] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y4_N17
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|sync2_uir (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|sync2_uir~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|sync2_uir .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|sync2_uir .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N12
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jxuir~0 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jxuir~0_combout  = ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg [0] & ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|sync2_uir~q  ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|sync2_uir~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jxuir~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jxuir~0 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jxuir~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jxuir~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N14
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jxuir (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jxuir~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jxuir~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jxuir .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jxuir .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y4_N26
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|ir[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jxuir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|ir [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|ir[0] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|ir[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N53
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[35] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [35]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [35]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[35] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[35] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y4_N29
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|ir[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jxuir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|ir [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|ir[1] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|ir[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N48
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  = ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [34] & ( 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|enable_action_strobe~q  & 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|ir [0] & 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [35] & 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|ir [1]))) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|ir [0]),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [35]),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|ir [1]),
	.datae(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [34]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a .lut_mask = 64'h0000400000004000;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N51
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~2 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~2_combout  = ( \lab03|cpu|d_writedata[1]~DUPLICATE_q  & ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|d_writedata[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~2 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N52
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[1]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[1]~DUPLICATE .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N54
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~49 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~49_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr 
// [31] & ( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] & ( 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]) # 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ) ) ) ) # ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [31] & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datae(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [31]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~49 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~49 .lut_mask = 64'h0000FFFF0000F5F7;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N26
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[30] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [30]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[30] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N0
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[36]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[36]~feeder_combout  = 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [36]

	.dataa(gnd),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [36]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[36]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[36]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[36]~feeder .lut_mask = 64'h3333333333333333;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[36]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N2
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[36] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [36]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[36] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N5
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[37] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [37]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [37]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[37] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N30
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~0 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~0_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|ir [1] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|ir [0] & 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|enable_action_strobe~q ) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|ir [0]),
	.datab(gnd),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.datad(gnd),
	.datae(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|ir [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~0 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~0 .lut_mask = 64'h00000A0A00000A0A;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N3
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~1 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~1_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~0_combout  & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [36] & 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [37]) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [36]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [37]),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~1 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~1 .lut_mask = 64'h00000000AA00AA00;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N35
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[30] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~1_combout ),
	.sload(vcc),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[30] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N45
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[22]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[22]~feeder_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[22]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N54
cyclonev_lcell_comb \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 (
// Equation(s):
// \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 .extended_lut = "off";
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 .lut_mask = 64'h0000000000000000;
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N56
dffeas \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N44
dffeas \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N45
cyclonev_lcell_comb \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder (
// Equation(s):
// \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout  = ( \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .extended_lut = "off";
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N47
dffeas \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N48
cyclonev_lcell_comb \rst_controller|r_sync_rst_chain[3]~feeder (
// Equation(s):
// \rst_controller|r_sync_rst_chain[3]~feeder_combout  = ( \rst_controller|altera_reset_synchronizer_int_chain [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rst_controller|altera_reset_synchronizer_int_chain [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_controller|r_sync_rst_chain[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_controller|r_sync_rst_chain[3]~feeder .extended_lut = "off";
defparam \rst_controller|r_sync_rst_chain[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rst_controller|r_sync_rst_chain[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N50
dffeas \rst_controller|r_sync_rst_chain[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\rst_controller|r_sync_rst_chain[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|r_sync_rst_chain [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|r_sync_rst_chain[3] .is_wysiwyg = "true";
defparam \rst_controller|r_sync_rst_chain[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N30
cyclonev_lcell_comb \rst_controller|r_sync_rst_chain~1 (
// Equation(s):
// \rst_controller|r_sync_rst_chain~1_combout  = ( \rst_controller|r_sync_rst_chain [3] & ( \rst_controller|altera_reset_synchronizer_int_chain [2] ) )

	.dataa(gnd),
	.datab(!\rst_controller|altera_reset_synchronizer_int_chain [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rst_controller|r_sync_rst_chain [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_controller|r_sync_rst_chain~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_controller|r_sync_rst_chain~1 .extended_lut = "off";
defparam \rst_controller|r_sync_rst_chain~1 .lut_mask = 64'h0000000033333333;
defparam \rst_controller|r_sync_rst_chain~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N32
dffeas \rst_controller|r_sync_rst_chain[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\rst_controller|r_sync_rst_chain~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|r_sync_rst_chain [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|r_sync_rst_chain[2] .is_wysiwyg = "true";
defparam \rst_controller|r_sync_rst_chain[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N57
cyclonev_lcell_comb \rst_controller|always2~0 (
// Equation(s):
// \rst_controller|always2~0_combout  = ( \rst_controller|r_sync_rst_chain [2] & ( \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q  ) ) # ( !\rst_controller|r_sync_rst_chain [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rst_controller|r_sync_rst_chain [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_controller|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_controller|always2~0 .extended_lut = "off";
defparam \rst_controller|always2~0 .lut_mask = 64'hFFFFFFFF0F0F0F0F;
defparam \rst_controller|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N58
dffeas \rst_controller|r_early_rst (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\rst_controller|always2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|r_early_rst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|r_early_rst .is_wysiwyg = "true";
defparam \rst_controller|r_early_rst .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N15
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_reset_req (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_reset_req~combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  ) # ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  & ( !\rst_controller|r_early_rst~q  ) )

	.dataa(!\rst_controller|r_early_rst~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_reset_req~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_reset_req .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_reset_req .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_reset_req .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N54
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[12]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[12]~feeder_combout  = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout 

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[12]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[12]~feeder .lut_mask = 64'h5555555555555555;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N30
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~17 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~17_sumout  = SUM(( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [2] ) + ( VCC ) + ( !VCC ))
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~18  = CARRY(( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~17_sumout ),
	.cout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~17 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~17 .lut_mask = 64'h00000000000000FF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N33
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[27]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[27]~feeder_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[27]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N34
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[27] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~1_combout ),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[27] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N0
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[27]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[27]~feeder_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[27]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N27
cyclonev_lcell_comb \lab03|cpu|F_pc_sel_nxt.10~0 (
// Equation(s):
// \lab03|cpu|F_pc_sel_nxt.10~0_combout  = ( !\lab03|cpu|R_ctrl_break~q  & ( !\lab03|cpu|R_ctrl_exception~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lab03|cpu|R_ctrl_exception~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|R_ctrl_break~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|F_pc_sel_nxt.10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|F_pc_sel_nxt.10~0 .extended_lut = "off";
defparam \lab03|cpu|F_pc_sel_nxt.10~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \lab03|cpu|F_pc_sel_nxt.10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N51
cyclonev_lcell_comb \lab03|cpu|D_ctrl_alu_subtract~0 (
// Equation(s):
// \lab03|cpu|D_ctrl_alu_subtract~0_combout  = ( !\lab03|cpu|D_iw [3] & ( (!\lab03|cpu|D_iw [0] & (\lab03|cpu|D_iw [4] & (!\lab03|cpu|D_iw [1] $ (\lab03|cpu|D_iw [2])))) ) )

	.dataa(!\lab03|cpu|D_iw [0]),
	.datab(!\lab03|cpu|D_iw [1]),
	.datac(!\lab03|cpu|D_iw [2]),
	.datad(!\lab03|cpu|D_iw [4]),
	.datae(gnd),
	.dataf(!\lab03|cpu|D_iw [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_ctrl_alu_subtract~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_ctrl_alu_subtract~0 .extended_lut = "off";
defparam \lab03|cpu|D_ctrl_alu_subtract~0 .lut_mask = 64'h0082008200000000;
defparam \lab03|cpu|D_ctrl_alu_subtract~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N18
cyclonev_lcell_comb \lab03|cpu|d_writedata[8]~feeder (
// Equation(s):
// \lab03|cpu|d_writedata[8]~feeder_combout  = ( \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|d_writedata[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|d_writedata[8]~feeder .extended_lut = "off";
defparam \lab03|cpu|d_writedata[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|d_writedata[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N0
cyclonev_lcell_comb \lab03|cpu|d_writedata[16]~feeder (
// Equation(s):
// \lab03|cpu|d_writedata[16]~feeder_combout  = \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|d_writedata[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|d_writedata[16]~feeder .extended_lut = "off";
defparam \lab03|cpu|d_writedata[16]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \lab03|cpu|d_writedata[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N0
cyclonev_lcell_comb \lab03|cpu|Equal0~7 (
// Equation(s):
// \lab03|cpu|Equal0~7_combout  = ( !\lab03|cpu|D_iw [4] & ( !\lab03|cpu|D_iw [2] & ( (!\lab03|cpu|D_iw [5] & (!\lab03|cpu|D_iw [0] & (!\lab03|cpu|D_iw [1] & !\lab03|cpu|D_iw [3]))) ) ) )

	.dataa(!\lab03|cpu|D_iw [5]),
	.datab(!\lab03|cpu|D_iw [0]),
	.datac(!\lab03|cpu|D_iw [1]),
	.datad(!\lab03|cpu|D_iw [3]),
	.datae(!\lab03|cpu|D_iw [4]),
	.dataf(!\lab03|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Equal0~7 .extended_lut = "off";
defparam \lab03|cpu|Equal0~7 .lut_mask = 64'h8000000000000000;
defparam \lab03|cpu|Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N0
cyclonev_lcell_comb \lab03|cpu|D_ctrl_b_is_dst~0 (
// Equation(s):
// \lab03|cpu|D_ctrl_b_is_dst~0_combout  = ( \lab03|cpu|D_iw [2] & ( \lab03|cpu|D_iw [4] & ( (!\lab03|cpu|D_iw [0] & ((!\lab03|cpu|D_iw [1]))) # (\lab03|cpu|D_iw [0] & (!\lab03|cpu|D_iw [3] & \lab03|cpu|D_iw [1])) ) ) ) # ( !\lab03|cpu|D_iw [2] & ( 
// \lab03|cpu|D_iw [4] & ( (!\lab03|cpu|D_iw [0] & (!\lab03|cpu|D_iw [1] & ((!\lab03|cpu|D_iw [3]) # (!\lab03|cpu|D_iw [5])))) # (\lab03|cpu|D_iw [0] & (((\lab03|cpu|D_iw [1])))) ) ) ) # ( \lab03|cpu|D_iw [2] & ( !\lab03|cpu|D_iw [4] & ( (!\lab03|cpu|D_iw 
// [0] & (!\lab03|cpu|D_iw [1] & ((!\lab03|cpu|D_iw [5]) # (\lab03|cpu|D_iw [3])))) # (\lab03|cpu|D_iw [0] & (((\lab03|cpu|D_iw [1])))) ) ) ) # ( !\lab03|cpu|D_iw [2] & ( !\lab03|cpu|D_iw [4] & ( (!\lab03|cpu|D_iw [0] & (((!\lab03|cpu|D_iw [1])))) # 
// (\lab03|cpu|D_iw [0] & (((!\lab03|cpu|D_iw [3] & !\lab03|cpu|D_iw [5])) # (\lab03|cpu|D_iw [1]))) ) ) )

	.dataa(!\lab03|cpu|D_iw [3]),
	.datab(!\lab03|cpu|D_iw [0]),
	.datac(!\lab03|cpu|D_iw [1]),
	.datad(!\lab03|cpu|D_iw [5]),
	.datae(!\lab03|cpu|D_iw [2]),
	.dataf(!\lab03|cpu|D_iw [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_ctrl_b_is_dst~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_ctrl_b_is_dst~0 .extended_lut = "off";
defparam \lab03|cpu|D_ctrl_b_is_dst~0 .lut_mask = 64'hE3C3C343C383C2C2;
defparam \lab03|cpu|D_ctrl_b_is_dst~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N27
cyclonev_lcell_comb \lab03|cpu|D_ctrl_mem8~0 (
// Equation(s):
// \lab03|cpu|D_ctrl_mem8~0_combout  = ( !\lab03|cpu|D_iw [3] & ( (\lab03|cpu|D_iw [0] & ((\lab03|cpu|D_iw [1]) # (\lab03|cpu|D_iw [2]))) ) )

	.dataa(!\lab03|cpu|D_iw [2]),
	.datab(!\lab03|cpu|D_iw [0]),
	.datac(!\lab03|cpu|D_iw [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|D_iw [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_ctrl_mem8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_ctrl_mem8~0 .extended_lut = "off";
defparam \lab03|cpu|D_ctrl_mem8~0 .lut_mask = 64'h1313131300000000;
defparam \lab03|cpu|D_ctrl_mem8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N54
cyclonev_lcell_comb \lab03|cpu|D_ctrl_mem8~1 (
// Equation(s):
// \lab03|cpu|D_ctrl_mem8~1_combout  = (!\lab03|cpu|D_ctrl_mem8~0_combout ) # (\lab03|cpu|D_iw [4])

	.dataa(gnd),
	.datab(!\lab03|cpu|D_iw [4]),
	.datac(!\lab03|cpu|D_ctrl_mem8~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_ctrl_mem8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_ctrl_mem8~1 .extended_lut = "off";
defparam \lab03|cpu|D_ctrl_mem8~1 .lut_mask = 64'hF3F3F3F3F3F3F3F3;
defparam \lab03|cpu|D_ctrl_mem8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N24
cyclonev_lcell_comb \lab03|cpu|D_ctrl_mem16~0 (
// Equation(s):
// \lab03|cpu|D_ctrl_mem16~0_combout  = ( \lab03|cpu|D_iw [1] & ( (\lab03|cpu|D_iw [0] & \lab03|cpu|D_iw [3]) ) ) # ( !\lab03|cpu|D_iw [1] & ( (\lab03|cpu|D_iw [2] & (\lab03|cpu|D_iw [0] & \lab03|cpu|D_iw [3])) ) )

	.dataa(!\lab03|cpu|D_iw [2]),
	.datab(!\lab03|cpu|D_iw [0]),
	.datac(!\lab03|cpu|D_iw [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|D_iw [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_ctrl_mem16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_ctrl_mem16~0 .extended_lut = "off";
defparam \lab03|cpu|D_ctrl_mem16~0 .lut_mask = 64'h0101010103030303;
defparam \lab03|cpu|D_ctrl_mem16~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N57
cyclonev_lcell_comb \lab03|cpu|D_ctrl_mem16~1 (
// Equation(s):
// \lab03|cpu|D_ctrl_mem16~1_combout  = ( \lab03|cpu|D_ctrl_mem16~0_combout  & ( !\lab03|cpu|D_iw [4] ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|D_iw [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|D_ctrl_mem16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_ctrl_mem16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_ctrl_mem16~1 .extended_lut = "off";
defparam \lab03|cpu|D_ctrl_mem16~1 .lut_mask = 64'h00000000CCCCCCCC;
defparam \lab03|cpu|D_ctrl_mem16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N33
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[25]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[25]~feeder_combout  = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout 

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[25]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[25]~feeder .lut_mask = 64'h5555555555555555;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N33
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~13 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~13_sumout  = SUM(( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [3] ) + ( GND ) + ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~18  ))
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~14  = CARRY(( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [3] ) + ( GND ) + ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~13_sumout ),
	.cout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~13 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N0
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~0 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  = ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|ir [1] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|ir [0] & 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|enable_action_strobe~q ) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|ir [0]),
	.datab(gnd),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.datad(gnd),
	.datae(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|ir [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~0 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~0 .lut_mask = 64'h0A0A00000A0A0000;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N35
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~13_sumout ),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg[3] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N27
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[1]~1 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[1]~1_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [3] & ( (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [1]) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ) ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [3] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  & \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [1]) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[1]~1 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[1]~1 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N36
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~9 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~9_sumout  = SUM(( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [4] ) + ( GND ) + ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~14  ))
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~10  = CARRY(( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [4] ) + ( GND ) + ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~9_sumout ),
	.cout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~9 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N38
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~9_sumout ),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg[4] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N42
cyclonev_lcell_comb \lab03|cpu|D_ctrl_hi_imm16~0 (
// Equation(s):
// \lab03|cpu|D_ctrl_hi_imm16~0_combout  = ( \lab03|cpu|D_iw [2] & ( \lab03|cpu|D_iw [4] & ( (!\lab03|cpu|D_iw [0] & (!\lab03|cpu|D_iw [1] & \lab03|cpu|D_iw [5])) ) ) ) # ( \lab03|cpu|D_iw [2] & ( !\lab03|cpu|D_iw [4] & ( (\lab03|cpu|D_iw [3] & 
// (!\lab03|cpu|D_iw [0] & (!\lab03|cpu|D_iw [1] & \lab03|cpu|D_iw [5]))) ) ) )

	.dataa(!\lab03|cpu|D_iw [3]),
	.datab(!\lab03|cpu|D_iw [0]),
	.datac(!\lab03|cpu|D_iw [1]),
	.datad(!\lab03|cpu|D_iw [5]),
	.datae(!\lab03|cpu|D_iw [2]),
	.dataf(!\lab03|cpu|D_iw [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_ctrl_hi_imm16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_ctrl_hi_imm16~0 .extended_lut = "off";
defparam \lab03|cpu|D_ctrl_hi_imm16~0 .lut_mask = 64'h00000040000000C0;
defparam \lab03|cpu|D_ctrl_hi_imm16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N43
dffeas \lab03|cpu|R_ctrl_hi_imm16 (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|D_ctrl_hi_imm16~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|R_ctrl_hi_imm16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|R_ctrl_hi_imm16 .is_wysiwyg = "true";
defparam \lab03|cpu|R_ctrl_hi_imm16 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N6
cyclonev_lcell_comb \lab03|cpu|Equal0~11 (
// Equation(s):
// \lab03|cpu|Equal0~11_combout  = ( !\lab03|cpu|D_iw [2] & ( !\lab03|cpu|D_iw [4] & ( (!\lab03|cpu|D_iw [3] & (\lab03|cpu|D_iw [0] & (!\lab03|cpu|D_iw [1] & !\lab03|cpu|D_iw [5]))) ) ) )

	.dataa(!\lab03|cpu|D_iw [3]),
	.datab(!\lab03|cpu|D_iw [0]),
	.datac(!\lab03|cpu|D_iw [1]),
	.datad(!\lab03|cpu|D_iw [5]),
	.datae(!\lab03|cpu|D_iw [2]),
	.dataf(!\lab03|cpu|D_iw [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|Equal0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Equal0~11 .extended_lut = "off";
defparam \lab03|cpu|Equal0~11 .lut_mask = 64'h2000000000000000;
defparam \lab03|cpu|Equal0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N54
cyclonev_lcell_comb \lab03|cpu|Equal62~16 (
// Equation(s):
// \lab03|cpu|Equal62~16_combout  = ( !\lab03|cpu|D_iw [13] & ( \lab03|cpu|D_iw [14] & ( (!\lab03|cpu|D_iw [16] & (!\lab03|cpu|D_iw [15] & (\lab03|cpu|D_iw [11] & !\lab03|cpu|D_iw [12]))) ) ) )

	.dataa(!\lab03|cpu|D_iw [16]),
	.datab(!\lab03|cpu|D_iw [15]),
	.datac(!\lab03|cpu|D_iw [11]),
	.datad(!\lab03|cpu|D_iw [12]),
	.datae(!\lab03|cpu|D_iw [13]),
	.dataf(!\lab03|cpu|D_iw [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|Equal62~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Equal62~16 .extended_lut = "off";
defparam \lab03|cpu|Equal62~16 .lut_mask = 64'h0000000008000000;
defparam \lab03|cpu|Equal62~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N18
cyclonev_lcell_comb \lab03|cpu|Equal62~15 (
// Equation(s):
// \lab03|cpu|Equal62~15_combout  = ( !\lab03|cpu|D_iw [12] & ( !\lab03|cpu|D_iw [14] & ( (!\lab03|cpu|D_iw [15] & (\lab03|cpu|D_iw [11] & (!\lab03|cpu|D_iw [16] & !\lab03|cpu|D_iw [13]))) ) ) )

	.dataa(!\lab03|cpu|D_iw [15]),
	.datab(!\lab03|cpu|D_iw [11]),
	.datac(!\lab03|cpu|D_iw [16]),
	.datad(!\lab03|cpu|D_iw [13]),
	.datae(!\lab03|cpu|D_iw [12]),
	.dataf(!\lab03|cpu|D_iw [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|Equal62~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Equal62~15 .extended_lut = "off";
defparam \lab03|cpu|Equal62~15 .lut_mask = 64'h2000000000000000;
defparam \lab03|cpu|Equal62~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N33
cyclonev_lcell_comb \lab03|cpu|D_ctrl_force_src2_zero~1 (
// Equation(s):
// \lab03|cpu|D_ctrl_force_src2_zero~1_combout  = ( \lab03|cpu|Equal62~15_combout  & ( (!\lab03|cpu|Equal0~11_combout  & !\lab03|cpu|Equal0~0_combout ) ) ) # ( !\lab03|cpu|Equal62~15_combout  & ( (!\lab03|cpu|Equal0~11_combout  & 
// ((!\lab03|cpu|Equal62~16_combout ) # (!\lab03|cpu|Equal0~0_combout ))) ) )

	.dataa(!\lab03|cpu|Equal0~11_combout ),
	.datab(gnd),
	.datac(!\lab03|cpu|Equal62~16_combout ),
	.datad(!\lab03|cpu|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\lab03|cpu|Equal62~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_ctrl_force_src2_zero~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_ctrl_force_src2_zero~1 .extended_lut = "off";
defparam \lab03|cpu|D_ctrl_force_src2_zero~1 .lut_mask = 64'hAAA0AAA0AA00AA00;
defparam \lab03|cpu|D_ctrl_force_src2_zero~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N54
cyclonev_lcell_comb \lab03|cpu|D_ctrl_implicit_dst_eretaddr~4 (
// Equation(s):
// \lab03|cpu|D_ctrl_implicit_dst_eretaddr~4_combout  = ( !\lab03|cpu|D_iw [16] & ( \lab03|cpu|D_iw [11] & ( (!\lab03|cpu|D_iw [15] & (\lab03|cpu|D_iw [12] & (\lab03|cpu|D_iw [14] & \lab03|cpu|D_iw [13]))) # (\lab03|cpu|D_iw [15] & (!\lab03|cpu|D_iw [12] & 
// (!\lab03|cpu|D_iw [14]))) ) ) ) # ( !\lab03|cpu|D_iw [16] & ( !\lab03|cpu|D_iw [11] & ( (!\lab03|cpu|D_iw [15] & (!\lab03|cpu|D_iw [13] & (!\lab03|cpu|D_iw [12] $ (\lab03|cpu|D_iw [14])))) # (\lab03|cpu|D_iw [15] & (!\lab03|cpu|D_iw [12] & 
// (!\lab03|cpu|D_iw [14] & \lab03|cpu|D_iw [13]))) ) ) )

	.dataa(!\lab03|cpu|D_iw [15]),
	.datab(!\lab03|cpu|D_iw [12]),
	.datac(!\lab03|cpu|D_iw [14]),
	.datad(!\lab03|cpu|D_iw [13]),
	.datae(!\lab03|cpu|D_iw [16]),
	.dataf(!\lab03|cpu|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_ctrl_implicit_dst_eretaddr~4 .extended_lut = "off";
defparam \lab03|cpu|D_ctrl_implicit_dst_eretaddr~4 .lut_mask = 64'h8240000040420000;
defparam \lab03|cpu|D_ctrl_implicit_dst_eretaddr~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N12
cyclonev_lcell_comb \lab03|cpu|D_ctrl_implicit_dst_eretaddr~3 (
// Equation(s):
// \lab03|cpu|D_ctrl_implicit_dst_eretaddr~3_combout  = ( \lab03|cpu|D_iw [16] & ( \lab03|cpu|D_iw [11] & ( (!\lab03|cpu|D_iw [15] & (!\lab03|cpu|D_iw [13] & ((!\lab03|cpu|D_iw [14]) # (\lab03|cpu|D_iw [12])))) ) ) ) # ( !\lab03|cpu|D_iw [16] & ( 
// \lab03|cpu|D_iw [11] & ( (\lab03|cpu|D_iw [15] & (!\lab03|cpu|D_iw [12] & (\lab03|cpu|D_iw [14] & !\lab03|cpu|D_iw [13]))) ) ) ) # ( \lab03|cpu|D_iw [16] & ( !\lab03|cpu|D_iw [11] & ( (!\lab03|cpu|D_iw [15] & (\lab03|cpu|D_iw [12] & !\lab03|cpu|D_iw 
// [13])) ) ) )

	.dataa(!\lab03|cpu|D_iw [15]),
	.datab(!\lab03|cpu|D_iw [12]),
	.datac(!\lab03|cpu|D_iw [14]),
	.datad(!\lab03|cpu|D_iw [13]),
	.datae(!\lab03|cpu|D_iw [16]),
	.dataf(!\lab03|cpu|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_ctrl_implicit_dst_eretaddr~3 .extended_lut = "off";
defparam \lab03|cpu|D_ctrl_implicit_dst_eretaddr~3 .lut_mask = 64'h000022000400A200;
defparam \lab03|cpu|D_ctrl_implicit_dst_eretaddr~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N0
cyclonev_lcell_comb \lab03|cpu|D_ctrl_implicit_dst_eretaddr~5 (
// Equation(s):
// \lab03|cpu|D_ctrl_implicit_dst_eretaddr~5_combout  = ( \lab03|cpu|D_iw [16] & ( \lab03|cpu|D_iw [11] & ( (\lab03|cpu|D_iw [12] & ((!\lab03|cpu|D_iw [15] & (\lab03|cpu|D_iw [14] & \lab03|cpu|D_iw [13])) # (\lab03|cpu|D_iw [15] & (!\lab03|cpu|D_iw [14])))) 
// ) ) ) # ( \lab03|cpu|D_iw [16] & ( !\lab03|cpu|D_iw [11] & ( (\lab03|cpu|D_iw [15] & ((!\lab03|cpu|D_iw [12] & (\lab03|cpu|D_iw [14])) # (\lab03|cpu|D_iw [12] & (!\lab03|cpu|D_iw [14] & !\lab03|cpu|D_iw [13])))) ) ) )

	.dataa(!\lab03|cpu|D_iw [15]),
	.datab(!\lab03|cpu|D_iw [12]),
	.datac(!\lab03|cpu|D_iw [14]),
	.datad(!\lab03|cpu|D_iw [13]),
	.datae(!\lab03|cpu|D_iw [16]),
	.dataf(!\lab03|cpu|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_ctrl_implicit_dst_eretaddr~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_ctrl_implicit_dst_eretaddr~5 .extended_lut = "off";
defparam \lab03|cpu|D_ctrl_implicit_dst_eretaddr~5 .lut_mask = 64'h0000140400001012;
defparam \lab03|cpu|D_ctrl_implicit_dst_eretaddr~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N42
cyclonev_lcell_comb \lab03|cpu|Equal62~7 (
// Equation(s):
// \lab03|cpu|Equal62~7_combout  = ( !\lab03|cpu|D_iw [11] & ( \lab03|cpu|D_iw [12] & ( (\lab03|cpu|D_iw [16] & (\lab03|cpu|D_iw [15] & (\lab03|cpu|D_iw [13] & \lab03|cpu|D_iw [14]))) ) ) )

	.dataa(!\lab03|cpu|D_iw [16]),
	.datab(!\lab03|cpu|D_iw [15]),
	.datac(!\lab03|cpu|D_iw [13]),
	.datad(!\lab03|cpu|D_iw [14]),
	.datae(!\lab03|cpu|D_iw [11]),
	.dataf(!\lab03|cpu|D_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|Equal62~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Equal62~7 .extended_lut = "off";
defparam \lab03|cpu|Equal62~7 .lut_mask = 64'h0000000000010000;
defparam \lab03|cpu|Equal62~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N24
cyclonev_lcell_comb \lab03|cpu|Equal62~8 (
// Equation(s):
// \lab03|cpu|Equal62~8_combout  = ( \lab03|cpu|D_iw [16] & ( \lab03|cpu|D_iw [11] & ( (\lab03|cpu|D_iw [15] & (\lab03|cpu|D_iw [12] & (\lab03|cpu|D_iw [14] & \lab03|cpu|D_iw [13]))) ) ) )

	.dataa(!\lab03|cpu|D_iw [15]),
	.datab(!\lab03|cpu|D_iw [12]),
	.datac(!\lab03|cpu|D_iw [14]),
	.datad(!\lab03|cpu|D_iw [13]),
	.datae(!\lab03|cpu|D_iw [16]),
	.dataf(!\lab03|cpu|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|Equal62~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Equal62~8 .extended_lut = "off";
defparam \lab03|cpu|Equal62~8 .lut_mask = 64'h0000000000000001;
defparam \lab03|cpu|Equal62~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N6
cyclonev_lcell_comb \lab03|cpu|D_ctrl_implicit_dst_eretaddr~0 (
// Equation(s):
// \lab03|cpu|D_ctrl_implicit_dst_eretaddr~0_combout  = ( !\lab03|cpu|Equal62~8_combout  & ( (!\lab03|cpu|D_ctrl_implicit_dst_eretaddr~4_combout  & (!\lab03|cpu|D_ctrl_implicit_dst_eretaddr~3_combout  & (!\lab03|cpu|D_ctrl_implicit_dst_eretaddr~5_combout  & 
// !\lab03|cpu|Equal62~7_combout ))) ) )

	.dataa(!\lab03|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ),
	.datab(!\lab03|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ),
	.datac(!\lab03|cpu|D_ctrl_implicit_dst_eretaddr~5_combout ),
	.datad(!\lab03|cpu|Equal62~7_combout ),
	.datae(gnd),
	.dataf(!\lab03|cpu|Equal62~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_ctrl_implicit_dst_eretaddr~0 .extended_lut = "off";
defparam \lab03|cpu|D_ctrl_implicit_dst_eretaddr~0 .lut_mask = 64'h8000800000000000;
defparam \lab03|cpu|D_ctrl_implicit_dst_eretaddr~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N30
cyclonev_lcell_comb \lab03|cpu|D_ctrl_exception~4 (
// Equation(s):
// \lab03|cpu|D_ctrl_exception~4_combout  = ( \lab03|cpu|D_iw [4] & ( \lab03|cpu|D_iw [2] & ( (!\lab03|cpu|D_iw [5] & (\lab03|cpu|D_iw [0] & \lab03|cpu|D_iw [3])) ) ) ) # ( !\lab03|cpu|D_iw [4] & ( !\lab03|cpu|D_iw [2] & ( (\lab03|cpu|D_iw [5] & 
// ((!\lab03|cpu|D_iw [0] & (\lab03|cpu|D_iw [1] & !\lab03|cpu|D_iw [3])) # (\lab03|cpu|D_iw [0] & (!\lab03|cpu|D_iw [1])))) ) ) )

	.dataa(!\lab03|cpu|D_iw [5]),
	.datab(!\lab03|cpu|D_iw [0]),
	.datac(!\lab03|cpu|D_iw [1]),
	.datad(!\lab03|cpu|D_iw [3]),
	.datae(!\lab03|cpu|D_iw [4]),
	.dataf(!\lab03|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_ctrl_exception~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_ctrl_exception~4 .extended_lut = "off";
defparam \lab03|cpu|D_ctrl_exception~4 .lut_mask = 64'h1410000000000022;
defparam \lab03|cpu|D_ctrl_exception~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N36
cyclonev_lcell_comb \lab03|cpu|D_ctrl_exception~5 (
// Equation(s):
// \lab03|cpu|D_ctrl_exception~5_combout  = ( \lab03|cpu|D_iw [4] & ( !\lab03|cpu|D_iw [2] & ( (!\lab03|cpu|D_iw [5] & (!\lab03|cpu|D_iw [0] $ (!\lab03|cpu|D_iw [1]))) ) ) ) # ( !\lab03|cpu|D_iw [4] & ( !\lab03|cpu|D_iw [2] & ( (!\lab03|cpu|D_iw [5] & 
// (\lab03|cpu|D_iw [3] & (!\lab03|cpu|D_iw [0] $ (!\lab03|cpu|D_iw [1])))) ) ) )

	.dataa(!\lab03|cpu|D_iw [5]),
	.datab(!\lab03|cpu|D_iw [0]),
	.datac(!\lab03|cpu|D_iw [1]),
	.datad(!\lab03|cpu|D_iw [3]),
	.datae(!\lab03|cpu|D_iw [4]),
	.dataf(!\lab03|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_ctrl_exception~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_ctrl_exception~5 .extended_lut = "off";
defparam \lab03|cpu|D_ctrl_exception~5 .lut_mask = 64'h0028282800000000;
defparam \lab03|cpu|D_ctrl_exception~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N42
cyclonev_lcell_comb \lab03|cpu|D_ctrl_exception~6 (
// Equation(s):
// \lab03|cpu|D_ctrl_exception~6_combout  = ( \lab03|cpu|D_iw [4] & ( \lab03|cpu|D_iw [2] & ( (\lab03|cpu|D_iw [5] & (\lab03|cpu|D_iw [3] & ((\lab03|cpu|D_iw [1]) # (\lab03|cpu|D_iw [0])))) ) ) ) # ( \lab03|cpu|D_iw [4] & ( !\lab03|cpu|D_iw [2] & ( 
// (\lab03|cpu|D_iw [5] & (!\lab03|cpu|D_iw [1] & ((\lab03|cpu|D_iw [3]) # (\lab03|cpu|D_iw [0])))) ) ) )

	.dataa(!\lab03|cpu|D_iw [5]),
	.datab(!\lab03|cpu|D_iw [0]),
	.datac(!\lab03|cpu|D_iw [1]),
	.datad(!\lab03|cpu|D_iw [3]),
	.datae(!\lab03|cpu|D_iw [4]),
	.dataf(!\lab03|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_ctrl_exception~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_ctrl_exception~6 .extended_lut = "off";
defparam \lab03|cpu|D_ctrl_exception~6 .lut_mask = 64'h0000105000000015;
defparam \lab03|cpu|D_ctrl_exception~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N48
cyclonev_lcell_comb \lab03|cpu|D_ctrl_exception~1 (
// Equation(s):
// \lab03|cpu|D_ctrl_exception~1_combout  = ( !\lab03|cpu|D_ctrl_exception~6_combout  & ( (!\lab03|cpu|D_ctrl_exception~4_combout  & (!\lab03|cpu|Equal0~10_combout  & !\lab03|cpu|D_ctrl_exception~5_combout )) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|D_ctrl_exception~4_combout ),
	.datac(!\lab03|cpu|Equal0~10_combout ),
	.datad(!\lab03|cpu|D_ctrl_exception~5_combout ),
	.datae(gnd),
	.dataf(!\lab03|cpu|D_ctrl_exception~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_ctrl_exception~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_ctrl_exception~1 .extended_lut = "off";
defparam \lab03|cpu|D_ctrl_exception~1 .lut_mask = 64'hC000C00000000000;
defparam \lab03|cpu|D_ctrl_exception~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N36
cyclonev_lcell_comb \lab03|cpu|Equal62~14 (
// Equation(s):
// \lab03|cpu|Equal62~14_combout  = ( !\lab03|cpu|D_iw [12] & ( \lab03|cpu|D_iw [13] & ( (!\lab03|cpu|D_iw [16] & (\lab03|cpu|D_iw [11] & (\lab03|cpu|D_iw [14] & !\lab03|cpu|D_iw [15]))) ) ) )

	.dataa(!\lab03|cpu|D_iw [16]),
	.datab(!\lab03|cpu|D_iw [11]),
	.datac(!\lab03|cpu|D_iw [14]),
	.datad(!\lab03|cpu|D_iw [15]),
	.datae(!\lab03|cpu|D_iw [12]),
	.dataf(!\lab03|cpu|D_iw [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|Equal62~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Equal62~14 .extended_lut = "off";
defparam \lab03|cpu|Equal62~14 .lut_mask = 64'h0000000002000000;
defparam \lab03|cpu|Equal62~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N12
cyclonev_lcell_comb \lab03|cpu|Equal62~9 (
// Equation(s):
// \lab03|cpu|Equal62~9_combout  = ( !\lab03|cpu|D_iw [12] & ( \lab03|cpu|D_iw [15] & ( (\lab03|cpu|D_iw [16] & (!\lab03|cpu|D_iw [11] & (\lab03|cpu|D_iw [13] & !\lab03|cpu|D_iw [14]))) ) ) )

	.dataa(!\lab03|cpu|D_iw [16]),
	.datab(!\lab03|cpu|D_iw [11]),
	.datac(!\lab03|cpu|D_iw [13]),
	.datad(!\lab03|cpu|D_iw [14]),
	.datae(!\lab03|cpu|D_iw [12]),
	.dataf(!\lab03|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|Equal62~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Equal62~9 .extended_lut = "off";
defparam \lab03|cpu|Equal62~9 .lut_mask = 64'h0000000004000000;
defparam \lab03|cpu|Equal62~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N45
cyclonev_lcell_comb \lab03|cpu|Equal62~11 (
// Equation(s):
// \lab03|cpu|Equal62~11_combout  = ( !\lab03|cpu|D_iw [12] & ( \lab03|cpu|D_iw [11] & ( (\lab03|cpu|D_iw [16] & (\lab03|cpu|D_iw [15] & (\lab03|cpu|D_iw [14] & \lab03|cpu|D_iw [13]))) ) ) )

	.dataa(!\lab03|cpu|D_iw [16]),
	.datab(!\lab03|cpu|D_iw [15]),
	.datac(!\lab03|cpu|D_iw [14]),
	.datad(!\lab03|cpu|D_iw [13]),
	.datae(!\lab03|cpu|D_iw [12]),
	.dataf(!\lab03|cpu|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|Equal62~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Equal62~11 .extended_lut = "off";
defparam \lab03|cpu|Equal62~11 .lut_mask = 64'h0000000000010000;
defparam \lab03|cpu|Equal62~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N57
cyclonev_lcell_comb \lab03|cpu|Equal62~13 (
// Equation(s):
// \lab03|cpu|Equal62~13_combout  = ( !\lab03|cpu|D_iw [14] & ( \lab03|cpu|D_iw [13] & ( (!\lab03|cpu|D_iw [16] & (!\lab03|cpu|D_iw [15] & (!\lab03|cpu|D_iw [12] & \lab03|cpu|D_iw [11]))) ) ) )

	.dataa(!\lab03|cpu|D_iw [16]),
	.datab(!\lab03|cpu|D_iw [15]),
	.datac(!\lab03|cpu|D_iw [12]),
	.datad(!\lab03|cpu|D_iw [11]),
	.datae(!\lab03|cpu|D_iw [14]),
	.dataf(!\lab03|cpu|D_iw [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|Equal62~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Equal62~13 .extended_lut = "off";
defparam \lab03|cpu|Equal62~13 .lut_mask = 64'h0000000000800000;
defparam \lab03|cpu|Equal62~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N48
cyclonev_lcell_comb \lab03|cpu|Equal62~10 (
// Equation(s):
// \lab03|cpu|Equal62~10_combout  = ( \lab03|cpu|D_iw [11] & ( \lab03|cpu|D_iw [16] & ( (!\lab03|cpu|D_iw [14] & (\lab03|cpu|D_iw [13] & (\lab03|cpu|D_iw [15] & !\lab03|cpu|D_iw [12]))) ) ) )

	.dataa(!\lab03|cpu|D_iw [14]),
	.datab(!\lab03|cpu|D_iw [13]),
	.datac(!\lab03|cpu|D_iw [15]),
	.datad(!\lab03|cpu|D_iw [12]),
	.datae(!\lab03|cpu|D_iw [11]),
	.dataf(!\lab03|cpu|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|Equal62~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Equal62~10 .extended_lut = "off";
defparam \lab03|cpu|Equal62~10 .lut_mask = 64'h0000000000000200;
defparam \lab03|cpu|Equal62~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N0
cyclonev_lcell_comb \lab03|cpu|D_ctrl_force_src2_zero~0 (
// Equation(s):
// \lab03|cpu|D_ctrl_force_src2_zero~0_combout  = ( !\lab03|cpu|Equal62~13_combout  & ( !\lab03|cpu|Equal62~10_combout  & ( (!\lab03|cpu|Equal62~14_combout  & (!\lab03|cpu|Equal62~9_combout  & !\lab03|cpu|Equal62~11_combout )) ) ) )

	.dataa(!\lab03|cpu|Equal62~14_combout ),
	.datab(!\lab03|cpu|Equal62~9_combout ),
	.datac(gnd),
	.datad(!\lab03|cpu|Equal62~11_combout ),
	.datae(!\lab03|cpu|Equal62~13_combout ),
	.dataf(!\lab03|cpu|Equal62~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_ctrl_force_src2_zero~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_ctrl_force_src2_zero~0 .extended_lut = "off";
defparam \lab03|cpu|D_ctrl_force_src2_zero~0 .lut_mask = 64'h8800000000000000;
defparam \lab03|cpu|D_ctrl_force_src2_zero~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N27
cyclonev_lcell_comb \lab03|cpu|D_ctrl_retaddr~2 (
// Equation(s):
// \lab03|cpu|D_ctrl_retaddr~2_combout  = ( !\lab03|cpu|D_iw [12] & ( (\lab03|cpu|D_iw [13] & (\lab03|cpu|D_iw [14] & (!\lab03|cpu|D_iw [16] $ (!\lab03|cpu|D_iw [15])))) ) )

	.dataa(!\lab03|cpu|D_iw [16]),
	.datab(!\lab03|cpu|D_iw [13]),
	.datac(!\lab03|cpu|D_iw [14]),
	.datad(!\lab03|cpu|D_iw [15]),
	.datae(gnd),
	.dataf(!\lab03|cpu|D_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_ctrl_retaddr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_ctrl_retaddr~2 .extended_lut = "off";
defparam \lab03|cpu|D_ctrl_retaddr~2 .lut_mask = 64'h0102010200000000;
defparam \lab03|cpu|D_ctrl_retaddr~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N18
cyclonev_lcell_comb \lab03|cpu|Equal0~8 (
// Equation(s):
// \lab03|cpu|Equal0~8_combout  = ( \lab03|cpu|D_iw [1] & ( !\lab03|cpu|D_iw [3] & ( (!\lab03|cpu|D_iw [5] & (!\lab03|cpu|D_iw [2] & (!\lab03|cpu|D_iw [4] & !\lab03|cpu|D_iw [0]))) ) ) )

	.dataa(!\lab03|cpu|D_iw [5]),
	.datab(!\lab03|cpu|D_iw [2]),
	.datac(!\lab03|cpu|D_iw [4]),
	.datad(!\lab03|cpu|D_iw [0]),
	.datae(!\lab03|cpu|D_iw [1]),
	.dataf(!\lab03|cpu|D_iw [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|Equal0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Equal0~8 .extended_lut = "off";
defparam \lab03|cpu|Equal0~8 .lut_mask = 64'h0000800000000000;
defparam \lab03|cpu|Equal0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N51
cyclonev_lcell_comb \lab03|cpu|D_ctrl_retaddr~0 (
// Equation(s):
// \lab03|cpu|D_ctrl_retaddr~0_combout  = ( !\lab03|cpu|Equal0~8_combout  & ( (!\lab03|cpu|Equal0~7_combout  & ((!\lab03|cpu|Equal0~0_combout ) # (!\lab03|cpu|D_ctrl_retaddr~2_combout ))) ) )

	.dataa(!\lab03|cpu|Equal0~7_combout ),
	.datab(gnd),
	.datac(!\lab03|cpu|Equal0~0_combout ),
	.datad(!\lab03|cpu|D_ctrl_retaddr~2_combout ),
	.datae(gnd),
	.dataf(!\lab03|cpu|Equal0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_ctrl_retaddr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_ctrl_retaddr~0 .extended_lut = "off";
defparam \lab03|cpu|D_ctrl_retaddr~0 .lut_mask = 64'hAAA0AAA000000000;
defparam \lab03|cpu|D_ctrl_retaddr~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N48
cyclonev_lcell_comb \lab03|cpu|D_ctrl_force_src2_zero~2 (
// Equation(s):
// \lab03|cpu|D_ctrl_force_src2_zero~2_combout  = ( \lab03|cpu|D_ctrl_force_src2_zero~0_combout  & ( \lab03|cpu|D_ctrl_retaddr~0_combout  & ( (!\lab03|cpu|D_ctrl_force_src2_zero~1_combout ) # ((!\lab03|cpu|D_ctrl_exception~1_combout ) # 
// ((!\lab03|cpu|D_ctrl_implicit_dst_eretaddr~0_combout  & \lab03|cpu|Equal0~0_combout ))) ) ) ) # ( !\lab03|cpu|D_ctrl_force_src2_zero~0_combout  & ( \lab03|cpu|D_ctrl_retaddr~0_combout  & ( (!\lab03|cpu|D_ctrl_force_src2_zero~1_combout ) # 
// ((!\lab03|cpu|D_ctrl_exception~1_combout ) # (\lab03|cpu|Equal0~0_combout )) ) ) ) # ( \lab03|cpu|D_ctrl_force_src2_zero~0_combout  & ( !\lab03|cpu|D_ctrl_retaddr~0_combout  ) ) # ( !\lab03|cpu|D_ctrl_force_src2_zero~0_combout  & ( 
// !\lab03|cpu|D_ctrl_retaddr~0_combout  ) )

	.dataa(!\lab03|cpu|D_ctrl_force_src2_zero~1_combout ),
	.datab(!\lab03|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ),
	.datac(!\lab03|cpu|Equal0~0_combout ),
	.datad(!\lab03|cpu|D_ctrl_exception~1_combout ),
	.datae(!\lab03|cpu|D_ctrl_force_src2_zero~0_combout ),
	.dataf(!\lab03|cpu|D_ctrl_retaddr~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_ctrl_force_src2_zero~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_ctrl_force_src2_zero~2 .extended_lut = "off";
defparam \lab03|cpu|D_ctrl_force_src2_zero~2 .lut_mask = 64'hFFFFFFFFFFAFFFAE;
defparam \lab03|cpu|D_ctrl_force_src2_zero~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N49
dffeas \lab03|cpu|R_ctrl_force_src2_zero (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|D_ctrl_force_src2_zero~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|R_ctrl_force_src2_zero~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|R_ctrl_force_src2_zero .is_wysiwyg = "true";
defparam \lab03|cpu|R_ctrl_force_src2_zero .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N33
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[8]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[8]~feeder_combout  = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout 

	.dataa(gnd),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[8]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[8]~feeder .lut_mask = 64'h3333333333333333;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N39
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~21 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~21_sumout  = SUM(( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [5] ) + ( GND ) + ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~10  ))
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~22  = CARRY(( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [5] ) + ( GND ) + ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~21_sumout ),
	.cout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~21 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N41
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~21_sumout ),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg[5] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N15
cyclonev_lcell_comb \lab03|cpu|D_ctrl_src_imm5_shift_rot~0 (
// Equation(s):
// \lab03|cpu|D_ctrl_src_imm5_shift_rot~0_combout  = ( \lab03|cpu|D_iw [15] & ( (!\lab03|cpu|D_iw [11] & ((!\lab03|cpu|D_iw [16]) # (\lab03|cpu|D_iw [14]))) ) ) # ( !\lab03|cpu|D_iw [15] & ( (!\lab03|cpu|D_iw [16] & (!\lab03|cpu|D_iw [14] & !\lab03|cpu|D_iw 
// [11])) ) )

	.dataa(!\lab03|cpu|D_iw [16]),
	.datab(gnd),
	.datac(!\lab03|cpu|D_iw [14]),
	.datad(!\lab03|cpu|D_iw [11]),
	.datae(gnd),
	.dataf(!\lab03|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_ctrl_src_imm5_shift_rot~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_ctrl_src_imm5_shift_rot~0 .extended_lut = "off";
defparam \lab03|cpu|D_ctrl_src_imm5_shift_rot~0 .lut_mask = 64'hA000A000AF00AF00;
defparam \lab03|cpu|D_ctrl_src_imm5_shift_rot~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N12
cyclonev_lcell_comb \lab03|cpu|D_ctrl_src_imm5_shift_rot~1 (
// Equation(s):
// \lab03|cpu|D_ctrl_src_imm5_shift_rot~1_combout  = ( \lab03|cpu|D_ctrl_src_imm5_shift_rot~0_combout  & ( (\lab03|cpu|Equal0~0_combout  & (!\lab03|cpu|D_iw [13] & \lab03|cpu|D_iw [12])) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|Equal0~0_combout ),
	.datac(!\lab03|cpu|D_iw [13]),
	.datad(!\lab03|cpu|D_iw [12]),
	.datae(gnd),
	.dataf(!\lab03|cpu|D_ctrl_src_imm5_shift_rot~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_ctrl_src_imm5_shift_rot~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_ctrl_src_imm5_shift_rot~1 .extended_lut = "off";
defparam \lab03|cpu|D_ctrl_src_imm5_shift_rot~1 .lut_mask = 64'h0000000000300030;
defparam \lab03|cpu|D_ctrl_src_imm5_shift_rot~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y9_N13
dffeas \lab03|cpu|R_ctrl_src_imm5_shift_rot (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|D_ctrl_src_imm5_shift_rot~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|R_ctrl_src_imm5_shift_rot~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|R_ctrl_src_imm5_shift_rot .is_wysiwyg = "true";
defparam \lab03|cpu|R_ctrl_src_imm5_shift_rot .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N24
cyclonev_lcell_comb \lab03|cpu|R_src2_use_imm~1 (
// Equation(s):
// \lab03|cpu|R_src2_use_imm~1_combout  = ( !\lab03|cpu|D_iw [14] & ( (!\lab03|cpu|D_iw [13] & (\lab03|cpu|Equal0~0_combout  & (!\lab03|cpu|D_iw [16] & (!\lab03|cpu|D_iw [11] & \lab03|cpu|D_iw [12])))) ) ) # ( \lab03|cpu|D_iw [14] & ( (!\lab03|cpu|D_iw [13] 
// & (\lab03|cpu|Equal0~0_combout  & (\lab03|cpu|D_iw [15] & (!\lab03|cpu|D_iw [11] & \lab03|cpu|D_iw [12])))) ) )

	.dataa(!\lab03|cpu|D_iw [13]),
	.datab(!\lab03|cpu|Equal0~0_combout ),
	.datac(!\lab03|cpu|D_iw [15]),
	.datad(!\lab03|cpu|D_iw [11]),
	.datae(!\lab03|cpu|D_iw [14]),
	.dataf(!\lab03|cpu|D_iw [12]),
	.datag(!\lab03|cpu|D_iw [16]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|R_src2_use_imm~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|R_src2_use_imm~1 .extended_lut = "on";
defparam \lab03|cpu|R_src2_use_imm~1 .lut_mask = 64'h0000000020000200;
defparam \lab03|cpu|R_src2_use_imm~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N7
dffeas \lab03|cpu|D_valid (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|F_valid~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|D_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|D_valid .is_wysiwyg = "true";
defparam \lab03|cpu|D_valid .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N46
dffeas \lab03|cpu|R_valid (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|D_valid~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|R_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|R_valid .is_wysiwyg = "true";
defparam \lab03|cpu|R_valid .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N12
cyclonev_lcell_comb \lab03|cpu|R_src2_use_imm~5 (
// Equation(s):
// \lab03|cpu|R_src2_use_imm~5_combout  = ( \lab03|cpu|D_iw [2] & ( (!\lab03|cpu|D_iw [1] & (\lab03|cpu|D_iw [0] & ((!\lab03|cpu|D_iw [3]) # (!\lab03|cpu|D_iw [4])))) ) )

	.dataa(!\lab03|cpu|D_iw [3]),
	.datab(!\lab03|cpu|D_iw [1]),
	.datac(!\lab03|cpu|D_iw [0]),
	.datad(!\lab03|cpu|D_iw [4]),
	.datae(gnd),
	.dataf(!\lab03|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|R_src2_use_imm~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|R_src2_use_imm~5 .extended_lut = "off";
defparam \lab03|cpu|R_src2_use_imm~5 .lut_mask = 64'h000000000C080C08;
defparam \lab03|cpu|R_src2_use_imm~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N18
cyclonev_lcell_comb \lab03|cpu|R_ctrl_br_nxt~0 (
// Equation(s):
// \lab03|cpu|R_ctrl_br_nxt~0_combout  = ( !\lab03|cpu|D_iw [0] & ( (!\lab03|cpu|D_iw [4]) # ((!\lab03|cpu|D_iw [3]) # (!\lab03|cpu|D_iw [5])) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|D_iw [4]),
	.datac(!\lab03|cpu|D_iw [3]),
	.datad(!\lab03|cpu|D_iw [5]),
	.datae(gnd),
	.dataf(!\lab03|cpu|D_iw [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|R_ctrl_br_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|R_ctrl_br_nxt~0 .extended_lut = "off";
defparam \lab03|cpu|R_ctrl_br_nxt~0 .lut_mask = 64'hFFFCFFFC00000000;
defparam \lab03|cpu|R_ctrl_br_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N21
cyclonev_lcell_comb \lab03|cpu|R_ctrl_br_nxt~1 (
// Equation(s):
// \lab03|cpu|R_ctrl_br_nxt~1_combout  = ( \lab03|cpu|D_iw [2] & ( \lab03|cpu|D_iw [1] ) )

	.dataa(!\lab03|cpu|D_iw [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|R_ctrl_br_nxt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|R_ctrl_br_nxt~1 .extended_lut = "off";
defparam \lab03|cpu|R_ctrl_br_nxt~1 .lut_mask = 64'h0000000055555555;
defparam \lab03|cpu|R_ctrl_br_nxt~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N39
cyclonev_lcell_comb \lab03|cpu|R_ctrl_br_nxt~2 (
// Equation(s):
// \lab03|cpu|R_ctrl_br_nxt~2_combout  = ( \lab03|cpu|R_ctrl_br_nxt~1_combout  & ( \lab03|cpu|R_ctrl_br_nxt~0_combout  ) )

	.dataa(!\lab03|cpu|R_ctrl_br_nxt~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\lab03|cpu|R_ctrl_br_nxt~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|R_ctrl_br_nxt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|R_ctrl_br_nxt~2 .extended_lut = "off";
defparam \lab03|cpu|R_ctrl_br_nxt~2 .lut_mask = 64'h0000555500005555;
defparam \lab03|cpu|R_ctrl_br_nxt~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N15
cyclonev_lcell_comb \lab03|cpu|R_src2_use_imm~0 (
// Equation(s):
// \lab03|cpu|R_src2_use_imm~0_combout  = ( \lab03|cpu|R_ctrl_br_nxt~2_combout  & ( (((\lab03|cpu|R_src2_use_imm~5_combout ) # (\lab03|cpu|D_ctrl_b_is_dst~0_combout )) # (\lab03|cpu|R_valid~q )) # (\lab03|cpu|R_src2_use_imm~1_combout ) ) ) # ( 
// !\lab03|cpu|R_ctrl_br_nxt~2_combout  & ( ((\lab03|cpu|R_src2_use_imm~5_combout ) # (\lab03|cpu|D_ctrl_b_is_dst~0_combout )) # (\lab03|cpu|R_src2_use_imm~1_combout ) ) )

	.dataa(!\lab03|cpu|R_src2_use_imm~1_combout ),
	.datab(!\lab03|cpu|R_valid~q ),
	.datac(!\lab03|cpu|D_ctrl_b_is_dst~0_combout ),
	.datad(!\lab03|cpu|R_src2_use_imm~5_combout ),
	.datae(gnd),
	.dataf(!\lab03|cpu|R_ctrl_br_nxt~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|R_src2_use_imm~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|R_src2_use_imm~0 .extended_lut = "off";
defparam \lab03|cpu|R_src2_use_imm~0 .lut_mask = 64'h5FFF5FFF7FFF7FFF;
defparam \lab03|cpu|R_src2_use_imm~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N17
dffeas \lab03|cpu|R_src2_use_imm (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|R_src2_use_imm~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|R_src2_use_imm~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|R_src2_use_imm .is_wysiwyg = "true";
defparam \lab03|cpu|R_src2_use_imm .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N33
cyclonev_lcell_comb \lab03|cpu|R_src2_lo~0 (
// Equation(s):
// \lab03|cpu|R_src2_lo~0_combout  = (!\lab03|cpu|R_ctrl_src_imm5_shift_rot~q  & !\lab03|cpu|R_src2_use_imm~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lab03|cpu|R_ctrl_src_imm5_shift_rot~q ),
	.datad(!\lab03|cpu|R_src2_use_imm~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|R_src2_lo~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|R_src2_lo~0 .extended_lut = "off";
defparam \lab03|cpu|R_src2_lo~0 .lut_mask = 64'hF000F000F000F000;
defparam \lab03|cpu|R_src2_lo~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N6
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_data[40] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_data [40] = ( \lab03|cpu|W_alu_result [4] & ( ((\mm_interconnect_0|cmd_mux_002|saved_grant [1] & \lab03|cpu|F_pc [2])) # (\mm_interconnect_0|cmd_mux_002|saved_grant [0]) ) ) # ( !\lab03|cpu|W_alu_result [4] & ( 
// (\mm_interconnect_0|cmd_mux_002|saved_grant [1] & \lab03|cpu|F_pc [2]) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datab(gnd),
	.datac(!\lab03|cpu|F_pc [2]),
	.datad(!\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datae(gnd),
	.dataf(!\lab03|cpu|W_alu_result [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_data [40]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_data[40] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_data[40] .lut_mask = 64'h0505050505FF05FF;
defparam \mm_interconnect_0|cmd_mux_002|src_data[40] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N42
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[21]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[21]~feeder_combout  = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout 

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[21]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[21]~feeder .lut_mask = 64'h5555555555555555;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N42
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~25 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~25_sumout  = SUM(( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [6] ) + ( GND ) + ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~22  ))
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~26  = CARRY(( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [6] ) + ( GND ) + ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~25_sumout ),
	.cout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~25 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N44
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg[6] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~25_sumout ),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg[6] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N6
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[4]~4 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[4]~4_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [6] & ( (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [4]) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ) ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [6] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  & \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [4]) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[4]~4 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[4]~4 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N45
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~29 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~29_sumout  = SUM(( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [7] ) + ( GND ) + ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~26  ))
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~30  = CARRY(( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [7] ) + ( GND ) + ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~29_sumout ),
	.cout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~29 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N27
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[31]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[31]~feeder_combout  = ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [31] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[31]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N29
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[31] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [31]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[31] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N47
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg[7] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~29_sumout ),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg[7] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N18
cyclonev_lcell_comb \lab03|cpu|E_src2[7]~feeder (
// Equation(s):
// \lab03|cpu|E_src2[7]~feeder_combout  = \lab03|cpu|D_iw [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lab03|cpu|D_iw [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_src2[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_src2[7]~feeder .extended_lut = "off";
defparam \lab03|cpu|E_src2[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \lab03|cpu|E_src2[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N0
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[22]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[22]~feeder_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[22]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y7_N47
dffeas \lab03|cpu|F_pc[8] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|F_pc_no_crst_nxt[8]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\lab03|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|F_pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|F_pc[8] .is_wysiwyg = "true";
defparam \lab03|cpu|F_pc[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N9
cyclonev_lcell_comb \lab03|cpu|Add0~17 (
// Equation(s):
// \lab03|cpu|Add0~17_sumout  = SUM(( \lab03|cpu|F_pc [3] ) + ( GND ) + ( \lab03|cpu|Add0~10  ))
// \lab03|cpu|Add0~18  = CARRY(( \lab03|cpu|F_pc [3] ) + ( GND ) + ( \lab03|cpu|Add0~10  ))

	.dataa(!\lab03|cpu|F_pc [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lab03|cpu|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lab03|cpu|Add0~17_sumout ),
	.cout(\lab03|cpu|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Add0~17 .extended_lut = "off";
defparam \lab03|cpu|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \lab03|cpu|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N12
cyclonev_lcell_comb \lab03|cpu|Add0~13 (
// Equation(s):
// \lab03|cpu|Add0~13_sumout  = SUM(( \lab03|cpu|F_pc [4] ) + ( GND ) + ( \lab03|cpu|Add0~18  ))
// \lab03|cpu|Add0~14  = CARRY(( \lab03|cpu|F_pc [4] ) + ( GND ) + ( \lab03|cpu|Add0~18  ))

	.dataa(gnd),
	.datab(!\lab03|cpu|F_pc [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lab03|cpu|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lab03|cpu|Add0~13_sumout ),
	.cout(\lab03|cpu|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Add0~13 .extended_lut = "off";
defparam \lab03|cpu|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \lab03|cpu|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N15
cyclonev_lcell_comb \lab03|cpu|Add0~21 (
// Equation(s):
// \lab03|cpu|Add0~21_sumout  = SUM(( \lab03|cpu|F_pc [5] ) + ( GND ) + ( \lab03|cpu|Add0~14  ))
// \lab03|cpu|Add0~22  = CARRY(( \lab03|cpu|F_pc [5] ) + ( GND ) + ( \lab03|cpu|Add0~14  ))

	.dataa(!\lab03|cpu|F_pc [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lab03|cpu|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lab03|cpu|Add0~21_sumout ),
	.cout(\lab03|cpu|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Add0~21 .extended_lut = "off";
defparam \lab03|cpu|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \lab03|cpu|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N18
cyclonev_lcell_comb \lab03|cpu|Add0~33 (
// Equation(s):
// \lab03|cpu|Add0~33_sumout  = SUM(( \lab03|cpu|F_pc [6] ) + ( GND ) + ( \lab03|cpu|Add0~22  ))
// \lab03|cpu|Add0~34  = CARRY(( \lab03|cpu|F_pc [6] ) + ( GND ) + ( \lab03|cpu|Add0~22  ))

	.dataa(gnd),
	.datab(!\lab03|cpu|F_pc [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lab03|cpu|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lab03|cpu|Add0~33_sumout ),
	.cout(\lab03|cpu|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Add0~33 .extended_lut = "off";
defparam \lab03|cpu|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \lab03|cpu|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N9
cyclonev_lcell_comb \lab03|cpu|E_src2[8]~feeder (
// Equation(s):
// \lab03|cpu|E_src2[8]~feeder_combout  = \lab03|cpu|D_iw [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lab03|cpu|D_iw [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_src2[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_src2[8]~feeder .extended_lut = "off";
defparam \lab03|cpu|E_src2[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \lab03|cpu|E_src2[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N27
cyclonev_lcell_comb \lab03|cpu|E_src2[15]~0 (
// Equation(s):
// \lab03|cpu|E_src2[15]~0_combout  = ( \lab03|cpu|R_ctrl_hi_imm16~q  ) # ( !\lab03|cpu|R_ctrl_hi_imm16~q  & ( (\lab03|cpu|R_ctrl_force_src2_zero~q ) # (\lab03|cpu|R_ctrl_src_imm5_shift_rot~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lab03|cpu|R_ctrl_src_imm5_shift_rot~q ),
	.datad(!\lab03|cpu|R_ctrl_force_src2_zero~q ),
	.datae(gnd),
	.dataf(!\lab03|cpu|R_ctrl_hi_imm16~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_src2[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_src2[15]~0 .extended_lut = "off";
defparam \lab03|cpu|E_src2[15]~0 .lut_mask = 64'h0FFF0FFFFFFFFFFF;
defparam \lab03|cpu|E_src2[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N10
dffeas \lab03|cpu|E_src2[8] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_src2[8]~feeder_combout ),
	.asdata(\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_src2[15]~0_combout ),
	.sload(!\lab03|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src2[8] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src2[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N13
dffeas \lab03|cpu|R_ctrl_br (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|R_ctrl_br_nxt~2_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|R_ctrl_br~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|R_ctrl_br .is_wysiwyg = "true";
defparam \lab03|cpu|R_ctrl_br .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N6
cyclonev_lcell_comb \lab03|cpu|Equal0~9 (
// Equation(s):
// \lab03|cpu|Equal0~9_combout  = ( !\lab03|cpu|D_iw [1] & ( \lab03|cpu|D_iw [5] & ( (!\lab03|cpu|D_iw [3] & (\lab03|cpu|D_iw [2] & (!\lab03|cpu|D_iw [4] & !\lab03|cpu|D_iw [0]))) ) ) )

	.dataa(!\lab03|cpu|D_iw [3]),
	.datab(!\lab03|cpu|D_iw [2]),
	.datac(!\lab03|cpu|D_iw [4]),
	.datad(!\lab03|cpu|D_iw [0]),
	.datae(!\lab03|cpu|D_iw [1]),
	.dataf(!\lab03|cpu|D_iw [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|Equal0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Equal0~9 .extended_lut = "off";
defparam \lab03|cpu|Equal0~9 .lut_mask = 64'h0000000020000000;
defparam \lab03|cpu|Equal0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N6
cyclonev_lcell_comb \lab03|cpu|D_ctrl_retaddr~3 (
// Equation(s):
// \lab03|cpu|D_ctrl_retaddr~3_combout  = ( \lab03|cpu|D_iw [15] & ( \lab03|cpu|D_iw [14] & ( (\lab03|cpu|D_iw [16] & (\lab03|cpu|D_iw [13] & (\lab03|cpu|D_iw [11] & !\lab03|cpu|D_iw [12]))) ) ) ) # ( \lab03|cpu|D_iw [15] & ( !\lab03|cpu|D_iw [14] & ( 
// (\lab03|cpu|D_iw [16] & (\lab03|cpu|D_iw [13] & !\lab03|cpu|D_iw [12])) ) ) ) # ( !\lab03|cpu|D_iw [15] & ( !\lab03|cpu|D_iw [14] & ( (\lab03|cpu|D_iw [16] & (\lab03|cpu|D_iw [13] & ((!\lab03|cpu|D_iw [12]) # (\lab03|cpu|D_iw [11])))) ) ) )

	.dataa(!\lab03|cpu|D_iw [16]),
	.datab(!\lab03|cpu|D_iw [13]),
	.datac(!\lab03|cpu|D_iw [11]),
	.datad(!\lab03|cpu|D_iw [12]),
	.datae(!\lab03|cpu|D_iw [15]),
	.dataf(!\lab03|cpu|D_iw [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_ctrl_retaddr~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_ctrl_retaddr~3 .extended_lut = "off";
defparam \lab03|cpu|D_ctrl_retaddr~3 .lut_mask = 64'h1101110000000100;
defparam \lab03|cpu|D_ctrl_retaddr~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N18
cyclonev_lcell_comb \lab03|cpu|D_ctrl_retaddr~1 (
// Equation(s):
// \lab03|cpu|D_ctrl_retaddr~1_combout  = ( \lab03|cpu|Equal0~0_combout  & ( \lab03|cpu|D_ctrl_retaddr~0_combout  & ( (((!\lab03|cpu|D_ctrl_exception~1_combout ) # (\lab03|cpu|D_ctrl_retaddr~3_combout )) # (\lab03|cpu|D_ctrl_implicit_dst_eretaddr~2_combout 
// )) # (\lab03|cpu|Equal0~9_combout ) ) ) ) # ( !\lab03|cpu|Equal0~0_combout  & ( \lab03|cpu|D_ctrl_retaddr~0_combout  & ( (!\lab03|cpu|D_ctrl_exception~1_combout ) # (\lab03|cpu|Equal0~9_combout ) ) ) ) # ( \lab03|cpu|Equal0~0_combout  & ( 
// !\lab03|cpu|D_ctrl_retaddr~0_combout  ) ) # ( !\lab03|cpu|Equal0~0_combout  & ( !\lab03|cpu|D_ctrl_retaddr~0_combout  ) )

	.dataa(!\lab03|cpu|Equal0~9_combout ),
	.datab(!\lab03|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datac(!\lab03|cpu|D_ctrl_retaddr~3_combout ),
	.datad(!\lab03|cpu|D_ctrl_exception~1_combout ),
	.datae(!\lab03|cpu|Equal0~0_combout ),
	.dataf(!\lab03|cpu|D_ctrl_retaddr~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_ctrl_retaddr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_ctrl_retaddr~1 .extended_lut = "off";
defparam \lab03|cpu|D_ctrl_retaddr~1 .lut_mask = 64'hFFFFFFFFFF55FF7F;
defparam \lab03|cpu|D_ctrl_retaddr~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N20
dffeas \lab03|cpu|R_ctrl_retaddr (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|D_ctrl_retaddr~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|R_ctrl_retaddr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|R_ctrl_retaddr .is_wysiwyg = "true";
defparam \lab03|cpu|R_ctrl_retaddr .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N12
cyclonev_lcell_comb \lab03|cpu|R_src1~0 (
// Equation(s):
// \lab03|cpu|R_src1~0_combout  = ( \lab03|cpu|R_ctrl_retaddr~q  & ( ((\lab03|cpu|E_valid_from_R~q  & \lab03|cpu|R_ctrl_br~q )) # (\lab03|cpu|R_valid~q ) ) ) # ( !\lab03|cpu|R_ctrl_retaddr~q  & ( (\lab03|cpu|E_valid_from_R~q  & \lab03|cpu|R_ctrl_br~q ) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|R_valid~q ),
	.datac(!\lab03|cpu|E_valid_from_R~q ),
	.datad(!\lab03|cpu|R_ctrl_br~q ),
	.datae(gnd),
	.dataf(!\lab03|cpu|R_ctrl_retaddr~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|R_src1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|R_src1~0 .extended_lut = "off";
defparam \lab03|cpu|R_src1~0 .lut_mask = 64'h000F000F333F333F;
defparam \lab03|cpu|R_src1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N37
dffeas \lab03|cpu|R_ctrl_jmp_direct (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|D_ctrl_jmp_direct~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|R_ctrl_jmp_direct~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|R_ctrl_jmp_direct .is_wysiwyg = "true";
defparam \lab03|cpu|R_ctrl_jmp_direct .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N9
cyclonev_lcell_comb \lab03|cpu|R_src1~1 (
// Equation(s):
// \lab03|cpu|R_src1~1_combout  = ( \lab03|cpu|R_ctrl_jmp_direct~q  & ( \lab03|cpu|E_valid_from_R~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lab03|cpu|E_valid_from_R~q ),
	.datae(gnd),
	.dataf(!\lab03|cpu|R_ctrl_jmp_direct~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|R_src1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|R_src1~1 .extended_lut = "off";
defparam \lab03|cpu|R_src1~1 .lut_mask = 64'h0000000000FF00FF;
defparam \lab03|cpu|R_src1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N51
cyclonev_lcell_comb \lab03|cpu|E_shift_rot_result_nxt[8]~8 (
// Equation(s):
// \lab03|cpu|E_shift_rot_result_nxt[8]~8_combout  = ( \lab03|cpu|E_shift_rot_result [9] & ( (\lab03|cpu|R_ctrl_shift_rot_right~q ) # (\lab03|cpu|E_shift_rot_result [7]) ) ) # ( !\lab03|cpu|E_shift_rot_result [9] & ( (\lab03|cpu|E_shift_rot_result [7] & 
// !\lab03|cpu|R_ctrl_shift_rot_right~q ) ) )

	.dataa(!\lab03|cpu|E_shift_rot_result [7]),
	.datab(!\lab03|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_shift_rot_result [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_shift_rot_result_nxt[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result_nxt[8]~8 .extended_lut = "off";
defparam \lab03|cpu|E_shift_rot_result_nxt[8]~8 .lut_mask = 64'h4444444477777777;
defparam \lab03|cpu|E_shift_rot_result_nxt[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N38
dffeas \lab03|cpu|E_new_inst (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|R_valid~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_new_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_new_inst .is_wysiwyg = "true";
defparam \lab03|cpu|E_new_inst .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y8_N53
dffeas \lab03|cpu|E_shift_rot_result[8] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_shift_rot_result_nxt[8]~8_combout ),
	.asdata(\lab03|cpu|E_src1 [8]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_shift_rot_result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result[8] .is_wysiwyg = "true";
defparam \lab03|cpu|E_shift_rot_result[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N30
cyclonev_lcell_comb \lab03|cpu|E_shift_rot_result_nxt[7]~5 (
// Equation(s):
// \lab03|cpu|E_shift_rot_result_nxt[7]~5_combout  = ( \lab03|cpu|E_shift_rot_result [8] & ( (\lab03|cpu|E_shift_rot_result [6]) # (\lab03|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( !\lab03|cpu|E_shift_rot_result [8] & ( (!\lab03|cpu|R_ctrl_shift_rot_right~q  & 
// \lab03|cpu|E_shift_rot_result [6]) ) )

	.dataa(!\lab03|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\lab03|cpu|E_shift_rot_result [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_shift_rot_result [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_shift_rot_result_nxt[7]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result_nxt[7]~5 .extended_lut = "off";
defparam \lab03|cpu|E_shift_rot_result_nxt[7]~5 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \lab03|cpu|E_shift_rot_result_nxt[7]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y8_N52
dffeas \lab03|cpu|E_shift_rot_result[8]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_shift_rot_result_nxt[8]~8_combout ),
	.asdata(\lab03|cpu|E_src1 [8]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_shift_rot_result[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result[8]~DUPLICATE .is_wysiwyg = "true";
defparam \lab03|cpu|E_shift_rot_result[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N48
cyclonev_lcell_comb \lab03|cpu|D_ctrl_alu_subtract~2 (
// Equation(s):
// \lab03|cpu|D_ctrl_alu_subtract~2_combout  = ( \lab03|cpu|D_iw [3] & ( (!\lab03|cpu|D_iw [0] & (!\lab03|cpu|D_iw [4] & (!\lab03|cpu|D_iw [1] $ (\lab03|cpu|D_iw [2])))) ) )

	.dataa(!\lab03|cpu|D_iw [0]),
	.datab(!\lab03|cpu|D_iw [1]),
	.datac(!\lab03|cpu|D_iw [2]),
	.datad(!\lab03|cpu|D_iw [4]),
	.datae(gnd),
	.dataf(!\lab03|cpu|D_iw [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_ctrl_alu_subtract~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_ctrl_alu_subtract~2 .extended_lut = "off";
defparam \lab03|cpu|D_ctrl_alu_subtract~2 .lut_mask = 64'h0000000082008200;
defparam \lab03|cpu|D_ctrl_alu_subtract~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N51
cyclonev_lcell_comb \lab03|cpu|D_logic_op_raw[0]~1 (
// Equation(s):
// \lab03|cpu|D_logic_op_raw[0]~1_combout  = ( \lab03|cpu|D_iw [14] & ( (\lab03|cpu|Equal0~0_combout ) # (\lab03|cpu|D_iw [3]) ) ) # ( !\lab03|cpu|D_iw [14] & ( (\lab03|cpu|D_iw [3] & !\lab03|cpu|Equal0~0_combout ) ) )

	.dataa(!\lab03|cpu|D_iw [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lab03|cpu|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\lab03|cpu|D_iw [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_logic_op_raw[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_logic_op_raw[0]~1 .extended_lut = "off";
defparam \lab03|cpu|D_logic_op_raw[0]~1 .lut_mask = 64'h5500550055FF55FF;
defparam \lab03|cpu|D_logic_op_raw[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N21
cyclonev_lcell_comb \lab03|cpu|D_ctrl_alu_force_xor~0 (
// Equation(s):
// \lab03|cpu|D_ctrl_alu_force_xor~0_combout  = ( \lab03|cpu|D_iw [1] & ( \lab03|cpu|D_iw [3] & ( (\lab03|cpu|D_iw [2] & (!\lab03|cpu|D_iw [5] & (\lab03|cpu|D_iw [4] & !\lab03|cpu|D_iw [0]))) ) ) ) # ( !\lab03|cpu|D_iw [1] & ( \lab03|cpu|D_iw [3] & ( 
// (!\lab03|cpu|D_iw [2] & (!\lab03|cpu|D_iw [5] & (\lab03|cpu|D_iw [4] & !\lab03|cpu|D_iw [0]))) ) ) ) # ( \lab03|cpu|D_iw [1] & ( !\lab03|cpu|D_iw [3] & ( (\lab03|cpu|D_iw [2] & (!\lab03|cpu|D_iw [4] & !\lab03|cpu|D_iw [0])) ) ) ) # ( !\lab03|cpu|D_iw [1] 
// & ( !\lab03|cpu|D_iw [3] & ( (!\lab03|cpu|D_iw [2] & (\lab03|cpu|D_iw [5] & (!\lab03|cpu|D_iw [4] & !\lab03|cpu|D_iw [0]))) ) ) )

	.dataa(!\lab03|cpu|D_iw [2]),
	.datab(!\lab03|cpu|D_iw [5]),
	.datac(!\lab03|cpu|D_iw [4]),
	.datad(!\lab03|cpu|D_iw [0]),
	.datae(!\lab03|cpu|D_iw [1]),
	.dataf(!\lab03|cpu|D_iw [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_ctrl_alu_force_xor~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_ctrl_alu_force_xor~0 .extended_lut = "off";
defparam \lab03|cpu|D_ctrl_alu_force_xor~0 .lut_mask = 64'h2000500008000400;
defparam \lab03|cpu|D_ctrl_alu_force_xor~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N42
cyclonev_lcell_comb \lab03|cpu|D_ctrl_alu_force_xor~1 (
// Equation(s):
// \lab03|cpu|D_ctrl_alu_force_xor~1_combout  = ( \lab03|cpu|D_iw [16] & ( !\lab03|cpu|D_iw [12] & ( (!\lab03|cpu|D_iw [15] & (!\lab03|cpu|D_iw [11] & !\lab03|cpu|D_iw [13])) ) ) ) # ( !\lab03|cpu|D_iw [16] & ( !\lab03|cpu|D_iw [12] & ( (!\lab03|cpu|D_iw 
// [11] & (\lab03|cpu|D_iw [14] & !\lab03|cpu|D_iw [13])) ) ) )

	.dataa(!\lab03|cpu|D_iw [15]),
	.datab(!\lab03|cpu|D_iw [11]),
	.datac(!\lab03|cpu|D_iw [14]),
	.datad(!\lab03|cpu|D_iw [13]),
	.datae(!\lab03|cpu|D_iw [16]),
	.dataf(!\lab03|cpu|D_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_ctrl_alu_force_xor~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_ctrl_alu_force_xor~1 .extended_lut = "off";
defparam \lab03|cpu|D_ctrl_alu_force_xor~1 .lut_mask = 64'h0C00880000000000;
defparam \lab03|cpu|D_ctrl_alu_force_xor~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N45
cyclonev_lcell_comb \lab03|cpu|D_logic_op[0]~1 (
// Equation(s):
// \lab03|cpu|D_logic_op[0]~1_combout  = ( \lab03|cpu|D_ctrl_alu_force_xor~1_combout  & ( (((\lab03|cpu|D_ctrl_alu_force_xor~0_combout ) # (\lab03|cpu|Equal0~0_combout )) # (\lab03|cpu|D_logic_op_raw[0]~1_combout )) # 
// (\lab03|cpu|D_ctrl_alu_subtract~2_combout ) ) ) # ( !\lab03|cpu|D_ctrl_alu_force_xor~1_combout  & ( ((\lab03|cpu|D_ctrl_alu_force_xor~0_combout ) # (\lab03|cpu|D_logic_op_raw[0]~1_combout )) # (\lab03|cpu|D_ctrl_alu_subtract~2_combout ) ) )

	.dataa(!\lab03|cpu|D_ctrl_alu_subtract~2_combout ),
	.datab(!\lab03|cpu|D_logic_op_raw[0]~1_combout ),
	.datac(!\lab03|cpu|Equal0~0_combout ),
	.datad(!\lab03|cpu|D_ctrl_alu_force_xor~0_combout ),
	.datae(gnd),
	.dataf(!\lab03|cpu|D_ctrl_alu_force_xor~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_logic_op[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_logic_op[0]~1 .extended_lut = "off";
defparam \lab03|cpu|D_logic_op[0]~1 .lut_mask = 64'h77FF77FF7FFF7FFF;
defparam \lab03|cpu|D_logic_op[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N46
dffeas \lab03|cpu|R_logic_op[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|D_logic_op[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|R_logic_op [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|R_logic_op[0] .is_wysiwyg = "true";
defparam \lab03|cpu|R_logic_op[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N15
cyclonev_lcell_comb \lab03|cpu|D_logic_op_raw[1]~0 (
// Equation(s):
// \lab03|cpu|D_logic_op_raw[1]~0_combout  = ( \lab03|cpu|D_iw [15] & ( (\lab03|cpu|D_iw [4]) # (\lab03|cpu|Equal0~0_combout ) ) ) # ( !\lab03|cpu|D_iw [15] & ( (!\lab03|cpu|Equal0~0_combout  & \lab03|cpu|D_iw [4]) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|Equal0~0_combout ),
	.datac(gnd),
	.datad(!\lab03|cpu|D_iw [4]),
	.datae(gnd),
	.dataf(!\lab03|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_logic_op_raw[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_logic_op_raw[1]~0 .extended_lut = "off";
defparam \lab03|cpu|D_logic_op_raw[1]~0 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \lab03|cpu|D_logic_op_raw[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N12
cyclonev_lcell_comb \lab03|cpu|D_logic_op[1]~0 (
// Equation(s):
// \lab03|cpu|D_logic_op[1]~0_combout  = ( \lab03|cpu|D_logic_op_raw[1]~0_combout  ) # ( !\lab03|cpu|D_logic_op_raw[1]~0_combout  & ( (((\lab03|cpu|Equal0~0_combout  & \lab03|cpu|D_ctrl_alu_force_xor~1_combout )) # (\lab03|cpu|D_ctrl_alu_force_xor~0_combout 
// )) # (\lab03|cpu|D_ctrl_alu_subtract~2_combout ) ) )

	.dataa(!\lab03|cpu|D_ctrl_alu_subtract~2_combout ),
	.datab(!\lab03|cpu|Equal0~0_combout ),
	.datac(!\lab03|cpu|D_ctrl_alu_force_xor~1_combout ),
	.datad(!\lab03|cpu|D_ctrl_alu_force_xor~0_combout ),
	.datae(gnd),
	.dataf(!\lab03|cpu|D_logic_op_raw[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_logic_op[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_logic_op[1]~0 .extended_lut = "off";
defparam \lab03|cpu|D_logic_op[1]~0 .lut_mask = 64'h57FF57FFFFFFFFFF;
defparam \lab03|cpu|D_logic_op[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N13
dffeas \lab03|cpu|R_logic_op[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|D_logic_op[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|R_logic_op [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|R_logic_op[1] .is_wysiwyg = "true";
defparam \lab03|cpu|R_logic_op[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N18
cyclonev_lcell_comb \lab03|cpu|E_logic_result[8]~8 (
// Equation(s):
// \lab03|cpu|E_logic_result[8]~8_combout  = ( \lab03|cpu|R_logic_op [1] & ( (!\lab03|cpu|E_src2 [8] & (\lab03|cpu|E_src1 [8])) # (\lab03|cpu|E_src2 [8] & ((!\lab03|cpu|E_src1 [8]) # (!\lab03|cpu|R_logic_op [0]))) ) ) # ( !\lab03|cpu|R_logic_op [1] & ( 
// (!\lab03|cpu|E_src2 [8] & (!\lab03|cpu|E_src1 [8] & !\lab03|cpu|R_logic_op [0])) # (\lab03|cpu|E_src2 [8] & (\lab03|cpu|E_src1 [8] & \lab03|cpu|R_logic_op [0])) ) )

	.dataa(!\lab03|cpu|E_src2 [8]),
	.datab(!\lab03|cpu|E_src1 [8]),
	.datac(!\lab03|cpu|R_logic_op [0]),
	.datad(gnd),
	.datae(!\lab03|cpu|R_logic_op [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_logic_result[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_logic_result[8]~8 .extended_lut = "off";
defparam \lab03|cpu|E_logic_result[8]~8 .lut_mask = 64'h8181767681817676;
defparam \lab03|cpu|E_logic_result[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N3
cyclonev_lcell_comb \lab03|cpu|E_alu_result[8]~9 (
// Equation(s):
// \lab03|cpu|E_alu_result[8]~9_combout  = ( \lab03|cpu|Add2~33_sumout  & ( \lab03|cpu|R_ctrl_logic~q  & ( (!\lab03|cpu|R_ctrl_shift_rot~q  & ((\lab03|cpu|E_logic_result[8]~8_combout ))) # (\lab03|cpu|R_ctrl_shift_rot~q  & 
// (\lab03|cpu|E_shift_rot_result[8]~DUPLICATE_q )) ) ) ) # ( !\lab03|cpu|Add2~33_sumout  & ( \lab03|cpu|R_ctrl_logic~q  & ( (!\lab03|cpu|R_ctrl_shift_rot~q  & ((\lab03|cpu|E_logic_result[8]~8_combout ))) # (\lab03|cpu|R_ctrl_shift_rot~q  & 
// (\lab03|cpu|E_shift_rot_result[8]~DUPLICATE_q )) ) ) ) # ( \lab03|cpu|Add2~33_sumout  & ( !\lab03|cpu|R_ctrl_logic~q  & ( (!\lab03|cpu|R_ctrl_shift_rot~q ) # (\lab03|cpu|E_shift_rot_result[8]~DUPLICATE_q ) ) ) ) # ( !\lab03|cpu|Add2~33_sumout  & ( 
// !\lab03|cpu|R_ctrl_logic~q  & ( (\lab03|cpu|E_shift_rot_result[8]~DUPLICATE_q  & \lab03|cpu|R_ctrl_shift_rot~q ) ) ) )

	.dataa(!\lab03|cpu|E_shift_rot_result[8]~DUPLICATE_q ),
	.datab(!\lab03|cpu|E_logic_result[8]~8_combout ),
	.datac(!\lab03|cpu|R_ctrl_shift_rot~q ),
	.datad(gnd),
	.datae(!\lab03|cpu|Add2~33_sumout ),
	.dataf(!\lab03|cpu|R_ctrl_logic~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_alu_result[8]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_alu_result[8]~9 .extended_lut = "off";
defparam \lab03|cpu|E_alu_result[8]~9 .lut_mask = 64'h0505F5F535353535;
defparam \lab03|cpu|E_alu_result[8]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N18
cyclonev_lcell_comb \lab03|cpu|Equal62~6 (
// Equation(s):
// \lab03|cpu|Equal62~6_combout  = ( !\lab03|cpu|D_iw [14] & ( !\lab03|cpu|D_iw [11] & ( (\lab03|cpu|D_iw [15] & (\lab03|cpu|D_iw [16] & (!\lab03|cpu|D_iw [12] & !\lab03|cpu|D_iw [13]))) ) ) )

	.dataa(!\lab03|cpu|D_iw [15]),
	.datab(!\lab03|cpu|D_iw [16]),
	.datac(!\lab03|cpu|D_iw [12]),
	.datad(!\lab03|cpu|D_iw [13]),
	.datae(!\lab03|cpu|D_iw [14]),
	.dataf(!\lab03|cpu|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|Equal62~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Equal62~6 .extended_lut = "off";
defparam \lab03|cpu|Equal62~6 .lut_mask = 64'h1000000000000000;
defparam \lab03|cpu|Equal62~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N33
cyclonev_lcell_comb \lab03|cpu|Equal62~5 (
// Equation(s):
// \lab03|cpu|Equal62~5_combout  = ( \lab03|cpu|D_iw [15] & ( !\lab03|cpu|D_iw [14] & ( (!\lab03|cpu|D_iw [16] & (!\lab03|cpu|D_iw [11] & (!\lab03|cpu|D_iw [12] & !\lab03|cpu|D_iw [13]))) ) ) )

	.dataa(!\lab03|cpu|D_iw [16]),
	.datab(!\lab03|cpu|D_iw [11]),
	.datac(!\lab03|cpu|D_iw [12]),
	.datad(!\lab03|cpu|D_iw [13]),
	.datae(!\lab03|cpu|D_iw [15]),
	.dataf(!\lab03|cpu|D_iw [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|Equal62~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Equal62~5 .extended_lut = "off";
defparam \lab03|cpu|Equal62~5 .lut_mask = 64'h0000800000000000;
defparam \lab03|cpu|Equal62~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N54
cyclonev_lcell_comb \lab03|cpu|Equal0~4 (
// Equation(s):
// \lab03|cpu|Equal0~4_combout  = ( \lab03|cpu|D_iw [4] & ( !\lab03|cpu|D_iw [1] & ( (\lab03|cpu|D_iw [3] & (!\lab03|cpu|D_iw [2] & (!\lab03|cpu|D_iw [0] & !\lab03|cpu|D_iw [5]))) ) ) )

	.dataa(!\lab03|cpu|D_iw [3]),
	.datab(!\lab03|cpu|D_iw [2]),
	.datac(!\lab03|cpu|D_iw [0]),
	.datad(!\lab03|cpu|D_iw [5]),
	.datae(!\lab03|cpu|D_iw [4]),
	.dataf(!\lab03|cpu|D_iw [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Equal0~4 .extended_lut = "off";
defparam \lab03|cpu|Equal0~4 .lut_mask = 64'h0000400000000000;
defparam \lab03|cpu|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N36
cyclonev_lcell_comb \lab03|cpu|Equal0~6 (
// Equation(s):
// \lab03|cpu|Equal0~6_combout  = ( \lab03|cpu|D_iw [4] & ( !\lab03|cpu|D_iw [5] & ( (!\lab03|cpu|D_iw [3] & (!\lab03|cpu|D_iw [2] & (!\lab03|cpu|D_iw [0] & !\lab03|cpu|D_iw [1]))) ) ) )

	.dataa(!\lab03|cpu|D_iw [3]),
	.datab(!\lab03|cpu|D_iw [2]),
	.datac(!\lab03|cpu|D_iw [0]),
	.datad(!\lab03|cpu|D_iw [1]),
	.datae(!\lab03|cpu|D_iw [4]),
	.dataf(!\lab03|cpu|D_iw [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Equal0~6 .extended_lut = "off";
defparam \lab03|cpu|Equal0~6 .lut_mask = 64'h0000800000000000;
defparam \lab03|cpu|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N21
cyclonev_lcell_comb \lab03|cpu|Equal0~1 (
// Equation(s):
// \lab03|cpu|Equal0~1_combout  = ( \lab03|cpu|D_iw [3] & ( !\lab03|cpu|D_iw [1] & ( (!\lab03|cpu|D_iw [5] & (!\lab03|cpu|D_iw [2] & (!\lab03|cpu|D_iw [0] & !\lab03|cpu|D_iw [4]))) ) ) )

	.dataa(!\lab03|cpu|D_iw [5]),
	.datab(!\lab03|cpu|D_iw [2]),
	.datac(!\lab03|cpu|D_iw [0]),
	.datad(!\lab03|cpu|D_iw [4]),
	.datae(!\lab03|cpu|D_iw [3]),
	.dataf(!\lab03|cpu|D_iw [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Equal0~1 .extended_lut = "off";
defparam \lab03|cpu|Equal0~1 .lut_mask = 64'h0000800000000000;
defparam \lab03|cpu|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N39
cyclonev_lcell_comb \lab03|cpu|Equal0~5 (
// Equation(s):
// \lab03|cpu|Equal0~5_combout  = ( \lab03|cpu|D_iw [5] & ( !\lab03|cpu|D_iw [4] & ( (!\lab03|cpu|D_iw [3] & (!\lab03|cpu|D_iw [2] & (!\lab03|cpu|D_iw [1] & !\lab03|cpu|D_iw [0]))) ) ) )

	.dataa(!\lab03|cpu|D_iw [3]),
	.datab(!\lab03|cpu|D_iw [2]),
	.datac(!\lab03|cpu|D_iw [1]),
	.datad(!\lab03|cpu|D_iw [0]),
	.datae(!\lab03|cpu|D_iw [5]),
	.dataf(!\lab03|cpu|D_iw [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Equal0~5 .extended_lut = "off";
defparam \lab03|cpu|Equal0~5 .lut_mask = 64'h0000800000000000;
defparam \lab03|cpu|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N24
cyclonev_lcell_comb \lab03|cpu|D_ctrl_br_cmp~0 (
// Equation(s):
// \lab03|cpu|D_ctrl_br_cmp~0_combout  = ( \lab03|cpu|R_ctrl_br_nxt~1_combout  & ( !\lab03|cpu|Equal0~5_combout  & ( (!\lab03|cpu|Equal0~4_combout  & (!\lab03|cpu|R_ctrl_br_nxt~0_combout  & (!\lab03|cpu|Equal0~6_combout  & !\lab03|cpu|Equal0~1_combout ))) ) 
// ) ) # ( !\lab03|cpu|R_ctrl_br_nxt~1_combout  & ( !\lab03|cpu|Equal0~5_combout  & ( (!\lab03|cpu|Equal0~4_combout  & (!\lab03|cpu|Equal0~6_combout  & !\lab03|cpu|Equal0~1_combout )) ) ) )

	.dataa(!\lab03|cpu|Equal0~4_combout ),
	.datab(!\lab03|cpu|R_ctrl_br_nxt~0_combout ),
	.datac(!\lab03|cpu|Equal0~6_combout ),
	.datad(!\lab03|cpu|Equal0~1_combout ),
	.datae(!\lab03|cpu|R_ctrl_br_nxt~1_combout ),
	.dataf(!\lab03|cpu|Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_ctrl_br_cmp~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_ctrl_br_cmp~0 .extended_lut = "off";
defparam \lab03|cpu|D_ctrl_br_cmp~0 .lut_mask = 64'hA000800000000000;
defparam \lab03|cpu|D_ctrl_br_cmp~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N12
cyclonev_lcell_comb \lab03|cpu|D_ctrl_unsigned_lo_imm16~1 (
// Equation(s):
// \lab03|cpu|D_ctrl_unsigned_lo_imm16~1_combout  = ( !\lab03|cpu|D_iw [2] & ( \lab03|cpu|D_iw [4] & ( (!\lab03|cpu|D_iw [3] & (!\lab03|cpu|D_iw [0] & (!\lab03|cpu|D_iw [1] & \lab03|cpu|D_iw [5]))) ) ) ) # ( !\lab03|cpu|D_iw [2] & ( !\lab03|cpu|D_iw [4] & ( 
// (\lab03|cpu|D_iw [3] & (!\lab03|cpu|D_iw [0] & (!\lab03|cpu|D_iw [1] & \lab03|cpu|D_iw [5]))) ) ) )

	.dataa(!\lab03|cpu|D_iw [3]),
	.datab(!\lab03|cpu|D_iw [0]),
	.datac(!\lab03|cpu|D_iw [1]),
	.datad(!\lab03|cpu|D_iw [5]),
	.datae(!\lab03|cpu|D_iw [2]),
	.dataf(!\lab03|cpu|D_iw [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_ctrl_unsigned_lo_imm16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_ctrl_unsigned_lo_imm16~1 .extended_lut = "off";
defparam \lab03|cpu|D_ctrl_unsigned_lo_imm16~1 .lut_mask = 64'h0040000000800000;
defparam \lab03|cpu|D_ctrl_unsigned_lo_imm16~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N54
cyclonev_lcell_comb \lab03|cpu|D_ctrl_br_cmp~1 (
// Equation(s):
// \lab03|cpu|D_ctrl_br_cmp~1_combout  = ( \lab03|cpu|D_ctrl_br_cmp~0_combout  & ( \lab03|cpu|D_ctrl_unsigned_lo_imm16~1_combout  ) ) # ( !\lab03|cpu|D_ctrl_br_cmp~0_combout  & ( \lab03|cpu|D_ctrl_unsigned_lo_imm16~1_combout  ) ) # ( 
// \lab03|cpu|D_ctrl_br_cmp~0_combout  & ( !\lab03|cpu|D_ctrl_unsigned_lo_imm16~1_combout  & ( (\lab03|cpu|Equal0~0_combout  & (((\lab03|cpu|Equal62~5_combout ) # (\lab03|cpu|D_ctrl_alu_force_xor~1_combout )) # (\lab03|cpu|Equal62~6_combout ))) ) ) ) # ( 
// !\lab03|cpu|D_ctrl_br_cmp~0_combout  & ( !\lab03|cpu|D_ctrl_unsigned_lo_imm16~1_combout  ) )

	.dataa(!\lab03|cpu|Equal62~6_combout ),
	.datab(!\lab03|cpu|D_ctrl_alu_force_xor~1_combout ),
	.datac(!\lab03|cpu|Equal62~5_combout ),
	.datad(!\lab03|cpu|Equal0~0_combout ),
	.datae(!\lab03|cpu|D_ctrl_br_cmp~0_combout ),
	.dataf(!\lab03|cpu|D_ctrl_unsigned_lo_imm16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_ctrl_br_cmp~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_ctrl_br_cmp~1 .extended_lut = "off";
defparam \lab03|cpu|D_ctrl_br_cmp~1 .lut_mask = 64'hFFFF007FFFFFFFFF;
defparam \lab03|cpu|D_ctrl_br_cmp~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N55
dffeas \lab03|cpu|R_ctrl_br_cmp (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|D_ctrl_br_cmp~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|R_ctrl_br_cmp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|R_ctrl_br_cmp .is_wysiwyg = "true";
defparam \lab03|cpu|R_ctrl_br_cmp .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N15
cyclonev_lcell_comb \lab03|cpu|Equal62~4 (
// Equation(s):
// \lab03|cpu|Equal62~4_combout  = ( !\lab03|cpu|D_iw [15] & ( \lab03|cpu|D_iw [12] & ( (\lab03|cpu|D_iw [16] & (!\lab03|cpu|D_iw [11] & (!\lab03|cpu|D_iw [14] & \lab03|cpu|D_iw [13]))) ) ) )

	.dataa(!\lab03|cpu|D_iw [16]),
	.datab(!\lab03|cpu|D_iw [11]),
	.datac(!\lab03|cpu|D_iw [14]),
	.datad(!\lab03|cpu|D_iw [13]),
	.datae(!\lab03|cpu|D_iw [15]),
	.dataf(!\lab03|cpu|D_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|Equal62~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Equal62~4 .extended_lut = "off";
defparam \lab03|cpu|Equal62~4 .lut_mask = 64'h0000000000400000;
defparam \lab03|cpu|Equal62~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N54
cyclonev_lcell_comb \lab03|cpu|D_op_rdctl (
// Equation(s):
// \lab03|cpu|D_op_rdctl~combout  = ( \lab03|cpu|Equal0~0_combout  & ( \lab03|cpu|Equal62~4_combout  ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|Equal62~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\lab03|cpu|Equal0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_op_rdctl~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_op_rdctl .extended_lut = "off";
defparam \lab03|cpu|D_op_rdctl .lut_mask = 64'h0000333300003333;
defparam \lab03|cpu|D_op_rdctl .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N55
dffeas \lab03|cpu|R_ctrl_rd_ctl_reg (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|D_op_rdctl~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|R_ctrl_rd_ctl_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|R_ctrl_rd_ctl_reg .is_wysiwyg = "true";
defparam \lab03|cpu|R_ctrl_rd_ctl_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N3
cyclonev_lcell_comb \lab03|cpu|E_alu_result~1 (
// Equation(s):
// \lab03|cpu|E_alu_result~1_combout  = (\lab03|cpu|R_ctrl_rd_ctl_reg~q ) # (\lab03|cpu|R_ctrl_br_cmp~q )

	.dataa(!\lab03|cpu|R_ctrl_br_cmp~q ),
	.datab(!\lab03|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_alu_result~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_alu_result~1 .extended_lut = "off";
defparam \lab03|cpu|E_alu_result~1 .lut_mask = 64'h7777777777777777;
defparam \lab03|cpu|E_alu_result~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N5
dffeas \lab03|cpu|W_alu_result[8] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_alu_result[8]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|W_alu_result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|W_alu_result[8] .is_wysiwyg = "true";
defparam \lab03|cpu|W_alu_result[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N18
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_data[44] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_data [44] = ( \lab03|cpu|W_alu_result [8] & ( ((\lab03|cpu|F_pc [6] & \mm_interconnect_0|cmd_mux_002|saved_grant [1])) # (\mm_interconnect_0|cmd_mux_002|saved_grant [0]) ) ) # ( !\lab03|cpu|W_alu_result [8] & ( 
// (\lab03|cpu|F_pc [6] & \mm_interconnect_0|cmd_mux_002|saved_grant [1]) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(!\lab03|cpu|F_pc [6]),
	.datad(!\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datae(gnd),
	.dataf(!\lab03|cpu|W_alu_result [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_data [44]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_data[44] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_data[44] .lut_mask = 64'h000F000F333F333F;
defparam \mm_interconnect_0|cmd_mux_002|src_data[44] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y7_N40
dffeas \lab03|cpu|F_pc[7]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|F_pc_no_crst_nxt[7]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\lab03|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|F_pc[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|F_pc[7]~DUPLICATE .is_wysiwyg = "true";
defparam \lab03|cpu|F_pc[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N27
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_data[45] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_data [45] = ( \lab03|cpu|F_pc[7]~DUPLICATE_q  & ( ((\mm_interconnect_0|cmd_mux_002|saved_grant [0] & \lab03|cpu|W_alu_result [9])) # (\mm_interconnect_0|cmd_mux_002|saved_grant [1]) ) ) # ( 
// !\lab03|cpu|F_pc[7]~DUPLICATE_q  & ( (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & \lab03|cpu|W_alu_result [9]) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datab(!\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(!\lab03|cpu|W_alu_result [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|F_pc[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_data [45]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_data[45] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_data[45] .lut_mask = 64'h0303030357575757;
defparam \mm_interconnect_0|cmd_mux_002|src_data[45] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N21
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[30]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[30]~feeder_combout  = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout 

	.dataa(gnd),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[30]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[30]~feeder .lut_mask = 64'h3333333333333333;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N51
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_data[44] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_data [44] = ( \mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( ((\mm_interconnect_0|cmd_mux_001|saved_grant [0] & \lab03|cpu|W_alu_result [8])) # (\lab03|cpu|F_pc [6]) ) ) # ( 
// !\mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( (\mm_interconnect_0|cmd_mux_001|saved_grant [0] & \lab03|cpu|W_alu_result [8]) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datab(gnd),
	.datac(!\lab03|cpu|W_alu_result [8]),
	.datad(!\lab03|cpu|F_pc [6]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_data [44]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_data[44] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_data[44] .lut_mask = 64'h0505050505FF05FF;
defparam \mm_interconnect_0|cmd_mux_001|src_data[44] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N52
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address[6] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_data [44]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address[6] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N48
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~33 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~33_sumout  = SUM(( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [8] ) + ( GND ) + ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~30  ))
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~34  = CARRY(( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [8] ) + ( GND ) + ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~33_sumout ),
	.cout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~33 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N21
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[31]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[31]~feeder_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [31] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[31]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N22
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[31] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~1_combout ),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[31] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N30
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[31]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[31]~feeder_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [34] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [34]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[31]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N51
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~5 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~5_sumout  = SUM(( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [9] ) + ( GND ) + ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~34  ))
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~6  = CARRY(( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [9] ) + ( GND ) + ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~5_sumout ),
	.cout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~5 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N52
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg[9] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~5_sumout ),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [33]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg[9] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N30
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_data[45] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_data [45] = ( \lab03|cpu|W_alu_result [9] & ( ((\lab03|cpu|F_pc[7]~DUPLICATE_q  & \mm_interconnect_0|cmd_mux_001|saved_grant [1])) # (\mm_interconnect_0|cmd_mux_001|saved_grant [0]) ) ) # ( !\lab03|cpu|W_alu_result [9] & 
// ( (\lab03|cpu|F_pc[7]~DUPLICATE_q  & \mm_interconnect_0|cmd_mux_001|saved_grant [1]) ) )

	.dataa(!\lab03|cpu|F_pc[7]~DUPLICATE_q ),
	.datab(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(!\mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|W_alu_result [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_data [45]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_data[45] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_data[45] .lut_mask = 64'h0505050537373737;
defparam \mm_interconnect_0|cmd_mux_001|src_data[45] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N31
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address[7] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_data [45]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address[7] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N3
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[7]~7 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[7]~7_combout  = (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  & ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address 
// [7]))) # (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  & (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [9]))

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [9]),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[7]~7 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[7]~7 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N1
dffeas \lab03|cpu|F_pc[9]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|F_pc_no_crst_nxt[9]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\lab03|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|F_pc[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|F_pc[9]~DUPLICATE .is_wysiwyg = "true";
defparam \lab03|cpu|F_pc[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N21
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_data[47] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_data [47] = ( \mm_interconnect_0|cmd_mux_002|saved_grant [1] & ( ((\mm_interconnect_0|cmd_mux_002|saved_grant [0] & \lab03|cpu|W_alu_result [11])) # (\lab03|cpu|F_pc[9]~DUPLICATE_q ) ) ) # ( 
// !\mm_interconnect_0|cmd_mux_002|saved_grant [1] & ( (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & \lab03|cpu|W_alu_result [11]) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(!\lab03|cpu|W_alu_result [11]),
	.datad(!\lab03|cpu|F_pc[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_data [47]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_data[47] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_data[47] .lut_mask = 64'h0303030303FF03FF;
defparam \mm_interconnect_0|cmd_mux_002|src_data[47] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N6
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~0 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~0_combout  = (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & \lab03|cpu|d_writedata [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(!\lab03|cpu|d_writedata [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~0 .lut_mask = 64'h000F000F000F000F;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N51
cyclonev_lcell_comb \lab03|cpu|E_mem_byte_en~0 (
// Equation(s):
// \lab03|cpu|E_mem_byte_en~0_combout  = ( \lab03|cpu|D_ctrl_mem8~1_combout  & ( \lab03|cpu|Add2~49_sumout  & ( !\lab03|cpu|D_ctrl_mem16~1_combout  ) ) ) # ( !\lab03|cpu|D_ctrl_mem8~1_combout  & ( \lab03|cpu|Add2~49_sumout  & ( 
// \lab03|cpu|D_ctrl_mem16~1_combout  ) ) ) # ( \lab03|cpu|D_ctrl_mem8~1_combout  & ( !\lab03|cpu|Add2~49_sumout  ) ) # ( !\lab03|cpu|D_ctrl_mem8~1_combout  & ( !\lab03|cpu|Add2~49_sumout  & ( (!\lab03|cpu|Add2~57_sumout ) # 
// (\lab03|cpu|D_ctrl_mem16~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|Add2~57_sumout ),
	.datac(!\lab03|cpu|D_ctrl_mem16~1_combout ),
	.datad(gnd),
	.datae(!\lab03|cpu|D_ctrl_mem8~1_combout ),
	.dataf(!\lab03|cpu|Add2~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_mem_byte_en~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_mem_byte_en~0 .extended_lut = "off";
defparam \lab03|cpu|E_mem_byte_en~0 .lut_mask = 64'hCFCFFFFF0F0FF0F0;
defparam \lab03|cpu|E_mem_byte_en~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N52
dffeas \lab03|cpu|d_byteenable[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_mem_byte_en~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|d_byteenable [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|d_byteenable[0] .is_wysiwyg = "true";
defparam \lab03|cpu|d_byteenable[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N0
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_data[32] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_data [32] = ( \lab03|cpu|d_byteenable [0] & ( (\mm_interconnect_0|cmd_mux_002|saved_grant [0]) # (\mm_interconnect_0|cmd_mux_002|saved_grant [1]) ) ) # ( !\lab03|cpu|d_byteenable [0] & ( 
// \mm_interconnect_0|cmd_mux_002|saved_grant [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datad(!\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datae(gnd),
	.dataf(!\lab03|cpu|d_byteenable [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_data [32]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_data[32] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_data[32] .lut_mask = 64'h0F0F0F0F0FFF0FFF;
defparam \mm_interconnect_0|cmd_mux_002|src_data[32] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N50
dffeas \lab03|cpu|d_writedata[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|d_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|d_writedata[1] .is_wysiwyg = "true";
defparam \lab03|cpu|d_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N12
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~12 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~12_combout  = (\lab03|cpu|d_writedata [1] & \mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(!\lab03|cpu|d_writedata [1]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~12 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~12 .lut_mask = 64'h0505050505050505;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N42
cyclonev_lcell_comb \lab03|cpu|E_mem_byte_en[2]~1 (
// Equation(s):
// \lab03|cpu|E_mem_byte_en[2]~1_combout  = ( \lab03|cpu|D_ctrl_mem16~1_combout  & ( (!\lab03|cpu|D_ctrl_mem8~1_combout ) # (\lab03|cpu|Add2~49_sumout ) ) ) # ( !\lab03|cpu|D_ctrl_mem16~1_combout  & ( ((\lab03|cpu|Add2~49_sumout  & !\lab03|cpu|Add2~57_sumout 
// )) # (\lab03|cpu|D_ctrl_mem8~1_combout ) ) )

	.dataa(!\lab03|cpu|Add2~49_sumout ),
	.datab(!\lab03|cpu|Add2~57_sumout ),
	.datac(gnd),
	.datad(!\lab03|cpu|D_ctrl_mem8~1_combout ),
	.datae(gnd),
	.dataf(!\lab03|cpu|D_ctrl_mem16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_mem_byte_en[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_mem_byte_en[2]~1 .extended_lut = "off";
defparam \lab03|cpu|E_mem_byte_en[2]~1 .lut_mask = 64'h44FF44FFFF55FF55;
defparam \lab03|cpu|E_mem_byte_en[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N43
dffeas \lab03|cpu|d_byteenable[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_mem_byte_en[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|d_byteenable [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|d_byteenable[2] .is_wysiwyg = "true";
defparam \lab03|cpu|d_byteenable[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N33
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_data[34] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_data [34] = ((\lab03|cpu|d_byteenable [2] & \mm_interconnect_0|cmd_mux_002|saved_grant [0])) # (\mm_interconnect_0|cmd_mux_002|saved_grant [1])

	.dataa(!\lab03|cpu|d_byteenable [2]),
	.datab(!\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datac(!\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_data [34]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_data[34] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_data[34] .lut_mask = 64'h3737373737373737;
defparam \mm_interconnect_0|cmd_mux_002|src_data[34] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N33
cyclonev_lcell_comb \lab03|cpu|d_writedata[17]~feeder (
// Equation(s):
// \lab03|cpu|d_writedata[17]~feeder_combout  = ( \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|d_writedata[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|d_writedata[17]~feeder .extended_lut = "off";
defparam \lab03|cpu|d_writedata[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|d_writedata[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N30
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~14 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~14_combout  = (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & \lab03|cpu|d_writedata [3])

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(gnd),
	.datad(!\lab03|cpu|d_writedata [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~14 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~14 .lut_mask = 64'h0033003300330033;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N18
cyclonev_lcell_comb \display1|data_out~5 (
// Equation(s):
// \display1|data_out~5_combout  = (!\mm_interconnect_0|router|Equal6~0_combout  & (((!\lab03|cpu|d_writedata [2])))) # (\mm_interconnect_0|router|Equal6~0_combout  & ((!\lab03|cpu|d_writedata [2] & ((\display1|data_out [2]))) # (\lab03|cpu|d_writedata [2] & 
// (\lab03|cpu|W_alu_result [2]))))

	.dataa(!\lab03|cpu|W_alu_result [2]),
	.datab(!\mm_interconnect_0|router|Equal6~0_combout ),
	.datac(!\lab03|cpu|d_writedata [2]),
	.datad(!\display1|data_out [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display1|data_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display1|data_out~5 .extended_lut = "off";
defparam \display1|data_out~5 .lut_mask = 64'hC1F1C1F1C1F1C1F1;
defparam \display1|data_out~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y6_N17
dffeas \lab03|cpu|W_alu_result[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_alu_result[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|W_alu_result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|W_alu_result[5] .is_wysiwyg = "true";
defparam \lab03|cpu|W_alu_result[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N9
cyclonev_lcell_comb \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~1_combout  = ( \debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q  & ( (!\mm_interconnect_0|lab03_data_master_translator|read_accepted~q  & \lab03|cpu|d_read~q ) ) )

	.dataa(!\mm_interconnect_0|lab03_data_master_translator|read_accepted~q ),
	.datab(gnd),
	.datac(!\lab03|cpu|d_read~q ),
	.datad(gnd),
	.datae(!\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~1 .extended_lut = "off";
defparam \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 64'h00000A0A00000A0A;
defparam \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N38
dffeas \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y5_N32
dffeas \mm_interconnect_0|display1_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|display1_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|display1_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|display1_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|display1_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N54
cyclonev_lcell_comb \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[0]~5 (
// Equation(s):
// \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[0]~5_combout  = ( \mm_interconnect_0|display1_s1_translator|read_latency_shift_reg [0] & ( (\mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used [1] & 
// \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used [0]) ) ) # ( !\mm_interconnect_0|display1_s1_translator|read_latency_shift_reg [0] & ( \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used [0] ) )

	.dataa(!\mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used [1]),
	.datab(!\mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|display1_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[0]~5 .extended_lut = "off";
defparam \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[0]~5 .lut_mask = 64'h3333333311111111;
defparam \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N6
cyclonev_lcell_comb \mm_interconnect_0|display1_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \mm_interconnect_0|display1_s1_translator|wait_latency_counter~0_combout  = ( \mm_interconnect_0|display1_s1_translator|wait_latency_counter [0] & ( (\debug|always2~0_combout  & (\display1|data_out[0]~2_combout  & 
// !\mm_interconnect_0|display1_s1_translator|wait_latency_counter [1])) ) ) # ( !\mm_interconnect_0|display1_s1_translator|wait_latency_counter [0] & ( (\display1|data_out[0]~2_combout  & (\mm_interconnect_0|display1_s1_translator|wait_latency_counter [1] & 
// ((\mm_interconnect_0|lab03_data_master_translator|uav_read~0_combout ) # (\debug|always2~0_combout )))) ) )

	.dataa(!\debug|always2~0_combout ),
	.datab(!\display1|data_out[0]~2_combout ),
	.datac(!\mm_interconnect_0|lab03_data_master_translator|uav_read~0_combout ),
	.datad(!\mm_interconnect_0|display1_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|display1_s1_translator|wait_latency_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|display1_s1_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|display1_s1_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \mm_interconnect_0|display1_s1_translator|wait_latency_counter~0 .lut_mask = 64'h0013001311001100;
defparam \mm_interconnect_0|display1_s1_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N8
dffeas \mm_interconnect_0|display1_s1_translator|wait_latency_counter[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|display1_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|display1_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|display1_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|display1_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N48
cyclonev_lcell_comb \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[0]~6 (
// Equation(s):
// \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[0]~6_combout  = ( \mm_interconnect_0|lab03_data_master_translator|uav_read~0_combout  & ( \mm_interconnect_0|display1_s1_translator|wait_latency_counter [1] & ( 
// \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[0]~5_combout  ) ) ) # ( !\mm_interconnect_0|lab03_data_master_translator|uav_read~0_combout  & ( \mm_interconnect_0|display1_s1_translator|wait_latency_counter [1] & ( 
// \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[0]~5_combout  ) ) ) # ( \mm_interconnect_0|lab03_data_master_translator|uav_read~0_combout  & ( !\mm_interconnect_0|display1_s1_translator|wait_latency_counter [1] & ( 
// ((\display1|data_out[0]~2_combout  & (!\debug|always2~0_combout  $ (!\mm_interconnect_0|display1_s1_translator|wait_latency_counter [0])))) # (\mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[0]~5_combout ) ) ) ) # ( 
// !\mm_interconnect_0|lab03_data_master_translator|uav_read~0_combout  & ( !\mm_interconnect_0|display1_s1_translator|wait_latency_counter [1] & ( \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[0]~5_combout  ) ) )

	.dataa(!\debug|always2~0_combout ),
	.datab(!\display1|data_out[0]~2_combout ),
	.datac(!\mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[0]~5_combout ),
	.datad(!\mm_interconnect_0|display1_s1_translator|wait_latency_counter [0]),
	.datae(!\mm_interconnect_0|lab03_data_master_translator|uav_read~0_combout ),
	.dataf(!\mm_interconnect_0|display1_s1_translator|wait_latency_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[0]~6 .extended_lut = "off";
defparam \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[0]~6 .lut_mask = 64'h0F0F1F2F0F0F0F0F;
defparam \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N49
dffeas \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N0
cyclonev_lcell_comb \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~2_combout  = ( !\mm_interconnect_0|display1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( (\mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~1_combout  & 
// \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.datad(!\mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|display1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~2 .extended_lut = "off";
defparam \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 64'h000F000F00000000;
defparam \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N3
cyclonev_lcell_comb \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~3 (
// Equation(s):
// \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~3_combout  = ( !\lab03|cpu|W_alu_result [7] & ( (\mm_interconnect_0|router|Equal2~0_combout  & (!\lab03|cpu|W_alu_result [6] & (\lab03|cpu|W_alu_result [5] & 
// \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~2_combout ))) ) )

	.dataa(!\mm_interconnect_0|router|Equal2~0_combout ),
	.datab(!\lab03|cpu|W_alu_result [6]),
	.datac(!\lab03|cpu|W_alu_result [5]),
	.datad(!\mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.datae(gnd),
	.dataf(!\lab03|cpu|W_alu_result [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~3 .extended_lut = "off";
defparam \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~3 .lut_mask = 64'h0004000400000000;
defparam \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N57
cyclonev_lcell_comb \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \mm_interconnect_0|display1_s1_translator|read_latency_shift_reg [0] & ( (\mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used [1] & 
// !\mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used [0]) ) ) # ( !\mm_interconnect_0|display1_s1_translator|read_latency_shift_reg [0] & ( \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used [1] ) )

	.dataa(!\mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used [1]),
	.datab(!\mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|display1_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h5555555544444444;
defparam \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N36
cyclonev_lcell_comb \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~4 (
// Equation(s):
// \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~4_combout  = ( \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~0_combout  & ( \mm_interconnect_0|display1_s1_translator|wait_latency_counter [1] ) ) # ( 
// \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~0_combout  & ( !\mm_interconnect_0|display1_s1_translator|wait_latency_counter [1] ) ) # ( !\mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~0_combout  & ( 
// !\mm_interconnect_0|display1_s1_translator|wait_latency_counter [1] & ( (\mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~3_combout  & (!\mm_interconnect_0|display1_s1_translator|wait_latency_counter [0] $ (((!\display1|data_out[0]~2_combout ) # 
// (!\debug|always2~0_combout ))))) ) ) )

	.dataa(!\mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~3_combout ),
	.datab(!\display1|data_out[0]~2_combout ),
	.datac(!\debug|always2~0_combout ),
	.datad(!\mm_interconnect_0|display1_s1_translator|wait_latency_counter [0]),
	.datae(!\mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.dataf(!\mm_interconnect_0|display1_s1_translator|wait_latency_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~4 .extended_lut = "off";
defparam \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~4 .lut_mask = 64'h0154FFFF0000FFFF;
defparam \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N37
dffeas \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .is_wysiwyg = "true";
defparam \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N36
cyclonev_lcell_comb \display1|data_out[0]~2 (
// Equation(s):
// \display1|data_out[0]~2_combout  = ( \debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q  & ( !\lab03|cpu|W_alu_result [7] & ( (\mm_interconnect_0|router|Equal2~0_combout  & (!\lab03|cpu|W_alu_result [6] & 
// (!\mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & \lab03|cpu|W_alu_result [5]))) ) ) )

	.dataa(!\mm_interconnect_0|router|Equal2~0_combout ),
	.datab(!\lab03|cpu|W_alu_result [6]),
	.datac(!\mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datad(!\lab03|cpu|W_alu_result [5]),
	.datae(!\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q ),
	.dataf(!\lab03|cpu|W_alu_result [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display1|data_out[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display1|data_out[0]~2 .extended_lut = "off";
defparam \display1|data_out[0]~2 .lut_mask = 64'h0000004000000000;
defparam \display1|data_out[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N9
cyclonev_lcell_comb \mm_interconnect_0|display1_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \mm_interconnect_0|display1_s1_translator|wait_latency_counter~1_combout  = ( \mm_interconnect_0|lab03_data_master_translator|uav_read~0_combout  & ( (\display1|data_out[0]~2_combout  & (!\mm_interconnect_0|display1_s1_translator|wait_latency_counter [0] 
// & ((!\debug|always2~0_combout ) # (\mm_interconnect_0|display1_s1_translator|wait_latency_counter [1])))) ) ) # ( !\mm_interconnect_0|lab03_data_master_translator|uav_read~0_combout  & ( (\debug|always2~0_combout  & (\display1|data_out[0]~2_combout  & 
// (\mm_interconnect_0|display1_s1_translator|wait_latency_counter [1] & !\mm_interconnect_0|display1_s1_translator|wait_latency_counter [0]))) ) )

	.dataa(!\debug|always2~0_combout ),
	.datab(!\display1|data_out[0]~2_combout ),
	.datac(!\mm_interconnect_0|display1_s1_translator|wait_latency_counter [1]),
	.datad(!\mm_interconnect_0|display1_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|lab03_data_master_translator|uav_read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|display1_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|display1_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \mm_interconnect_0|display1_s1_translator|wait_latency_counter~1 .lut_mask = 64'h0100010023002300;
defparam \mm_interconnect_0|display1_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N11
dffeas \mm_interconnect_0|display1_s1_translator|wait_latency_counter[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|display1_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|display1_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|display1_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|display1_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y5_N23
dffeas \mm_interconnect_0|lab03_data_master_translator|write_accepted (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|lab03_data_master_translator|write_accepted~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|lab03_data_master_translator|write_accepted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|lab03_data_master_translator|write_accepted .is_wysiwyg = "true";
defparam \mm_interconnect_0|lab03_data_master_translator|write_accepted .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N0
cyclonev_lcell_comb \display1|data_out[0]~0 (
// Equation(s):
// \display1|data_out[0]~0_combout  = ( \lab03|cpu|d_write~q  & ( (!\lab03|cpu|W_alu_result [3] & (!\mm_interconnect_0|lab03_data_master_translator|write_accepted~q  & ((!\lab03|cpu|W_alu_result [2]) # (\lab03|cpu|W_alu_result [4])))) ) )

	.dataa(!\lab03|cpu|W_alu_result [2]),
	.datab(!\lab03|cpu|W_alu_result [3]),
	.datac(!\mm_interconnect_0|lab03_data_master_translator|write_accepted~q ),
	.datad(!\lab03|cpu|W_alu_result [4]),
	.datae(gnd),
	.dataf(!\lab03|cpu|d_write~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display1|data_out[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display1|data_out[0]~0 .extended_lut = "off";
defparam \display1|data_out[0]~0 .lut_mask = 64'h0000000080C080C0;
defparam \display1|data_out[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N33
cyclonev_lcell_comb \display1|data_out[0]~3 (
// Equation(s):
// \display1|data_out[0]~3_combout  = ( !\mm_interconnect_0|display1_s1_translator|wait_latency_counter [1] & ( (!\mm_interconnect_0|display1_s1_translator|wait_latency_counter [0] & (\display1|data_out[0]~2_combout  & \display1|data_out[0]~0_combout )) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|display1_s1_translator|wait_latency_counter [0]),
	.datac(!\display1|data_out[0]~2_combout ),
	.datad(!\display1|data_out[0]~0_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|display1_s1_translator|wait_latency_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display1|data_out[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display1|data_out[0]~3 .extended_lut = "off";
defparam \display1|data_out[0]~3 .lut_mask = 64'h000C000C00000000;
defparam \display1|data_out[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N20
dffeas \display1|data_out[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\display1|data_out~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display1|data_out[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display1|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \display1|data_out[2] .is_wysiwyg = "true";
defparam \display1|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N3
cyclonev_lcell_comb \display1|readdata[2] (
// Equation(s):
// \display1|readdata [2] = ( !\lab03|cpu|W_alu_result [2] & ( (!\display1|data_out [2] & (!\lab03|cpu|W_alu_result [3] & !\lab03|cpu|W_alu_result [4])) ) )

	.dataa(!\display1|data_out [2]),
	.datab(gnd),
	.datac(!\lab03|cpu|W_alu_result [3]),
	.datad(!\lab03|cpu|W_alu_result [4]),
	.datae(gnd),
	.dataf(!\lab03|cpu|W_alu_result [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display1|readdata [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display1|readdata[2] .extended_lut = "off";
defparam \display1|readdata[2] .lut_mask = 64'hA000A00000000000;
defparam \display1|readdata[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N5
dffeas \mm_interconnect_0|display1_s1_translator|av_readdata_pre[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\display1|readdata [2]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|display1_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|display1_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \mm_interconnect_0|display1_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N35
dffeas \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[1][53] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[1][53]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[1][53] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[1][53] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N33
cyclonev_lcell_comb \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~2 (
// Equation(s):
// \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~2_combout  = ( \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used [1] & ( \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[1][53]~q  ) ) # ( !\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used [1] & ( 
// \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~0_combout ),
	.datad(!\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[1][53]~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~2 .extended_lut = "off";
defparam \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~2 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N45
cyclonev_lcell_comb \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used[1]~1_combout  = ( \mm_interconnect_0|sram_s1_translator|read_latency_shift_reg [0] ) # ( !\mm_interconnect_0|sram_s1_translator|read_latency_shift_reg [0] & ( 
// !\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used [0] ) )

	.dataa(!\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sram_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used[1]~1 .extended_lut = "off";
defparam \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N16
dffeas \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][53] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~2_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][53]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][53] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][53] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N44
dffeas \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[1][71] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[1][71]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[1][71] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[1][71] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N42
cyclonev_lcell_comb \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~1 (
// Equation(s):
// \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~1_combout  = ( \mm_interconnect_0|cmd_mux_002|saved_grant [1] & ( (!\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used [1]) # (\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[1][71]~q ) ) ) # ( 
// !\mm_interconnect_0|cmd_mux_002|saved_grant [1] & ( (\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used [1] & \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[1][71]~q ) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used [1]),
	.datac(gnd),
	.datad(!\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[1][71]~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~1 .extended_lut = "off";
defparam \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~1 .lut_mask = 64'h00330033CCFFCCFF;
defparam \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N14
dffeas \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][71] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~1_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][71]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][71] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][71] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N12
cyclonev_lcell_comb \mm_interconnect_0|rsp_demux_002|src0_valid~0 (
// Equation(s):
// \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  = (\mm_interconnect_0|sram_s1_translator|read_latency_shift_reg [0] & ((!\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][53]~q ) # (!\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][71]~q )))

	.dataa(gnd),
	.datab(!\mm_interconnect_0|sram_s1_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][53]~q ),
	.datad(!\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][71]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_demux_002|src0_valid~0 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_demux_002|src0_valid~0 .lut_mask = 64'h3330333033303330;
defparam \mm_interconnect_0|rsp_demux_002|src0_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N57
cyclonev_lcell_comb \mm_interconnect_0|display2_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \mm_interconnect_0|display2_s1_translator|wait_latency_counter~1_combout  = ( !\mm_interconnect_0|display2_s1_translator|wait_latency_counter [0] & ( \mm_interconnect_0|display2_s1_translator|wait_latency_counter [1] & ( (\display2|data_out[0]~1_combout  
// & ((\debug|always2~0_combout ) # (\mm_interconnect_0|lab03_data_master_translator|uav_read~0_combout ))) ) ) ) # ( !\mm_interconnect_0|display2_s1_translator|wait_latency_counter [0] & ( !\mm_interconnect_0|display2_s1_translator|wait_latency_counter [1] 
// & ( (\display2|data_out[0]~1_combout  & (\mm_interconnect_0|lab03_data_master_translator|uav_read~0_combout  & !\debug|always2~0_combout )) ) ) )

	.dataa(!\display2|data_out[0]~1_combout ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|lab03_data_master_translator|uav_read~0_combout ),
	.datad(!\debug|always2~0_combout ),
	.datae(!\mm_interconnect_0|display2_s1_translator|wait_latency_counter [0]),
	.dataf(!\mm_interconnect_0|display2_s1_translator|wait_latency_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|display2_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|display2_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \mm_interconnect_0|display2_s1_translator|wait_latency_counter~1 .lut_mask = 64'h0500000005550000;
defparam \mm_interconnect_0|display2_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N59
dffeas \mm_interconnect_0|display2_s1_translator|wait_latency_counter[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|display2_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|display2_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|display2_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|display2_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N24
cyclonev_lcell_comb \mm_interconnect_0|display2_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \mm_interconnect_0|display2_s1_translator|wait_latency_counter~0_combout  = ( \mm_interconnect_0|lab03_data_master_translator|uav_read~0_combout  & ( (\display2|data_out[0]~1_combout  & ((!\mm_interconnect_0|display2_s1_translator|wait_latency_counter [0] 
// & ((\mm_interconnect_0|display2_s1_translator|wait_latency_counter [1]))) # (\mm_interconnect_0|display2_s1_translator|wait_latency_counter [0] & (\debug|always2~0_combout  & !\mm_interconnect_0|display2_s1_translator|wait_latency_counter [1])))) ) ) # ( 
// !\mm_interconnect_0|lab03_data_master_translator|uav_read~0_combout  & ( (\display2|data_out[0]~1_combout  & (\debug|always2~0_combout  & (!\mm_interconnect_0|display2_s1_translator|wait_latency_counter [0] $ 
// (!\mm_interconnect_0|display2_s1_translator|wait_latency_counter [1])))) ) )

	.dataa(!\display2|data_out[0]~1_combout ),
	.datab(!\mm_interconnect_0|display2_s1_translator|wait_latency_counter [0]),
	.datac(!\debug|always2~0_combout ),
	.datad(!\mm_interconnect_0|display2_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|lab03_data_master_translator|uav_read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|display2_s1_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|display2_s1_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \mm_interconnect_0|display2_s1_translator|wait_latency_counter~0 .lut_mask = 64'h0104010401440144;
defparam \mm_interconnect_0|display2_s1_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N26
dffeas \mm_interconnect_0|display2_s1_translator|wait_latency_counter[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|display2_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|display2_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|display2_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|display2_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N42
cyclonev_lcell_comb \mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[0]~4 (
// Equation(s):
// \mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[0]~4_combout  = ( \mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used [1] & ( \mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used [0] ) ) # ( 
// !\mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used [1] & ( (!\mm_interconnect_0|display2_s1_translator|read_latency_shift_reg [0] & \mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used [0]) ) )

	.dataa(!\mm_interconnect_0|display2_s1_translator|read_latency_shift_reg [0]),
	.datab(!\mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[0]~4 .extended_lut = "off";
defparam \mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[0]~4 .lut_mask = 64'h2222222233333333;
defparam \mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N12
cyclonev_lcell_comb \mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[0]~5 (
// Equation(s):
// \mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[0]~5_combout  = ( \mm_interconnect_0|display2_s1_translator|wait_latency_counter [0] & ( \mm_interconnect_0|display2_s1_translator|wait_latency_counter [1] & ( 
// \mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[0]~4_combout  ) ) ) # ( !\mm_interconnect_0|display2_s1_translator|wait_latency_counter [0] & ( \mm_interconnect_0|display2_s1_translator|wait_latency_counter [1] & ( 
// \mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[0]~4_combout  ) ) ) # ( \mm_interconnect_0|display2_s1_translator|wait_latency_counter [0] & ( !\mm_interconnect_0|display2_s1_translator|wait_latency_counter [1] & ( ((\display2|data_out[0]~1_combout 
//  & (\mm_interconnect_0|lab03_data_master_translator|uav_read~0_combout  & !\debug|always2~0_combout ))) # (\mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[0]~4_combout ) ) ) ) # ( !\mm_interconnect_0|display2_s1_translator|wait_latency_counter [0] 
// & ( !\mm_interconnect_0|display2_s1_translator|wait_latency_counter [1] & ( ((\display2|data_out[0]~1_combout  & (\mm_interconnect_0|lab03_data_master_translator|uav_read~0_combout  & \debug|always2~0_combout ))) # 
// (\mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[0]~4_combout ) ) ) )

	.dataa(!\display2|data_out[0]~1_combout ),
	.datab(!\mm_interconnect_0|lab03_data_master_translator|uav_read~0_combout ),
	.datac(!\debug|always2~0_combout ),
	.datad(!\mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[0]~4_combout ),
	.datae(!\mm_interconnect_0|display2_s1_translator|wait_latency_counter [0]),
	.dataf(!\mm_interconnect_0|display2_s1_translator|wait_latency_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[0]~5 .extended_lut = "off";
defparam \mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[0]~5 .lut_mask = 64'h01FF10FF00FF00FF;
defparam \mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N14
dffeas \mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[0]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N36
cyclonev_lcell_comb \mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[1]~1_combout  = ( \mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used [0] & ( (!\mm_interconnect_0|display2_s1_translator|read_latency_shift_reg [0] & 
// \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|display2_s1_translator|read_latency_shift_reg [0]),
	.datad(!\mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[1]~1 .extended_lut = "off";
defparam \mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 64'h0000000000F000F0;
defparam \mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N39
cyclonev_lcell_comb \mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[1]~2_combout  = ( !\lab03|cpu|W_alu_result [7] & ( (!\lab03|cpu|W_alu_result [6] & (\mm_interconnect_0|router|Equal2~0_combout  & (!\lab03|cpu|W_alu_result[5]~DUPLICATE_q  & 
// \mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[1]~1_combout ))) ) )

	.dataa(!\lab03|cpu|W_alu_result [6]),
	.datab(!\mm_interconnect_0|router|Equal2~0_combout ),
	.datac(!\lab03|cpu|W_alu_result[5]~DUPLICATE_q ),
	.datad(!\mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.datae(gnd),
	.dataf(!\lab03|cpu|W_alu_result [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[1]~2 .extended_lut = "off";
defparam \mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 64'h0020002000000000;
defparam \mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N45
cyclonev_lcell_comb \mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used [1] & ( (!\mm_interconnect_0|display2_s1_translator|read_latency_shift_reg [0]) # 
// (!\mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used [0]) ) )

	.dataa(!\mm_interconnect_0|display2_s1_translator|read_latency_shift_reg [0]),
	.datab(!\mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h00000000EEEEEEEE;
defparam \mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N48
cyclonev_lcell_comb \mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[1]~3 (
// Equation(s):
// \mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[1]~3_combout  = ( \mm_interconnect_0|display2_s1_translator|wait_latency_counter [0] & ( \debug|always2~0_combout  & ( ((!\mm_interconnect_0|display2_s1_translator|wait_latency_counter [1] & 
// (\mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[1]~2_combout  & !\display2|data_out[0]~1_combout ))) # (\mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[1]~0_combout ) ) ) ) # ( !\mm_interconnect_0|display2_s1_translator|wait_latency_counter 
// [0] & ( \debug|always2~0_combout  & ( ((!\mm_interconnect_0|display2_s1_translator|wait_latency_counter [1] & (\mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[1]~2_combout  & \display2|data_out[0]~1_combout ))) # 
// (\mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[1]~0_combout ) ) ) ) # ( \mm_interconnect_0|display2_s1_translator|wait_latency_counter [0] & ( !\debug|always2~0_combout  & ( ((!\mm_interconnect_0|display2_s1_translator|wait_latency_counter [1] & 
// \mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[1]~2_combout )) # (\mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[1]~0_combout ) ) ) ) # ( !\mm_interconnect_0|display2_s1_translator|wait_latency_counter [0] & ( !\debug|always2~0_combout  & 
// ( \mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[1]~0_combout  ) ) )

	.dataa(!\mm_interconnect_0|display2_s1_translator|wait_latency_counter [1]),
	.datab(!\mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.datac(!\display2|data_out[0]~1_combout ),
	.datad(!\mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datae(!\mm_interconnect_0|display2_s1_translator|wait_latency_counter [0]),
	.dataf(!\debug|always2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[1]~3 .extended_lut = "off";
defparam \mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[1]~3 .lut_mask = 64'h00FF22FF02FF20FF;
defparam \mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N50
dffeas \mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N18
cyclonev_lcell_comb \display2|data_out[0]~1 (
// Equation(s):
// \display2|data_out[0]~1_combout  = ( \debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q  & ( !\lab03|cpu|W_alu_result [7] & ( (!\lab03|cpu|W_alu_result [6] & (!\lab03|cpu|W_alu_result[5]~DUPLICATE_q  & (!\mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used [1] 
// & \mm_interconnect_0|router|Equal2~0_combout ))) ) ) )

	.dataa(!\lab03|cpu|W_alu_result [6]),
	.datab(!\lab03|cpu|W_alu_result[5]~DUPLICATE_q ),
	.datac(!\mm_interconnect_0|display2_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\mm_interconnect_0|router|Equal2~0_combout ),
	.datae(!\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q ),
	.dataf(!\lab03|cpu|W_alu_result [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display2|data_out[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display2|data_out[0]~1 .extended_lut = "off";
defparam \display2|data_out[0]~1 .lut_mask = 64'h0000008000000000;
defparam \display2|data_out[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N0
cyclonev_lcell_comb \mm_interconnect_0|display2_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \mm_interconnect_0|display2_s1_translator|read_latency_shift_reg~1_combout  = ( !\mm_interconnect_0|display2_s1_translator|wait_latency_counter [1] & ( (\display2|data_out[0]~1_combout  & (\mm_interconnect_0|lab03_data_master_translator|uav_read~0_combout 
//  & (!\mm_interconnect_0|display2_s1_translator|wait_latency_counter [0] $ (!\debug|always2~0_combout )))) ) )

	.dataa(!\display2|data_out[0]~1_combout ),
	.datab(!\mm_interconnect_0|display2_s1_translator|wait_latency_counter [0]),
	.datac(!\debug|always2~0_combout ),
	.datad(!\mm_interconnect_0|lab03_data_master_translator|uav_read~0_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|display2_s1_translator|wait_latency_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|display2_s1_translator|read_latency_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|display2_s1_translator|read_latency_shift_reg~1 .extended_lut = "off";
defparam \mm_interconnect_0|display2_s1_translator|read_latency_shift_reg~1 .lut_mask = 64'h0014001400000000;
defparam \mm_interconnect_0|display2_s1_translator|read_latency_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N1
dffeas \mm_interconnect_0|display2_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|display2_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|display2_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|display2_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|display2_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N36
cyclonev_lcell_comb \mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used[0]~3_combout  = ( \mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used [1] & ( \mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used [0] ) ) # ( 
// !\mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used [1] & ( (!\mm_interconnect_0|display0_s1_translator|read_latency_shift_reg [0] & \mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used [0]) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|display0_s1_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used[0]~3 .extended_lut = "off";
defparam \mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 64'h0C0C0C0C0F0F0F0F;
defparam \mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N24
cyclonev_lcell_comb \mm_interconnect_0|display0_s1_agent|m0_write~0 (
// Equation(s):
// \mm_interconnect_0|display0_s1_agent|m0_write~0_combout  = ( \debug|av_waitrequest~0_combout  & ( !\mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\debug|av_waitrequest~0_combout ),
	.dataf(!\mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|display0_s1_agent|m0_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|display0_s1_agent|m0_write~0 .extended_lut = "off";
defparam \mm_interconnect_0|display0_s1_agent|m0_write~0 .lut_mask = 64'h0000FFFF00000000;
defparam \mm_interconnect_0|display0_s1_agent|m0_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N12
cyclonev_lcell_comb \mm_interconnect_0|display0_s1_agent|m0_write~2 (
// Equation(s):
// \mm_interconnect_0|display0_s1_agent|m0_write~2_combout  = ( !\lab03|cpu|W_alu_result [7] & ( !\lab03|cpu|W_alu_result[5]~DUPLICATE_q  & ( (\mm_interconnect_0|router|Equal2~0_combout  & (\debug|always2~0_combout  & 
// (\mm_interconnect_0|display0_s1_agent|m0_write~0_combout  & \lab03|cpu|W_alu_result [6]))) ) ) )

	.dataa(!\mm_interconnect_0|router|Equal2~0_combout ),
	.datab(!\debug|always2~0_combout ),
	.datac(!\mm_interconnect_0|display0_s1_agent|m0_write~0_combout ),
	.datad(!\lab03|cpu|W_alu_result [6]),
	.datae(!\lab03|cpu|W_alu_result [7]),
	.dataf(!\lab03|cpu|W_alu_result[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|display0_s1_agent|m0_write~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|display0_s1_agent|m0_write~2 .extended_lut = "off";
defparam \mm_interconnect_0|display0_s1_agent|m0_write~2 .lut_mask = 64'h0001000000000000;
defparam \mm_interconnect_0|display0_s1_agent|m0_write~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N35
dffeas \mm_interconnect_0|display0_s1_translator|wait_latency_counter[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|display0_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|display0_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|display0_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|display0_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N6
cyclonev_lcell_comb \mm_interconnect_0|display0_s1_agent|m0_write~1 (
// Equation(s):
// \mm_interconnect_0|display0_s1_agent|m0_write~1_combout  = ( \lab03|cpu|W_alu_result [6] & ( !\lab03|cpu|W_alu_result[5]~DUPLICATE_q  & ( (\mm_interconnect_0|router|Equal2~0_combout  & (!\lab03|cpu|W_alu_result [7] & 
// \mm_interconnect_0|display0_s1_agent|m0_write~0_combout )) ) ) )

	.dataa(!\mm_interconnect_0|router|Equal2~0_combout ),
	.datab(!\lab03|cpu|W_alu_result [7]),
	.datac(!\mm_interconnect_0|display0_s1_agent|m0_write~0_combout ),
	.datad(gnd),
	.datae(!\lab03|cpu|W_alu_result [6]),
	.dataf(!\lab03|cpu|W_alu_result[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|display0_s1_agent|m0_write~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|display0_s1_agent|m0_write~1 .extended_lut = "off";
defparam \mm_interconnect_0|display0_s1_agent|m0_write~1 .lut_mask = 64'h0000040400000000;
defparam \mm_interconnect_0|display0_s1_agent|m0_write~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N0
cyclonev_lcell_comb \mm_interconnect_0|display0_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \mm_interconnect_0|display0_s1_translator|wait_latency_counter~1_combout  = ( \mm_interconnect_0|display0_s1_agent|m0_write~1_combout  & ( (!\mm_interconnect_0|display0_s1_translator|wait_latency_counter [0] & 
// ((\mm_interconnect_0|display0_s1_translator|wait_latency_counter [1]))) # (\mm_interconnect_0|display0_s1_translator|wait_latency_counter [0] & (\debug|always2~0_combout  & !\mm_interconnect_0|display0_s1_translator|wait_latency_counter [1])) ) )

	.dataa(gnd),
	.datab(!\debug|always2~0_combout ),
	.datac(!\mm_interconnect_0|display0_s1_translator|wait_latency_counter [0]),
	.datad(!\mm_interconnect_0|display0_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|display0_s1_agent|m0_write~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|display0_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|display0_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \mm_interconnect_0|display0_s1_translator|wait_latency_counter~1 .lut_mask = 64'h0000000003F003F0;
defparam \mm_interconnect_0|display0_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N1
dffeas \mm_interconnect_0|display0_s1_translator|wait_latency_counter[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|display0_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|display0_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|display0_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|display0_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N33
cyclonev_lcell_comb \mm_interconnect_0|display0_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \mm_interconnect_0|display0_s1_translator|wait_latency_counter~0_combout  = ( \mm_interconnect_0|display0_s1_agent|m0_write~1_combout  & ( (!\mm_interconnect_0|display0_s1_translator|wait_latency_counter [0] & ((!\debug|always2~0_combout ) # 
// (\mm_interconnect_0|display0_s1_translator|wait_latency_counter [1]))) ) )

	.dataa(!\mm_interconnect_0|display0_s1_translator|wait_latency_counter [1]),
	.datab(gnd),
	.datac(!\debug|always2~0_combout ),
	.datad(!\mm_interconnect_0|display0_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|display0_s1_agent|m0_write~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|display0_s1_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|display0_s1_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \mm_interconnect_0|display0_s1_translator|wait_latency_counter~0 .lut_mask = 64'h00000000F500F500;
defparam \mm_interconnect_0|display0_s1_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N34
dffeas \mm_interconnect_0|display0_s1_translator|wait_latency_counter[0]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|display0_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|display0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|display0_s1_translator|wait_latency_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \mm_interconnect_0|display0_s1_translator|wait_latency_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N51
cyclonev_lcell_comb \mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used[0]~4 (
// Equation(s):
// \mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used[0]~4_combout  = ( \mm_interconnect_0|display0_s1_agent|m0_write~2_combout  & ( \mm_interconnect_0|display0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & ( 
// \mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used[0]~3_combout  ) ) ) # ( !\mm_interconnect_0|display0_s1_agent|m0_write~2_combout  & ( \mm_interconnect_0|display0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & ( 
// ((\display0|data_out[0]~1_combout  & (!\mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used [1] & \mm_interconnect_0|lab03_data_master_translator|uav_read~0_combout ))) # (\mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used[0]~3_combout ) ) ) ) # ( 
// \mm_interconnect_0|display0_s1_agent|m0_write~2_combout  & ( !\mm_interconnect_0|display0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & ( ((\display0|data_out[0]~1_combout  & (!\mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used [1] & 
// \mm_interconnect_0|lab03_data_master_translator|uav_read~0_combout ))) # (\mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used[0]~3_combout ) ) ) ) # ( !\mm_interconnect_0|display0_s1_agent|m0_write~2_combout  & ( 
// !\mm_interconnect_0|display0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & ( \mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used[0]~3_combout  ) ) )

	.dataa(!\display0|data_out[0]~1_combout ),
	.datab(!\mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used [1]),
	.datac(!\mm_interconnect_0|lab03_data_master_translator|uav_read~0_combout ),
	.datad(!\mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.datae(!\mm_interconnect_0|display0_s1_agent|m0_write~2_combout ),
	.dataf(!\mm_interconnect_0|display0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used[0]~4 .extended_lut = "off";
defparam \mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used[0]~4 .lut_mask = 64'h00FF04FF04FF00FF;
defparam \mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N53
dffeas \mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N21
cyclonev_lcell_comb \mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used[1]~1_combout  = ( !\mm_interconnect_0|display0_s1_translator|read_latency_shift_reg [0] & ( (\mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used [0] & 
// \mm_interconnect_0|lab03_data_master_translator|uav_read~0_combout ) ) )

	.dataa(!\mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used [0]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|lab03_data_master_translator|uav_read~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|display0_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used[1]~1 .extended_lut = "off";
defparam \mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 64'h0505050500000000;
defparam \mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N18
cyclonev_lcell_comb \mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used [1] & ( (!\mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used [0]) # 
// (!\mm_interconnect_0|display0_s1_translator|read_latency_shift_reg [0]) ) )

	.dataa(!\mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used [0]),
	.datab(!\mm_interconnect_0|display0_s1_translator|read_latency_shift_reg [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h00000000EEEEEEEE;
defparam \mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N27
cyclonev_lcell_comb \mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used[1]~2_combout  = ( \mm_interconnect_0|display0_s1_agent|m0_write~2_combout  & ( \mm_interconnect_0|display0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & ( 
// \mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used[1]~0_combout  ) ) ) # ( !\mm_interconnect_0|display0_s1_agent|m0_write~2_combout  & ( \mm_interconnect_0|display0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & ( 
// ((\display0|data_out[0]~1_combout  & \mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used[1]~1_combout )) # (\mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used[1]~0_combout ) ) ) ) # ( \mm_interconnect_0|display0_s1_agent|m0_write~2_combout  & ( 
// !\mm_interconnect_0|display0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & ( ((\display0|data_out[0]~1_combout  & \mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used[1]~1_combout )) # 
// (\mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used[1]~0_combout ) ) ) ) # ( !\mm_interconnect_0|display0_s1_agent|m0_write~2_combout  & ( !\mm_interconnect_0|display0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & ( 
// \mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used[1]~0_combout  ) ) )

	.dataa(!\display0|data_out[0]~1_combout ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.datad(!\mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datae(!\mm_interconnect_0|display0_s1_agent|m0_write~2_combout ),
	.dataf(!\mm_interconnect_0|display0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used[1]~2 .extended_lut = "off";
defparam \mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 64'h00FF05FF05FF00FF;
defparam \mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N28
dffeas \mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N42
cyclonev_lcell_comb \mm_interconnect_0|display0_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \mm_interconnect_0|display0_s1_translator|read_latency_shift_reg~1_combout  = ( \mm_interconnect_0|lab03_data_master_translator|uav_read~0_combout  & ( (\display0|data_out[0]~1_combout  & (!\mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used [1] & 
// (!\mm_interconnect_0|display0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  $ (!\mm_interconnect_0|display0_s1_agent|m0_write~2_combout )))) ) )

	.dataa(!\display0|data_out[0]~1_combout ),
	.datab(!\mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used [1]),
	.datac(!\mm_interconnect_0|display0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datad(!\mm_interconnect_0|display0_s1_agent|m0_write~2_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|lab03_data_master_translator|uav_read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|display0_s1_translator|read_latency_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|display0_s1_translator|read_latency_shift_reg~1 .extended_lut = "off";
defparam \mm_interconnect_0|display0_s1_translator|read_latency_shift_reg~1 .lut_mask = 64'h0000000004400440;
defparam \mm_interconnect_0|display0_s1_translator|read_latency_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N44
dffeas \mm_interconnect_0|display0_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|display0_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|display0_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|display0_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|display0_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N42
cyclonev_lcell_comb \display0|data_out~4 (
// Equation(s):
// \display0|data_out~4_combout  = ( \lab03|cpu|d_writedata [2] & ( (\lab03|cpu|W_alu_result [2] & \mm_interconnect_0|router|Equal6~0_combout ) ) ) # ( !\lab03|cpu|d_writedata [2] & ( (!\mm_interconnect_0|router|Equal6~0_combout ) # (\display0|data_out [2]) 
// ) )

	.dataa(!\lab03|cpu|W_alu_result [2]),
	.datab(!\mm_interconnect_0|router|Equal6~0_combout ),
	.datac(gnd),
	.datad(!\display0|data_out [2]),
	.datae(gnd),
	.dataf(!\lab03|cpu|d_writedata [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display0|data_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display0|data_out~4 .extended_lut = "off";
defparam \display0|data_out~4 .lut_mask = 64'hCCFFCCFF11111111;
defparam \display0|data_out~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N45
cyclonev_lcell_comb \display0|data_out[0]~2 (
// Equation(s):
// \display0|data_out[0]~2_combout  = ( !\mm_interconnect_0|display0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & ( (\display0|data_out[0]~1_combout  & (!\mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used [1] & \display1|data_out[0]~0_combout )) 
// ) )

	.dataa(!\display0|data_out[0]~1_combout ),
	.datab(!\mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used [1]),
	.datac(!\display1|data_out[0]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|display0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display0|data_out[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display0|data_out[0]~2 .extended_lut = "off";
defparam \display0|data_out[0]~2 .lut_mask = 64'h0404040400000000;
defparam \display0|data_out[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N43
dffeas \display0|data_out[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\display0|data_out~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display0|data_out[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display0|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \display0|data_out[2] .is_wysiwyg = "true";
defparam \display0|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N3
cyclonev_lcell_comb \display0|readdata[2] (
// Equation(s):
// \display0|readdata [2] = ( !\lab03|cpu|W_alu_result [2] & ( (!\lab03|cpu|W_alu_result [3] & (!\display0|data_out [2] & !\lab03|cpu|W_alu_result [4])) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|W_alu_result [3]),
	.datac(!\display0|data_out [2]),
	.datad(!\lab03|cpu|W_alu_result [4]),
	.datae(gnd),
	.dataf(!\lab03|cpu|W_alu_result [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display0|readdata [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display0|readdata[2] .extended_lut = "off";
defparam \display0|readdata[2] .lut_mask = 64'hC000C00000000000;
defparam \display0|readdata[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N4
dffeas \mm_interconnect_0|display0_s1_translator|av_readdata_pre[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\display0|readdata [2]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|display0_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|display0_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \mm_interconnect_0|display0_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N21
cyclonev_lcell_comb \display2|data_out~4 (
// Equation(s):
// \display2|data_out~4_combout  = ( \lab03|cpu|d_writedata [2] & ( (\lab03|cpu|W_alu_result [2] & \mm_interconnect_0|router|Equal6~0_combout ) ) ) # ( !\lab03|cpu|d_writedata [2] & ( (!\mm_interconnect_0|router|Equal6~0_combout ) # (\display2|data_out [2]) 
// ) )

	.dataa(!\lab03|cpu|W_alu_result [2]),
	.datab(!\mm_interconnect_0|router|Equal6~0_combout ),
	.datac(gnd),
	.datad(!\display2|data_out [2]),
	.datae(gnd),
	.dataf(!\lab03|cpu|d_writedata [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display2|data_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display2|data_out~4 .extended_lut = "off";
defparam \display2|data_out~4 .lut_mask = 64'hCCFFCCFF11111111;
defparam \display2|data_out~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N27
cyclonev_lcell_comb \display2|data_out[0]~2 (
// Equation(s):
// \display2|data_out[0]~2_combout  = ( !\mm_interconnect_0|display2_s1_translator|wait_latency_counter [1] & ( (\display2|data_out[0]~1_combout  & (!\mm_interconnect_0|display2_s1_translator|wait_latency_counter [0] & \display1|data_out[0]~0_combout )) ) )

	.dataa(!\display2|data_out[0]~1_combout ),
	.datab(!\mm_interconnect_0|display2_s1_translator|wait_latency_counter [0]),
	.datac(!\display1|data_out[0]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|display2_s1_translator|wait_latency_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display2|data_out[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display2|data_out[0]~2 .extended_lut = "off";
defparam \display2|data_out[0]~2 .lut_mask = 64'h0404040400000000;
defparam \display2|data_out[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N22
dffeas \display2|data_out[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\display2|data_out~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display2|data_out[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display2|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \display2|data_out[2] .is_wysiwyg = "true";
defparam \display2|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N27
cyclonev_lcell_comb \display2|readdata[2] (
// Equation(s):
// \display2|readdata [2] = ( !\display2|data_out [2] & ( (!\lab03|cpu|W_alu_result [2] & (!\lab03|cpu|W_alu_result [3] & !\lab03|cpu|W_alu_result [4])) ) )

	.dataa(!\lab03|cpu|W_alu_result [2]),
	.datab(!\lab03|cpu|W_alu_result [3]),
	.datac(gnd),
	.datad(!\lab03|cpu|W_alu_result [4]),
	.datae(gnd),
	.dataf(!\display2|data_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display2|readdata [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display2|readdata[2] .extended_lut = "off";
defparam \display2|readdata[2] .lut_mask = 64'h8800880000000000;
defparam \display2|readdata[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N28
dffeas \mm_interconnect_0|display2_s1_translator|av_readdata_pre[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\display2|readdata [2]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|display2_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|display2_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \mm_interconnect_0|display2_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N6
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[2]~6 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[2]~6_combout  = ( \mm_interconnect_0|display2_s1_translator|av_readdata_pre [2] & ( ((\mm_interconnect_0|display0_s1_translator|read_latency_shift_reg [0] & \mm_interconnect_0|display0_s1_translator|av_readdata_pre 
// [2])) # (\mm_interconnect_0|display2_s1_translator|read_latency_shift_reg [0]) ) ) # ( !\mm_interconnect_0|display2_s1_translator|av_readdata_pre [2] & ( (\mm_interconnect_0|display0_s1_translator|read_latency_shift_reg [0] & 
// \mm_interconnect_0|display0_s1_translator|av_readdata_pre [2]) ) )

	.dataa(!\mm_interconnect_0|display2_s1_translator|read_latency_shift_reg [0]),
	.datab(!\mm_interconnect_0|display0_s1_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|display0_s1_translator|av_readdata_pre [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|display2_s1_translator|av_readdata_pre [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[2]~6 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[2]~6 .lut_mask = 64'h0303030357575757;
defparam \mm_interconnect_0|rsp_mux|src_data[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N56
dffeas \mm_interconnect_0|sw_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|sw_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sw_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sw_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sw_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N30
cyclonev_lcell_comb \mm_interconnect_0|sw_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \mm_interconnect_0|sw_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \mm_interconnect_0|sw_s1_translator|read_latency_shift_reg~1_combout  ) # ( !\mm_interconnect_0|sw_s1_translator|read_latency_shift_reg~1_combout  & ( 
// (\mm_interconnect_0|sw_s1_agent_rsp_fifo|mem_used [0] & ((!\mm_interconnect_0|sw_s1_translator|read_latency_shift_reg [0]) # (\mm_interconnect_0|sw_s1_agent_rsp_fifo|mem_used [1]))) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|sw_s1_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|sw_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\mm_interconnect_0|sw_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sw_s1_translator|read_latency_shift_reg~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sw_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sw_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \mm_interconnect_0|sw_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h00CF00CFFFFFFFFF;
defparam \mm_interconnect_0|sw_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N31
dffeas \mm_interconnect_0|sw_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|sw_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sw_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sw_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sw_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N27
cyclonev_lcell_comb \mm_interconnect_0|sw_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \mm_interconnect_0|sw_s1_translator|wait_latency_counter~0_combout  = ( \sw|edge_capture_wr_strobe~0_combout  & ( (\debug|av_waitrequest~0_combout  & ((!\mm_interconnect_0|sw_s1_translator|wait_latency_counter [0] & 
// ((\mm_interconnect_0|sw_s1_translator|wait_latency_counter [1]))) # (\mm_interconnect_0|sw_s1_translator|wait_latency_counter [0] & (\debug|always2~0_combout  & !\mm_interconnect_0|sw_s1_translator|wait_latency_counter [1])))) ) )

	.dataa(!\mm_interconnect_0|sw_s1_translator|wait_latency_counter [0]),
	.datab(!\debug|always2~0_combout ),
	.datac(!\debug|av_waitrequest~0_combout ),
	.datad(!\mm_interconnect_0|sw_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\sw|edge_capture_wr_strobe~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sw_s1_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sw_s1_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \mm_interconnect_0|sw_s1_translator|wait_latency_counter~0 .lut_mask = 64'h00000000010A010A;
defparam \mm_interconnect_0|sw_s1_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N28
dffeas \mm_interconnect_0|sw_s1_translator|wait_latency_counter[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|sw_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sw_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sw_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sw_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N54
cyclonev_lcell_comb \mm_interconnect_0|sw_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \mm_interconnect_0|sw_s1_translator|wait_latency_counter~1_combout  = ( !\mm_interconnect_0|sw_s1_translator|wait_latency_counter [0] & ( \sw|edge_capture_wr_strobe~0_combout  & ( (\debug|av_waitrequest~0_combout  & ((!\debug|always2~0_combout ) # 
// (\mm_interconnect_0|sw_s1_translator|wait_latency_counter [1]))) ) ) )

	.dataa(!\debug|av_waitrequest~0_combout ),
	.datab(!\mm_interconnect_0|sw_s1_translator|wait_latency_counter [1]),
	.datac(!\debug|always2~0_combout ),
	.datad(gnd),
	.datae(!\mm_interconnect_0|sw_s1_translator|wait_latency_counter [0]),
	.dataf(!\sw|edge_capture_wr_strobe~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sw_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sw_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \mm_interconnect_0|sw_s1_translator|wait_latency_counter~1 .lut_mask = 64'h0000000051510000;
defparam \mm_interconnect_0|sw_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N56
dffeas \mm_interconnect_0|sw_s1_translator|wait_latency_counter[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|sw_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sw_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sw_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sw_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N24
cyclonev_lcell_comb \mm_interconnect_0|sw_s1_translator|av_waitrequest_generated~0 (
// Equation(s):
// \mm_interconnect_0|sw_s1_translator|av_waitrequest_generated~0_combout  = ( !\mm_interconnect_0|sw_s1_translator|wait_latency_counter [1] & ( !\mm_interconnect_0|sw_s1_translator|wait_latency_counter [0] $ (((!\debug|always2~0_combout ) # 
// ((!\sw|edge_capture_wr_strobe~0_combout ) # (!\debug|av_waitrequest~0_combout )))) ) )

	.dataa(!\mm_interconnect_0|sw_s1_translator|wait_latency_counter [0]),
	.datab(!\debug|always2~0_combout ),
	.datac(!\sw|edge_capture_wr_strobe~0_combout ),
	.datad(!\debug|av_waitrequest~0_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sw_s1_translator|wait_latency_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sw_s1_translator|av_waitrequest_generated~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sw_s1_translator|av_waitrequest_generated~0 .extended_lut = "off";
defparam \mm_interconnect_0|sw_s1_translator|av_waitrequest_generated~0 .lut_mask = 64'h5556555600000000;
defparam \mm_interconnect_0|sw_s1_translator|av_waitrequest_generated~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N51
cyclonev_lcell_comb \mm_interconnect_0|router|Equal5~0 (
// Equation(s):
// \mm_interconnect_0|router|Equal5~0_combout  = ( !\lab03|cpu|W_alu_result [4] & ( (\mm_interconnect_0|router|Equal2~0_combout  & (\lab03|cpu|W_alu_result [6] & (\lab03|cpu|W_alu_result [5] & !\lab03|cpu|W_alu_result [7]))) ) )

	.dataa(!\mm_interconnect_0|router|Equal2~0_combout ),
	.datab(!\lab03|cpu|W_alu_result [6]),
	.datac(!\lab03|cpu|W_alu_result [5]),
	.datad(!\lab03|cpu|W_alu_result [7]),
	.datae(gnd),
	.dataf(!\lab03|cpu|W_alu_result [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|router|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|router|Equal5~0 .extended_lut = "off";
defparam \mm_interconnect_0|router|Equal5~0 .lut_mask = 64'h0100010000000000;
defparam \mm_interconnect_0|router|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N54
cyclonev_lcell_comb \mm_interconnect_0|sw_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \mm_interconnect_0|sw_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \mm_interconnect_0|sw_s1_agent_rsp_fifo|mem_used [1] & ( \mm_interconnect_0|router|Equal5~0_combout  & ( (!\mm_interconnect_0|sw_s1_agent_rsp_fifo|mem_used [0]) # 
// (!\mm_interconnect_0|sw_s1_translator|read_latency_shift_reg [0]) ) ) ) # ( !\mm_interconnect_0|sw_s1_agent_rsp_fifo|mem_used [1] & ( \mm_interconnect_0|router|Equal5~0_combout  & ( (\mm_interconnect_0|sw_s1_agent_rsp_fifo|mem_used [0] & 
// (!\mm_interconnect_0|sw_s1_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|sw_s1_translator|av_waitrequest_generated~0_combout  & \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~1_combout ))) ) ) ) # ( 
// \mm_interconnect_0|sw_s1_agent_rsp_fifo|mem_used [1] & ( !\mm_interconnect_0|router|Equal5~0_combout  & ( (!\mm_interconnect_0|sw_s1_agent_rsp_fifo|mem_used [0]) # (!\mm_interconnect_0|sw_s1_translator|read_latency_shift_reg [0]) ) ) )

	.dataa(!\mm_interconnect_0|sw_s1_agent_rsp_fifo|mem_used [0]),
	.datab(!\mm_interconnect_0|sw_s1_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|sw_s1_translator|av_waitrequest_generated~0_combout ),
	.datad(!\mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.datae(!\mm_interconnect_0|sw_s1_agent_rsp_fifo|mem_used [1]),
	.dataf(!\mm_interconnect_0|router|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sw_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sw_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \mm_interconnect_0|sw_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h0000EEEE0004EEEE;
defparam \mm_interconnect_0|sw_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N55
dffeas \mm_interconnect_0|sw_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|sw_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sw_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sw_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .is_wysiwyg = "true";
defparam \mm_interconnect_0|sw_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N54
cyclonev_lcell_comb \sw|edge_capture_wr_strobe~0 (
// Equation(s):
// \sw|edge_capture_wr_strobe~0_combout  = ( !\lab03|cpu|W_alu_result [7] & ( \lab03|cpu|W_alu_result [5] & ( (\mm_interconnect_0|router|Equal2~0_combout  & (\lab03|cpu|W_alu_result [6] & (!\lab03|cpu|W_alu_result [4] & 
// !\mm_interconnect_0|sw_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\mm_interconnect_0|router|Equal2~0_combout ),
	.datab(!\lab03|cpu|W_alu_result [6]),
	.datac(!\lab03|cpu|W_alu_result [4]),
	.datad(!\mm_interconnect_0|sw_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datae(!\lab03|cpu|W_alu_result [7]),
	.dataf(!\lab03|cpu|W_alu_result [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw|edge_capture_wr_strobe~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw|edge_capture_wr_strobe~0 .extended_lut = "off";
defparam \sw|edge_capture_wr_strobe~0 .lut_mask = 64'h0000000010000000;
defparam \sw|edge_capture_wr_strobe~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N30
cyclonev_lcell_comb \mm_interconnect_0|sw_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \mm_interconnect_0|sw_s1_translator|read_latency_shift_reg~1_combout  = ( \mm_interconnect_0|sw_s1_translator|wait_latency_counter [0] & ( !\mm_interconnect_0|sw_s1_translator|wait_latency_counter [1] & ( (!\debug|always2~0_combout  & 
// (\mm_interconnect_0|lab03_data_master_translator|uav_read~0_combout  & (\sw|edge_capture_wr_strobe~0_combout  & \debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q ))) ) ) ) # ( !\mm_interconnect_0|sw_s1_translator|wait_latency_counter [0] & ( 
// !\mm_interconnect_0|sw_s1_translator|wait_latency_counter [1] & ( (\debug|always2~0_combout  & (\mm_interconnect_0|lab03_data_master_translator|uav_read~0_combout  & (\sw|edge_capture_wr_strobe~0_combout  & \debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q ))) 
// ) ) )

	.dataa(!\debug|always2~0_combout ),
	.datab(!\mm_interconnect_0|lab03_data_master_translator|uav_read~0_combout ),
	.datac(!\sw|edge_capture_wr_strobe~0_combout ),
	.datad(!\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datae(!\mm_interconnect_0|sw_s1_translator|wait_latency_counter [0]),
	.dataf(!\mm_interconnect_0|sw_s1_translator|wait_latency_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sw_s1_translator|read_latency_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sw_s1_translator|read_latency_shift_reg~1 .extended_lut = "off";
defparam \mm_interconnect_0|sw_s1_translator|read_latency_shift_reg~1 .lut_mask = 64'h0001000200000000;
defparam \mm_interconnect_0|sw_s1_translator|read_latency_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N32
dffeas \mm_interconnect_0|sw_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|sw_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sw_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sw_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sw_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N24
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N3
cyclonev_lcell_comb \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder (
// Equation(s):
// \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder_combout  = ( \~GND~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~GND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N57
cyclonev_lcell_comb \debug|Lab03_DEBUG_alt_jtag_atlantic|write~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\debug|Lab03_DEBUG_alt_jtag_atlantic|write~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|Lab03_DEBUG_alt_jtag_atlantic|write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|write~0 .extended_lut = "off";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|write~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 .lut_mask = 64'h0000FFFF00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 .lut_mask = 64'h0300000003000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 .lut_mask = 64'h332233203377337F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE_q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 .lut_mask = 64'h5505550551055505;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .lut_mask = 64'h001000000000AAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datad(gnd),
	.datae(!\altera_internal_jtag~TMSUTAP ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 .lut_mask = 64'h0000000000002A2A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 .lut_mask = 64'h5F5F5F5F777F5F5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datab(!\altera_internal_jtag~TDIUTAP ),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 64'h0055005000000404;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N30
cyclonev_lcell_comb \debug|Lab03_DEBUG_alt_jtag_atlantic|state~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(!\debug|Lab03_DEBUG_alt_jtag_atlantic|state~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|Lab03_DEBUG_alt_jtag_atlantic|state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|state~1 .extended_lut = "on";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|state~1 .lut_mask = 64'h0000FDFD0020FDFD;
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|state~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N32
dffeas \debug|Lab03_DEBUG_alt_jtag_atlantic|state (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\debug|Lab03_DEBUG_alt_jtag_atlantic|state~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|Lab03_DEBUG_alt_jtag_atlantic|state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|state .is_wysiwyg = "true";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|state .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N15
cyclonev_lcell_comb \debug|Lab03_DEBUG_alt_jtag_atlantic|count[9]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\debug|Lab03_DEBUG_alt_jtag_atlantic|count [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(gnd),
	.dataf(!\debug|Lab03_DEBUG_alt_jtag_atlantic|state~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|Lab03_DEBUG_alt_jtag_atlantic|count[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|count[9]~0 .extended_lut = "off";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|count[9]~0 .lut_mask = 64'hEEAEEEAEEEEEEEEE;
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|count[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N45
cyclonev_lcell_comb \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[0]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[0]~2 .extended_lut = "off";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[0]~2 .lut_mask = 64'h0202020222222222;
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N16
dffeas \debug|Lab03_DEBUG_alt_jtag_atlantic|count[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\debug|Lab03_DEBUG_alt_jtag_atlantic|count[9]~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|Lab03_DEBUG_alt_jtag_atlantic|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|count[9] .is_wysiwyg = "true";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|count[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N12
cyclonev_lcell_comb \debug|Lab03_DEBUG_alt_jtag_atlantic|count[9]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\debug|Lab03_DEBUG_alt_jtag_atlantic|count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|Lab03_DEBUG_alt_jtag_atlantic|count[9]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|count[9]~_wirecell .extended_lut = "off";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|count[9]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|count[9]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N13
dffeas \debug|Lab03_DEBUG_alt_jtag_atlantic|count[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\debug|Lab03_DEBUG_alt_jtag_atlantic|count[9]~_wirecell_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|Lab03_DEBUG_alt_jtag_atlantic|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|count[0] .is_wysiwyg = "true";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|count[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N8
dffeas \debug|Lab03_DEBUG_alt_jtag_atlantic|count[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\debug|Lab03_DEBUG_alt_jtag_atlantic|count [0]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(vcc),
	.ena(\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|Lab03_DEBUG_alt_jtag_atlantic|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|count[1] .is_wysiwyg = "true";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|count[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N4
dffeas \debug|Lab03_DEBUG_alt_jtag_atlantic|count[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\debug|Lab03_DEBUG_alt_jtag_atlantic|count [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(vcc),
	.ena(\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|Lab03_DEBUG_alt_jtag_atlantic|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|count[2] .is_wysiwyg = "true";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|count[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N10
dffeas \debug|Lab03_DEBUG_alt_jtag_atlantic|count[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\debug|Lab03_DEBUG_alt_jtag_atlantic|count [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(vcc),
	.ena(\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|Lab03_DEBUG_alt_jtag_atlantic|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|count[3] .is_wysiwyg = "true";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|count[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N24
cyclonev_lcell_comb \debug|Lab03_DEBUG_alt_jtag_atlantic|count[4]~feeder (
	.dataa(!\debug|Lab03_DEBUG_alt_jtag_atlantic|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|Lab03_DEBUG_alt_jtag_atlantic|count[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|count[4]~feeder .extended_lut = "off";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|count[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|count[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N25
dffeas \debug|Lab03_DEBUG_alt_jtag_atlantic|count[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\debug|Lab03_DEBUG_alt_jtag_atlantic|count[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|Lab03_DEBUG_alt_jtag_atlantic|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|count[4] .is_wysiwyg = "true";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|count[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N27
cyclonev_lcell_comb \debug|Lab03_DEBUG_alt_jtag_atlantic|count[5]~feeder (
	.dataa(gnd),
	.datab(!\debug|Lab03_DEBUG_alt_jtag_atlantic|count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|Lab03_DEBUG_alt_jtag_atlantic|count[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|count[5]~feeder .extended_lut = "off";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|count[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|count[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N28
dffeas \debug|Lab03_DEBUG_alt_jtag_atlantic|count[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\debug|Lab03_DEBUG_alt_jtag_atlantic|count[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|Lab03_DEBUG_alt_jtag_atlantic|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|count[5] .is_wysiwyg = "true";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|count[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N55
dffeas \debug|Lab03_DEBUG_alt_jtag_atlantic|count[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\debug|Lab03_DEBUG_alt_jtag_atlantic|count [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(vcc),
	.ena(\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|Lab03_DEBUG_alt_jtag_atlantic|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|count[6] .is_wysiwyg = "true";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|count[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N22
dffeas \debug|Lab03_DEBUG_alt_jtag_atlantic|count[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\debug|Lab03_DEBUG_alt_jtag_atlantic|count [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(vcc),
	.ena(\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|Lab03_DEBUG_alt_jtag_atlantic|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|count[7] .is_wysiwyg = "true";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|count[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N41
dffeas \debug|Lab03_DEBUG_alt_jtag_atlantic|count[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\debug|Lab03_DEBUG_alt_jtag_atlantic|count [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(vcc),
	.ena(\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|Lab03_DEBUG_alt_jtag_atlantic|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|count[8] .is_wysiwyg = "true";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|count[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N39
cyclonev_lcell_comb \debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[1]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(!\debug|Lab03_DEBUG_alt_jtag_atlantic|state~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\debug|Lab03_DEBUG_alt_jtag_atlantic|count [8]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[1]~0 .extended_lut = "off";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[1]~0 .lut_mask = 64'h0000000000000400;
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N17
dffeas \debug|Lab03_DEBUG_alt_jtag_atlantic|write (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\debug|Lab03_DEBUG_alt_jtag_atlantic|write~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|Lab03_DEBUG_alt_jtag_atlantic|write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|write .is_wysiwyg = "true";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|write .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N26
dffeas \debug|Lab03_DEBUG_alt_jtag_atlantic|write1 (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\debug|Lab03_DEBUG_alt_jtag_atlantic|write~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|Lab03_DEBUG_alt_jtag_atlantic|write1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|write1 .is_wysiwyg = "true";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|write1 .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N28
dffeas \debug|Lab03_DEBUG_alt_jtag_atlantic|write2 (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\debug|Lab03_DEBUG_alt_jtag_atlantic|write1~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|Lab03_DEBUG_alt_jtag_atlantic|write2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|write2 .is_wysiwyg = "true";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|write2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N27
cyclonev_lcell_comb \debug|Lab03_DEBUG_alt_jtag_atlantic|always2~0 (
	.dataa(!\debug|Lab03_DEBUG_alt_jtag_atlantic|write1~q ),
	.datab(gnd),
	.datac(!\debug|Lab03_DEBUG_alt_jtag_atlantic|write2~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|Lab03_DEBUG_alt_jtag_atlantic|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|always2~0 .extended_lut = "off";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|always2~0 .lut_mask = 64'h5A5A5A5A5A5A5A5A;
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N57
cyclonev_lcell_comb \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[10]~feeder .extended_lut = "off";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N59
dffeas \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift [10]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[10] .is_wysiwyg = "true";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N0
cyclonev_lcell_comb \debug|Lab03_DEBUG_alt_jtag_atlantic|write_valid~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|Lab03_DEBUG_alt_jtag_atlantic|write_valid~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|write_valid~feeder .extended_lut = "off";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|write_valid~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|write_valid~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N36
cyclonev_lcell_comb \debug|Lab03_DEBUG_alt_jtag_atlantic|write_stalled~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\debug|Lab03_DEBUG_alt_jtag_atlantic|state~q ),
	.datae(!\debug|Lab03_DEBUG_alt_jtag_atlantic|count [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|Lab03_DEBUG_alt_jtag_atlantic|write_stalled~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|write_stalled~1 .extended_lut = "off";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|write_stalled~1 .lut_mask = 64'h0000000000000040;
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|write_stalled~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N1
dffeas \debug|Lab03_DEBUG_alt_jtag_atlantic|write_valid (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\debug|Lab03_DEBUG_alt_jtag_atlantic|write_valid~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debug|Lab03_DEBUG_alt_jtag_atlantic|write_stalled~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|Lab03_DEBUG_alt_jtag_atlantic|write_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|write_valid .is_wysiwyg = "true";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|write_valid .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N19
dffeas \debug|Lab03_DEBUG_alt_jtag_atlantic|rst2 (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|Lab03_DEBUG_alt_jtag_atlantic|rst2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|rst2 .is_wysiwyg = "true";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|rst2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N21
cyclonev_lcell_comb \debug|av_waitrequest~1 (
// Equation(s):
// \debug|av_waitrequest~1_combout  = ( !\debug|av_waitrequest~q  & ( (\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  & \debug|av_waitrequest~0_combout ) ) )

	.dataa(!\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.datab(gnd),
	.datac(!\debug|av_waitrequest~0_combout ),
	.datad(gnd),
	.datae(!\debug|av_waitrequest~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|av_waitrequest~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|av_waitrequest~1 .extended_lut = "off";
defparam \debug|av_waitrequest~1 .lut_mask = 64'h0505000005050000;
defparam \debug|av_waitrequest~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N22
dffeas \debug|av_waitrequest (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|av_waitrequest~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|av_waitrequest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debug|av_waitrequest .is_wysiwyg = "true";
defparam \debug|av_waitrequest .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N0
cyclonev_lcell_comb \mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~1 (
// Equation(s):
// \mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout  = ( \mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  & ( (\mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~1_combout  & 
// \debug|av_waitrequest~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.datad(!\debug|av_waitrequest~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~1 .extended_lut = "off";
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~1 .lut_mask = 64'h00000000000F000F;
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N1
dffeas \mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N30
cyclonev_lcell_comb \mm_interconnect_0|cmd_demux|sink_ready~2 (
// Equation(s):
// \mm_interconnect_0|cmd_demux|sink_ready~2_combout  = ( \mm_interconnect_0|router|Equal6~0_combout  & ( \debug|av_waitrequest~q  & ( (!\lab03|cpu|W_alu_result [7] & (\lab03|cpu|W_alu_result [5] & (\mm_interconnect_0|router|Equal2~0_combout  & 
// \lab03|cpu|W_alu_result [6]))) ) ) )

	.dataa(!\lab03|cpu|W_alu_result [7]),
	.datab(!\lab03|cpu|W_alu_result [5]),
	.datac(!\mm_interconnect_0|router|Equal2~0_combout ),
	.datad(!\lab03|cpu|W_alu_result [6]),
	.datae(!\mm_interconnect_0|router|Equal6~0_combout ),
	.dataf(!\debug|av_waitrequest~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux|sink_ready~2 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_demux|sink_ready~2 .lut_mask = 64'h0000000000000002;
defparam \mm_interconnect_0|cmd_demux|sink_ready~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N39
cyclonev_lcell_comb \mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout  = ( \mm_interconnect_0|cmd_demux|sink_ready~2_combout  & ( (!\mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [1] & 
// (((!\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [0])) # (\mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~1_combout ))) # 
// (\mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [1] & (((\mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [0])))) ) ) # ( !\mm_interconnect_0|cmd_demux|sink_ready~2_combout  & ( 
// (\mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [0] & ((!\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # (\mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]))) ) )

	.dataa(!\mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.datab(!\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.datad(!\mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h00CF00CF50DF50DF;
defparam \mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N41
dffeas \mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N36
cyclonev_lcell_comb \mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout  = ( \mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [0] & ( (!\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// (((\mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~1_combout  & \mm_interconnect_0|cmd_demux|sink_ready~2_combout )) # (\mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]))) ) ) # ( 
// !\mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [0] & ( \mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [1] ) )

	.dataa(!\mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.datab(!\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.datad(!\mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h00FF00FF04CC04CC;
defparam \mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N37
dffeas \mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N18
cyclonev_lcell_comb \mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0 (
// Equation(s):
// \mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  = ( \mm_interconnect_0|router|Equal6~0_combout  & ( !\lab03|cpu|W_alu_result [7] & ( (!\mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [1] & 
// (\lab03|cpu|W_alu_result [6] & (\mm_interconnect_0|router|Equal2~0_combout  & \lab03|cpu|W_alu_result [5]))) ) ) )

	.dataa(!\mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.datab(!\lab03|cpu|W_alu_result [6]),
	.datac(!\mm_interconnect_0|router|Equal2~0_combout ),
	.datad(!\lab03|cpu|W_alu_result [5]),
	.datae(!\mm_interconnect_0|router|Equal6~0_combout ),
	.dataf(!\lab03|cpu|W_alu_result [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0 .lut_mask = 64'h0000000200000000;
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N54
cyclonev_lcell_comb \debug|fifo_rd~0 (
// Equation(s):
// \debug|fifo_rd~0_combout  = ( !\lab03|cpu|W_alu_result [2] & ( !\debug|av_waitrequest~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debug|av_waitrequest~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|W_alu_result [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|fifo_rd~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|fifo_rd~0 .extended_lut = "off";
defparam \debug|fifo_rd~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \debug|fifo_rd~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N54
cyclonev_lcell_comb \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 (
// Equation(s):
// \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout  = ( \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~1_combout  & ( !\debug|wr_rfifo~combout  $ (((!\debug|fifo_rd~0_combout ) # 
// ((!\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ) # (!\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout )))) ) ) # ( 
// !\mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~1_combout  & ( \debug|wr_rfifo~combout  ) )

	.dataa(!\debug|fifo_rd~0_combout ),
	.datab(!\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(!\debug|wr_rfifo~combout ),
	.datad(!\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 .extended_lut = "off";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 .lut_mask = 64'h0F0F0F0F0F1E0F1E;
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N32
dffeas \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N30
cyclonev_lcell_comb \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout  = SUM(( \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(( \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ),
	.cout(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .extended_lut = "off";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N31
dffeas \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE .is_wysiwyg = "true";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N35
dffeas \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N33
cyclonev_lcell_comb \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout  = SUM(( \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) + ( !\debug|wr_rfifo~combout  ) 
// + ( \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  ))
// \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY(( \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) + ( !\debug|wr_rfifo~combout  ) 
// + ( \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  ))

	.dataa(!\debug|wr_rfifo~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ),
	.cout(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .extended_lut = "off";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 64'h00005555000000FF;
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N34
dffeas \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE .is_wysiwyg = "true";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N36
cyclonev_lcell_comb \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout  = SUM(( \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( !\debug|wr_rfifo~combout  ) 
// + ( \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  ))
// \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = CARRY(( \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( !\debug|wr_rfifo~combout  ) 
// + ( \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debug|wr_rfifo~combout ),
	.datad(!\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ),
	.cout(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .extended_lut = "off";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 64'h00000F0F000000FF;
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N37
dffeas \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N39
cyclonev_lcell_comb \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout  = SUM(( \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) + ( !\debug|wr_rfifo~combout  ) 
// + ( \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  ))
// \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  = CARRY(( \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) + ( !\debug|wr_rfifo~combout  ) 
// + ( \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  ))

	.dataa(!\debug|wr_rfifo~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ),
	.cout(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .extended_lut = "off";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 64'h00005555000000FF;
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N41
dffeas \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N42
cyclonev_lcell_comb \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 (
// Equation(s):
// \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout  = SUM(( \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) + ( !\debug|wr_rfifo~combout  ) 
// + ( \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  ))
// \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  = CARRY(( \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) + ( !\debug|wr_rfifo~combout  ) 
// + ( \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  ))

	.dataa(!\debug|wr_rfifo~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout ),
	.cout(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .extended_lut = "off";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .lut_mask = 64'h00005555000000FF;
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N44
dffeas \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N45
cyclonev_lcell_comb \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 (
// Equation(s):
// \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout  = SUM(( \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] ) + ( !\debug|wr_rfifo~combout  ) 
// + ( \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  ))

	.dataa(!\debug|wr_rfifo~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .extended_lut = "off";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .lut_mask = 64'h00005555000000FF;
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N46
dffeas \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N40
dffeas \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]~DUPLICATE .is_wysiwyg = "true";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N27
cyclonev_lcell_comb \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0 (
// Equation(s):
// \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout  = ( !\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]~DUPLICATE_q  & ( 
// (!\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & (!\debug|wr_rfifo~combout  & !\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4])) ) )

	.dataa(!\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datab(gnd),
	.datac(!\debug|wr_rfifo~combout ),
	.datad(!\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(!\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0 .extended_lut = "off";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0 .lut_mask = 64'hA000A00000000000;
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N57
cyclonev_lcell_comb \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1 (
// Equation(s):
// \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout  = ( \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) # ( 
// !\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & ( (!\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE_q ) # 
// ((!\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout ) # (\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE_q )) ) )

	.dataa(!\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE_q ),
	.datab(!\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE_q ),
	.datac(!\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1 .extended_lut = "off";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1 .lut_mask = 64'hFBFBFBFBFFFFFFFF;
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N18
cyclonev_lcell_comb \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 (
// Equation(s):
// \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  = ( !\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( (((\debug|Lab03_DEBUG_alt_jtag_atlantic|t_ena~reg0_q )) # 
// (\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q )) ) ) # ( \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( (!\mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~1_combout ) # 
// (((!\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ) # ((!\debug|fifo_rd~0_combout ) # (\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout ))) # 
// (\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q )) ) )

	.dataa(!\mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.datab(!\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datac(!\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.datad(!\debug|fifo_rd~0_combout ),
	.datae(!\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.dataf(!\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout ),
	.datag(!\debug|Lab03_DEBUG_alt_jtag_atlantic|t_ena~reg0_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .extended_lut = "on";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .lut_mask = 64'h3F3FFFFB3F3FFFFF;
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N19
dffeas \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty .is_wysiwyg = "true";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N48
cyclonev_lcell_comb \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 (
// Equation(s):
// \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  = ( \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & ( 
// (\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & (\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & 
// (\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]~DUPLICATE_q  & \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ))) ) )

	.dataa(!\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datab(!\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datac(!\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]~DUPLICATE_q ),
	.datad(!\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datae(gnd),
	.dataf(!\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 .extended_lut = "off";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 .lut_mask = 64'h0000000000010001;
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N54
cyclonev_lcell_comb \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 (
// Equation(s):
// \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout  = ( \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  & ( 
// (!\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  & ((!\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE_q ) # 
// ((!\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE_q ) # (!\debug|Lab03_DEBUG_alt_jtag_atlantic|t_ena~reg0_q )))) ) ) # ( 
// !\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  & ( !\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  ) )

	.dataa(!\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE_q ),
	.datab(!\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE_q ),
	.datac(!\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(!\debug|Lab03_DEBUG_alt_jtag_atlantic|t_ena~reg0_q ),
	.datae(gnd),
	.dataf(!\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 .extended_lut = "off";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 .lut_mask = 64'hF0F0F0F0F0E0F0E0;
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N48
cyclonev_lcell_comb \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 (
// Equation(s):
// \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout  = ( \mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  & ( 
// (!\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout  & ((!\mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~1_combout ) # ((!\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q 
// ) # (!\debug|fifo_rd~0_combout )))) ) ) # ( !\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  & ( !\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout  ) )

	.dataa(!\mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.datab(!\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(!\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.datad(!\debug|fifo_rd~0_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 .extended_lut = "off";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 .lut_mask = 64'hF0F0F0F0F0E0F0E0;
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N49
dffeas \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full .is_wysiwyg = "true";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N22
dffeas \debug|t_dav (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|t_dav~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debug|t_dav .is_wysiwyg = "true";
defparam \debug|t_dav .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N42
cyclonev_lcell_comb \debug|Lab03_DEBUG_alt_jtag_atlantic|tck_t_dav~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\debug|t_dav~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|Lab03_DEBUG_alt_jtag_atlantic|tck_t_dav~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|tck_t_dav~0 .extended_lut = "off";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|tck_t_dav~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|tck_t_dav~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N44
dffeas \debug|Lab03_DEBUG_alt_jtag_atlantic|tck_t_dav (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\debug|Lab03_DEBUG_alt_jtag_atlantic|tck_t_dav~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|Lab03_DEBUG_alt_jtag_atlantic|tck_t_dav~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|tck_t_dav .is_wysiwyg = "true";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|tck_t_dav .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N39
cyclonev_lcell_comb \debug|Lab03_DEBUG_alt_jtag_atlantic|write_stalled~0 (
	.dataa(!\altera_internal_jtag~TDIUTAP ),
	.datab(!\debug|Lab03_DEBUG_alt_jtag_atlantic|write_stalled~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\debug|Lab03_DEBUG_alt_jtag_atlantic|tck_t_dav~q ),
	.dataf(!\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|Lab03_DEBUG_alt_jtag_atlantic|write_stalled~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|write_stalled~0 .extended_lut = "off";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|write_stalled~0 .lut_mask = 64'h22222222FFFF3333;
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|write_stalled~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N21
cyclonev_lcell_comb \debug|Lab03_DEBUG_alt_jtag_atlantic|write_stalled~feeder (
	.dataa(gnd),
	.datab(!\debug|Lab03_DEBUG_alt_jtag_atlantic|write_stalled~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|Lab03_DEBUG_alt_jtag_atlantic|write_stalled~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|write_stalled~feeder .extended_lut = "off";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|write_stalled~feeder .lut_mask = 64'h3333333333333333;
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|write_stalled~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N22
dffeas \debug|Lab03_DEBUG_alt_jtag_atlantic|write_stalled (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\debug|Lab03_DEBUG_alt_jtag_atlantic|write_stalled~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debug|Lab03_DEBUG_alt_jtag_atlantic|write_stalled~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|Lab03_DEBUG_alt_jtag_atlantic|write_stalled~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|write_stalled .is_wysiwyg = "true";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|write_stalled .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N39
cyclonev_lcell_comb \debug|Lab03_DEBUG_alt_jtag_atlantic|t_ena~0 (
	.dataa(!\debug|Lab03_DEBUG_alt_jtag_atlantic|always2~0_combout ),
	.datab(!\debug|Lab03_DEBUG_alt_jtag_atlantic|write_valid~q ),
	.datac(!\debug|Lab03_DEBUG_alt_jtag_atlantic|rst2~q ),
	.datad(!\debug|Lab03_DEBUG_alt_jtag_atlantic|write_stalled~q ),
	.datae(!\debug|Lab03_DEBUG_alt_jtag_atlantic|t_ena~reg0_q ),
	.dataf(!\debug|t_dav~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|Lab03_DEBUG_alt_jtag_atlantic|t_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|t_ena~0 .extended_lut = "off";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|t_ena~0 .lut_mask = 64'h0100050500000505;
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|t_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N41
dffeas \debug|Lab03_DEBUG_alt_jtag_atlantic|t_ena~reg0 (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|Lab03_DEBUG_alt_jtag_atlantic|t_ena~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|Lab03_DEBUG_alt_jtag_atlantic|t_ena~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|t_ena~reg0 .is_wysiwyg = "true";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|t_ena~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N51
cyclonev_lcell_comb \debug|wr_rfifo (
// Equation(s):
// \debug|wr_rfifo~combout  = (\debug|Lab03_DEBUG_alt_jtag_atlantic|t_ena~reg0_q  & !\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debug|Lab03_DEBUG_alt_jtag_atlantic|t_ena~reg0_q ),
	.datad(!\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|wr_rfifo~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|wr_rfifo .extended_lut = "off";
defparam \debug|wr_rfifo .lut_mask = 64'h0F000F000F000F00;
defparam \debug|wr_rfifo .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N57
cyclonev_lcell_comb \debug|fifo_rd~1 (
// Equation(s):
// \debug|fifo_rd~1_combout  = ( \mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  & ( (\mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~1_combout  & 
// (\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & \debug|fifo_rd~0_combout )) ) )

	.dataa(!\mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.datab(gnd),
	.datac(!\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datad(!\debug|fifo_rd~0_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|fifo_rd~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|fifo_rd~1 .extended_lut = "off";
defparam \debug|fifo_rd~1 .lut_mask = 64'h0000000000050005;
defparam \debug|fifo_rd~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N42
cyclonev_lcell_comb \debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[0]~feeder .extended_lut = "off";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N43
dffeas \debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debug|Lab03_DEBUG_alt_jtag_atlantic|write_stalled~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|Lab03_DEBUG_alt_jtag_atlantic|wdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[0] .is_wysiwyg = "true";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N30
cyclonev_lcell_comb \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  = SUM(( \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(( \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.cout(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .extended_lut = "off";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N31
dffeas \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debug|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N33
cyclonev_lcell_comb \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  = SUM(( \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))
// \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY(( \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.cout(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .extended_lut = "off";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N34
dffeas \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debug|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N36
cyclonev_lcell_comb \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout  = SUM(( \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))
// \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY(( \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.cout(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .extended_lut = "off";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N37
dffeas \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debug|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N39
cyclonev_lcell_comb \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  = SUM(( \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))
// \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY(( \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.cout(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .extended_lut = "off";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N40
dffeas \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debug|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N42
cyclonev_lcell_comb \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout  = SUM(( \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))
// \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY(( \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.cout(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .extended_lut = "off";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N43
dffeas \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debug|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N45
cyclonev_lcell_comb \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout  = SUM(( \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) + ( 
// \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .extended_lut = "off";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N46
dffeas \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debug|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N0
cyclonev_lcell_comb \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout  = SUM(( \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = CARRY(( \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout ),
	.cout(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .extended_lut = "off";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N1
dffeas \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debug|fifo_rd~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N3
cyclonev_lcell_comb \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout  = SUM(( \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] ) + ( GND ) + ( 
// \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  ))
// \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = CARRY(( \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] ) + ( GND ) + ( 
// \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout ),
	.cout(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .extended_lut = "off";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N4
dffeas \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debug|fifo_rd~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N6
cyclonev_lcell_comb \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout  = SUM(( \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] ) + ( GND ) + ( 
// \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  ))
// \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = CARRY(( \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] ) + ( GND ) + ( 
// \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout ),
	.cout(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .extended_lut = "off";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N7
dffeas \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debug|fifo_rd~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N9
cyclonev_lcell_comb \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout  = SUM(( \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] ) + ( GND ) + ( 
// \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  ))
// \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  = CARRY(( \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] ) + ( GND ) + ( 
// \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout ),
	.cout(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .extended_lut = "off";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N10
dffeas \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debug|fifo_rd~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N12
cyclonev_lcell_comb \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 (
// Equation(s):
// \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout  = SUM(( \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] ) + ( GND ) + ( 
// \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  ))
// \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  = CARRY(( \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] ) + ( GND ) + ( 
// \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout ),
	.cout(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .extended_lut = "off";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N13
dffeas \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debug|fifo_rd~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N15
cyclonev_lcell_comb \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 (
// Equation(s):
// \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout  = SUM(( \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5] ) + ( GND ) + ( 
// \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .extended_lut = "off";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N16
dffeas \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debug|fifo_rd~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N30
cyclonev_lcell_comb \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout  = SUM(( \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(( \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ),
	.cout(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .extended_lut = "off";
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N51
cyclonev_lcell_comb \debug|Lab03_DEBUG_alt_jtag_atlantic|rvalid0~0 (
	.dataa(!\debug|Lab03_DEBUG_alt_jtag_atlantic|rvalid0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\debug|Lab03_DEBUG_alt_jtag_atlantic|r_ena1~q ),
	.dataf(!\debug|r_val~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|Lab03_DEBUG_alt_jtag_atlantic|rvalid0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|rvalid0~0 .extended_lut = "off";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|rvalid0~0 .lut_mask = 64'hAAAAAAAAAAAA0000;
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|rvalid0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N53
dffeas \debug|Lab03_DEBUG_alt_jtag_atlantic|r_ena1 (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|Lab03_DEBUG_alt_jtag_atlantic|rvalid0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|Lab03_DEBUG_alt_jtag_atlantic|r_ena1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|r_ena1 .is_wysiwyg = "true";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|r_ena1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N21
cyclonev_lcell_comb \debug|Lab03_DEBUG_alt_jtag_atlantic|r_ena~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\debug|Lab03_DEBUG_alt_jtag_atlantic|r_ena1~q ),
	.dataf(!\debug|r_val~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|Lab03_DEBUG_alt_jtag_atlantic|r_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|r_ena~0 .extended_lut = "off";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|r_ena~0 .lut_mask = 64'h000000000000FFFF;
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|r_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N0
cyclonev_lcell_comb \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  = SUM(( \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(( \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.cout(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .extended_lut = "off";
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N1
dffeas \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debug|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N3
cyclonev_lcell_comb \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  = SUM(( \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY(( \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.cout(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .extended_lut = "off";
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N4
dffeas \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debug|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N6
cyclonev_lcell_comb \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout  = SUM(( \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY(( \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.cout(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .extended_lut = "off";
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N7
dffeas \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debug|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N9
cyclonev_lcell_comb \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  = SUM(( \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY(( \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.cout(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .extended_lut = "off";
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N10
dffeas \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debug|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N12
cyclonev_lcell_comb \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout  = SUM(( \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY(( \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.cout(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .extended_lut = "off";
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N13
dffeas \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debug|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N15
cyclonev_lcell_comb \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout  = SUM(( \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) + ( 
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .extended_lut = "off";
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N16
dffeas \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debug|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N30
cyclonev_lcell_comb \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout  = SUM(( \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = CARRY(( \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout ),
	.cout(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .extended_lut = "off";
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N31
dffeas \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debug|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N33
cyclonev_lcell_comb \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout  = SUM(( \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] ) + ( GND ) + ( 
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  ))
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = CARRY(( \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] ) + ( GND ) + ( 
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout ),
	.cout(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .extended_lut = "off";
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N34
dffeas \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debug|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N36
cyclonev_lcell_comb \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout  = SUM(( \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] ) + ( GND ) + ( 
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  ))
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = CARRY(( \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] ) + ( GND ) + ( 
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout ),
	.cout(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .extended_lut = "off";
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N37
dffeas \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debug|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N39
cyclonev_lcell_comb \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout  = SUM(( \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] ) + ( GND ) + ( 
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  ))
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  = CARRY(( \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] ) + ( GND ) + ( 
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout ),
	.cout(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .extended_lut = "off";
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N40
dffeas \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debug|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N42
cyclonev_lcell_comb \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 (
// Equation(s):
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout  = SUM(( \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] ) + ( GND ) + ( 
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  ))
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  = CARRY(( \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] ) + ( GND ) + ( 
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout ),
	.cout(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .extended_lut = "off";
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N43
dffeas \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debug|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N45
cyclonev_lcell_comb \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 (
// Equation(s):
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout  = SUM(( \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5] ) + ( GND ) + ( 
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .extended_lut = "off";
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N46
dffeas \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debug|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N45
cyclonev_lcell_comb \display0|data_out~5 (
// Equation(s):
// \display0|data_out~5_combout  = ( \lab03|cpu|d_writedata [3] & ( (\lab03|cpu|W_alu_result [2] & \mm_interconnect_0|router|Equal6~0_combout ) ) ) # ( !\lab03|cpu|d_writedata [3] & ( (!\mm_interconnect_0|router|Equal6~0_combout ) # (\display0|data_out [3]) 
// ) )

	.dataa(!\lab03|cpu|W_alu_result [2]),
	.datab(!\mm_interconnect_0|router|Equal6~0_combout ),
	.datac(gnd),
	.datad(!\display0|data_out [3]),
	.datae(gnd),
	.dataf(!\lab03|cpu|d_writedata [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display0|data_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display0|data_out~5 .extended_lut = "off";
defparam \display0|data_out~5 .lut_mask = 64'hCCFFCCFF11111111;
defparam \display0|data_out~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N46
dffeas \display0|data_out[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\display0|data_out~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display0|data_out[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display0|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \display0|data_out[3] .is_wysiwyg = "true";
defparam \display0|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N24
cyclonev_lcell_comb \display0|readdata[3] (
// Equation(s):
// \display0|readdata [3] = ( !\lab03|cpu|W_alu_result [3] & ( (!\lab03|cpu|W_alu_result [4] & (!\lab03|cpu|W_alu_result [2] & !\display0|data_out [3])) ) )

	.dataa(!\lab03|cpu|W_alu_result [4]),
	.datab(!\lab03|cpu|W_alu_result [2]),
	.datac(gnd),
	.datad(!\display0|data_out [3]),
	.datae(gnd),
	.dataf(!\lab03|cpu|W_alu_result [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display0|readdata [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display0|readdata[3] .extended_lut = "off";
defparam \display0|readdata[3] .lut_mask = 64'h8800880000000000;
defparam \display0|readdata[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N26
dffeas \mm_interconnect_0|display0_s1_translator|av_readdata_pre[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\display0|readdata [3]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|display0_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|display0_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \mm_interconnect_0|display0_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N0
cyclonev_lcell_comb \display2|data_out~5 (
// Equation(s):
// \display2|data_out~5_combout  = ( \lab03|cpu|d_writedata [3] & ( (\lab03|cpu|W_alu_result [2] & \mm_interconnect_0|router|Equal6~0_combout ) ) ) # ( !\lab03|cpu|d_writedata [3] & ( (!\mm_interconnect_0|router|Equal6~0_combout ) # (\display2|data_out [3]) 
// ) )

	.dataa(!\lab03|cpu|W_alu_result [2]),
	.datab(!\mm_interconnect_0|router|Equal6~0_combout ),
	.datac(gnd),
	.datad(!\display2|data_out [3]),
	.datae(gnd),
	.dataf(!\lab03|cpu|d_writedata [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display2|data_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display2|data_out~5 .extended_lut = "off";
defparam \display2|data_out~5 .lut_mask = 64'hCCFFCCFF11111111;
defparam \display2|data_out~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N1
dffeas \display2|data_out[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\display2|data_out~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display2|data_out[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display2|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \display2|data_out[3] .is_wysiwyg = "true";
defparam \display2|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N27
cyclonev_lcell_comb \display2|readdata[3] (
// Equation(s):
// \display2|readdata [3] = ( !\lab03|cpu|W_alu_result [3] & ( (!\lab03|cpu|W_alu_result [4] & (!\lab03|cpu|W_alu_result [2] & !\display2|data_out [3])) ) )

	.dataa(!\lab03|cpu|W_alu_result [4]),
	.datab(!\lab03|cpu|W_alu_result [2]),
	.datac(gnd),
	.datad(!\display2|data_out [3]),
	.datae(gnd),
	.dataf(!\lab03|cpu|W_alu_result [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display2|readdata [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display2|readdata[3] .extended_lut = "off";
defparam \display2|readdata[3] .lut_mask = 64'h8800880000000000;
defparam \display2|readdata[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N28
dffeas \mm_interconnect_0|display2_s1_translator|av_readdata_pre[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\display2|readdata [3]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|display2_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|display2_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \mm_interconnect_0|display2_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N9
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[3]~8 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[3]~8_combout  = ( \mm_interconnect_0|display2_s1_translator|av_readdata_pre [3] & ( ((\mm_interconnect_0|display0_s1_translator|read_latency_shift_reg [0] & \mm_interconnect_0|display0_s1_translator|av_readdata_pre 
// [3])) # (\mm_interconnect_0|display2_s1_translator|read_latency_shift_reg [0]) ) ) # ( !\mm_interconnect_0|display2_s1_translator|av_readdata_pre [3] & ( (\mm_interconnect_0|display0_s1_translator|read_latency_shift_reg [0] & 
// \mm_interconnect_0|display0_s1_translator|av_readdata_pre [3]) ) )

	.dataa(!\mm_interconnect_0|display2_s1_translator|read_latency_shift_reg [0]),
	.datab(!\mm_interconnect_0|display0_s1_translator|read_latency_shift_reg [0]),
	.datac(gnd),
	.datad(!\mm_interconnect_0|display0_s1_translator|av_readdata_pre [3]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|display2_s1_translator|av_readdata_pre [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[3]~8 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[3]~8 .lut_mask = 64'h0033003355775577;
defparam \mm_interconnect_0|rsp_mux|src_data[3]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N43
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_single_step_mode~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_single_step_mode~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_single_step_mode~DUPLICATE .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_single_step_mode~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N24
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata~2 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata~2_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_single_step_mode~DUPLICATE_q  & ( 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|Equal0~1_combout  & ((!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [0]) # (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_ienable 
// [31]))) ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_single_step_mode~DUPLICATE_q  & ( (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_ienable [31] & 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|Equal0~1_combout  & \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [0])) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_single_step_mode~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata~2 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata~2 .lut_mask = 64'h0101010131313131;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N48
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_data[32] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_data [32] = ( \lab03|cpu|d_byteenable [0] & ( \mm_interconnect_0|cmd_mux_001|saved_grant [1] ) ) # ( !\lab03|cpu|d_byteenable [0] & ( \mm_interconnect_0|cmd_mux_001|saved_grant [1] ) ) # ( \lab03|cpu|d_byteenable [0] & ( 
// !\mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] ) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\lab03|cpu|d_byteenable [0]),
	.dataf(!\mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_data [32]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_data[32] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_data[32] .lut_mask = 64'h00003333FFFFFFFF;
defparam \mm_interconnect_0|cmd_mux_001|src_data[32] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N50
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|byteenable[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_data [32]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|byteenable [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|byteenable[0] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|byteenable[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N12
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_byteenable[0]~0 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  ) # ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  & ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|byteenable [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|byteenable [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_byteenable[0]~0 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_byteenable[0]~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_byteenable[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N36
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[20]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[20]~feeder_combout  = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [23]

	.dataa(gnd),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [23]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[20]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[20]~feeder .lut_mask = 64'h3333333333333333;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N36
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  = ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|ir [1] & ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo 
// [35] & ( (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|ir [0] & 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|enable_action_strobe~q ) ) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|ir [0]),
	.datab(gnd),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.datad(gnd),
	.datae(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|ir [1]),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [35]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b .lut_mask = 64'h000000000A0A0000;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N33
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~6 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~6_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// (((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q )) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ))) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~6 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~6 .lut_mask = 64'h3333333331333133;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N42
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[4]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[4]~feeder_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[4]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N43
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~1_combout ),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[4] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N24
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~31 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~31_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [4] & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  ) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [4] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]) # 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q )))) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~31 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~31 .lut_mask = 64'h0000000000EFFF00;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N15
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[10]~65 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[10]~65_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ) # 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]))) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4])) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[10]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[10]~65 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[10]~65 .lut_mask = 64'h02020202FF02FF02;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[10]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N6
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[6]~6 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[6]~6_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[6]~6 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[6]~6 .lut_mask = 64'h0000000000000000;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N8
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[6] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[6] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N24
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~60 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~60_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr [6] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ) ) )

	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(gnd),
	.datae(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~60 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~60 .lut_mask = 64'h0000030300000303;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~60 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N9
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[7]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[7]~feeder_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[7]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N10
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[7] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~1_combout ),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[7] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N57
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~61 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~61_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [7] & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  ) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [7] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]) # 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q )))) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~61 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~61 .lut_mask = 64'h000000000E0FF0F0;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N14
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[9] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~1_combout ),
	.sload(vcc),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[9] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N24
cyclonev_lcell_comb \lab03|cpu|d_writedata[9]~feeder (
// Equation(s):
// \lab03|cpu|d_writedata[9]~feeder_combout  = \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]

	.dataa(gnd),
	.datab(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|d_writedata[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|d_writedata[9]~feeder .extended_lut = "off";
defparam \lab03|cpu|d_writedata[9]~feeder .lut_mask = 64'h3333333333333333;
defparam \lab03|cpu|d_writedata[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N47
dffeas \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[4]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [4]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[4]~DUPLICATE .is_wysiwyg = "true";
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N44
cyclonev_io_ibuf \switches_export[4]~input (
	.i(switches_export[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches_export[4]~input_o ));
// synopsys translate_off
defparam \switches_export[4]~input .bus_hold = "false";
defparam \switches_export[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N36
cyclonev_lcell_comb \sw|edge_capture_wr_strobe~1 (
// Equation(s):
// \sw|edge_capture_wr_strobe~1_combout  = ( \lab03|cpu|W_alu_result [3] & ( (\debug|always2~0_combout  & (!\mm_interconnect_0|sw_s1_translator|wait_latency_counter [1] & (!\mm_interconnect_0|sw_s1_translator|wait_latency_counter [0] & 
// \lab03|cpu|W_alu_result [2]))) ) )

	.dataa(!\debug|always2~0_combout ),
	.datab(!\mm_interconnect_0|sw_s1_translator|wait_latency_counter [1]),
	.datac(!\mm_interconnect_0|sw_s1_translator|wait_latency_counter [0]),
	.datad(!\lab03|cpu|W_alu_result [2]),
	.datae(gnd),
	.dataf(!\lab03|cpu|W_alu_result [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw|edge_capture_wr_strobe~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw|edge_capture_wr_strobe~1 .extended_lut = "off";
defparam \sw|edge_capture_wr_strobe~1 .lut_mask = 64'h0000000000400040;
defparam \sw|edge_capture_wr_strobe~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N59
dffeas \sw|d1_data_in[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches_export[4]~input_o ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw|d1_data_in [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sw|d1_data_in[4] .is_wysiwyg = "true";
defparam \sw|d1_data_in[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N22
dffeas \sw|d2_data_in[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\sw|d1_data_in [4]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw|d2_data_in [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sw|d2_data_in[4] .is_wysiwyg = "true";
defparam \sw|d2_data_in[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N18
cyclonev_lcell_comb \sw|edge_capture~4 (
// Equation(s):
// \sw|edge_capture~4_combout  = ( \sw|edge_capture [4] & ( \debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q  & ( (!\sw|edge_capture_wr_strobe~1_combout ) # (!\sw|edge_capture_wr_strobe~0_combout ) ) ) ) # ( !\sw|edge_capture [4] & ( 
// \debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q  & ( (!\sw|edge_capture_wr_strobe~1_combout  & (!\sw|d2_data_in [4] $ (((!\sw|d1_data_in [4]))))) # (\sw|edge_capture_wr_strobe~1_combout  & (!\sw|edge_capture_wr_strobe~0_combout  & (!\sw|d2_data_in [4] $ 
// (!\sw|d1_data_in [4])))) ) ) ) # ( \sw|edge_capture [4] & ( !\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q  ) ) # ( !\sw|edge_capture [4] & ( !\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q  & ( !\sw|d2_data_in [4] $ (!\sw|d1_data_in [4]) ) ) )

	.dataa(!\sw|edge_capture_wr_strobe~1_combout ),
	.datab(!\sw|d2_data_in [4]),
	.datac(!\sw|edge_capture_wr_strobe~0_combout ),
	.datad(!\sw|d1_data_in [4]),
	.datae(!\sw|edge_capture [4]),
	.dataf(!\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw|edge_capture~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw|edge_capture~4 .extended_lut = "off";
defparam \sw|edge_capture~4 .lut_mask = 64'h33CCFFFF32C8FAFA;
defparam \sw|edge_capture~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N20
dffeas \sw|edge_capture[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\sw|edge_capture~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw|edge_capture [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sw|edge_capture[4] .is_wysiwyg = "true";
defparam \sw|edge_capture[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N45
cyclonev_lcell_comb \sw|read_mux_out[4] (
// Equation(s):
// \sw|read_mux_out [4] = ( \sw|edge_capture [4] & ( (!\lab03|cpu|W_alu_result [3] & (!\lab03|cpu|W_alu_result [2] & \switches_export[4]~input_o )) # (\lab03|cpu|W_alu_result [3] & (\lab03|cpu|W_alu_result [2])) ) ) # ( !\sw|edge_capture [4] & ( 
// (!\lab03|cpu|W_alu_result [3] & (!\lab03|cpu|W_alu_result [2] & \switches_export[4]~input_o )) ) )

	.dataa(!\lab03|cpu|W_alu_result [3]),
	.datab(!\lab03|cpu|W_alu_result [2]),
	.datac(gnd),
	.datad(!\switches_export[4]~input_o ),
	.datae(gnd),
	.dataf(!\sw|edge_capture [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw|read_mux_out [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw|read_mux_out[4] .extended_lut = "off";
defparam \sw|read_mux_out[4] .lut_mask = 64'h0088008811991199;
defparam \sw|read_mux_out[4] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N47
dffeas \sw|readdata[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\sw|read_mux_out [4]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw|readdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sw|readdata[4] .is_wysiwyg = "true";
defparam \sw|readdata[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N44
dffeas \mm_interconnect_0|sw_s1_translator|av_readdata_pre[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\sw|readdata [4]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sw_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sw_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sw_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N12
cyclonev_lcell_comb \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder (
// Equation(s):
// \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder_combout  = ( \~GND~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~GND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N57
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~16 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~16_combout  = (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & \lab03|cpu|d_writedata [5])

	.dataa(!\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lab03|cpu|d_writedata [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~16 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~16 .lut_mask = 64'h0055005500550055;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N50
dffeas \lab03|cpu|d_writedata[6] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|d_writedata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|d_writedata[6] .is_wysiwyg = "true";
defparam \lab03|cpu|d_writedata[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N9
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~17 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~17_combout  = ( \mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( \lab03|cpu|d_writedata [6] ) )

	.dataa(!\lab03|cpu|d_writedata [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~17 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~17 .lut_mask = 64'h0000000055555555;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N6
cyclonev_lcell_comb \lab03|cpu|d_writedata[7]~feeder (
// Equation(s):
// \lab03|cpu|d_writedata[7]~feeder_combout  = ( \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|d_writedata[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|d_writedata[7]~feeder .extended_lut = "off";
defparam \lab03|cpu|d_writedata[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|d_writedata[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N7
dffeas \lab03|cpu|d_writedata[7] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|d_writedata[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|d_writedata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|d_writedata[7] .is_wysiwyg = "true";
defparam \lab03|cpu|d_writedata[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N12
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~19 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~19_combout  = ( \mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( \lab03|cpu|d_writedata [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lab03|cpu|d_writedata [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~19 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~19 .lut_mask = 64'h000000000F0F0F0F;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~19 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \sram|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(!\sram|wren~1_combout ),
	.portare(\sram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,\mm_interconnect_0|cmd_mux_002|src_payload~19_combout ,\mm_interconnect_0|cmd_mux_002|src_payload~17_combout ,\mm_interconnect_0|cmd_mux_002|src_payload~16_combout ,\mm_interconnect_0|cmd_mux_002|src_payload~15_combout ,
\mm_interconnect_0|cmd_mux_002|src_payload~14_combout ,\mm_interconnect_0|cmd_mux_002|src_payload~13_combout ,\mm_interconnect_0|cmd_mux_002|src_payload~12_combout ,\mm_interconnect_0|cmd_mux_002|src_payload~0_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_002|src_data [47],\mm_interconnect_0|cmd_mux_002|src_data [46],\mm_interconnect_0|cmd_mux_002|src_data [45],\mm_interconnect_0|cmd_mux_002|src_data [44],\mm_interconnect_0|cmd_mux_002|src_data [43],\mm_interconnect_0|cmd_mux_002|src_data [42],
\mm_interconnect_0|cmd_mux_002|src_data [41],\mm_interconnect_0|cmd_mux_002|src_data [40],\mm_interconnect_0|cmd_mux_002|src_data [39],\mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_002|src_data [32]}),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sram|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \sram|the_altsyncram|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \sram|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \sram|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \sram|the_altsyncram|auto_generated|ram_block1a0 .init_file = "Lab03_SRAM.hex";
defparam \sram|the_altsyncram|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \sram|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "Lab03_SRAM:sram|altsyncram:the_altsyncram|altsyncram_1sl1:auto_generated|ALTSYNCRAM";
defparam \sram|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \sram|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \sram|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \sram|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 1;
defparam \sram|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_size = 10;
defparam \sram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \sram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \sram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 10;
defparam \sram|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \sram|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \sram|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \sram|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \sram|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \sram|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "dont_care";
defparam \sram|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \sram|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 10;
defparam \sram|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \sram|the_altsyncram|auto_generated|ram_block1a0 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \sram|the_altsyncram|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \sram|the_altsyncram|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \sram|the_altsyncram|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \sram|the_altsyncram|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N42
cyclonev_lcell_comb \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder (
// Equation(s):
// \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder_combout  = ( \~GND~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~GND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N52
dffeas \debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|Lab03_DEBUG_alt_jtag_atlantic|wdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[3] .is_wysiwyg = "true";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y3_N0
cyclonev_ram_block \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\debug|fifo_wr~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(\clk_clk~inputCLKENA0_outclk ),
	.ena0(\debug|Lab03_DEBUG_alt_jtag_atlantic|r_ena~0_combout ),
	.ena1(\debug|r_val~0_combout ),
	.ena2(\debug|fifo_wr~q ),
	.ena3(vcc),
	.clr0(\rst_controller|r_sync_rst~q ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\lab03|cpu|d_writedata [7],\lab03|cpu|d_writedata[6]~DUPLICATE_q ,\lab03|cpu|d_writedata [5],\lab03|cpu|d_writedata [4],\lab03|cpu|d_writedata [3],\lab03|cpu|d_writedata [2],
\lab03|cpu|d_writedata[1]~DUPLICATE_q ,\lab03|cpu|d_writedata [0]}),
	.portaaddr({\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena2";
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_output_clock_enable = "ena0";
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "Lab03_DEBUG:debug|Lab03_DEBUG_scfifo_w:the_Lab03_DEBUG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM";
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 6;
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 40;
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 63;
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 6;
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "clear0";
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "clock0";
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 40;
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 63;
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 64;
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N21
cyclonev_lcell_comb \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~12 (
	.dataa(!\debug|Lab03_DEBUG_alt_jtag_atlantic|count [9]),
	.datab(gnd),
	.datac(!\debug|Lab03_DEBUG_alt_jtag_atlantic|rdata [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~12 .extended_lut = "off";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~12 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N23
dffeas \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift [8]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[8] .is_wysiwyg = "true";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N52
dffeas \debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|Lab03_DEBUG_alt_jtag_atlantic|wdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[4] .is_wysiwyg = "true";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N43
dffeas \debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|Lab03_DEBUG_alt_jtag_atlantic|wdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[5] .is_wysiwyg = "true";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N45
cyclonev_lcell_comb \debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[6]~feeder (
	.dataa(gnd),
	.datab(!\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[6]~feeder .extended_lut = "off";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N46
dffeas \debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|Lab03_DEBUG_alt_jtag_atlantic|wdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[6] .is_wysiwyg = "true";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N43
dffeas \debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|Lab03_DEBUG_alt_jtag_atlantic|wdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[7] .is_wysiwyg = "true";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y7_N0
cyclonev_ram_block \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\debug|wr_rfifo~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(\clk_clk~inputCLKENA0_outclk ),
	.ena0(\debug|wr_rfifo~combout ),
	.ena1(\debug|fifo_rd~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\debug|Lab03_DEBUG_alt_jtag_atlantic|wdata [7],\debug|Lab03_DEBUG_alt_jtag_atlantic|wdata [6],\debug|Lab03_DEBUG_alt_jtag_atlantic|wdata [5],
\debug|Lab03_DEBUG_alt_jtag_atlantic|wdata [4],\debug|Lab03_DEBUG_alt_jtag_atlantic|wdata [3],\debug|Lab03_DEBUG_alt_jtag_atlantic|wdata [2],\debug|Lab03_DEBUG_alt_jtag_atlantic|wdata [1],\debug|Lab03_DEBUG_alt_jtag_atlantic|wdata [0]}),
	.portaaddr({\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "Lab03_DEBUG:debug|Lab03_DEBUG_scfifo_r:the_Lab03_DEBUG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 6;
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 40;
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 63;
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 6;
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "none";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 40;
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 63;
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 64;
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N24
cyclonev_lcell_comb \debug|fifo_rd~2 (
// Equation(s):
// \debug|fifo_rd~2_combout  = ( \mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~1_combout  & ( \mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  & ( \debug|fifo_rd~0_combout  ) ) )

	.dataa(!\debug|fifo_rd~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.dataf(!\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|fifo_rd~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|fifo_rd~2 .extended_lut = "off";
defparam \debug|fifo_rd~2 .lut_mask = 64'h0000000000005555;
defparam \debug|fifo_rd~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N26
dffeas \debug|read_0 (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|fifo_rd~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|read_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debug|read_0 .is_wysiwyg = "true";
defparam \debug|read_0 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N43
dffeas \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder_combout ),
	.asdata(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [5]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\debug|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N61
cyclonev_io_ibuf \switches_export[5]~input (
	.i(switches_export[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches_export[5]~input_o ));
// synopsys translate_off
defparam \switches_export[5]~input .bus_hold = "false";
defparam \switches_export[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y7_N11
dffeas \sw|d1_data_in[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches_export[5]~input_o ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw|d1_data_in [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sw|d1_data_in[5] .is_wysiwyg = "true";
defparam \sw|d1_data_in[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y7_N22
dffeas \sw|d2_data_in[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\sw|d1_data_in [5]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw|d2_data_in [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sw|d2_data_in[5] .is_wysiwyg = "true";
defparam \sw|d2_data_in[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N18
cyclonev_lcell_comb \sw|edge_capture~5 (
// Equation(s):
// \sw|edge_capture~5_combout  = ( \sw|edge_capture [5] & ( \debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q  & ( (!\sw|edge_capture_wr_strobe~1_combout ) # (!\sw|edge_capture_wr_strobe~0_combout ) ) ) ) # ( !\sw|edge_capture [5] & ( 
// \debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q  & ( (!\sw|edge_capture_wr_strobe~1_combout  & ((!\sw|d1_data_in [5] $ (!\sw|d2_data_in [5])))) # (\sw|edge_capture_wr_strobe~1_combout  & (!\sw|edge_capture_wr_strobe~0_combout  & (!\sw|d1_data_in [5] $ 
// (!\sw|d2_data_in [5])))) ) ) ) # ( \sw|edge_capture [5] & ( !\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q  ) ) # ( !\sw|edge_capture [5] & ( !\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q  & ( !\sw|d1_data_in [5] $ (!\sw|d2_data_in [5]) ) ) )

	.dataa(!\sw|edge_capture_wr_strobe~1_combout ),
	.datab(!\sw|edge_capture_wr_strobe~0_combout ),
	.datac(!\sw|d1_data_in [5]),
	.datad(!\sw|d2_data_in [5]),
	.datae(!\sw|edge_capture [5]),
	.dataf(!\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw|edge_capture~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw|edge_capture~5 .extended_lut = "off";
defparam \sw|edge_capture~5 .lut_mask = 64'h0FF0FFFF0EE0EEEE;
defparam \sw|edge_capture~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N20
dffeas \sw|edge_capture[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\sw|edge_capture~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw|edge_capture [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sw|edge_capture[5] .is_wysiwyg = "true";
defparam \sw|edge_capture[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N0
cyclonev_lcell_comb \sw|read_mux_out[5] (
// Equation(s):
// \sw|read_mux_out [5] = ( \sw|edge_capture [5] & ( (!\lab03|cpu|W_alu_result [3] & (\switches_export[5]~input_o  & !\lab03|cpu|W_alu_result [2])) # (\lab03|cpu|W_alu_result [3] & ((\lab03|cpu|W_alu_result [2]))) ) ) # ( !\sw|edge_capture [5] & ( 
// (!\lab03|cpu|W_alu_result [3] & (\switches_export[5]~input_o  & !\lab03|cpu|W_alu_result [2])) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|W_alu_result [3]),
	.datac(!\switches_export[5]~input_o ),
	.datad(!\lab03|cpu|W_alu_result [2]),
	.datae(gnd),
	.dataf(!\sw|edge_capture [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw|read_mux_out [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw|read_mux_out[5] .extended_lut = "off";
defparam \sw|read_mux_out[5] .lut_mask = 64'h0C000C000C330C33;
defparam \sw|read_mux_out[5] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N1
dffeas \sw|readdata[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\sw|read_mux_out [5]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw|readdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sw|readdata[5] .is_wysiwyg = "true";
defparam \sw|readdata[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N56
dffeas \mm_interconnect_0|sw_s1_translator|av_readdata_pre[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\sw|readdata [5]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sw_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sw_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sw_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N27
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[5]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[5]~feeder_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[5]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N45
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[3]~14 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[3]~14_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [3] ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  & ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [3] ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [3]),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[3]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[3]~14 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[3]~14 .lut_mask = 64'h5555555500FF00FF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[3]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N30
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~16 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~16_combout  = (\mm_interconnect_0|cmd_mux_001|saved_grant [0] & \lab03|cpu|d_writedata [4])

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(gnd),
	.datad(!\lab03|cpu|d_writedata [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~16 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~16 .lut_mask = 64'h0033003300330033;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N31
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[4] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N12
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[4]~15 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[4]~15_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [4] & ( 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ) # (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [4]) ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [4] & ( 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [4] & !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [4]),
	.datab(gnd),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[4]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[4]~15 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[4]~15 .lut_mask = 64'h505050505F5F5F5F;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[4]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N12
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~17 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~17_combout  = ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( \lab03|cpu|d_writedata [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lab03|cpu|d_writedata [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~17 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~17 .lut_mask = 64'h000000000F0F0F0F;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N13
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[5] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N54
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~23 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~23_combout  = ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [2] & 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [4] & ((!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [3]))))) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// ((((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [8]))))) ) ) # ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & ( 
// ((!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5])) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [8]))))) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [2]),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5]),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [8]),
	.datae(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [3]),
	.datag(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~23 .extended_lut = "on";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~23 .lut_mask = 64'h80B30C3F00330C3F;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N36
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~1 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  = ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [35] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|ir [0] & 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|enable_action_strobe~q  & 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|ir [1])) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|ir [0]),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|ir [1]),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [35]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~1 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~1 .lut_mask = 64'h0C000C0000000000;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N38
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_rd (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_rd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_rd .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_rd .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y4_N47
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_rd_d1 (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_rd~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_rd_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_rd_d1 .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_rd_d1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N54
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[0]~1 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[0]~1_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_rd_d1~q  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|ir [0] ) ) # ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_rd_d1~q  & ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|ir [0] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|enable_action_strobe~q ) # 
// ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|ir [1]) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [35])) ) ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_rd_d1~q  & ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|ir [0] & ( 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|enable_action_strobe~q  & 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [35] & !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|ir 
// [1])) ) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [35]),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|ir [1]),
	.datad(gnd),
	.datae(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_rd_d1~q ),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|ir [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[0]~1 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[0]~1 .lut_mask = 64'h1010BFBF0000FFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N56
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[5] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N15
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[5]~16 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[5]~16_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [5] ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  & ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [5] ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [5]),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[5]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[5]~16 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[5]~16 .lut_mask = 64'h333333330F0F0F0F;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[5]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N24
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~18 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~18_combout  = ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( \lab03|cpu|d_writedata [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lab03|cpu|d_writedata [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~18 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~18 .lut_mask = 64'h000000000F0F0F0F;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N25
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[6] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[6] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N0
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[6]~17 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[6]~17_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [6] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ) # (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [6]) ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [6] & ( 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [6] & \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [6]),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.datae(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[6]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[6]~17 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[6]~17 .lut_mask = 64'h0303F3F30303F3F3;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[6]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N48
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~20 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~20_combout  = (\mm_interconnect_0|cmd_mux_001|saved_grant [0] & \lab03|cpu|d_writedata [7])

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(!\lab03|cpu|d_writedata [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~20 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~20 .lut_mask = 64'h0303030303030303;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N49
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[7] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[7] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N30
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[7]~19 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[7]~19_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [7] ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  & ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [7] ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [7]),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[7]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[7]~19 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[7]~19 .lut_mask = 64'h3333333355555555;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[7]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N24
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[19]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[19]~feeder_combout  = ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[19]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N26
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[19] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [19]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[19] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N15
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[16]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[16]~feeder_combout  = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[16]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[16]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N4
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[19] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~1_combout ),
	.sload(vcc),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[19] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N12
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[19]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[19]~feeder_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[19]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N18
cyclonev_lcell_comb \lab03|cpu|d_writedata[18]~feeder (
// Equation(s):
// \lab03|cpu|d_writedata[18]~feeder_combout  = \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]

	.dataa(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|d_writedata[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|d_writedata[18]~feeder .extended_lut = "off";
defparam \lab03|cpu|d_writedata[18]~feeder .lut_mask = 64'h5555555555555555;
defparam \lab03|cpu|d_writedata[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N36
cyclonev_lcell_comb \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder (
// Equation(s):
// \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder_combout  = ( \~GND~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~GND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N37
dffeas \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[6] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder_combout ),
	.asdata(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [6]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\debug|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N36
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[6]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[6]~feeder_combout  = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout 

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[6]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N48
cyclonev_lcell_comb \lab03|cpu|d_writedata[19]~feeder (
// Equation(s):
// \lab03|cpu|d_writedata[19]~feeder_combout  = ( \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|d_writedata[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|d_writedata[19]~feeder .extended_lut = "off";
defparam \lab03|cpu|d_writedata[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|d_writedata[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N38
cyclonev_io_ibuf \switches_export[7]~input (
	.i(switches_export[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches_export[7]~input_o ));
// synopsys translate_off
defparam \switches_export[7]~input .bus_hold = "false";
defparam \switches_export[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y7_N26
dffeas \sw|d1_data_in[7] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches_export[7]~input_o ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw|d1_data_in [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sw|d1_data_in[7] .is_wysiwyg = "true";
defparam \sw|d1_data_in[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y7_N52
dffeas \sw|d2_data_in[7] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\sw|d1_data_in [7]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw|d2_data_in [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sw|d2_data_in[7] .is_wysiwyg = "true";
defparam \sw|d2_data_in[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N48
cyclonev_lcell_comb \sw|edge_capture~8 (
// Equation(s):
// \sw|edge_capture~8_combout  = ( \sw|edge_capture [7] & ( \sw|d1_data_in [7] & ( (!\sw|edge_capture_wr_strobe~1_combout ) # ((!\sw|edge_capture_wr_strobe~0_combout ) # (!\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q )) ) ) ) # ( !\sw|edge_capture [7] & ( 
// \sw|d1_data_in [7] & ( (!\sw|d2_data_in [7] & ((!\sw|edge_capture_wr_strobe~1_combout ) # ((!\sw|edge_capture_wr_strobe~0_combout ) # (!\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q )))) ) ) ) # ( \sw|edge_capture [7] & ( !\sw|d1_data_in [7] & ( 
// (!\sw|edge_capture_wr_strobe~1_combout ) # ((!\sw|edge_capture_wr_strobe~0_combout ) # (!\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q )) ) ) ) # ( !\sw|edge_capture [7] & ( !\sw|d1_data_in [7] & ( (\sw|d2_data_in [7] & 
// ((!\sw|edge_capture_wr_strobe~1_combout ) # ((!\sw|edge_capture_wr_strobe~0_combout ) # (!\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q )))) ) ) )

	.dataa(!\sw|edge_capture_wr_strobe~1_combout ),
	.datab(!\sw|edge_capture_wr_strobe~0_combout ),
	.datac(!\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datad(!\sw|d2_data_in [7]),
	.datae(!\sw|edge_capture [7]),
	.dataf(!\sw|d1_data_in [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw|edge_capture~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw|edge_capture~8 .extended_lut = "off";
defparam \sw|edge_capture~8 .lut_mask = 64'h00FEFEFEFE00FEFE;
defparam \sw|edge_capture~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N50
dffeas \sw|edge_capture[7] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\sw|edge_capture~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw|edge_capture [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sw|edge_capture[7] .is_wysiwyg = "true";
defparam \sw|edge_capture[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N27
cyclonev_lcell_comb \sw|read_mux_out[7] (
// Equation(s):
// \sw|read_mux_out [7] = ( \lab03|cpu|W_alu_result [2] & ( \switches_export[7]~input_o  & ( (\lab03|cpu|W_alu_result [3] & \sw|edge_capture [7]) ) ) ) # ( !\lab03|cpu|W_alu_result [2] & ( \switches_export[7]~input_o  & ( !\lab03|cpu|W_alu_result [3] ) ) ) # 
// ( \lab03|cpu|W_alu_result [2] & ( !\switches_export[7]~input_o  & ( (\lab03|cpu|W_alu_result [3] & \sw|edge_capture [7]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lab03|cpu|W_alu_result [3]),
	.datad(!\sw|edge_capture [7]),
	.datae(!\lab03|cpu|W_alu_result [2]),
	.dataf(!\switches_export[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw|read_mux_out [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw|read_mux_out[7] .extended_lut = "off";
defparam \sw|read_mux_out[7] .lut_mask = 64'h0000000FF0F0000F;
defparam \sw|read_mux_out[7] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N28
dffeas \sw|readdata[7] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\sw|read_mux_out [7]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw|readdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sw|readdata[7] .is_wysiwyg = "true";
defparam \sw|readdata[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N8
dffeas \mm_interconnect_0|sw_s1_translator|av_readdata_pre[7] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\sw|readdata [7]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sw_s1_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sw_s1_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sw_s1_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N54
cyclonev_lcell_comb \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder (
// Equation(s):
// \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder_combout  = ( \~GND~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~GND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N55
dffeas \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[7] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder_combout ),
	.asdata(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [7]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\debug|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N6
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[7]~0 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[7]~0_combout  = ( \mm_interconnect_0|sw_s1_translator|av_readdata_pre [7] & ( \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [7] & ( 
// (\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # (\mm_interconnect_0|sw_s1_translator|read_latency_shift_reg [0]) ) ) ) # ( !\mm_interconnect_0|sw_s1_translator|av_readdata_pre [7] & ( 
// \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [7] & ( \mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] ) ) ) # ( \mm_interconnect_0|sw_s1_translator|av_readdata_pre [7] & ( 
// !\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [7] & ( \mm_interconnect_0|sw_s1_translator|read_latency_shift_reg [0] ) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|sw_s1_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.datae(!\mm_interconnect_0|sw_s1_translator|av_readdata_pre [7]),
	.dataf(!\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[7]~0 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[7]~0 .lut_mask = 64'h000033330F0F3F3F;
defparam \mm_interconnect_0|rsp_mux|src_data[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N0
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[7]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[7]~feeder_combout  = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout 

	.dataa(gnd),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[7]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N6
cyclonev_lcell_comb \lab03|cpu|d_writedata[20]~feeder (
// Equation(s):
// \lab03|cpu|d_writedata[20]~feeder_combout  = \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|d_writedata[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|d_writedata[20]~feeder .extended_lut = "off";
defparam \lab03|cpu|d_writedata[20]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \lab03|cpu|d_writedata[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N48
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_data[33] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_data [33] = ( \lab03|cpu|d_byteenable [1] & ( (\mm_interconnect_0|cmd_mux_002|saved_grant [1]) # (\mm_interconnect_0|cmd_mux_002|saved_grant [0]) ) ) # ( !\lab03|cpu|d_byteenable [1] & ( 
// \mm_interconnect_0|cmd_mux_002|saved_grant [1] ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(gnd),
	.datad(!\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datae(gnd),
	.dataf(!\lab03|cpu|d_byteenable [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_data [33]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_data[33] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_data[33] .lut_mask = 64'h00FF00FF33FF33FF;
defparam \mm_interconnect_0|cmd_mux_002|src_data[33] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N3
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~20 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~20_combout  = (\lab03|cpu|d_writedata [9] & \mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(!\lab03|cpu|d_writedata [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~20 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~20 .lut_mask = 64'h0055005500550055;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N51
cyclonev_lcell_comb \lab03|cpu|d_writedata[10]~feeder (
// Equation(s):
// \lab03|cpu|d_writedata[10]~feeder_combout  = \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]

	.dataa(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|d_writedata[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|d_writedata[10]~feeder .extended_lut = "off";
defparam \lab03|cpu|d_writedata[10]~feeder .lut_mask = 64'h5555555555555555;
defparam \lab03|cpu|d_writedata[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N15
cyclonev_lcell_comb \lab03|cpu|d_writedata[11]~feeder (
// Equation(s):
// \lab03|cpu|d_writedata[11]~feeder_combout  = \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|d_writedata[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|d_writedata[11]~feeder .extended_lut = "off";
defparam \lab03|cpu|d_writedata[11]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \lab03|cpu|d_writedata[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N45
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[10]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[10]~feeder_combout  = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout 

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[10]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[10]~feeder .lut_mask = 64'h5555555555555555;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N12
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~22 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~22_combout  = (\lab03|cpu|d_writedata [10] & \mm_interconnect_0|cmd_mux_001|saved_grant [0])

	.dataa(gnd),
	.datab(!\lab03|cpu|d_writedata [10]),
	.datac(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~22 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~22 .lut_mask = 64'h0303030303030303;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N14
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[10] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[10] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y3_N29
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[18] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [18]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[18] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N51
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[15]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[15]~feeder_combout  = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [18]

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[15]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[15]~feeder .lut_mask = 64'h5555555555555555;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N18
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~10 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~10_combout  = ( \lab03|cpu|d_writedata [11] & ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] ) )

	.dataa(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|d_writedata [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~10 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~10 .lut_mask = 64'h0000000055555555;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N19
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[11] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[11] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N39
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[11]~8 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[11]~8_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [11] & ( (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata 
// [11]) # (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ) ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [11] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  & \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [11]) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[11]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[11]~8 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[11]~8 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[11]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N47
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[15] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [15]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[15] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N45
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~10 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~10_combout  = ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_rd_d1~q  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [3] & ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [12] ) ) ) # ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_rd_d1~q  & ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [3] & ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [2] $ (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [4]) ) ) ) # ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_rd_d1~q  & ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [3] & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [12] ) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [2]),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [4]),
	.datac(gnd),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [12]),
	.datae(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_rd_d1~q ),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~10 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~10 .lut_mask = 64'h00FF999900FF0000;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N36
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~7 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~7_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~10_combout  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [15]) ) ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~10_combout  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & (((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_rd_d1~q  & 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_rd_d1~q )))) # (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [15])) ) ) ) # ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~10_combout  & ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & (((!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_rd_d1~q ) # 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_rd_d1~q )))) # (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [15])) ) ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~10_combout  & ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12] & ( 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [15] & 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ) ) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [15]),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_rd_d1~q ),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datae(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~10_combout ),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~7 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~7 .lut_mask = 64'h1111DDD1111DDDDD;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N38
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[12] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[12] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N24
cyclonev_lcell_comb \lab03|cpu|d_writedata[12]~feeder (
// Equation(s):
// \lab03|cpu|d_writedata[12]~feeder_combout  = ( \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|d_writedata[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|d_writedata[12]~feeder .extended_lut = "off";
defparam \lab03|cpu|d_writedata[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|d_writedata[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N33
cyclonev_lcell_comb \lab03|cpu|av_ld_aligning_data_nxt~0 (
// Equation(s):
// \lab03|cpu|av_ld_aligning_data_nxt~0_combout  = ( !\mm_interconnect_0|rsp_mux|WideOr1~combout  & ( \lab03|cpu|d_read~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lab03|cpu|d_read~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|av_ld_aligning_data_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|av_ld_aligning_data_nxt~0 .extended_lut = "off";
defparam \lab03|cpu|av_ld_aligning_data_nxt~0 .lut_mask = 64'h00FF00FF00000000;
defparam \lab03|cpu|av_ld_aligning_data_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N33
cyclonev_lcell_comb \lab03|cpu|D_ctrl_mem32~0 (
// Equation(s):
// \lab03|cpu|D_ctrl_mem32~0_combout  = ( !\lab03|cpu|D_iw [3] & ( (\lab03|cpu|D_iw [2] & (\lab03|cpu|D_iw [4] & \lab03|cpu|D_iw [0])) ) )

	.dataa(!\lab03|cpu|D_iw [2]),
	.datab(gnd),
	.datac(!\lab03|cpu|D_iw [4]),
	.datad(!\lab03|cpu|D_iw [0]),
	.datae(gnd),
	.dataf(!\lab03|cpu|D_iw [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_ctrl_mem32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_ctrl_mem32~0 .extended_lut = "off";
defparam \lab03|cpu|D_ctrl_mem32~0 .lut_mask = 64'h0005000500000000;
defparam \lab03|cpu|D_ctrl_mem32~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N33
cyclonev_lcell_comb \lab03|cpu|av_ld_align_cycle_nxt[0]~1 (
// Equation(s):
// \lab03|cpu|av_ld_align_cycle_nxt[0]~1_combout  = ( !\lab03|cpu|av_ld_aligning_data_nxt~0_combout  & ( !\lab03|cpu|av_ld_align_cycle [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lab03|cpu|av_ld_align_cycle [0]),
	.datae(gnd),
	.dataf(!\lab03|cpu|av_ld_aligning_data_nxt~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|av_ld_align_cycle_nxt[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|av_ld_align_cycle_nxt[0]~1 .extended_lut = "off";
defparam \lab03|cpu|av_ld_align_cycle_nxt[0]~1 .lut_mask = 64'hFF00FF0000000000;
defparam \lab03|cpu|av_ld_align_cycle_nxt[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N35
dffeas \lab03|cpu|av_ld_align_cycle[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|av_ld_align_cycle_nxt[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|av_ld_align_cycle [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|av_ld_align_cycle[0] .is_wysiwyg = "true";
defparam \lab03|cpu|av_ld_align_cycle[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N3
cyclonev_lcell_comb \lab03|cpu|av_ld_align_cycle_nxt[1]~0 (
// Equation(s):
// \lab03|cpu|av_ld_align_cycle_nxt[1]~0_combout  = ( \lab03|cpu|av_ld_align_cycle [1] & ( !\lab03|cpu|av_ld_aligning_data_nxt~0_combout  & ( !\lab03|cpu|av_ld_align_cycle [0] ) ) ) # ( !\lab03|cpu|av_ld_align_cycle [1] & ( 
// !\lab03|cpu|av_ld_aligning_data_nxt~0_combout  & ( \lab03|cpu|av_ld_align_cycle [0] ) ) )

	.dataa(!\lab03|cpu|av_ld_align_cycle [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\lab03|cpu|av_ld_align_cycle [1]),
	.dataf(!\lab03|cpu|av_ld_aligning_data_nxt~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|av_ld_align_cycle_nxt[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|av_ld_align_cycle_nxt[1]~0 .extended_lut = "off";
defparam \lab03|cpu|av_ld_align_cycle_nxt[1]~0 .lut_mask = 64'h5555AAAA00000000;
defparam \lab03|cpu|av_ld_align_cycle_nxt[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N5
dffeas \lab03|cpu|av_ld_align_cycle[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|av_ld_align_cycle_nxt[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|av_ld_align_cycle [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|av_ld_align_cycle[1] .is_wysiwyg = "true";
defparam \lab03|cpu|av_ld_align_cycle[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N15
cyclonev_lcell_comb \lab03|cpu|av_ld_aligning_data_nxt~1 (
// Equation(s):
// \lab03|cpu|av_ld_aligning_data_nxt~1_combout  = ( \lab03|cpu|D_iw [4] & ( (\lab03|cpu|av_ld_align_cycle [1] & \lab03|cpu|av_ld_align_cycle [0]) ) ) # ( !\lab03|cpu|D_iw [4] & ( (\lab03|cpu|av_ld_align_cycle [1] & (!\lab03|cpu|av_ld_align_cycle [0] $ 
// (!\lab03|cpu|D_ctrl_mem16~0_combout ))) ) )

	.dataa(!\lab03|cpu|av_ld_align_cycle [1]),
	.datab(!\lab03|cpu|av_ld_align_cycle [0]),
	.datac(gnd),
	.datad(!\lab03|cpu|D_ctrl_mem16~0_combout ),
	.datae(gnd),
	.dataf(!\lab03|cpu|D_iw [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|av_ld_aligning_data_nxt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|av_ld_aligning_data_nxt~1 .extended_lut = "off";
defparam \lab03|cpu|av_ld_aligning_data_nxt~1 .lut_mask = 64'h1144114411111111;
defparam \lab03|cpu|av_ld_aligning_data_nxt~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N0
cyclonev_lcell_comb \lab03|cpu|av_ld_aligning_data_nxt~2 (
// Equation(s):
// \lab03|cpu|av_ld_aligning_data_nxt~2_combout  = ( \lab03|cpu|av_ld_aligning_data_nxt~1_combout  & ( (\lab03|cpu|av_ld_aligning_data_nxt~0_combout  & (!\lab03|cpu|D_ctrl_mem32~0_combout  & !\lab03|cpu|av_ld_aligning_data~q )) ) ) # ( 
// !\lab03|cpu|av_ld_aligning_data_nxt~1_combout  & ( ((\lab03|cpu|av_ld_aligning_data_nxt~0_combout  & !\lab03|cpu|D_ctrl_mem32~0_combout )) # (\lab03|cpu|av_ld_aligning_data~q ) ) )

	.dataa(!\lab03|cpu|av_ld_aligning_data_nxt~0_combout ),
	.datab(!\lab03|cpu|D_ctrl_mem32~0_combout ),
	.datac(gnd),
	.datad(!\lab03|cpu|av_ld_aligning_data~q ),
	.datae(gnd),
	.dataf(!\lab03|cpu|av_ld_aligning_data_nxt~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|av_ld_aligning_data_nxt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|av_ld_aligning_data_nxt~2 .extended_lut = "off";
defparam \lab03|cpu|av_ld_aligning_data_nxt~2 .lut_mask = 64'h44FF44FF44004400;
defparam \lab03|cpu|av_ld_aligning_data_nxt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N2
dffeas \lab03|cpu|av_ld_aligning_data (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|av_ld_aligning_data_nxt~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|av_ld_aligning_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|av_ld_aligning_data .is_wysiwyg = "true";
defparam \lab03|cpu|av_ld_aligning_data .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N51
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[23]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[23]~feeder_combout  = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[23]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[23]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N12
cyclonev_lcell_comb \lab03|cpu|d_writedata[21]~feeder (
// Equation(s):
// \lab03|cpu|d_writedata[21]~feeder_combout  = \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|d_writedata[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|d_writedata[21]~feeder .extended_lut = "off";
defparam \lab03|cpu|d_writedata[21]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \lab03|cpu|d_writedata[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N38
dffeas \lab03|cpu|F_pc[10] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|F_pc[10]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|F_pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|F_pc[10] .is_wysiwyg = "true";
defparam \lab03|cpu|F_pc[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N36
cyclonev_lcell_comb \lab03|cpu|F_pc[10]~0 (
// Equation(s):
// \lab03|cpu|F_pc[10]~0_combout  = ( !\lab03|cpu|W_valid~q  & ( (((\lab03|cpu|F_pc [10]))) ) ) # ( \lab03|cpu|W_valid~q  & ( (!\lab03|cpu|R_ctrl_exception~q  & (((!\lab03|cpu|F_pc_sel_nxt~0_combout  & (!\lab03|cpu|Add0~29_sumout )) # 
// (\lab03|cpu|F_pc_sel_nxt~0_combout  & ((!\lab03|cpu|Add2~29_sumout )))) # (\lab03|cpu|R_ctrl_break~q ))) ) )

	.dataa(!\lab03|cpu|R_ctrl_break~q ),
	.datab(!\lab03|cpu|Add0~29_sumout ),
	.datac(!\lab03|cpu|F_pc_sel_nxt~0_combout ),
	.datad(!\lab03|cpu|R_ctrl_exception~q ),
	.datae(!\lab03|cpu|W_valid~q ),
	.dataf(!\lab03|cpu|Add2~29_sumout ),
	.datag(!\lab03|cpu|F_pc [10]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|F_pc[10]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|F_pc[10]~0 .extended_lut = "on";
defparam \lab03|cpu|F_pc[10]~0 .lut_mask = 64'h0F0FDF000F0FD500;
defparam \lab03|cpu|F_pc[10]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N37
dffeas \lab03|cpu|F_pc[10]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|F_pc[10]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|F_pc[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|F_pc[10]~DUPLICATE .is_wysiwyg = "true";
defparam \lab03|cpu|F_pc[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N24
cyclonev_lcell_comb \lab03|cpu|Add0~37 (
// Equation(s):
// \lab03|cpu|Add0~37_sumout  = SUM(( \lab03|cpu|F_pc [8] ) + ( GND ) + ( \lab03|cpu|Add0~26  ))
// \lab03|cpu|Add0~38  = CARRY(( \lab03|cpu|F_pc [8] ) + ( GND ) + ( \lab03|cpu|Add0~26  ))

	.dataa(gnd),
	.datab(!\lab03|cpu|F_pc [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lab03|cpu|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lab03|cpu|Add0~37_sumout ),
	.cout(\lab03|cpu|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Add0~37 .extended_lut = "off";
defparam \lab03|cpu|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \lab03|cpu|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N27
cyclonev_lcell_comb \lab03|cpu|Add0~41 (
// Equation(s):
// \lab03|cpu|Add0~41_sumout  = SUM(( \lab03|cpu|F_pc[9]~DUPLICATE_q  ) + ( GND ) + ( \lab03|cpu|Add0~38  ))
// \lab03|cpu|Add0~42  = CARRY(( \lab03|cpu|F_pc[9]~DUPLICATE_q  ) + ( GND ) + ( \lab03|cpu|Add0~38  ))

	.dataa(!\lab03|cpu|F_pc[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lab03|cpu|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lab03|cpu|Add0~41_sumout ),
	.cout(\lab03|cpu|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Add0~41 .extended_lut = "off";
defparam \lab03|cpu|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \lab03|cpu|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N30
cyclonev_lcell_comb \lab03|cpu|Add0~29 (
// Equation(s):
// \lab03|cpu|Add0~29_sumout  = SUM(( !\lab03|cpu|F_pc[10]~DUPLICATE_q  ) + ( GND ) + ( \lab03|cpu|Add0~42  ))
// \lab03|cpu|Add0~30  = CARRY(( !\lab03|cpu|F_pc[10]~DUPLICATE_q  ) + ( GND ) + ( \lab03|cpu|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lab03|cpu|F_pc[10]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lab03|cpu|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lab03|cpu|Add0~29_sumout ),
	.cout(\lab03|cpu|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Add0~29 .extended_lut = "off";
defparam \lab03|cpu|Add0~29 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \lab03|cpu|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N27
cyclonev_lcell_comb \lab03|cpu|R_src2_hi[0]~5 (
// Equation(s):
// \lab03|cpu|R_src2_hi[0]~5_combout  = ( \lab03|cpu|D_iw [6] & ( ((!\lab03|cpu|R_src2_use_imm~q  & ((\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16]))) # (\lab03|cpu|R_src2_use_imm~q  & (\lab03|cpu|D_iw [21]))) # 
// (\lab03|cpu|R_ctrl_hi_imm16~q ) ) ) # ( !\lab03|cpu|D_iw [6] & ( (!\lab03|cpu|R_ctrl_hi_imm16~q  & ((!\lab03|cpu|R_src2_use_imm~q  & ((\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16]))) # (\lab03|cpu|R_src2_use_imm~q  & 
// (\lab03|cpu|D_iw [21])))) ) )

	.dataa(!\lab03|cpu|R_src2_use_imm~q ),
	.datab(!\lab03|cpu|D_iw [21]),
	.datac(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16]),
	.datad(!\lab03|cpu|R_ctrl_hi_imm16~q ),
	.datae(gnd),
	.dataf(!\lab03|cpu|D_iw [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|R_src2_hi[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|R_src2_hi[0]~5 .extended_lut = "off";
defparam \lab03|cpu|R_src2_hi[0]~5 .lut_mask = 64'h1B001B001BFF1BFF;
defparam \lab03|cpu|R_src2_hi[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N42
cyclonev_lcell_comb \lab03|cpu|D_ctrl_logic~2 (
// Equation(s):
// \lab03|cpu|D_ctrl_logic~2_combout  = ( !\lab03|cpu|D_iw [5] & ( !\lab03|cpu|D_iw [0] & ( (!\lab03|cpu|D_iw [1] & (\lab03|cpu|D_iw [2] & ((\lab03|cpu|D_iw [3]) # (\lab03|cpu|D_iw [4])))) ) ) )

	.dataa(!\lab03|cpu|D_iw [4]),
	.datab(!\lab03|cpu|D_iw [1]),
	.datac(!\lab03|cpu|D_iw [3]),
	.datad(!\lab03|cpu|D_iw [2]),
	.datae(!\lab03|cpu|D_iw [5]),
	.dataf(!\lab03|cpu|D_iw [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_ctrl_logic~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_ctrl_logic~2 .extended_lut = "off";
defparam \lab03|cpu|D_ctrl_logic~2 .lut_mask = 64'h004C000000000000;
defparam \lab03|cpu|D_ctrl_logic~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N33
cyclonev_lcell_comb \lab03|cpu|D_ctrl_unsigned_lo_imm16~0 (
// Equation(s):
// \lab03|cpu|D_ctrl_unsigned_lo_imm16~0_combout  = ( \lab03|cpu|D_ctrl_logic~2_combout  ) # ( !\lab03|cpu|D_ctrl_logic~2_combout  & ( (\lab03|cpu|R_src2_use_imm~1_combout ) # (\lab03|cpu|D_ctrl_unsigned_lo_imm16~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lab03|cpu|D_ctrl_unsigned_lo_imm16~1_combout ),
	.datad(!\lab03|cpu|R_src2_use_imm~1_combout ),
	.datae(gnd),
	.dataf(!\lab03|cpu|D_ctrl_logic~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_ctrl_unsigned_lo_imm16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_ctrl_unsigned_lo_imm16~0 .extended_lut = "off";
defparam \lab03|cpu|D_ctrl_unsigned_lo_imm16~0 .lut_mask = 64'h0FFF0FFFFFFFFFFF;
defparam \lab03|cpu|D_ctrl_unsigned_lo_imm16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N34
dffeas \lab03|cpu|R_ctrl_unsigned_lo_imm16 (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|D_ctrl_unsigned_lo_imm16~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|R_ctrl_unsigned_lo_imm16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|R_ctrl_unsigned_lo_imm16 .is_wysiwyg = "true";
defparam \lab03|cpu|R_ctrl_unsigned_lo_imm16 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N18
cyclonev_lcell_comb \lab03|cpu|R_src2_hi~1 (
// Equation(s):
// \lab03|cpu|R_src2_hi~1_combout  = ( \lab03|cpu|R_ctrl_unsigned_lo_imm16~q  ) # ( !\lab03|cpu|R_ctrl_unsigned_lo_imm16~q  & ( \lab03|cpu|R_ctrl_force_src2_zero~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lab03|cpu|R_ctrl_force_src2_zero~q ),
	.datae(gnd),
	.dataf(!\lab03|cpu|R_ctrl_unsigned_lo_imm16~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|R_src2_hi~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|R_src2_hi~1 .extended_lut = "off";
defparam \lab03|cpu|R_src2_hi~1 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \lab03|cpu|R_src2_hi~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N28
dffeas \lab03|cpu|E_src2[16] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|R_src2_hi[0]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src2[16] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src2[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N33
cyclonev_lcell_comb \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout  = SUM(( \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) + ( !\debug|fifo_wr~q  ) + ( 
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  ))
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY(( \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) + ( !\debug|fifo_wr~q  ) + ( 
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  ))

	.dataa(!\debug|fifo_wr~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ),
	.cout(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .extended_lut = "off";
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 64'h00005555000000FF;
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N35
dffeas \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N0
cyclonev_lcell_comb \debug|Add1~1 (
// Equation(s):
// \debug|Add1~1_sumout  = SUM(( !\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \debug|Add1~2  = CARRY(( !\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\debug|Add1~1_sumout ),
	.cout(\debug|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \debug|Add1~1 .extended_lut = "off";
defparam \debug|Add1~1 .lut_mask = 64'h000000000000F0F0;
defparam \debug|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N3
cyclonev_lcell_comb \debug|Add1~5 (
// Equation(s):
// \debug|Add1~5_sumout  = SUM(( !\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) + ( GND ) + ( \debug|Add1~2  ))
// \debug|Add1~6  = CARRY(( !\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) + ( GND ) + ( \debug|Add1~2  ))

	.dataa(!\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debug|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debug|Add1~5_sumout ),
	.cout(\debug|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \debug|Add1~5 .extended_lut = "off";
defparam \debug|Add1~5 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \debug|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N4
dffeas \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[17] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|Add1~5_sumout ),
	.asdata(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE_q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\debug|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [17]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[17] .is_wysiwyg = "true";
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N27
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[17]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[17]~feeder_combout  = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout 

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[17]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[17]~feeder .lut_mask = 64'h5555555555555555;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N39
cyclonev_lcell_comb \lab03|cpu|d_writedata[22]~feeder (
// Equation(s):
// \lab03|cpu|d_writedata[22]~feeder_combout  = \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|d_writedata[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|d_writedata[22]~feeder .extended_lut = "off";
defparam \lab03|cpu|d_writedata[22]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \lab03|cpu|d_writedata[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N15
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~22 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~22_combout  = (\lab03|cpu|d_writedata [18] & \mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(!\lab03|cpu|d_writedata [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~22 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~22 .lut_mask = 64'h0055005500550055;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N9
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~24 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~24_combout  = (\lab03|cpu|d_writedata [19] & \mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(!\lab03|cpu|d_writedata [19]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~24 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~24 .lut_mask = 64'h0505050505050505;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N21
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~25 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~25_combout  = ( \lab03|cpu|d_writedata [20] & ( \mm_interconnect_0|cmd_mux_002|saved_grant [0] ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|d_writedata [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~25 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~25 .lut_mask = 64'h0000000033333333;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N45
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~26 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~26_combout  = ( \mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( \lab03|cpu|d_writedata [21] ) )

	.dataa(!\lab03|cpu|d_writedata [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~26 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~26 .lut_mask = 64'h0000000055555555;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N3
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~1 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~1_combout  = ( \mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( \lab03|cpu|d_writedata [22] ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|d_writedata [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~1 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~1 .lut_mask = 64'h0000000033333333;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N39
cyclonev_lcell_comb \lab03|cpu|d_writedata[23]~feeder (
// Equation(s):
// \lab03|cpu|d_writedata[23]~feeder_combout  = ( \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|d_writedata[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|d_writedata[23]~feeder .extended_lut = "off";
defparam \lab03|cpu|d_writedata[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|d_writedata[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N15
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[19]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[19]~feeder_combout  = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout 

	.dataa(gnd),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[19]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[19]~feeder .lut_mask = 64'h3333333333333333;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N17
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[19] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[19]~feeder_combout ),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[19] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N46
dffeas \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[19] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [19]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [19]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[19] .is_wysiwyg = "true";
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N36
cyclonev_lcell_comb \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout  = SUM(( \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( !\debug|fifo_wr~q  ) + ( 
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  ))
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = CARRY(( \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( !\debug|fifo_wr~q  ) + ( 
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  ))

	.dataa(!\debug|fifo_wr~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ),
	.cout(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .extended_lut = "off";
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 64'h00005555000000FF;
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N37
dffeas \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N39
cyclonev_lcell_comb \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout  = SUM(( \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) + ( !\debug|fifo_wr~q  ) + ( 
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  ))
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  = CARRY(( \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) + ( !\debug|fifo_wr~q  ) + ( 
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  ))

	.dataa(!\debug|fifo_wr~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ),
	.cout(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .extended_lut = "off";
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 64'h00005555000000FF;
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N41
dffeas \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N6
cyclonev_lcell_comb \debug|Add1~13 (
// Equation(s):
// \debug|Add1~13_sumout  = SUM(( !\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( GND ) + ( \debug|Add1~6  ))
// \debug|Add1~14  = CARRY(( !\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( GND ) + ( \debug|Add1~6  ))

	.dataa(gnd),
	.datab(!\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debug|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debug|Add1~13_sumout ),
	.cout(\debug|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \debug|Add1~13 .extended_lut = "off";
defparam \debug|Add1~13 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \debug|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N9
cyclonev_lcell_comb \debug|Add1~17 (
// Equation(s):
// \debug|Add1~17_sumout  = SUM(( !\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) + ( GND ) + ( \debug|Add1~14  ))
// \debug|Add1~18  = CARRY(( !\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) + ( GND ) + ( \debug|Add1~14  ))

	.dataa(!\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debug|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debug|Add1~17_sumout ),
	.cout(\debug|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \debug|Add1~17 .extended_lut = "off";
defparam \debug|Add1~17 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \debug|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N10
dffeas \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[19] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|Add1~17_sumout ),
	.asdata(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]~DUPLICATE_q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\debug|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [19]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[19] .is_wysiwyg = "true";
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N45
cyclonev_lcell_comb \lab03|cpu|av_ld_byte2_data_nxt[3]~6 (
// Equation(s):
// \lab03|cpu|av_ld_byte2_data_nxt[3]~6_combout  = ( \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [19] & ( ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre 
// [19])) # (\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]) ) ) # ( !\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [19] & ( (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & 
// \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [19]) ) )

	.dataa(!\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datac(gnd),
	.datad(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [19]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|av_ld_byte2_data_nxt[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte2_data_nxt[3]~6 .extended_lut = "off";
defparam \lab03|cpu|av_ld_byte2_data_nxt[3]~6 .lut_mask = 64'h0033003355775577;
defparam \lab03|cpu|av_ld_byte2_data_nxt[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N6
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[27]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[27]~feeder_combout  = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout 

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[27]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[27]~feeder .lut_mask = 64'h5555555555555555;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N7
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[27] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[27]~feeder_combout ),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[27] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N40
dffeas \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[27] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [27]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [27]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[27] .is_wysiwyg = "true";
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N51
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~7 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~7_combout  = ( \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [27] & ( ((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \sram|the_altsyncram|auto_generated|q_a [27])) # 
// (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) ) ) # ( !\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [27] & ( (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \sram|the_altsyncram|auto_generated|q_a [27]) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datac(!\sram|the_altsyncram|auto_generated|q_a [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~7 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_payload~7 .lut_mask = 64'h0505050537373737;
defparam \mm_interconnect_0|rsp_mux|src_payload~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N31
dffeas \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[7]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[7]~DUPLICATE .is_wysiwyg = "true";
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N48
cyclonev_lcell_comb \lab03|cpu|F_iw[7]~19 (
// Equation(s):
// \lab03|cpu|F_iw[7]~19_combout  = ( !\lab03|cpu|intr_req~combout  & ( (!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// (\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[7]~DUPLICATE_q ))) # (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[7]~DUPLICATE_q )) # (\sram|the_altsyncram|auto_generated|q_a [7]))) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[7]~DUPLICATE_q ),
	.datad(!\sram|the_altsyncram|auto_generated|q_a [7]),
	.datae(gnd),
	.dataf(!\lab03|cpu|intr_req~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|F_iw[7]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|F_iw[7]~19 .extended_lut = "off";
defparam \lab03|cpu|F_iw[7]~19 .lut_mask = 64'h0357035700000000;
defparam \lab03|cpu|F_iw[7]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N49
dffeas \lab03|cpu|D_iw[7] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|F_iw[7]~19_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\lab03|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|D_iw [7]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|D_iw[7] .is_wysiwyg = "true";
defparam \lab03|cpu|D_iw[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N30
cyclonev_lcell_comb \lab03|cpu|R_src2_lo[1]~4 (
// Equation(s):
// \lab03|cpu|R_src2_lo[1]~4_combout  = ( \lab03|cpu|R_src2_lo~0_combout  & ( (\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1] & (!\lab03|cpu|R_ctrl_force_src2_zero~q  & !\lab03|cpu|R_ctrl_hi_imm16~q )) ) ) # ( 
// !\lab03|cpu|R_src2_lo~0_combout  & ( (!\lab03|cpu|R_ctrl_force_src2_zero~q  & (!\lab03|cpu|R_ctrl_hi_imm16~q  & \lab03|cpu|D_iw [7])) ) )

	.dataa(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datab(!\lab03|cpu|R_ctrl_force_src2_zero~q ),
	.datac(!\lab03|cpu|R_ctrl_hi_imm16~q ),
	.datad(!\lab03|cpu|D_iw [7]),
	.datae(gnd),
	.dataf(!\lab03|cpu|R_src2_lo~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|R_src2_lo[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|R_src2_lo[1]~4 .extended_lut = "off";
defparam \lab03|cpu|R_src2_lo[1]~4 .lut_mask = 64'h00C000C040404040;
defparam \lab03|cpu|R_src2_lo[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y8_N31
dffeas \lab03|cpu|E_src2[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|R_src2_lo[1]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src2[1] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src2[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N54
cyclonev_lcell_comb \lab03|cpu|E_logic_result[1]~12 (
// Equation(s):
// \lab03|cpu|E_logic_result[1]~12_combout  = ( \lab03|cpu|E_src1 [1] & ( !\lab03|cpu|R_logic_op [1] $ (((!\lab03|cpu|R_logic_op [0]) # (!\lab03|cpu|E_src2 [1]))) ) ) # ( !\lab03|cpu|E_src1 [1] & ( (!\lab03|cpu|R_logic_op [1] & (!\lab03|cpu|R_logic_op [0] & 
// !\lab03|cpu|E_src2 [1])) # (\lab03|cpu|R_logic_op [1] & ((\lab03|cpu|E_src2 [1]))) ) )

	.dataa(!\lab03|cpu|R_logic_op [1]),
	.datab(!\lab03|cpu|R_logic_op [0]),
	.datac(!\lab03|cpu|E_src2 [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_src1 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_logic_result[1]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_logic_result[1]~12 .extended_lut = "off";
defparam \lab03|cpu|E_logic_result[1]~12 .lut_mask = 64'h8585858556565656;
defparam \lab03|cpu|E_logic_result[1]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N57
cyclonev_lcell_comb \lab03|cpu|E_alu_result[1]~14 (
// Equation(s):
// \lab03|cpu|E_alu_result[1]~14_combout  = ( \lab03|cpu|Add2~49_sumout  & ( \lab03|cpu|R_ctrl_logic~q  & ( (!\lab03|cpu|R_ctrl_shift_rot~q  & (\lab03|cpu|E_logic_result[1]~12_combout )) # (\lab03|cpu|R_ctrl_shift_rot~q  & ((\lab03|cpu|E_shift_rot_result 
// [1]))) ) ) ) # ( !\lab03|cpu|Add2~49_sumout  & ( \lab03|cpu|R_ctrl_logic~q  & ( (!\lab03|cpu|R_ctrl_shift_rot~q  & (\lab03|cpu|E_logic_result[1]~12_combout )) # (\lab03|cpu|R_ctrl_shift_rot~q  & ((\lab03|cpu|E_shift_rot_result [1]))) ) ) ) # ( 
// \lab03|cpu|Add2~49_sumout  & ( !\lab03|cpu|R_ctrl_logic~q  & ( (!\lab03|cpu|R_ctrl_shift_rot~q ) # (\lab03|cpu|E_shift_rot_result [1]) ) ) ) # ( !\lab03|cpu|Add2~49_sumout  & ( !\lab03|cpu|R_ctrl_logic~q  & ( (\lab03|cpu|E_shift_rot_result [1] & 
// \lab03|cpu|R_ctrl_shift_rot~q ) ) ) )

	.dataa(!\lab03|cpu|E_logic_result[1]~12_combout ),
	.datab(!\lab03|cpu|E_shift_rot_result [1]),
	.datac(!\lab03|cpu|R_ctrl_shift_rot~q ),
	.datad(gnd),
	.datae(!\lab03|cpu|Add2~49_sumout ),
	.dataf(!\lab03|cpu|R_ctrl_logic~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_alu_result[1]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_alu_result[1]~14 .extended_lut = "off";
defparam \lab03|cpu|E_alu_result[1]~14 .lut_mask = 64'h0303F3F353535353;
defparam \lab03|cpu|E_alu_result[1]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N58
dffeas \lab03|cpu|W_alu_result[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_alu_result[1]~14_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|W_alu_result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|W_alu_result[1] .is_wysiwyg = "true";
defparam \lab03|cpu|W_alu_result[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \sram|the_altsyncram|auto_generated|ram_block1a16 (
	.portawe(!\sram|wren~1_combout ),
	.portare(\sram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,\mm_interconnect_0|cmd_mux_002|src_payload~2_combout ,\mm_interconnect_0|cmd_mux_002|src_payload~1_combout ,\mm_interconnect_0|cmd_mux_002|src_payload~26_combout ,\mm_interconnect_0|cmd_mux_002|src_payload~25_combout ,
\mm_interconnect_0|cmd_mux_002|src_payload~24_combout ,\mm_interconnect_0|cmd_mux_002|src_payload~22_combout ,\mm_interconnect_0|cmd_mux_002|src_payload~23_combout ,\mm_interconnect_0|cmd_mux_002|src_payload~11_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_002|src_data [47],\mm_interconnect_0|cmd_mux_002|src_data [46],\mm_interconnect_0|cmd_mux_002|src_data [45],\mm_interconnect_0|cmd_mux_002|src_data [44],\mm_interconnect_0|cmd_mux_002|src_data [43],\mm_interconnect_0|cmd_mux_002|src_data [42],
\mm_interconnect_0|cmd_mux_002|src_data [41],\mm_interconnect_0|cmd_mux_002|src_data [40],\mm_interconnect_0|cmd_mux_002|src_data [39],\mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_002|src_data [34]}),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sram|the_altsyncram|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \sram|the_altsyncram|auto_generated|ram_block1a16 .clk0_input_clock_enable = "ena0";
defparam \sram|the_altsyncram|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \sram|the_altsyncram|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \sram|the_altsyncram|auto_generated|ram_block1a16 .init_file = "Lab03_SRAM.hex";
defparam \sram|the_altsyncram|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \sram|the_altsyncram|auto_generated|ram_block1a16 .logical_ram_name = "Lab03_SRAM:sram|altsyncram:the_altsyncram|altsyncram_1sl1:auto_generated|ALTSYNCRAM";
defparam \sram|the_altsyncram|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \sram|the_altsyncram|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \sram|the_altsyncram|auto_generated|ram_block1a16 .port_a_address_width = 10;
defparam \sram|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_enable_mask_width = 1;
defparam \sram|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_size = 10;
defparam \sram|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \sram|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \sram|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_width = 10;
defparam \sram|the_altsyncram|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \sram|the_altsyncram|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \sram|the_altsyncram|auto_generated|ram_block1a16 .port_a_last_address = 1023;
defparam \sram|the_altsyncram|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 1024;
defparam \sram|the_altsyncram|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \sram|the_altsyncram|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "dont_care";
defparam \sram|the_altsyncram|auto_generated|ram_block1a16 .port_b_address_width = 10;
defparam \sram|the_altsyncram|auto_generated|ram_block1a16 .port_b_data_width = 10;
defparam \sram|the_altsyncram|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \sram|the_altsyncram|auto_generated|ram_block1a16 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \sram|the_altsyncram|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \sram|the_altsyncram|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \sram|the_altsyncram|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \sram|the_altsyncram|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N9
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[28]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[28]~feeder_combout  = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout 

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[28]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[28]~feeder .lut_mask = 64'h5555555555555555;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N44
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[16] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [16]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[16] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N42
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[13]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[13]~feeder_combout  = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [16]

	.dataa(gnd),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[13]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[13]~feeder .lut_mask = 64'h3333333333333333;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N39
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[14]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[14]~feeder_combout  = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [17]

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[14]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[14]~feeder .lut_mask = 64'h5555555555555555;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N30
cyclonev_lcell_comb \lab03|cpu|d_writedata[15]~feeder (
// Equation(s):
// \lab03|cpu|d_writedata[15]~feeder_combout  = ( \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|d_writedata[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|d_writedata[15]~feeder .extended_lut = "off";
defparam \lab03|cpu|d_writedata[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|d_writedata[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N42
cyclonev_lcell_comb \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 (
// Equation(s):
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout  = SUM(( \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) + ( !\debug|fifo_wr~q  ) + ( 
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  ))
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  = CARRY(( \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) + ( !\debug|fifo_wr~q  ) + ( 
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  ))

	.dataa(!\debug|fifo_wr~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout ),
	.cout(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .extended_lut = "off";
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .lut_mask = 64'h00005555000000FF;
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N43
dffeas \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N45
cyclonev_lcell_comb \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 (
// Equation(s):
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout  = SUM(( \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] ) + ( !\debug|fifo_wr~q  ) + ( 
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  ))

	.dataa(!\debug|fifo_wr~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .extended_lut = "off";
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .lut_mask = 64'h00005555000000FF;
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N47
dffeas \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N12
cyclonev_lcell_comb \debug|Add1~9 (
// Equation(s):
// \debug|Add1~9_sumout  = SUM(( !\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) + ( GND ) + ( \debug|Add1~18  ))
// \debug|Add1~10  = CARRY(( !\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) + ( GND ) + ( \debug|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debug|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debug|Add1~9_sumout ),
	.cout(\debug|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \debug|Add1~9 .extended_lut = "off";
defparam \debug|Add1~9 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \debug|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N15
cyclonev_lcell_comb \debug|Add1~21 (
// Equation(s):
// \debug|Add1~21_sumout  = SUM(( !\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] ) + ( GND ) + ( \debug|Add1~10  ))
// \debug|Add1~22  = CARRY(( !\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] ) + ( GND ) + ( \debug|Add1~10  ))

	.dataa(!\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debug|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debug|Add1~21_sumout ),
	.cout(\debug|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \debug|Add1~21 .extended_lut = "off";
defparam \debug|Add1~21 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \debug|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N16
dffeas \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[21] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|Add1~21_sumout ),
	.asdata(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\debug|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [21]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[21] .is_wysiwyg = "true";
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N42
cyclonev_lcell_comb \lab03|cpu|av_ld_byte2_data_nxt[5]~7 (
// Equation(s):
// \lab03|cpu|av_ld_byte2_data_nxt[5]~7_combout  = ( \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [21] & ( ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre 
// [21])) # (\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]) ) ) # ( !\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [21] & ( (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & 
// \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [21]) ) )

	.dataa(!\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datac(gnd),
	.datad(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [21]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|av_ld_byte2_data_nxt[5]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte2_data_nxt[5]~7 .extended_lut = "off";
defparam \lab03|cpu|av_ld_byte2_data_nxt[5]~7 .lut_mask = 64'h0033003355775577;
defparam \lab03|cpu|av_ld_byte2_data_nxt[5]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N30
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[29]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[29]~feeder_combout  = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout 

	.dataa(gnd),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[29]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[29]~feeder .lut_mask = 64'h3333333333333333;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N33
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~7 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~7_combout  = ( \lab03|cpu|d_writedata [24] & ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|d_writedata [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~7 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~7 .lut_mask = 64'h000000000F0F0F0F;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N35
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[24] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[24] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N27
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[24]~5 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[24]~5_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [24] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ) # (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [24]) ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [24] & ( 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [24] & \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [24]),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[24]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[24]~5 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[24]~5 .lut_mask = 64'h11111111DDDDDDDD;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[24]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N30
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~8 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~8_combout  = ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( \lab03|cpu|d_writedata [25] ) )

	.dataa(!\lab03|cpu|d_writedata [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~8 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~8 .lut_mask = 64'h0000000055555555;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N32
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[25] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[25] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N0
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[25]~6 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[25]~6_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [25] & ( (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata 
// [25]) # (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ) ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [25] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  & \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [25]) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[25]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[25]~6 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[25]~6 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[25]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N42
cyclonev_lcell_comb \lab03|cpu|R_src2_hi[7]~9 (
// Equation(s):
// \lab03|cpu|R_src2_hi[7]~9_combout  = ( \lab03|cpu|D_iw [13] & ( ((!\lab03|cpu|R_src2_use_imm~q  & (\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23])) # (\lab03|cpu|R_src2_use_imm~q  & ((\lab03|cpu|D_iw [21])))) # 
// (\lab03|cpu|R_ctrl_hi_imm16~q ) ) ) # ( !\lab03|cpu|D_iw [13] & ( (!\lab03|cpu|R_ctrl_hi_imm16~q  & ((!\lab03|cpu|R_src2_use_imm~q  & (\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23])) # (\lab03|cpu|R_src2_use_imm~q  & 
// ((\lab03|cpu|D_iw [21]))))) ) )

	.dataa(!\lab03|cpu|R_src2_use_imm~q ),
	.datab(!\lab03|cpu|R_ctrl_hi_imm16~q ),
	.datac(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23]),
	.datad(!\lab03|cpu|D_iw [21]),
	.datae(gnd),
	.dataf(!\lab03|cpu|D_iw [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|R_src2_hi[7]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|R_src2_hi[7]~9 .extended_lut = "off";
defparam \lab03|cpu|R_src2_hi[7]~9 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \lab03|cpu|R_src2_hi[7]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N43
dffeas \lab03|cpu|E_src2[23] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|R_src2_hi[7]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src2[23] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src2[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N18
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[24]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[24]~feeder_combout  = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout 

	.dataa(gnd),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[24]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[24]~feeder .lut_mask = 64'h3333333333333333;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N30
cyclonev_lcell_comb \lab03|cpu|R_src2_hi[9]~11 (
// Equation(s):
// \lab03|cpu|R_src2_hi[9]~11_combout  = ( \lab03|cpu|R_ctrl_hi_imm16~q  & ( \lab03|cpu|D_iw [15] ) ) # ( !\lab03|cpu|R_ctrl_hi_imm16~q  & ( (!\lab03|cpu|R_src2_use_imm~q  & ((\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b 
// [25]))) # (\lab03|cpu|R_src2_use_imm~q  & (\lab03|cpu|D_iw [21])) ) )

	.dataa(!\lab03|cpu|D_iw [15]),
	.datab(!\lab03|cpu|D_iw [21]),
	.datac(!\lab03|cpu|R_src2_use_imm~q ),
	.datad(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25]),
	.datae(gnd),
	.dataf(!\lab03|cpu|R_ctrl_hi_imm16~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|R_src2_hi[9]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|R_src2_hi[9]~11 .extended_lut = "off";
defparam \lab03|cpu|R_src2_hi[9]~11 .lut_mask = 64'h03F303F355555555;
defparam \lab03|cpu|R_src2_hi[9]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N31
dffeas \lab03|cpu|E_src2[25] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|R_src2_hi[9]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src2[25] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src2[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N12
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[26]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[26]~feeder_combout  = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout 

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[26]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[26]~feeder .lut_mask = 64'h5555555555555555;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N6
cyclonev_lcell_comb \lab03|cpu|E_shift_rot_result_nxt[31]~16 (
// Equation(s):
// \lab03|cpu|E_shift_rot_result_nxt[31]~16_combout  = ( \lab03|cpu|E_shift_rot_fill_bit~0_combout  & ( (\lab03|cpu|R_ctrl_shift_rot_right~q ) # (\lab03|cpu|E_shift_rot_result [30]) ) ) # ( !\lab03|cpu|E_shift_rot_fill_bit~0_combout  & ( 
// (\lab03|cpu|E_shift_rot_result [30] & !\lab03|cpu|R_ctrl_shift_rot_right~q ) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|E_shift_rot_result [30]),
	.datac(!\lab03|cpu|R_ctrl_shift_rot_right~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_shift_rot_fill_bit~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_shift_rot_result_nxt[31]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result_nxt[31]~16 .extended_lut = "off";
defparam \lab03|cpu|E_shift_rot_result_nxt[31]~16 .lut_mask = 64'h303030303F3F3F3F;
defparam \lab03|cpu|E_shift_rot_result_nxt[31]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N28
dffeas \lab03|cpu|av_ld_byte3_data[4]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_payload~3_combout ),
	.asdata(\lab03|cpu|av_fill_bit~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|av_ld_aligning_data~q ),
	.ena(!\lab03|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|av_ld_byte3_data[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte3_data[4]~DUPLICATE .is_wysiwyg = "true";
defparam \lab03|cpu|av_ld_byte3_data[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N51
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~5 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~5_combout  = (\lab03|cpu|d_writedata [26] & \mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(!\lab03|cpu|d_writedata [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~5 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~5 .lut_mask = 64'h0055005500550055;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N57
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~27 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~27_combout  = (\lab03|cpu|d_writedata [27] & \mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(!\lab03|cpu|d_writedata [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~27 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~27 .lut_mask = 64'h0055005500550055;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N15
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~28 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~28_combout  = ( \mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( \lab03|cpu|d_writedata [28] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lab03|cpu|d_writedata [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~28 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~28 .lut_mask = 64'h000000000F0F0F0F;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N18
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[31]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[31]~feeder_combout  = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout 

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[31]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[31]~feeder .lut_mask = 64'h5555555555555555;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N19
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[31] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[31]~feeder_combout ),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[31] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N22
dffeas \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[31] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [31]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [31]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[31] .is_wysiwyg = "true";
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N42
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~6 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~6_combout  = ( \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [31] & ( ((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \sram|the_altsyncram|auto_generated|q_a [31])) # 
// (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) ) ) # ( !\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [31] & ( (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \sram|the_altsyncram|auto_generated|q_a [31]) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datac(!\sram|the_altsyncram|auto_generated|q_a [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~6 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_payload~6 .lut_mask = 64'h0505050537373737;
defparam \mm_interconnect_0|rsp_mux|src_payload~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N43
dffeas \lab03|cpu|av_ld_byte3_data[7] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_payload~6_combout ),
	.asdata(\lab03|cpu|av_fill_bit~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|av_ld_aligning_data~q ),
	.ena(!\lab03|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|av_ld_byte3_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte3_data[7] .is_wysiwyg = "true";
defparam \lab03|cpu|av_ld_byte3_data[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\lab03|cpu|W_rf_wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(\clk_clk~inputCLKENA0_outclk ),
	.ena0(\lab03|cpu|W_rf_wren~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\lab03|cpu|W_rf_wr_data[31]~29_combout ,\lab03|cpu|W_rf_wr_data[30]~28_combout ,\lab03|cpu|W_rf_wr_data[29]~27_combout ,\lab03|cpu|W_rf_wr_data[28]~26_combout ,\lab03|cpu|W_rf_wr_data[27]~30_combout ,
\lab03|cpu|W_rf_wr_data[26]~24_combout ,\lab03|cpu|W_rf_wr_data[25]~25_combout ,\lab03|cpu|W_rf_wr_data[24]~22_combout ,\lab03|cpu|W_rf_wr_data[23]~23_combout ,\lab03|cpu|W_rf_wr_data[22]~20_combout ,\lab03|cpu|W_rf_wr_data[21]~13_combout ,
\lab03|cpu|W_rf_wr_data[20]~21_combout ,\lab03|cpu|W_rf_wr_data[19]~14_combout ,\lab03|cpu|W_rf_wr_data[18]~15_combout ,\lab03|cpu|W_rf_wr_data[17]~16_combout ,\lab03|cpu|W_rf_wr_data[16]~17_combout ,\lab03|cpu|W_rf_wr_data[15]~18_combout ,
\lab03|cpu|W_rf_wr_data[14]~19_combout ,\lab03|cpu|W_rf_wr_data[13]~12_combout ,\lab03|cpu|W_rf_wr_data[12]~8_combout ,\lab03|cpu|W_rf_wr_data[11]~11_combout ,\lab03|cpu|W_rf_wr_data[10]~10_combout ,\lab03|cpu|W_rf_wr_data[9]~7_combout ,
\lab03|cpu|W_rf_wr_data[8]~9_combout ,\lab03|cpu|W_rf_wr_data[7]~6_combout ,\lab03|cpu|W_rf_wr_data[6]~5_combout ,\lab03|cpu|W_rf_wr_data[5]~4_combout ,\lab03|cpu|W_rf_wr_data[4]~3_combout ,\lab03|cpu|W_rf_wr_data[3]~2_combout ,
\lab03|cpu|W_rf_wr_data[2]~1_combout ,\lab03|cpu|W_rf_wr_data[1]~0_combout ,\lab03|cpu|W_rf_wr_data[0]~31_combout }),
	.portaaddr({\lab03|cpu|R_dst_regnum [4],\lab03|cpu|R_dst_regnum [3],\lab03|cpu|R_dst_regnum [2],\lab03|cpu|R_dst_regnum [1],\lab03|cpu|R_dst_regnum [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\lab03|cpu|D_iw [26],\lab03|cpu|D_iw [25],\lab03|cpu|D_iw [24],\lab03|cpu|D_iw [23],\lab03|cpu|D_iw [22]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "Lab03_Lab03:lab03|Lab03_Lab03_cpu:cpu|Lab03_Lab03_cpu_register_bank_b_module:Lab03_Lab03_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM";
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N51
cyclonev_lcell_comb \lab03|cpu|R_src2_hi[15]~15 (
// Equation(s):
// \lab03|cpu|R_src2_hi[15]~15_combout  = ( \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31] & ( (!\lab03|cpu|R_src2_hi~1_combout  & (((!\lab03|cpu|R_ctrl_hi_imm16~q  & !\lab03|cpu|R_src2_use_imm~q )) # (\lab03|cpu|D_iw 
// [21]))) ) ) # ( !\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31] & ( (\lab03|cpu|D_iw [21] & (!\lab03|cpu|R_src2_hi~1_combout  & ((\lab03|cpu|R_src2_use_imm~q ) # (\lab03|cpu|R_ctrl_hi_imm16~q )))) ) )

	.dataa(!\lab03|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\lab03|cpu|D_iw [21]),
	.datac(!\lab03|cpu|R_src2_hi~1_combout ),
	.datad(!\lab03|cpu|R_src2_use_imm~q ),
	.datae(gnd),
	.dataf(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|R_src2_hi[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|R_src2_hi[15]~15 .extended_lut = "off";
defparam \lab03|cpu|R_src2_hi[15]~15 .lut_mask = 64'h10301030B030B030;
defparam \lab03|cpu|R_src2_hi[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N52
dffeas \lab03|cpu|E_src2[31] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|R_src2_hi[15]~15_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src2[31] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src2[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N57
cyclonev_lcell_comb \lab03|cpu|E_logic_result[31]~24 (
// Equation(s):
// \lab03|cpu|E_logic_result[31]~24_combout  = ( \lab03|cpu|E_src2 [31] & ( !\lab03|cpu|R_logic_op [1] $ (((!\lab03|cpu|R_logic_op [0]) # (!\lab03|cpu|E_src1 [31]))) ) ) # ( !\lab03|cpu|E_src2 [31] & ( (!\lab03|cpu|R_logic_op [1] & (!\lab03|cpu|R_logic_op 
// [0] & !\lab03|cpu|E_src1 [31])) # (\lab03|cpu|R_logic_op [1] & ((\lab03|cpu|E_src1 [31]))) ) )

	.dataa(!\lab03|cpu|R_logic_op [0]),
	.datab(!\lab03|cpu|R_logic_op [1]),
	.datac(gnd),
	.datad(!\lab03|cpu|E_src1 [31]),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_src2 [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_logic_result[31]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_logic_result[31]~24 .extended_lut = "off";
defparam \lab03|cpu|E_logic_result[31]~24 .lut_mask = 64'h8833883333663366;
defparam \lab03|cpu|E_logic_result[31]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N7
dffeas \lab03|cpu|E_shift_rot_result[31]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_shift_rot_result_nxt[31]~16_combout ),
	.asdata(\lab03|cpu|E_src1 [31]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_shift_rot_result[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result[31]~DUPLICATE .is_wysiwyg = "true";
defparam \lab03|cpu|E_shift_rot_result[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N27
cyclonev_lcell_comb \lab03|cpu|Equal0~2 (
// Equation(s):
// \lab03|cpu|Equal0~2_combout  = ( !\lab03|cpu|D_iw [5] & ( \lab03|cpu|D_iw [2] & ( (\lab03|cpu|D_iw [1] & (\lab03|cpu|D_iw [3] & (!\lab03|cpu|D_iw [0] & !\lab03|cpu|D_iw [4]))) ) ) )

	.dataa(!\lab03|cpu|D_iw [1]),
	.datab(!\lab03|cpu|D_iw [3]),
	.datac(!\lab03|cpu|D_iw [0]),
	.datad(!\lab03|cpu|D_iw [4]),
	.datae(!\lab03|cpu|D_iw [5]),
	.dataf(!\lab03|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Equal0~2 .extended_lut = "off";
defparam \lab03|cpu|Equal0~2 .lut_mask = 64'h0000000010000000;
defparam \lab03|cpu|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N30
cyclonev_lcell_comb \lab03|cpu|Equal62~3 (
// Equation(s):
// \lab03|cpu|Equal62~3_combout  = ( \lab03|cpu|D_iw [14] & ( !\lab03|cpu|D_iw [15] & ( (!\lab03|cpu|D_iw [16] & (!\lab03|cpu|D_iw [11] & (!\lab03|cpu|D_iw [13] & !\lab03|cpu|D_iw [12]))) ) ) )

	.dataa(!\lab03|cpu|D_iw [16]),
	.datab(!\lab03|cpu|D_iw [11]),
	.datac(!\lab03|cpu|D_iw [13]),
	.datad(!\lab03|cpu|D_iw [12]),
	.datae(!\lab03|cpu|D_iw [14]),
	.dataf(!\lab03|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|Equal62~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Equal62~3 .extended_lut = "off";
defparam \lab03|cpu|Equal62~3 .lut_mask = 64'h0000800000000000;
defparam \lab03|cpu|Equal62~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N6
cyclonev_lcell_comb \lab03|cpu|E_invert_arith_src_msb~0 (
// Equation(s):
// \lab03|cpu|E_invert_arith_src_msb~0_combout  = ( \lab03|cpu|Equal62~3_combout  & ( (!\lab03|cpu|Equal0~0_combout  & (!\lab03|cpu|Equal0~2_combout  & !\lab03|cpu|Equal0~1_combout )) ) ) # ( !\lab03|cpu|Equal62~3_combout  & ( (!\lab03|cpu|Equal0~2_combout  
// & (!\lab03|cpu|Equal0~1_combout  & ((!\lab03|cpu|Equal0~0_combout ) # (!\lab03|cpu|Equal62~5_combout )))) ) )

	.dataa(!\lab03|cpu|Equal0~0_combout ),
	.datab(!\lab03|cpu|Equal62~5_combout ),
	.datac(!\lab03|cpu|Equal0~2_combout ),
	.datad(!\lab03|cpu|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\lab03|cpu|Equal62~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_invert_arith_src_msb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_invert_arith_src_msb~0 .extended_lut = "off";
defparam \lab03|cpu|E_invert_arith_src_msb~0 .lut_mask = 64'hE000E000A000A000;
defparam \lab03|cpu|E_invert_arith_src_msb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N30
cyclonev_lcell_comb \lab03|cpu|Equal0~12 (
// Equation(s):
// \lab03|cpu|Equal0~12_combout  = ( \lab03|cpu|D_iw [4] & ( \lab03|cpu|D_iw [1] & ( (!\lab03|cpu|D_iw [3] & (\lab03|cpu|D_iw [2] & (!\lab03|cpu|D_iw [0] & !\lab03|cpu|D_iw [5]))) ) ) )

	.dataa(!\lab03|cpu|D_iw [3]),
	.datab(!\lab03|cpu|D_iw [2]),
	.datac(!\lab03|cpu|D_iw [0]),
	.datad(!\lab03|cpu|D_iw [5]),
	.datae(!\lab03|cpu|D_iw [4]),
	.dataf(!\lab03|cpu|D_iw [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|Equal0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Equal0~12 .extended_lut = "off";
defparam \lab03|cpu|Equal0~12 .lut_mask = 64'h0000000000002000;
defparam \lab03|cpu|Equal0~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N48
cyclonev_lcell_comb \lab03|cpu|E_invert_arith_src_msb~1 (
// Equation(s):
// \lab03|cpu|E_invert_arith_src_msb~1_combout  = ( \lab03|cpu|Equal0~6_combout  & ( \lab03|cpu|Equal0~12_combout  & ( \lab03|cpu|R_valid~q  ) ) ) # ( !\lab03|cpu|Equal0~6_combout  & ( \lab03|cpu|Equal0~12_combout  & ( \lab03|cpu|R_valid~q  ) ) ) # ( 
// \lab03|cpu|Equal0~6_combout  & ( !\lab03|cpu|Equal0~12_combout  & ( \lab03|cpu|R_valid~q  ) ) ) # ( !\lab03|cpu|Equal0~6_combout  & ( !\lab03|cpu|Equal0~12_combout  & ( (\lab03|cpu|R_valid~q  & !\lab03|cpu|E_invert_arith_src_msb~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|R_valid~q ),
	.datac(!\lab03|cpu|E_invert_arith_src_msb~0_combout ),
	.datad(gnd),
	.datae(!\lab03|cpu|Equal0~6_combout ),
	.dataf(!\lab03|cpu|Equal0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_invert_arith_src_msb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_invert_arith_src_msb~1 .extended_lut = "off";
defparam \lab03|cpu|E_invert_arith_src_msb~1 .lut_mask = 64'h3030333333333333;
defparam \lab03|cpu|E_invert_arith_src_msb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N49
dffeas \lab03|cpu|E_invert_arith_src_msb (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_invert_arith_src_msb~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_invert_arith_src_msb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_invert_arith_src_msb .is_wysiwyg = "true";
defparam \lab03|cpu|E_invert_arith_src_msb .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N39
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[20]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[20]~feeder_combout  = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout 

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[20]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[20]~feeder .lut_mask = 64'h5555555555555555;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N40
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[20] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[20]~feeder_combout ),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[20] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N44
dffeas \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[20] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [20]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [20]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[20] .is_wysiwyg = "true";
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N24
cyclonev_lcell_comb \lab03|cpu|F_iw[20]~25 (
// Equation(s):
// \lab03|cpu|F_iw[20]~25_combout  = ( \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( (!\lab03|cpu|D_iw[18]~0_combout ) # (((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \sram|the_altsyncram|auto_generated|q_a [20])) # 
// (\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [20])) ) ) # ( !\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( (!\lab03|cpu|D_iw[18]~0_combout ) # ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// \sram|the_altsyncram|auto_generated|q_a [20])) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(!\lab03|cpu|D_iw[18]~0_combout ),
	.datac(!\sram|the_altsyncram|auto_generated|q_a [20]),
	.datad(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [20]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|F_iw[20]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|F_iw[20]~25 .extended_lut = "off";
defparam \lab03|cpu|F_iw[20]~25 .lut_mask = 64'hCDCDCDCDCDFFCDFF;
defparam \lab03|cpu|F_iw[20]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N25
dffeas \lab03|cpu|D_iw[20] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|F_iw[20]~25_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|D_iw [20]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|D_iw[20] .is_wysiwyg = "true";
defparam \lab03|cpu|D_iw[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N39
cyclonev_lcell_comb \lab03|cpu|R_src2_hi[14]~14 (
// Equation(s):
// \lab03|cpu|R_src2_hi[14]~14_combout  = ( \lab03|cpu|D_iw [20] & ( ((!\lab03|cpu|R_src2_use_imm~q  & (\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30])) # (\lab03|cpu|R_src2_use_imm~q  & ((\lab03|cpu|D_iw [21])))) # 
// (\lab03|cpu|R_ctrl_hi_imm16~q ) ) ) # ( !\lab03|cpu|D_iw [20] & ( (!\lab03|cpu|R_ctrl_hi_imm16~q  & ((!\lab03|cpu|R_src2_use_imm~q  & (\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30])) # (\lab03|cpu|R_src2_use_imm~q  & 
// ((\lab03|cpu|D_iw [21]))))) ) )

	.dataa(!\lab03|cpu|R_src2_use_imm~q ),
	.datab(!\lab03|cpu|R_ctrl_hi_imm16~q ),
	.datac(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30]),
	.datad(!\lab03|cpu|D_iw [21]),
	.datae(gnd),
	.dataf(!\lab03|cpu|D_iw [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|R_src2_hi[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|R_src2_hi[14]~14 .extended_lut = "off";
defparam \lab03|cpu|R_src2_hi[14]~14 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \lab03|cpu|R_src2_hi[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N40
dffeas \lab03|cpu|E_src2[30] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|R_src2_hi[14]~14_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src2[30] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src2[30] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\lab03|cpu|W_rf_wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(\clk_clk~inputCLKENA0_outclk ),
	.ena0(\lab03|cpu|W_rf_wren~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\lab03|cpu|W_rf_wr_data[31]~29_combout ,\lab03|cpu|W_rf_wr_data[30]~28_combout ,\lab03|cpu|W_rf_wr_data[29]~27_combout ,\lab03|cpu|W_rf_wr_data[28]~26_combout ,\lab03|cpu|W_rf_wr_data[27]~30_combout ,
\lab03|cpu|W_rf_wr_data[26]~24_combout ,\lab03|cpu|W_rf_wr_data[25]~25_combout ,\lab03|cpu|W_rf_wr_data[24]~22_combout ,\lab03|cpu|W_rf_wr_data[23]~23_combout ,\lab03|cpu|W_rf_wr_data[22]~20_combout ,\lab03|cpu|W_rf_wr_data[21]~13_combout ,
\lab03|cpu|W_rf_wr_data[20]~21_combout ,\lab03|cpu|W_rf_wr_data[19]~14_combout ,\lab03|cpu|W_rf_wr_data[18]~15_combout ,\lab03|cpu|W_rf_wr_data[17]~16_combout ,\lab03|cpu|W_rf_wr_data[16]~17_combout ,\lab03|cpu|W_rf_wr_data[15]~18_combout ,
\lab03|cpu|W_rf_wr_data[14]~19_combout ,\lab03|cpu|W_rf_wr_data[13]~12_combout ,\lab03|cpu|W_rf_wr_data[12]~8_combout ,\lab03|cpu|W_rf_wr_data[11]~11_combout ,\lab03|cpu|W_rf_wr_data[10]~10_combout ,\lab03|cpu|W_rf_wr_data[9]~7_combout ,
\lab03|cpu|W_rf_wr_data[8]~9_combout ,\lab03|cpu|W_rf_wr_data[7]~6_combout ,\lab03|cpu|W_rf_wr_data[6]~5_combout ,\lab03|cpu|W_rf_wr_data[5]~4_combout ,\lab03|cpu|W_rf_wr_data[4]~3_combout ,\lab03|cpu|W_rf_wr_data[3]~2_combout ,
\lab03|cpu|W_rf_wr_data[2]~1_combout ,\lab03|cpu|W_rf_wr_data[1]~0_combout ,\lab03|cpu|W_rf_wr_data[0]~31_combout }),
	.portaaddr({\lab03|cpu|R_dst_regnum [4],\lab03|cpu|R_dst_regnum [3],\lab03|cpu|R_dst_regnum [2],\lab03|cpu|R_dst_regnum [1],\lab03|cpu|R_dst_regnum [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\lab03|cpu|D_iw [31],\lab03|cpu|D_iw [30],\lab03|cpu|D_iw [29],\lab03|cpu|D_iw [28],\lab03|cpu|D_iw [27]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "Lab03_Lab03:lab03|Lab03_Lab03_cpu:cpu|Lab03_Lab03_cpu_register_bank_a_module:Lab03_Lab03_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM";
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N48
cyclonev_lcell_comb \lab03|cpu|E_src1[1]~0 (
// Equation(s):
// \lab03|cpu|E_src1[1]~0_combout  = ( \lab03|cpu|R_src1~0_combout  ) # ( !\lab03|cpu|R_src1~0_combout  & ( \lab03|cpu|R_src1~1_combout  ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|R_src1~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\lab03|cpu|R_src1~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_src1[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_src1[1]~0 .extended_lut = "off";
defparam \lab03|cpu|E_src1[1]~0 .lut_mask = 64'h3333FFFF3333FFFF;
defparam \lab03|cpu|E_src1[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N53
dffeas \lab03|cpu|E_src1[30] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [30]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_src1[1]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src1[30] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src1[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N39
cyclonev_lcell_comb \lab03|cpu|F_iw[19]~24 (
// Equation(s):
// \lab03|cpu|F_iw[19]~24_combout  = ( \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( \sram|the_altsyncram|auto_generated|q_a [19] & ( ((!\lab03|cpu|D_iw[18]~0_combout ) # (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )) # 
// (\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [19]) ) ) ) # ( !\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( \sram|the_altsyncram|auto_generated|q_a [19] & ( (!\lab03|cpu|D_iw[18]~0_combout ) # 
// (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ) ) ) ) # ( \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( !\sram|the_altsyncram|auto_generated|q_a [19] & ( (!\lab03|cpu|D_iw[18]~0_combout ) # 
// (\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [19]) ) ) ) # ( !\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( !\sram|the_altsyncram|auto_generated|q_a [19] & ( !\lab03|cpu|D_iw[18]~0_combout  ) ) )

	.dataa(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [19]),
	.datab(gnd),
	.datac(!\lab03|cpu|D_iw[18]~0_combout ),
	.datad(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datae(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.dataf(!\sram|the_altsyncram|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|F_iw[19]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|F_iw[19]~24 .extended_lut = "off";
defparam \lab03|cpu|F_iw[19]~24 .lut_mask = 64'hF0F0F5F5F0FFF5FF;
defparam \lab03|cpu|F_iw[19]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N40
dffeas \lab03|cpu|D_iw[19] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|F_iw[19]~24_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|D_iw [19]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|D_iw[19] .is_wysiwyg = "true";
defparam \lab03|cpu|D_iw[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N36
cyclonev_lcell_comb \lab03|cpu|R_src2_hi[13]~13 (
// Equation(s):
// \lab03|cpu|R_src2_hi[13]~13_combout  = ( \lab03|cpu|D_iw [19] & ( ((!\lab03|cpu|R_src2_use_imm~q  & (\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29])) # (\lab03|cpu|R_src2_use_imm~q  & ((\lab03|cpu|D_iw [21])))) # 
// (\lab03|cpu|R_ctrl_hi_imm16~q ) ) ) # ( !\lab03|cpu|D_iw [19] & ( (!\lab03|cpu|R_ctrl_hi_imm16~q  & ((!\lab03|cpu|R_src2_use_imm~q  & (\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29])) # (\lab03|cpu|R_src2_use_imm~q  & 
// ((\lab03|cpu|D_iw [21]))))) ) )

	.dataa(!\lab03|cpu|R_src2_use_imm~q ),
	.datab(!\lab03|cpu|R_ctrl_hi_imm16~q ),
	.datac(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29]),
	.datad(!\lab03|cpu|D_iw [21]),
	.datae(gnd),
	.dataf(!\lab03|cpu|D_iw [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|R_src2_hi[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|R_src2_hi[13]~13 .extended_lut = "off";
defparam \lab03|cpu|R_src2_hi[13]~13 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \lab03|cpu|R_src2_hi[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N37
dffeas \lab03|cpu|E_src2[29] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|R_src2_hi[13]~13_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src2[29] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src2[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N24
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[18]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[18]~feeder_combout  = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout 

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[18]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[18]~feeder .lut_mask = 64'h5555555555555555;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N27
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[23]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[23]~feeder_combout  = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[23]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[23]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N3
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[31]~0 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[31]~0_combout  = (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(gnd),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[31]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[31]~0 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[31]~0 .lut_mask = 64'hA0A0A0A0A0A0A0A0;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[31]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N29
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[23] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[23]~feeder_combout ),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[31]~0_combout ),
	.sload(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[23] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N30
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~6 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~6_combout  = (\lab03|cpu|d_writedata [23] & \mm_interconnect_0|cmd_mux_001|saved_grant [0])

	.dataa(gnd),
	.datab(!\lab03|cpu|d_writedata [23]),
	.datac(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~6 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~6 .lut_mask = 64'h0303030303030303;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N31
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[23] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[23] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N24
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[23]~4 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[23]~4_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [23] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ) # (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [23]) ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [23] & ( 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  & \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [23]) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[23]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[23]~4 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[23]~4 .lut_mask = 64'h03030303CFCFCFCF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[23]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N42
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_data[34] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_data [34] = ( \mm_interconnect_0|cmd_mux_001|saved_grant [1] ) # ( !\mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( (\lab03|cpu|d_byteenable [2] & \mm_interconnect_0|cmd_mux_001|saved_grant [0]) ) )

	.dataa(!\lab03|cpu|d_byteenable [2]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_data [34]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_data[34] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_data[34] .lut_mask = 64'h05050505FFFFFFFF;
defparam \mm_interconnect_0|cmd_mux_001|src_data[34] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N44
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|byteenable[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_data [34]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|byteenable [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|byteenable[2] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|byteenable[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N30
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_byteenable[2]~1 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|byteenable [2] ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|byteenable [2] & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|byteenable [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_byteenable[2]~1 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_byteenable[2]~1 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_byteenable[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y4_N0
cyclonev_ram_block \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_en~0_combout ),
	.portare(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_reset_req~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[23]~4_combout ,\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[22]~3_combout ,
\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[21]~26_combout ,\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[20]~25_combout ,
\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[19]~24_combout ,\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[18]~22_combout ,
\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[17]~23_combout ,\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[16]~13_combout ,gnd,gnd,
\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[7]~19_combout ,\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[6]~17_combout ,
\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[5]~16_combout ,\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[4]~15_combout ,
\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[3]~14_combout ,\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout ,
\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout ,\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout }),
	.portaaddr({\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[7]~7_combout ,\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[6]~6_combout ,
\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[5]~5_combout ,\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[4]~4_combout ,
\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[3]~3_combout ,\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[2]~2_combout ,
\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[1]~1_combout ,\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[0]~0_combout }),
	.portabyteenamasks({\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout ,\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout }),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "Lab03_Lab03:lab03|Lab03_Lab03_cpu:cpu|Lab03_Lab03_cpu_nios2_oci:the_Lab03_Lab03_cpu_nios2_oci|Lab03_Lab03_cpu_nios2_ocimem:the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram_module:Lab03_Lab03_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 2;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_size = 10;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "dont_care";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X17_Y4_N25
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[18] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[18]~feeder_combout ),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[18] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N23
dffeas \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[18] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [18]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [18]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[18] .is_wysiwyg = "true";
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N42
cyclonev_lcell_comb \lab03|cpu|F_iw[18]~22 (
// Equation(s):
// \lab03|cpu|F_iw[18]~22_combout  = ( \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [18] & ( \lab03|cpu|hbreak_req~0_combout  ) ) # ( !\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [18] & ( 
// \lab03|cpu|hbreak_req~0_combout  ) ) # ( \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [18] & ( !\lab03|cpu|hbreak_req~0_combout  & ( (!\lab03|cpu|intr_req~combout  & (((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// \sram|the_altsyncram|auto_generated|q_a [18])) # (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ))) ) ) ) # ( !\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [18] & ( !\lab03|cpu|hbreak_req~0_combout  & ( 
// (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (\sram|the_altsyncram|auto_generated|q_a [18] & !\lab03|cpu|intr_req~combout )) ) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(!\sram|the_altsyncram|auto_generated|q_a [18]),
	.datac(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datad(!\lab03|cpu|intr_req~combout ),
	.datae(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [18]),
	.dataf(!\lab03|cpu|hbreak_req~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|F_iw[18]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|F_iw[18]~22 .extended_lut = "off";
defparam \lab03|cpu|F_iw[18]~22 .lut_mask = 64'h11001F00FFFFFFFF;
defparam \lab03|cpu|F_iw[18]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N43
dffeas \lab03|cpu|D_iw[18] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|F_iw[18]~22_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|D_iw [18]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|D_iw[18] .is_wysiwyg = "true";
defparam \lab03|cpu|D_iw[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N21
cyclonev_lcell_comb \lab03|cpu|R_src2_hi[12]~12 (
// Equation(s):
// \lab03|cpu|R_src2_hi[12]~12_combout  = ( \lab03|cpu|R_ctrl_hi_imm16~q  & ( \lab03|cpu|D_iw [18] ) ) # ( !\lab03|cpu|R_ctrl_hi_imm16~q  & ( (!\lab03|cpu|R_src2_use_imm~q  & (\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b 
// [28])) # (\lab03|cpu|R_src2_use_imm~q  & ((\lab03|cpu|D_iw [21]))) ) )

	.dataa(!\lab03|cpu|R_src2_use_imm~q ),
	.datab(!\lab03|cpu|D_iw [18]),
	.datac(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28]),
	.datad(!\lab03|cpu|D_iw [21]),
	.datae(gnd),
	.dataf(!\lab03|cpu|R_ctrl_hi_imm16~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|R_src2_hi[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|R_src2_hi[12]~12 .extended_lut = "off";
defparam \lab03|cpu|R_src2_hi[12]~12 .lut_mask = 64'h0A5F0A5F33333333;
defparam \lab03|cpu|R_src2_hi[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N22
dffeas \lab03|cpu|E_src2[28] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|R_src2_hi[12]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src2[28] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src2[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N56
dffeas \lab03|cpu|E_src1[27] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [27]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_src1[1]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src1[27] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src1[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N30
cyclonev_lcell_comb \lab03|cpu|R_src2_hi[11]~16 (
// Equation(s):
// \lab03|cpu|R_src2_hi[11]~16_combout  = ( \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27] & ( (!\lab03|cpu|R_ctrl_hi_imm16~q  & (((!\lab03|cpu|R_src2_use_imm~q )) # (\lab03|cpu|D_iw [21]))) # (\lab03|cpu|R_ctrl_hi_imm16~q  
// & (((\lab03|cpu|D_iw [17])))) ) ) # ( !\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27] & ( (!\lab03|cpu|R_ctrl_hi_imm16~q  & (\lab03|cpu|D_iw [21] & ((\lab03|cpu|R_src2_use_imm~q )))) # (\lab03|cpu|R_ctrl_hi_imm16~q  & 
// (((\lab03|cpu|D_iw [17])))) ) )

	.dataa(!\lab03|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\lab03|cpu|D_iw [21]),
	.datac(!\lab03|cpu|D_iw [17]),
	.datad(!\lab03|cpu|R_src2_use_imm~q ),
	.datae(gnd),
	.dataf(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|R_src2_hi[11]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|R_src2_hi[11]~16 .extended_lut = "off";
defparam \lab03|cpu|R_src2_hi[11]~16 .lut_mask = 64'h05270527AF27AF27;
defparam \lab03|cpu|R_src2_hi[11]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N31
dffeas \lab03|cpu|E_src2[27] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|R_src2_hi[11]~16_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src2[27] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src2[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N3
cyclonev_lcell_comb \lab03|cpu|R_src2_hi[10]~10 (
// Equation(s):
// \lab03|cpu|R_src2_hi[10]~10_combout  = ( \lab03|cpu|R_ctrl_hi_imm16~q  & ( \lab03|cpu|D_iw [16] ) ) # ( !\lab03|cpu|R_ctrl_hi_imm16~q  & ( (!\lab03|cpu|R_src2_use_imm~q  & ((\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b 
// [26]))) # (\lab03|cpu|R_src2_use_imm~q  & (\lab03|cpu|D_iw [21])) ) )

	.dataa(!\lab03|cpu|R_src2_use_imm~q ),
	.datab(!\lab03|cpu|D_iw [21]),
	.datac(!\lab03|cpu|D_iw [16]),
	.datad(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26]),
	.datae(gnd),
	.dataf(!\lab03|cpu|R_ctrl_hi_imm16~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|R_src2_hi[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|R_src2_hi[10]~10 .extended_lut = "off";
defparam \lab03|cpu|R_src2_hi[10]~10 .lut_mask = 64'h11BB11BB0F0F0F0F;
defparam \lab03|cpu|R_src2_hi[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N5
dffeas \lab03|cpu|E_src2[26] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|R_src2_hi[10]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src2[26] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src2[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N47
dffeas \lab03|cpu|E_src1[26] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [26]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_src1[1]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src1[26] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src1[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N12
cyclonev_lcell_comb \lab03|cpu|R_src2_hi[8]~8 (
// Equation(s):
// \lab03|cpu|R_src2_hi[8]~8_combout  = ( \lab03|cpu|R_src2_use_imm~q  & ( \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24] & ( (!\lab03|cpu|R_ctrl_hi_imm16~q  & (\lab03|cpu|D_iw [21])) # (\lab03|cpu|R_ctrl_hi_imm16~q  & 
// ((\lab03|cpu|D_iw [14]))) ) ) ) # ( !\lab03|cpu|R_src2_use_imm~q  & ( \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24] & ( (!\lab03|cpu|R_ctrl_hi_imm16~q ) # (\lab03|cpu|D_iw [14]) ) ) ) # ( \lab03|cpu|R_src2_use_imm~q  & 
// ( !\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24] & ( (!\lab03|cpu|R_ctrl_hi_imm16~q  & (\lab03|cpu|D_iw [21])) # (\lab03|cpu|R_ctrl_hi_imm16~q  & ((\lab03|cpu|D_iw [14]))) ) ) ) # ( !\lab03|cpu|R_src2_use_imm~q  & ( 
// !\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24] & ( (\lab03|cpu|R_ctrl_hi_imm16~q  & \lab03|cpu|D_iw [14]) ) ) )

	.dataa(!\lab03|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\lab03|cpu|D_iw [21]),
	.datac(!\lab03|cpu|D_iw [14]),
	.datad(gnd),
	.datae(!\lab03|cpu|R_src2_use_imm~q ),
	.dataf(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|R_src2_hi[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|R_src2_hi[8]~8 .extended_lut = "off";
defparam \lab03|cpu|R_src2_hi[8]~8 .lut_mask = 64'h05052727AFAF2727;
defparam \lab03|cpu|R_src2_hi[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N13
dffeas \lab03|cpu|E_src2[24] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|R_src2_hi[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src2[24] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src2[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N12
cyclonev_lcell_comb \lab03|cpu|E_src1[24]~feeder (
// Equation(s):
// \lab03|cpu|E_src1[24]~feeder_combout  = ( \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_src1[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_src1[24]~feeder .extended_lut = "off";
defparam \lab03|cpu|E_src1[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|E_src1[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N13
dffeas \lab03|cpu|E_src1[24] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_src1[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_src1[1]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src1[24] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src1[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N16
dffeas \lab03|cpu|E_src1[23]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_src1[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_src1[1]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src1[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src1[23]~DUPLICATE .is_wysiwyg = "true";
defparam \lab03|cpu|E_src1[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N0
cyclonev_lcell_comb \lab03|cpu|R_src2_hi[6]~6 (
// Equation(s):
// \lab03|cpu|R_src2_hi[6]~6_combout  = ( \lab03|cpu|R_ctrl_hi_imm16~q  & ( \lab03|cpu|D_iw [12] ) ) # ( !\lab03|cpu|R_ctrl_hi_imm16~q  & ( (!\lab03|cpu|R_src2_use_imm~q  & ((\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b 
// [22]))) # (\lab03|cpu|R_src2_use_imm~q  & (\lab03|cpu|D_iw [21])) ) )

	.dataa(!\lab03|cpu|R_src2_use_imm~q ),
	.datab(!\lab03|cpu|D_iw [21]),
	.datac(!\lab03|cpu|D_iw [12]),
	.datad(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22]),
	.datae(gnd),
	.dataf(!\lab03|cpu|R_ctrl_hi_imm16~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|R_src2_hi[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|R_src2_hi[6]~6 .extended_lut = "off";
defparam \lab03|cpu|R_src2_hi[6]~6 .lut_mask = 64'h11BB11BB0F0F0F0F;
defparam \lab03|cpu|R_src2_hi[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N1
dffeas \lab03|cpu|E_src2[22] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|R_src2_hi[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src2[22] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src2[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N44
dffeas \lab03|cpu|E_src1[21] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [21]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_src1[1]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src1[21] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src1[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N48
cyclonev_lcell_comb \lab03|cpu|R_src2_hi[5]~0 (
// Equation(s):
// \lab03|cpu|R_src2_hi[5]~0_combout  = ( \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21] & ( (!\lab03|cpu|R_ctrl_hi_imm16~q  & (((!\lab03|cpu|R_src2_use_imm~q )) # (\lab03|cpu|D_iw [21]))) # (\lab03|cpu|R_ctrl_hi_imm16~q  & 
// (((\lab03|cpu|D_iw [11])))) ) ) # ( !\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21] & ( (!\lab03|cpu|R_ctrl_hi_imm16~q  & (\lab03|cpu|D_iw [21] & (\lab03|cpu|R_src2_use_imm~q ))) # (\lab03|cpu|R_ctrl_hi_imm16~q  & 
// (((\lab03|cpu|D_iw [11])))) ) )

	.dataa(!\lab03|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\lab03|cpu|D_iw [21]),
	.datac(!\lab03|cpu|R_src2_use_imm~q ),
	.datad(!\lab03|cpu|D_iw [11]),
	.datae(gnd),
	.dataf(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|R_src2_hi[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|R_src2_hi[5]~0 .extended_lut = "off";
defparam \lab03|cpu|R_src2_hi[5]~0 .lut_mask = 64'h02570257A2F7A2F7;
defparam \lab03|cpu|R_src2_hi[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N49
dffeas \lab03|cpu|E_src2[21] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|R_src2_hi[5]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src2[21] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src2[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N57
cyclonev_lcell_comb \lab03|cpu|R_src2_hi[4]~7 (
// Equation(s):
// \lab03|cpu|R_src2_hi[4]~7_combout  = ( \lab03|cpu|D_iw [10] & ( ((!\lab03|cpu|R_src2_use_imm~q  & ((\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20]))) # (\lab03|cpu|R_src2_use_imm~q  & (\lab03|cpu|D_iw [21]))) # 
// (\lab03|cpu|R_ctrl_hi_imm16~q ) ) ) # ( !\lab03|cpu|D_iw [10] & ( (!\lab03|cpu|R_ctrl_hi_imm16~q  & ((!\lab03|cpu|R_src2_use_imm~q  & ((\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20]))) # (\lab03|cpu|R_src2_use_imm~q  & 
// (\lab03|cpu|D_iw [21])))) ) )

	.dataa(!\lab03|cpu|R_src2_use_imm~q ),
	.datab(!\lab03|cpu|D_iw [21]),
	.datac(!\lab03|cpu|R_ctrl_hi_imm16~q ),
	.datad(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20]),
	.datae(gnd),
	.dataf(!\lab03|cpu|D_iw [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|R_src2_hi[4]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|R_src2_hi[4]~7 .extended_lut = "off";
defparam \lab03|cpu|R_src2_hi[4]~7 .lut_mask = 64'h10B010B01FBF1FBF;
defparam \lab03|cpu|R_src2_hi[4]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N58
dffeas \lab03|cpu|E_src2[20] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|R_src2_hi[4]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src2[20] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src2[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N53
dffeas \lab03|cpu|E_src1[20] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [20]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_src1[1]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src1[20] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src1[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N10
dffeas \lab03|cpu|E_src1[19] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [19]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_src1[1]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src1[19] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src1[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N3
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[9]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[9]~feeder_combout  = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout 

	.dataa(gnd),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[9]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[9]~feeder .lut_mask = 64'h3333333333333333;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N4
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[9] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[9]~feeder_combout ),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[9] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N16
dffeas \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[9] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [9]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[9] .is_wysiwyg = "true";
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N51
cyclonev_lcell_comb \lab03|cpu|F_iw[9]~20 (
// Equation(s):
// \lab03|cpu|F_iw[9]~20_combout  = ( !\lab03|cpu|intr_req~combout  & ( (!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & (\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre 
// [9]))) # (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [9])) # (\sram|the_altsyncram|auto_generated|q_a [9]))) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [9]),
	.datad(!\sram|the_altsyncram|auto_generated|q_a [9]),
	.datae(gnd),
	.dataf(!\lab03|cpu|intr_req~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|F_iw[9]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|F_iw[9]~20 .extended_lut = "off";
defparam \lab03|cpu|F_iw[9]~20 .lut_mask = 64'h0357035700000000;
defparam \lab03|cpu|F_iw[9]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N52
dffeas \lab03|cpu|D_iw[9] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|F_iw[9]~20_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\lab03|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|D_iw [9]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|D_iw[9] .is_wysiwyg = "true";
defparam \lab03|cpu|D_iw[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N54
cyclonev_lcell_comb \lab03|cpu|R_src2_hi[3]~2 (
// Equation(s):
// \lab03|cpu|R_src2_hi[3]~2_combout  = ( \lab03|cpu|R_ctrl_hi_imm16~q  & ( \lab03|cpu|D_iw [9] ) ) # ( !\lab03|cpu|R_ctrl_hi_imm16~q  & ( (!\lab03|cpu|R_src2_use_imm~q  & ((\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19]))) 
// # (\lab03|cpu|R_src2_use_imm~q  & (\lab03|cpu|D_iw [21])) ) )

	.dataa(!\lab03|cpu|R_src2_use_imm~q ),
	.datab(!\lab03|cpu|D_iw [21]),
	.datac(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19]),
	.datad(!\lab03|cpu|D_iw [9]),
	.datae(gnd),
	.dataf(!\lab03|cpu|R_ctrl_hi_imm16~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|R_src2_hi[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|R_src2_hi[3]~2 .extended_lut = "off";
defparam \lab03|cpu|R_src2_hi[3]~2 .lut_mask = 64'h1B1B1B1B00FF00FF;
defparam \lab03|cpu|R_src2_hi[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N55
dffeas \lab03|cpu|E_src2[19] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|R_src2_hi[3]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src2[19] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src2[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N4
dffeas \lab03|cpu|E_src1[18] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [18]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_src1[1]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src1[18] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src1[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N24
cyclonev_lcell_comb \lab03|cpu|R_src2_hi[2]~3 (
// Equation(s):
// \lab03|cpu|R_src2_hi[2]~3_combout  = ( \lab03|cpu|D_iw [8] & ( ((!\lab03|cpu|R_src2_use_imm~q  & ((\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18]))) # (\lab03|cpu|R_src2_use_imm~q  & (\lab03|cpu|D_iw [21]))) # 
// (\lab03|cpu|R_ctrl_hi_imm16~q ) ) ) # ( !\lab03|cpu|D_iw [8] & ( (!\lab03|cpu|R_ctrl_hi_imm16~q  & ((!\lab03|cpu|R_src2_use_imm~q  & ((\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18]))) # (\lab03|cpu|R_src2_use_imm~q  & 
// (\lab03|cpu|D_iw [21])))) ) )

	.dataa(!\lab03|cpu|R_src2_use_imm~q ),
	.datab(!\lab03|cpu|D_iw [21]),
	.datac(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18]),
	.datad(!\lab03|cpu|R_ctrl_hi_imm16~q ),
	.datae(gnd),
	.dataf(!\lab03|cpu|D_iw [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|R_src2_hi[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|R_src2_hi[2]~3 .extended_lut = "off";
defparam \lab03|cpu|R_src2_hi[2]~3 .lut_mask = 64'h1B001B001BFF1BFF;
defparam \lab03|cpu|R_src2_hi[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N25
dffeas \lab03|cpu|E_src2[18] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|R_src2_hi[2]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src2[18] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src2[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N45
cyclonev_lcell_comb \lab03|cpu|R_src2_hi[1]~4 (
// Equation(s):
// \lab03|cpu|R_src2_hi[1]~4_combout  = ( \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17] & ( (!\lab03|cpu|R_ctrl_hi_imm16~q  & ((!\lab03|cpu|R_src2_use_imm~q ) # ((\lab03|cpu|D_iw [21])))) # (\lab03|cpu|R_ctrl_hi_imm16~q  & 
// (((\lab03|cpu|D_iw [7])))) ) ) # ( !\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17] & ( (!\lab03|cpu|R_ctrl_hi_imm16~q  & (\lab03|cpu|R_src2_use_imm~q  & ((\lab03|cpu|D_iw [21])))) # (\lab03|cpu|R_ctrl_hi_imm16~q  & 
// (((\lab03|cpu|D_iw [7])))) ) )

	.dataa(!\lab03|cpu|R_src2_use_imm~q ),
	.datab(!\lab03|cpu|R_ctrl_hi_imm16~q ),
	.datac(!\lab03|cpu|D_iw [7]),
	.datad(!\lab03|cpu|D_iw [21]),
	.datae(gnd),
	.dataf(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|R_src2_hi[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|R_src2_hi[1]~4 .extended_lut = "off";
defparam \lab03|cpu|R_src2_hi[1]~4 .lut_mask = 64'h034703478BCF8BCF;
defparam \lab03|cpu|R_src2_hi[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N46
dffeas \lab03|cpu|E_src2[17] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|R_src2_hi[1]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src2[17] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src2[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N54
cyclonev_lcell_comb \lab03|cpu|E_src2[15]~feeder (
// Equation(s):
// \lab03|cpu|E_src2[15]~feeder_combout  = ( \lab03|cpu|D_iw [21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|D_iw [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_src2[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_src2[15]~feeder .extended_lut = "off";
defparam \lab03|cpu|E_src2[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|E_src2[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N55
dffeas \lab03|cpu|E_src2[15] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_src2[15]~feeder_combout ),
	.asdata(\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_src2[15]~0_combout ),
	.sload(!\lab03|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src2[15] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src2[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N36
cyclonev_lcell_comb \lab03|cpu|E_src2[14]~feeder (
// Equation(s):
// \lab03|cpu|E_src2[14]~feeder_combout  = ( \lab03|cpu|D_iw [20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|D_iw [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_src2[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_src2[14]~feeder .extended_lut = "off";
defparam \lab03|cpu|E_src2[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|E_src2[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N37
dffeas \lab03|cpu|E_src2[14] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_src2[14]~feeder_combout ),
	.asdata(\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_src2[15]~0_combout ),
	.sload(!\lab03|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src2[14] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src2[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N15
cyclonev_lcell_comb \lab03|cpu|E_src2[13]~feeder (
// Equation(s):
// \lab03|cpu|E_src2[13]~feeder_combout  = ( \lab03|cpu|D_iw [19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|D_iw [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_src2[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_src2[13]~feeder .extended_lut = "off";
defparam \lab03|cpu|E_src2[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|E_src2[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N16
dffeas \lab03|cpu|E_src2[13] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_src2[13]~feeder_combout ),
	.asdata(\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_src2[15]~0_combout ),
	.sload(!\lab03|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src2[13] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src2[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N6
cyclonev_lcell_comb \lab03|cpu|E_src2[12]~feeder (
// Equation(s):
// \lab03|cpu|E_src2[12]~feeder_combout  = \lab03|cpu|D_iw [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lab03|cpu|D_iw [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_src2[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_src2[12]~feeder .extended_lut = "off";
defparam \lab03|cpu|E_src2[12]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \lab03|cpu|E_src2[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N7
dffeas \lab03|cpu|E_src2[12] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_src2[12]~feeder_combout ),
	.asdata(\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_src2[15]~0_combout ),
	.sload(!\lab03|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src2[12] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src2[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N30
cyclonev_lcell_comb \lab03|cpu|R_src1[11]~12 (
// Equation(s):
// \lab03|cpu|R_src1[11]~12_combout  = ( \lab03|cpu|D_iw [15] & ( (!\lab03|cpu|R_src1~0_combout  & (((\lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11])) # (\lab03|cpu|R_src1~1_combout ))) # (\lab03|cpu|R_src1~0_combout  & 
// (((\lab03|cpu|Add0~41_sumout )))) ) ) # ( !\lab03|cpu|D_iw [15] & ( (!\lab03|cpu|R_src1~0_combout  & (!\lab03|cpu|R_src1~1_combout  & ((\lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11])))) # (\lab03|cpu|R_src1~0_combout  & 
// (((\lab03|cpu|Add0~41_sumout )))) ) )

	.dataa(!\lab03|cpu|R_src1~0_combout ),
	.datab(!\lab03|cpu|R_src1~1_combout ),
	.datac(!\lab03|cpu|Add0~41_sumout ),
	.datad(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11]),
	.datae(gnd),
	.dataf(!\lab03|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|R_src1[11]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|R_src1[11]~12 .extended_lut = "off";
defparam \lab03|cpu|R_src1[11]~12 .lut_mask = 64'h058D058D27AF27AF;
defparam \lab03|cpu|R_src1[11]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y9_N31
dffeas \lab03|cpu|E_src1[11]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|R_src1[11]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src1[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src1[11]~DUPLICATE .is_wysiwyg = "true";
defparam \lab03|cpu|E_src1[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N48
cyclonev_lcell_comb \lab03|cpu|E_src2[10]~feeder (
// Equation(s):
// \lab03|cpu|E_src2[10]~feeder_combout  = ( \lab03|cpu|D_iw [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_src2[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_src2[10]~feeder .extended_lut = "off";
defparam \lab03|cpu|E_src2[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|E_src2[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N49
dffeas \lab03|cpu|E_src2[10] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_src2[10]~feeder_combout ),
	.asdata(\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_src2[15]~0_combout ),
	.sload(!\lab03|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src2[10] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src2[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N51
cyclonev_lcell_comb \lab03|cpu|E_src2[9]~feeder (
// Equation(s):
// \lab03|cpu|E_src2[9]~feeder_combout  = \lab03|cpu|D_iw [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lab03|cpu|D_iw [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_src2[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_src2[9]~feeder .extended_lut = "off";
defparam \lab03|cpu|E_src2[9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \lab03|cpu|E_src2[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N52
dffeas \lab03|cpu|E_src2[9] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_src2[9]~feeder_combout ),
	.asdata(\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_src2[15]~0_combout ),
	.sload(!\lab03|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src2[9] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src2[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N27
cyclonev_lcell_comb \lab03|cpu|R_src1[9]~8 (
// Equation(s):
// \lab03|cpu|R_src1[9]~8_combout  = ( \lab03|cpu|Add0~25_sumout  & ( \lab03|cpu|R_src1~1_combout  & ( (\lab03|cpu|R_src1~0_combout ) # (\lab03|cpu|D_iw [13]) ) ) ) # ( !\lab03|cpu|Add0~25_sumout  & ( \lab03|cpu|R_src1~1_combout  & ( (\lab03|cpu|D_iw [13] & 
// !\lab03|cpu|R_src1~0_combout ) ) ) ) # ( \lab03|cpu|Add0~25_sumout  & ( !\lab03|cpu|R_src1~1_combout  & ( (\lab03|cpu|R_src1~0_combout ) # (\lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9]) ) ) ) # ( 
// !\lab03|cpu|Add0~25_sumout  & ( !\lab03|cpu|R_src1~1_combout  & ( (\lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9] & !\lab03|cpu|R_src1~0_combout ) ) ) )

	.dataa(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9]),
	.datab(gnd),
	.datac(!\lab03|cpu|D_iw [13]),
	.datad(!\lab03|cpu|R_src1~0_combout ),
	.datae(!\lab03|cpu|Add0~25_sumout ),
	.dataf(!\lab03|cpu|R_src1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|R_src1[9]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|R_src1[9]~8 .extended_lut = "off";
defparam \lab03|cpu|R_src1[9]~8 .lut_mask = 64'h550055FF0F000FFF;
defparam \lab03|cpu|R_src1[9]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y9_N28
dffeas \lab03|cpu|E_src1[9] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|R_src1[9]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src1[9] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src1[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N27
cyclonev_lcell_comb \lab03|cpu|E_src2[6]~feeder (
// Equation(s):
// \lab03|cpu|E_src2[6]~feeder_combout  = \lab03|cpu|D_iw [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lab03|cpu|D_iw [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_src2[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_src2[6]~feeder .extended_lut = "off";
defparam \lab03|cpu|E_src2[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \lab03|cpu|E_src2[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N28
dffeas \lab03|cpu|E_src2[6] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_src2[6]~feeder_combout ),
	.asdata(\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_src2[15]~0_combout ),
	.sload(!\lab03|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src2[6] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src2[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N21
cyclonev_lcell_comb \lab03|cpu|E_src2[5]~feeder (
// Equation(s):
// \lab03|cpu|E_src2[5]~feeder_combout  = \lab03|cpu|D_iw [11]

	.dataa(!\lab03|cpu|D_iw [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_src2[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_src2[5]~feeder .extended_lut = "off";
defparam \lab03|cpu|E_src2[5]~feeder .lut_mask = 64'h5555555555555555;
defparam \lab03|cpu|E_src2[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N22
dffeas \lab03|cpu|E_src2[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_src2[5]~feeder_combout ),
	.asdata(\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_src2[15]~0_combout ),
	.sload(!\lab03|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src2[5] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src2[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N0
cyclonev_lcell_comb \lab03|cpu|Add0~1 (
// Equation(s):
// \lab03|cpu|Add0~1_sumout  = SUM(( \lab03|cpu|F_pc [0] ) + ( VCC ) + ( !VCC ))
// \lab03|cpu|Add0~2  = CARRY(( \lab03|cpu|F_pc [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lab03|cpu|F_pc [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\lab03|cpu|Add0~1_sumout ),
	.cout(\lab03|cpu|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Add0~1 .extended_lut = "off";
defparam \lab03|cpu|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \lab03|cpu|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N3
cyclonev_lcell_comb \lab03|cpu|Add0~5 (
// Equation(s):
// \lab03|cpu|Add0~5_sumout  = SUM(( \lab03|cpu|F_pc [1] ) + ( GND ) + ( \lab03|cpu|Add0~2  ))
// \lab03|cpu|Add0~6  = CARRY(( \lab03|cpu|F_pc [1] ) + ( GND ) + ( \lab03|cpu|Add0~2  ))

	.dataa(!\lab03|cpu|F_pc [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lab03|cpu|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lab03|cpu|Add0~5_sumout ),
	.cout(\lab03|cpu|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Add0~5 .extended_lut = "off";
defparam \lab03|cpu|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \lab03|cpu|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N6
cyclonev_lcell_comb \lab03|cpu|Add0~9 (
// Equation(s):
// \lab03|cpu|Add0~9_sumout  = SUM(( \lab03|cpu|F_pc [2] ) + ( GND ) + ( \lab03|cpu|Add0~6  ))
// \lab03|cpu|Add0~10  = CARRY(( \lab03|cpu|F_pc [2] ) + ( GND ) + ( \lab03|cpu|Add0~6  ))

	.dataa(gnd),
	.datab(!\lab03|cpu|F_pc [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lab03|cpu|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lab03|cpu|Add0~9_sumout ),
	.cout(\lab03|cpu|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Add0~9 .extended_lut = "off";
defparam \lab03|cpu|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \lab03|cpu|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N51
cyclonev_lcell_comb \lab03|cpu|R_src1[4]~4 (
// Equation(s):
// \lab03|cpu|R_src1[4]~4_combout  = ( \lab03|cpu|Add0~9_sumout  & ( ((!\lab03|cpu|R_src1~1_combout  & (\lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4])) # (\lab03|cpu|R_src1~1_combout  & ((\lab03|cpu|D_iw [8])))) # 
// (\lab03|cpu|R_src1~0_combout ) ) ) # ( !\lab03|cpu|Add0~9_sumout  & ( (!\lab03|cpu|R_src1~0_combout  & ((!\lab03|cpu|R_src1~1_combout  & (\lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4])) # (\lab03|cpu|R_src1~1_combout  & 
// ((\lab03|cpu|D_iw [8]))))) ) )

	.dataa(!\lab03|cpu|R_src1~1_combout ),
	.datab(!\lab03|cpu|R_src1~0_combout ),
	.datac(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4]),
	.datad(!\lab03|cpu|D_iw [8]),
	.datae(gnd),
	.dataf(!\lab03|cpu|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|R_src1[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|R_src1[4]~4 .extended_lut = "off";
defparam \lab03|cpu|R_src1[4]~4 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \lab03|cpu|R_src1[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y8_N52
dffeas \lab03|cpu|E_src1[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|R_src1[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src1[4] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src1[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N42
cyclonev_lcell_comb \lab03|cpu|R_src2_lo[3]~2 (
// Equation(s):
// \lab03|cpu|R_src2_lo[3]~2_combout  = ( \lab03|cpu|D_iw [9] & ( (!\lab03|cpu|R_ctrl_force_src2_zero~q  & (!\lab03|cpu|R_ctrl_hi_imm16~q  & ((!\lab03|cpu|R_src2_lo~0_combout ) # (\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b 
// [3])))) ) ) # ( !\lab03|cpu|D_iw [9] & ( (\lab03|cpu|R_src2_lo~0_combout  & (!\lab03|cpu|R_ctrl_force_src2_zero~q  & (!\lab03|cpu|R_ctrl_hi_imm16~q  & \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]))) ) )

	.dataa(!\lab03|cpu|R_src2_lo~0_combout ),
	.datab(!\lab03|cpu|R_ctrl_force_src2_zero~q ),
	.datac(!\lab03|cpu|R_ctrl_hi_imm16~q ),
	.datad(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datae(gnd),
	.dataf(!\lab03|cpu|D_iw [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|R_src2_lo[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|R_src2_lo[3]~2 .extended_lut = "off";
defparam \lab03|cpu|R_src2_lo[3]~2 .lut_mask = 64'h0040004080C080C0;
defparam \lab03|cpu|R_src2_lo[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y8_N43
dffeas \lab03|cpu|E_src2[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|R_src2_lo[3]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src2[3] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src2[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N48
cyclonev_lcell_comb \lab03|cpu|R_src1[3]~3 (
// Equation(s):
// \lab03|cpu|R_src1[3]~3_combout  = ( \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3] & ( (!\lab03|cpu|R_src1~0_combout  & ((!\lab03|cpu|R_src1~1_combout ) # ((\lab03|cpu|D_iw [7])))) # (\lab03|cpu|R_src1~0_combout  & 
// (((\lab03|cpu|Add0~5_sumout )))) ) ) # ( !\lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3] & ( (!\lab03|cpu|R_src1~0_combout  & (\lab03|cpu|R_src1~1_combout  & (\lab03|cpu|D_iw [7]))) # (\lab03|cpu|R_src1~0_combout  & 
// (((\lab03|cpu|Add0~5_sumout )))) ) )

	.dataa(!\lab03|cpu|R_src1~1_combout ),
	.datab(!\lab03|cpu|R_src1~0_combout ),
	.datac(!\lab03|cpu|D_iw [7]),
	.datad(!\lab03|cpu|Add0~5_sumout ),
	.datae(gnd),
	.dataf(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|R_src1[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|R_src1[3]~3 .extended_lut = "off";
defparam \lab03|cpu|R_src1[3]~3 .lut_mask = 64'h043704378CBF8CBF;
defparam \lab03|cpu|R_src1[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y8_N49
dffeas \lab03|cpu|E_src1[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|R_src1[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src1[3] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src1[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N39
cyclonev_lcell_comb \lab03|cpu|R_src1[2]~2 (
// Equation(s):
// \lab03|cpu|R_src1[2]~2_combout  = ( \lab03|cpu|D_iw [6] & ( \lab03|cpu|R_src1~1_combout  & ( (!\lab03|cpu|R_src1~0_combout ) # (\lab03|cpu|Add0~1_sumout ) ) ) ) # ( !\lab03|cpu|D_iw [6] & ( \lab03|cpu|R_src1~1_combout  & ( (\lab03|cpu|Add0~1_sumout  & 
// \lab03|cpu|R_src1~0_combout ) ) ) ) # ( \lab03|cpu|D_iw [6] & ( !\lab03|cpu|R_src1~1_combout  & ( (!\lab03|cpu|R_src1~0_combout  & (\lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2])) # (\lab03|cpu|R_src1~0_combout  & 
// ((\lab03|cpu|Add0~1_sumout ))) ) ) ) # ( !\lab03|cpu|D_iw [6] & ( !\lab03|cpu|R_src1~1_combout  & ( (!\lab03|cpu|R_src1~0_combout  & (\lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2])) # (\lab03|cpu|R_src1~0_combout  & 
// ((\lab03|cpu|Add0~1_sumout ))) ) ) )

	.dataa(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2]),
	.datab(gnd),
	.datac(!\lab03|cpu|Add0~1_sumout ),
	.datad(!\lab03|cpu|R_src1~0_combout ),
	.datae(!\lab03|cpu|D_iw [6]),
	.dataf(!\lab03|cpu|R_src1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|R_src1[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|R_src1[2]~2 .extended_lut = "off";
defparam \lab03|cpu|R_src1[2]~2 .lut_mask = 64'h550F550F000FFF0F;
defparam \lab03|cpu|R_src1[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y9_N40
dffeas \lab03|cpu|E_src1[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|R_src1[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src1[2] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src1[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N0
cyclonev_lcell_comb \lab03|cpu|Add2~66 (
// Equation(s):
// \lab03|cpu|Add2~66_cout  = CARRY(( \lab03|cpu|E_alu_sub~q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\lab03|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\lab03|cpu|Add2~66_cout ),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Add2~66 .extended_lut = "off";
defparam \lab03|cpu|Add2~66 .lut_mask = 64'h0000000000003333;
defparam \lab03|cpu|Add2~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N3
cyclonev_lcell_comb \lab03|cpu|Add2~57 (
// Equation(s):
// \lab03|cpu|Add2~57_sumout  = SUM(( \lab03|cpu|E_src1 [0] ) + ( !\lab03|cpu|E_src2 [0] $ (!\lab03|cpu|E_alu_sub~q ) ) + ( \lab03|cpu|Add2~66_cout  ))
// \lab03|cpu|Add2~58  = CARRY(( \lab03|cpu|E_src1 [0] ) + ( !\lab03|cpu|E_src2 [0] $ (!\lab03|cpu|E_alu_sub~q ) ) + ( \lab03|cpu|Add2~66_cout  ))

	.dataa(!\lab03|cpu|E_src2 [0]),
	.datab(!\lab03|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(!\lab03|cpu|E_src1 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lab03|cpu|Add2~66_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\lab03|cpu|Add2~57_sumout ),
	.cout(\lab03|cpu|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Add2~57 .extended_lut = "off";
defparam \lab03|cpu|Add2~57 .lut_mask = 64'h00009999000000FF;
defparam \lab03|cpu|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N6
cyclonev_lcell_comb \lab03|cpu|Add2~49 (
// Equation(s):
// \lab03|cpu|Add2~49_sumout  = SUM(( !\lab03|cpu|E_alu_sub~q  $ (!\lab03|cpu|E_src2 [1]) ) + ( \lab03|cpu|E_src1 [1] ) + ( \lab03|cpu|Add2~58  ))
// \lab03|cpu|Add2~50  = CARRY(( !\lab03|cpu|E_alu_sub~q  $ (!\lab03|cpu|E_src2 [1]) ) + ( \lab03|cpu|E_src1 [1] ) + ( \lab03|cpu|Add2~58  ))

	.dataa(gnd),
	.datab(!\lab03|cpu|E_alu_sub~q ),
	.datac(!\lab03|cpu|E_src1 [1]),
	.datad(!\lab03|cpu|E_src2 [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lab03|cpu|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lab03|cpu|Add2~49_sumout ),
	.cout(\lab03|cpu|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Add2~49 .extended_lut = "off";
defparam \lab03|cpu|Add2~49 .lut_mask = 64'h0000F0F0000033CC;
defparam \lab03|cpu|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N9
cyclonev_lcell_comb \lab03|cpu|Add2~1 (
// Equation(s):
// \lab03|cpu|Add2~1_sumout  = SUM(( !\lab03|cpu|E_alu_sub~q  $ (!\lab03|cpu|E_src2 [2]) ) + ( \lab03|cpu|E_src1 [2] ) + ( \lab03|cpu|Add2~50  ))
// \lab03|cpu|Add2~2  = CARRY(( !\lab03|cpu|E_alu_sub~q  $ (!\lab03|cpu|E_src2 [2]) ) + ( \lab03|cpu|E_src1 [2] ) + ( \lab03|cpu|Add2~50  ))

	.dataa(gnd),
	.datab(!\lab03|cpu|E_alu_sub~q ),
	.datac(!\lab03|cpu|E_src2 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_src1 [2]),
	.datag(gnd),
	.cin(\lab03|cpu|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lab03|cpu|Add2~1_sumout ),
	.cout(\lab03|cpu|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Add2~1 .extended_lut = "off";
defparam \lab03|cpu|Add2~1 .lut_mask = 64'h0000FF0000003C3C;
defparam \lab03|cpu|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N12
cyclonev_lcell_comb \lab03|cpu|Add2~5 (
// Equation(s):
// \lab03|cpu|Add2~5_sumout  = SUM(( !\lab03|cpu|E_alu_sub~q  $ (!\lab03|cpu|E_src2 [3]) ) + ( \lab03|cpu|E_src1 [3] ) + ( \lab03|cpu|Add2~2  ))
// \lab03|cpu|Add2~6  = CARRY(( !\lab03|cpu|E_alu_sub~q  $ (!\lab03|cpu|E_src2 [3]) ) + ( \lab03|cpu|E_src1 [3] ) + ( \lab03|cpu|Add2~2  ))

	.dataa(gnd),
	.datab(!\lab03|cpu|E_alu_sub~q ),
	.datac(!\lab03|cpu|E_src2 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_src1 [3]),
	.datag(gnd),
	.cin(\lab03|cpu|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lab03|cpu|Add2~5_sumout ),
	.cout(\lab03|cpu|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Add2~5 .extended_lut = "off";
defparam \lab03|cpu|Add2~5 .lut_mask = 64'h0000FF0000003C3C;
defparam \lab03|cpu|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N15
cyclonev_lcell_comb \lab03|cpu|Add2~9 (
// Equation(s):
// \lab03|cpu|Add2~9_sumout  = SUM(( \lab03|cpu|E_src1 [4] ) + ( !\lab03|cpu|E_alu_sub~q  $ (!\lab03|cpu|E_src2 [4]) ) + ( \lab03|cpu|Add2~6  ))
// \lab03|cpu|Add2~10  = CARRY(( \lab03|cpu|E_src1 [4] ) + ( !\lab03|cpu|E_alu_sub~q  $ (!\lab03|cpu|E_src2 [4]) ) + ( \lab03|cpu|Add2~6  ))

	.dataa(gnd),
	.datab(!\lab03|cpu|E_alu_sub~q ),
	.datac(!\lab03|cpu|E_src2 [4]),
	.datad(!\lab03|cpu|E_src1 [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lab03|cpu|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lab03|cpu|Add2~9_sumout ),
	.cout(\lab03|cpu|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Add2~9 .extended_lut = "off";
defparam \lab03|cpu|Add2~9 .lut_mask = 64'h0000C3C3000000FF;
defparam \lab03|cpu|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N18
cyclonev_lcell_comb \lab03|cpu|Add2~17 (
// Equation(s):
// \lab03|cpu|Add2~17_sumout  = SUM(( \lab03|cpu|E_src1 [5] ) + ( !\lab03|cpu|E_alu_sub~q  $ (!\lab03|cpu|E_src2 [5]) ) + ( \lab03|cpu|Add2~10  ))
// \lab03|cpu|Add2~18  = CARRY(( \lab03|cpu|E_src1 [5] ) + ( !\lab03|cpu|E_alu_sub~q  $ (!\lab03|cpu|E_src2 [5]) ) + ( \lab03|cpu|Add2~10  ))

	.dataa(gnd),
	.datab(!\lab03|cpu|E_alu_sub~q ),
	.datac(!\lab03|cpu|E_src1 [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_src2 [5]),
	.datag(gnd),
	.cin(\lab03|cpu|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lab03|cpu|Add2~17_sumout ),
	.cout(\lab03|cpu|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Add2~17 .extended_lut = "off";
defparam \lab03|cpu|Add2~17 .lut_mask = 64'h0000CC3300000F0F;
defparam \lab03|cpu|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N21
cyclonev_lcell_comb \lab03|cpu|Add2~13 (
// Equation(s):
// \lab03|cpu|Add2~13_sumout  = SUM(( !\lab03|cpu|E_alu_sub~q  $ (!\lab03|cpu|E_src2 [6]) ) + ( \lab03|cpu|E_src1 [6] ) + ( \lab03|cpu|Add2~18  ))
// \lab03|cpu|Add2~14  = CARRY(( !\lab03|cpu|E_alu_sub~q  $ (!\lab03|cpu|E_src2 [6]) ) + ( \lab03|cpu|E_src1 [6] ) + ( \lab03|cpu|Add2~18  ))

	.dataa(gnd),
	.datab(!\lab03|cpu|E_alu_sub~q ),
	.datac(!\lab03|cpu|E_src1 [6]),
	.datad(!\lab03|cpu|E_src2 [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lab03|cpu|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lab03|cpu|Add2~13_sumout ),
	.cout(\lab03|cpu|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Add2~13 .extended_lut = "off";
defparam \lab03|cpu|Add2~13 .lut_mask = 64'h0000F0F0000033CC;
defparam \lab03|cpu|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N24
cyclonev_lcell_comb \lab03|cpu|Add2~21 (
// Equation(s):
// \lab03|cpu|Add2~21_sumout  = SUM(( !\lab03|cpu|E_alu_sub~q  $ (!\lab03|cpu|E_src2 [7]) ) + ( \lab03|cpu|E_src1 [7] ) + ( \lab03|cpu|Add2~14  ))
// \lab03|cpu|Add2~22  = CARRY(( !\lab03|cpu|E_alu_sub~q  $ (!\lab03|cpu|E_src2 [7]) ) + ( \lab03|cpu|E_src1 [7] ) + ( \lab03|cpu|Add2~14  ))

	.dataa(gnd),
	.datab(!\lab03|cpu|E_alu_sub~q ),
	.datac(!\lab03|cpu|E_src2 [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_src1 [7]),
	.datag(gnd),
	.cin(\lab03|cpu|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lab03|cpu|Add2~21_sumout ),
	.cout(\lab03|cpu|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Add2~21 .extended_lut = "off";
defparam \lab03|cpu|Add2~21 .lut_mask = 64'h0000FF0000003C3C;
defparam \lab03|cpu|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N27
cyclonev_lcell_comb \lab03|cpu|Add2~33 (
// Equation(s):
// \lab03|cpu|Add2~33_sumout  = SUM(( !\lab03|cpu|E_alu_sub~q  $ (!\lab03|cpu|E_src2 [8]) ) + ( \lab03|cpu|E_src1 [8] ) + ( \lab03|cpu|Add2~22  ))
// \lab03|cpu|Add2~34  = CARRY(( !\lab03|cpu|E_alu_sub~q  $ (!\lab03|cpu|E_src2 [8]) ) + ( \lab03|cpu|E_src1 [8] ) + ( \lab03|cpu|Add2~22  ))

	.dataa(gnd),
	.datab(!\lab03|cpu|E_alu_sub~q ),
	.datac(!\lab03|cpu|E_src2 [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_src1 [8]),
	.datag(gnd),
	.cin(\lab03|cpu|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lab03|cpu|Add2~33_sumout ),
	.cout(\lab03|cpu|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Add2~33 .extended_lut = "off";
defparam \lab03|cpu|Add2~33 .lut_mask = 64'h0000FF0000003C3C;
defparam \lab03|cpu|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N30
cyclonev_lcell_comb \lab03|cpu|Add2~25 (
// Equation(s):
// \lab03|cpu|Add2~25_sumout  = SUM(( !\lab03|cpu|E_alu_sub~q  $ (!\lab03|cpu|E_src2 [9]) ) + ( \lab03|cpu|E_src1 [9] ) + ( \lab03|cpu|Add2~34  ))
// \lab03|cpu|Add2~26  = CARRY(( !\lab03|cpu|E_alu_sub~q  $ (!\lab03|cpu|E_src2 [9]) ) + ( \lab03|cpu|E_src1 [9] ) + ( \lab03|cpu|Add2~34  ))

	.dataa(gnd),
	.datab(!\lab03|cpu|E_alu_sub~q ),
	.datac(!\lab03|cpu|E_src2 [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_src1 [9]),
	.datag(gnd),
	.cin(\lab03|cpu|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lab03|cpu|Add2~25_sumout ),
	.cout(\lab03|cpu|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Add2~25 .extended_lut = "off";
defparam \lab03|cpu|Add2~25 .lut_mask = 64'h0000FF0000003C3C;
defparam \lab03|cpu|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N33
cyclonev_lcell_comb \lab03|cpu|Add2~37 (
// Equation(s):
// \lab03|cpu|Add2~37_sumout  = SUM(( \lab03|cpu|E_src1 [10] ) + ( !\lab03|cpu|E_alu_sub~q  $ (!\lab03|cpu|E_src2 [10]) ) + ( \lab03|cpu|Add2~26  ))
// \lab03|cpu|Add2~38  = CARRY(( \lab03|cpu|E_src1 [10] ) + ( !\lab03|cpu|E_alu_sub~q  $ (!\lab03|cpu|E_src2 [10]) ) + ( \lab03|cpu|Add2~26  ))

	.dataa(gnd),
	.datab(!\lab03|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(!\lab03|cpu|E_src1 [10]),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_src2 [10]),
	.datag(gnd),
	.cin(\lab03|cpu|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lab03|cpu|Add2~37_sumout ),
	.cout(\lab03|cpu|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Add2~37 .extended_lut = "off";
defparam \lab03|cpu|Add2~37 .lut_mask = 64'h0000CC33000000FF;
defparam \lab03|cpu|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N36
cyclonev_lcell_comb \lab03|cpu|Add2~41 (
// Equation(s):
// \lab03|cpu|Add2~41_sumout  = SUM(( !\lab03|cpu|E_alu_sub~q  $ (!\lab03|cpu|E_src2 [11]) ) + ( \lab03|cpu|E_src1[11]~DUPLICATE_q  ) + ( \lab03|cpu|Add2~38  ))
// \lab03|cpu|Add2~42  = CARRY(( !\lab03|cpu|E_alu_sub~q  $ (!\lab03|cpu|E_src2 [11]) ) + ( \lab03|cpu|E_src1[11]~DUPLICATE_q  ) + ( \lab03|cpu|Add2~38  ))

	.dataa(gnd),
	.datab(!\lab03|cpu|E_alu_sub~q ),
	.datac(!\lab03|cpu|E_src2 [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_src1[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\lab03|cpu|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lab03|cpu|Add2~41_sumout ),
	.cout(\lab03|cpu|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Add2~41 .extended_lut = "off";
defparam \lab03|cpu|Add2~41 .lut_mask = 64'h0000FF0000003C3C;
defparam \lab03|cpu|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N39
cyclonev_lcell_comb \lab03|cpu|Add2~29 (
// Equation(s):
// \lab03|cpu|Add2~29_sumout  = SUM(( !\lab03|cpu|E_alu_sub~q  $ (!\lab03|cpu|E_src2 [12]) ) + ( \lab03|cpu|E_src1 [12] ) + ( \lab03|cpu|Add2~42  ))
// \lab03|cpu|Add2~30  = CARRY(( !\lab03|cpu|E_alu_sub~q  $ (!\lab03|cpu|E_src2 [12]) ) + ( \lab03|cpu|E_src1 [12] ) + ( \lab03|cpu|Add2~42  ))

	.dataa(gnd),
	.datab(!\lab03|cpu|E_alu_sub~q ),
	.datac(!\lab03|cpu|E_src1 [12]),
	.datad(!\lab03|cpu|E_src2 [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lab03|cpu|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lab03|cpu|Add2~29_sumout ),
	.cout(\lab03|cpu|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Add2~29 .extended_lut = "off";
defparam \lab03|cpu|Add2~29 .lut_mask = 64'h0000F0F0000033CC;
defparam \lab03|cpu|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N42
cyclonev_lcell_comb \lab03|cpu|Add2~45 (
// Equation(s):
// \lab03|cpu|Add2~45_sumout  = SUM(( \lab03|cpu|E_src1 [13] ) + ( !\lab03|cpu|E_alu_sub~q  $ (!\lab03|cpu|E_src2 [13]) ) + ( \lab03|cpu|Add2~30  ))
// \lab03|cpu|Add2~46  = CARRY(( \lab03|cpu|E_src1 [13] ) + ( !\lab03|cpu|E_alu_sub~q  $ (!\lab03|cpu|E_src2 [13]) ) + ( \lab03|cpu|Add2~30  ))

	.dataa(gnd),
	.datab(!\lab03|cpu|E_alu_sub~q ),
	.datac(!\lab03|cpu|E_src2 [13]),
	.datad(!\lab03|cpu|E_src1 [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lab03|cpu|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lab03|cpu|Add2~45_sumout ),
	.cout(\lab03|cpu|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Add2~45 .extended_lut = "off";
defparam \lab03|cpu|Add2~45 .lut_mask = 64'h0000C3C3000000FF;
defparam \lab03|cpu|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N6
cyclonev_lcell_comb \lab03|cpu|F_pc_no_crst_nxt[11]~1 (
// Equation(s):
// \lab03|cpu|F_pc_no_crst_nxt[11]~1_combout  = ( \lab03|cpu|F_pc_sel_nxt.10~1_combout  & ( \lab03|cpu|Add0~45_sumout  & ( (\lab03|cpu|F_pc_sel_nxt.01~0_combout ) # (\lab03|cpu|Add2~45_sumout ) ) ) ) # ( !\lab03|cpu|F_pc_sel_nxt.10~1_combout  & ( 
// \lab03|cpu|Add0~45_sumout  ) ) # ( \lab03|cpu|F_pc_sel_nxt.10~1_combout  & ( !\lab03|cpu|Add0~45_sumout  & ( (\lab03|cpu|F_pc_sel_nxt.01~0_combout ) # (\lab03|cpu|Add2~45_sumout ) ) ) ) # ( !\lab03|cpu|F_pc_sel_nxt.10~1_combout  & ( 
// !\lab03|cpu|Add0~45_sumout  & ( \lab03|cpu|F_pc_sel_nxt.01~0_combout  ) ) )

	.dataa(!\lab03|cpu|Add2~45_sumout ),
	.datab(!\lab03|cpu|F_pc_sel_nxt.01~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\lab03|cpu|F_pc_sel_nxt.10~1_combout ),
	.dataf(!\lab03|cpu|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|F_pc_no_crst_nxt[11]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|F_pc_no_crst_nxt[11]~1 .extended_lut = "off";
defparam \lab03|cpu|F_pc_no_crst_nxt[11]~1 .lut_mask = 64'h33337777FFFF7777;
defparam \lab03|cpu|F_pc_no_crst_nxt[11]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N34
dffeas \lab03|cpu|F_pc[11] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|F_pc_no_crst_nxt[11]~1_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|R_ctrl_exception~q ),
	.sload(vcc),
	.ena(\lab03|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|F_pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|F_pc[11] .is_wysiwyg = "true";
defparam \lab03|cpu|F_pc[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N33
cyclonev_lcell_comb \lab03|cpu|Add0~45 (
// Equation(s):
// \lab03|cpu|Add0~45_sumout  = SUM(( \lab03|cpu|F_pc [11] ) + ( GND ) + ( \lab03|cpu|Add0~30  ))

	.dataa(!\lab03|cpu|F_pc [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lab03|cpu|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lab03|cpu|Add0~45_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Add0~45 .extended_lut = "off";
defparam \lab03|cpu|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \lab03|cpu|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N33
cyclonev_lcell_comb \lab03|cpu|R_src1[13]~13 (
// Equation(s):
// \lab03|cpu|R_src1[13]~13_combout  = ( \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13] & ( (!\lab03|cpu|R_src1~0_combout  & ((!\lab03|cpu|R_src1~1_combout ) # ((\lab03|cpu|D_iw [17])))) # (\lab03|cpu|R_src1~0_combout  & 
// (((\lab03|cpu|Add0~45_sumout )))) ) ) # ( !\lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13] & ( (!\lab03|cpu|R_src1~0_combout  & (\lab03|cpu|R_src1~1_combout  & (\lab03|cpu|D_iw [17]))) # (\lab03|cpu|R_src1~0_combout  & 
// (((\lab03|cpu|Add0~45_sumout )))) ) )

	.dataa(!\lab03|cpu|R_src1~0_combout ),
	.datab(!\lab03|cpu|R_src1~1_combout ),
	.datac(!\lab03|cpu|D_iw [17]),
	.datad(!\lab03|cpu|Add0~45_sumout ),
	.datae(gnd),
	.dataf(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|R_src1[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|R_src1[13]~13 .extended_lut = "off";
defparam \lab03|cpu|R_src1[13]~13 .lut_mask = 64'h025702578ADF8ADF;
defparam \lab03|cpu|R_src1[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y9_N34
dffeas \lab03|cpu|E_src1[13] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|R_src1[13]~13_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src1[13] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src1[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N45
cyclonev_lcell_comb \lab03|cpu|Add2~101 (
// Equation(s):
// \lab03|cpu|Add2~101_sumout  = SUM(( !\lab03|cpu|E_alu_sub~q  $ (!\lab03|cpu|E_src2 [14]) ) + ( \lab03|cpu|E_src1[14]~DUPLICATE_q  ) + ( \lab03|cpu|Add2~46  ))
// \lab03|cpu|Add2~102  = CARRY(( !\lab03|cpu|E_alu_sub~q  $ (!\lab03|cpu|E_src2 [14]) ) + ( \lab03|cpu|E_src1[14]~DUPLICATE_q  ) + ( \lab03|cpu|Add2~46  ))

	.dataa(gnd),
	.datab(!\lab03|cpu|E_alu_sub~q ),
	.datac(!\lab03|cpu|E_src2 [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_src1[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\lab03|cpu|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lab03|cpu|Add2~101_sumout ),
	.cout(\lab03|cpu|Add2~102 ),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Add2~101 .extended_lut = "off";
defparam \lab03|cpu|Add2~101 .lut_mask = 64'h0000FF0000003C3C;
defparam \lab03|cpu|Add2~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N48
cyclonev_lcell_comb \lab03|cpu|Add2~97 (
// Equation(s):
// \lab03|cpu|Add2~97_sumout  = SUM(( \lab03|cpu|E_src1 [15] ) + ( !\lab03|cpu|E_alu_sub~q  $ (!\lab03|cpu|E_src2 [15]) ) + ( \lab03|cpu|Add2~102  ))
// \lab03|cpu|Add2~98  = CARRY(( \lab03|cpu|E_src1 [15] ) + ( !\lab03|cpu|E_alu_sub~q  $ (!\lab03|cpu|E_src2 [15]) ) + ( \lab03|cpu|Add2~102  ))

	.dataa(gnd),
	.datab(!\lab03|cpu|E_alu_sub~q ),
	.datac(!\lab03|cpu|E_src1 [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_src2 [15]),
	.datag(gnd),
	.cin(\lab03|cpu|Add2~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lab03|cpu|Add2~97_sumout ),
	.cout(\lab03|cpu|Add2~98 ),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Add2~97 .extended_lut = "off";
defparam \lab03|cpu|Add2~97 .lut_mask = 64'h0000CC3300000F0F;
defparam \lab03|cpu|Add2~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N51
cyclonev_lcell_comb \lab03|cpu|Add2~93 (
// Equation(s):
// \lab03|cpu|Add2~93_sumout  = SUM(( !\lab03|cpu|E_alu_sub~q  $ (!\lab03|cpu|E_src2 [16]) ) + ( \lab03|cpu|E_src1 [16] ) + ( \lab03|cpu|Add2~98  ))
// \lab03|cpu|Add2~94  = CARRY(( !\lab03|cpu|E_alu_sub~q  $ (!\lab03|cpu|E_src2 [16]) ) + ( \lab03|cpu|E_src1 [16] ) + ( \lab03|cpu|Add2~98  ))

	.dataa(gnd),
	.datab(!\lab03|cpu|E_alu_sub~q ),
	.datac(!\lab03|cpu|E_src2 [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_src1 [16]),
	.datag(gnd),
	.cin(\lab03|cpu|Add2~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lab03|cpu|Add2~93_sumout ),
	.cout(\lab03|cpu|Add2~94 ),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Add2~93 .extended_lut = "off";
defparam \lab03|cpu|Add2~93 .lut_mask = 64'h0000FF0000003C3C;
defparam \lab03|cpu|Add2~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N54
cyclonev_lcell_comb \lab03|cpu|Add2~89 (
// Equation(s):
// \lab03|cpu|Add2~89_sumout  = SUM(( \lab03|cpu|E_src1 [17] ) + ( !\lab03|cpu|E_alu_sub~q  $ (!\lab03|cpu|E_src2 [17]) ) + ( \lab03|cpu|Add2~94  ))
// \lab03|cpu|Add2~90  = CARRY(( \lab03|cpu|E_src1 [17] ) + ( !\lab03|cpu|E_alu_sub~q  $ (!\lab03|cpu|E_src2 [17]) ) + ( \lab03|cpu|Add2~94  ))

	.dataa(gnd),
	.datab(!\lab03|cpu|E_alu_sub~q ),
	.datac(!\lab03|cpu|E_src1 [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_src2 [17]),
	.datag(gnd),
	.cin(\lab03|cpu|Add2~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lab03|cpu|Add2~89_sumout ),
	.cout(\lab03|cpu|Add2~90 ),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Add2~89 .extended_lut = "off";
defparam \lab03|cpu|Add2~89 .lut_mask = 64'h0000CC3300000F0F;
defparam \lab03|cpu|Add2~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N57
cyclonev_lcell_comb \lab03|cpu|Add2~85 (
// Equation(s):
// \lab03|cpu|Add2~85_sumout  = SUM(( \lab03|cpu|E_src1 [18] ) + ( !\lab03|cpu|E_alu_sub~q  $ (!\lab03|cpu|E_src2 [18]) ) + ( \lab03|cpu|Add2~90  ))
// \lab03|cpu|Add2~86  = CARRY(( \lab03|cpu|E_src1 [18] ) + ( !\lab03|cpu|E_alu_sub~q  $ (!\lab03|cpu|E_src2 [18]) ) + ( \lab03|cpu|Add2~90  ))

	.dataa(gnd),
	.datab(!\lab03|cpu|E_alu_sub~q ),
	.datac(!\lab03|cpu|E_src1 [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_src2 [18]),
	.datag(gnd),
	.cin(\lab03|cpu|Add2~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lab03|cpu|Add2~85_sumout ),
	.cout(\lab03|cpu|Add2~86 ),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Add2~85 .extended_lut = "off";
defparam \lab03|cpu|Add2~85 .lut_mask = 64'h0000CC3300000F0F;
defparam \lab03|cpu|Add2~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N0
cyclonev_lcell_comb \lab03|cpu|Add2~81 (
// Equation(s):
// \lab03|cpu|Add2~81_sumout  = SUM(( \lab03|cpu|E_src1 [19] ) + ( !\lab03|cpu|E_alu_sub~q  $ (!\lab03|cpu|E_src2 [19]) ) + ( \lab03|cpu|Add2~86  ))
// \lab03|cpu|Add2~82  = CARRY(( \lab03|cpu|E_src1 [19] ) + ( !\lab03|cpu|E_alu_sub~q  $ (!\lab03|cpu|E_src2 [19]) ) + ( \lab03|cpu|Add2~86  ))

	.dataa(gnd),
	.datab(!\lab03|cpu|E_alu_sub~q ),
	.datac(!\lab03|cpu|E_src1 [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_src2 [19]),
	.datag(gnd),
	.cin(\lab03|cpu|Add2~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lab03|cpu|Add2~81_sumout ),
	.cout(\lab03|cpu|Add2~82 ),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Add2~81 .extended_lut = "off";
defparam \lab03|cpu|Add2~81 .lut_mask = 64'h0000CC3300000F0F;
defparam \lab03|cpu|Add2~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N3
cyclonev_lcell_comb \lab03|cpu|Add2~109 (
// Equation(s):
// \lab03|cpu|Add2~109_sumout  = SUM(( !\lab03|cpu|E_alu_sub~q  $ (!\lab03|cpu|E_src2 [20]) ) + ( \lab03|cpu|E_src1 [20] ) + ( \lab03|cpu|Add2~82  ))
// \lab03|cpu|Add2~110  = CARRY(( !\lab03|cpu|E_alu_sub~q  $ (!\lab03|cpu|E_src2 [20]) ) + ( \lab03|cpu|E_src1 [20] ) + ( \lab03|cpu|Add2~82  ))

	.dataa(gnd),
	.datab(!\lab03|cpu|E_alu_sub~q ),
	.datac(!\lab03|cpu|E_src2 [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_src1 [20]),
	.datag(gnd),
	.cin(\lab03|cpu|Add2~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lab03|cpu|Add2~109_sumout ),
	.cout(\lab03|cpu|Add2~110 ),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Add2~109 .extended_lut = "off";
defparam \lab03|cpu|Add2~109 .lut_mask = 64'h0000FF0000003C3C;
defparam \lab03|cpu|Add2~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N6
cyclonev_lcell_comb \lab03|cpu|Add2~77 (
// Equation(s):
// \lab03|cpu|Add2~77_sumout  = SUM(( \lab03|cpu|E_src1 [21] ) + ( !\lab03|cpu|E_alu_sub~q  $ (!\lab03|cpu|E_src2 [21]) ) + ( \lab03|cpu|Add2~110  ))
// \lab03|cpu|Add2~78  = CARRY(( \lab03|cpu|E_src1 [21] ) + ( !\lab03|cpu|E_alu_sub~q  $ (!\lab03|cpu|E_src2 [21]) ) + ( \lab03|cpu|Add2~110  ))

	.dataa(gnd),
	.datab(!\lab03|cpu|E_alu_sub~q ),
	.datac(!\lab03|cpu|E_src1 [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_src2 [21]),
	.datag(gnd),
	.cin(\lab03|cpu|Add2~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lab03|cpu|Add2~77_sumout ),
	.cout(\lab03|cpu|Add2~78 ),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Add2~77 .extended_lut = "off";
defparam \lab03|cpu|Add2~77 .lut_mask = 64'h0000CC3300000F0F;
defparam \lab03|cpu|Add2~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N9
cyclonev_lcell_comb \lab03|cpu|Add2~105 (
// Equation(s):
// \lab03|cpu|Add2~105_sumout  = SUM(( \lab03|cpu|E_src1 [22] ) + ( !\lab03|cpu|E_alu_sub~q  $ (!\lab03|cpu|E_src2 [22]) ) + ( \lab03|cpu|Add2~78  ))
// \lab03|cpu|Add2~106  = CARRY(( \lab03|cpu|E_src1 [22] ) + ( !\lab03|cpu|E_alu_sub~q  $ (!\lab03|cpu|E_src2 [22]) ) + ( \lab03|cpu|Add2~78  ))

	.dataa(gnd),
	.datab(!\lab03|cpu|E_alu_sub~q ),
	.datac(!\lab03|cpu|E_src1 [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_src2 [22]),
	.datag(gnd),
	.cin(\lab03|cpu|Add2~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lab03|cpu|Add2~105_sumout ),
	.cout(\lab03|cpu|Add2~106 ),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Add2~105 .extended_lut = "off";
defparam \lab03|cpu|Add2~105 .lut_mask = 64'h0000CC3300000F0F;
defparam \lab03|cpu|Add2~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N12
cyclonev_lcell_comb \lab03|cpu|Add2~117 (
// Equation(s):
// \lab03|cpu|Add2~117_sumout  = SUM(( \lab03|cpu|E_src1[23]~DUPLICATE_q  ) + ( !\lab03|cpu|E_alu_sub~q  $ (!\lab03|cpu|E_src2 [23]) ) + ( \lab03|cpu|Add2~106  ))
// \lab03|cpu|Add2~118  = CARRY(( \lab03|cpu|E_src1[23]~DUPLICATE_q  ) + ( !\lab03|cpu|E_alu_sub~q  $ (!\lab03|cpu|E_src2 [23]) ) + ( \lab03|cpu|Add2~106  ))

	.dataa(gnd),
	.datab(!\lab03|cpu|E_alu_sub~q ),
	.datac(!\lab03|cpu|E_src1[23]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_src2 [23]),
	.datag(gnd),
	.cin(\lab03|cpu|Add2~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lab03|cpu|Add2~117_sumout ),
	.cout(\lab03|cpu|Add2~118 ),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Add2~117 .extended_lut = "off";
defparam \lab03|cpu|Add2~117 .lut_mask = 64'h0000CC3300000F0F;
defparam \lab03|cpu|Add2~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N15
cyclonev_lcell_comb \lab03|cpu|Add2~113 (
// Equation(s):
// \lab03|cpu|Add2~113_sumout  = SUM(( \lab03|cpu|E_src1 [24] ) + ( !\lab03|cpu|E_src2 [24] $ (!\lab03|cpu|E_alu_sub~q ) ) + ( \lab03|cpu|Add2~118  ))
// \lab03|cpu|Add2~114  = CARRY(( \lab03|cpu|E_src1 [24] ) + ( !\lab03|cpu|E_src2 [24] $ (!\lab03|cpu|E_alu_sub~q ) ) + ( \lab03|cpu|Add2~118  ))

	.dataa(!\lab03|cpu|E_src2 [24]),
	.datab(!\lab03|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(!\lab03|cpu|E_src1 [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lab03|cpu|Add2~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lab03|cpu|Add2~113_sumout ),
	.cout(\lab03|cpu|Add2~114 ),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Add2~113 .extended_lut = "off";
defparam \lab03|cpu|Add2~113 .lut_mask = 64'h00009999000000FF;
defparam \lab03|cpu|Add2~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N18
cyclonev_lcell_comb \lab03|cpu|Add2~125 (
// Equation(s):
// \lab03|cpu|Add2~125_sumout  = SUM(( !\lab03|cpu|E_alu_sub~q  $ (!\lab03|cpu|E_src2 [25]) ) + ( \lab03|cpu|E_src1 [25] ) + ( \lab03|cpu|Add2~114  ))
// \lab03|cpu|Add2~126  = CARRY(( !\lab03|cpu|E_alu_sub~q  $ (!\lab03|cpu|E_src2 [25]) ) + ( \lab03|cpu|E_src1 [25] ) + ( \lab03|cpu|Add2~114  ))

	.dataa(gnd),
	.datab(!\lab03|cpu|E_alu_sub~q ),
	.datac(!\lab03|cpu|E_src2 [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_src1 [25]),
	.datag(gnd),
	.cin(\lab03|cpu|Add2~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lab03|cpu|Add2~125_sumout ),
	.cout(\lab03|cpu|Add2~126 ),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Add2~125 .extended_lut = "off";
defparam \lab03|cpu|Add2~125 .lut_mask = 64'h0000FF0000003C3C;
defparam \lab03|cpu|Add2~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N21
cyclonev_lcell_comb \lab03|cpu|Add2~121 (
// Equation(s):
// \lab03|cpu|Add2~121_sumout  = SUM(( \lab03|cpu|E_src1 [26] ) + ( !\lab03|cpu|E_alu_sub~q  $ (!\lab03|cpu|E_src2 [26]) ) + ( \lab03|cpu|Add2~126  ))
// \lab03|cpu|Add2~122  = CARRY(( \lab03|cpu|E_src1 [26] ) + ( !\lab03|cpu|E_alu_sub~q  $ (!\lab03|cpu|E_src2 [26]) ) + ( \lab03|cpu|Add2~126  ))

	.dataa(gnd),
	.datab(!\lab03|cpu|E_alu_sub~q ),
	.datac(!\lab03|cpu|E_src2 [26]),
	.datad(!\lab03|cpu|E_src1 [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lab03|cpu|Add2~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lab03|cpu|Add2~121_sumout ),
	.cout(\lab03|cpu|Add2~122 ),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Add2~121 .extended_lut = "off";
defparam \lab03|cpu|Add2~121 .lut_mask = 64'h0000C3C3000000FF;
defparam \lab03|cpu|Add2~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N24
cyclonev_lcell_comb \lab03|cpu|Add2~133 (
// Equation(s):
// \lab03|cpu|Add2~133_sumout  = SUM(( \lab03|cpu|E_src1 [27] ) + ( !\lab03|cpu|E_alu_sub~q  $ (!\lab03|cpu|E_src2 [27]) ) + ( \lab03|cpu|Add2~122  ))
// \lab03|cpu|Add2~134  = CARRY(( \lab03|cpu|E_src1 [27] ) + ( !\lab03|cpu|E_alu_sub~q  $ (!\lab03|cpu|E_src2 [27]) ) + ( \lab03|cpu|Add2~122  ))

	.dataa(gnd),
	.datab(!\lab03|cpu|E_alu_sub~q ),
	.datac(!\lab03|cpu|E_src1 [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_src2 [27]),
	.datag(gnd),
	.cin(\lab03|cpu|Add2~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lab03|cpu|Add2~133_sumout ),
	.cout(\lab03|cpu|Add2~134 ),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Add2~133 .extended_lut = "off";
defparam \lab03|cpu|Add2~133 .lut_mask = 64'h0000CC3300000F0F;
defparam \lab03|cpu|Add2~133 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N27
cyclonev_lcell_comb \lab03|cpu|Add2~129 (
// Equation(s):
// \lab03|cpu|Add2~129_sumout  = SUM(( \lab03|cpu|E_src1 [28] ) + ( !\lab03|cpu|E_alu_sub~q  $ (!\lab03|cpu|E_src2 [28]) ) + ( \lab03|cpu|Add2~134  ))
// \lab03|cpu|Add2~130  = CARRY(( \lab03|cpu|E_src1 [28] ) + ( !\lab03|cpu|E_alu_sub~q  $ (!\lab03|cpu|E_src2 [28]) ) + ( \lab03|cpu|Add2~134  ))

	.dataa(gnd),
	.datab(!\lab03|cpu|E_alu_sub~q ),
	.datac(!\lab03|cpu|E_src1 [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_src2 [28]),
	.datag(gnd),
	.cin(\lab03|cpu|Add2~134 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lab03|cpu|Add2~129_sumout ),
	.cout(\lab03|cpu|Add2~130 ),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Add2~129 .extended_lut = "off";
defparam \lab03|cpu|Add2~129 .lut_mask = 64'h0000CC3300000F0F;
defparam \lab03|cpu|Add2~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N30
cyclonev_lcell_comb \lab03|cpu|Add2~73 (
// Equation(s):
// \lab03|cpu|Add2~73_sumout  = SUM(( !\lab03|cpu|E_alu_sub~q  $ (!\lab03|cpu|E_src2 [29]) ) + ( \lab03|cpu|E_src1 [29] ) + ( \lab03|cpu|Add2~130  ))
// \lab03|cpu|Add2~74  = CARRY(( !\lab03|cpu|E_alu_sub~q  $ (!\lab03|cpu|E_src2 [29]) ) + ( \lab03|cpu|E_src1 [29] ) + ( \lab03|cpu|Add2~130  ))

	.dataa(gnd),
	.datab(!\lab03|cpu|E_alu_sub~q ),
	.datac(!\lab03|cpu|E_src2 [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_src1 [29]),
	.datag(gnd),
	.cin(\lab03|cpu|Add2~130 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lab03|cpu|Add2~73_sumout ),
	.cout(\lab03|cpu|Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Add2~73 .extended_lut = "off";
defparam \lab03|cpu|Add2~73 .lut_mask = 64'h0000FF0000003C3C;
defparam \lab03|cpu|Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N33
cyclonev_lcell_comb \lab03|cpu|Add2~69 (
// Equation(s):
// \lab03|cpu|Add2~69_sumout  = SUM(( !\lab03|cpu|E_alu_sub~q  $ (!\lab03|cpu|E_src2 [30]) ) + ( \lab03|cpu|E_src1 [30] ) + ( \lab03|cpu|Add2~74  ))
// \lab03|cpu|Add2~70  = CARRY(( !\lab03|cpu|E_alu_sub~q  $ (!\lab03|cpu|E_src2 [30]) ) + ( \lab03|cpu|E_src1 [30] ) + ( \lab03|cpu|Add2~74  ))

	.dataa(gnd),
	.datab(!\lab03|cpu|E_alu_sub~q ),
	.datac(!\lab03|cpu|E_src2 [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_src1 [30]),
	.datag(gnd),
	.cin(\lab03|cpu|Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lab03|cpu|Add2~69_sumout ),
	.cout(\lab03|cpu|Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Add2~69 .extended_lut = "off";
defparam \lab03|cpu|Add2~69 .lut_mask = 64'h0000FF0000003C3C;
defparam \lab03|cpu|Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N36
cyclonev_lcell_comb \lab03|cpu|Add2~61 (
// Equation(s):
// \lab03|cpu|Add2~61_sumout  = SUM(( !\lab03|cpu|E_invert_arith_src_msb~q  $ (!\lab03|cpu|E_src1 [31]) ) + ( !\lab03|cpu|E_alu_sub~q  $ (!\lab03|cpu|E_invert_arith_src_msb~q  $ (\lab03|cpu|E_src2 [31])) ) + ( \lab03|cpu|Add2~70  ))
// \lab03|cpu|Add2~62  = CARRY(( !\lab03|cpu|E_invert_arith_src_msb~q  $ (!\lab03|cpu|E_src1 [31]) ) + ( !\lab03|cpu|E_alu_sub~q  $ (!\lab03|cpu|E_invert_arith_src_msb~q  $ (\lab03|cpu|E_src2 [31])) ) + ( \lab03|cpu|Add2~70  ))

	.dataa(gnd),
	.datab(!\lab03|cpu|E_alu_sub~q ),
	.datac(!\lab03|cpu|E_invert_arith_src_msb~q ),
	.datad(!\lab03|cpu|E_src1 [31]),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_src2 [31]),
	.datag(gnd),
	.cin(\lab03|cpu|Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lab03|cpu|Add2~61_sumout ),
	.cout(\lab03|cpu|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Add2~61 .extended_lut = "off";
defparam \lab03|cpu|Add2~61 .lut_mask = 64'h0000C33C00000FF0;
defparam \lab03|cpu|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N9
cyclonev_lcell_comb \lab03|cpu|E_alu_result[31]~31 (
// Equation(s):
// \lab03|cpu|E_alu_result[31]~31_combout  = ( \lab03|cpu|Add2~61_sumout  & ( (!\lab03|cpu|R_ctrl_shift_rot~q  & (((!\lab03|cpu|R_ctrl_logic~q )) # (\lab03|cpu|E_logic_result[31]~24_combout ))) # (\lab03|cpu|R_ctrl_shift_rot~q  & 
// (((\lab03|cpu|E_shift_rot_result[31]~DUPLICATE_q )))) ) ) # ( !\lab03|cpu|Add2~61_sumout  & ( (!\lab03|cpu|R_ctrl_shift_rot~q  & (\lab03|cpu|E_logic_result[31]~24_combout  & ((\lab03|cpu|R_ctrl_logic~q )))) # (\lab03|cpu|R_ctrl_shift_rot~q  & 
// (((\lab03|cpu|E_shift_rot_result[31]~DUPLICATE_q )))) ) )

	.dataa(!\lab03|cpu|R_ctrl_shift_rot~q ),
	.datab(!\lab03|cpu|E_logic_result[31]~24_combout ),
	.datac(!\lab03|cpu|E_shift_rot_result[31]~DUPLICATE_q ),
	.datad(!\lab03|cpu|R_ctrl_logic~q ),
	.datae(!\lab03|cpu|Add2~61_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_alu_result[31]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_alu_result[31]~31 .extended_lut = "off";
defparam \lab03|cpu|E_alu_result[31]~31 .lut_mask = 64'h0527AF270527AF27;
defparam \lab03|cpu|E_alu_result[31]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N10
dffeas \lab03|cpu|W_alu_result[31] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_alu_result[31]~31_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|W_alu_result [31]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|W_alu_result[31] .is_wysiwyg = "true";
defparam \lab03|cpu|W_alu_result[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N39
cyclonev_lcell_comb \lab03|cpu|W_rf_wr_data[31]~29 (
// Equation(s):
// \lab03|cpu|W_rf_wr_data[31]~29_combout  = ( \lab03|cpu|R_ctrl_br_cmp~q  & ( (\lab03|cpu|R_ctrl_ld~q  & \lab03|cpu|av_ld_byte3_data [7]) ) ) # ( !\lab03|cpu|R_ctrl_br_cmp~q  & ( (!\lab03|cpu|R_ctrl_ld~q  & (!\lab03|cpu|R_ctrl_rd_ctl_reg~q  & 
// ((\lab03|cpu|W_alu_result [31])))) # (\lab03|cpu|R_ctrl_ld~q  & (((\lab03|cpu|av_ld_byte3_data [7])))) ) )

	.dataa(!\lab03|cpu|R_ctrl_ld~q ),
	.datab(!\lab03|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\lab03|cpu|av_ld_byte3_data [7]),
	.datad(!\lab03|cpu|W_alu_result [31]),
	.datae(gnd),
	.dataf(!\lab03|cpu|R_ctrl_br_cmp~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|W_rf_wr_data[31]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|W_rf_wr_data[31]~29 .extended_lut = "off";
defparam \lab03|cpu|W_rf_wr_data[31]~29 .lut_mask = 64'h058D058D05050505;
defparam \lab03|cpu|W_rf_wr_data[31]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N9
cyclonev_lcell_comb \lab03|cpu|E_st_data[29]~6 (
// Equation(s):
// \lab03|cpu|E_st_data[29]~6_combout  = ( \lab03|cpu|D_ctrl_mem8~1_combout  & ( (!\lab03|cpu|D_ctrl_mem16~1_combout  & (\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29])) # (\lab03|cpu|D_ctrl_mem16~1_combout  & 
// ((\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]))) ) ) # ( !\lab03|cpu|D_ctrl_mem8~1_combout  & ( \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5] ) )

	.dataa(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29]),
	.datab(!\lab03|cpu|D_ctrl_mem16~1_combout ),
	.datac(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datad(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.datae(gnd),
	.dataf(!\lab03|cpu|D_ctrl_mem8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_st_data[29]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_st_data[29]~6 .extended_lut = "off";
defparam \lab03|cpu|E_st_data[29]~6 .lut_mask = 64'h0F0F0F0F44774477;
defparam \lab03|cpu|E_st_data[29]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N11
dffeas \lab03|cpu|d_writedata[29] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_st_data[29]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|d_writedata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|d_writedata[29] .is_wysiwyg = "true";
defparam \lab03|cpu|d_writedata[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N36
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~29 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~29_combout  = ( \mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( \lab03|cpu|d_writedata [29] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.dataf(!\lab03|cpu|d_writedata [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~29 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~29 .lut_mask = 64'h000000000000FFFF;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N21
cyclonev_lcell_comb \lab03|cpu|E_st_data[30]~7 (
// Equation(s):
// \lab03|cpu|E_st_data[30]~7_combout  = ( \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14] & ( (!\lab03|cpu|D_ctrl_mem8~1_combout  & (((\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6])))) # 
// (\lab03|cpu|D_ctrl_mem8~1_combout  & (((\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30])) # (\lab03|cpu|D_ctrl_mem16~1_combout ))) ) ) # ( !\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14] 
// & ( (!\lab03|cpu|D_ctrl_mem8~1_combout  & (((\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6])))) # (\lab03|cpu|D_ctrl_mem8~1_combout  & (!\lab03|cpu|D_ctrl_mem16~1_combout  & 
// (\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30]))) ) )

	.dataa(!\lab03|cpu|D_ctrl_mem16~1_combout ),
	.datab(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30]),
	.datac(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datad(!\lab03|cpu|D_ctrl_mem8~1_combout ),
	.datae(gnd),
	.dataf(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_st_data[30]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_st_data[30]~7 .extended_lut = "off";
defparam \lab03|cpu|E_st_data[30]~7 .lut_mask = 64'h0F220F220F770F77;
defparam \lab03|cpu|E_st_data[30]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N22
dffeas \lab03|cpu|d_writedata[30] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_st_data[30]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|d_writedata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|d_writedata[30] .is_wysiwyg = "true";
defparam \lab03|cpu|d_writedata[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N42
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~30 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~30_combout  = ( \mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( \lab03|cpu|d_writedata [30] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.dataf(!\lab03|cpu|d_writedata [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~30 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~30 .lut_mask = 64'h000000000000FFFF;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N6
cyclonev_lcell_comb \lab03|cpu|E_st_data[31]~8 (
// Equation(s):
// \lab03|cpu|E_st_data[31]~8_combout  = ( \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7] & ( (!\lab03|cpu|D_ctrl_mem8~1_combout ) # ((!\lab03|cpu|D_ctrl_mem16~1_combout  & 
// (\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31])) # (\lab03|cpu|D_ctrl_mem16~1_combout  & ((\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15])))) ) ) # ( 
// !\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7] & ( (\lab03|cpu|D_ctrl_mem8~1_combout  & ((!\lab03|cpu|D_ctrl_mem16~1_combout  & (\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31])) # 
// (\lab03|cpu|D_ctrl_mem16~1_combout  & ((\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]))))) ) )

	.dataa(!\lab03|cpu|D_ctrl_mem8~1_combout ),
	.datab(!\lab03|cpu|D_ctrl_mem16~1_combout ),
	.datac(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31]),
	.datad(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.datae(gnd),
	.dataf(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_st_data[31]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_st_data[31]~8 .extended_lut = "off";
defparam \lab03|cpu|E_st_data[31]~8 .lut_mask = 64'h04150415AEBFAEBF;
defparam \lab03|cpu|E_st_data[31]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N8
dffeas \lab03|cpu|d_writedata[31] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_st_data[31]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|d_writedata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|d_writedata[31] .is_wysiwyg = "true";
defparam \lab03|cpu|d_writedata[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N9
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~31 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~31_combout  = ( \lab03|cpu|d_writedata [31] & ( \mm_interconnect_0|cmd_mux_002|saved_grant [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datae(gnd),
	.dataf(!\lab03|cpu|d_writedata [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~31 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~31 .lut_mask = 64'h0000000000FF00FF;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~31 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \sram|the_altsyncram|auto_generated|ram_block1a24 (
	.portawe(!\sram|wren~1_combout ),
	.portare(\sram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,\mm_interconnect_0|cmd_mux_002|src_payload~31_combout ,\mm_interconnect_0|cmd_mux_002|src_payload~30_combout ,\mm_interconnect_0|cmd_mux_002|src_payload~29_combout ,\mm_interconnect_0|cmd_mux_002|src_payload~28_combout ,
\mm_interconnect_0|cmd_mux_002|src_payload~27_combout ,\mm_interconnect_0|cmd_mux_002|src_payload~5_combout ,\mm_interconnect_0|cmd_mux_002|src_payload~4_combout ,\mm_interconnect_0|cmd_mux_002|src_payload~3_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_002|src_data [47],\mm_interconnect_0|cmd_mux_002|src_data [46],\mm_interconnect_0|cmd_mux_002|src_data [45],\mm_interconnect_0|cmd_mux_002|src_data [44],\mm_interconnect_0|cmd_mux_002|src_data [43],\mm_interconnect_0|cmd_mux_002|src_data [42],
\mm_interconnect_0|cmd_mux_002|src_data [41],\mm_interconnect_0|cmd_mux_002|src_data [40],\mm_interconnect_0|cmd_mux_002|src_data [39],\mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_002|src_data [35]}),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sram|the_altsyncram|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \sram|the_altsyncram|auto_generated|ram_block1a24 .clk0_input_clock_enable = "ena0";
defparam \sram|the_altsyncram|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \sram|the_altsyncram|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \sram|the_altsyncram|auto_generated|ram_block1a24 .init_file = "Lab03_SRAM.hex";
defparam \sram|the_altsyncram|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \sram|the_altsyncram|auto_generated|ram_block1a24 .logical_ram_name = "Lab03_SRAM:sram|altsyncram:the_altsyncram|altsyncram_1sl1:auto_generated|ALTSYNCRAM";
defparam \sram|the_altsyncram|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \sram|the_altsyncram|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \sram|the_altsyncram|auto_generated|ram_block1a24 .port_a_address_width = 10;
defparam \sram|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_enable_mask_width = 1;
defparam \sram|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_size = 10;
defparam \sram|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \sram|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \sram|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_width = 10;
defparam \sram|the_altsyncram|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \sram|the_altsyncram|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \sram|the_altsyncram|auto_generated|ram_block1a24 .port_a_last_address = 1023;
defparam \sram|the_altsyncram|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 1024;
defparam \sram|the_altsyncram|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \sram|the_altsyncram|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "dont_care";
defparam \sram|the_altsyncram|auto_generated|ram_block1a24 .port_b_address_width = 10;
defparam \sram|the_altsyncram|auto_generated|ram_block1a24 .port_b_data_width = 10;
defparam \sram|the_altsyncram|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \sram|the_altsyncram|auto_generated|ram_block1a24 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \sram|the_altsyncram|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \sram|the_altsyncram|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \sram|the_altsyncram|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \sram|the_altsyncram|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N45
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~5 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~5_combout  = ( \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [30] & ( ((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \sram|the_altsyncram|auto_generated|q_a [30])) # 
// (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) ) ) # ( !\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [30] & ( (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \sram|the_altsyncram|auto_generated|q_a [30]) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datac(!\sram|the_altsyncram|auto_generated|q_a [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~5 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_payload~5 .lut_mask = 64'h0505050537373737;
defparam \mm_interconnect_0|rsp_mux|src_payload~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N46
dffeas \lab03|cpu|av_ld_byte3_data[6] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_payload~5_combout ),
	.asdata(\lab03|cpu|av_fill_bit~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|av_ld_aligning_data~q ),
	.ena(!\lab03|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|av_ld_byte3_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte3_data[6] .is_wysiwyg = "true";
defparam \lab03|cpu|av_ld_byte3_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N51
cyclonev_lcell_comb \lab03|cpu|E_logic_result[30]~23 (
// Equation(s):
// \lab03|cpu|E_logic_result[30]~23_combout  = ( \lab03|cpu|R_logic_op [0] & ( (!\lab03|cpu|R_logic_op [1] & (\lab03|cpu|E_src2 [30] & \lab03|cpu|E_src1 [30])) # (\lab03|cpu|R_logic_op [1] & (!\lab03|cpu|E_src2 [30] $ (!\lab03|cpu|E_src1 [30]))) ) ) # ( 
// !\lab03|cpu|R_logic_op [0] & ( !\lab03|cpu|R_logic_op [1] $ (((\lab03|cpu|E_src1 [30]) # (\lab03|cpu|E_src2 [30]))) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|R_logic_op [1]),
	.datac(!\lab03|cpu|E_src2 [30]),
	.datad(!\lab03|cpu|E_src1 [30]),
	.datae(gnd),
	.dataf(!\lab03|cpu|R_logic_op [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_logic_result[30]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_logic_result[30]~23 .extended_lut = "off";
defparam \lab03|cpu|E_logic_result[30]~23 .lut_mask = 64'hC333C333033C033C;
defparam \lab03|cpu|E_logic_result[30]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N48
cyclonev_lcell_comb \lab03|cpu|E_alu_result[30]~30 (
// Equation(s):
// \lab03|cpu|E_alu_result[30]~30_combout  = ( \lab03|cpu|R_ctrl_shift_rot~q  & ( \lab03|cpu|Add2~69_sumout  & ( \lab03|cpu|E_shift_rot_result [30] ) ) ) # ( !\lab03|cpu|R_ctrl_shift_rot~q  & ( \lab03|cpu|Add2~69_sumout  & ( (!\lab03|cpu|R_ctrl_logic~q ) # 
// (\lab03|cpu|E_logic_result[30]~23_combout ) ) ) ) # ( \lab03|cpu|R_ctrl_shift_rot~q  & ( !\lab03|cpu|Add2~69_sumout  & ( \lab03|cpu|E_shift_rot_result [30] ) ) ) # ( !\lab03|cpu|R_ctrl_shift_rot~q  & ( !\lab03|cpu|Add2~69_sumout  & ( 
// (\lab03|cpu|E_logic_result[30]~23_combout  & \lab03|cpu|R_ctrl_logic~q ) ) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|E_logic_result[30]~23_combout ),
	.datac(!\lab03|cpu|R_ctrl_logic~q ),
	.datad(!\lab03|cpu|E_shift_rot_result [30]),
	.datae(!\lab03|cpu|R_ctrl_shift_rot~q ),
	.dataf(!\lab03|cpu|Add2~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_alu_result[30]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_alu_result[30]~30 .extended_lut = "off";
defparam \lab03|cpu|E_alu_result[30]~30 .lut_mask = 64'h030300FFF3F300FF;
defparam \lab03|cpu|E_alu_result[30]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N49
dffeas \lab03|cpu|W_alu_result[30] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_alu_result[30]~30_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|W_alu_result [30]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|W_alu_result[30] .is_wysiwyg = "true";
defparam \lab03|cpu|W_alu_result[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N18
cyclonev_lcell_comb \lab03|cpu|W_rf_wr_data[30]~28 (
// Equation(s):
// \lab03|cpu|W_rf_wr_data[30]~28_combout  = ( \lab03|cpu|R_ctrl_br_cmp~q  & ( (\lab03|cpu|R_ctrl_ld~q  & \lab03|cpu|av_ld_byte3_data [6]) ) ) # ( !\lab03|cpu|R_ctrl_br_cmp~q  & ( (!\lab03|cpu|R_ctrl_ld~q  & (!\lab03|cpu|R_ctrl_rd_ctl_reg~q  & 
// ((\lab03|cpu|W_alu_result [30])))) # (\lab03|cpu|R_ctrl_ld~q  & (((\lab03|cpu|av_ld_byte3_data [6])))) ) )

	.dataa(!\lab03|cpu|R_ctrl_ld~q ),
	.datab(!\lab03|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\lab03|cpu|av_ld_byte3_data [6]),
	.datad(!\lab03|cpu|W_alu_result [30]),
	.datae(gnd),
	.dataf(!\lab03|cpu|R_ctrl_br_cmp~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|W_rf_wr_data[30]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|W_rf_wr_data[30]~28 .extended_lut = "off";
defparam \lab03|cpu|W_rf_wr_data[30]~28 .lut_mask = 64'h058D058D05050505;
defparam \lab03|cpu|W_rf_wr_data[30]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N50
dffeas \lab03|cpu|E_src1[29] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [29]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_src1[1]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src1[29] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src1[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N48
cyclonev_lcell_comb \lab03|cpu|E_logic_result[29]~22 (
// Equation(s):
// \lab03|cpu|E_logic_result[29]~22_combout  = ( \lab03|cpu|E_src2 [29] & ( !\lab03|cpu|R_logic_op [1] $ (((!\lab03|cpu|R_logic_op [0]) # (!\lab03|cpu|E_src1 [29]))) ) ) # ( !\lab03|cpu|E_src2 [29] & ( (!\lab03|cpu|R_logic_op [1] & (!\lab03|cpu|R_logic_op 
// [0] & !\lab03|cpu|E_src1 [29])) # (\lab03|cpu|R_logic_op [1] & ((\lab03|cpu|E_src1 [29]))) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|R_logic_op [1]),
	.datac(!\lab03|cpu|R_logic_op [0]),
	.datad(!\lab03|cpu|E_src1 [29]),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_src2 [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_logic_result[29]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_logic_result[29]~22 .extended_lut = "off";
defparam \lab03|cpu|E_logic_result[29]~22 .lut_mask = 64'hC033C033333C333C;
defparam \lab03|cpu|E_logic_result[29]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N45
cyclonev_lcell_comb \lab03|cpu|E_alu_result[29]~29 (
// Equation(s):
// \lab03|cpu|E_alu_result[29]~29_combout  = ( \lab03|cpu|Add2~73_sumout  & ( (!\lab03|cpu|R_ctrl_shift_rot~q  & ((!\lab03|cpu|R_ctrl_logic~q ) # ((\lab03|cpu|E_logic_result[29]~22_combout )))) # (\lab03|cpu|R_ctrl_shift_rot~q  & 
// (((\lab03|cpu|E_shift_rot_result [29])))) ) ) # ( !\lab03|cpu|Add2~73_sumout  & ( (!\lab03|cpu|R_ctrl_shift_rot~q  & (\lab03|cpu|R_ctrl_logic~q  & (\lab03|cpu|E_logic_result[29]~22_combout ))) # (\lab03|cpu|R_ctrl_shift_rot~q  & 
// (((\lab03|cpu|E_shift_rot_result [29])))) ) )

	.dataa(!\lab03|cpu|R_ctrl_logic~q ),
	.datab(!\lab03|cpu|R_ctrl_shift_rot~q ),
	.datac(!\lab03|cpu|E_logic_result[29]~22_combout ),
	.datad(!\lab03|cpu|E_shift_rot_result [29]),
	.datae(gnd),
	.dataf(!\lab03|cpu|Add2~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_alu_result[29]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_alu_result[29]~29 .extended_lut = "off";
defparam \lab03|cpu|E_alu_result[29]~29 .lut_mask = 64'h043704378CBF8CBF;
defparam \lab03|cpu|E_alu_result[29]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N46
dffeas \lab03|cpu|W_alu_result[29] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_alu_result[29]~29_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|W_alu_result [29]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|W_alu_result[29] .is_wysiwyg = "true";
defparam \lab03|cpu|W_alu_result[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N49
dffeas \lab03|cpu|av_ld_byte3_data[5]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_payload~4_combout ),
	.asdata(\lab03|cpu|av_fill_bit~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|av_ld_aligning_data~q ),
	.ena(!\lab03|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|av_ld_byte3_data[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte3_data[5]~DUPLICATE .is_wysiwyg = "true";
defparam \lab03|cpu|av_ld_byte3_data[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N57
cyclonev_lcell_comb \lab03|cpu|W_rf_wr_data[29]~27 (
// Equation(s):
// \lab03|cpu|W_rf_wr_data[29]~27_combout  = ( \lab03|cpu|av_ld_byte3_data[5]~DUPLICATE_q  & ( ((!\lab03|cpu|R_ctrl_br_cmp~q  & (!\lab03|cpu|R_ctrl_rd_ctl_reg~q  & \lab03|cpu|W_alu_result [29]))) # (\lab03|cpu|R_ctrl_ld~q ) ) ) # ( 
// !\lab03|cpu|av_ld_byte3_data[5]~DUPLICATE_q  & ( (!\lab03|cpu|R_ctrl_br_cmp~q  & (!\lab03|cpu|R_ctrl_rd_ctl_reg~q  & (\lab03|cpu|W_alu_result [29] & !\lab03|cpu|R_ctrl_ld~q ))) ) )

	.dataa(!\lab03|cpu|R_ctrl_br_cmp~q ),
	.datab(!\lab03|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\lab03|cpu|W_alu_result [29]),
	.datad(!\lab03|cpu|R_ctrl_ld~q ),
	.datae(gnd),
	.dataf(!\lab03|cpu|av_ld_byte3_data[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|W_rf_wr_data[29]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|W_rf_wr_data[29]~27 .extended_lut = "off";
defparam \lab03|cpu|W_rf_wr_data[29]~27 .lut_mask = 64'h0800080008FF08FF;
defparam \lab03|cpu|W_rf_wr_data[29]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N47
dffeas \lab03|cpu|E_src1[28] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [28]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_src1[1]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src1[28] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src1[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N45
cyclonev_lcell_comb \lab03|cpu|E_logic_result[28]~21 (
// Equation(s):
// \lab03|cpu|E_logic_result[28]~21_combout  = ( \lab03|cpu|E_src2 [28] & ( !\lab03|cpu|R_logic_op [1] $ (((!\lab03|cpu|R_logic_op [0]) # (!\lab03|cpu|E_src1 [28]))) ) ) # ( !\lab03|cpu|E_src2 [28] & ( (!\lab03|cpu|R_logic_op [1] & (!\lab03|cpu|R_logic_op 
// [0] & !\lab03|cpu|E_src1 [28])) # (\lab03|cpu|R_logic_op [1] & ((\lab03|cpu|E_src1 [28]))) ) )

	.dataa(!\lab03|cpu|R_logic_op [0]),
	.datab(!\lab03|cpu|R_logic_op [1]),
	.datac(gnd),
	.datad(!\lab03|cpu|E_src1 [28]),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_src2 [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_logic_result[28]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_logic_result[28]~21 .extended_lut = "off";
defparam \lab03|cpu|E_logic_result[28]~21 .lut_mask = 64'h8833883333663366;
defparam \lab03|cpu|E_logic_result[28]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N31
dffeas \lab03|cpu|E_shift_rot_result[28]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_shift_rot_result_nxt[28]~29_combout ),
	.asdata(\lab03|cpu|E_src1 [28]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_shift_rot_result[28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result[28]~DUPLICATE .is_wysiwyg = "true";
defparam \lab03|cpu|E_shift_rot_result[28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N42
cyclonev_lcell_comb \lab03|cpu|E_alu_result[28]~28 (
// Equation(s):
// \lab03|cpu|E_alu_result[28]~28_combout  = ( \lab03|cpu|E_shift_rot_result[28]~DUPLICATE_q  & ( ((!\lab03|cpu|R_ctrl_logic~q  & (\lab03|cpu|Add2~129_sumout )) # (\lab03|cpu|R_ctrl_logic~q  & ((\lab03|cpu|E_logic_result[28]~21_combout )))) # 
// (\lab03|cpu|R_ctrl_shift_rot~q ) ) ) # ( !\lab03|cpu|E_shift_rot_result[28]~DUPLICATE_q  & ( (!\lab03|cpu|R_ctrl_shift_rot~q  & ((!\lab03|cpu|R_ctrl_logic~q  & (\lab03|cpu|Add2~129_sumout )) # (\lab03|cpu|R_ctrl_logic~q  & 
// ((\lab03|cpu|E_logic_result[28]~21_combout ))))) ) )

	.dataa(!\lab03|cpu|R_ctrl_logic~q ),
	.datab(!\lab03|cpu|R_ctrl_shift_rot~q ),
	.datac(!\lab03|cpu|Add2~129_sumout ),
	.datad(!\lab03|cpu|E_logic_result[28]~21_combout ),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_shift_rot_result[28]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_alu_result[28]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_alu_result[28]~28 .extended_lut = "off";
defparam \lab03|cpu|E_alu_result[28]~28 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \lab03|cpu|E_alu_result[28]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N43
dffeas \lab03|cpu|W_alu_result[28] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_alu_result[28]~28_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|W_alu_result [28]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|W_alu_result[28] .is_wysiwyg = "true";
defparam \lab03|cpu|W_alu_result[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N54
cyclonev_lcell_comb \lab03|cpu|W_rf_wr_data[28]~26 (
// Equation(s):
// \lab03|cpu|W_rf_wr_data[28]~26_combout  = ( \lab03|cpu|W_alu_result [28] & ( (!\lab03|cpu|R_ctrl_ld~q  & (!\lab03|cpu|R_ctrl_br_cmp~q  & (!\lab03|cpu|R_ctrl_rd_ctl_reg~q ))) # (\lab03|cpu|R_ctrl_ld~q  & (((\lab03|cpu|av_ld_byte3_data[4]~DUPLICATE_q )))) ) 
// ) # ( !\lab03|cpu|W_alu_result [28] & ( (\lab03|cpu|av_ld_byte3_data[4]~DUPLICATE_q  & \lab03|cpu|R_ctrl_ld~q ) ) )

	.dataa(!\lab03|cpu|R_ctrl_br_cmp~q ),
	.datab(!\lab03|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\lab03|cpu|av_ld_byte3_data[4]~DUPLICATE_q ),
	.datad(!\lab03|cpu|R_ctrl_ld~q ),
	.datae(gnd),
	.dataf(!\lab03|cpu|W_alu_result [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|W_rf_wr_data[28]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|W_rf_wr_data[28]~26 .extended_lut = "off";
defparam \lab03|cpu|W_rf_wr_data[28]~26 .lut_mask = 64'h000F000F880F880F;
defparam \lab03|cpu|W_rf_wr_data[28]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N59
dffeas \lab03|cpu|E_src1[31] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [31]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_src1[1]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src1[31] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src1[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N8
dffeas \lab03|cpu|E_shift_rot_result[31] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_shift_rot_result_nxt[31]~16_combout ),
	.asdata(\lab03|cpu|E_src1 [31]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_shift_rot_result [31]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result[31] .is_wysiwyg = "true";
defparam \lab03|cpu|E_shift_rot_result[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N36
cyclonev_lcell_comb \lab03|cpu|E_shift_rot_result_nxt[30]~18 (
// Equation(s):
// \lab03|cpu|E_shift_rot_result_nxt[30]~18_combout  = (!\lab03|cpu|R_ctrl_shift_rot_right~q  & ((\lab03|cpu|E_shift_rot_result [29]))) # (\lab03|cpu|R_ctrl_shift_rot_right~q  & (\lab03|cpu|E_shift_rot_result [31]))

	.dataa(!\lab03|cpu|R_ctrl_shift_rot_right~q ),
	.datab(!\lab03|cpu|E_shift_rot_result [31]),
	.datac(!\lab03|cpu|E_shift_rot_result [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_shift_rot_result_nxt[30]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result_nxt[30]~18 .extended_lut = "off";
defparam \lab03|cpu|E_shift_rot_result_nxt[30]~18 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \lab03|cpu|E_shift_rot_result_nxt[30]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N37
dffeas \lab03|cpu|E_shift_rot_result[30] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_shift_rot_result_nxt[30]~18_combout ),
	.asdata(\lab03|cpu|E_src1 [30]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_shift_rot_result [30]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result[30] .is_wysiwyg = "true";
defparam \lab03|cpu|E_shift_rot_result[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N3
cyclonev_lcell_comb \lab03|cpu|E_shift_rot_result_nxt[29]~30 (
// Equation(s):
// \lab03|cpu|E_shift_rot_result_nxt[29]~30_combout  = (!\lab03|cpu|R_ctrl_shift_rot_right~q  & (\lab03|cpu|E_shift_rot_result [28])) # (\lab03|cpu|R_ctrl_shift_rot_right~q  & ((\lab03|cpu|E_shift_rot_result [30])))

	.dataa(!\lab03|cpu|R_ctrl_shift_rot_right~q ),
	.datab(!\lab03|cpu|E_shift_rot_result [28]),
	.datac(!\lab03|cpu|E_shift_rot_result [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_shift_rot_result_nxt[29]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result_nxt[29]~30 .extended_lut = "off";
defparam \lab03|cpu|E_shift_rot_result_nxt[29]~30 .lut_mask = 64'h2727272727272727;
defparam \lab03|cpu|E_shift_rot_result_nxt[29]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N4
dffeas \lab03|cpu|E_shift_rot_result[29] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_shift_rot_result_nxt[29]~30_combout ),
	.asdata(\lab03|cpu|E_src1 [29]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_shift_rot_result [29]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result[29] .is_wysiwyg = "true";
defparam \lab03|cpu|E_shift_rot_result[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N30
cyclonev_lcell_comb \lab03|cpu|E_shift_rot_result_nxt[28]~29 (
// Equation(s):
// \lab03|cpu|E_shift_rot_result_nxt[28]~29_combout  = (!\lab03|cpu|R_ctrl_shift_rot_right~q  & (\lab03|cpu|E_shift_rot_result [27])) # (\lab03|cpu|R_ctrl_shift_rot_right~q  & ((\lab03|cpu|E_shift_rot_result [29])))

	.dataa(!\lab03|cpu|R_ctrl_shift_rot_right~q ),
	.datab(!\lab03|cpu|E_shift_rot_result [27]),
	.datac(!\lab03|cpu|E_shift_rot_result [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_shift_rot_result_nxt[28]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result_nxt[28]~29 .extended_lut = "off";
defparam \lab03|cpu|E_shift_rot_result_nxt[28]~29 .lut_mask = 64'h2727272727272727;
defparam \lab03|cpu|E_shift_rot_result_nxt[28]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N32
dffeas \lab03|cpu|E_shift_rot_result[28] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_shift_rot_result_nxt[28]~29_combout ),
	.asdata(\lab03|cpu|E_src1 [28]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_shift_rot_result [28]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result[28] .is_wysiwyg = "true";
defparam \lab03|cpu|E_shift_rot_result[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N48
cyclonev_lcell_comb \lab03|cpu|E_shift_rot_result_nxt[19]~21 (
// Equation(s):
// \lab03|cpu|E_shift_rot_result_nxt[19]~21_combout  = ( \lab03|cpu|E_shift_rot_result [20] & ( (\lab03|cpu|E_shift_rot_result [18]) # (\lab03|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( !\lab03|cpu|E_shift_rot_result [20] & ( 
// (!\lab03|cpu|R_ctrl_shift_rot_right~q  & \lab03|cpu|E_shift_rot_result [18]) ) )

	.dataa(!\lab03|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\lab03|cpu|E_shift_rot_result [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_shift_rot_result [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_shift_rot_result_nxt[19]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result_nxt[19]~21 .extended_lut = "off";
defparam \lab03|cpu|E_shift_rot_result_nxt[19]~21 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \lab03|cpu|E_shift_rot_result_nxt[19]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N49
dffeas \lab03|cpu|E_shift_rot_result[19]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_shift_rot_result_nxt[19]~21_combout ),
	.asdata(\lab03|cpu|E_src1 [19]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_shift_rot_result[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result[19]~DUPLICATE .is_wysiwyg = "true";
defparam \lab03|cpu|E_shift_rot_result[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N21
cyclonev_lcell_comb \lab03|cpu|E_shift_rot_result_nxt[20]~24 (
// Equation(s):
// \lab03|cpu|E_shift_rot_result_nxt[20]~24_combout  = ( \lab03|cpu|E_shift_rot_result [21] & ( (\lab03|cpu|E_shift_rot_result[19]~DUPLICATE_q ) # (\lab03|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( !\lab03|cpu|E_shift_rot_result [21] & ( 
// (!\lab03|cpu|R_ctrl_shift_rot_right~q  & \lab03|cpu|E_shift_rot_result[19]~DUPLICATE_q ) ) )

	.dataa(!\lab03|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\lab03|cpu|E_shift_rot_result[19]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_shift_rot_result [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_shift_rot_result_nxt[20]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result_nxt[20]~24 .extended_lut = "off";
defparam \lab03|cpu|E_shift_rot_result_nxt[20]~24 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \lab03|cpu|E_shift_rot_result_nxt[20]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N22
dffeas \lab03|cpu|E_shift_rot_result[20] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_shift_rot_result_nxt[20]~24_combout ),
	.asdata(\lab03|cpu|E_src1 [20]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_shift_rot_result [20]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result[20] .is_wysiwyg = "true";
defparam \lab03|cpu|E_shift_rot_result[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N18
cyclonev_lcell_comb \lab03|cpu|E_shift_rot_result_nxt[21]~20 (
// Equation(s):
// \lab03|cpu|E_shift_rot_result_nxt[21]~20_combout  = ( \lab03|cpu|E_shift_rot_result [20] & ( (!\lab03|cpu|R_ctrl_shift_rot_right~q ) # (\lab03|cpu|E_shift_rot_result [22]) ) ) # ( !\lab03|cpu|E_shift_rot_result [20] & ( 
// (\lab03|cpu|R_ctrl_shift_rot_right~q  & \lab03|cpu|E_shift_rot_result [22]) ) )

	.dataa(!\lab03|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\lab03|cpu|E_shift_rot_result [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_shift_rot_result [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_shift_rot_result_nxt[21]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result_nxt[21]~20 .extended_lut = "off";
defparam \lab03|cpu|E_shift_rot_result_nxt[21]~20 .lut_mask = 64'h05050505AFAFAFAF;
defparam \lab03|cpu|E_shift_rot_result_nxt[21]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N20
dffeas \lab03|cpu|E_shift_rot_result[21] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_shift_rot_result_nxt[21]~20_combout ),
	.asdata(\lab03|cpu|E_src1 [21]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_shift_rot_result [21]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result[21] .is_wysiwyg = "true";
defparam \lab03|cpu|E_shift_rot_result[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N45
cyclonev_lcell_comb \lab03|cpu|E_shift_rot_result_nxt[22]~23 (
// Equation(s):
// \lab03|cpu|E_shift_rot_result_nxt[22]~23_combout  = ( \lab03|cpu|E_shift_rot_result [21] & ( (!\lab03|cpu|R_ctrl_shift_rot_right~q ) # (\lab03|cpu|E_shift_rot_result [23]) ) ) # ( !\lab03|cpu|E_shift_rot_result [21] & ( 
// (\lab03|cpu|R_ctrl_shift_rot_right~q  & \lab03|cpu|E_shift_rot_result [23]) ) )

	.dataa(!\lab03|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\lab03|cpu|E_shift_rot_result [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_shift_rot_result [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_shift_rot_result_nxt[22]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result_nxt[22]~23 .extended_lut = "off";
defparam \lab03|cpu|E_shift_rot_result_nxt[22]~23 .lut_mask = 64'h05050505AFAFAFAF;
defparam \lab03|cpu|E_shift_rot_result_nxt[22]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N46
dffeas \lab03|cpu|E_shift_rot_result[22] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_shift_rot_result_nxt[22]~23_combout ),
	.asdata(\lab03|cpu|E_src1 [22]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_shift_rot_result [22]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result[22] .is_wysiwyg = "true";
defparam \lab03|cpu|E_shift_rot_result[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N42
cyclonev_lcell_comb \lab03|cpu|E_shift_rot_result_nxt[23]~26 (
// Equation(s):
// \lab03|cpu|E_shift_rot_result_nxt[23]~26_combout  = ( \lab03|cpu|E_shift_rot_result [24] & ( (\lab03|cpu|E_shift_rot_result [22]) # (\lab03|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( !\lab03|cpu|E_shift_rot_result [24] & ( 
// (!\lab03|cpu|R_ctrl_shift_rot_right~q  & \lab03|cpu|E_shift_rot_result [22]) ) )

	.dataa(!\lab03|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\lab03|cpu|E_shift_rot_result [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_shift_rot_result [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_shift_rot_result_nxt[23]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result_nxt[23]~26 .extended_lut = "off";
defparam \lab03|cpu|E_shift_rot_result_nxt[23]~26 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \lab03|cpu|E_shift_rot_result_nxt[23]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N44
dffeas \lab03|cpu|E_shift_rot_result[23] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_shift_rot_result_nxt[23]~26_combout ),
	.asdata(\lab03|cpu|E_src1 [23]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_shift_rot_result [23]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result[23] .is_wysiwyg = "true";
defparam \lab03|cpu|E_shift_rot_result[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N27
cyclonev_lcell_comb \lab03|cpu|E_shift_rot_result_nxt[24]~25 (
// Equation(s):
// \lab03|cpu|E_shift_rot_result_nxt[24]~25_combout  = ( \lab03|cpu|R_ctrl_shift_rot_right~q  & ( \lab03|cpu|E_shift_rot_result [25] ) ) # ( !\lab03|cpu|R_ctrl_shift_rot_right~q  & ( \lab03|cpu|E_shift_rot_result [25] & ( \lab03|cpu|E_shift_rot_result [23] ) 
// ) ) # ( !\lab03|cpu|R_ctrl_shift_rot_right~q  & ( !\lab03|cpu|E_shift_rot_result [25] & ( \lab03|cpu|E_shift_rot_result [23] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lab03|cpu|E_shift_rot_result [23]),
	.datad(gnd),
	.datae(!\lab03|cpu|R_ctrl_shift_rot_right~q ),
	.dataf(!\lab03|cpu|E_shift_rot_result [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_shift_rot_result_nxt[24]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result_nxt[24]~25 .extended_lut = "off";
defparam \lab03|cpu|E_shift_rot_result_nxt[24]~25 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \lab03|cpu|E_shift_rot_result_nxt[24]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N28
dffeas \lab03|cpu|E_shift_rot_result[24] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_shift_rot_result_nxt[24]~25_combout ),
	.asdata(\lab03|cpu|E_src1 [24]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_shift_rot_result [24]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result[24] .is_wysiwyg = "true";
defparam \lab03|cpu|E_shift_rot_result[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N39
cyclonev_lcell_comb \lab03|cpu|E_shift_rot_result_nxt[25]~28 (
// Equation(s):
// \lab03|cpu|E_shift_rot_result_nxt[25]~28_combout  = ( \lab03|cpu|E_shift_rot_result [26] & ( (\lab03|cpu|E_shift_rot_result [24]) # (\lab03|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( !\lab03|cpu|E_shift_rot_result [26] & ( 
// (!\lab03|cpu|R_ctrl_shift_rot_right~q  & \lab03|cpu|E_shift_rot_result [24]) ) )

	.dataa(!\lab03|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\lab03|cpu|E_shift_rot_result [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_shift_rot_result [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_shift_rot_result_nxt[25]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result_nxt[25]~28 .extended_lut = "off";
defparam \lab03|cpu|E_shift_rot_result_nxt[25]~28 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \lab03|cpu|E_shift_rot_result_nxt[25]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N40
dffeas \lab03|cpu|E_shift_rot_result[25] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_shift_rot_result_nxt[25]~28_combout ),
	.asdata(\lab03|cpu|E_src1 [25]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_shift_rot_result [25]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result[25] .is_wysiwyg = "true";
defparam \lab03|cpu|E_shift_rot_result[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N33
cyclonev_lcell_comb \lab03|cpu|E_shift_rot_result_nxt[26]~27 (
// Equation(s):
// \lab03|cpu|E_shift_rot_result_nxt[26]~27_combout  = ( \lab03|cpu|E_shift_rot_result [25] & ( (!\lab03|cpu|R_ctrl_shift_rot_right~q ) # (\lab03|cpu|E_shift_rot_result [27]) ) ) # ( !\lab03|cpu|E_shift_rot_result [25] & ( (\lab03|cpu|E_shift_rot_result [27] 
// & \lab03|cpu|R_ctrl_shift_rot_right~q ) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|E_shift_rot_result [27]),
	.datac(gnd),
	.datad(!\lab03|cpu|R_ctrl_shift_rot_right~q ),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_shift_rot_result [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_shift_rot_result_nxt[26]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result_nxt[26]~27 .extended_lut = "off";
defparam \lab03|cpu|E_shift_rot_result_nxt[26]~27 .lut_mask = 64'h00330033FF33FF33;
defparam \lab03|cpu|E_shift_rot_result_nxt[26]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N34
dffeas \lab03|cpu|E_shift_rot_result[26] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_shift_rot_result_nxt[26]~27_combout ),
	.asdata(\lab03|cpu|E_src1 [26]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_shift_rot_result [26]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result[26] .is_wysiwyg = "true";
defparam \lab03|cpu|E_shift_rot_result[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N0
cyclonev_lcell_comb \lab03|cpu|E_shift_rot_result_nxt[27]~31 (
// Equation(s):
// \lab03|cpu|E_shift_rot_result_nxt[27]~31_combout  = (!\lab03|cpu|R_ctrl_shift_rot_right~q  & ((\lab03|cpu|E_shift_rot_result [26]))) # (\lab03|cpu|R_ctrl_shift_rot_right~q  & (\lab03|cpu|E_shift_rot_result [28]))

	.dataa(!\lab03|cpu|R_ctrl_shift_rot_right~q ),
	.datab(!\lab03|cpu|E_shift_rot_result [28]),
	.datac(!\lab03|cpu|E_shift_rot_result [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_shift_rot_result_nxt[27]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result_nxt[27]~31 .extended_lut = "off";
defparam \lab03|cpu|E_shift_rot_result_nxt[27]~31 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \lab03|cpu|E_shift_rot_result_nxt[27]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N1
dffeas \lab03|cpu|E_shift_rot_result[27] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_shift_rot_result_nxt[27]~31_combout ),
	.asdata(\lab03|cpu|E_src1 [27]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_shift_rot_result [27]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result[27] .is_wysiwyg = "true";
defparam \lab03|cpu|E_shift_rot_result[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N54
cyclonev_lcell_comb \lab03|cpu|E_logic_result[27]~25 (
// Equation(s):
// \lab03|cpu|E_logic_result[27]~25_combout  = ( \lab03|cpu|E_src2 [27] & ( !\lab03|cpu|R_logic_op [1] $ (((!\lab03|cpu|R_logic_op [0]) # (!\lab03|cpu|E_src1 [27]))) ) ) # ( !\lab03|cpu|E_src2 [27] & ( (!\lab03|cpu|R_logic_op [1] & (!\lab03|cpu|R_logic_op 
// [0] & !\lab03|cpu|E_src1 [27])) # (\lab03|cpu|R_logic_op [1] & ((\lab03|cpu|E_src1 [27]))) ) )

	.dataa(!\lab03|cpu|R_logic_op [0]),
	.datab(!\lab03|cpu|R_logic_op [1]),
	.datac(gnd),
	.datad(!\lab03|cpu|E_src1 [27]),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_src2 [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_logic_result[27]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_logic_result[27]~25 .extended_lut = "off";
defparam \lab03|cpu|E_logic_result[27]~25 .lut_mask = 64'h8833883333663366;
defparam \lab03|cpu|E_logic_result[27]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N24
cyclonev_lcell_comb \lab03|cpu|E_alu_result[27]~32 (
// Equation(s):
// \lab03|cpu|E_alu_result[27]~32_combout  = ( \lab03|cpu|R_ctrl_logic~q  & ( \lab03|cpu|E_logic_result[27]~25_combout  & ( (!\lab03|cpu|R_ctrl_shift_rot~q ) # (\lab03|cpu|E_shift_rot_result [27]) ) ) ) # ( !\lab03|cpu|R_ctrl_logic~q  & ( 
// \lab03|cpu|E_logic_result[27]~25_combout  & ( (!\lab03|cpu|R_ctrl_shift_rot~q  & ((\lab03|cpu|Add2~133_sumout ))) # (\lab03|cpu|R_ctrl_shift_rot~q  & (\lab03|cpu|E_shift_rot_result [27])) ) ) ) # ( \lab03|cpu|R_ctrl_logic~q  & ( 
// !\lab03|cpu|E_logic_result[27]~25_combout  & ( (\lab03|cpu|E_shift_rot_result [27] & \lab03|cpu|R_ctrl_shift_rot~q ) ) ) ) # ( !\lab03|cpu|R_ctrl_logic~q  & ( !\lab03|cpu|E_logic_result[27]~25_combout  & ( (!\lab03|cpu|R_ctrl_shift_rot~q  & 
// ((\lab03|cpu|Add2~133_sumout ))) # (\lab03|cpu|R_ctrl_shift_rot~q  & (\lab03|cpu|E_shift_rot_result [27])) ) ) )

	.dataa(!\lab03|cpu|E_shift_rot_result [27]),
	.datab(!\lab03|cpu|Add2~133_sumout ),
	.datac(!\lab03|cpu|R_ctrl_shift_rot~q ),
	.datad(gnd),
	.datae(!\lab03|cpu|R_ctrl_logic~q ),
	.dataf(!\lab03|cpu|E_logic_result[27]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_alu_result[27]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_alu_result[27]~32 .extended_lut = "off";
defparam \lab03|cpu|E_alu_result[27]~32 .lut_mask = 64'h353505053535F5F5;
defparam \lab03|cpu|E_alu_result[27]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N25
dffeas \lab03|cpu|W_alu_result[27] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_alu_result[27]~32_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|W_alu_result [27]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|W_alu_result[27] .is_wysiwyg = "true";
defparam \lab03|cpu|W_alu_result[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N52
dffeas \lab03|cpu|av_ld_byte3_data[3]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_payload~7_combout ),
	.asdata(\lab03|cpu|av_fill_bit~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|av_ld_aligning_data~q ),
	.ena(!\lab03|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|av_ld_byte3_data[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte3_data[3]~DUPLICATE .is_wysiwyg = "true";
defparam \lab03|cpu|av_ld_byte3_data[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N12
cyclonev_lcell_comb \lab03|cpu|W_rf_wr_data[27]~30 (
// Equation(s):
// \lab03|cpu|W_rf_wr_data[27]~30_combout  = ( \lab03|cpu|R_ctrl_br_cmp~q  & ( (\lab03|cpu|R_ctrl_ld~q  & \lab03|cpu|av_ld_byte3_data[3]~DUPLICATE_q ) ) ) # ( !\lab03|cpu|R_ctrl_br_cmp~q  & ( (!\lab03|cpu|R_ctrl_ld~q  & (!\lab03|cpu|R_ctrl_rd_ctl_reg~q  & 
// (\lab03|cpu|W_alu_result [27]))) # (\lab03|cpu|R_ctrl_ld~q  & (((\lab03|cpu|av_ld_byte3_data[3]~DUPLICATE_q )))) ) )

	.dataa(!\lab03|cpu|R_ctrl_ld~q ),
	.datab(!\lab03|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\lab03|cpu|W_alu_result [27]),
	.datad(!\lab03|cpu|av_ld_byte3_data[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\lab03|cpu|R_ctrl_br_cmp~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|W_rf_wr_data[27]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|W_rf_wr_data[27]~30 .extended_lut = "off";
defparam \lab03|cpu|W_rf_wr_data[27]~30 .lut_mask = 64'h085D085D00550055;
defparam \lab03|cpu|W_rf_wr_data[27]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N12
cyclonev_lcell_comb \lab03|cpu|E_st_data[28]~5 (
// Equation(s):
// \lab03|cpu|E_st_data[28]~5_combout  = ( \lab03|cpu|D_ctrl_mem16~1_combout  & ( (!\lab03|cpu|D_ctrl_mem8~1_combout  & (\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4])) # (\lab03|cpu|D_ctrl_mem8~1_combout  & 
// ((\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]))) ) ) # ( !\lab03|cpu|D_ctrl_mem16~1_combout  & ( (!\lab03|cpu|D_ctrl_mem8~1_combout  & (\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b 
// [4])) # (\lab03|cpu|D_ctrl_mem8~1_combout  & ((\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28]))) ) )

	.dataa(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datab(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28]),
	.datac(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.datad(!\lab03|cpu|D_ctrl_mem8~1_combout ),
	.datae(gnd),
	.dataf(!\lab03|cpu|D_ctrl_mem16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_st_data[28]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_st_data[28]~5 .extended_lut = "off";
defparam \lab03|cpu|E_st_data[28]~5 .lut_mask = 64'h55335533550F550F;
defparam \lab03|cpu|E_st_data[28]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N14
dffeas \lab03|cpu|d_writedata[28] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_st_data[28]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|d_writedata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|d_writedata[28] .is_wysiwyg = "true";
defparam \lab03|cpu|d_writedata[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N33
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~29 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~29_combout  = ( \lab03|cpu|d_writedata [28] & ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|d_writedata [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~29 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~29 .lut_mask = 64'h0000000033333333;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N35
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[28] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[28] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N0
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[28]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[28]~feeder_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [31] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[28]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N2
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[28] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[28]~feeder_combout ),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[31]~0_combout ),
	.sload(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[28] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N36
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[28]~28 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [28] & ( (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata 
// [28]) # (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ) ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [28] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  & \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [28]) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[28]~28 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[28]~28 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[28]~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N57
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~30 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~30_combout  = ( \lab03|cpu|d_writedata [29] & ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] ) )

	.dataa(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|d_writedata [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~30 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~30 .lut_mask = 64'h0000000055555555;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N59
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[29] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[29] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N48
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~11 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~11_combout  = ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [2] & 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [4] & ((!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [3]))))) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// ((((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [32]))))) ) ) # ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & ( 
// ((!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29])) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [32]))))) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [2]),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29]),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [32]),
	.datae(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [3]),
	.datag(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~11 .extended_lut = "on";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~11 .lut_mask = 64'h083B0C3F00330C3F;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N50
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[29] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[29] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N54
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[29]~29 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [29] & ( (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata 
// [29]) # (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ) ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [29] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  & \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [29]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [29]),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[29]~29 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[29]~29 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[29]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N15
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~31 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~31_combout  = ( \lab03|cpu|d_writedata [30] & ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|d_writedata [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~31 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~31 .lut_mask = 64'h000000000F0F0F0F;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N17
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[30] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[30] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N12
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[30]~30 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [30] & ( 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ) # (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [30]) ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [30] & ( 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [30] & !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [30]),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[30]~30 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[30]~30 .lut_mask = 64'h303030303F3F3F3F;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[30]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N7
dffeas \lab03|cpu|d_writedata[31]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_st_data[31]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|d_writedata[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|d_writedata[31]~DUPLICATE .is_wysiwyg = "true";
defparam \lab03|cpu|d_writedata[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N6
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~32 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~32_combout  = ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( \lab03|cpu|d_writedata[31]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lab03|cpu|d_writedata[31]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~32 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~32 .lut_mask = 64'h0000000000FF00FF;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N8
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[31] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[31] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N33
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[31]~31 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [31] & ( (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata 
// [31]) # (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ) ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [31] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  & \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [31]) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[31]~31 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[31]~31 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[31]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N6
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_data[35] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_data [35] = ( \lab03|cpu|d_byteenable [3] & ( (\mm_interconnect_0|cmd_mux_001|saved_grant [0]) # (\mm_interconnect_0|cmd_mux_001|saved_grant [1]) ) ) # ( !\lab03|cpu|d_byteenable [3] & ( 
// \mm_interconnect_0|cmd_mux_001|saved_grant [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datad(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datae(gnd),
	.dataf(!\lab03|cpu|d_byteenable [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_data [35]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_data[35] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_data[35] .lut_mask = 64'h0F0F0F0F0FFF0FFF;
defparam \mm_interconnect_0|cmd_mux_001|src_data[35] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N8
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|byteenable[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_data [35]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|byteenable [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|byteenable[3] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|byteenable[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N9
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_byteenable[3]~2 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|byteenable [3] ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|byteenable [3] & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|byteenable [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_byteenable[3]~2 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_byteenable[3]~2 .lut_mask = 64'h55555555FFFFFFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_byteenable[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y4_N0
cyclonev_ram_block \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 (
	.portawe(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_en~0_combout ),
	.portare(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_reset_req~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout ,\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout ,
\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout ,\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout ,
\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout ,\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[26]~7_combout ,
\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[25]~6_combout ,\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[24]~5_combout ,gnd,gnd,
\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[15]~12_combout ,\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[14]~11_combout ,
\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[13]~10_combout ,\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[12]~9_combout ,
\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[11]~8_combout ,\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[10]~21_combout ,
\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[9]~20_combout ,\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[8]~18_combout }),
	.portaaddr({\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[7]~7_combout ,\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[6]~6_combout ,
\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[5]~5_combout ,\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[4]~4_combout ,
\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[3]~3_combout ,\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[2]~2_combout ,
\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[1]~1_combout ,\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[0]~0_combout }),
	.portabyteenamasks({\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout ,\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout }),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .clk0_input_clock_enable = "ena0";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .logical_ram_name = "Lab03_Lab03:lab03|Lab03_Lab03_cpu:cpu|Lab03_Lab03_cpu_nios2_oci:the_Lab03_Lab03_cpu_nios2_oci|Lab03_Lab03_cpu_nios2_ocimem:the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram_module:Lab03_Lab03_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_width = 8;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_enable_mask_width = 2;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_size = 10;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_width = 20;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_last_address = 255;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 256;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "dont_care";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_b_address_width = 8;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_width = 20;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X17_Y4_N13
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[26] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[26]~feeder_combout ),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[26] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N13
dffeas \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[26] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [26]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [26]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[26] .is_wysiwyg = "true";
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N54
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~1 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~1_combout  = ( \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [26] & ( ((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \sram|the_altsyncram|auto_generated|q_a [26])) # 
// (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) ) ) # ( !\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [26] & ( (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \sram|the_altsyncram|auto_generated|q_a [26]) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datac(!\sram|the_altsyncram|auto_generated|q_a [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~1 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_payload~1 .lut_mask = 64'h0505050537373737;
defparam \mm_interconnect_0|rsp_mux|src_payload~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N55
dffeas \lab03|cpu|av_ld_byte3_data[2]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_payload~1_combout ),
	.asdata(\lab03|cpu|av_fill_bit~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|av_ld_aligning_data~q ),
	.ena(!\lab03|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|av_ld_byte3_data[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte3_data[2]~DUPLICATE .is_wysiwyg = "true";
defparam \lab03|cpu|av_ld_byte3_data[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N45
cyclonev_lcell_comb \lab03|cpu|E_logic_result[26]~30 (
// Equation(s):
// \lab03|cpu|E_logic_result[26]~30_combout  = ( \lab03|cpu|E_src2 [26] & ( !\lab03|cpu|R_logic_op [1] $ (((!\lab03|cpu|R_logic_op [0]) # (!\lab03|cpu|E_src1 [26]))) ) ) # ( !\lab03|cpu|E_src2 [26] & ( (!\lab03|cpu|R_logic_op [1] & (!\lab03|cpu|R_logic_op 
// [0] & !\lab03|cpu|E_src1 [26])) # (\lab03|cpu|R_logic_op [1] & ((\lab03|cpu|E_src1 [26]))) ) )

	.dataa(!\lab03|cpu|R_logic_op [1]),
	.datab(!\lab03|cpu|R_logic_op [0]),
	.datac(gnd),
	.datad(!\lab03|cpu|E_src1 [26]),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_src2 [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_logic_result[26]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_logic_result[26]~30 .extended_lut = "off";
defparam \lab03|cpu|E_logic_result[26]~30 .lut_mask = 64'h8855885555665566;
defparam \lab03|cpu|E_logic_result[26]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N0
cyclonev_lcell_comb \lab03|cpu|E_alu_result[26]~26 (
// Equation(s):
// \lab03|cpu|E_alu_result[26]~26_combout  = ( \lab03|cpu|E_logic_result[26]~30_combout  & ( (!\lab03|cpu|R_ctrl_shift_rot~q  & (((\lab03|cpu|Add2~121_sumout )) # (\lab03|cpu|R_ctrl_logic~q ))) # (\lab03|cpu|R_ctrl_shift_rot~q  & 
// (((\lab03|cpu|E_shift_rot_result [26])))) ) ) # ( !\lab03|cpu|E_logic_result[26]~30_combout  & ( (!\lab03|cpu|R_ctrl_shift_rot~q  & (!\lab03|cpu|R_ctrl_logic~q  & ((\lab03|cpu|Add2~121_sumout )))) # (\lab03|cpu|R_ctrl_shift_rot~q  & 
// (((\lab03|cpu|E_shift_rot_result [26])))) ) )

	.dataa(!\lab03|cpu|R_ctrl_logic~q ),
	.datab(!\lab03|cpu|R_ctrl_shift_rot~q ),
	.datac(!\lab03|cpu|E_shift_rot_result [26]),
	.datad(!\lab03|cpu|Add2~121_sumout ),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_logic_result[26]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_alu_result[26]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_alu_result[26]~26 .extended_lut = "off";
defparam \lab03|cpu|E_alu_result[26]~26 .lut_mask = 64'h038B038B47CF47CF;
defparam \lab03|cpu|E_alu_result[26]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y7_N1
dffeas \lab03|cpu|W_alu_result[26] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_alu_result[26]~26_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|W_alu_result [26]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|W_alu_result[26] .is_wysiwyg = "true";
defparam \lab03|cpu|W_alu_result[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N36
cyclonev_lcell_comb \lab03|cpu|W_rf_wr_data[26]~24 (
// Equation(s):
// \lab03|cpu|W_rf_wr_data[26]~24_combout  = ( \lab03|cpu|av_ld_byte3_data[2]~DUPLICATE_q  & ( \lab03|cpu|W_alu_result [26] & ( ((!\lab03|cpu|R_ctrl_br_cmp~q  & !\lab03|cpu|R_ctrl_rd_ctl_reg~q )) # (\lab03|cpu|R_ctrl_ld~q ) ) ) ) # ( 
// !\lab03|cpu|av_ld_byte3_data[2]~DUPLICATE_q  & ( \lab03|cpu|W_alu_result [26] & ( (!\lab03|cpu|R_ctrl_br_cmp~q  & (!\lab03|cpu|R_ctrl_ld~q  & !\lab03|cpu|R_ctrl_rd_ctl_reg~q )) ) ) ) # ( \lab03|cpu|av_ld_byte3_data[2]~DUPLICATE_q  & ( 
// !\lab03|cpu|W_alu_result [26] & ( \lab03|cpu|R_ctrl_ld~q  ) ) )

	.dataa(!\lab03|cpu|R_ctrl_br_cmp~q ),
	.datab(!\lab03|cpu|R_ctrl_ld~q ),
	.datac(!\lab03|cpu|R_ctrl_rd_ctl_reg~q ),
	.datad(gnd),
	.datae(!\lab03|cpu|av_ld_byte3_data[2]~DUPLICATE_q ),
	.dataf(!\lab03|cpu|W_alu_result [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|W_rf_wr_data[26]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|W_rf_wr_data[26]~24 .extended_lut = "off";
defparam \lab03|cpu|W_rf_wr_data[26]~24 .lut_mask = 64'h000033338080B3B3;
defparam \lab03|cpu|W_rf_wr_data[26]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N50
dffeas \lab03|cpu|E_src1[25] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [25]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_src1[1]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src1[25] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src1[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N33
cyclonev_lcell_comb \lab03|cpu|E_logic_result[25]~31 (
// Equation(s):
// \lab03|cpu|E_logic_result[25]~31_combout  = ( \lab03|cpu|R_logic_op [1] & ( \lab03|cpu|E_src1 [25] & ( (!\lab03|cpu|E_src2 [25]) # (!\lab03|cpu|R_logic_op [0]) ) ) ) # ( !\lab03|cpu|R_logic_op [1] & ( \lab03|cpu|E_src1 [25] & ( (\lab03|cpu|E_src2 [25] & 
// \lab03|cpu|R_logic_op [0]) ) ) ) # ( \lab03|cpu|R_logic_op [1] & ( !\lab03|cpu|E_src1 [25] & ( \lab03|cpu|E_src2 [25] ) ) ) # ( !\lab03|cpu|R_logic_op [1] & ( !\lab03|cpu|E_src1 [25] & ( (!\lab03|cpu|E_src2 [25] & !\lab03|cpu|R_logic_op [0]) ) ) )

	.dataa(!\lab03|cpu|E_src2 [25]),
	.datab(gnd),
	.datac(!\lab03|cpu|R_logic_op [0]),
	.datad(gnd),
	.datae(!\lab03|cpu|R_logic_op [1]),
	.dataf(!\lab03|cpu|E_src1 [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_logic_result[25]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_logic_result[25]~31 .extended_lut = "off";
defparam \lab03|cpu|E_logic_result[25]~31 .lut_mask = 64'hA0A055550505FAFA;
defparam \lab03|cpu|E_logic_result[25]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N21
cyclonev_lcell_comb \lab03|cpu|E_alu_result[25]~27 (
// Equation(s):
// \lab03|cpu|E_alu_result[25]~27_combout  = ( \lab03|cpu|E_shift_rot_result [25] & ( ((!\lab03|cpu|R_ctrl_logic~q  & (\lab03|cpu|Add2~125_sumout )) # (\lab03|cpu|R_ctrl_logic~q  & ((\lab03|cpu|E_logic_result[25]~31_combout )))) # 
// (\lab03|cpu|R_ctrl_shift_rot~q ) ) ) # ( !\lab03|cpu|E_shift_rot_result [25] & ( (!\lab03|cpu|R_ctrl_shift_rot~q  & ((!\lab03|cpu|R_ctrl_logic~q  & (\lab03|cpu|Add2~125_sumout )) # (\lab03|cpu|R_ctrl_logic~q  & ((\lab03|cpu|E_logic_result[25]~31_combout 
// ))))) ) )

	.dataa(!\lab03|cpu|R_ctrl_logic~q ),
	.datab(!\lab03|cpu|R_ctrl_shift_rot~q ),
	.datac(!\lab03|cpu|Add2~125_sumout ),
	.datad(!\lab03|cpu|E_logic_result[25]~31_combout ),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_shift_rot_result [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_alu_result[25]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_alu_result[25]~27 .extended_lut = "off";
defparam \lab03|cpu|E_alu_result[25]~27 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \lab03|cpu|E_alu_result[25]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N22
dffeas \lab03|cpu|W_alu_result[25] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_alu_result[25]~27_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|W_alu_result [25]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|W_alu_result[25] .is_wysiwyg = "true";
defparam \lab03|cpu|W_alu_result[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N57
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~2 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~2_combout  = ( \sram|the_altsyncram|auto_generated|q_a [25] & ( ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [25])) # 
// (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ) ) ) # ( !\sram|the_altsyncram|auto_generated|q_a [25] & ( (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [25]) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datac(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sram|the_altsyncram|auto_generated|q_a [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~2 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_payload~2 .lut_mask = 64'h0303030357575757;
defparam \mm_interconnect_0|rsp_mux|src_payload~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N58
dffeas \lab03|cpu|av_ld_byte3_data[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_payload~2_combout ),
	.asdata(\lab03|cpu|av_fill_bit~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|av_ld_aligning_data~q ),
	.ena(!\lab03|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|av_ld_byte3_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte3_data[1] .is_wysiwyg = "true";
defparam \lab03|cpu|av_ld_byte3_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N15
cyclonev_lcell_comb \lab03|cpu|W_rf_wr_data[25]~25 (
// Equation(s):
// \lab03|cpu|W_rf_wr_data[25]~25_combout  = ( \lab03|cpu|av_ld_byte3_data [1] & ( ((!\lab03|cpu|R_ctrl_rd_ctl_reg~q  & (\lab03|cpu|W_alu_result [25] & !\lab03|cpu|R_ctrl_br_cmp~q ))) # (\lab03|cpu|R_ctrl_ld~q ) ) ) # ( !\lab03|cpu|av_ld_byte3_data [1] & ( 
// (!\lab03|cpu|R_ctrl_ld~q  & (!\lab03|cpu|R_ctrl_rd_ctl_reg~q  & (\lab03|cpu|W_alu_result [25] & !\lab03|cpu|R_ctrl_br_cmp~q ))) ) )

	.dataa(!\lab03|cpu|R_ctrl_ld~q ),
	.datab(!\lab03|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\lab03|cpu|W_alu_result [25]),
	.datad(!\lab03|cpu|R_ctrl_br_cmp~q ),
	.datae(gnd),
	.dataf(!\lab03|cpu|av_ld_byte3_data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|W_rf_wr_data[25]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|W_rf_wr_data[25]~25 .extended_lut = "off";
defparam \lab03|cpu|W_rf_wr_data[25]~25 .lut_mask = 64'h080008005D555D55;
defparam \lab03|cpu|W_rf_wr_data[25]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N21
cyclonev_lcell_comb \lab03|cpu|E_st_data[27]~4 (
// Equation(s):
// \lab03|cpu|E_st_data[27]~4_combout  = ( \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11] & ( (!\lab03|cpu|D_ctrl_mem8~1_combout  & (((\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3])))) # 
// (\lab03|cpu|D_ctrl_mem8~1_combout  & (((\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27])) # (\lab03|cpu|D_ctrl_mem16~1_combout ))) ) ) # ( !\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11] 
// & ( (!\lab03|cpu|D_ctrl_mem8~1_combout  & (((\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3])))) # (\lab03|cpu|D_ctrl_mem8~1_combout  & (!\lab03|cpu|D_ctrl_mem16~1_combout  & 
// ((\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27])))) ) )

	.dataa(!\lab03|cpu|D_ctrl_mem8~1_combout ),
	.datab(!\lab03|cpu|D_ctrl_mem16~1_combout ),
	.datac(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datad(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27]),
	.datae(gnd),
	.dataf(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_st_data[27]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_st_data[27]~4 .extended_lut = "off";
defparam \lab03|cpu|E_st_data[27]~4 .lut_mask = 64'h0A4E0A4E1B5F1B5F;
defparam \lab03|cpu|E_st_data[27]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N23
dffeas \lab03|cpu|d_writedata[27] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_st_data[27]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|d_writedata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|d_writedata[27] .is_wysiwyg = "true";
defparam \lab03|cpu|d_writedata[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N54
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~28 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~28_combout  = ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( \lab03|cpu|d_writedata [27] ) )

	.dataa(!\lab03|cpu|d_writedata [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~28 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~28 .lut_mask = 64'h0000000055555555;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N55
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[27] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[27] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N3
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[27]~27 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [27] ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  & ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [27] ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [27]),
	.datab(gnd),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[27]~27 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[27]~27 .lut_mask = 64'h0F0F0F0F55555555;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[27]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N20
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[24] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[24]~feeder_combout ),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[24] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N11
dffeas \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[24] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [24]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [24]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[24] .is_wysiwyg = "true";
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N24
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~0 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~0_combout  = ( \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [24] & ( ((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \sram|the_altsyncram|auto_generated|q_a [24])) # 
// (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) ) ) # ( !\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [24] & ( (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \sram|the_altsyncram|auto_generated|q_a [24]) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datac(!\sram|the_altsyncram|auto_generated|q_a [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~0 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_payload~0 .lut_mask = 64'h0505050537373737;
defparam \mm_interconnect_0|rsp_mux|src_payload~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N26
dffeas \lab03|cpu|av_ld_byte3_data[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.asdata(\lab03|cpu|av_fill_bit~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|av_ld_aligning_data~q ),
	.ena(!\lab03|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|av_ld_byte3_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte3_data[0] .is_wysiwyg = "true";
defparam \lab03|cpu|av_ld_byte3_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N24
cyclonev_lcell_comb \lab03|cpu|E_logic_result[24]~28 (
// Equation(s):
// \lab03|cpu|E_logic_result[24]~28_combout  = ( \lab03|cpu|E_src1 [24] & ( !\lab03|cpu|R_logic_op [1] $ (((!\lab03|cpu|E_src2 [24]) # (!\lab03|cpu|R_logic_op [0]))) ) ) # ( !\lab03|cpu|E_src1 [24] & ( (!\lab03|cpu|R_logic_op [1] & (!\lab03|cpu|E_src2 [24] & 
// !\lab03|cpu|R_logic_op [0])) # (\lab03|cpu|R_logic_op [1] & (\lab03|cpu|E_src2 [24])) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|R_logic_op [1]),
	.datac(!\lab03|cpu|E_src2 [24]),
	.datad(!\lab03|cpu|R_logic_op [0]),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_src1 [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_logic_result[24]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_logic_result[24]~28 .extended_lut = "off";
defparam \lab03|cpu|E_logic_result[24]~28 .lut_mask = 64'hC303C303333C333C;
defparam \lab03|cpu|E_logic_result[24]~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N18
cyclonev_lcell_comb \lab03|cpu|E_alu_result[24]~24 (
// Equation(s):
// \lab03|cpu|E_alu_result[24]~24_combout  = ( \lab03|cpu|E_logic_result[24]~28_combout  & ( (!\lab03|cpu|R_ctrl_shift_rot~q  & (((\lab03|cpu|Add2~113_sumout )) # (\lab03|cpu|R_ctrl_logic~q ))) # (\lab03|cpu|R_ctrl_shift_rot~q  & 
// (((\lab03|cpu|E_shift_rot_result [24])))) ) ) # ( !\lab03|cpu|E_logic_result[24]~28_combout  & ( (!\lab03|cpu|R_ctrl_shift_rot~q  & (!\lab03|cpu|R_ctrl_logic~q  & (\lab03|cpu|Add2~113_sumout ))) # (\lab03|cpu|R_ctrl_shift_rot~q  & 
// (((\lab03|cpu|E_shift_rot_result [24])))) ) )

	.dataa(!\lab03|cpu|R_ctrl_logic~q ),
	.datab(!\lab03|cpu|R_ctrl_shift_rot~q ),
	.datac(!\lab03|cpu|Add2~113_sumout ),
	.datad(!\lab03|cpu|E_shift_rot_result [24]),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_logic_result[24]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_alu_result[24]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_alu_result[24]~24 .extended_lut = "off";
defparam \lab03|cpu|E_alu_result[24]~24 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \lab03|cpu|E_alu_result[24]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N20
dffeas \lab03|cpu|W_alu_result[24] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_alu_result[24]~24_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|W_alu_result [24]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|W_alu_result[24] .is_wysiwyg = "true";
defparam \lab03|cpu|W_alu_result[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N42
cyclonev_lcell_comb \lab03|cpu|W_rf_wr_data[24]~22 (
// Equation(s):
// \lab03|cpu|W_rf_wr_data[24]~22_combout  = ( \lab03|cpu|W_alu_result [24] & ( (!\lab03|cpu|R_ctrl_ld~q  & (!\lab03|cpu|R_ctrl_br_cmp~q  & (!\lab03|cpu|R_ctrl_rd_ctl_reg~q ))) # (\lab03|cpu|R_ctrl_ld~q  & (((\lab03|cpu|av_ld_byte3_data [0])))) ) ) # ( 
// !\lab03|cpu|W_alu_result [24] & ( (\lab03|cpu|av_ld_byte3_data [0] & \lab03|cpu|R_ctrl_ld~q ) ) )

	.dataa(!\lab03|cpu|R_ctrl_br_cmp~q ),
	.datab(!\lab03|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\lab03|cpu|av_ld_byte3_data [0]),
	.datad(!\lab03|cpu|R_ctrl_ld~q ),
	.datae(gnd),
	.dataf(!\lab03|cpu|W_alu_result [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|W_rf_wr_data[24]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|W_rf_wr_data[24]~22 .extended_lut = "off";
defparam \lab03|cpu|W_rf_wr_data[24]~22 .lut_mask = 64'h000F000F880F880F;
defparam \lab03|cpu|W_rf_wr_data[24]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N15
cyclonev_lcell_comb \lab03|cpu|E_src1[23]~feeder (
// Equation(s):
// \lab03|cpu|E_src1[23]~feeder_combout  = ( \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_src1[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_src1[23]~feeder .extended_lut = "off";
defparam \lab03|cpu|E_src1[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|E_src1[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N17
dffeas \lab03|cpu|E_src1[23] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_src1[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_src1[1]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src1[23] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src1[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N27
cyclonev_lcell_comb \lab03|cpu|E_logic_result[23]~29 (
// Equation(s):
// \lab03|cpu|E_logic_result[23]~29_combout  = ( \lab03|cpu|E_src1 [23] & ( !\lab03|cpu|R_logic_op [1] $ (((!\lab03|cpu|E_src2 [23]) # (!\lab03|cpu|R_logic_op [0]))) ) ) # ( !\lab03|cpu|E_src1 [23] & ( (!\lab03|cpu|R_logic_op [1] & (!\lab03|cpu|E_src2 [23] & 
// !\lab03|cpu|R_logic_op [0])) # (\lab03|cpu|R_logic_op [1] & (\lab03|cpu|E_src2 [23])) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|R_logic_op [1]),
	.datac(!\lab03|cpu|E_src2 [23]),
	.datad(!\lab03|cpu|R_logic_op [0]),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_src1 [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_logic_result[23]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_logic_result[23]~29 .extended_lut = "off";
defparam \lab03|cpu|E_logic_result[23]~29 .lut_mask = 64'hC303C303333C333C;
defparam \lab03|cpu|E_logic_result[23]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N43
dffeas \lab03|cpu|E_shift_rot_result[23]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_shift_rot_result_nxt[23]~26_combout ),
	.asdata(\lab03|cpu|E_src1 [23]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_shift_rot_result[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result[23]~DUPLICATE .is_wysiwyg = "true";
defparam \lab03|cpu|E_shift_rot_result[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N6
cyclonev_lcell_comb \lab03|cpu|E_alu_result[23]~25 (
// Equation(s):
// \lab03|cpu|E_alu_result[23]~25_combout  = ( \lab03|cpu|E_shift_rot_result[23]~DUPLICATE_q  & ( \lab03|cpu|R_ctrl_logic~q  & ( (\lab03|cpu|R_ctrl_shift_rot~q ) # (\lab03|cpu|E_logic_result[23]~29_combout ) ) ) ) # ( 
// !\lab03|cpu|E_shift_rot_result[23]~DUPLICATE_q  & ( \lab03|cpu|R_ctrl_logic~q  & ( (\lab03|cpu|E_logic_result[23]~29_combout  & !\lab03|cpu|R_ctrl_shift_rot~q ) ) ) ) # ( \lab03|cpu|E_shift_rot_result[23]~DUPLICATE_q  & ( !\lab03|cpu|R_ctrl_logic~q  & ( 
// (\lab03|cpu|R_ctrl_shift_rot~q ) # (\lab03|cpu|Add2~117_sumout ) ) ) ) # ( !\lab03|cpu|E_shift_rot_result[23]~DUPLICATE_q  & ( !\lab03|cpu|R_ctrl_logic~q  & ( (\lab03|cpu|Add2~117_sumout  & !\lab03|cpu|R_ctrl_shift_rot~q ) ) ) )

	.dataa(!\lab03|cpu|E_logic_result[23]~29_combout ),
	.datab(!\lab03|cpu|Add2~117_sumout ),
	.datac(!\lab03|cpu|R_ctrl_shift_rot~q ),
	.datad(gnd),
	.datae(!\lab03|cpu|E_shift_rot_result[23]~DUPLICATE_q ),
	.dataf(!\lab03|cpu|R_ctrl_logic~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_alu_result[23]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_alu_result[23]~25 .extended_lut = "off";
defparam \lab03|cpu|E_alu_result[23]~25 .lut_mask = 64'h30303F3F50505F5F;
defparam \lab03|cpu|E_alu_result[23]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N40
dffeas \lab03|cpu|W_alu_result[23] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|E_alu_result[23]~25_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_alu_result~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|W_alu_result [23]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|W_alu_result[23] .is_wysiwyg = "true";
defparam \lab03|cpu|W_alu_result[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N45
cyclonev_lcell_comb \lab03|cpu|W_rf_wr_data[23]~23 (
// Equation(s):
// \lab03|cpu|W_rf_wr_data[23]~23_combout  = ( \lab03|cpu|av_ld_byte2_data [7] & ( ((!\lab03|cpu|R_ctrl_br_cmp~q  & (!\lab03|cpu|R_ctrl_rd_ctl_reg~q  & \lab03|cpu|W_alu_result [23]))) # (\lab03|cpu|R_ctrl_ld~q ) ) ) # ( !\lab03|cpu|av_ld_byte2_data [7] & ( 
// (!\lab03|cpu|R_ctrl_br_cmp~q  & (!\lab03|cpu|R_ctrl_rd_ctl_reg~q  & (\lab03|cpu|W_alu_result [23] & !\lab03|cpu|R_ctrl_ld~q ))) ) )

	.dataa(!\lab03|cpu|R_ctrl_br_cmp~q ),
	.datab(!\lab03|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\lab03|cpu|W_alu_result [23]),
	.datad(!\lab03|cpu|R_ctrl_ld~q ),
	.datae(gnd),
	.dataf(!\lab03|cpu|av_ld_byte2_data [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|W_rf_wr_data[23]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|W_rf_wr_data[23]~23 .extended_lut = "off";
defparam \lab03|cpu|W_rf_wr_data[23]~23 .lut_mask = 64'h0800080008FF08FF;
defparam \lab03|cpu|W_rf_wr_data[23]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N44
dffeas \lab03|cpu|E_src1[22] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [22]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_src1[1]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src1[22] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src1[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N42
cyclonev_lcell_comb \lab03|cpu|E_logic_result[22]~26 (
// Equation(s):
// \lab03|cpu|E_logic_result[22]~26_combout  = ( \lab03|cpu|E_src2 [22] & ( !\lab03|cpu|R_logic_op [1] $ (((!\lab03|cpu|R_logic_op [0]) # (!\lab03|cpu|E_src1 [22]))) ) ) # ( !\lab03|cpu|E_src2 [22] & ( (!\lab03|cpu|R_logic_op [1] & (!\lab03|cpu|R_logic_op 
// [0] & !\lab03|cpu|E_src1 [22])) # (\lab03|cpu|R_logic_op [1] & ((\lab03|cpu|E_src1 [22]))) ) )

	.dataa(!\lab03|cpu|R_logic_op [1]),
	.datab(!\lab03|cpu|R_logic_op [0]),
	.datac(gnd),
	.datad(!\lab03|cpu|E_src1 [22]),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_src2 [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_logic_result[22]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_logic_result[22]~26 .extended_lut = "off";
defparam \lab03|cpu|E_logic_result[22]~26 .lut_mask = 64'h8855885555665566;
defparam \lab03|cpu|E_logic_result[22]~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N12
cyclonev_lcell_comb \lab03|cpu|E_alu_result[22]~22 (
// Equation(s):
// \lab03|cpu|E_alu_result[22]~22_combout  = ( \lab03|cpu|Add2~105_sumout  & ( \lab03|cpu|E_shift_rot_result [22] & ( ((!\lab03|cpu|R_ctrl_logic~q ) # (\lab03|cpu|E_logic_result[22]~26_combout )) # (\lab03|cpu|R_ctrl_shift_rot~q ) ) ) ) # ( 
// !\lab03|cpu|Add2~105_sumout  & ( \lab03|cpu|E_shift_rot_result [22] & ( ((\lab03|cpu|E_logic_result[22]~26_combout  & \lab03|cpu|R_ctrl_logic~q )) # (\lab03|cpu|R_ctrl_shift_rot~q ) ) ) ) # ( \lab03|cpu|Add2~105_sumout  & ( !\lab03|cpu|E_shift_rot_result 
// [22] & ( (!\lab03|cpu|R_ctrl_shift_rot~q  & ((!\lab03|cpu|R_ctrl_logic~q ) # (\lab03|cpu|E_logic_result[22]~26_combout ))) ) ) ) # ( !\lab03|cpu|Add2~105_sumout  & ( !\lab03|cpu|E_shift_rot_result [22] & ( (!\lab03|cpu|R_ctrl_shift_rot~q  & 
// (\lab03|cpu|E_logic_result[22]~26_combout  & \lab03|cpu|R_ctrl_logic~q )) ) ) )

	.dataa(!\lab03|cpu|R_ctrl_shift_rot~q ),
	.datab(!\lab03|cpu|E_logic_result[22]~26_combout ),
	.datac(!\lab03|cpu|R_ctrl_logic~q ),
	.datad(gnd),
	.datae(!\lab03|cpu|Add2~105_sumout ),
	.dataf(!\lab03|cpu|E_shift_rot_result [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_alu_result[22]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_alu_result[22]~22 .extended_lut = "off";
defparam \lab03|cpu|E_alu_result[22]~22 .lut_mask = 64'h0202A2A25757F7F7;
defparam \lab03|cpu|E_alu_result[22]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N13
dffeas \lab03|cpu|W_alu_result[22] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_alu_result[22]~22_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|W_alu_result [22]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|W_alu_result[22] .is_wysiwyg = "true";
defparam \lab03|cpu|W_alu_result[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N18
cyclonev_lcell_comb \debug|Add1~25 (
// Equation(s):
// \debug|Add1~25_sumout  = SUM(( !\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q  ) + ( VCC ) + ( \debug|Add1~22  ))

	.dataa(gnd),
	.datab(!\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debug|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debug|Add1~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|Add1~25 .extended_lut = "off";
defparam \debug|Add1~25 .lut_mask = 64'h000000000000CCCC;
defparam \debug|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N19
dffeas \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[22] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|Add1~25_sumout ),
	.asdata(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\debug|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [22]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[22] .is_wysiwyg = "true";
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N15
cyclonev_lcell_comb \lab03|cpu|av_ld_byte2_data_nxt[6]~8 (
// Equation(s):
// \lab03|cpu|av_ld_byte2_data_nxt[6]~8_combout  = ( \mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & 
// \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [22])) # (\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [22]) ) ) # ( !\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( 
// (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [22]) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datac(!\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [22]),
	.datad(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [22]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|av_ld_byte2_data_nxt[6]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte2_data_nxt[6]~8 .extended_lut = "off";
defparam \lab03|cpu|av_ld_byte2_data_nxt[6]~8 .lut_mask = 64'h003300330F3F0F3F;
defparam \lab03|cpu|av_ld_byte2_data_nxt[6]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N12
cyclonev_lcell_comb \lab03|cpu|LessThan0~0 (
// Equation(s):
// \lab03|cpu|LessThan0~0_combout  = ( \lab03|cpu|W_alu_result [1] & ( (!\lab03|cpu|av_ld_align_cycle [1]) # ((!\lab03|cpu|av_ld_align_cycle [0] & \lab03|cpu|W_alu_result [0])) ) ) # ( !\lab03|cpu|W_alu_result [1] & ( (!\lab03|cpu|av_ld_align_cycle [1] & 
// (!\lab03|cpu|av_ld_align_cycle [0] & \lab03|cpu|W_alu_result [0])) ) )

	.dataa(!\lab03|cpu|av_ld_align_cycle [1]),
	.datab(!\lab03|cpu|av_ld_align_cycle [0]),
	.datac(!\lab03|cpu|W_alu_result [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|W_alu_result [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|LessThan0~0 .extended_lut = "off";
defparam \lab03|cpu|LessThan0~0 .lut_mask = 64'h08080808AEAEAEAE;
defparam \lab03|cpu|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N24
cyclonev_lcell_comb \lab03|cpu|av_ld_byte2_data_nxt[6]~9 (
// Equation(s):
// \lab03|cpu|av_ld_byte2_data_nxt[6]~9_combout  = ( !\lab03|cpu|LessThan0~0_combout  & ( (!\lab03|cpu|av_ld_aligning_data~q  & ((((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \sram|the_altsyncram|auto_generated|q_a [22])) # 
// (\lab03|cpu|av_ld_byte2_data_nxt[6]~8_combout )))) # (\lab03|cpu|av_ld_aligning_data~q  & (((\lab03|cpu|av_fill_bit~0_combout )))) ) ) # ( \lab03|cpu|LessThan0~0_combout  & ( (!\lab03|cpu|av_ld_aligning_data~q  & 
// ((((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \sram|the_altsyncram|auto_generated|q_a [22])) # (\lab03|cpu|av_ld_byte2_data_nxt[6]~8_combout )))) # (\lab03|cpu|av_ld_aligning_data~q  & (((\lab03|cpu|av_ld_byte3_data [6])))) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(!\lab03|cpu|av_ld_aligning_data~q ),
	.datac(!\lab03|cpu|av_ld_byte3_data [6]),
	.datad(!\lab03|cpu|av_ld_byte2_data_nxt[6]~8_combout ),
	.datae(!\lab03|cpu|LessThan0~0_combout ),
	.dataf(!\sram|the_altsyncram|auto_generated|q_a [22]),
	.datag(!\lab03|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|av_ld_byte2_data_nxt[6]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte2_data_nxt[6]~9 .extended_lut = "on";
defparam \lab03|cpu|av_ld_byte2_data_nxt[6]~9 .lut_mask = 64'h03CF03CF47CF47CF;
defparam \lab03|cpu|av_ld_byte2_data_nxt[6]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N26
dffeas \lab03|cpu|av_ld_byte2_data[6] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|av_ld_byte2_data_nxt[6]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|av_ld_byte2_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte2_data[6] .is_wysiwyg = "true";
defparam \lab03|cpu|av_ld_byte2_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N24
cyclonev_lcell_comb \lab03|cpu|W_rf_wr_data[22]~20 (
// Equation(s):
// \lab03|cpu|W_rf_wr_data[22]~20_combout  = ( \lab03|cpu|av_ld_byte2_data [6] & ( ((!\lab03|cpu|R_ctrl_br_cmp~q  & (!\lab03|cpu|R_ctrl_rd_ctl_reg~q  & \lab03|cpu|W_alu_result [22]))) # (\lab03|cpu|R_ctrl_ld~q ) ) ) # ( !\lab03|cpu|av_ld_byte2_data [6] & ( 
// (!\lab03|cpu|R_ctrl_br_cmp~q  & (!\lab03|cpu|R_ctrl_rd_ctl_reg~q  & (!\lab03|cpu|R_ctrl_ld~q  & \lab03|cpu|W_alu_result [22]))) ) )

	.dataa(!\lab03|cpu|R_ctrl_br_cmp~q ),
	.datab(!\lab03|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\lab03|cpu|R_ctrl_ld~q ),
	.datad(!\lab03|cpu|W_alu_result [22]),
	.datae(gnd),
	.dataf(!\lab03|cpu|av_ld_byte2_data [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|W_rf_wr_data[22]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|W_rf_wr_data[22]~20 .extended_lut = "off";
defparam \lab03|cpu|W_rf_wr_data[22]~20 .lut_mask = 64'h008000800F8F0F8F;
defparam \lab03|cpu|W_rf_wr_data[22]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N3
cyclonev_lcell_comb \lab03|cpu|E_st_data[26]~3 (
// Equation(s):
// \lab03|cpu|E_st_data[26]~3_combout  = ( \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26] & ( (!\lab03|cpu|D_ctrl_mem8~1_combout  & (((\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2])))) # 
// (\lab03|cpu|D_ctrl_mem8~1_combout  & ((!\lab03|cpu|D_ctrl_mem16~1_combout ) # ((\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10])))) ) ) # ( !\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b 
// [26] & ( (!\lab03|cpu|D_ctrl_mem8~1_combout  & (((\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2])))) # (\lab03|cpu|D_ctrl_mem8~1_combout  & (\lab03|cpu|D_ctrl_mem16~1_combout  & 
// (\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]))) ) )

	.dataa(!\lab03|cpu|D_ctrl_mem8~1_combout ),
	.datab(!\lab03|cpu|D_ctrl_mem16~1_combout ),
	.datac(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.datad(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datae(gnd),
	.dataf(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_st_data[26]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_st_data[26]~3 .extended_lut = "off";
defparam \lab03|cpu|E_st_data[26]~3 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \lab03|cpu|E_st_data[26]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N5
dffeas \lab03|cpu|d_writedata[26] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_st_data[26]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|d_writedata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|d_writedata[26] .is_wysiwyg = "true";
defparam \lab03|cpu|d_writedata[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N48
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~9 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~9_combout  = (\lab03|cpu|d_writedata [26] & \mm_interconnect_0|cmd_mux_001|saved_grant [0])

	.dataa(!\lab03|cpu|d_writedata [26]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~9 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~9 .lut_mask = 64'h0505050505050505;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N49
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[26] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[26] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N33
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[26]~7 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[26]~7_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [26] & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  & ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [26] ) ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [26] & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  & ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [26] ) ) ) # ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [26] & ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [26]),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[26]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[26]~7 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[26]~7 .lut_mask = 64'h0000FFFF55555555;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[26]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N31
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[29] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[29]~feeder_combout ),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[29] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N4
dffeas \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[29] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [29]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [29]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[29] .is_wysiwyg = "true";
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N48
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~4 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~4_combout  = ( \sram|the_altsyncram|auto_generated|q_a [29] & ( ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [29])) # 
// (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ) ) ) # ( !\sram|the_altsyncram|auto_generated|q_a [29] & ( (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [29]) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datac(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sram|the_altsyncram|auto_generated|q_a [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~4 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_payload~4 .lut_mask = 64'h0303030357575757;
defparam \mm_interconnect_0|rsp_mux|src_payload~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N50
dffeas \lab03|cpu|av_ld_byte3_data[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_payload~4_combout ),
	.asdata(\lab03|cpu|av_fill_bit~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|av_ld_aligning_data~q ),
	.ena(!\lab03|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|av_ld_byte3_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte3_data[5] .is_wysiwyg = "true";
defparam \lab03|cpu|av_ld_byte3_data[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N54
cyclonev_lcell_comb \lab03|cpu|av_ld_byte2_data_nxt[5]~13 (
// Equation(s):
// \lab03|cpu|av_ld_byte2_data_nxt[5]~13_combout  = ( !\lab03|cpu|LessThan0~0_combout  & ( (!\lab03|cpu|av_ld_aligning_data~q  & (((\sram|the_altsyncram|auto_generated|q_a [21] & ((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # 
// (\lab03|cpu|av_ld_byte2_data_nxt[5]~7_combout ))) # (\lab03|cpu|av_ld_aligning_data~q  & ((((\lab03|cpu|av_fill_bit~0_combout ))))) ) ) # ( \lab03|cpu|LessThan0~0_combout  & ( (!\lab03|cpu|av_ld_aligning_data~q  & 
// (((\sram|the_altsyncram|auto_generated|q_a [21] & ((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # (\lab03|cpu|av_ld_byte2_data_nxt[5]~7_combout ))) # (\lab03|cpu|av_ld_aligning_data~q  & ((((\lab03|cpu|av_ld_byte3_data [5]))))) ) )

	.dataa(!\lab03|cpu|av_ld_byte2_data_nxt[5]~7_combout ),
	.datab(!\sram|the_altsyncram|auto_generated|q_a [21]),
	.datac(!\lab03|cpu|av_ld_byte3_data [5]),
	.datad(!\lab03|cpu|av_ld_aligning_data~q ),
	.datae(!\lab03|cpu|LessThan0~0_combout ),
	.dataf(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datag(!\lab03|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|av_ld_byte2_data_nxt[5]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte2_data_nxt[5]~13 .extended_lut = "on";
defparam \lab03|cpu|av_ld_byte2_data_nxt[5]~13 .lut_mask = 64'h550F550F770F770F;
defparam \lab03|cpu|av_ld_byte2_data_nxt[5]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N55
dffeas \lab03|cpu|av_ld_byte2_data[5]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|av_ld_byte2_data_nxt[5]~13_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|av_ld_byte2_data[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte2_data[5]~DUPLICATE .is_wysiwyg = "true";
defparam \lab03|cpu|av_ld_byte2_data[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N42
cyclonev_lcell_comb \lab03|cpu|E_logic_result[21]~13 (
// Equation(s):
// \lab03|cpu|E_logic_result[21]~13_combout  = ( \lab03|cpu|E_src2 [21] & ( !\lab03|cpu|R_logic_op [1] $ (((!\lab03|cpu|R_logic_op [0]) # (!\lab03|cpu|E_src1 [21]))) ) ) # ( !\lab03|cpu|E_src2 [21] & ( (!\lab03|cpu|R_logic_op [1] & (!\lab03|cpu|R_logic_op 
// [0] & !\lab03|cpu|E_src1 [21])) # (\lab03|cpu|R_logic_op [1] & ((\lab03|cpu|E_src1 [21]))) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|R_logic_op [1]),
	.datac(!\lab03|cpu|R_logic_op [0]),
	.datad(!\lab03|cpu|E_src1 [21]),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_src2 [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_logic_result[21]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_logic_result[21]~13 .extended_lut = "off";
defparam \lab03|cpu|E_logic_result[21]~13 .lut_mask = 64'hC033C033333C333C;
defparam \lab03|cpu|E_logic_result[21]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N19
dffeas \lab03|cpu|E_shift_rot_result[21]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_shift_rot_result_nxt[21]~20_combout ),
	.asdata(\lab03|cpu|E_src1 [21]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_shift_rot_result[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result[21]~DUPLICATE .is_wysiwyg = "true";
defparam \lab03|cpu|E_shift_rot_result[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N30
cyclonev_lcell_comb \lab03|cpu|E_alu_result[21]~15 (
// Equation(s):
// \lab03|cpu|E_alu_result[21]~15_combout  = ( \lab03|cpu|E_shift_rot_result[21]~DUPLICATE_q  & ( \lab03|cpu|R_ctrl_shift_rot~q  ) ) # ( \lab03|cpu|E_shift_rot_result[21]~DUPLICATE_q  & ( !\lab03|cpu|R_ctrl_shift_rot~q  & ( (!\lab03|cpu|R_ctrl_logic~q  & 
// (\lab03|cpu|Add2~77_sumout )) # (\lab03|cpu|R_ctrl_logic~q  & ((\lab03|cpu|E_logic_result[21]~13_combout ))) ) ) ) # ( !\lab03|cpu|E_shift_rot_result[21]~DUPLICATE_q  & ( !\lab03|cpu|R_ctrl_shift_rot~q  & ( (!\lab03|cpu|R_ctrl_logic~q  & 
// (\lab03|cpu|Add2~77_sumout )) # (\lab03|cpu|R_ctrl_logic~q  & ((\lab03|cpu|E_logic_result[21]~13_combout ))) ) ) )

	.dataa(!\lab03|cpu|Add2~77_sumout ),
	.datab(!\lab03|cpu|E_logic_result[21]~13_combout ),
	.datac(!\lab03|cpu|R_ctrl_logic~q ),
	.datad(gnd),
	.datae(!\lab03|cpu|E_shift_rot_result[21]~DUPLICATE_q ),
	.dataf(!\lab03|cpu|R_ctrl_shift_rot~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_alu_result[21]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_alu_result[21]~15 .extended_lut = "off";
defparam \lab03|cpu|E_alu_result[21]~15 .lut_mask = 64'h535353530000FFFF;
defparam \lab03|cpu|E_alu_result[21]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N31
dffeas \lab03|cpu|W_alu_result[21] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_alu_result[21]~15_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|W_alu_result [21]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|W_alu_result[21] .is_wysiwyg = "true";
defparam \lab03|cpu|W_alu_result[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N33
cyclonev_lcell_comb \lab03|cpu|W_rf_wr_data[21]~13 (
// Equation(s):
// \lab03|cpu|W_rf_wr_data[21]~13_combout  = ( \lab03|cpu|W_alu_result [21] & ( \lab03|cpu|R_ctrl_rd_ctl_reg~q  & ( (\lab03|cpu|R_ctrl_ld~q  & \lab03|cpu|av_ld_byte2_data[5]~DUPLICATE_q ) ) ) ) # ( !\lab03|cpu|W_alu_result [21] & ( 
// \lab03|cpu|R_ctrl_rd_ctl_reg~q  & ( (\lab03|cpu|R_ctrl_ld~q  & \lab03|cpu|av_ld_byte2_data[5]~DUPLICATE_q ) ) ) ) # ( \lab03|cpu|W_alu_result [21] & ( !\lab03|cpu|R_ctrl_rd_ctl_reg~q  & ( (!\lab03|cpu|R_ctrl_ld~q  & ((!\lab03|cpu|R_ctrl_br_cmp~q ))) # 
// (\lab03|cpu|R_ctrl_ld~q  & (\lab03|cpu|av_ld_byte2_data[5]~DUPLICATE_q )) ) ) ) # ( !\lab03|cpu|W_alu_result [21] & ( !\lab03|cpu|R_ctrl_rd_ctl_reg~q  & ( (\lab03|cpu|R_ctrl_ld~q  & \lab03|cpu|av_ld_byte2_data[5]~DUPLICATE_q ) ) ) )

	.dataa(!\lab03|cpu|R_ctrl_ld~q ),
	.datab(!\lab03|cpu|av_ld_byte2_data[5]~DUPLICATE_q ),
	.datac(!\lab03|cpu|R_ctrl_br_cmp~q ),
	.datad(gnd),
	.datae(!\lab03|cpu|W_alu_result [21]),
	.dataf(!\lab03|cpu|R_ctrl_rd_ctl_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|W_rf_wr_data[21]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|W_rf_wr_data[21]~13 .extended_lut = "off";
defparam \lab03|cpu|W_rf_wr_data[21]~13 .lut_mask = 64'h1111B1B111111111;
defparam \lab03|cpu|W_rf_wr_data[21]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N32
dffeas \lab03|cpu|d_writedata[15] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|d_writedata[15]~feeder_combout ),
	.asdata(\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|d_writedata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|d_writedata[15] .is_wysiwyg = "true";
defparam \lab03|cpu|d_writedata[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N6
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~14 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~14_combout  = ( \lab03|cpu|d_writedata [15] & ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|d_writedata [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~14 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~14 .lut_mask = 64'h000000000F0F0F0F;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N7
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[15] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[15] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N54
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[15]~12 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[15]~12_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [15] ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  & ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [15] ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [15]),
	.datab(gnd),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[15]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[15]~12 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[15]~12 .lut_mask = 64'h555555550F0F0F0F;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[15]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N41
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[14] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[14]~feeder_combout ),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[31]~0_combout ),
	.sload(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[14] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N36
cyclonev_lcell_comb \lab03|cpu|d_writedata[14]~feeder (
// Equation(s):
// \lab03|cpu|d_writedata[14]~feeder_combout  = ( \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|d_writedata[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|d_writedata[14]~feeder .extended_lut = "off";
defparam \lab03|cpu|d_writedata[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|d_writedata[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N38
dffeas \lab03|cpu|d_writedata[14] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|d_writedata[14]~feeder_combout ),
	.asdata(\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|d_writedata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|d_writedata[14] .is_wysiwyg = "true";
defparam \lab03|cpu|d_writedata[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N21
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~13 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~13_combout  = (\mm_interconnect_0|cmd_mux_001|saved_grant [0] & \lab03|cpu|d_writedata [14])

	.dataa(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lab03|cpu|d_writedata [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~13 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~13 .lut_mask = 64'h0055005500550055;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N22
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[14] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[14] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N39
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[14]~11 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[14]~11_combout  = (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [14]))) # (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  & (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [14]))

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [14]),
	.datab(gnd),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [14]),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[14]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[14]~11 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[14]~11 .lut_mask = 64'h0F550F550F550F55;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[14]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N44
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[13] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[13]~feeder_combout ),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[31]~0_combout ),
	.sload(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[13] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N54
cyclonev_lcell_comb \lab03|cpu|d_writedata[13]~feeder (
// Equation(s):
// \lab03|cpu|d_writedata[13]~feeder_combout  = ( \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|d_writedata[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|d_writedata[13]~feeder .extended_lut = "off";
defparam \lab03|cpu|d_writedata[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|d_writedata[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N56
dffeas \lab03|cpu|d_writedata[13] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|d_writedata[13]~feeder_combout ),
	.asdata(\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|d_writedata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|d_writedata[13] .is_wysiwyg = "true";
defparam \lab03|cpu|d_writedata[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N42
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~12 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~12_combout  = (\mm_interconnect_0|cmd_mux_001|saved_grant [0] & \lab03|cpu|d_writedata [13])

	.dataa(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datab(gnd),
	.datac(!\lab03|cpu|d_writedata [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~12 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~12 .lut_mask = 64'h0505050505050505;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N43
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[13] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[13] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N36
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[13]~10 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[13]~10_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [13] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ) # (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [13]) ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [13] & ( 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  & \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [13]) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(gnd),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [13]),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[13]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[13]~10 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[13]~10 .lut_mask = 64'h00330033CCFFCCFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[13]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N10
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[28] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[28]~feeder_combout ),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[28] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N47
dffeas \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[28] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [28]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [28]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[28] .is_wysiwyg = "true";
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N27
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~3 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~3_combout  = ( \sram|the_altsyncram|auto_generated|q_a [28] & ( ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [28])) # 
// (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ) ) ) # ( !\sram|the_altsyncram|auto_generated|q_a [28] & ( (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [28]) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datac(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sram|the_altsyncram|auto_generated|q_a [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~3 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_payload~3 .lut_mask = 64'h0303030357575757;
defparam \mm_interconnect_0|rsp_mux|src_payload~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N29
dffeas \lab03|cpu|av_ld_byte3_data[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_payload~3_combout ),
	.asdata(\lab03|cpu|av_fill_bit~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|av_ld_aligning_data~q ),
	.ena(!\lab03|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|av_ld_byte3_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte3_data[4] .is_wysiwyg = "true";
defparam \lab03|cpu|av_ld_byte3_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N14
dffeas \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[20] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|Add1~9_sumout ),
	.asdata(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\debug|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [20]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[20] .is_wysiwyg = "true";
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N42
cyclonev_lcell_comb \lab03|cpu|av_ld_byte2_data_nxt[4]~4 (
// Equation(s):
// \lab03|cpu|av_ld_byte2_data_nxt[4]~4_combout  = (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & (\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// (\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [20]))) # (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & (((\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [20])) # (\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [20])))

	.dataa(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datab(!\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [20]),
	.datad(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|av_ld_byte2_data_nxt[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte2_data_nxt[4]~4 .extended_lut = "off";
defparam \lab03|cpu|av_ld_byte2_data_nxt[4]~4 .lut_mask = 64'h0357035703570357;
defparam \lab03|cpu|av_ld_byte2_data_nxt[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N6
cyclonev_lcell_comb \lab03|cpu|av_ld_byte2_data_nxt[4]~25 (
// Equation(s):
// \lab03|cpu|av_ld_byte2_data_nxt[4]~25_combout  = ( !\lab03|cpu|LessThan0~0_combout  & ( (!\lab03|cpu|av_ld_aligning_data~q  & ((((\sram|the_altsyncram|auto_generated|q_a [20] & \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )) # 
// (\lab03|cpu|av_ld_byte2_data_nxt[4]~4_combout )))) # (\lab03|cpu|av_ld_aligning_data~q  & (((\lab03|cpu|av_fill_bit~0_combout )))) ) ) # ( \lab03|cpu|LessThan0~0_combout  & ( (!\lab03|cpu|av_ld_aligning_data~q  & 
// ((((\sram|the_altsyncram|auto_generated|q_a [20] & \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )) # (\lab03|cpu|av_ld_byte2_data_nxt[4]~4_combout )))) # (\lab03|cpu|av_ld_aligning_data~q  & (((\lab03|cpu|av_ld_byte3_data [4])))) ) )

	.dataa(!\sram|the_altsyncram|auto_generated|q_a [20]),
	.datab(!\lab03|cpu|av_ld_aligning_data~q ),
	.datac(!\lab03|cpu|av_ld_byte3_data [4]),
	.datad(!\lab03|cpu|av_ld_byte2_data_nxt[4]~4_combout ),
	.datae(!\lab03|cpu|LessThan0~0_combout ),
	.dataf(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datag(!\lab03|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|av_ld_byte2_data_nxt[4]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte2_data_nxt[4]~25 .extended_lut = "on";
defparam \lab03|cpu|av_ld_byte2_data_nxt[4]~25 .lut_mask = 64'h03CF03CF47CF47CF;
defparam \lab03|cpu|av_ld_byte2_data_nxt[4]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N7
dffeas \lab03|cpu|av_ld_byte2_data[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|av_ld_byte2_data_nxt[4]~25_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|av_ld_byte2_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte2_data[4] .is_wysiwyg = "true";
defparam \lab03|cpu|av_ld_byte2_data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N51
cyclonev_lcell_comb \lab03|cpu|E_logic_result[20]~27 (
// Equation(s):
// \lab03|cpu|E_logic_result[20]~27_combout  = ( \lab03|cpu|E_src1 [20] & ( !\lab03|cpu|R_logic_op [1] $ (((!\lab03|cpu|R_logic_op [0]) # (!\lab03|cpu|E_src2 [20]))) ) ) # ( !\lab03|cpu|E_src1 [20] & ( (!\lab03|cpu|R_logic_op [1] & (!\lab03|cpu|R_logic_op 
// [0] & !\lab03|cpu|E_src2 [20])) # (\lab03|cpu|R_logic_op [1] & ((\lab03|cpu|E_src2 [20]))) ) )

	.dataa(!\lab03|cpu|R_logic_op [0]),
	.datab(!\lab03|cpu|R_logic_op [1]),
	.datac(gnd),
	.datad(!\lab03|cpu|E_src2 [20]),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_src1 [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_logic_result[20]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_logic_result[20]~27 .extended_lut = "off";
defparam \lab03|cpu|E_logic_result[20]~27 .lut_mask = 64'h8833883333663366;
defparam \lab03|cpu|E_logic_result[20]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N42
cyclonev_lcell_comb \lab03|cpu|E_alu_result[20]~23 (
// Equation(s):
// \lab03|cpu|E_alu_result[20]~23_combout  = ( \lab03|cpu|Add2~109_sumout  & ( \lab03|cpu|E_logic_result[20]~27_combout  & ( (!\lab03|cpu|R_ctrl_shift_rot~q ) # (\lab03|cpu|E_shift_rot_result [20]) ) ) ) # ( !\lab03|cpu|Add2~109_sumout  & ( 
// \lab03|cpu|E_logic_result[20]~27_combout  & ( (!\lab03|cpu|R_ctrl_shift_rot~q  & ((\lab03|cpu|R_ctrl_logic~q ))) # (\lab03|cpu|R_ctrl_shift_rot~q  & (\lab03|cpu|E_shift_rot_result [20])) ) ) ) # ( \lab03|cpu|Add2~109_sumout  & ( 
// !\lab03|cpu|E_logic_result[20]~27_combout  & ( (!\lab03|cpu|R_ctrl_shift_rot~q  & ((!\lab03|cpu|R_ctrl_logic~q ))) # (\lab03|cpu|R_ctrl_shift_rot~q  & (\lab03|cpu|E_shift_rot_result [20])) ) ) ) # ( !\lab03|cpu|Add2~109_sumout  & ( 
// !\lab03|cpu|E_logic_result[20]~27_combout  & ( (\lab03|cpu|E_shift_rot_result [20] & \lab03|cpu|R_ctrl_shift_rot~q ) ) ) )

	.dataa(!\lab03|cpu|E_shift_rot_result [20]),
	.datab(!\lab03|cpu|R_ctrl_logic~q ),
	.datac(!\lab03|cpu|R_ctrl_shift_rot~q ),
	.datad(gnd),
	.datae(!\lab03|cpu|Add2~109_sumout ),
	.dataf(!\lab03|cpu|E_logic_result[20]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_alu_result[20]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_alu_result[20]~23 .extended_lut = "off";
defparam \lab03|cpu|E_alu_result[20]~23 .lut_mask = 64'h0505C5C53535F5F5;
defparam \lab03|cpu|E_alu_result[20]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N43
dffeas \lab03|cpu|W_alu_result[20] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_alu_result[20]~23_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|W_alu_result [20]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|W_alu_result[20] .is_wysiwyg = "true";
defparam \lab03|cpu|W_alu_result[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N27
cyclonev_lcell_comb \lab03|cpu|W_rf_wr_data[20]~21 (
// Equation(s):
// \lab03|cpu|W_rf_wr_data[20]~21_combout  = ( \lab03|cpu|W_alu_result [20] & ( (!\lab03|cpu|R_ctrl_ld~q  & (!\lab03|cpu|R_ctrl_br_cmp~q  & (!\lab03|cpu|R_ctrl_rd_ctl_reg~q ))) # (\lab03|cpu|R_ctrl_ld~q  & (((\lab03|cpu|av_ld_byte2_data [4])))) ) ) # ( 
// !\lab03|cpu|W_alu_result [20] & ( (\lab03|cpu|av_ld_byte2_data [4] & \lab03|cpu|R_ctrl_ld~q ) ) )

	.dataa(!\lab03|cpu|R_ctrl_br_cmp~q ),
	.datab(!\lab03|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\lab03|cpu|av_ld_byte2_data [4]),
	.datad(!\lab03|cpu|R_ctrl_ld~q ),
	.datae(gnd),
	.dataf(!\lab03|cpu|W_alu_result [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|W_rf_wr_data[20]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|W_rf_wr_data[20]~21 .extended_lut = "off";
defparam \lab03|cpu|W_rf_wr_data[20]~21 .lut_mask = 64'h000F000F880F880F;
defparam \lab03|cpu|W_rf_wr_data[20]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N58
dffeas \lab03|cpu|E_src1[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [0]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_src1[1]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src1[0] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src1[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N48
cyclonev_lcell_comb \lab03|cpu|E_logic_result[0]~20 (
// Equation(s):
// \lab03|cpu|E_logic_result[0]~20_combout  = ( \lab03|cpu|E_src1 [0] & ( !\lab03|cpu|R_logic_op [1] $ (((!\lab03|cpu|E_src2 [0]) # (!\lab03|cpu|R_logic_op [0]))) ) ) # ( !\lab03|cpu|E_src1 [0] & ( (!\lab03|cpu|R_logic_op [1] & (!\lab03|cpu|E_src2 [0] & 
// !\lab03|cpu|R_logic_op [0])) # (\lab03|cpu|R_logic_op [1] & (\lab03|cpu|E_src2 [0])) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|R_logic_op [1]),
	.datac(!\lab03|cpu|E_src2 [0]),
	.datad(!\lab03|cpu|R_logic_op [0]),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_src1 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_logic_result[0]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_logic_result[0]~20 .extended_lut = "off";
defparam \lab03|cpu|E_logic_result[0]~20 .lut_mask = 64'hC303C303333C333C;
defparam \lab03|cpu|E_logic_result[0]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N0
cyclonev_lcell_comb \lab03|cpu|E_alu_result[0]~13 (
// Equation(s):
// \lab03|cpu|E_alu_result[0]~13_combout  = ( \lab03|cpu|R_ctrl_shift_rot~q  & ( \lab03|cpu|E_logic_result[0]~20_combout  & ( \lab03|cpu|E_shift_rot_result [0] ) ) ) # ( !\lab03|cpu|R_ctrl_shift_rot~q  & ( \lab03|cpu|E_logic_result[0]~20_combout  & ( 
// (\lab03|cpu|Add2~57_sumout ) # (\lab03|cpu|R_ctrl_logic~q ) ) ) ) # ( \lab03|cpu|R_ctrl_shift_rot~q  & ( !\lab03|cpu|E_logic_result[0]~20_combout  & ( \lab03|cpu|E_shift_rot_result [0] ) ) ) # ( !\lab03|cpu|R_ctrl_shift_rot~q  & ( 
// !\lab03|cpu|E_logic_result[0]~20_combout  & ( (!\lab03|cpu|R_ctrl_logic~q  & \lab03|cpu|Add2~57_sumout ) ) ) )

	.dataa(!\lab03|cpu|R_ctrl_logic~q ),
	.datab(!\lab03|cpu|Add2~57_sumout ),
	.datac(!\lab03|cpu|E_shift_rot_result [0]),
	.datad(gnd),
	.datae(!\lab03|cpu|R_ctrl_shift_rot~q ),
	.dataf(!\lab03|cpu|E_logic_result[0]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_alu_result[0]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_alu_result[0]~13 .extended_lut = "off";
defparam \lab03|cpu|E_alu_result[0]~13 .lut_mask = 64'h22220F0F77770F0F;
defparam \lab03|cpu|E_alu_result[0]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N1
dffeas \lab03|cpu|W_alu_result[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_alu_result[0]~13_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|W_alu_result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|W_alu_result[0] .is_wysiwyg = "true";
defparam \lab03|cpu|W_alu_result[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N21
cyclonev_lcell_comb \lab03|cpu|av_ld_rshift8~0 (
// Equation(s):
// \lab03|cpu|av_ld_rshift8~0_combout  = ( \lab03|cpu|W_alu_result [0] & ( (\lab03|cpu|av_ld_aligning_data~q  & ((!\lab03|cpu|av_ld_align_cycle [1] & ((!\lab03|cpu|av_ld_align_cycle [0]) # (\lab03|cpu|W_alu_result [1]))) # (\lab03|cpu|av_ld_align_cycle [1] & 
// (\lab03|cpu|W_alu_result [1] & !\lab03|cpu|av_ld_align_cycle [0])))) ) ) # ( !\lab03|cpu|W_alu_result [0] & ( (!\lab03|cpu|av_ld_align_cycle [1] & (\lab03|cpu|av_ld_aligning_data~q  & \lab03|cpu|W_alu_result [1])) ) )

	.dataa(!\lab03|cpu|av_ld_align_cycle [1]),
	.datab(!\lab03|cpu|av_ld_aligning_data~q ),
	.datac(!\lab03|cpu|W_alu_result [1]),
	.datad(!\lab03|cpu|av_ld_align_cycle [0]),
	.datae(gnd),
	.dataf(!\lab03|cpu|W_alu_result [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|av_ld_rshift8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|av_ld_rshift8~0 .extended_lut = "off";
defparam \lab03|cpu|av_ld_rshift8~0 .lut_mask = 64'h0202020223022302;
defparam \lab03|cpu|av_ld_rshift8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N53
dffeas \lab03|cpu|av_ld_byte3_data[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_payload~7_combout ),
	.asdata(\lab03|cpu|av_fill_bit~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|av_ld_aligning_data~q ),
	.ena(!\lab03|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|av_ld_byte3_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte3_data[3] .is_wysiwyg = "true";
defparam \lab03|cpu|av_ld_byte3_data[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N0
cyclonev_lcell_comb \lab03|cpu|av_ld_byte2_data_nxt[3]~17 (
// Equation(s):
// \lab03|cpu|av_ld_byte2_data_nxt[3]~17_combout  = ( !\lab03|cpu|LessThan0~0_combout  & ( (!\lab03|cpu|av_ld_aligning_data~q  & ((((\sram|the_altsyncram|auto_generated|q_a [19] & \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))) # 
// (\lab03|cpu|av_ld_byte2_data_nxt[3]~6_combout ))) # (\lab03|cpu|av_ld_aligning_data~q  & (((\lab03|cpu|av_fill_bit~0_combout )))) ) ) # ( \lab03|cpu|LessThan0~0_combout  & ( (!\lab03|cpu|av_ld_aligning_data~q  & ((((\sram|the_altsyncram|auto_generated|q_a 
// [19] & \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))) # (\lab03|cpu|av_ld_byte2_data_nxt[3]~6_combout ))) # (\lab03|cpu|av_ld_aligning_data~q  & (((\lab03|cpu|av_ld_byte3_data [3])))) ) )

	.dataa(!\lab03|cpu|av_ld_byte2_data_nxt[3]~6_combout ),
	.datab(!\lab03|cpu|av_ld_aligning_data~q ),
	.datac(!\lab03|cpu|av_ld_byte3_data [3]),
	.datad(!\sram|the_altsyncram|auto_generated|q_a [19]),
	.datae(!\lab03|cpu|LessThan0~0_combout ),
	.dataf(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datag(!\lab03|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|av_ld_byte2_data_nxt[3]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte2_data_nxt[3]~17 .extended_lut = "on";
defparam \lab03|cpu|av_ld_byte2_data_nxt[3]~17 .lut_mask = 64'h4747474747CF47CF;
defparam \lab03|cpu|av_ld_byte2_data_nxt[3]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N1
dffeas \lab03|cpu|av_ld_byte2_data[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|av_ld_byte2_data_nxt[3]~17_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|av_ld_byte2_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte2_data[3] .is_wysiwyg = "true";
defparam \lab03|cpu|av_ld_byte2_data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N15
cyclonev_lcell_comb \lab03|cpu|E_logic_result[19]~14 (
// Equation(s):
// \lab03|cpu|E_logic_result[19]~14_combout  = ( \lab03|cpu|E_src2 [19] & ( !\lab03|cpu|R_logic_op [1] $ (((!\lab03|cpu|R_logic_op [0]) # (!\lab03|cpu|E_src1 [19]))) ) ) # ( !\lab03|cpu|E_src2 [19] & ( (!\lab03|cpu|R_logic_op [1] & (!\lab03|cpu|R_logic_op 
// [0] & !\lab03|cpu|E_src1 [19])) # (\lab03|cpu|R_logic_op [1] & ((\lab03|cpu|E_src1 [19]))) ) )

	.dataa(!\lab03|cpu|R_logic_op [1]),
	.datab(!\lab03|cpu|R_logic_op [0]),
	.datac(gnd),
	.datad(!\lab03|cpu|E_src1 [19]),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_src2 [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_logic_result[19]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_logic_result[19]~14 .extended_lut = "off";
defparam \lab03|cpu|E_logic_result[19]~14 .lut_mask = 64'h8855885555665566;
defparam \lab03|cpu|E_logic_result[19]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N15
cyclonev_lcell_comb \lab03|cpu|E_alu_result[19]~16 (
// Equation(s):
// \lab03|cpu|E_alu_result[19]~16_combout  = ( \lab03|cpu|Add2~81_sumout  & ( \lab03|cpu|E_logic_result[19]~14_combout  & ( (!\lab03|cpu|R_ctrl_shift_rot~q ) # (\lab03|cpu|E_shift_rot_result[19]~DUPLICATE_q ) ) ) ) # ( !\lab03|cpu|Add2~81_sumout  & ( 
// \lab03|cpu|E_logic_result[19]~14_combout  & ( (!\lab03|cpu|R_ctrl_shift_rot~q  & ((\lab03|cpu|R_ctrl_logic~q ))) # (\lab03|cpu|R_ctrl_shift_rot~q  & (\lab03|cpu|E_shift_rot_result[19]~DUPLICATE_q )) ) ) ) # ( \lab03|cpu|Add2~81_sumout  & ( 
// !\lab03|cpu|E_logic_result[19]~14_combout  & ( (!\lab03|cpu|R_ctrl_shift_rot~q  & ((!\lab03|cpu|R_ctrl_logic~q ))) # (\lab03|cpu|R_ctrl_shift_rot~q  & (\lab03|cpu|E_shift_rot_result[19]~DUPLICATE_q )) ) ) ) # ( !\lab03|cpu|Add2~81_sumout  & ( 
// !\lab03|cpu|E_logic_result[19]~14_combout  & ( (\lab03|cpu|R_ctrl_shift_rot~q  & \lab03|cpu|E_shift_rot_result[19]~DUPLICATE_q ) ) ) )

	.dataa(!\lab03|cpu|R_ctrl_shift_rot~q ),
	.datab(!\lab03|cpu|E_shift_rot_result[19]~DUPLICATE_q ),
	.datac(!\lab03|cpu|R_ctrl_logic~q ),
	.datad(gnd),
	.datae(!\lab03|cpu|Add2~81_sumout ),
	.dataf(!\lab03|cpu|E_logic_result[19]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_alu_result[19]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_alu_result[19]~16 .extended_lut = "off";
defparam \lab03|cpu|E_alu_result[19]~16 .lut_mask = 64'h1111B1B11B1BBBBB;
defparam \lab03|cpu|E_alu_result[19]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N16
dffeas \lab03|cpu|W_alu_result[19] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_alu_result[19]~16_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|W_alu_result [19]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|W_alu_result[19] .is_wysiwyg = "true";
defparam \lab03|cpu|W_alu_result[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N36
cyclonev_lcell_comb \lab03|cpu|W_rf_wr_data[19]~14 (
// Equation(s):
// \lab03|cpu|W_rf_wr_data[19]~14_combout  = ( \lab03|cpu|W_alu_result [19] & ( (!\lab03|cpu|R_ctrl_ld~q  & (!\lab03|cpu|R_ctrl_rd_ctl_reg~q  & ((!\lab03|cpu|R_ctrl_br_cmp~q )))) # (\lab03|cpu|R_ctrl_ld~q  & (((\lab03|cpu|av_ld_byte2_data [3])))) ) ) # ( 
// !\lab03|cpu|W_alu_result [19] & ( (\lab03|cpu|R_ctrl_ld~q  & \lab03|cpu|av_ld_byte2_data [3]) ) )

	.dataa(!\lab03|cpu|R_ctrl_ld~q ),
	.datab(!\lab03|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\lab03|cpu|av_ld_byte2_data [3]),
	.datad(!\lab03|cpu|R_ctrl_br_cmp~q ),
	.datae(gnd),
	.dataf(!\lab03|cpu|W_alu_result [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|W_rf_wr_data[19]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|W_rf_wr_data[19]~14 .extended_lut = "off";
defparam \lab03|cpu|W_rf_wr_data[19]~14 .lut_mask = 64'h050505058D058D05;
defparam \lab03|cpu|W_rf_wr_data[19]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N51
cyclonev_lcell_comb \lab03|cpu|E_st_data[23]~0 (
// Equation(s):
// \lab03|cpu|E_st_data[23]~0_combout  = ((!\lab03|cpu|D_ctrl_mem16~0_combout  & !\lab03|cpu|D_ctrl_mem8~0_combout )) # (\lab03|cpu|D_iw [4])

	.dataa(!\lab03|cpu|D_ctrl_mem16~0_combout ),
	.datab(!\lab03|cpu|D_iw [4]),
	.datac(gnd),
	.datad(!\lab03|cpu|D_ctrl_mem8~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_st_data[23]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_st_data[23]~0 .extended_lut = "off";
defparam \lab03|cpu|E_st_data[23]~0 .lut_mask = 64'hBB33BB33BB33BB33;
defparam \lab03|cpu|E_st_data[23]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N41
dffeas \lab03|cpu|d_writedata[23] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|d_writedata[23]~feeder_combout ),
	.asdata(\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|d_writedata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|d_writedata[23] .is_wysiwyg = "true";
defparam \lab03|cpu|d_writedata[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N33
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~2 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~2_combout  = (\lab03|cpu|d_writedata [23] & \mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(gnd),
	.datab(!\lab03|cpu|d_writedata [23]),
	.datac(gnd),
	.datad(!\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~2 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~2 .lut_mask = 64'h0033003300330033;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N7
dffeas \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[18] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|Add1~13_sumout ),
	.asdata(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\debug|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [18]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[18] .is_wysiwyg = "true";
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N21
cyclonev_lcell_comb \lab03|cpu|av_ld_byte2_data_nxt[2]~5 (
// Equation(s):
// \lab03|cpu|av_ld_byte2_data_nxt[2]~5_combout  = ( \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [18] & ( ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre 
// [18])) # (\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]) ) ) # ( !\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [18] & ( (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & 
// \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [18]) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [18]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|av_ld_byte2_data_nxt[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte2_data_nxt[2]~5 .extended_lut = "off";
defparam \lab03|cpu|av_ld_byte2_data_nxt[2]~5 .lut_mask = 64'h005500550F5F0F5F;
defparam \lab03|cpu|av_ld_byte2_data_nxt[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N56
dffeas \lab03|cpu|av_ld_byte3_data[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_payload~1_combout ),
	.asdata(\lab03|cpu|av_fill_bit~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|av_ld_aligning_data~q ),
	.ena(!\lab03|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|av_ld_byte3_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte3_data[2] .is_wysiwyg = "true";
defparam \lab03|cpu|av_ld_byte3_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N0
cyclonev_lcell_comb \lab03|cpu|av_ld_byte2_data_nxt[2]~21 (
// Equation(s):
// \lab03|cpu|av_ld_byte2_data_nxt[2]~21_combout  = ( !\lab03|cpu|LessThan0~0_combout  & ( (!\lab03|cpu|av_ld_aligning_data~q  & (((\sram|the_altsyncram|auto_generated|q_a [18] & ((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # 
// (\lab03|cpu|av_ld_byte2_data_nxt[2]~5_combout ))) # (\lab03|cpu|av_ld_aligning_data~q  & ((((\lab03|cpu|av_fill_bit~0_combout ))))) ) ) # ( \lab03|cpu|LessThan0~0_combout  & ( (!\lab03|cpu|av_ld_aligning_data~q  & 
// (((\sram|the_altsyncram|auto_generated|q_a [18] & ((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # (\lab03|cpu|av_ld_byte2_data_nxt[2]~5_combout ))) # (\lab03|cpu|av_ld_aligning_data~q  & ((((\lab03|cpu|av_ld_byte3_data [2]))))) ) )

	.dataa(!\sram|the_altsyncram|auto_generated|q_a [18]),
	.datab(!\lab03|cpu|av_ld_byte2_data_nxt[2]~5_combout ),
	.datac(!\lab03|cpu|av_ld_byte3_data [2]),
	.datad(!\lab03|cpu|av_ld_aligning_data~q ),
	.datae(!\lab03|cpu|LessThan0~0_combout ),
	.dataf(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datag(!\lab03|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|av_ld_byte2_data_nxt[2]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte2_data_nxt[2]~21 .extended_lut = "on";
defparam \lab03|cpu|av_ld_byte2_data_nxt[2]~21 .lut_mask = 64'h330F330F770F770F;
defparam \lab03|cpu|av_ld_byte2_data_nxt[2]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N1
dffeas \lab03|cpu|av_ld_byte2_data[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|av_ld_byte2_data_nxt[2]~21_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|av_ld_byte2_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte2_data[2] .is_wysiwyg = "true";
defparam \lab03|cpu|av_ld_byte2_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N21
cyclonev_lcell_comb \lab03|cpu|E_logic_result[18]~15 (
// Equation(s):
// \lab03|cpu|E_logic_result[18]~15_combout  = ( \lab03|cpu|E_src1 [18] & ( !\lab03|cpu|R_logic_op [1] $ (((!\lab03|cpu|R_logic_op [0]) # (!\lab03|cpu|E_src2 [18]))) ) ) # ( !\lab03|cpu|E_src1 [18] & ( (!\lab03|cpu|R_logic_op [1] & (!\lab03|cpu|R_logic_op 
// [0] & !\lab03|cpu|E_src2 [18])) # (\lab03|cpu|R_logic_op [1] & ((\lab03|cpu|E_src2 [18]))) ) )

	.dataa(!\lab03|cpu|R_logic_op [1]),
	.datab(!\lab03|cpu|R_logic_op [0]),
	.datac(!\lab03|cpu|E_src2 [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_src1 [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_logic_result[18]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_logic_result[18]~15 .extended_lut = "off";
defparam \lab03|cpu|E_logic_result[18]~15 .lut_mask = 64'h8585858556565656;
defparam \lab03|cpu|E_logic_result[18]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N36
cyclonev_lcell_comb \lab03|cpu|E_alu_result[18]~17 (
// Equation(s):
// \lab03|cpu|E_alu_result[18]~17_combout  = ( \lab03|cpu|E_shift_rot_result [18] & ( \lab03|cpu|R_ctrl_logic~q  & ( (\lab03|cpu|R_ctrl_shift_rot~q ) # (\lab03|cpu|E_logic_result[18]~15_combout ) ) ) ) # ( !\lab03|cpu|E_shift_rot_result [18] & ( 
// \lab03|cpu|R_ctrl_logic~q  & ( (\lab03|cpu|E_logic_result[18]~15_combout  & !\lab03|cpu|R_ctrl_shift_rot~q ) ) ) ) # ( \lab03|cpu|E_shift_rot_result [18] & ( !\lab03|cpu|R_ctrl_logic~q  & ( (\lab03|cpu|R_ctrl_shift_rot~q ) # (\lab03|cpu|Add2~85_sumout ) ) 
// ) ) # ( !\lab03|cpu|E_shift_rot_result [18] & ( !\lab03|cpu|R_ctrl_logic~q  & ( (\lab03|cpu|Add2~85_sumout  & !\lab03|cpu|R_ctrl_shift_rot~q ) ) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|Add2~85_sumout ),
	.datac(!\lab03|cpu|E_logic_result[18]~15_combout ),
	.datad(!\lab03|cpu|R_ctrl_shift_rot~q ),
	.datae(!\lab03|cpu|E_shift_rot_result [18]),
	.dataf(!\lab03|cpu|R_ctrl_logic~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_alu_result[18]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_alu_result[18]~17 .extended_lut = "off";
defparam \lab03|cpu|E_alu_result[18]~17 .lut_mask = 64'h330033FF0F000FFF;
defparam \lab03|cpu|E_alu_result[18]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N37
dffeas \lab03|cpu|W_alu_result[18] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_alu_result[18]~17_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|W_alu_result [18]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|W_alu_result[18] .is_wysiwyg = "true";
defparam \lab03|cpu|W_alu_result[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N51
cyclonev_lcell_comb \lab03|cpu|W_rf_wr_data[18]~15 (
// Equation(s):
// \lab03|cpu|W_rf_wr_data[18]~15_combout  = ( \lab03|cpu|W_alu_result [18] & ( (!\lab03|cpu|R_ctrl_ld~q  & (!\lab03|cpu|R_ctrl_br_cmp~q  & ((!\lab03|cpu|R_ctrl_rd_ctl_reg~q )))) # (\lab03|cpu|R_ctrl_ld~q  & (((\lab03|cpu|av_ld_byte2_data [2])))) ) ) # ( 
// !\lab03|cpu|W_alu_result [18] & ( (\lab03|cpu|R_ctrl_ld~q  & \lab03|cpu|av_ld_byte2_data [2]) ) )

	.dataa(!\lab03|cpu|R_ctrl_br_cmp~q ),
	.datab(!\lab03|cpu|R_ctrl_ld~q ),
	.datac(!\lab03|cpu|av_ld_byte2_data [2]),
	.datad(!\lab03|cpu|R_ctrl_rd_ctl_reg~q ),
	.datae(gnd),
	.dataf(!\lab03|cpu|W_alu_result [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|W_rf_wr_data[18]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|W_rf_wr_data[18]~15 .extended_lut = "off";
defparam \lab03|cpu|W_rf_wr_data[18]~15 .lut_mask = 64'h030303038B038B03;
defparam \lab03|cpu|W_rf_wr_data[18]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N41
dffeas \lab03|cpu|d_writedata[22] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|d_writedata[22]~feeder_combout ),
	.asdata(\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|d_writedata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|d_writedata[22] .is_wysiwyg = "true";
defparam \lab03|cpu|d_writedata[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N0
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~5 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~5_combout  = ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( \lab03|cpu|d_writedata [22] ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|d_writedata [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~5 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~5 .lut_mask = 64'h0000000033333333;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N2
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[22] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[22] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N18
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[22]~3 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[22]~3_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [22] & ( 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ) # (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [22]) ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [22] & ( 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [22] & !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [22]),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[22]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[22]~3 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[22]~3 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[22]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N29
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[17] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[17]~feeder_combout ),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[17] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N52
dffeas \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[17] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [17]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [17]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[17] .is_wysiwyg = "true";
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N51
cyclonev_lcell_comb \lab03|cpu|av_ld_byte2_data_nxt[1]~3 (
// Equation(s):
// \lab03|cpu|av_ld_byte2_data_nxt[1]~3_combout  = ( \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [17] & ( \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  ) ) # ( 
// !\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [17] & ( \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( (\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [17]) ) ) ) # ( \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [17] & ( !\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( 
// (\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [17]) ) ) ) # ( !\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [17] & ( 
// !\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( (\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [17]) ) ) )

	.dataa(!\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [17]),
	.datae(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [17]),
	.dataf(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|av_ld_byte2_data_nxt[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte2_data_nxt[1]~3 .extended_lut = "off";
defparam \lab03|cpu|av_ld_byte2_data_nxt[1]~3 .lut_mask = 64'h005500550055FFFF;
defparam \lab03|cpu|av_ld_byte2_data_nxt[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N48
cyclonev_lcell_comb \lab03|cpu|av_ld_byte2_data_nxt[1]~29 (
// Equation(s):
// \lab03|cpu|av_ld_byte2_data_nxt[1]~29_combout  = ( !\lab03|cpu|LessThan0~0_combout  & ( (!\lab03|cpu|av_ld_aligning_data~q  & ((((\sram|the_altsyncram|auto_generated|q_a [17] & \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))) # 
// (\lab03|cpu|av_ld_byte2_data_nxt[1]~3_combout ))) # (\lab03|cpu|av_ld_aligning_data~q  & (((\lab03|cpu|av_fill_bit~0_combout )))) ) ) # ( \lab03|cpu|LessThan0~0_combout  & ( (!\lab03|cpu|av_ld_aligning_data~q  & ((((\sram|the_altsyncram|auto_generated|q_a 
// [17] & \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))) # (\lab03|cpu|av_ld_byte2_data_nxt[1]~3_combout ))) # (\lab03|cpu|av_ld_aligning_data~q  & (((\lab03|cpu|av_ld_byte3_data [1])))) ) )

	.dataa(!\lab03|cpu|av_ld_byte2_data_nxt[1]~3_combout ),
	.datab(!\lab03|cpu|av_ld_aligning_data~q ),
	.datac(!\lab03|cpu|av_ld_byte3_data [1]),
	.datad(!\sram|the_altsyncram|auto_generated|q_a [17]),
	.datae(!\lab03|cpu|LessThan0~0_combout ),
	.dataf(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datag(!\lab03|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|av_ld_byte2_data_nxt[1]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte2_data_nxt[1]~29 .extended_lut = "on";
defparam \lab03|cpu|av_ld_byte2_data_nxt[1]~29 .lut_mask = 64'h4747474747CF47CF;
defparam \lab03|cpu|av_ld_byte2_data_nxt[1]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N49
dffeas \lab03|cpu|av_ld_byte2_data[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|av_ld_byte2_data_nxt[1]~29_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|av_ld_byte2_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte2_data[1] .is_wysiwyg = "true";
defparam \lab03|cpu|av_ld_byte2_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N12
cyclonev_lcell_comb \lab03|cpu|E_logic_result[17]~16 (
// Equation(s):
// \lab03|cpu|E_logic_result[17]~16_combout  = ( \lab03|cpu|E_src2 [17] & ( !\lab03|cpu|R_logic_op [1] $ (((!\lab03|cpu|R_logic_op [0]) # (!\lab03|cpu|E_src1 [17]))) ) ) # ( !\lab03|cpu|E_src2 [17] & ( (!\lab03|cpu|R_logic_op [1] & (!\lab03|cpu|R_logic_op 
// [0] & !\lab03|cpu|E_src1 [17])) # (\lab03|cpu|R_logic_op [1] & ((\lab03|cpu|E_src1 [17]))) ) )

	.dataa(!\lab03|cpu|R_logic_op [1]),
	.datab(!\lab03|cpu|R_logic_op [0]),
	.datac(gnd),
	.datad(!\lab03|cpu|E_src1 [17]),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_src2 [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_logic_result[17]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_logic_result[17]~16 .extended_lut = "off";
defparam \lab03|cpu|E_logic_result[17]~16 .lut_mask = 64'h8855885555665566;
defparam \lab03|cpu|E_logic_result[17]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N33
cyclonev_lcell_comb \lab03|cpu|E_alu_result[17]~18 (
// Equation(s):
// \lab03|cpu|E_alu_result[17]~18_combout  = ( \lab03|cpu|Add2~89_sumout  & ( \lab03|cpu|E_shift_rot_result[17]~DUPLICATE_q  & ( ((!\lab03|cpu|R_ctrl_logic~q ) # (\lab03|cpu|R_ctrl_shift_rot~q )) # (\lab03|cpu|E_logic_result[17]~16_combout ) ) ) ) # ( 
// !\lab03|cpu|Add2~89_sumout  & ( \lab03|cpu|E_shift_rot_result[17]~DUPLICATE_q  & ( ((\lab03|cpu|E_logic_result[17]~16_combout  & \lab03|cpu|R_ctrl_logic~q )) # (\lab03|cpu|R_ctrl_shift_rot~q ) ) ) ) # ( \lab03|cpu|Add2~89_sumout  & ( 
// !\lab03|cpu|E_shift_rot_result[17]~DUPLICATE_q  & ( (!\lab03|cpu|R_ctrl_shift_rot~q  & ((!\lab03|cpu|R_ctrl_logic~q ) # (\lab03|cpu|E_logic_result[17]~16_combout ))) ) ) ) # ( !\lab03|cpu|Add2~89_sumout  & ( !\lab03|cpu|E_shift_rot_result[17]~DUPLICATE_q  
// & ( (\lab03|cpu|E_logic_result[17]~16_combout  & (\lab03|cpu|R_ctrl_logic~q  & !\lab03|cpu|R_ctrl_shift_rot~q )) ) ) )

	.dataa(!\lab03|cpu|E_logic_result[17]~16_combout ),
	.datab(!\lab03|cpu|R_ctrl_logic~q ),
	.datac(!\lab03|cpu|R_ctrl_shift_rot~q ),
	.datad(gnd),
	.datae(!\lab03|cpu|Add2~89_sumout ),
	.dataf(!\lab03|cpu|E_shift_rot_result[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_alu_result[17]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_alu_result[17]~18 .extended_lut = "off";
defparam \lab03|cpu|E_alu_result[17]~18 .lut_mask = 64'h1010D0D01F1FDFDF;
defparam \lab03|cpu|E_alu_result[17]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N34
dffeas \lab03|cpu|W_alu_result[17] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_alu_result[17]~18_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|W_alu_result [17]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|W_alu_result[17] .is_wysiwyg = "true";
defparam \lab03|cpu|W_alu_result[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N6
cyclonev_lcell_comb \lab03|cpu|W_rf_wr_data[17]~16 (
// Equation(s):
// \lab03|cpu|W_rf_wr_data[17]~16_combout  = ( \lab03|cpu|W_alu_result [17] & ( (!\lab03|cpu|R_ctrl_ld~q  & (!\lab03|cpu|R_ctrl_br_cmp~q  & (!\lab03|cpu|R_ctrl_rd_ctl_reg~q ))) # (\lab03|cpu|R_ctrl_ld~q  & (((\lab03|cpu|av_ld_byte2_data [1])))) ) ) # ( 
// !\lab03|cpu|W_alu_result [17] & ( (\lab03|cpu|av_ld_byte2_data [1] & \lab03|cpu|R_ctrl_ld~q ) ) )

	.dataa(!\lab03|cpu|R_ctrl_br_cmp~q ),
	.datab(!\lab03|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\lab03|cpu|av_ld_byte2_data [1]),
	.datad(!\lab03|cpu|R_ctrl_ld~q ),
	.datae(gnd),
	.dataf(!\lab03|cpu|W_alu_result [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|W_rf_wr_data[17]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|W_rf_wr_data[17]~16 .extended_lut = "off";
defparam \lab03|cpu|W_rf_wr_data[17]~16 .lut_mask = 64'h000F000F880F880F;
defparam \lab03|cpu|W_rf_wr_data[17]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N40
dffeas \lab03|cpu|E_src1[16] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [16]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_src1[1]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src1[16] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src1[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N18
cyclonev_lcell_comb \lab03|cpu|E_logic_result[16]~17 (
// Equation(s):
// \lab03|cpu|E_logic_result[16]~17_combout  = (!\lab03|cpu|E_src2 [16] & ((!\lab03|cpu|R_logic_op [1] & (!\lab03|cpu|R_logic_op [0] & !\lab03|cpu|E_src1 [16])) # (\lab03|cpu|R_logic_op [1] & ((\lab03|cpu|E_src1 [16]))))) # (\lab03|cpu|E_src2 [16] & 
// (!\lab03|cpu|R_logic_op [1] $ (((!\lab03|cpu|R_logic_op [0]) # (!\lab03|cpu|E_src1 [16])))))

	.dataa(!\lab03|cpu|R_logic_op [1]),
	.datab(!\lab03|cpu|R_logic_op [0]),
	.datac(!\lab03|cpu|E_src2 [16]),
	.datad(!\lab03|cpu|E_src1 [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_logic_result[16]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_logic_result[16]~17 .extended_lut = "off";
defparam \lab03|cpu|E_logic_result[16]~17 .lut_mask = 64'h8556855685568556;
defparam \lab03|cpu|E_logic_result[16]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N12
cyclonev_lcell_comb \lab03|cpu|E_alu_result[16]~19 (
// Equation(s):
// \lab03|cpu|E_alu_result[16]~19_combout  = ( \lab03|cpu|R_ctrl_shift_rot~q  & ( \lab03|cpu|Add2~93_sumout  & ( \lab03|cpu|E_shift_rot_result [16] ) ) ) # ( !\lab03|cpu|R_ctrl_shift_rot~q  & ( \lab03|cpu|Add2~93_sumout  & ( (!\lab03|cpu|R_ctrl_logic~q ) # 
// (\lab03|cpu|E_logic_result[16]~17_combout ) ) ) ) # ( \lab03|cpu|R_ctrl_shift_rot~q  & ( !\lab03|cpu|Add2~93_sumout  & ( \lab03|cpu|E_shift_rot_result [16] ) ) ) # ( !\lab03|cpu|R_ctrl_shift_rot~q  & ( !\lab03|cpu|Add2~93_sumout  & ( 
// (\lab03|cpu|E_logic_result[16]~17_combout  & \lab03|cpu|R_ctrl_logic~q ) ) ) )

	.dataa(!\lab03|cpu|E_logic_result[16]~17_combout ),
	.datab(!\lab03|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(!\lab03|cpu|E_shift_rot_result [16]),
	.datae(!\lab03|cpu|R_ctrl_shift_rot~q ),
	.dataf(!\lab03|cpu|Add2~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_alu_result[16]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_alu_result[16]~19 .extended_lut = "off";
defparam \lab03|cpu|E_alu_result[16]~19 .lut_mask = 64'h111100FFDDDD00FF;
defparam \lab03|cpu|E_alu_result[16]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N13
dffeas \lab03|cpu|W_alu_result[16] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_alu_result[16]~19_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|W_alu_result [16]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|W_alu_result[16] .is_wysiwyg = "true";
defparam \lab03|cpu|W_alu_result[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N2
dffeas \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[16] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|Add1~1_sumout ),
	.asdata(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE_q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\debug|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [16]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[16] .is_wysiwyg = "true";
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N12
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[16]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[16]~feeder_combout  = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout 

	.dataa(gnd),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[16]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[16]~feeder .lut_mask = 64'h3333333333333333;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N14
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[16] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[16]~feeder_combout ),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[16] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N52
dffeas \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[16] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [16]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [16]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[16] .is_wysiwyg = "true";
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N45
cyclonev_lcell_comb \lab03|cpu|av_ld_byte2_data_nxt[0]~2 (
// Equation(s):
// \lab03|cpu|av_ld_byte2_data_nxt[0]~2_combout  = ( \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [16] & ( ((\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [16])) # (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) ) ) # ( !\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [16] & ( 
// (\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [16]) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datab(!\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|av_ld_byte2_data_nxt[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte2_data_nxt[0]~2 .extended_lut = "off";
defparam \lab03|cpu|av_ld_byte2_data_nxt[0]~2 .lut_mask = 64'h0303030357575757;
defparam \lab03|cpu|av_ld_byte2_data_nxt[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N30
cyclonev_lcell_comb \lab03|cpu|av_ld_byte2_data_nxt[0]~33 (
// Equation(s):
// \lab03|cpu|av_ld_byte2_data_nxt[0]~33_combout  = ( !\lab03|cpu|LessThan0~0_combout  & ( (!\lab03|cpu|av_ld_aligning_data~q  & ((((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \sram|the_altsyncram|auto_generated|q_a [16])) # 
// (\lab03|cpu|av_ld_byte2_data_nxt[0]~2_combout )))) # (\lab03|cpu|av_ld_aligning_data~q  & ((((\lab03|cpu|av_fill_bit~0_combout ))))) ) ) # ( \lab03|cpu|LessThan0~0_combout  & ( (!\lab03|cpu|av_ld_aligning_data~q  & 
// ((((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \sram|the_altsyncram|auto_generated|q_a [16])) # (\lab03|cpu|av_ld_byte2_data_nxt[0]~2_combout )))) # (\lab03|cpu|av_ld_aligning_data~q  & ((((\lab03|cpu|av_ld_byte3_data [0]))))) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(!\sram|the_altsyncram|auto_generated|q_a [16]),
	.datac(!\lab03|cpu|av_ld_byte3_data [0]),
	.datad(!\lab03|cpu|av_ld_aligning_data~q ),
	.datae(!\lab03|cpu|LessThan0~0_combout ),
	.dataf(!\lab03|cpu|av_ld_byte2_data_nxt[0]~2_combout ),
	.datag(!\lab03|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|av_ld_byte2_data_nxt[0]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte2_data_nxt[0]~33 .extended_lut = "on";
defparam \lab03|cpu|av_ld_byte2_data_nxt[0]~33 .lut_mask = 64'h110F110FFF0FFF0F;
defparam \lab03|cpu|av_ld_byte2_data_nxt[0]~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N31
dffeas \lab03|cpu|av_ld_byte2_data[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|av_ld_byte2_data_nxt[0]~33_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|av_ld_byte2_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte2_data[0] .is_wysiwyg = "true";
defparam \lab03|cpu|av_ld_byte2_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N30
cyclonev_lcell_comb \lab03|cpu|W_rf_wr_data[16]~17 (
// Equation(s):
// \lab03|cpu|W_rf_wr_data[16]~17_combout  = ( \lab03|cpu|W_alu_result [16] & ( \lab03|cpu|av_ld_byte2_data [0] & ( ((!\lab03|cpu|R_ctrl_br_cmp~q  & !\lab03|cpu|R_ctrl_rd_ctl_reg~q )) # (\lab03|cpu|R_ctrl_ld~q ) ) ) ) # ( !\lab03|cpu|W_alu_result [16] & ( 
// \lab03|cpu|av_ld_byte2_data [0] & ( \lab03|cpu|R_ctrl_ld~q  ) ) ) # ( \lab03|cpu|W_alu_result [16] & ( !\lab03|cpu|av_ld_byte2_data [0] & ( (!\lab03|cpu|R_ctrl_br_cmp~q  & (!\lab03|cpu|R_ctrl_ld~q  & !\lab03|cpu|R_ctrl_rd_ctl_reg~q )) ) ) )

	.dataa(!\lab03|cpu|R_ctrl_br_cmp~q ),
	.datab(!\lab03|cpu|R_ctrl_ld~q ),
	.datac(!\lab03|cpu|R_ctrl_rd_ctl_reg~q ),
	.datad(gnd),
	.datae(!\lab03|cpu|W_alu_result [16]),
	.dataf(!\lab03|cpu|av_ld_byte2_data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|W_rf_wr_data[16]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|W_rf_wr_data[16]~17 .extended_lut = "off";
defparam \lab03|cpu|W_rf_wr_data[16]~17 .lut_mask = 64'h000080803333B3B3;
defparam \lab03|cpu|W_rf_wr_data[16]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N29
dffeas \lab03|cpu|E_src1[15] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [15]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_src1[1]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src1[15] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src1[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y8_N22
dffeas \lab03|cpu|E_shift_rot_result[15]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_shift_rot_result_nxt[15]~15_combout ),
	.asdata(\lab03|cpu|E_src1 [15]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_shift_rot_result[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result[15]~DUPLICATE .is_wysiwyg = "true";
defparam \lab03|cpu|E_shift_rot_result[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N27
cyclonev_lcell_comb \lab03|cpu|E_logic_result[15]~18 (
// Equation(s):
// \lab03|cpu|E_logic_result[15]~18_combout  = ( \lab03|cpu|E_src1 [15] & ( \lab03|cpu|E_src2 [15] & ( !\lab03|cpu|R_logic_op [1] $ (!\lab03|cpu|R_logic_op [0]) ) ) ) # ( !\lab03|cpu|E_src1 [15] & ( \lab03|cpu|E_src2 [15] & ( \lab03|cpu|R_logic_op [1] ) ) ) 
// # ( \lab03|cpu|E_src1 [15] & ( !\lab03|cpu|E_src2 [15] & ( \lab03|cpu|R_logic_op [1] ) ) ) # ( !\lab03|cpu|E_src1 [15] & ( !\lab03|cpu|E_src2 [15] & ( (!\lab03|cpu|R_logic_op [1] & !\lab03|cpu|R_logic_op [0]) ) ) )

	.dataa(!\lab03|cpu|R_logic_op [1]),
	.datab(gnd),
	.datac(!\lab03|cpu|R_logic_op [0]),
	.datad(gnd),
	.datae(!\lab03|cpu|E_src1 [15]),
	.dataf(!\lab03|cpu|E_src2 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_logic_result[15]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_logic_result[15]~18 .extended_lut = "off";
defparam \lab03|cpu|E_logic_result[15]~18 .lut_mask = 64'hA0A0555555555A5A;
defparam \lab03|cpu|E_logic_result[15]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N9
cyclonev_lcell_comb \lab03|cpu|E_alu_result[15]~20 (
// Equation(s):
// \lab03|cpu|E_alu_result[15]~20_combout  = ( \lab03|cpu|R_ctrl_shift_rot~q  & ( \lab03|cpu|E_shift_rot_result[15]~DUPLICATE_q  ) ) # ( !\lab03|cpu|R_ctrl_shift_rot~q  & ( (!\lab03|cpu|R_ctrl_logic~q  & ((\lab03|cpu|Add2~97_sumout ))) # 
// (\lab03|cpu|R_ctrl_logic~q  & (\lab03|cpu|E_logic_result[15]~18_combout )) ) )

	.dataa(!\lab03|cpu|E_shift_rot_result[15]~DUPLICATE_q ),
	.datab(!\lab03|cpu|E_logic_result[15]~18_combout ),
	.datac(!\lab03|cpu|R_ctrl_logic~q ),
	.datad(!\lab03|cpu|Add2~97_sumout ),
	.datae(!\lab03|cpu|R_ctrl_shift_rot~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_alu_result[15]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_alu_result[15]~20 .extended_lut = "off";
defparam \lab03|cpu|E_alu_result[15]~20 .lut_mask = 64'h03F3555503F35555;
defparam \lab03|cpu|E_alu_result[15]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N10
dffeas \lab03|cpu|W_alu_result[15] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_alu_result[15]~20_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|W_alu_result [15]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|W_alu_result[15] .is_wysiwyg = "true";
defparam \lab03|cpu|W_alu_result[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N21
cyclonev_lcell_comb \lab03|cpu|W_rf_wr_data[15]~18 (
// Equation(s):
// \lab03|cpu|W_rf_wr_data[15]~18_combout  = ( \lab03|cpu|av_ld_byte1_data [7] & ( ((!\lab03|cpu|R_ctrl_rd_ctl_reg~q  & (\lab03|cpu|W_alu_result [15] & !\lab03|cpu|R_ctrl_br_cmp~q ))) # (\lab03|cpu|R_ctrl_ld~q ) ) ) # ( !\lab03|cpu|av_ld_byte1_data [7] & ( 
// (!\lab03|cpu|R_ctrl_ld~q  & (!\lab03|cpu|R_ctrl_rd_ctl_reg~q  & (\lab03|cpu|W_alu_result [15] & !\lab03|cpu|R_ctrl_br_cmp~q ))) ) )

	.dataa(!\lab03|cpu|R_ctrl_ld~q ),
	.datab(!\lab03|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\lab03|cpu|W_alu_result [15]),
	.datad(!\lab03|cpu|R_ctrl_br_cmp~q ),
	.datae(gnd),
	.dataf(!\lab03|cpu|av_ld_byte1_data [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|W_rf_wr_data[15]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|W_rf_wr_data[15]~18 .extended_lut = "off";
defparam \lab03|cpu|W_rf_wr_data[15]~18 .lut_mask = 64'h080008005D555D55;
defparam \lab03|cpu|W_rf_wr_data[15]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N6
cyclonev_lcell_comb \lab03|cpu|E_src1[14]~feeder (
// Equation(s):
// \lab03|cpu|E_src1[14]~feeder_combout  = ( \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_src1[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_src1[14]~feeder .extended_lut = "off";
defparam \lab03|cpu|E_src1[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|E_src1[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N7
dffeas \lab03|cpu|E_src1[14]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_src1[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_src1[1]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src1[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src1[14]~DUPLICATE .is_wysiwyg = "true";
defparam \lab03|cpu|E_src1[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y8_N28
dffeas \lab03|cpu|E_shift_rot_result[14]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_shift_rot_result_nxt[14]~13_combout ),
	.asdata(\lab03|cpu|E_src1[14]~DUPLICATE_q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_shift_rot_result[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result[14]~DUPLICATE .is_wysiwyg = "true";
defparam \lab03|cpu|E_shift_rot_result[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N8
dffeas \lab03|cpu|E_src1[14] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_src1[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_src1[1]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src1[14] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src1[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N57
cyclonev_lcell_comb \lab03|cpu|E_logic_result[14]~19 (
// Equation(s):
// \lab03|cpu|E_logic_result[14]~19_combout  = ( \lab03|cpu|E_src1 [14] & ( !\lab03|cpu|R_logic_op [1] $ (((!\lab03|cpu|R_logic_op [0]) # (!\lab03|cpu|E_src2 [14]))) ) ) # ( !\lab03|cpu|E_src1 [14] & ( (!\lab03|cpu|R_logic_op [1] & (!\lab03|cpu|R_logic_op 
// [0] & !\lab03|cpu|E_src2 [14])) # (\lab03|cpu|R_logic_op [1] & ((\lab03|cpu|E_src2 [14]))) ) )

	.dataa(!\lab03|cpu|R_logic_op [1]),
	.datab(!\lab03|cpu|R_logic_op [0]),
	.datac(!\lab03|cpu|E_src2 [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_src1 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_logic_result[14]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_logic_result[14]~19 .extended_lut = "off";
defparam \lab03|cpu|E_logic_result[14]~19 .lut_mask = 64'h8585858556565656;
defparam \lab03|cpu|E_logic_result[14]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N51
cyclonev_lcell_comb \lab03|cpu|E_alu_result[14]~21 (
// Equation(s):
// \lab03|cpu|E_alu_result[14]~21_combout  = ( \lab03|cpu|R_ctrl_shift_rot~q  & ( \lab03|cpu|Add2~101_sumout  & ( \lab03|cpu|E_shift_rot_result[14]~DUPLICATE_q  ) ) ) # ( !\lab03|cpu|R_ctrl_shift_rot~q  & ( \lab03|cpu|Add2~101_sumout  & ( 
// (!\lab03|cpu|R_ctrl_logic~q ) # (\lab03|cpu|E_logic_result[14]~19_combout ) ) ) ) # ( \lab03|cpu|R_ctrl_shift_rot~q  & ( !\lab03|cpu|Add2~101_sumout  & ( \lab03|cpu|E_shift_rot_result[14]~DUPLICATE_q  ) ) ) # ( !\lab03|cpu|R_ctrl_shift_rot~q  & ( 
// !\lab03|cpu|Add2~101_sumout  & ( (\lab03|cpu|R_ctrl_logic~q  & \lab03|cpu|E_logic_result[14]~19_combout ) ) ) )

	.dataa(!\lab03|cpu|E_shift_rot_result[14]~DUPLICATE_q ),
	.datab(!\lab03|cpu|R_ctrl_logic~q ),
	.datac(!\lab03|cpu|E_logic_result[14]~19_combout ),
	.datad(gnd),
	.datae(!\lab03|cpu|R_ctrl_shift_rot~q ),
	.dataf(!\lab03|cpu|Add2~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_alu_result[14]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_alu_result[14]~21 .extended_lut = "off";
defparam \lab03|cpu|E_alu_result[14]~21 .lut_mask = 64'h03035555CFCF5555;
defparam \lab03|cpu|E_alu_result[14]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N52
dffeas \lab03|cpu|W_alu_result[14] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_alu_result[14]~21_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|W_alu_result [14]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|W_alu_result[14] .is_wysiwyg = "true";
defparam \lab03|cpu|W_alu_result[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N18
cyclonev_lcell_comb \debug|always2~1 (
// Equation(s):
// \debug|always2~1_combout  = ( \lab03|cpu|d_write~q  & ( (!\mm_interconnect_0|lab03_data_master_translator|write_accepted~DUPLICATE_q  & \debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q ) ) )

	.dataa(!\mm_interconnect_0|lab03_data_master_translator|write_accepted~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|d_write~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|always2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|always2~1 .extended_lut = "off";
defparam \debug|always2~1 .lut_mask = 64'h000000000A0A0A0A;
defparam \debug|always2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N24
cyclonev_lcell_comb \debug|woverflow~0 (
// Equation(s):
// \debug|woverflow~0_combout  = ( \debug|woverflow~q  & ( \lab03|cpu|W_alu_result [2] ) ) # ( \debug|woverflow~q  & ( !\lab03|cpu|W_alu_result [2] & ( (!\debug|always2~1_combout ) # 
// (((!\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ) # (\debug|av_waitrequest~q )) # (\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q )) ) ) ) # ( !\debug|woverflow~q  & ( 
// !\lab03|cpu|W_alu_result [2] & ( (\debug|always2~1_combout  & (\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q  & (!\debug|av_waitrequest~q  & 
// \mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ))) ) ) )

	.dataa(!\debug|always2~1_combout ),
	.datab(!\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datac(!\debug|av_waitrequest~q ),
	.datad(!\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.datae(!\debug|woverflow~q ),
	.dataf(!\lab03|cpu|W_alu_result [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|woverflow~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|woverflow~0 .extended_lut = "off";
defparam \debug|woverflow~0 .lut_mask = 64'h0010FFBF0000FFFF;
defparam \debug|woverflow~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N25
dffeas \debug|woverflow (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|woverflow~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|woverflow~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debug|woverflow .is_wysiwyg = "true";
defparam \debug|woverflow .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N17
dffeas \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[14] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\debug|woverflow~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[14] .is_wysiwyg = "true";
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N57
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[14]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[14]~feeder_combout  = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout 

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[14]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[14]~feeder .lut_mask = 64'h5555555555555555;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N59
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[14] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[14]~feeder_combout ),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[14] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N28
dffeas \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[14] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [14]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[14] .is_wysiwyg = "true";
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N15
cyclonev_lcell_comb \lab03|cpu|av_ld_byte1_data_nxt[6]~7 (
// Equation(s):
// \lab03|cpu|av_ld_byte1_data_nxt[6]~7_combout  = ( \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [14] & ( ((\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [14])) # (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) ) ) # ( !\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [14] & ( 
// (\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [14]) ) )

	.dataa(!\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datad(!\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [14]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|av_ld_byte1_data_nxt[6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte1_data_nxt[6]~7 .extended_lut = "off";
defparam \lab03|cpu|av_ld_byte1_data_nxt[6]~7 .lut_mask = 64'h005500550F5F0F5F;
defparam \lab03|cpu|av_ld_byte1_data_nxt[6]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N27
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~7 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~7_combout  = ( \lab03|cpu|d_writedata [12] & ( \mm_interconnect_0|cmd_mux_002|saved_grant [0] ) )

	.dataa(!\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|d_writedata [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~7 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~7 .lut_mask = 64'h0000000055555555;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N3
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~8 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~8_combout  = ( \mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( \lab03|cpu|d_writedata [13] ) )

	.dataa(!\lab03|cpu|d_writedata [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~8 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~8 .lut_mask = 64'h0000000055555555;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N33
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~9 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~9_combout  = (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & \lab03|cpu|d_writedata [14])

	.dataa(!\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lab03|cpu|d_writedata [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~9 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~9 .lut_mask = 64'h0055005500550055;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N45
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~10 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~10_combout  = ( \mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( \lab03|cpu|d_writedata [15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lab03|cpu|d_writedata [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~10 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~10 .lut_mask = 64'h000000000F0F0F0F;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \sram|the_altsyncram|auto_generated|ram_block1a8 (
	.portawe(!\sram|wren~1_combout ),
	.portare(\sram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,\mm_interconnect_0|cmd_mux_002|src_payload~10_combout ,\mm_interconnect_0|cmd_mux_002|src_payload~9_combout ,\mm_interconnect_0|cmd_mux_002|src_payload~8_combout ,\mm_interconnect_0|cmd_mux_002|src_payload~7_combout ,
\mm_interconnect_0|cmd_mux_002|src_payload~6_combout ,\mm_interconnect_0|cmd_mux_002|src_payload~21_combout ,\mm_interconnect_0|cmd_mux_002|src_payload~20_combout ,\mm_interconnect_0|cmd_mux_002|src_payload~18_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_002|src_data [47],\mm_interconnect_0|cmd_mux_002|src_data [46],\mm_interconnect_0|cmd_mux_002|src_data [45],\mm_interconnect_0|cmd_mux_002|src_data [44],\mm_interconnect_0|cmd_mux_002|src_data [43],\mm_interconnect_0|cmd_mux_002|src_data [42],
\mm_interconnect_0|cmd_mux_002|src_data [41],\mm_interconnect_0|cmd_mux_002|src_data [40],\mm_interconnect_0|cmd_mux_002|src_data [39],\mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_002|src_data [33]}),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sram|the_altsyncram|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \sram|the_altsyncram|auto_generated|ram_block1a8 .clk0_input_clock_enable = "ena0";
defparam \sram|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \sram|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \sram|the_altsyncram|auto_generated|ram_block1a8 .init_file = "Lab03_SRAM.hex";
defparam \sram|the_altsyncram|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \sram|the_altsyncram|auto_generated|ram_block1a8 .logical_ram_name = "Lab03_SRAM:sram|altsyncram:the_altsyncram|altsyncram_1sl1:auto_generated|ALTSYNCRAM";
defparam \sram|the_altsyncram|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \sram|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \sram|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_width = 10;
defparam \sram|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_enable_mask_width = 1;
defparam \sram|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_size = 10;
defparam \sram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \sram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \sram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_width = 10;
defparam \sram|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \sram|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \sram|the_altsyncram|auto_generated|ram_block1a8 .port_a_last_address = 1023;
defparam \sram|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 1024;
defparam \sram|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \sram|the_altsyncram|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "dont_care";
defparam \sram|the_altsyncram|auto_generated|ram_block1a8 .port_b_address_width = 10;
defparam \sram|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_width = 10;
defparam \sram|the_altsyncram|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \sram|the_altsyncram|auto_generated|ram_block1a8 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \sram|the_altsyncram|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \sram|the_altsyncram|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \sram|the_altsyncram|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \sram|the_altsyncram|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N36
cyclonev_lcell_comb \lab03|cpu|av_ld_byte1_data_nxt[6]~13 (
// Equation(s):
// \lab03|cpu|av_ld_byte1_data_nxt[6]~13_combout  = ( !\lab03|cpu|LessThan0~0_combout  & ( (!\lab03|cpu|av_ld_aligning_data~q  & ((((\sram|the_altsyncram|auto_generated|q_a [14] & \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))) # 
// (\lab03|cpu|av_ld_byte1_data_nxt[6]~7_combout ))) # (\lab03|cpu|av_ld_aligning_data~q  & (((\lab03|cpu|av_fill_bit~0_combout )))) ) ) # ( \lab03|cpu|LessThan0~0_combout  & ( (!\lab03|cpu|av_ld_aligning_data~q  & ((((\sram|the_altsyncram|auto_generated|q_a 
// [14] & \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))) # (\lab03|cpu|av_ld_byte1_data_nxt[6]~7_combout ))) # (\lab03|cpu|av_ld_aligning_data~q  & (((\lab03|cpu|av_ld_byte2_data [6])))) ) )

	.dataa(!\lab03|cpu|av_ld_aligning_data~q ),
	.datab(!\lab03|cpu|av_ld_byte1_data_nxt[6]~7_combout ),
	.datac(!\lab03|cpu|av_ld_byte2_data [6]),
	.datad(!\sram|the_altsyncram|auto_generated|q_a [14]),
	.datae(!\lab03|cpu|LessThan0~0_combout ),
	.dataf(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datag(!\lab03|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|av_ld_byte1_data_nxt[6]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte1_data_nxt[6]~13 .extended_lut = "on";
defparam \lab03|cpu|av_ld_byte1_data_nxt[6]~13 .lut_mask = 64'h2727272727AF27AF;
defparam \lab03|cpu|av_ld_byte1_data_nxt[6]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N18
cyclonev_lcell_comb \lab03|cpu|av_ld_byte0_data[4]~0 (
// Equation(s):
// \lab03|cpu|av_ld_byte0_data[4]~0_combout  = ( \lab03|cpu|W_alu_result [1] & ( (!\lab03|cpu|av_ld_align_cycle [1]) # ((!\lab03|cpu|av_ld_aligning_data~q ) # ((\lab03|cpu|W_alu_result [0] & !\lab03|cpu|av_ld_align_cycle [0]))) ) ) # ( 
// !\lab03|cpu|W_alu_result [1] & ( (!\lab03|cpu|av_ld_aligning_data~q ) # ((!\lab03|cpu|av_ld_align_cycle [1] & (\lab03|cpu|W_alu_result [0] & !\lab03|cpu|av_ld_align_cycle [0]))) ) )

	.dataa(!\lab03|cpu|av_ld_align_cycle [1]),
	.datab(!\lab03|cpu|av_ld_aligning_data~q ),
	.datac(!\lab03|cpu|W_alu_result [0]),
	.datad(!\lab03|cpu|av_ld_align_cycle [0]),
	.datae(gnd),
	.dataf(!\lab03|cpu|W_alu_result [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|av_ld_byte0_data[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte0_data[4]~0 .extended_lut = "off";
defparam \lab03|cpu|av_ld_byte0_data[4]~0 .lut_mask = 64'hCECCCECCEFEEEFEE;
defparam \lab03|cpu|av_ld_byte0_data[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N42
cyclonev_lcell_comb \lab03|cpu|av_ld_byte1_data_en~0 (
// Equation(s):
// \lab03|cpu|av_ld_byte1_data_en~0_combout  = ( \lab03|cpu|D_ctrl_mem16~0_combout  & ( \lab03|cpu|D_iw [4] ) ) # ( !\lab03|cpu|D_ctrl_mem16~0_combout  & ( \lab03|cpu|D_iw [4] ) ) # ( \lab03|cpu|D_ctrl_mem16~0_combout  & ( !\lab03|cpu|D_iw [4] & ( 
// \lab03|cpu|av_ld_byte0_data[4]~0_combout  ) ) ) # ( !\lab03|cpu|D_ctrl_mem16~0_combout  & ( !\lab03|cpu|D_iw [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lab03|cpu|av_ld_byte0_data[4]~0_combout ),
	.datad(gnd),
	.datae(!\lab03|cpu|D_ctrl_mem16~0_combout ),
	.dataf(!\lab03|cpu|D_iw [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|av_ld_byte1_data_en~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte1_data_en~0 .extended_lut = "off";
defparam \lab03|cpu|av_ld_byte1_data_en~0 .lut_mask = 64'hFFFF0F0FFFFFFFFF;
defparam \lab03|cpu|av_ld_byte1_data_en~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N38
dffeas \lab03|cpu|av_ld_byte1_data[6] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|av_ld_byte1_data_nxt[6]~13_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|av_ld_byte1_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte1_data[6] .is_wysiwyg = "true";
defparam \lab03|cpu|av_ld_byte1_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N6
cyclonev_lcell_comb \lab03|cpu|W_rf_wr_data[14]~19 (
// Equation(s):
// \lab03|cpu|W_rf_wr_data[14]~19_combout  = ( \lab03|cpu|R_ctrl_ld~q  & ( \lab03|cpu|R_ctrl_rd_ctl_reg~q  & ( \lab03|cpu|av_ld_byte1_data [6] ) ) ) # ( \lab03|cpu|R_ctrl_ld~q  & ( !\lab03|cpu|R_ctrl_rd_ctl_reg~q  & ( \lab03|cpu|av_ld_byte1_data [6] ) ) ) # 
// ( !\lab03|cpu|R_ctrl_ld~q  & ( !\lab03|cpu|R_ctrl_rd_ctl_reg~q  & ( (\lab03|cpu|W_alu_result [14] & !\lab03|cpu|R_ctrl_br_cmp~q ) ) ) )

	.dataa(!\lab03|cpu|W_alu_result [14]),
	.datab(!\lab03|cpu|R_ctrl_br_cmp~q ),
	.datac(!\lab03|cpu|av_ld_byte1_data [6]),
	.datad(gnd),
	.datae(!\lab03|cpu|R_ctrl_ld~q ),
	.dataf(!\lab03|cpu|R_ctrl_rd_ctl_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|W_rf_wr_data[14]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|W_rf_wr_data[14]~19 .extended_lut = "off";
defparam \lab03|cpu|W_rf_wr_data[14]~19 .lut_mask = 64'h44440F0F00000F0F;
defparam \lab03|cpu|W_rf_wr_data[14]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N34
dffeas \lab03|cpu|E_src1[17] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [17]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_src1[1]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src1[17] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src1[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y8_N19
dffeas \lab03|cpu|E_shift_rot_result[17]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_shift_rot_result_nxt[17]~19_combout ),
	.asdata(\lab03|cpu|E_src1 [17]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_shift_rot_result[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result[17]~DUPLICATE .is_wysiwyg = "true";
defparam \lab03|cpu|E_shift_rot_result[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N50
dffeas \lab03|cpu|E_shift_rot_result[19] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_shift_rot_result_nxt[19]~21_combout ),
	.asdata(\lab03|cpu|E_src1 [19]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_shift_rot_result [19]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result[19] .is_wysiwyg = "true";
defparam \lab03|cpu|E_shift_rot_result[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N51
cyclonev_lcell_comb \lab03|cpu|E_shift_rot_result_nxt[18]~22 (
// Equation(s):
// \lab03|cpu|E_shift_rot_result_nxt[18]~22_combout  = ( \lab03|cpu|E_shift_rot_result [19] & ( (\lab03|cpu|E_shift_rot_result[17]~DUPLICATE_q ) # (\lab03|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( !\lab03|cpu|E_shift_rot_result [19] & ( 
// (!\lab03|cpu|R_ctrl_shift_rot_right~q  & \lab03|cpu|E_shift_rot_result[17]~DUPLICATE_q ) ) )

	.dataa(!\lab03|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\lab03|cpu|E_shift_rot_result[17]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_shift_rot_result [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_shift_rot_result_nxt[18]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result_nxt[18]~22 .extended_lut = "off";
defparam \lab03|cpu|E_shift_rot_result_nxt[18]~22 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \lab03|cpu|E_shift_rot_result_nxt[18]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N53
dffeas \lab03|cpu|E_shift_rot_result[18] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_shift_rot_result_nxt[18]~22_combout ),
	.asdata(\lab03|cpu|E_src1 [18]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_shift_rot_result [18]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result[18] .is_wysiwyg = "true";
defparam \lab03|cpu|E_shift_rot_result[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N18
cyclonev_lcell_comb \lab03|cpu|E_shift_rot_result_nxt[17]~19 (
// Equation(s):
// \lab03|cpu|E_shift_rot_result_nxt[17]~19_combout  = ( \lab03|cpu|E_shift_rot_result [18] & ( (\lab03|cpu|E_shift_rot_result [16]) # (\lab03|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( !\lab03|cpu|E_shift_rot_result [18] & ( 
// (!\lab03|cpu|R_ctrl_shift_rot_right~q  & \lab03|cpu|E_shift_rot_result [16]) ) )

	.dataa(!\lab03|cpu|R_ctrl_shift_rot_right~q ),
	.datab(!\lab03|cpu|E_shift_rot_result [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_shift_rot_result [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_shift_rot_result_nxt[17]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result_nxt[17]~19 .extended_lut = "off";
defparam \lab03|cpu|E_shift_rot_result_nxt[17]~19 .lut_mask = 64'h2222222277777777;
defparam \lab03|cpu|E_shift_rot_result_nxt[17]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y8_N20
dffeas \lab03|cpu|E_shift_rot_result[17] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_shift_rot_result_nxt[17]~19_combout ),
	.asdata(\lab03|cpu|E_src1 [17]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_shift_rot_result [17]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result[17] .is_wysiwyg = "true";
defparam \lab03|cpu|E_shift_rot_result[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N24
cyclonev_lcell_comb \lab03|cpu|E_shift_rot_result_nxt[16]~17 (
// Equation(s):
// \lab03|cpu|E_shift_rot_result_nxt[16]~17_combout  = ( \lab03|cpu|E_shift_rot_result [17] & ( (\lab03|cpu|R_ctrl_shift_rot_right~q ) # (\lab03|cpu|E_shift_rot_result [15]) ) ) # ( !\lab03|cpu|E_shift_rot_result [17] & ( (\lab03|cpu|E_shift_rot_result [15] 
// & !\lab03|cpu|R_ctrl_shift_rot_right~q ) ) )

	.dataa(!\lab03|cpu|E_shift_rot_result [15]),
	.datab(!\lab03|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_shift_rot_result [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_shift_rot_result_nxt[16]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result_nxt[16]~17 .extended_lut = "off";
defparam \lab03|cpu|E_shift_rot_result_nxt[16]~17 .lut_mask = 64'h4444444477777777;
defparam \lab03|cpu|E_shift_rot_result_nxt[16]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y8_N25
dffeas \lab03|cpu|E_shift_rot_result[16] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_shift_rot_result_nxt[16]~17_combout ),
	.asdata(\lab03|cpu|E_src1 [16]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_shift_rot_result [16]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result[16] .is_wysiwyg = "true";
defparam \lab03|cpu|E_shift_rot_result[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N21
cyclonev_lcell_comb \lab03|cpu|E_shift_rot_result_nxt[15]~15 (
// Equation(s):
// \lab03|cpu|E_shift_rot_result_nxt[15]~15_combout  = ( \lab03|cpu|R_ctrl_shift_rot_right~q  & ( \lab03|cpu|E_shift_rot_result [16] ) ) # ( !\lab03|cpu|R_ctrl_shift_rot_right~q  & ( \lab03|cpu|E_shift_rot_result[14]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|E_shift_rot_result [16]),
	.datac(!\lab03|cpu|E_shift_rot_result[14]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|R_ctrl_shift_rot_right~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_shift_rot_result_nxt[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result_nxt[15]~15 .extended_lut = "off";
defparam \lab03|cpu|E_shift_rot_result_nxt[15]~15 .lut_mask = 64'h0F0F0F0F33333333;
defparam \lab03|cpu|E_shift_rot_result_nxt[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y8_N23
dffeas \lab03|cpu|E_shift_rot_result[15] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_shift_rot_result_nxt[15]~15_combout ),
	.asdata(\lab03|cpu|E_src1 [15]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_shift_rot_result [15]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result[15] .is_wysiwyg = "true";
defparam \lab03|cpu|E_shift_rot_result[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y8_N8
dffeas \lab03|cpu|E_shift_rot_result[13] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_shift_rot_result_nxt[13]~11_combout ),
	.asdata(\lab03|cpu|E_src1 [13]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_shift_rot_result [13]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result[13] .is_wysiwyg = "true";
defparam \lab03|cpu|E_shift_rot_result[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N27
cyclonev_lcell_comb \lab03|cpu|E_shift_rot_result_nxt[14]~13 (
// Equation(s):
// \lab03|cpu|E_shift_rot_result_nxt[14]~13_combout  = (!\lab03|cpu|R_ctrl_shift_rot_right~q  & ((\lab03|cpu|E_shift_rot_result [13]))) # (\lab03|cpu|R_ctrl_shift_rot_right~q  & (\lab03|cpu|E_shift_rot_result [15]))

	.dataa(!\lab03|cpu|E_shift_rot_result [15]),
	.datab(!\lab03|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\lab03|cpu|E_shift_rot_result [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_shift_rot_result_nxt[14]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result_nxt[14]~13 .extended_lut = "off";
defparam \lab03|cpu|E_shift_rot_result_nxt[14]~13 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \lab03|cpu|E_shift_rot_result_nxt[14]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y8_N29
dffeas \lab03|cpu|E_shift_rot_result[14] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_shift_rot_result_nxt[14]~13_combout ),
	.asdata(\lab03|cpu|E_src1[14]~DUPLICATE_q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_shift_rot_result [14]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result[14] .is_wysiwyg = "true";
defparam \lab03|cpu|E_shift_rot_result[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N3
cyclonev_lcell_comb \lab03|cpu|E_shift_rot_result_nxt[10]~9 (
// Equation(s):
// \lab03|cpu|E_shift_rot_result_nxt[10]~9_combout  = ( \lab03|cpu|E_shift_rot_result [9] & ( (!\lab03|cpu|R_ctrl_shift_rot_right~q ) # (\lab03|cpu|E_shift_rot_result [11]) ) ) # ( !\lab03|cpu|E_shift_rot_result [9] & ( (\lab03|cpu|R_ctrl_shift_rot_right~q  
// & \lab03|cpu|E_shift_rot_result [11]) ) )

	.dataa(!\lab03|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lab03|cpu|E_shift_rot_result [11]),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_shift_rot_result [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_shift_rot_result_nxt[10]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result_nxt[10]~9 .extended_lut = "off";
defparam \lab03|cpu|E_shift_rot_result_nxt[10]~9 .lut_mask = 64'h00550055AAFFAAFF;
defparam \lab03|cpu|E_shift_rot_result_nxt[10]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y8_N5
dffeas \lab03|cpu|E_shift_rot_result[10] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_shift_rot_result_nxt[10]~9_combout ),
	.asdata(\lab03|cpu|E_src1 [10]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_shift_rot_result [10]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result[10] .is_wysiwyg = "true";
defparam \lab03|cpu|E_shift_rot_result[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N0
cyclonev_lcell_comb \lab03|cpu|E_shift_rot_result_nxt[11]~10 (
// Equation(s):
// \lab03|cpu|E_shift_rot_result_nxt[11]~10_combout  = (!\lab03|cpu|R_ctrl_shift_rot_right~q  & ((\lab03|cpu|E_shift_rot_result [10]))) # (\lab03|cpu|R_ctrl_shift_rot_right~q  & (\lab03|cpu|E_shift_rot_result [12]))

	.dataa(!\lab03|cpu|R_ctrl_shift_rot_right~q ),
	.datab(!\lab03|cpu|E_shift_rot_result [12]),
	.datac(!\lab03|cpu|E_shift_rot_result [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_shift_rot_result_nxt[11]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result_nxt[11]~10 .extended_lut = "off";
defparam \lab03|cpu|E_shift_rot_result_nxt[11]~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \lab03|cpu|E_shift_rot_result_nxt[11]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y9_N32
dffeas \lab03|cpu|E_src1[11] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|R_src1[11]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src1[11] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src1[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y8_N2
dffeas \lab03|cpu|E_shift_rot_result[11] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_shift_rot_result_nxt[11]~10_combout ),
	.asdata(\lab03|cpu|E_src1 [11]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_shift_rot_result [11]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result[11] .is_wysiwyg = "true";
defparam \lab03|cpu|E_shift_rot_result[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N9
cyclonev_lcell_comb \lab03|cpu|E_shift_rot_result_nxt[12]~7 (
// Equation(s):
// \lab03|cpu|E_shift_rot_result_nxt[12]~7_combout  = (!\lab03|cpu|R_ctrl_shift_rot_right~q  & (\lab03|cpu|E_shift_rot_result [11])) # (\lab03|cpu|R_ctrl_shift_rot_right~q  & ((\lab03|cpu|E_shift_rot_result [13])))

	.dataa(!\lab03|cpu|E_shift_rot_result [11]),
	.datab(!\lab03|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\lab03|cpu|E_shift_rot_result [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_shift_rot_result_nxt[12]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result_nxt[12]~7 .extended_lut = "off";
defparam \lab03|cpu|E_shift_rot_result_nxt[12]~7 .lut_mask = 64'h4747474747474747;
defparam \lab03|cpu|E_shift_rot_result_nxt[12]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y8_N11
dffeas \lab03|cpu|E_shift_rot_result[12] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_shift_rot_result_nxt[12]~7_combout ),
	.asdata(\lab03|cpu|E_src1 [12]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_shift_rot_result [12]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result[12] .is_wysiwyg = "true";
defparam \lab03|cpu|E_shift_rot_result[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N6
cyclonev_lcell_comb \lab03|cpu|E_shift_rot_result_nxt[13]~11 (
// Equation(s):
// \lab03|cpu|E_shift_rot_result_nxt[13]~11_combout  = ( \lab03|cpu|E_shift_rot_result [12] & ( (!\lab03|cpu|R_ctrl_shift_rot_right~q ) # (\lab03|cpu|E_shift_rot_result [14]) ) ) # ( !\lab03|cpu|E_shift_rot_result [12] & ( 
// (\lab03|cpu|R_ctrl_shift_rot_right~q  & \lab03|cpu|E_shift_rot_result [14]) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\lab03|cpu|E_shift_rot_result [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_shift_rot_result [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_shift_rot_result_nxt[13]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result_nxt[13]~11 .extended_lut = "off";
defparam \lab03|cpu|E_shift_rot_result_nxt[13]~11 .lut_mask = 64'h03030303CFCFCFCF;
defparam \lab03|cpu|E_shift_rot_result_nxt[13]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y8_N7
dffeas \lab03|cpu|E_shift_rot_result[13]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_shift_rot_result_nxt[13]~11_combout ),
	.asdata(\lab03|cpu|E_src1 [13]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_shift_rot_result[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result[13]~DUPLICATE .is_wysiwyg = "true";
defparam \lab03|cpu|E_shift_rot_result[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N24
cyclonev_lcell_comb \lab03|cpu|E_logic_result[13]~11 (
// Equation(s):
// \lab03|cpu|E_logic_result[13]~11_combout  = (!\lab03|cpu|E_src2 [13] & ((!\lab03|cpu|R_logic_op [1] & (!\lab03|cpu|R_logic_op [0] & !\lab03|cpu|E_src1 [13])) # (\lab03|cpu|R_logic_op [1] & ((\lab03|cpu|E_src1 [13]))))) # (\lab03|cpu|E_src2 [13] & 
// (!\lab03|cpu|R_logic_op [1] $ (((!\lab03|cpu|R_logic_op [0]) # (!\lab03|cpu|E_src1 [13])))))

	.dataa(!\lab03|cpu|R_logic_op [1]),
	.datab(!\lab03|cpu|R_logic_op [0]),
	.datac(!\lab03|cpu|E_src2 [13]),
	.datad(!\lab03|cpu|E_src1 [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_logic_result[13]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_logic_result[13]~11 .extended_lut = "off";
defparam \lab03|cpu|E_logic_result[13]~11 .lut_mask = 64'h8556855685568556;
defparam \lab03|cpu|E_logic_result[13]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N54
cyclonev_lcell_comb \lab03|cpu|E_alu_result[13]~12 (
// Equation(s):
// \lab03|cpu|E_alu_result[13]~12_combout  = ( \lab03|cpu|E_logic_result[13]~11_combout  & ( (!\lab03|cpu|R_ctrl_shift_rot~q  & (((\lab03|cpu|Add2~45_sumout )) # (\lab03|cpu|R_ctrl_logic~q ))) # (\lab03|cpu|R_ctrl_shift_rot~q  & 
// (((\lab03|cpu|E_shift_rot_result[13]~DUPLICATE_q )))) ) ) # ( !\lab03|cpu|E_logic_result[13]~11_combout  & ( (!\lab03|cpu|R_ctrl_shift_rot~q  & (!\lab03|cpu|R_ctrl_logic~q  & ((\lab03|cpu|Add2~45_sumout )))) # (\lab03|cpu|R_ctrl_shift_rot~q  & 
// (((\lab03|cpu|E_shift_rot_result[13]~DUPLICATE_q )))) ) )

	.dataa(!\lab03|cpu|R_ctrl_logic~q ),
	.datab(!\lab03|cpu|R_ctrl_shift_rot~q ),
	.datac(!\lab03|cpu|E_shift_rot_result[13]~DUPLICATE_q ),
	.datad(!\lab03|cpu|Add2~45_sumout ),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_logic_result[13]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_alu_result[13]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_alu_result[13]~12 .extended_lut = "off";
defparam \lab03|cpu|E_alu_result[13]~12 .lut_mask = 64'h038B038B47CF47CF;
defparam \lab03|cpu|E_alu_result[13]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y7_N55
dffeas \lab03|cpu|W_alu_result[13] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_alu_result[13]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|W_alu_result [13]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|W_alu_result[13] .is_wysiwyg = "true";
defparam \lab03|cpu|W_alu_result[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N3
cyclonev_lcell_comb \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[13]~0 (
// Equation(s):
// \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[13]~0_combout  = !\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q 

	.dataa(!\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[13]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[13]~0 .extended_lut = "off";
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[13]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[13]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N5
dffeas \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[13] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[13]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[13] .is_wysiwyg = "true";
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N0
cyclonev_lcell_comb \lab03|cpu|av_ld_byte1_data_nxt[5]~6 (
// Equation(s):
// \lab03|cpu|av_ld_byte1_data_nxt[5]~6_combout  = ( \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( ((\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [13])) # (\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [13]) ) ) # ( !\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( 
// (\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [13]) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [13]),
	.datad(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [13]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|av_ld_byte1_data_nxt[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte1_data_nxt[5]~6 .extended_lut = "off";
defparam \lab03|cpu|av_ld_byte1_data_nxt[5]~6 .lut_mask = 64'h0303030303FF03FF;
defparam \lab03|cpu|av_ld_byte1_data_nxt[5]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N56
dffeas \lab03|cpu|av_ld_byte2_data[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|av_ld_byte2_data_nxt[5]~13_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|av_ld_byte2_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte2_data[5] .is_wysiwyg = "true";
defparam \lab03|cpu|av_ld_byte2_data[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N6
cyclonev_lcell_comb \lab03|cpu|av_ld_byte1_data_nxt[5]~17 (
// Equation(s):
// \lab03|cpu|av_ld_byte1_data_nxt[5]~17_combout  = ( !\lab03|cpu|LessThan0~0_combout  & ( (!\lab03|cpu|av_ld_aligning_data~q  & ((((\sram|the_altsyncram|auto_generated|q_a [13] & \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))) # 
// (\lab03|cpu|av_ld_byte1_data_nxt[5]~6_combout ))) # (\lab03|cpu|av_ld_aligning_data~q  & (((\lab03|cpu|av_fill_bit~0_combout )))) ) ) # ( \lab03|cpu|LessThan0~0_combout  & ( (!\lab03|cpu|av_ld_aligning_data~q  & ((((\sram|the_altsyncram|auto_generated|q_a 
// [13] & \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))) # (\lab03|cpu|av_ld_byte1_data_nxt[5]~6_combout ))) # (\lab03|cpu|av_ld_aligning_data~q  & (((\lab03|cpu|av_ld_byte2_data [5])))) ) )

	.dataa(!\lab03|cpu|av_ld_aligning_data~q ),
	.datab(!\lab03|cpu|av_ld_byte1_data_nxt[5]~6_combout ),
	.datac(!\lab03|cpu|av_ld_byte2_data [5]),
	.datad(!\sram|the_altsyncram|auto_generated|q_a [13]),
	.datae(!\lab03|cpu|LessThan0~0_combout ),
	.dataf(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datag(!\lab03|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|av_ld_byte1_data_nxt[5]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte1_data_nxt[5]~17 .extended_lut = "on";
defparam \lab03|cpu|av_ld_byte1_data_nxt[5]~17 .lut_mask = 64'h2727272727AF27AF;
defparam \lab03|cpu|av_ld_byte1_data_nxt[5]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N7
dffeas \lab03|cpu|av_ld_byte1_data[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|av_ld_byte1_data_nxt[5]~17_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|av_ld_byte1_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte1_data[5] .is_wysiwyg = "true";
defparam \lab03|cpu|av_ld_byte1_data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N51
cyclonev_lcell_comb \lab03|cpu|W_rf_wr_data[13]~12 (
// Equation(s):
// \lab03|cpu|W_rf_wr_data[13]~12_combout  = ( \lab03|cpu|R_ctrl_ld~q  & ( \lab03|cpu|av_ld_byte1_data [5] ) ) # ( !\lab03|cpu|R_ctrl_ld~q  & ( \lab03|cpu|av_ld_byte1_data [5] & ( (!\lab03|cpu|R_ctrl_rd_ctl_reg~q  & (!\lab03|cpu|R_ctrl_br_cmp~q  & 
// \lab03|cpu|W_alu_result [13])) ) ) ) # ( !\lab03|cpu|R_ctrl_ld~q  & ( !\lab03|cpu|av_ld_byte1_data [5] & ( (!\lab03|cpu|R_ctrl_rd_ctl_reg~q  & (!\lab03|cpu|R_ctrl_br_cmp~q  & \lab03|cpu|W_alu_result [13])) ) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\lab03|cpu|R_ctrl_br_cmp~q ),
	.datad(!\lab03|cpu|W_alu_result [13]),
	.datae(!\lab03|cpu|R_ctrl_ld~q ),
	.dataf(!\lab03|cpu|av_ld_byte1_data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|W_rf_wr_data[13]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|W_rf_wr_data[13]~12 .extended_lut = "off";
defparam \lab03|cpu|W_rf_wr_data[13]~12 .lut_mask = 64'h00C0000000C0FFFF;
defparam \lab03|cpu|W_rf_wr_data[13]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N54
cyclonev_lcell_comb \lab03|cpu|R_src1[12]~9 (
// Equation(s):
// \lab03|cpu|R_src1[12]~9_combout  = ( \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12] & ( (!\lab03|cpu|R_src1~0_combout  & ((!\lab03|cpu|R_src1~1_combout ) # ((\lab03|cpu|D_iw [16])))) # (\lab03|cpu|R_src1~0_combout  & 
// (((\lab03|cpu|Add0~29_sumout )))) ) ) # ( !\lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12] & ( (!\lab03|cpu|R_src1~0_combout  & (\lab03|cpu|R_src1~1_combout  & ((\lab03|cpu|D_iw [16])))) # (\lab03|cpu|R_src1~0_combout  & 
// (((\lab03|cpu|Add0~29_sumout )))) ) )

	.dataa(!\lab03|cpu|R_src1~0_combout ),
	.datab(!\lab03|cpu|R_src1~1_combout ),
	.datac(!\lab03|cpu|Add0~29_sumout ),
	.datad(!\lab03|cpu|D_iw [16]),
	.datae(gnd),
	.dataf(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|R_src1[12]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|R_src1[12]~9 .extended_lut = "off";
defparam \lab03|cpu|R_src1[12]~9 .lut_mask = 64'h052705278DAF8DAF;
defparam \lab03|cpu|R_src1[12]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y9_N55
dffeas \lab03|cpu|E_src1[12] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|R_src1[12]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src1[12] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src1[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y8_N10
dffeas \lab03|cpu|E_shift_rot_result[12]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_shift_rot_result_nxt[12]~7_combout ),
	.asdata(\lab03|cpu|E_src1 [12]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_shift_rot_result[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result[12]~DUPLICATE .is_wysiwyg = "true";
defparam \lab03|cpu|E_shift_rot_result[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N48
cyclonev_lcell_comb \lab03|cpu|E_logic_result[12]~7 (
// Equation(s):
// \lab03|cpu|E_logic_result[12]~7_combout  = (!\lab03|cpu|E_src1 [12] & ((!\lab03|cpu|R_logic_op [1] & (!\lab03|cpu|R_logic_op [0] & !\lab03|cpu|E_src2 [12])) # (\lab03|cpu|R_logic_op [1] & ((\lab03|cpu|E_src2 [12]))))) # (\lab03|cpu|E_src1 [12] & 
// (!\lab03|cpu|R_logic_op [1] $ (((!\lab03|cpu|R_logic_op [0]) # (!\lab03|cpu|E_src2 [12])))))

	.dataa(!\lab03|cpu|R_logic_op [1]),
	.datab(!\lab03|cpu|R_logic_op [0]),
	.datac(!\lab03|cpu|E_src1 [12]),
	.datad(!\lab03|cpu|E_src2 [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_logic_result[12]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_logic_result[12]~7 .extended_lut = "off";
defparam \lab03|cpu|E_logic_result[12]~7 .lut_mask = 64'h8556855685568556;
defparam \lab03|cpu|E_logic_result[12]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N45
cyclonev_lcell_comb \lab03|cpu|E_alu_result[12]~8 (
// Equation(s):
// \lab03|cpu|E_alu_result[12]~8_combout  = ( \lab03|cpu|R_ctrl_shift_rot~q  & ( \lab03|cpu|E_logic_result[12]~7_combout  & ( \lab03|cpu|E_shift_rot_result[12]~DUPLICATE_q  ) ) ) # ( !\lab03|cpu|R_ctrl_shift_rot~q  & ( \lab03|cpu|E_logic_result[12]~7_combout 
//  & ( (\lab03|cpu|R_ctrl_logic~q ) # (\lab03|cpu|Add2~29_sumout ) ) ) ) # ( \lab03|cpu|R_ctrl_shift_rot~q  & ( !\lab03|cpu|E_logic_result[12]~7_combout  & ( \lab03|cpu|E_shift_rot_result[12]~DUPLICATE_q  ) ) ) # ( !\lab03|cpu|R_ctrl_shift_rot~q  & ( 
// !\lab03|cpu|E_logic_result[12]~7_combout  & ( (\lab03|cpu|Add2~29_sumout  & !\lab03|cpu|R_ctrl_logic~q ) ) ) )

	.dataa(!\lab03|cpu|Add2~29_sumout ),
	.datab(!\lab03|cpu|R_ctrl_logic~q ),
	.datac(!\lab03|cpu|E_shift_rot_result[12]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\lab03|cpu|R_ctrl_shift_rot~q ),
	.dataf(!\lab03|cpu|E_logic_result[12]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_alu_result[12]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_alu_result[12]~8 .extended_lut = "off";
defparam \lab03|cpu|E_alu_result[12]~8 .lut_mask = 64'h44440F0F77770F0F;
defparam \lab03|cpu|E_alu_result[12]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N47
dffeas \lab03|cpu|W_alu_result[12] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_alu_result[12]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|W_alu_result [12]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|W_alu_result[12] .is_wysiwyg = "true";
defparam \lab03|cpu|W_alu_result[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N26
dffeas \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[12] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[12] .is_wysiwyg = "true";
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N24
cyclonev_lcell_comb \lab03|cpu|av_ld_byte1_data_nxt[4]~4 (
// Equation(s):
// \lab03|cpu|av_ld_byte1_data_nxt[4]~4_combout  = ( \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [12] & ( \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( 
// (\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # (\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [12]) ) ) ) # ( !\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [12] & ( 
// \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [12] ) ) ) # ( \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [12] & ( 
// !\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( \mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] ) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [12]),
	.datac(!\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.datae(!\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [12]),
	.dataf(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|av_ld_byte1_data_nxt[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte1_data_nxt[4]~4 .extended_lut = "off";
defparam \lab03|cpu|av_ld_byte1_data_nxt[4]~4 .lut_mask = 64'h00000F0F33333F3F;
defparam \lab03|cpu|av_ld_byte1_data_nxt[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N18
cyclonev_lcell_comb \lab03|cpu|av_ld_byte1_data_nxt[4]~25 (
// Equation(s):
// \lab03|cpu|av_ld_byte1_data_nxt[4]~25_combout  = ( !\lab03|cpu|LessThan0~0_combout  & ( (!\lab03|cpu|av_ld_aligning_data~q  & ((((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \sram|the_altsyncram|auto_generated|q_a [12])) # 
// (\lab03|cpu|av_ld_byte1_data_nxt[4]~4_combout )))) # (\lab03|cpu|av_ld_aligning_data~q  & (((\lab03|cpu|av_fill_bit~0_combout )))) ) ) # ( \lab03|cpu|LessThan0~0_combout  & ( (!\lab03|cpu|av_ld_aligning_data~q  & 
// ((((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \sram|the_altsyncram|auto_generated|q_a [12])) # (\lab03|cpu|av_ld_byte1_data_nxt[4]~4_combout )))) # (\lab03|cpu|av_ld_aligning_data~q  & (((\lab03|cpu|av_ld_byte2_data [4])))) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(!\lab03|cpu|av_ld_aligning_data~q ),
	.datac(!\lab03|cpu|av_ld_byte2_data [4]),
	.datad(!\lab03|cpu|av_ld_byte1_data_nxt[4]~4_combout ),
	.datae(!\lab03|cpu|LessThan0~0_combout ),
	.dataf(!\sram|the_altsyncram|auto_generated|q_a [12]),
	.datag(!\lab03|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|av_ld_byte1_data_nxt[4]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte1_data_nxt[4]~25 .extended_lut = "on";
defparam \lab03|cpu|av_ld_byte1_data_nxt[4]~25 .lut_mask = 64'h03CF03CF47CF47CF;
defparam \lab03|cpu|av_ld_byte1_data_nxt[4]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N19
dffeas \lab03|cpu|av_ld_byte1_data[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|av_ld_byte1_data_nxt[4]~25_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|av_ld_byte1_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte1_data[4] .is_wysiwyg = "true";
defparam \lab03|cpu|av_ld_byte1_data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N9
cyclonev_lcell_comb \lab03|cpu|W_rf_wr_data[12]~8 (
// Equation(s):
// \lab03|cpu|W_rf_wr_data[12]~8_combout  = ( \lab03|cpu|av_ld_byte1_data [4] & ( ((!\lab03|cpu|R_ctrl_br_cmp~q  & (!\lab03|cpu|R_ctrl_rd_ctl_reg~q  & \lab03|cpu|W_alu_result [12]))) # (\lab03|cpu|R_ctrl_ld~q ) ) ) # ( !\lab03|cpu|av_ld_byte1_data [4] & ( 
// (!\lab03|cpu|R_ctrl_br_cmp~q  & (!\lab03|cpu|R_ctrl_rd_ctl_reg~q  & (\lab03|cpu|W_alu_result [12] & !\lab03|cpu|R_ctrl_ld~q ))) ) )

	.dataa(!\lab03|cpu|R_ctrl_br_cmp~q ),
	.datab(!\lab03|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\lab03|cpu|W_alu_result [12]),
	.datad(!\lab03|cpu|R_ctrl_ld~q ),
	.datae(gnd),
	.dataf(!\lab03|cpu|av_ld_byte1_data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|W_rf_wr_data[12]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|W_rf_wr_data[12]~8 .extended_lut = "off";
defparam \lab03|cpu|W_rf_wr_data[12]~8 .lut_mask = 64'h0800080008FF08FF;
defparam \lab03|cpu|W_rf_wr_data[12]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N13
dffeas \lab03|cpu|d_writedata[21] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|d_writedata[21]~feeder_combout ),
	.asdata(\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|d_writedata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|d_writedata[21] .is_wysiwyg = "true";
defparam \lab03|cpu|d_writedata[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N42
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~27 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~27_combout  = ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( \lab03|cpu|d_writedata [21] ) )

	.dataa(!\lab03|cpu|d_writedata [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~27 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~27 .lut_mask = 64'h0000000055555555;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N44
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[21] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[21] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N39
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[21]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[21]~feeder_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[21]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N41
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[21] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[21]~feeder_combout ),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[31]~0_combout ),
	.sload(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[21] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N36
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[21]~26 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[21]~26_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [21] & ( 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ) # (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [21]) ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [21] & ( 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [21] & !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [21]),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[21]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[21]~26 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[21]~26 .lut_mask = 64'h303030303F3F3F3F;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[21]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N52
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[23] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[23]~feeder_combout ),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[23] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N14
dffeas \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[23] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [23]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [23]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[23] .is_wysiwyg = "true";
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N44
dffeas \lab03|cpu|av_ld_byte3_data[7]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_payload~6_combout ),
	.asdata(\lab03|cpu|av_fill_bit~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|av_ld_aligning_data~q ),
	.ena(!\lab03|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|av_ld_byte3_data[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte3_data[7]~DUPLICATE .is_wysiwyg = "true";
defparam \lab03|cpu|av_ld_byte3_data[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N12
cyclonev_lcell_comb \lab03|cpu|av_ld_byte2_data_nxt[7]~1 (
// Equation(s):
// \lab03|cpu|av_ld_byte2_data_nxt[7]~1_combout  = ( \lab03|cpu|av_ld_byte3_data[7]~DUPLICATE_q  & ( ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [23])) # 
// (\lab03|cpu|av_ld_aligning_data~q ) ) ) # ( !\lab03|cpu|av_ld_byte3_data[7]~DUPLICATE_q  & ( (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & (!\lab03|cpu|av_ld_aligning_data~q  & 
// \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [23])) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datac(!\lab03|cpu|av_ld_aligning_data~q ),
	.datad(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [23]),
	.datae(gnd),
	.dataf(!\lab03|cpu|av_ld_byte3_data[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|av_ld_byte2_data_nxt[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte2_data_nxt[7]~1 .extended_lut = "off";
defparam \lab03|cpu|av_ld_byte2_data_nxt[7]~1 .lut_mask = 64'h003000300F3F0F3F;
defparam \lab03|cpu|av_ld_byte2_data_nxt[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N18
cyclonev_lcell_comb \lab03|cpu|av_ld_byte2_data_nxt[7]~0 (
// Equation(s):
// \lab03|cpu|av_ld_byte2_data_nxt[7]~0_combout  = ( \lab03|cpu|LessThan0~0_combout  & ( \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( ((\sram|the_altsyncram|auto_generated|q_a [23] & !\lab03|cpu|av_ld_aligning_data~q )) # 
// (\lab03|cpu|av_ld_byte2_data_nxt[7]~1_combout ) ) ) ) # ( !\lab03|cpu|LessThan0~0_combout  & ( \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( (!\lab03|cpu|av_ld_aligning_data~q  & (((\sram|the_altsyncram|auto_generated|q_a [23]) # 
// (\lab03|cpu|av_ld_byte2_data_nxt[7]~1_combout )))) # (\lab03|cpu|av_ld_aligning_data~q  & (\lab03|cpu|av_fill_bit~0_combout )) ) ) ) # ( \lab03|cpu|LessThan0~0_combout  & ( !\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( 
// \lab03|cpu|av_ld_byte2_data_nxt[7]~1_combout  ) ) ) # ( !\lab03|cpu|LessThan0~0_combout  & ( !\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( (!\lab03|cpu|av_ld_aligning_data~q  & ((\lab03|cpu|av_ld_byte2_data_nxt[7]~1_combout ))) # 
// (\lab03|cpu|av_ld_aligning_data~q  & (\lab03|cpu|av_fill_bit~0_combout )) ) ) )

	.dataa(!\lab03|cpu|av_fill_bit~0_combout ),
	.datab(!\lab03|cpu|av_ld_byte2_data_nxt[7]~1_combout ),
	.datac(!\sram|the_altsyncram|auto_generated|q_a [23]),
	.datad(!\lab03|cpu|av_ld_aligning_data~q ),
	.datae(!\lab03|cpu|LessThan0~0_combout ),
	.dataf(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|av_ld_byte2_data_nxt[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte2_data_nxt[7]~0 .extended_lut = "off";
defparam \lab03|cpu|av_ld_byte2_data_nxt[7]~0 .lut_mask = 64'h335533333F553F33;
defparam \lab03|cpu|av_ld_byte2_data_nxt[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N20
dffeas \lab03|cpu|av_ld_byte2_data[7] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|av_ld_byte2_data_nxt[7]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|av_ld_byte2_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte2_data[7] .is_wysiwyg = "true";
defparam \lab03|cpu|av_ld_byte2_data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N30
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[15]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[15]~feeder_combout  = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout 

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[15]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[15]~feeder .lut_mask = 64'h5555555555555555;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N31
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[15] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[15]~feeder_combout ),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[15] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N1
dffeas \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[15] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [15]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[15] .is_wysiwyg = "true";
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N51
cyclonev_lcell_comb \debug|rvalid~0 (
// Equation(s):
// \debug|rvalid~0_combout  = ( \mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  & ( (!\mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~1_combout  & (((\debug|rvalid~q )))) # 
// (\mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~1_combout  & ((!\debug|fifo_rd~0_combout  & ((\debug|rvalid~q ))) # (\debug|fifo_rd~0_combout  & (\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q )))) ) ) # ( 
// !\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  & ( \debug|rvalid~q  ) )

	.dataa(!\mm_interconnect_0|display1_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.datab(!\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(!\debug|fifo_rd~0_combout ),
	.datad(!\debug|rvalid~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|rvalid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|rvalid~0 .extended_lut = "off";
defparam \debug|rvalid~0 .lut_mask = 64'h00FF00FF01FB01FB;
defparam \debug|rvalid~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N52
dffeas \debug|rvalid (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|rvalid~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|rvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debug|rvalid .is_wysiwyg = "true";
defparam \debug|rvalid .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N5
dffeas \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[15] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\debug|rvalid~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[15] .is_wysiwyg = "true";
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N3
cyclonev_lcell_comb \lab03|cpu|av_ld_byte1_data_nxt[7]~8 (
// Equation(s):
// \lab03|cpu|av_ld_byte1_data_nxt[7]~8_combout  = ( \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [15] & ( \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( 
// (\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [15]) # (\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]) ) ) ) # ( !\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [15] & ( 
// \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [15] ) ) ) # ( \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [15] & ( 
// !\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( \mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] ) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [15]),
	.datad(gnd),
	.datae(!\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [15]),
	.dataf(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|av_ld_byte1_data_nxt[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte1_data_nxt[7]~8 .extended_lut = "off";
defparam \lab03|cpu|av_ld_byte1_data_nxt[7]~8 .lut_mask = 64'h000033330F0F3F3F;
defparam \lab03|cpu|av_ld_byte1_data_nxt[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N30
cyclonev_lcell_comb \lab03|cpu|av_ld_byte1_data_nxt[7]~9 (
// Equation(s):
// \lab03|cpu|av_ld_byte1_data_nxt[7]~9_combout  = ( !\lab03|cpu|LessThan0~0_combout  & ( (!\lab03|cpu|av_ld_aligning_data~q  & ((((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \sram|the_altsyncram|auto_generated|q_a [15])) # 
// (\lab03|cpu|av_ld_byte1_data_nxt[7]~8_combout )))) # (\lab03|cpu|av_ld_aligning_data~q  & (((\lab03|cpu|av_fill_bit~0_combout )))) ) ) # ( \lab03|cpu|LessThan0~0_combout  & ( (!\lab03|cpu|av_ld_aligning_data~q  & 
// ((((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \sram|the_altsyncram|auto_generated|q_a [15])) # (\lab03|cpu|av_ld_byte1_data_nxt[7]~8_combout )))) # (\lab03|cpu|av_ld_aligning_data~q  & (((\lab03|cpu|av_ld_byte2_data [7])))) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(!\lab03|cpu|av_ld_aligning_data~q ),
	.datac(!\lab03|cpu|av_ld_byte2_data [7]),
	.datad(!\lab03|cpu|av_ld_byte1_data_nxt[7]~8_combout ),
	.datae(!\lab03|cpu|LessThan0~0_combout ),
	.dataf(!\sram|the_altsyncram|auto_generated|q_a [15]),
	.datag(!\lab03|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|av_ld_byte1_data_nxt[7]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte1_data_nxt[7]~9 .extended_lut = "on";
defparam \lab03|cpu|av_ld_byte1_data_nxt[7]~9 .lut_mask = 64'h03CF03CF47CF47CF;
defparam \lab03|cpu|av_ld_byte1_data_nxt[7]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N31
dffeas \lab03|cpu|av_ld_byte1_data[7] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|av_ld_byte1_data_nxt[7]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|av_ld_byte1_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte1_data[7] .is_wysiwyg = "true";
defparam \lab03|cpu|av_ld_byte1_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y4_N13
dffeas \lab03|cpu|av_ld_byte0_data[7]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_data [7]),
	.asdata(\lab03|cpu|av_ld_byte1_data [7]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|av_ld_rshift8~0_combout ),
	.ena(\lab03|cpu|av_ld_byte0_data[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|av_ld_byte0_data[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte0_data[7]~DUPLICATE .is_wysiwyg = "true";
defparam \lab03|cpu|av_ld_byte0_data[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N30
cyclonev_lcell_comb \lab03|cpu|D_ctrl_ld_signed~0 (
// Equation(s):
// \lab03|cpu|D_ctrl_ld_signed~0_combout  = ( \lab03|cpu|D_iw [3] & ( (\lab03|cpu|D_iw [2] & (!\lab03|cpu|D_iw [4] & (\lab03|cpu|D_iw [1] & \lab03|cpu|D_iw [0]))) ) ) # ( !\lab03|cpu|D_iw [3] & ( (\lab03|cpu|D_iw [2] & (\lab03|cpu|D_iw [1] & \lab03|cpu|D_iw 
// [0])) ) )

	.dataa(!\lab03|cpu|D_iw [2]),
	.datab(!\lab03|cpu|D_iw [4]),
	.datac(!\lab03|cpu|D_iw [1]),
	.datad(!\lab03|cpu|D_iw [0]),
	.datae(gnd),
	.dataf(!\lab03|cpu|D_iw [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_ctrl_ld_signed~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_ctrl_ld_signed~0 .extended_lut = "off";
defparam \lab03|cpu|D_ctrl_ld_signed~0 .lut_mask = 64'h0005000500040004;
defparam \lab03|cpu|D_ctrl_ld_signed~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N32
dffeas \lab03|cpu|R_ctrl_ld_signed (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|D_ctrl_ld_signed~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|R_ctrl_ld_signed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|R_ctrl_ld_signed .is_wysiwyg = "true";
defparam \lab03|cpu|R_ctrl_ld_signed .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N48
cyclonev_lcell_comb \lab03|cpu|av_fill_bit~0 (
// Equation(s):
// \lab03|cpu|av_fill_bit~0_combout  = ( \lab03|cpu|R_ctrl_ld_signed~q  & ( (!\lab03|cpu|D_ctrl_mem16~0_combout  & (((\lab03|cpu|av_ld_byte0_data[7]~DUPLICATE_q )))) # (\lab03|cpu|D_ctrl_mem16~0_combout  & ((!\lab03|cpu|D_iw [4] & 
// ((\lab03|cpu|av_ld_byte1_data [7]))) # (\lab03|cpu|D_iw [4] & (\lab03|cpu|av_ld_byte0_data[7]~DUPLICATE_q )))) ) )

	.dataa(!\lab03|cpu|D_ctrl_mem16~0_combout ),
	.datab(!\lab03|cpu|D_iw [4]),
	.datac(!\lab03|cpu|av_ld_byte0_data[7]~DUPLICATE_q ),
	.datad(!\lab03|cpu|av_ld_byte1_data [7]),
	.datae(gnd),
	.dataf(!\lab03|cpu|R_ctrl_ld_signed~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|av_fill_bit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|av_fill_bit~0 .extended_lut = "off";
defparam \lab03|cpu|av_fill_bit~0 .lut_mask = 64'h000000000B4F0B4F;
defparam \lab03|cpu|av_fill_bit~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N15
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[11]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[11]~feeder_combout  = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout 

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[11]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[11]~feeder .lut_mask = 64'h5555555555555555;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N16
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[11] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[11]~feeder_combout ),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[11] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N20
dffeas \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[11] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [11]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[11] .is_wysiwyg = "true";
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N18
cyclonev_lcell_comb \lab03|cpu|av_ld_byte1_data_nxt[3]~3 (
// Equation(s):
// \lab03|cpu|av_ld_byte1_data_nxt[3]~3_combout  = ( \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [11] & ( \lab03|cpu|av_ld_aligning_data~q  & ( \lab03|cpu|av_ld_byte2_data [3] ) ) ) # ( 
// !\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [11] & ( \lab03|cpu|av_ld_aligning_data~q  & ( \lab03|cpu|av_ld_byte2_data [3] ) ) ) # ( \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [11] & ( 
// !\lab03|cpu|av_ld_aligning_data~q  & ( \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|av_ld_byte2_data [3]),
	.datac(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datad(gnd),
	.datae(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [11]),
	.dataf(!\lab03|cpu|av_ld_aligning_data~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|av_ld_byte1_data_nxt[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte1_data_nxt[3]~3 .extended_lut = "off";
defparam \lab03|cpu|av_ld_byte1_data_nxt[3]~3 .lut_mask = 64'h00000F0F33333333;
defparam \lab03|cpu|av_ld_byte1_data_nxt[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N42
cyclonev_lcell_comb \lab03|cpu|av_ld_byte1_data_nxt[3]~0 (
// Equation(s):
// \lab03|cpu|av_ld_byte1_data_nxt[3]~0_combout  = ( \lab03|cpu|LessThan0~0_combout  & ( \lab03|cpu|av_ld_aligning_data~q  & ( \lab03|cpu|av_ld_byte1_data_nxt[3]~3_combout  ) ) ) # ( !\lab03|cpu|LessThan0~0_combout  & ( \lab03|cpu|av_ld_aligning_data~q  & ( 
// \lab03|cpu|av_fill_bit~0_combout  ) ) ) # ( \lab03|cpu|LessThan0~0_combout  & ( !\lab03|cpu|av_ld_aligning_data~q  & ( ((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \sram|the_altsyncram|auto_generated|q_a [11])) # 
// (\lab03|cpu|av_ld_byte1_data_nxt[3]~3_combout ) ) ) ) # ( !\lab03|cpu|LessThan0~0_combout  & ( !\lab03|cpu|av_ld_aligning_data~q  & ( ((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \sram|the_altsyncram|auto_generated|q_a [11])) # 
// (\lab03|cpu|av_ld_byte1_data_nxt[3]~3_combout ) ) ) )

	.dataa(!\lab03|cpu|av_fill_bit~0_combout ),
	.datab(!\lab03|cpu|av_ld_byte1_data_nxt[3]~3_combout ),
	.datac(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datad(!\sram|the_altsyncram|auto_generated|q_a [11]),
	.datae(!\lab03|cpu|LessThan0~0_combout ),
	.dataf(!\lab03|cpu|av_ld_aligning_data~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|av_ld_byte1_data_nxt[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte1_data_nxt[3]~0 .extended_lut = "off";
defparam \lab03|cpu|av_ld_byte1_data_nxt[3]~0 .lut_mask = 64'h333F333F55553333;
defparam \lab03|cpu|av_ld_byte1_data_nxt[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N43
dffeas \lab03|cpu|av_ld_byte1_data[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|av_ld_byte1_data_nxt[3]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|av_ld_byte1_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte1_data[3] .is_wysiwyg = "true";
defparam \lab03|cpu|av_ld_byte1_data[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N39
cyclonev_lcell_comb \lab03|cpu|W_rf_wr_data[11]~11 (
// Equation(s):
// \lab03|cpu|W_rf_wr_data[11]~11_combout  = ( \lab03|cpu|av_ld_byte1_data [3] & ( \lab03|cpu|R_ctrl_rd_ctl_reg~q  & ( \lab03|cpu|R_ctrl_ld~q  ) ) ) # ( \lab03|cpu|av_ld_byte1_data [3] & ( !\lab03|cpu|R_ctrl_rd_ctl_reg~q  & ( ((\lab03|cpu|W_alu_result [11] & 
// !\lab03|cpu|R_ctrl_br_cmp~q )) # (\lab03|cpu|R_ctrl_ld~q ) ) ) ) # ( !\lab03|cpu|av_ld_byte1_data [3] & ( !\lab03|cpu|R_ctrl_rd_ctl_reg~q  & ( (\lab03|cpu|W_alu_result [11] & (!\lab03|cpu|R_ctrl_br_cmp~q  & !\lab03|cpu|R_ctrl_ld~q )) ) ) )

	.dataa(!\lab03|cpu|W_alu_result [11]),
	.datab(!\lab03|cpu|R_ctrl_br_cmp~q ),
	.datac(!\lab03|cpu|R_ctrl_ld~q ),
	.datad(gnd),
	.datae(!\lab03|cpu|av_ld_byte1_data [3]),
	.dataf(!\lab03|cpu|R_ctrl_rd_ctl_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|W_rf_wr_data[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|W_rf_wr_data[11]~11 .extended_lut = "off";
defparam \lab03|cpu|W_rf_wr_data[11]~11 .lut_mask = 64'h40404F4F00000F0F;
defparam \lab03|cpu|W_rf_wr_data[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N26
dffeas \lab03|cpu|d_writedata[12] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|d_writedata[12]~feeder_combout ),
	.asdata(\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|d_writedata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|d_writedata[12] .is_wysiwyg = "true";
defparam \lab03|cpu|d_writedata[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N0
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~11 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~11_combout  = ( \lab03|cpu|d_writedata [12] & ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|d_writedata [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~11 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~11 .lut_mask = 64'h000000000F0F0F0F;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N1
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[12] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[12] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N27
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[12]~9 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[12]~9_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [12] ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  & ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [12] ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [12]),
	.datab(gnd),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[12]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[12]~9 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[12]~9 .lut_mask = 64'h0F0F0F0F55555555;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[12]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N53
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[15] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[15]~feeder_combout ),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[31]~0_combout ),
	.sload(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[15] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N58
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[15] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~1_combout ),
	.sload(vcc),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[15] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N3
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~59 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~59_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [15] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & (((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [15])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ))) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [17])))) ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [15] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [15])))) # (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [17])))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [17]),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [15]),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~59 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~59 .lut_mask = 64'h038B038B47CF47CF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~59 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N51
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[19]~26 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[19]~26_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ))) ) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[19]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[19]~26 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[19]~26 .lut_mask = 64'h0F0F0F0500000000;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[19]~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N6
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[19]~27 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[19]~27_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ) ) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ) ) ) ) # ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]))) ) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3])) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[19]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[19]~27 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[19]~27 .lut_mask = 64'h0050004050505050;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[19]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N5
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[16] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[19]~26_combout ),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[19]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[16] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N45
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~67 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~67_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr 
// [16] & ( ((!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize [1]) # ((\altera_internal_jtag~TDIUTAP ) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize [2]))) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize [0]) ) ) # ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [16] & ( (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize 
// [0] & (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize [1] & 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize [2] & \altera_internal_jtag~TDIUTAP ))) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize [0]),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize [1]),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize [2]),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [16]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~67 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~67 .lut_mask = 64'h0020DFFF0020DFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N48
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[14]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[14]~feeder_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[14]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N49
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[14] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~1_combout ),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[14] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N45
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~68 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~68_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [14] ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [14] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [14]),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [14]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~68 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~68 .lut_mask = 64'h00FF0F0F00FF0F0F;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~68 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N15
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~69 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~69_combout  = ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~68_combout  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~67_combout  ) ) ) # ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~68_combout  & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q )) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [15]))) ) ) ) # ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~68_combout  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~67_combout  ) ) ) # ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~68_combout  & ( 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [15]) ) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [15]),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~67_combout ),
	.datae(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~69 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~69 .lut_mask = 64'h050500FF8D8D00FF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N8
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~69_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[15] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N35
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[13] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~1_combout ),
	.sload(vcc),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[13] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N18
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~66 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~66_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [13] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[10]~65_combout  & 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[34]~28_combout  & ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [13])))) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[10]~65_combout  & 
// ((!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[34]~28_combout ) # 
// ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [15])))) ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [13] & ( 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[34]~28_combout  & 
// ((!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[10]~65_combout  & ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [13]))) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[10]~65_combout  & 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [15])))) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[10]~65_combout ),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[34]~28_combout ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [15]),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [13]),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~66 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~66 .lut_mask = 64'h0123012345674567;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N18
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[2]~8 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[2]~8_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[2]~8 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[2]~8 .lut_mask = 64'h000000000AAA0AAA;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[2]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N20
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[14] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N15
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[14]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[14]~feeder_combout  = ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[14]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N17
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[14] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [14]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[14] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N30
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~6 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~6_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & (((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_rd_d1~q )) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~2_combout ))) # (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [14])))) ) ) # ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~2_combout )) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [14]))) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~2_combout ),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [14]),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~6 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~6 .lut_mask = 64'h550F550F770F770F;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N32
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[11] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[11] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N42
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[10]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[10]~feeder_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[10]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N44
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[10] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~1_combout ),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[10] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N9
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~71 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~71_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr 
// [12] & ( (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[10]~65_combout  & 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[34]~28_combout  & ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [10])))) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[10]~65_combout  & (((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [10])) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[34]~28_combout ))) ) ) # ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [12] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[10]~65_combout  & 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[34]~28_combout  & ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [10])))) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[10]~65_combout  & 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[34]~28_combout  & (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [10]))) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[10]~65_combout ),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[34]~28_combout ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [10]),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [10]),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~71 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~71 .lut_mask = 64'h0426042615371537;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~71 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N11
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[11] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N8
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[11] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [11]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[11] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N56
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[11] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~1_combout ),
	.sload(vcc),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[11] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N6
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~73 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~73_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr 
// [13] & ( (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[10]~65_combout  & 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[34]~28_combout  & (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [11]))) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[10]~65_combout  & (((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [11])) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[34]~28_combout ))) ) ) # ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [13] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[10]~65_combout  & 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[34]~28_combout  & (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [11]))) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[10]~65_combout  & 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[34]~28_combout  & ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [11])))) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[10]~65_combout ),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[34]~28_combout ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [11]),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [11]),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~73 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~73 .lut_mask = 64'h0246024613571357;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N8
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[12] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N11
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[12] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [12]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[12] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N57
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[12]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[12]~feeder_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[12]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N59
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[12] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~1_combout ),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[12] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N21
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~74 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~74_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr 
// [14] & ( (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[10]~65_combout  & 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[34]~28_combout  & ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [12])))) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[10]~65_combout  & (((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [12])) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[34]~28_combout ))) ) ) # ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [14] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[10]~65_combout  & 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[34]~28_combout  & ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [12])))) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[10]~65_combout  & 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[34]~28_combout  & (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [12]))) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[10]~65_combout ),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[34]~28_combout ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [12]),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [12]),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~74 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~74 .lut_mask = 64'h0426042615371537;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~74 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N23
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[13] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N1
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[13] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [13]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[13] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N18
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~9 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~9_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [13] ) ) # ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [13] & ( ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10])) # (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~2_combout ) ) ) ) # ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [13] & ( ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10])) # (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~2_combout ) ) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~2_combout ),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10]),
	.datad(gnd),
	.datae(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~9 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~9 .lut_mask = 64'h575700005757FFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N20
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[10] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[10] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N48
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[10]~21 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[10]~21_combout  = (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  & (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata 
// [10])) # (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  & ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [10])))

	.dataa(gnd),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [10]),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [10]),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[10]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[10]~21 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[10]~21 .lut_mask = 64'h330F330F330F330F;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[10]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N46
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[10] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[10]~feeder_combout ),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[10] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N54
cyclonev_lcell_comb \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[10]~feeder (
// Equation(s):
// \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[10]~feeder_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[10]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N55
dffeas \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[10] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[10] .is_wysiwyg = "true";
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N48
cyclonev_lcell_comb \mm_interconnect_0|router|Equal5~1 (
// Equation(s):
// \mm_interconnect_0|router|Equal5~1_combout  = ( \lab03|cpu|W_alu_result [5] & ( (\mm_interconnect_0|router|Equal2~0_combout  & (\lab03|cpu|W_alu_result [6] & !\lab03|cpu|W_alu_result [7])) ) )

	.dataa(!\mm_interconnect_0|router|Equal2~0_combout ),
	.datab(!\lab03|cpu|W_alu_result [6]),
	.datac(!\lab03|cpu|W_alu_result [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|W_alu_result [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|router|Equal5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|router|Equal5~1 .extended_lut = "off";
defparam \mm_interconnect_0|router|Equal5~1 .lut_mask = 64'h0000000010101010;
defparam \mm_interconnect_0|router|Equal5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N9
cyclonev_lcell_comb \debug|av_waitrequest~2 (
// Equation(s):
// \debug|av_waitrequest~2_combout  = ( !\mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [1] & ( \mm_interconnect_0|router|Equal5~1_combout  & ( (\mm_interconnect_0|router|Equal6~0_combout  & !\debug|av_waitrequest~q ) ) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|router|Equal6~0_combout ),
	.datac(!\debug|av_waitrequest~q ),
	.datad(gnd),
	.datae(!\mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.dataf(!\mm_interconnect_0|router|Equal5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|av_waitrequest~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|av_waitrequest~2 .extended_lut = "off";
defparam \debug|av_waitrequest~2 .lut_mask = 64'h0000000030300000;
defparam \debug|av_waitrequest~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N51
cyclonev_lcell_comb \debug|Lab03_DEBUG_alt_jtag_atlantic|jupdate~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\debug|Lab03_DEBUG_alt_jtag_atlantic|jupdate~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|Lab03_DEBUG_alt_jtag_atlantic|jupdate~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|jupdate~0 .extended_lut = "off";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|jupdate~0 .lut_mask = 64'h02020000FDFDFFFF;
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|jupdate~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N9
cyclonev_lcell_comb \debug|Lab03_DEBUG_alt_jtag_atlantic|jupdate~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\debug|Lab03_DEBUG_alt_jtag_atlantic|jupdate~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|Lab03_DEBUG_alt_jtag_atlantic|jupdate~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|jupdate~feeder .extended_lut = "off";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|jupdate~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|jupdate~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N11
dffeas \debug|Lab03_DEBUG_alt_jtag_atlantic|jupdate (
	.clk(!\altera_internal_jtag~TCKUTAP ),
	.d(\debug|Lab03_DEBUG_alt_jtag_atlantic|jupdate~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|Lab03_DEBUG_alt_jtag_atlantic|jupdate~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|jupdate .is_wysiwyg = "true";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|jupdate .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N41
dffeas \debug|Lab03_DEBUG_alt_jtag_atlantic|jupdate1 (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\debug|Lab03_DEBUG_alt_jtag_atlantic|jupdate~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|Lab03_DEBUG_alt_jtag_atlantic|jupdate1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|jupdate1 .is_wysiwyg = "true";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|jupdate1 .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N31
dffeas \debug|Lab03_DEBUG_alt_jtag_atlantic|jupdate2 (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\debug|Lab03_DEBUG_alt_jtag_atlantic|jupdate1~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|Lab03_DEBUG_alt_jtag_atlantic|jupdate2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|jupdate2 .is_wysiwyg = "true";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|jupdate2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N30
cyclonev_lcell_comb \debug|Lab03_DEBUG_alt_jtag_atlantic|always2~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debug|Lab03_DEBUG_alt_jtag_atlantic|jupdate1~q ),
	.datae(gnd),
	.dataf(!\debug|Lab03_DEBUG_alt_jtag_atlantic|jupdate2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|Lab03_DEBUG_alt_jtag_atlantic|always2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|always2~1 .extended_lut = "off";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|always2~1 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|always2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N3
cyclonev_lcell_comb \debug|Lab03_DEBUG_alt_jtag_atlantic|t_pause~0 (
	.dataa(!\debug|Lab03_DEBUG_alt_jtag_atlantic|write_stalled~q ),
	.datab(!\debug|t_dav~q ),
	.datac(!\debug|Lab03_DEBUG_alt_jtag_atlantic|rst2~q ),
	.datad(!\debug|Lab03_DEBUG_alt_jtag_atlantic|always2~0_combout ),
	.datae(!\debug|Lab03_DEBUG_alt_jtag_atlantic|write_valid~q ),
	.dataf(!\debug|Lab03_DEBUG_alt_jtag_atlantic|always2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|Lab03_DEBUG_alt_jtag_atlantic|t_pause~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|t_pause~0 .extended_lut = "off";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|t_pause~0 .lut_mask = 64'h000F00070F0F0F0F;
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|t_pause~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N5
dffeas \debug|Lab03_DEBUG_alt_jtag_atlantic|t_pause~reg0 (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|Lab03_DEBUG_alt_jtag_atlantic|t_pause~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|Lab03_DEBUG_alt_jtag_atlantic|t_pause~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|t_pause~reg0 .is_wysiwyg = "true";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|t_pause~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N33
cyclonev_lcell_comb \debug|ac~0 (
// Equation(s):
// \debug|ac~0_combout  = ( !\debug|Lab03_DEBUG_alt_jtag_atlantic|t_ena~reg0_q  & ( !\debug|Lab03_DEBUG_alt_jtag_atlantic|t_pause~reg0_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debug|Lab03_DEBUG_alt_jtag_atlantic|t_pause~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\debug|Lab03_DEBUG_alt_jtag_atlantic|t_ena~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|ac~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|ac~0 .extended_lut = "off";
defparam \debug|ac~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \debug|ac~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N36
cyclonev_lcell_comb \debug|ac~1 (
// Equation(s):
// \debug|ac~1_combout  = ( \debug|ac~q  & ( \lab03|cpu|d_writedata [10] & ( (!\lab03|cpu|W_alu_result [2]) # ((!\debug|av_waitrequest~2_combout ) # ((!\debug|always2~1_combout ) # (!\debug|ac~0_combout ))) ) ) ) # ( !\debug|ac~q  & ( \lab03|cpu|d_writedata 
// [10] & ( !\debug|ac~0_combout  ) ) ) # ( \debug|ac~q  & ( !\lab03|cpu|d_writedata [10] ) ) # ( !\debug|ac~q  & ( !\lab03|cpu|d_writedata [10] & ( !\debug|ac~0_combout  ) ) )

	.dataa(!\lab03|cpu|W_alu_result [2]),
	.datab(!\debug|av_waitrequest~2_combout ),
	.datac(!\debug|always2~1_combout ),
	.datad(!\debug|ac~0_combout ),
	.datae(!\debug|ac~q ),
	.dataf(!\lab03|cpu|d_writedata [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|ac~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|ac~1 .extended_lut = "off";
defparam \debug|ac~1 .lut_mask = 64'hFF00FFFFFF00FFFE;
defparam \debug|ac~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N38
dffeas \debug|ac (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|ac~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|ac~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debug|ac .is_wysiwyg = "true";
defparam \debug|ac .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N56
dffeas \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[10] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\debug|ac~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[10] .is_wysiwyg = "true";
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N54
cyclonev_lcell_comb \lab03|cpu|av_ld_byte1_data_nxt[2]~5 (
// Equation(s):
// \lab03|cpu|av_ld_byte1_data_nxt[2]~5_combout  = ( \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [10] & ( \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( 
// (\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # (\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [10]) ) ) ) # ( !\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [10] & ( 
// \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [10] ) ) ) # ( \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [10] & ( 
// !\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( \mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] ) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [10]),
	.datac(!\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.datae(!\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [10]),
	.dataf(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|av_ld_byte1_data_nxt[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte1_data_nxt[2]~5 .extended_lut = "off";
defparam \lab03|cpu|av_ld_byte1_data_nxt[2]~5 .lut_mask = 64'h00000F0F33333F3F;
defparam \lab03|cpu|av_ld_byte1_data_nxt[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N36
cyclonev_lcell_comb \lab03|cpu|av_ld_byte1_data_nxt[2]~21 (
// Equation(s):
// \lab03|cpu|av_ld_byte1_data_nxt[2]~21_combout  = ( !\lab03|cpu|LessThan0~0_combout  & ( (!\lab03|cpu|av_ld_aligning_data~q  & (((\sram|the_altsyncram|auto_generated|q_a [10] & ((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # 
// (\lab03|cpu|av_ld_byte1_data_nxt[2]~5_combout ))) # (\lab03|cpu|av_ld_aligning_data~q  & ((((\lab03|cpu|av_fill_bit~0_combout ))))) ) ) # ( \lab03|cpu|LessThan0~0_combout  & ( (!\lab03|cpu|av_ld_aligning_data~q  & 
// (((\sram|the_altsyncram|auto_generated|q_a [10] & ((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # (\lab03|cpu|av_ld_byte1_data_nxt[2]~5_combout ))) # (\lab03|cpu|av_ld_aligning_data~q  & ((((\lab03|cpu|av_ld_byte2_data [2]))))) ) )

	.dataa(!\lab03|cpu|av_ld_byte1_data_nxt[2]~5_combout ),
	.datab(!\sram|the_altsyncram|auto_generated|q_a [10]),
	.datac(!\lab03|cpu|av_ld_byte2_data [2]),
	.datad(!\lab03|cpu|av_ld_aligning_data~q ),
	.datae(!\lab03|cpu|LessThan0~0_combout ),
	.dataf(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datag(!\lab03|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|av_ld_byte1_data_nxt[2]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte1_data_nxt[2]~21 .extended_lut = "on";
defparam \lab03|cpu|av_ld_byte1_data_nxt[2]~21 .lut_mask = 64'h550F550F770F770F;
defparam \lab03|cpu|av_ld_byte1_data_nxt[2]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N37
dffeas \lab03|cpu|av_ld_byte1_data[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|av_ld_byte1_data_nxt[2]~21_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|av_ld_byte1_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte1_data[2] .is_wysiwyg = "true";
defparam \lab03|cpu|av_ld_byte1_data[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N48
cyclonev_lcell_comb \lab03|cpu|W_rf_wr_data[10]~10 (
// Equation(s):
// \lab03|cpu|W_rf_wr_data[10]~10_combout  = ( \lab03|cpu|R_ctrl_rd_ctl_reg~q  & ( (\lab03|cpu|R_ctrl_ld~q  & \lab03|cpu|av_ld_byte1_data [2]) ) ) # ( !\lab03|cpu|R_ctrl_rd_ctl_reg~q  & ( (!\lab03|cpu|R_ctrl_ld~q  & (!\lab03|cpu|R_ctrl_br_cmp~q  & 
// ((\lab03|cpu|W_alu_result [10])))) # (\lab03|cpu|R_ctrl_ld~q  & (((\lab03|cpu|av_ld_byte1_data [2])))) ) )

	.dataa(!\lab03|cpu|R_ctrl_ld~q ),
	.datab(!\lab03|cpu|R_ctrl_br_cmp~q ),
	.datac(!\lab03|cpu|av_ld_byte1_data [2]),
	.datad(!\lab03|cpu|W_alu_result [10]),
	.datae(!\lab03|cpu|R_ctrl_rd_ctl_reg~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|W_rf_wr_data[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|W_rf_wr_data[10]~10 .extended_lut = "off";
defparam \lab03|cpu|W_rf_wr_data[10]~10 .lut_mask = 64'h058D0505058D0505;
defparam \lab03|cpu|W_rf_wr_data[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N16
dffeas \lab03|cpu|d_writedata[11] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|d_writedata[11]~feeder_combout ),
	.asdata(\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|d_writedata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|d_writedata[11] .is_wysiwyg = "true";
defparam \lab03|cpu|d_writedata[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N9
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~6 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~6_combout  = ( \mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( \lab03|cpu|d_writedata [11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lab03|cpu|d_writedata [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~6 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~6 .lut_mask = 64'h000000000F0F0F0F;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N50
dffeas \lab03|cpu|av_ld_byte2_data[1]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|av_ld_byte2_data_nxt[1]~29_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|av_ld_byte2_data[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte2_data[1]~DUPLICATE .is_wysiwyg = "true";
defparam \lab03|cpu|av_ld_byte2_data[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N7
dffeas \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[9] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|av_readdata [9]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[9] .is_wysiwyg = "true";
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N21
cyclonev_io_ibuf \switches_export[9]~input (
	.i(switches_export[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches_export[9]~input_o ));
// synopsys translate_off
defparam \switches_export[9]~input .bus_hold = "false";
defparam \switches_export[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y7_N38
dffeas \sw|d1_data_in[9] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches_export[9]~input_o ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw|d1_data_in [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sw|d1_data_in[9] .is_wysiwyg = "true";
defparam \sw|d1_data_in[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y7_N47
dffeas \sw|d2_data_in[9] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\sw|d1_data_in [9]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw|d2_data_in [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sw|d2_data_in[9] .is_wysiwyg = "true";
defparam \sw|d2_data_in[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N42
cyclonev_lcell_comb \sw|edge_capture~9 (
// Equation(s):
// \sw|edge_capture~9_combout  = ( \sw|edge_capture [9] & ( \debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q  & ( (!\sw|edge_capture_wr_strobe~1_combout ) # (!\sw|edge_capture_wr_strobe~0_combout ) ) ) ) # ( !\sw|edge_capture [9] & ( 
// \debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q  & ( (!\sw|edge_capture_wr_strobe~1_combout  & ((!\sw|d1_data_in [9] $ (!\sw|d2_data_in [9])))) # (\sw|edge_capture_wr_strobe~1_combout  & (!\sw|edge_capture_wr_strobe~0_combout  & (!\sw|d1_data_in [9] $ 
// (!\sw|d2_data_in [9])))) ) ) ) # ( \sw|edge_capture [9] & ( !\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q  ) ) # ( !\sw|edge_capture [9] & ( !\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q  & ( !\sw|d1_data_in [9] $ (!\sw|d2_data_in [9]) ) ) )

	.dataa(!\sw|edge_capture_wr_strobe~1_combout ),
	.datab(!\sw|edge_capture_wr_strobe~0_combout ),
	.datac(!\sw|d1_data_in [9]),
	.datad(!\sw|d2_data_in [9]),
	.datae(!\sw|edge_capture [9]),
	.dataf(!\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw|edge_capture~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw|edge_capture~9 .extended_lut = "off";
defparam \sw|edge_capture~9 .lut_mask = 64'h0FF0FFFF0EE0EEEE;
defparam \sw|edge_capture~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N44
dffeas \sw|edge_capture[9] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\sw|edge_capture~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw|edge_capture [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sw|edge_capture[9] .is_wysiwyg = "true";
defparam \sw|edge_capture[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N3
cyclonev_lcell_comb \sw|read_mux_out[9] (
// Equation(s):
// \sw|read_mux_out [9] = ( \sw|edge_capture [9] & ( (!\lab03|cpu|W_alu_result [3] & (\switches_export[9]~input_o  & !\lab03|cpu|W_alu_result [2])) # (\lab03|cpu|W_alu_result [3] & ((\lab03|cpu|W_alu_result [2]))) ) ) # ( !\sw|edge_capture [9] & ( 
// (!\lab03|cpu|W_alu_result [3] & (\switches_export[9]~input_o  & !\lab03|cpu|W_alu_result [2])) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|W_alu_result [3]),
	.datac(!\switches_export[9]~input_o ),
	.datad(!\lab03|cpu|W_alu_result [2]),
	.datae(gnd),
	.dataf(!\sw|edge_capture [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw|read_mux_out [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw|read_mux_out[9] .extended_lut = "off";
defparam \sw|read_mux_out[9] .lut_mask = 64'h0C000C000C330C33;
defparam \sw|read_mux_out[9] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N4
dffeas \sw|readdata[9] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\sw|read_mux_out [9]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw|readdata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sw|readdata[9] .is_wysiwyg = "true";
defparam \sw|readdata[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N14
dffeas \mm_interconnect_0|sw_s1_translator|av_readdata_pre[9] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\sw|readdata [9]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sw_s1_translator|av_readdata_pre [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sw_s1_translator|av_readdata_pre[9] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sw_s1_translator|av_readdata_pre[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N12
cyclonev_lcell_comb \lab03|cpu|av_ld_byte1_data_nxt[1]~2 (
// Equation(s):
// \lab03|cpu|av_ld_byte1_data_nxt[1]~2_combout  = ( \mm_interconnect_0|sw_s1_translator|av_readdata_pre [9] & ( \mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( (((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & 
// \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [9])) # (\mm_interconnect_0|sw_s1_translator|read_latency_shift_reg [0])) # (\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [9]) ) ) ) # ( 
// !\mm_interconnect_0|sw_s1_translator|av_readdata_pre [9] & ( \mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & 
// \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [9])) # (\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [9]) ) ) ) # ( \mm_interconnect_0|sw_s1_translator|av_readdata_pre [9] & ( 
// !\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [9])) # 
// (\mm_interconnect_0|sw_s1_translator|read_latency_shift_reg [0]) ) ) ) # ( !\mm_interconnect_0|sw_s1_translator|av_readdata_pre [9] & ( !\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( 
// (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [9]) ) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datab(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [9]),
	.datac(!\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [9]),
	.datad(!\mm_interconnect_0|sw_s1_translator|read_latency_shift_reg [0]),
	.datae(!\mm_interconnect_0|sw_s1_translator|av_readdata_pre [9]),
	.dataf(!\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|av_ld_byte1_data_nxt[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte1_data_nxt[1]~2 .extended_lut = "off";
defparam \lab03|cpu|av_ld_byte1_data_nxt[1]~2 .lut_mask = 64'h111111FF1F1F1FFF;
defparam \lab03|cpu|av_ld_byte1_data_nxt[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N12
cyclonev_lcell_comb \lab03|cpu|av_ld_byte1_data_nxt[1]~29 (
// Equation(s):
// \lab03|cpu|av_ld_byte1_data_nxt[1]~29_combout  = ( !\lab03|cpu|LessThan0~0_combout  & ( (!\lab03|cpu|av_ld_aligning_data~q  & ((((\sram|the_altsyncram|auto_generated|q_a [9] & \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )) # 
// (\lab03|cpu|av_ld_byte1_data_nxt[1]~2_combout )))) # (\lab03|cpu|av_ld_aligning_data~q  & (((\lab03|cpu|av_fill_bit~0_combout )))) ) ) # ( \lab03|cpu|LessThan0~0_combout  & ( (!\lab03|cpu|av_ld_aligning_data~q  & 
// ((((\sram|the_altsyncram|auto_generated|q_a [9] & \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )) # (\lab03|cpu|av_ld_byte1_data_nxt[1]~2_combout )))) # (\lab03|cpu|av_ld_aligning_data~q  & (((\lab03|cpu|av_ld_byte2_data[1]~DUPLICATE_q )))) ) )

	.dataa(!\sram|the_altsyncram|auto_generated|q_a [9]),
	.datab(!\lab03|cpu|av_ld_aligning_data~q ),
	.datac(!\lab03|cpu|av_ld_byte2_data[1]~DUPLICATE_q ),
	.datad(!\lab03|cpu|av_ld_byte1_data_nxt[1]~2_combout ),
	.datae(!\lab03|cpu|LessThan0~0_combout ),
	.dataf(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datag(!\lab03|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|av_ld_byte1_data_nxt[1]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte1_data_nxt[1]~29 .extended_lut = "on";
defparam \lab03|cpu|av_ld_byte1_data_nxt[1]~29 .lut_mask = 64'h03CF03CF47CF47CF;
defparam \lab03|cpu|av_ld_byte1_data_nxt[1]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N13
dffeas \lab03|cpu|av_ld_byte1_data[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|av_ld_byte1_data_nxt[1]~29_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|av_ld_byte1_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte1_data[1] .is_wysiwyg = "true";
defparam \lab03|cpu|av_ld_byte1_data[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N9
cyclonev_lcell_comb \lab03|cpu|W_rf_wr_data[9]~7 (
// Equation(s):
// \lab03|cpu|W_rf_wr_data[9]~7_combout  = ( \lab03|cpu|W_alu_result [9] & ( (!\lab03|cpu|R_ctrl_ld~q  & (!\lab03|cpu|R_ctrl_rd_ctl_reg~q  & ((!\lab03|cpu|R_ctrl_br_cmp~q )))) # (\lab03|cpu|R_ctrl_ld~q  & (((\lab03|cpu|av_ld_byte1_data [1])))) ) ) # ( 
// !\lab03|cpu|W_alu_result [9] & ( (\lab03|cpu|R_ctrl_ld~q  & \lab03|cpu|av_ld_byte1_data [1]) ) )

	.dataa(!\lab03|cpu|R_ctrl_rd_ctl_reg~q ),
	.datab(!\lab03|cpu|R_ctrl_ld~q ),
	.datac(!\lab03|cpu|av_ld_byte1_data [1]),
	.datad(!\lab03|cpu|R_ctrl_br_cmp~q ),
	.datae(gnd),
	.dataf(!\lab03|cpu|W_alu_result [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|W_rf_wr_data[9]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|W_rf_wr_data[9]~7 .extended_lut = "off";
defparam \lab03|cpu|W_rf_wr_data[9]~7 .lut_mask = 64'h030303038B038B03;
defparam \lab03|cpu|W_rf_wr_data[9]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N52
dffeas \lab03|cpu|d_writedata[10] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|d_writedata[10]~feeder_combout ),
	.asdata(\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|d_writedata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|d_writedata[10] .is_wysiwyg = "true";
defparam \lab03|cpu|d_writedata[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N15
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~21 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~21_combout  = ( \mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( \lab03|cpu|d_writedata [10] ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|d_writedata [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~21 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~21 .lut_mask = 64'h0000000033333333;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N12
cyclonev_lcell_comb \debug|ien_AE~0 (
// Equation(s):
// \debug|ien_AE~0_combout  = ( \lab03|cpu|W_alu_result [2] & ( (\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  & (\debug|always2~1_combout  & !\debug|av_waitrequest~q )) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.datac(!\debug|always2~1_combout ),
	.datad(!\debug|av_waitrequest~q ),
	.datae(gnd),
	.dataf(!\lab03|cpu|W_alu_result [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|ien_AE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|ien_AE~0 .extended_lut = "off";
defparam \debug|ien_AE~0 .lut_mask = 64'h0000000003000300;
defparam \debug|ien_AE~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N23
dffeas \debug|ien_AF~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|d_writedata [0]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\debug|ien_AE~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|ien_AF~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \debug|ien_AF~DUPLICATE .is_wysiwyg = "true";
defparam \debug|ien_AF~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N57
cyclonev_lcell_comb \debug|pause_irq~0 (
// Equation(s):
// \debug|pause_irq~0_combout  = ( \debug|read_0~q  & ( (\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & \debug|Lab03_DEBUG_alt_jtag_atlantic|t_pause~reg0_q ) ) ) # ( !\debug|read_0~q  & ( 
// ((\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & \debug|Lab03_DEBUG_alt_jtag_atlantic|t_pause~reg0_q )) # (\debug|pause_irq~q ) ) )

	.dataa(gnd),
	.datab(!\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(!\debug|Lab03_DEBUG_alt_jtag_atlantic|t_pause~reg0_q ),
	.datad(!\debug|pause_irq~q ),
	.datae(gnd),
	.dataf(!\debug|read_0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|pause_irq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|pause_irq~0 .extended_lut = "off";
defparam \debug|pause_irq~0 .lut_mask = 64'h03FF03FF03030303;
defparam \debug|pause_irq~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N59
dffeas \debug|pause_irq (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|pause_irq~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|pause_irq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debug|pause_irq .is_wysiwyg = "true";
defparam \debug|pause_irq .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N0
cyclonev_lcell_comb \debug|Add0~21 (
// Equation(s):
// \debug|Add0~21_sumout  = SUM(( !\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) + ( !\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) + ( !VCC 
// ))
// \debug|Add0~22  = CARRY(( !\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) + ( !\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datac(!\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\debug|Add0~21_sumout ),
	.cout(\debug|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \debug|Add0~21 .extended_lut = "off";
defparam \debug|Add0~21 .lut_mask = 64'h00000F0F0000CCCC;
defparam \debug|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N3
cyclonev_lcell_comb \debug|Add0~25 (
// Equation(s):
// \debug|Add0~25_sumout  = SUM(( !\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( GND ) + ( \debug|Add0~22  ))
// \debug|Add0~26  = CARRY(( !\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( GND ) + ( \debug|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debug|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debug|Add0~25_sumout ),
	.cout(\debug|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \debug|Add0~25 .extended_lut = "off";
defparam \debug|Add0~25 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \debug|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N6
cyclonev_lcell_comb \debug|Add0~17 (
// Equation(s):
// \debug|Add0~17_sumout  = SUM(( !\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) + ( GND ) + ( \debug|Add0~26  ))
// \debug|Add0~18  = CARRY(( !\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) + ( GND ) + ( \debug|Add0~26  ))

	.dataa(gnd),
	.datab(!\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debug|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debug|Add0~17_sumout ),
	.cout(\debug|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \debug|Add0~17 .extended_lut = "off";
defparam \debug|Add0~17 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \debug|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N48
cyclonev_lcell_comb \debug|LessThan1~0 (
// Equation(s):
// \debug|LessThan1~0_combout  = ( \debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & ( \debug|Add0~17_sumout  ) ) # ( 
// !\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & ( (\debug|Add0~17_sumout  & ((\debug|Add0~25_sumout ) # (\debug|Add0~21_sumout ))) ) )

	.dataa(gnd),
	.datab(!\debug|Add0~17_sumout ),
	.datac(!\debug|Add0~21_sumout ),
	.datad(!\debug|Add0~25_sumout ),
	.datae(gnd),
	.dataf(!\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|LessThan1~0 .extended_lut = "off";
defparam \debug|LessThan1~0 .lut_mask = 64'h0333033333333333;
defparam \debug|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N9
cyclonev_lcell_comb \debug|Add0~1 (
// Equation(s):
// \debug|Add0~1_sumout  = SUM(( !\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) + ( GND ) + ( \debug|Add0~18  ))
// \debug|Add0~2  = CARRY(( !\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) + ( GND ) + ( \debug|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debug|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debug|Add0~1_sumout ),
	.cout(\debug|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \debug|Add0~1 .extended_lut = "off";
defparam \debug|Add0~1 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \debug|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N12
cyclonev_lcell_comb \debug|Add0~5 (
// Equation(s):
// \debug|Add0~5_sumout  = SUM(( !\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] ) + ( GND ) + ( \debug|Add0~2  ))
// \debug|Add0~6  = CARRY(( !\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] ) + ( GND ) + ( \debug|Add0~2  ))

	.dataa(gnd),
	.datab(!\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debug|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debug|Add0~5_sumout ),
	.cout(\debug|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \debug|Add0~5 .extended_lut = "off";
defparam \debug|Add0~5 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \debug|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N15
cyclonev_lcell_comb \debug|Add0~9 (
// Equation(s):
// \debug|Add0~9_sumout  = SUM(( !\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  ) + ( VCC ) + ( \debug|Add0~6  ))
// \debug|Add0~10  = CARRY(( !\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  ) + ( VCC ) + ( \debug|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debug|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debug|Add0~9_sumout ),
	.cout(\debug|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \debug|Add0~9 .extended_lut = "off";
defparam \debug|Add0~9 .lut_mask = 64'h000000000000F0F0;
defparam \debug|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N18
cyclonev_lcell_comb \debug|Add0~13 (
// Equation(s):
// \debug|Add0~13_sumout  = SUM(( VCC ) + ( GND ) + ( \debug|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debug|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debug|Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|Add0~13 .extended_lut = "off";
defparam \debug|Add0~13 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \debug|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N24
cyclonev_lcell_comb \debug|LessThan1~1 (
// Equation(s):
// \debug|LessThan1~1_combout  = ( !\debug|Add0~9_sumout  & ( (!\debug|LessThan1~0_combout  & (!\debug|Add0~5_sumout  & (!\debug|Add0~13_sumout  & !\debug|Add0~1_sumout ))) ) )

	.dataa(!\debug|LessThan1~0_combout ),
	.datab(!\debug|Add0~5_sumout ),
	.datac(!\debug|Add0~13_sumout ),
	.datad(!\debug|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\debug|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|LessThan1~1 .extended_lut = "off";
defparam \debug|LessThan1~1 .lut_mask = 64'h8000800000000000;
defparam \debug|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N26
dffeas \debug|fifo_AF (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|LessThan1~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|fifo_AF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debug|fifo_AF .is_wysiwyg = "true";
defparam \debug|fifo_AF .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N51
cyclonev_lcell_comb \debug|av_readdata[8]~0 (
// Equation(s):
// \debug|av_readdata[8]~0_combout  = ( \debug|fifo_AF~q  & ( \debug|ien_AF~DUPLICATE_q  ) ) # ( !\debug|fifo_AF~q  & ( (\debug|ien_AF~DUPLICATE_q  & \debug|pause_irq~q ) ) )

	.dataa(!\debug|ien_AF~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\debug|pause_irq~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\debug|fifo_AF~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|av_readdata[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|av_readdata[8]~0 .extended_lut = "off";
defparam \debug|av_readdata[8]~0 .lut_mask = 64'h0505050555555555;
defparam \debug|av_readdata[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N53
dffeas \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[8] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|av_readdata[8]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[8] .is_wysiwyg = "true";
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N95
cyclonev_io_ibuf \switches_export[8]~input (
	.i(switches_export[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches_export[8]~input_o ));
// synopsys translate_off
defparam \switches_export[8]~input .bus_hold = "false";
defparam \switches_export[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y5_N11
dffeas \sw|d1_data_in[8] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches_export[8]~input_o ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw|d1_data_in [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sw|d1_data_in[8] .is_wysiwyg = "true";
defparam \sw|d1_data_in[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N17
dffeas \sw|d2_data_in[8] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\sw|d1_data_in [8]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw|d2_data_in [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sw|d2_data_in[8] .is_wysiwyg = "true";
defparam \sw|d2_data_in[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N6
cyclonev_lcell_comb \sw|edge_capture~7 (
// Equation(s):
// \sw|edge_capture~7_combout  = ( \sw|edge_capture [8] & ( \debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q  & ( (!\sw|edge_capture_wr_strobe~1_combout ) # (!\sw|edge_capture_wr_strobe~0_combout ) ) ) ) # ( !\sw|edge_capture [8] & ( 
// \debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q  & ( (!\sw|edge_capture_wr_strobe~1_combout  & (!\sw|d2_data_in [8] $ (((!\sw|d1_data_in [8]))))) # (\sw|edge_capture_wr_strobe~1_combout  & (!\sw|edge_capture_wr_strobe~0_combout  & (!\sw|d2_data_in [8] $ 
// (!\sw|d1_data_in [8])))) ) ) ) # ( \sw|edge_capture [8] & ( !\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q  ) ) # ( !\sw|edge_capture [8] & ( !\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q  & ( !\sw|d2_data_in [8] $ (!\sw|d1_data_in [8]) ) ) )

	.dataa(!\sw|edge_capture_wr_strobe~1_combout ),
	.datab(!\sw|d2_data_in [8]),
	.datac(!\sw|edge_capture_wr_strobe~0_combout ),
	.datad(!\sw|d1_data_in [8]),
	.datae(!\sw|edge_capture [8]),
	.dataf(!\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw|edge_capture~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw|edge_capture~7 .extended_lut = "off";
defparam \sw|edge_capture~7 .lut_mask = 64'h33CCFFFF32C8FAFA;
defparam \sw|edge_capture~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N8
dffeas \sw|edge_capture[8] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\sw|edge_capture~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw|edge_capture [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sw|edge_capture[8] .is_wysiwyg = "true";
defparam \sw|edge_capture[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N42
cyclonev_lcell_comb \sw|read_mux_out[8] (
// Equation(s):
// \sw|read_mux_out [8] = ( \sw|edge_capture [8] & ( (!\lab03|cpu|W_alu_result [3] & (!\lab03|cpu|W_alu_result [2] & \switches_export[8]~input_o )) # (\lab03|cpu|W_alu_result [3] & (\lab03|cpu|W_alu_result [2])) ) ) # ( !\sw|edge_capture [8] & ( 
// (!\lab03|cpu|W_alu_result [3] & (!\lab03|cpu|W_alu_result [2] & \switches_export[8]~input_o )) ) )

	.dataa(!\lab03|cpu|W_alu_result [3]),
	.datab(!\lab03|cpu|W_alu_result [2]),
	.datac(gnd),
	.datad(!\switches_export[8]~input_o ),
	.datae(gnd),
	.dataf(!\sw|edge_capture [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw|read_mux_out [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw|read_mux_out[8] .extended_lut = "off";
defparam \sw|read_mux_out[8] .lut_mask = 64'h0088008811991199;
defparam \sw|read_mux_out[8] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N43
dffeas \sw|readdata[8] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\sw|read_mux_out [8]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw|readdata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sw|readdata[8] .is_wysiwyg = "true";
defparam \sw|readdata[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N50
dffeas \mm_interconnect_0|sw_s1_translator|av_readdata_pre[8] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\sw|readdata [8]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sw_s1_translator|av_readdata_pre [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sw_s1_translator|av_readdata_pre[8] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sw_s1_translator|av_readdata_pre[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N48
cyclonev_lcell_comb \lab03|cpu|av_ld_byte1_data_nxt[0]~1 (
// Equation(s):
// \lab03|cpu|av_ld_byte1_data_nxt[0]~1_combout  = ( \mm_interconnect_0|sw_s1_translator|av_readdata_pre [8] & ( \mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( 
// (((\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [8] & \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout )) # (\mm_interconnect_0|sw_s1_translator|read_latency_shift_reg [0])) # 
// (\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [8]) ) ) ) # ( !\mm_interconnect_0|sw_s1_translator|av_readdata_pre [8] & ( \mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( 
// ((\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [8] & \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout )) # (\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [8]) ) ) ) # ( 
// \mm_interconnect_0|sw_s1_translator|av_readdata_pre [8] & ( !\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( ((\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [8] & 
// \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout )) # (\mm_interconnect_0|sw_s1_translator|read_latency_shift_reg [0]) ) ) ) # ( !\mm_interconnect_0|sw_s1_translator|av_readdata_pre [8] & ( 
// !\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( (\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [8] & \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) ) ) )

	.dataa(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [8]),
	.datab(!\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [8]),
	.datac(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datad(!\mm_interconnect_0|sw_s1_translator|read_latency_shift_reg [0]),
	.datae(!\mm_interconnect_0|sw_s1_translator|av_readdata_pre [8]),
	.dataf(!\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|av_ld_byte1_data_nxt[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte1_data_nxt[0]~1 .extended_lut = "off";
defparam \lab03|cpu|av_ld_byte1_data_nxt[0]~1 .lut_mask = 64'h050505FF373737FF;
defparam \lab03|cpu|av_ld_byte1_data_nxt[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N0
cyclonev_lcell_comb \lab03|cpu|av_ld_byte1_data_nxt[0]~33 (
// Equation(s):
// \lab03|cpu|av_ld_byte1_data_nxt[0]~33_combout  = ( !\lab03|cpu|LessThan0~0_combout  & ( (!\lab03|cpu|av_ld_aligning_data~q  & (((\sram|the_altsyncram|auto_generated|q_a [8] & ((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # 
// (\lab03|cpu|av_ld_byte1_data_nxt[0]~1_combout ))) # (\lab03|cpu|av_ld_aligning_data~q  & ((((\lab03|cpu|av_fill_bit~0_combout ))))) ) ) # ( \lab03|cpu|LessThan0~0_combout  & ( (!\lab03|cpu|av_ld_aligning_data~q  & 
// (((\sram|the_altsyncram|auto_generated|q_a [8] & ((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # (\lab03|cpu|av_ld_byte1_data_nxt[0]~1_combout ))) # (\lab03|cpu|av_ld_aligning_data~q  & ((((\lab03|cpu|av_ld_byte2_data [0]))))) ) )

	.dataa(!\sram|the_altsyncram|auto_generated|q_a [8]),
	.datab(!\lab03|cpu|av_ld_byte1_data_nxt[0]~1_combout ),
	.datac(!\lab03|cpu|av_ld_byte2_data [0]),
	.datad(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datae(!\lab03|cpu|LessThan0~0_combout ),
	.dataf(!\lab03|cpu|av_ld_aligning_data~q ),
	.datag(!\lab03|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|av_ld_byte1_data_nxt[0]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte1_data_nxt[0]~33 .extended_lut = "on";
defparam \lab03|cpu|av_ld_byte1_data_nxt[0]~33 .lut_mask = 64'h337733770F0F0F0F;
defparam \lab03|cpu|av_ld_byte1_data_nxt[0]~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N1
dffeas \lab03|cpu|av_ld_byte1_data[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|av_ld_byte1_data_nxt[0]~33_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|av_ld_byte1_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte1_data[0] .is_wysiwyg = "true";
defparam \lab03|cpu|av_ld_byte1_data[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N36
cyclonev_lcell_comb \lab03|cpu|W_rf_wr_data[8]~9 (
// Equation(s):
// \lab03|cpu|W_rf_wr_data[8]~9_combout  = ( \lab03|cpu|av_ld_byte1_data [0] & ( ((!\lab03|cpu|R_ctrl_br_cmp~q  & (\lab03|cpu|W_alu_result [8] & !\lab03|cpu|R_ctrl_rd_ctl_reg~q ))) # (\lab03|cpu|R_ctrl_ld~q ) ) ) # ( !\lab03|cpu|av_ld_byte1_data [0] & ( 
// (!\lab03|cpu|R_ctrl_ld~q  & (!\lab03|cpu|R_ctrl_br_cmp~q  & (\lab03|cpu|W_alu_result [8] & !\lab03|cpu|R_ctrl_rd_ctl_reg~q ))) ) )

	.dataa(!\lab03|cpu|R_ctrl_ld~q ),
	.datab(!\lab03|cpu|R_ctrl_br_cmp~q ),
	.datac(!\lab03|cpu|W_alu_result [8]),
	.datad(!\lab03|cpu|R_ctrl_rd_ctl_reg~q ),
	.datae(gnd),
	.dataf(!\lab03|cpu|av_ld_byte1_data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|W_rf_wr_data[8]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|W_rf_wr_data[8]~9 .extended_lut = "off";
defparam \lab03|cpu|W_rf_wr_data[8]~9 .lut_mask = 64'h080008005D555D55;
defparam \lab03|cpu|W_rf_wr_data[8]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N7
dffeas \lab03|cpu|d_writedata[20] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|d_writedata[20]~feeder_combout ),
	.asdata(\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|d_writedata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|d_writedata[20] .is_wysiwyg = "true";
defparam \lab03|cpu|d_writedata[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N42
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~26 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~26_combout  = ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( \lab03|cpu|d_writedata [20] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lab03|cpu|d_writedata [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~26 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~26 .lut_mask = 64'h000000000F0F0F0F;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N44
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[20] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[20] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N21
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[20]~25 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[20]~25_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [20] & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  & ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [20] ) ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [20] & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  & ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [20] ) ) ) # ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [20] & ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [20]),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[20]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[20]~25 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[20]~25 .lut_mask = 64'h0000FFFF55555555;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[20]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N1
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[7] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[7]~feeder_combout ),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[7] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N30
cyclonev_lcell_comb \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[7]~feeder (
// Equation(s):
// \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[7]~feeder_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[7]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N32
dffeas \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[7] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N12
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[7] (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data [7] = ( \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [7] & ( (((\sram|the_altsyncram|auto_generated|q_a [7] & \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )) # 
// (\mm_interconnect_0|rsp_mux|src_data[7]~0_combout )) # (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) ) ) # ( !\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [7] & ( ((\sram|the_altsyncram|auto_generated|q_a [7] & 
// \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )) # (\mm_interconnect_0|rsp_mux|src_data[7]~0_combout ) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datab(!\mm_interconnect_0|rsp_mux|src_data[7]~0_combout ),
	.datac(!\sram|the_altsyncram|auto_generated|q_a [7]),
	.datad(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[7] .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[7] .lut_mask = 64'h333F333F777F777F;
defparam \mm_interconnect_0|rsp_mux|src_data[7] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N14
dffeas \lab03|cpu|av_ld_byte0_data[7] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_data [7]),
	.asdata(\lab03|cpu|av_ld_byte1_data [7]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|av_ld_rshift8~0_combout ),
	.ena(\lab03|cpu|av_ld_byte0_data[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|av_ld_byte0_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte0_data[7] .is_wysiwyg = "true";
defparam \lab03|cpu|av_ld_byte0_data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N27
cyclonev_lcell_comb \lab03|cpu|W_rf_wr_data[7]~6 (
// Equation(s):
// \lab03|cpu|W_rf_wr_data[7]~6_combout  = ( \lab03|cpu|R_ctrl_ld~q  & ( \lab03|cpu|R_ctrl_rd_ctl_reg~q  & ( \lab03|cpu|av_ld_byte0_data [7] ) ) ) # ( \lab03|cpu|R_ctrl_ld~q  & ( !\lab03|cpu|R_ctrl_rd_ctl_reg~q  & ( \lab03|cpu|av_ld_byte0_data [7] ) ) ) # ( 
// !\lab03|cpu|R_ctrl_ld~q  & ( !\lab03|cpu|R_ctrl_rd_ctl_reg~q  & ( (\lab03|cpu|W_alu_result [7] & !\lab03|cpu|R_ctrl_br_cmp~q ) ) ) )

	.dataa(!\lab03|cpu|W_alu_result [7]),
	.datab(!\lab03|cpu|av_ld_byte0_data [7]),
	.datac(!\lab03|cpu|R_ctrl_br_cmp~q ),
	.datad(gnd),
	.datae(!\lab03|cpu|R_ctrl_ld~q ),
	.dataf(!\lab03|cpu|R_ctrl_rd_ctl_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|W_rf_wr_data[7]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|W_rf_wr_data[7]~6 .extended_lut = "off";
defparam \lab03|cpu|W_rf_wr_data[7]~6 .lut_mask = 64'h5050333300003333;
defparam \lab03|cpu|W_rf_wr_data[7]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N50
dffeas \lab03|cpu|d_writedata[19] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|d_writedata[19]~feeder_combout ),
	.asdata(\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|d_writedata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|d_writedata[19] .is_wysiwyg = "true";
defparam \lab03|cpu|d_writedata[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N6
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~25 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~25_combout  = ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( \lab03|cpu|d_writedata [19] ) )

	.dataa(!\lab03|cpu|d_writedata [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~25 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~25 .lut_mask = 64'h0000000055555555;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N8
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[19] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[19] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N51
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[19]~24 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[19]~24_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [19] ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  & ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [19] ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [19]),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[19]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[19]~24 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[19]~24 .lut_mask = 64'h0F0F0F0F33333333;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[19]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N37
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[6] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[6]~feeder_combout ),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[6] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N34
dffeas \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[6] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [6]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N78
cyclonev_io_ibuf \switches_export[6]~input (
	.i(switches_export[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches_export[6]~input_o ));
// synopsys translate_off
defparam \switches_export[6]~input .bus_hold = "false";
defparam \switches_export[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y4_N56
dffeas \sw|d1_data_in[6] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches_export[6]~input_o ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw|d1_data_in [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sw|d1_data_in[6] .is_wysiwyg = "true";
defparam \sw|d1_data_in[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N58
dffeas \sw|d2_data_in[6] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\sw|d1_data_in [6]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw|d2_data_in [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sw|d2_data_in[6] .is_wysiwyg = "true";
defparam \sw|d2_data_in[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N12
cyclonev_lcell_comb \sw|edge_capture~6 (
// Equation(s):
// \sw|edge_capture~6_combout  = ( \sw|edge_capture [6] & ( \sw|d2_data_in [6] & ( (!\sw|edge_capture_wr_strobe~0_combout ) # ((!\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q ) # (!\sw|edge_capture_wr_strobe~1_combout )) ) ) ) # ( !\sw|edge_capture [6] & ( 
// \sw|d2_data_in [6] & ( (!\sw|d1_data_in [6] & ((!\sw|edge_capture_wr_strobe~0_combout ) # ((!\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q ) # (!\sw|edge_capture_wr_strobe~1_combout )))) ) ) ) # ( \sw|edge_capture [6] & ( !\sw|d2_data_in [6] & ( 
// (!\sw|edge_capture_wr_strobe~0_combout ) # ((!\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q ) # (!\sw|edge_capture_wr_strobe~1_combout )) ) ) ) # ( !\sw|edge_capture [6] & ( !\sw|d2_data_in [6] & ( (\sw|d1_data_in [6] & 
// ((!\sw|edge_capture_wr_strobe~0_combout ) # ((!\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q ) # (!\sw|edge_capture_wr_strobe~1_combout )))) ) ) )

	.dataa(!\sw|edge_capture_wr_strobe~0_combout ),
	.datab(!\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datac(!\sw|edge_capture_wr_strobe~1_combout ),
	.datad(!\sw|d1_data_in [6]),
	.datae(!\sw|edge_capture [6]),
	.dataf(!\sw|d2_data_in [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw|edge_capture~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw|edge_capture~6 .extended_lut = "off";
defparam \sw|edge_capture~6 .lut_mask = 64'h00FEFEFEFE00FEFE;
defparam \sw|edge_capture~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N14
dffeas \sw|edge_capture[6] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\sw|edge_capture~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw|edge_capture [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sw|edge_capture[6] .is_wysiwyg = "true";
defparam \sw|edge_capture[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N0
cyclonev_lcell_comb \sw|read_mux_out[6] (
// Equation(s):
// \sw|read_mux_out [6] = ( \sw|edge_capture [6] & ( (!\lab03|cpu|W_alu_result [3] & (!\lab03|cpu|W_alu_result [2] & \switches_export[6]~input_o )) # (\lab03|cpu|W_alu_result [3] & (\lab03|cpu|W_alu_result [2])) ) ) # ( !\sw|edge_capture [6] & ( 
// (!\lab03|cpu|W_alu_result [3] & (!\lab03|cpu|W_alu_result [2] & \switches_export[6]~input_o )) ) )

	.dataa(!\lab03|cpu|W_alu_result [3]),
	.datab(!\lab03|cpu|W_alu_result [2]),
	.datac(!\switches_export[6]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sw|edge_capture [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw|read_mux_out [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw|read_mux_out[6] .extended_lut = "off";
defparam \sw|read_mux_out[6] .lut_mask = 64'h0808080819191919;
defparam \sw|read_mux_out[6] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N1
dffeas \sw|readdata[6] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\sw|read_mux_out [6]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw|readdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sw|readdata[6] .is_wysiwyg = "true";
defparam \sw|readdata[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N32
dffeas \mm_interconnect_0|sw_s1_translator|av_readdata_pre[6] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\sw|readdata [6]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sw_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sw_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sw_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N30
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[6]~13 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[6]~13_combout  = ( \mm_interconnect_0|sw_s1_translator|av_readdata_pre [6] & ( \mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( 
// (!\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [6] & (!\mm_interconnect_0|sw_s1_translator|read_latency_shift_reg [0] & ((!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [6]) # 
// (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout )))) ) ) ) # ( !\mm_interconnect_0|sw_s1_translator|av_readdata_pre [6] & ( \mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( 
// (!\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [6] & ((!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [6]) # (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ))) ) ) ) # ( 
// \mm_interconnect_0|sw_s1_translator|av_readdata_pre [6] & ( !\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( (!\mm_interconnect_0|sw_s1_translator|read_latency_shift_reg [0] & 
// ((!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [6]) # (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ))) ) ) ) # ( !\mm_interconnect_0|sw_s1_translator|av_readdata_pre [6] & ( 
// !\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( (!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [6]) # (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) ) ) )

	.dataa(!\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [6]),
	.datab(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [6]),
	.datac(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datad(!\mm_interconnect_0|sw_s1_translator|read_latency_shift_reg [0]),
	.datae(!\mm_interconnect_0|sw_s1_translator|av_readdata_pre [6]),
	.dataf(!\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[6]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[6]~13 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[6]~13 .lut_mask = 64'hFCFCFC00A8A8A800;
defparam \mm_interconnect_0|rsp_mux|src_data[6]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N12
cyclonev_lcell_comb \display1|data_out~9 (
// Equation(s):
// \display1|data_out~9_combout  = ( \lab03|cpu|d_writedata[6]~DUPLICATE_q  & ( (\lab03|cpu|W_alu_result [2] & \mm_interconnect_0|router|Equal6~0_combout ) ) ) # ( !\lab03|cpu|d_writedata[6]~DUPLICATE_q  & ( (!\mm_interconnect_0|router|Equal6~0_combout ) # 
// (\display1|data_out [6]) ) )

	.dataa(!\lab03|cpu|W_alu_result [2]),
	.datab(!\mm_interconnect_0|router|Equal6~0_combout ),
	.datac(gnd),
	.datad(!\display1|data_out [6]),
	.datae(gnd),
	.dataf(!\lab03|cpu|d_writedata[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display1|data_out~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display1|data_out~9 .extended_lut = "off";
defparam \display1|data_out~9 .lut_mask = 64'hCCFFCCFF11111111;
defparam \display1|data_out~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N13
dffeas \display1|data_out[6] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\display1|data_out~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display1|data_out[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display1|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \display1|data_out[6] .is_wysiwyg = "true";
defparam \display1|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N9
cyclonev_lcell_comb \display1|readdata[6] (
// Equation(s):
// \display1|readdata [6] = ( !\lab03|cpu|W_alu_result [2] & ( (!\lab03|cpu|W_alu_result [4] & (!\lab03|cpu|W_alu_result [3] & !\display1|data_out [6])) ) )

	.dataa(!\lab03|cpu|W_alu_result [4]),
	.datab(!\lab03|cpu|W_alu_result [3]),
	.datac(!\display1|data_out [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|W_alu_result [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display1|readdata [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display1|readdata[6] .extended_lut = "off";
defparam \display1|readdata[6] .lut_mask = 64'h8080808000000000;
defparam \display1|readdata[6] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N10
dffeas \mm_interconnect_0|display1_s1_translator|av_readdata_pre[6] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\display1|readdata [6]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|display1_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|display1_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \mm_interconnect_0|display1_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N48
cyclonev_lcell_comb \display2|data_out~8 (
// Equation(s):
// \display2|data_out~8_combout  = ( \lab03|cpu|d_writedata[6]~DUPLICATE_q  & ( (\lab03|cpu|W_alu_result [2] & \mm_interconnect_0|router|Equal6~0_combout ) ) ) # ( !\lab03|cpu|d_writedata[6]~DUPLICATE_q  & ( (!\mm_interconnect_0|router|Equal6~0_combout ) # 
// (\display2|data_out [6]) ) )

	.dataa(!\lab03|cpu|W_alu_result [2]),
	.datab(!\mm_interconnect_0|router|Equal6~0_combout ),
	.datac(gnd),
	.datad(!\display2|data_out [6]),
	.datae(gnd),
	.dataf(!\lab03|cpu|d_writedata[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display2|data_out~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display2|data_out~8 .extended_lut = "off";
defparam \display2|data_out~8 .lut_mask = 64'hCCFFCCFF11111111;
defparam \display2|data_out~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N50
dffeas \display2|data_out[6] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\display2|data_out~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display2|data_out[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display2|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \display2|data_out[6] .is_wysiwyg = "true";
defparam \display2|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N6
cyclonev_lcell_comb \display2|readdata[6] (
// Equation(s):
// \display2|readdata [6] = ( !\lab03|cpu|W_alu_result [2] & ( (!\lab03|cpu|W_alu_result [4] & (!\lab03|cpu|W_alu_result [3] & !\display2|data_out [6])) ) )

	.dataa(!\lab03|cpu|W_alu_result [4]),
	.datab(!\lab03|cpu|W_alu_result [3]),
	.datac(!\display2|data_out [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|W_alu_result [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display2|readdata [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display2|readdata[6] .extended_lut = "off";
defparam \display2|readdata[6] .lut_mask = 64'h8080808000000000;
defparam \display2|readdata[6] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N7
dffeas \mm_interconnect_0|display2_s1_translator|av_readdata_pre[6] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\display2|readdata [6]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|display2_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|display2_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \mm_interconnect_0|display2_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N54
cyclonev_lcell_comb \display0|data_out~8 (
// Equation(s):
// \display0|data_out~8_combout  = ( \display0|data_out [6] & ( \mm_interconnect_0|router|Equal6~0_combout  & ( (!\lab03|cpu|d_writedata[6]~DUPLICATE_q ) # (\lab03|cpu|W_alu_result [2]) ) ) ) # ( !\display0|data_out [6] & ( 
// \mm_interconnect_0|router|Equal6~0_combout  & ( (\lab03|cpu|W_alu_result [2] & \lab03|cpu|d_writedata[6]~DUPLICATE_q ) ) ) ) # ( \display0|data_out [6] & ( !\mm_interconnect_0|router|Equal6~0_combout  & ( !\lab03|cpu|d_writedata[6]~DUPLICATE_q  ) ) ) # ( 
// !\display0|data_out [6] & ( !\mm_interconnect_0|router|Equal6~0_combout  & ( !\lab03|cpu|d_writedata[6]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|W_alu_result [2]),
	.datac(gnd),
	.datad(!\lab03|cpu|d_writedata[6]~DUPLICATE_q ),
	.datae(!\display0|data_out [6]),
	.dataf(!\mm_interconnect_0|router|Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display0|data_out~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display0|data_out~8 .extended_lut = "off";
defparam \display0|data_out~8 .lut_mask = 64'hFF00FF000033FF33;
defparam \display0|data_out~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N55
dffeas \display0|data_out[6] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\display0|data_out~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display0|data_out[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display0|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \display0|data_out[6] .is_wysiwyg = "true";
defparam \display0|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N42
cyclonev_lcell_comb \display0|readdata[6] (
// Equation(s):
// \display0|readdata [6] = ( !\display0|data_out [6] & ( !\lab03|cpu|W_alu_result [3] & ( (!\lab03|cpu|W_alu_result [2] & !\lab03|cpu|W_alu_result [4]) ) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|W_alu_result [2]),
	.datac(!\lab03|cpu|W_alu_result [4]),
	.datad(gnd),
	.datae(!\display0|data_out [6]),
	.dataf(!\lab03|cpu|W_alu_result [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display0|readdata [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display0|readdata[6] .extended_lut = "off";
defparam \display0|readdata[6] .lut_mask = 64'hC0C0000000000000;
defparam \display0|readdata[6] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N43
dffeas \mm_interconnect_0|display0_s1_translator|av_readdata_pre[6] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\display0|readdata [6]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|display0_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|display0_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \mm_interconnect_0|display0_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N30
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[6]~14 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[6]~14_combout  = ( \mm_interconnect_0|display0_s1_translator|av_readdata_pre [6] & ( \mm_interconnect_0|display0_s1_translator|read_latency_shift_reg [0] ) ) # ( 
// !\mm_interconnect_0|display0_s1_translator|av_readdata_pre [6] & ( \mm_interconnect_0|display0_s1_translator|read_latency_shift_reg [0] & ( (\mm_interconnect_0|display2_s1_translator|read_latency_shift_reg [0] & 
// \mm_interconnect_0|display2_s1_translator|av_readdata_pre [6]) ) ) ) # ( \mm_interconnect_0|display0_s1_translator|av_readdata_pre [6] & ( !\mm_interconnect_0|display0_s1_translator|read_latency_shift_reg [0] & ( 
// (\mm_interconnect_0|display2_s1_translator|read_latency_shift_reg [0] & \mm_interconnect_0|display2_s1_translator|av_readdata_pre [6]) ) ) ) # ( !\mm_interconnect_0|display0_s1_translator|av_readdata_pre [6] & ( 
// !\mm_interconnect_0|display0_s1_translator|read_latency_shift_reg [0] & ( (\mm_interconnect_0|display2_s1_translator|read_latency_shift_reg [0] & \mm_interconnect_0|display2_s1_translator|av_readdata_pre [6]) ) ) )

	.dataa(!\mm_interconnect_0|display2_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|display2_s1_translator|av_readdata_pre [6]),
	.datad(gnd),
	.datae(!\mm_interconnect_0|display0_s1_translator|av_readdata_pre [6]),
	.dataf(!\mm_interconnect_0|display0_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[6]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[6]~14 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[6]~14 .lut_mask = 64'h050505050505FFFF;
defparam \mm_interconnect_0|rsp_mux|src_data[6]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N54
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[6] (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data [6] = ( \mm_interconnect_0|display1_s1_translator|av_readdata_pre [6] & ( \mm_interconnect_0|rsp_mux|src_data[6]~14_combout  ) ) # ( !\mm_interconnect_0|display1_s1_translator|av_readdata_pre [6] & ( 
// \mm_interconnect_0|rsp_mux|src_data[6]~14_combout  ) ) # ( \mm_interconnect_0|display1_s1_translator|av_readdata_pre [6] & ( !\mm_interconnect_0|rsp_mux|src_data[6]~14_combout  & ( ((!\mm_interconnect_0|rsp_mux|src_data[6]~13_combout ) # 
// ((\sram|the_altsyncram|auto_generated|q_a [6] & \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))) # (\mm_interconnect_0|display1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) ) ) ) # ( 
// !\mm_interconnect_0|display1_s1_translator|av_readdata_pre [6] & ( !\mm_interconnect_0|rsp_mux|src_data[6]~14_combout  & ( (!\mm_interconnect_0|rsp_mux|src_data[6]~13_combout ) # ((\sram|the_altsyncram|auto_generated|q_a [6] & 
// \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )) ) ) )

	.dataa(!\mm_interconnect_0|display1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datab(!\sram|the_altsyncram|auto_generated|q_a [6]),
	.datac(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datad(!\mm_interconnect_0|rsp_mux|src_data[6]~13_combout ),
	.datae(!\mm_interconnect_0|display1_s1_translator|av_readdata_pre [6]),
	.dataf(!\mm_interconnect_0|rsp_mux|src_data[6]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[6] .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[6] .lut_mask = 64'hFF03FF57FFFFFFFF;
defparam \mm_interconnect_0|rsp_mux|src_data[6] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N56
dffeas \lab03|cpu|av_ld_byte0_data[6] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_data [6]),
	.asdata(\lab03|cpu|av_ld_byte1_data [6]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|av_ld_rshift8~0_combout ),
	.ena(\lab03|cpu|av_ld_byte0_data[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|av_ld_byte0_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte0_data[6] .is_wysiwyg = "true";
defparam \lab03|cpu|av_ld_byte0_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N36
cyclonev_lcell_comb \lab03|cpu|W_rf_wr_data[6]~5 (
// Equation(s):
// \lab03|cpu|W_rf_wr_data[6]~5_combout  = ( \lab03|cpu|R_ctrl_ld~q  & ( \lab03|cpu|av_ld_byte0_data [6] ) ) # ( !\lab03|cpu|R_ctrl_ld~q  & ( (!\lab03|cpu|R_ctrl_rd_ctl_reg~q  & (!\lab03|cpu|R_ctrl_br_cmp~q  & \lab03|cpu|W_alu_result [6])) ) )

	.dataa(!\lab03|cpu|R_ctrl_rd_ctl_reg~q ),
	.datab(!\lab03|cpu|R_ctrl_br_cmp~q ),
	.datac(!\lab03|cpu|av_ld_byte0_data [6]),
	.datad(!\lab03|cpu|W_alu_result [6]),
	.datae(!\lab03|cpu|R_ctrl_ld~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|W_rf_wr_data[6]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|W_rf_wr_data[6]~5 .extended_lut = "off";
defparam \lab03|cpu|W_rf_wr_data[6]~5 .lut_mask = 64'h00880F0F00880F0F;
defparam \lab03|cpu|W_rf_wr_data[6]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N20
dffeas \lab03|cpu|d_writedata[18] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|d_writedata[18]~feeder_combout ),
	.asdata(\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|d_writedata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|d_writedata[18] .is_wysiwyg = "true";
defparam \lab03|cpu|d_writedata[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N12
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~23 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~23_combout  = (\lab03|cpu|d_writedata [18] & \mm_interconnect_0|cmd_mux_001|saved_grant [0])

	.dataa(!\lab03|cpu|d_writedata [18]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~23 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~23 .lut_mask = 64'h0505050505050505;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N13
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[18] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[18] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N36
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[18]~22 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[18]~22_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [18] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ) # (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [18]) ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [18] & ( 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  & \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [18]) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[18]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[18]~22 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[18]~22 .lut_mask = 64'h03030303CFCFCFCF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[18]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N14
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[19] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[19]~feeder_combout ),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[31]~0_combout ),
	.sload(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[19] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N57
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~36 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~36_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr 
// [21] & ( ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [19]))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [19]))) # (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) ) ) # ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [21] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [19]))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [19])))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [19]),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [19]),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~36 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~36 .lut_mask = 64'h048C048C37BF37BF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N59
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[20] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[19]~26_combout ),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[19]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[20] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N0
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[20]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[20]~feeder_combout  = ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[20]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N2
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[20] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [20]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[20] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N0
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[17]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[17]~feeder_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[17]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N2
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[17] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[17]~feeder_combout ),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[31]~0_combout ),
	.sload(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[17] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N54
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~24 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~24_combout  = (\lab03|cpu|d_writedata [17] & \mm_interconnect_0|cmd_mux_001|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lab03|cpu|d_writedata [17]),
	.datad(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~24 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~24 .lut_mask = 64'h000F000F000F000F;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N56
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[17] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[17] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N3
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[17]~23 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[17]~23_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [17] ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  & ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [17] ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [17]),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[17]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[17]~23 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[17]~23 .lut_mask = 64'h00FF00FF55555555;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[17]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N17
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[16] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[16]~feeder_combout ),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[31]~0_combout ),
	.sload(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[16] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N27
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~15 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~15_combout  = (\mm_interconnect_0|cmd_mux_001|saved_grant [0] & \lab03|cpu|d_writedata [16])

	.dataa(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lab03|cpu|d_writedata [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~15 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~15 .lut_mask = 64'h0055005500550055;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N29
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[16] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[16] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N3
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[16]~13 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[16]~13_combout  = (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [16]))) # (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  & (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [16]))

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [16]),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[16]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[16]~13 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[16]~13 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[16]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N29
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[5]~feeder_combout ),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[5] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N8
dffeas \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [5]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N54
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[5]~11 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[5]~11_combout  = ( \mm_interconnect_0|sw_s1_translator|av_readdata_pre [5] & ( \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [5] & ( (!\mm_interconnect_0|sw_s1_translator|read_latency_shift_reg [0] 
// & (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ((!\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # (!\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [5])))) ) ) ) # ( 
// !\mm_interconnect_0|sw_s1_translator|av_readdata_pre [5] & ( \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [5] & ( (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & 
// ((!\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # (!\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [5]))) ) ) ) # ( \mm_interconnect_0|sw_s1_translator|av_readdata_pre [5] & ( 
// !\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [5] & ( (!\mm_interconnect_0|sw_s1_translator|read_latency_shift_reg [0] & ((!\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # 
// (!\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [5]))) ) ) ) # ( !\mm_interconnect_0|sw_s1_translator|av_readdata_pre [5] & ( !\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [5] & ( 
// (!\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # (!\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [5]) ) ) )

	.dataa(!\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(!\mm_interconnect_0|sw_s1_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datad(!\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [5]),
	.datae(!\mm_interconnect_0|sw_s1_translator|av_readdata_pre [5]),
	.dataf(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[5]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[5]~11 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[5]~11 .lut_mask = 64'hFFAACC88F0A0C080;
defparam \mm_interconnect_0|rsp_mux|src_data[5]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N48
cyclonev_lcell_comb \display0|data_out~7 (
// Equation(s):
// \display0|data_out~7_combout  = ( \lab03|cpu|d_writedata [5] & ( (\lab03|cpu|W_alu_result [2] & \mm_interconnect_0|router|Equal6~0_combout ) ) ) # ( !\lab03|cpu|d_writedata [5] & ( (!\mm_interconnect_0|router|Equal6~0_combout ) # (\display0|data_out [5]) 
// ) )

	.dataa(!\lab03|cpu|W_alu_result [2]),
	.datab(!\mm_interconnect_0|router|Equal6~0_combout ),
	.datac(gnd),
	.datad(!\display0|data_out [5]),
	.datae(gnd),
	.dataf(!\lab03|cpu|d_writedata [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display0|data_out~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display0|data_out~7 .extended_lut = "off";
defparam \display0|data_out~7 .lut_mask = 64'hCCFFCCFF11111111;
defparam \display0|data_out~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N50
dffeas \display0|data_out[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\display0|data_out~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display0|data_out[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display0|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \display0|data_out[5] .is_wysiwyg = "true";
defparam \display0|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N54
cyclonev_lcell_comb \display0|readdata[5] (
// Equation(s):
// \display0|readdata [5] = (!\lab03|cpu|W_alu_result [3] & (!\lab03|cpu|W_alu_result [2] & (!\display0|data_out [5] & !\lab03|cpu|W_alu_result [4])))

	.dataa(!\lab03|cpu|W_alu_result [3]),
	.datab(!\lab03|cpu|W_alu_result [2]),
	.datac(!\display0|data_out [5]),
	.datad(!\lab03|cpu|W_alu_result [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display0|readdata [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display0|readdata[5] .extended_lut = "off";
defparam \display0|readdata[5] .lut_mask = 64'h8000800080008000;
defparam \display0|readdata[5] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N55
dffeas \mm_interconnect_0|display0_s1_translator|av_readdata_pre[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\display0|readdata [5]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|display0_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|display0_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \mm_interconnect_0|display0_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N6
cyclonev_lcell_comb \display2|data_out~7 (
// Equation(s):
// \display2|data_out~7_combout  = ( \display2|data_out [5] & ( \lab03|cpu|W_alu_result [2] & ( (!\lab03|cpu|d_writedata [5]) # (\mm_interconnect_0|router|Equal6~0_combout ) ) ) ) # ( !\display2|data_out [5] & ( \lab03|cpu|W_alu_result [2] & ( 
// !\lab03|cpu|d_writedata [5] $ (\mm_interconnect_0|router|Equal6~0_combout ) ) ) ) # ( \display2|data_out [5] & ( !\lab03|cpu|W_alu_result [2] & ( !\lab03|cpu|d_writedata [5] ) ) ) # ( !\display2|data_out [5] & ( !\lab03|cpu|W_alu_result [2] & ( 
// (!\lab03|cpu|d_writedata [5] & !\mm_interconnect_0|router|Equal6~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|d_writedata [5]),
	.datac(!\mm_interconnect_0|router|Equal6~0_combout ),
	.datad(gnd),
	.datae(!\display2|data_out [5]),
	.dataf(!\lab03|cpu|W_alu_result [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display2|data_out~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display2|data_out~7 .extended_lut = "off";
defparam \display2|data_out~7 .lut_mask = 64'hC0C0CCCCC3C3CFCF;
defparam \display2|data_out~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N8
dffeas \display2|data_out[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\display2|data_out~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display2|data_out[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display2|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \display2|data_out[5] .is_wysiwyg = "true";
defparam \display2|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N57
cyclonev_lcell_comb \display2|readdata[5] (
// Equation(s):
// \display2|readdata [5] = ( !\display2|data_out [5] & ( (!\lab03|cpu|W_alu_result [3] & (!\lab03|cpu|W_alu_result [2] & !\lab03|cpu|W_alu_result [4])) ) )

	.dataa(!\lab03|cpu|W_alu_result [3]),
	.datab(!\lab03|cpu|W_alu_result [2]),
	.datac(gnd),
	.datad(!\lab03|cpu|W_alu_result [4]),
	.datae(gnd),
	.dataf(!\display2|data_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display2|readdata [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display2|readdata[5] .extended_lut = "off";
defparam \display2|readdata[5] .lut_mask = 64'h8800880000000000;
defparam \display2|readdata[5] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N58
dffeas \mm_interconnect_0|display2_s1_translator|av_readdata_pre[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\display2|readdata [5]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|display2_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|display2_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \mm_interconnect_0|display2_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N3
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[5]~12 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[5]~12_combout  = (!\mm_interconnect_0|display2_s1_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|display0_s1_translator|read_latency_shift_reg [0] & 
// (\mm_interconnect_0|display0_s1_translator|av_readdata_pre [5]))) # (\mm_interconnect_0|display2_s1_translator|read_latency_shift_reg [0] & (((\mm_interconnect_0|display0_s1_translator|read_latency_shift_reg [0] & 
// \mm_interconnect_0|display0_s1_translator|av_readdata_pre [5])) # (\mm_interconnect_0|display2_s1_translator|av_readdata_pre [5])))

	.dataa(!\mm_interconnect_0|display2_s1_translator|read_latency_shift_reg [0]),
	.datab(!\mm_interconnect_0|display0_s1_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|display0_s1_translator|av_readdata_pre [5]),
	.datad(!\mm_interconnect_0|display2_s1_translator|av_readdata_pre [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[5]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[5]~12 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[5]~12 .lut_mask = 64'h0357035703570357;
defparam \mm_interconnect_0|rsp_mux|src_data[5]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N21
cyclonev_lcell_comb \display1|data_out~8 (
// Equation(s):
// \display1|data_out~8_combout  = (!\mm_interconnect_0|router|Equal6~0_combout  & (((!\lab03|cpu|d_writedata [5])))) # (\mm_interconnect_0|router|Equal6~0_combout  & ((!\lab03|cpu|d_writedata [5] & ((\display1|data_out [5]))) # (\lab03|cpu|d_writedata [5] & 
// (\lab03|cpu|W_alu_result [2]))))

	.dataa(!\lab03|cpu|W_alu_result [2]),
	.datab(!\mm_interconnect_0|router|Equal6~0_combout ),
	.datac(!\lab03|cpu|d_writedata [5]),
	.datad(!\display1|data_out [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display1|data_out~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display1|data_out~8 .extended_lut = "off";
defparam \display1|data_out~8 .lut_mask = 64'hC1F1C1F1C1F1C1F1;
defparam \display1|data_out~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N22
dffeas \display1|data_out[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\display1|data_out~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display1|data_out[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display1|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \display1|data_out[5] .is_wysiwyg = "true";
defparam \display1|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N24
cyclonev_lcell_comb \display1|readdata[5] (
// Equation(s):
// \display1|readdata [5] = ( !\display1|data_out [5] & ( (!\lab03|cpu|W_alu_result [2] & (!\lab03|cpu|W_alu_result [3] & !\lab03|cpu|W_alu_result [4])) ) )

	.dataa(!\lab03|cpu|W_alu_result [2]),
	.datab(!\lab03|cpu|W_alu_result [3]),
	.datac(!\lab03|cpu|W_alu_result [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\display1|data_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display1|readdata [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display1|readdata[5] .extended_lut = "off";
defparam \display1|readdata[5] .lut_mask = 64'h8080808000000000;
defparam \display1|readdata[5] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N25
dffeas \mm_interconnect_0|display1_s1_translator|av_readdata_pre[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\display1|readdata [5]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|display1_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|display1_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \mm_interconnect_0|display1_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N0
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[5] (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data [5] = ( \mm_interconnect_0|rsp_mux|src_data[5]~12_combout  & ( \mm_interconnect_0|display1_s1_translator|av_readdata_pre [5] ) ) # ( !\mm_interconnect_0|rsp_mux|src_data[5]~12_combout  & ( 
// \mm_interconnect_0|display1_s1_translator|av_readdata_pre [5] & ( (!\mm_interconnect_0|rsp_mux|src_data[5]~11_combout ) # (((\sram|the_altsyncram|auto_generated|q_a [5] & \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )) # 
// (\mm_interconnect_0|display1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )) ) ) ) # ( \mm_interconnect_0|rsp_mux|src_data[5]~12_combout  & ( !\mm_interconnect_0|display1_s1_translator|av_readdata_pre [5] ) ) # ( 
// !\mm_interconnect_0|rsp_mux|src_data[5]~12_combout  & ( !\mm_interconnect_0|display1_s1_translator|av_readdata_pre [5] & ( (!\mm_interconnect_0|rsp_mux|src_data[5]~11_combout ) # ((\sram|the_altsyncram|auto_generated|q_a [5] & 
// \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )) ) ) )

	.dataa(!\sram|the_altsyncram|auto_generated|q_a [5]),
	.datab(!\mm_interconnect_0|rsp_mux|src_data[5]~11_combout ),
	.datac(!\mm_interconnect_0|display1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datad(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datae(!\mm_interconnect_0|rsp_mux|src_data[5]~12_combout ),
	.dataf(!\mm_interconnect_0|display1_s1_translator|av_readdata_pre [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[5] .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[5] .lut_mask = 64'hCCDDFFFFCFDFFFFF;
defparam \mm_interconnect_0|rsp_mux|src_data[5] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N8
dffeas \lab03|cpu|av_ld_byte1_data[5]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|av_ld_byte1_data_nxt[5]~17_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|av_ld_byte1_data[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte1_data[5]~DUPLICATE .is_wysiwyg = "true";
defparam \lab03|cpu|av_ld_byte1_data[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y4_N1
dffeas \lab03|cpu|av_ld_byte0_data[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_data [5]),
	.asdata(\lab03|cpu|av_ld_byte1_data[5]~DUPLICATE_q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|av_ld_rshift8~0_combout ),
	.ena(\lab03|cpu|av_ld_byte0_data[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|av_ld_byte0_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte0_data[5] .is_wysiwyg = "true";
defparam \lab03|cpu|av_ld_byte0_data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N0
cyclonev_lcell_comb \lab03|cpu|W_rf_wr_data[5]~4 (
// Equation(s):
// \lab03|cpu|W_rf_wr_data[5]~4_combout  = ( \lab03|cpu|av_ld_byte0_data [5] & ( ((!\lab03|cpu|R_ctrl_br_cmp~q  & (!\lab03|cpu|R_ctrl_rd_ctl_reg~q  & \lab03|cpu|W_alu_result[5]~DUPLICATE_q ))) # (\lab03|cpu|R_ctrl_ld~q ) ) ) # ( !\lab03|cpu|av_ld_byte0_data 
// [5] & ( (!\lab03|cpu|R_ctrl_br_cmp~q  & (!\lab03|cpu|R_ctrl_rd_ctl_reg~q  & (!\lab03|cpu|R_ctrl_ld~q  & \lab03|cpu|W_alu_result[5]~DUPLICATE_q ))) ) )

	.dataa(!\lab03|cpu|R_ctrl_br_cmp~q ),
	.datab(!\lab03|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\lab03|cpu|R_ctrl_ld~q ),
	.datad(!\lab03|cpu|W_alu_result[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\lab03|cpu|av_ld_byte0_data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|W_rf_wr_data[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|W_rf_wr_data[5]~4 .extended_lut = "off";
defparam \lab03|cpu|W_rf_wr_data[5]~4 .lut_mask = 64'h008000800F8F0F8F;
defparam \lab03|cpu|W_rf_wr_data[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N49
dffeas \lab03|cpu|d_writedata[6]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|d_writedata[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|d_writedata[6]~DUPLICATE .is_wysiwyg = "true";
defparam \lab03|cpu|d_writedata[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N48
cyclonev_lcell_comb \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~11 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\debug|Lab03_DEBUG_alt_jtag_atlantic|count [9]),
	.datac(!\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~4_combout ),
	.datad(!\debug|Lab03_DEBUG_alt_jtag_atlantic|rdata [5]),
	.datae(gnd),
	.dataf(!\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~11 .extended_lut = "off";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~11 .lut_mask = 64'h0040004010501050;
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N50
dffeas \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift [7]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[7] .is_wysiwyg = "true";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N39
cyclonev_lcell_comb \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~10 (
	.dataa(!\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~4_combout ),
	.datab(!\debug|Lab03_DEBUG_alt_jtag_atlantic|count [9]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datae(!\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift [7]),
	.dataf(!\debug|Lab03_DEBUG_alt_jtag_atlantic|rdata [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~10 .extended_lut = "off";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~10 .lut_mask = 64'h00F002F208F80AFA;
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N41
dffeas \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift [6]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[6] .is_wysiwyg = "true";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N9
cyclonev_lcell_comb \debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[2]~feeder .extended_lut = "off";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N10
dffeas \debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|Lab03_DEBUG_alt_jtag_atlantic|wdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[2] .is_wysiwyg = "true";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N13
dffeas \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder_combout ),
	.asdata(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [4]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\debug|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N42
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[4]~9 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[4]~9_combout  = ( \mm_interconnect_0|sw_s1_translator|av_readdata_pre [4] & ( \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [4] & ( 
// (!\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (!\mm_interconnect_0|sw_s1_translator|read_latency_shift_reg [0] & ((!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) # 
// (!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[4]~DUPLICATE_q )))) ) ) ) # ( !\mm_interconnect_0|sw_s1_translator|av_readdata_pre [4] & ( \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [4] & ( 
// (!\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) # (!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[4]~DUPLICATE_q ))) ) ) ) # ( 
// \mm_interconnect_0|sw_s1_translator|av_readdata_pre [4] & ( !\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [4] & ( (!\mm_interconnect_0|sw_s1_translator|read_latency_shift_reg [0] & 
// ((!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) # (!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[4]~DUPLICATE_q ))) ) ) ) # ( !\mm_interconnect_0|sw_s1_translator|av_readdata_pre [4] & ( 
// !\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [4] & ( (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) # (!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[4]~DUPLICATE_q ) ) ) )

	.dataa(!\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(!\mm_interconnect_0|sw_s1_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datad(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[4]~DUPLICATE_q ),
	.datae(!\mm_interconnect_0|sw_s1_translator|av_readdata_pre [4]),
	.dataf(!\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[4]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[4]~9 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[4]~9 .lut_mask = 64'hFFF0CCC0AAA08880;
defparam \mm_interconnect_0|rsp_mux|src_data[4]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N48
cyclonev_lcell_comb \display1|data_out~7 (
// Equation(s):
// \display1|data_out~7_combout  = ( \display1|data_out [4] & ( \mm_interconnect_0|router|Equal6~0_combout  & ( (!\lab03|cpu|d_writedata [4]) # (\lab03|cpu|W_alu_result [2]) ) ) ) # ( !\display1|data_out [4] & ( \mm_interconnect_0|router|Equal6~0_combout  & 
// ( (\lab03|cpu|W_alu_result [2] & \lab03|cpu|d_writedata [4]) ) ) ) # ( \display1|data_out [4] & ( !\mm_interconnect_0|router|Equal6~0_combout  & ( !\lab03|cpu|d_writedata [4] ) ) ) # ( !\display1|data_out [4] & ( 
// !\mm_interconnect_0|router|Equal6~0_combout  & ( !\lab03|cpu|d_writedata [4] ) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|W_alu_result [2]),
	.datac(!\lab03|cpu|d_writedata [4]),
	.datad(gnd),
	.datae(!\display1|data_out [4]),
	.dataf(!\mm_interconnect_0|router|Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display1|data_out~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display1|data_out~7 .extended_lut = "off";
defparam \display1|data_out~7 .lut_mask = 64'hF0F0F0F00303F3F3;
defparam \display1|data_out~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N49
dffeas \display1|data_out[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\display1|data_out~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display1|data_out[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display1|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \display1|data_out[4] .is_wysiwyg = "true";
defparam \display1|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N39
cyclonev_lcell_comb \display1|readdata[4] (
// Equation(s):
// \display1|readdata [4] = ( !\lab03|cpu|W_alu_result [3] & ( (!\lab03|cpu|W_alu_result [4] & (!\lab03|cpu|W_alu_result [2] & !\display1|data_out [4])) ) )

	.dataa(!\lab03|cpu|W_alu_result [4]),
	.datab(!\lab03|cpu|W_alu_result [2]),
	.datac(!\display1|data_out [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|W_alu_result [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display1|readdata [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display1|readdata[4] .extended_lut = "off";
defparam \display1|readdata[4] .lut_mask = 64'h8080808000000000;
defparam \display1|readdata[4] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N41
dffeas \mm_interconnect_0|display1_s1_translator|av_readdata_pre[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\display1|readdata [4]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|display1_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|display1_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \mm_interconnect_0|display1_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N51
cyclonev_lcell_comb \display0|data_out~6 (
// Equation(s):
// \display0|data_out~6_combout  = ( \lab03|cpu|d_writedata [4] & ( (\lab03|cpu|W_alu_result [2] & \mm_interconnect_0|router|Equal6~0_combout ) ) ) # ( !\lab03|cpu|d_writedata [4] & ( (!\mm_interconnect_0|router|Equal6~0_combout ) # (\display0|data_out [4]) 
// ) )

	.dataa(!\lab03|cpu|W_alu_result [2]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|router|Equal6~0_combout ),
	.datad(!\display0|data_out [4]),
	.datae(gnd),
	.dataf(!\lab03|cpu|d_writedata [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display0|data_out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display0|data_out~6 .extended_lut = "off";
defparam \display0|data_out~6 .lut_mask = 64'hF0FFF0FF05050505;
defparam \display0|data_out~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N52
dffeas \display0|data_out[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\display0|data_out~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display0|data_out[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display0|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \display0|data_out[4] .is_wysiwyg = "true";
defparam \display0|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N30
cyclonev_lcell_comb \display0|readdata[4] (
// Equation(s):
// \display0|readdata [4] = ( !\lab03|cpu|W_alu_result [3] & ( (!\lab03|cpu|W_alu_result [4] & (!\lab03|cpu|W_alu_result [2] & !\display0|data_out [4])) ) )

	.dataa(!\lab03|cpu|W_alu_result [4]),
	.datab(!\lab03|cpu|W_alu_result [2]),
	.datac(gnd),
	.datad(!\display0|data_out [4]),
	.datae(gnd),
	.dataf(!\lab03|cpu|W_alu_result [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display0|readdata [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display0|readdata[4] .extended_lut = "off";
defparam \display0|readdata[4] .lut_mask = 64'h8800880000000000;
defparam \display0|readdata[4] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N31
dffeas \mm_interconnect_0|display0_s1_translator|av_readdata_pre[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\display0|readdata [4]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|display0_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|display0_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \mm_interconnect_0|display0_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N3
cyclonev_lcell_comb \display2|data_out~6 (
// Equation(s):
// \display2|data_out~6_combout  = ( \lab03|cpu|d_writedata [4] & ( (\mm_interconnect_0|router|Equal6~0_combout  & \lab03|cpu|W_alu_result [2]) ) ) # ( !\lab03|cpu|d_writedata [4] & ( (!\mm_interconnect_0|router|Equal6~0_combout ) # (\display2|data_out [4]) 
// ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|router|Equal6~0_combout ),
	.datac(!\lab03|cpu|W_alu_result [2]),
	.datad(!\display2|data_out [4]),
	.datae(gnd),
	.dataf(!\lab03|cpu|d_writedata [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display2|data_out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display2|data_out~6 .extended_lut = "off";
defparam \display2|data_out~6 .lut_mask = 64'hCCFFCCFF03030303;
defparam \display2|data_out~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N4
dffeas \display2|data_out[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\display2|data_out~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display2|data_out[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display2|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \display2|data_out[4] .is_wysiwyg = "true";
defparam \display2|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N39
cyclonev_lcell_comb \display2|readdata[4] (
// Equation(s):
// \display2|readdata [4] = ( !\display2|data_out [4] & ( (!\lab03|cpu|W_alu_result [2] & (!\lab03|cpu|W_alu_result [3] & !\lab03|cpu|W_alu_result [4])) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|W_alu_result [2]),
	.datac(!\lab03|cpu|W_alu_result [3]),
	.datad(!\lab03|cpu|W_alu_result [4]),
	.datae(gnd),
	.dataf(!\display2|data_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display2|readdata [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display2|readdata[4] .extended_lut = "off";
defparam \display2|readdata[4] .lut_mask = 64'hC000C00000000000;
defparam \display2|readdata[4] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N40
dffeas \mm_interconnect_0|display2_s1_translator|av_readdata_pre[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\display2|readdata [4]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|display2_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|display2_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \mm_interconnect_0|display2_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N0
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[4]~10 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[4]~10_combout  = ( \mm_interconnect_0|display2_s1_translator|av_readdata_pre [4] & ( ((\mm_interconnect_0|display0_s1_translator|read_latency_shift_reg [0] & \mm_interconnect_0|display0_s1_translator|av_readdata_pre 
// [4])) # (\mm_interconnect_0|display2_s1_translator|read_latency_shift_reg [0]) ) ) # ( !\mm_interconnect_0|display2_s1_translator|av_readdata_pre [4] & ( (\mm_interconnect_0|display0_s1_translator|read_latency_shift_reg [0] & 
// \mm_interconnect_0|display0_s1_translator|av_readdata_pre [4]) ) )

	.dataa(!\mm_interconnect_0|display2_s1_translator|read_latency_shift_reg [0]),
	.datab(!\mm_interconnect_0|display0_s1_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|display0_s1_translator|av_readdata_pre [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|display2_s1_translator|av_readdata_pre [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[4]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[4]~10 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[4]~10 .lut_mask = 64'h0303030357575757;
defparam \mm_interconnect_0|rsp_mux|src_data[4]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N18
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[4] (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data [4] = ( \mm_interconnect_0|rsp_mux|src_data[4]~10_combout  & ( \sram|the_altsyncram|auto_generated|q_a [4] ) ) # ( !\mm_interconnect_0|rsp_mux|src_data[4]~10_combout  & ( \sram|the_altsyncram|auto_generated|q_a [4] & ( 
// (!\mm_interconnect_0|rsp_mux|src_data[4]~9_combout ) # (((\mm_interconnect_0|display1_s1_translator|av_readdata_pre [4] & \mm_interconnect_0|display1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )) # 
// (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )) ) ) ) # ( \mm_interconnect_0|rsp_mux|src_data[4]~10_combout  & ( !\sram|the_altsyncram|auto_generated|q_a [4] ) ) # ( !\mm_interconnect_0|rsp_mux|src_data[4]~10_combout  & ( 
// !\sram|the_altsyncram|auto_generated|q_a [4] & ( (!\mm_interconnect_0|rsp_mux|src_data[4]~9_combout ) # ((\mm_interconnect_0|display1_s1_translator|av_readdata_pre [4] & \mm_interconnect_0|display1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )) ) 
// ) )

	.dataa(!\mm_interconnect_0|rsp_mux|src_data[4]~9_combout ),
	.datab(!\mm_interconnect_0|display1_s1_translator|av_readdata_pre [4]),
	.datac(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datad(!\mm_interconnect_0|display1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datae(!\mm_interconnect_0|rsp_mux|src_data[4]~10_combout ),
	.dataf(!\sram|the_altsyncram|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[4] .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[4] .lut_mask = 64'hAABBFFFFAFBFFFFF;
defparam \mm_interconnect_0|rsp_mux|src_data[4] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N20
dffeas \lab03|cpu|av_ld_byte0_data[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_data [4]),
	.asdata(\lab03|cpu|av_ld_byte1_data [4]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|av_ld_rshift8~0_combout ),
	.ena(\lab03|cpu|av_ld_byte0_data[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|av_ld_byte0_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte0_data[4] .is_wysiwyg = "true";
defparam \lab03|cpu|av_ld_byte0_data[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N33
cyclonev_lcell_comb \lab03|cpu|W_rf_wr_data[4]~3 (
// Equation(s):
// \lab03|cpu|W_rf_wr_data[4]~3_combout  = ( \lab03|cpu|R_ctrl_br_cmp~q  & ( \lab03|cpu|R_ctrl_rd_ctl_reg~q  & ( (\lab03|cpu|R_ctrl_ld~q  & \lab03|cpu|av_ld_byte0_data [4]) ) ) ) # ( !\lab03|cpu|R_ctrl_br_cmp~q  & ( \lab03|cpu|R_ctrl_rd_ctl_reg~q  & ( 
// (\lab03|cpu|R_ctrl_ld~q  & \lab03|cpu|av_ld_byte0_data [4]) ) ) ) # ( \lab03|cpu|R_ctrl_br_cmp~q  & ( !\lab03|cpu|R_ctrl_rd_ctl_reg~q  & ( (\lab03|cpu|R_ctrl_ld~q  & \lab03|cpu|av_ld_byte0_data [4]) ) ) ) # ( !\lab03|cpu|R_ctrl_br_cmp~q  & ( 
// !\lab03|cpu|R_ctrl_rd_ctl_reg~q  & ( (!\lab03|cpu|R_ctrl_ld~q  & (\lab03|cpu|W_alu_result [4])) # (\lab03|cpu|R_ctrl_ld~q  & ((\lab03|cpu|av_ld_byte0_data [4]))) ) ) )

	.dataa(!\lab03|cpu|W_alu_result [4]),
	.datab(gnd),
	.datac(!\lab03|cpu|R_ctrl_ld~q ),
	.datad(!\lab03|cpu|av_ld_byte0_data [4]),
	.datae(!\lab03|cpu|R_ctrl_br_cmp~q ),
	.dataf(!\lab03|cpu|R_ctrl_rd_ctl_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|W_rf_wr_data[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|W_rf_wr_data[4]~3 .extended_lut = "off";
defparam \lab03|cpu|W_rf_wr_data[4]~3 .lut_mask = 64'h505F000F000F000F;
defparam \lab03|cpu|W_rf_wr_data[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N26
dffeas \lab03|cpu|d_writedata[9] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|d_writedata[9]~feeder_combout ),
	.asdata(\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|d_writedata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|d_writedata[9] .is_wysiwyg = "true";
defparam \lab03|cpu|d_writedata[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N0
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~21 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~21_combout  = ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( \lab03|cpu|d_writedata [9] ) )

	.dataa(!\lab03|cpu|d_writedata [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~21 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~21 .lut_mask = 64'h0000000055555555;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N1
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[9] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[9] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N48
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[9]~20 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[9]~20_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [9] & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  ) ) # ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [9] & ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  & ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [9] ) ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [9] & ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  & ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [9] ) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [9]),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[9]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[9]~20 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[9]~20 .lut_mask = 64'h333333330000FFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[9]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N33
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~8 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~8_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [12] & ( 
// (((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9])) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout )) # (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~2_combout ) ) ) # 
// ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [12] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & (((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9])) # (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~2_combout ))) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~2_combout ),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9]),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~8 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~8 .lut_mask = 64'h5700570057FF57FF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N35
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[9] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[9] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N3
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~72 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~72_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr 
// [11] & ( (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[10]~65_combout  & 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[34]~28_combout  & ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [9])))) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[10]~65_combout  & (((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [9])) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[34]~28_combout ))) ) ) # ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [11] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[10]~65_combout  & 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[34]~28_combout  & ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [9])))) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[10]~65_combout  & 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[34]~28_combout  & (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [9]))) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[10]~65_combout ),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[34]~28_combout ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [9]),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [9]),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~72 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~72 .lut_mask = 64'h0426042615371537;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~72 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N5
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[10] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N14
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[10] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [10]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[10] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N21
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[7]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[7]~feeder_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[7]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N23
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[7] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[7]~feeder_combout ),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[31]~0_combout ),
	.sload(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[7] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N42
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~62 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~62_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [7] & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  ) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [7] & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ) # 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]))) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~62 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~62 .lut_mask = 64'h00000000AAAE5555;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N42
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~63 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~63_combout  = ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~61_combout  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~62_combout  & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~6_combout ) # 
// ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~60_combout )))) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [9])))) ) ) ) # ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~61_combout  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~62_combout  & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~6_combout ) # 
// ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~60_combout )))) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [9])))) ) ) ) # ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~61_combout  & ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~62_combout  & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~6_combout ) # 
// ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~60_combout )))) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [9])))) ) ) ) # ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~61_combout  & ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~62_combout  & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~60_combout )) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [9]))) ) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~6_combout ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~60_combout ),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [9]),
	.datae(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~61_combout ),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~63 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~63 .lut_mask = 64'h0A5F8ADF8ADF8ADF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~63 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N11
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[8] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N39
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[8]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[8]~feeder_combout  = ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[8]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N41
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[8] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [8]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[8] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N47
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[8] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~1_combout ),
	.sload(vcc),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[8] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N0
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~70 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~70_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr 
// [10] & ( (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[10]~65_combout  & 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[34]~28_combout  & (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [8]))) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[10]~65_combout  & (((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [8])) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[34]~28_combout ))) ) ) # ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [10] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[10]~65_combout  & 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[34]~28_combout  & (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [8]))) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[10]~65_combout  & 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[34]~28_combout  & ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [8])))) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[10]~65_combout ),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[34]~28_combout ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [8]),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [8]),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~70 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~70 .lut_mask = 64'h0246024613571357;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~70 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N2
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[9] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N46
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[9] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [9]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[9] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N18
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[6]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[6]~feeder_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[6]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N20
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[6] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[6]~feeder_combout ),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[31]~0_combout ),
	.sload(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[6] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N51
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[5]~5 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[5]~5_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[5]~5 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[5]~5 .lut_mask = 64'h0000000000000000;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N53
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[5] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N51
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[5]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[5]~feeder_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[5]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N52
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~1_combout ),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[5] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N27
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~39 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~39_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [5] & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  ) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [5] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]) # 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q )))) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~39 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~39 .lut_mask = 64'h000000000E0FF0F0;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N45
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~40 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~40_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [5] & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  ) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [5] & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ) # 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]))) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~40 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~40 .lut_mask = 64'h00000000AAAE5555;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N54
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[4]~4 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[4]~4_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[4]~4 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[4]~4 .lut_mask = 64'h0000000000000000;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N55
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[4] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N57
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~38 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~38_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr [4] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ))

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~38 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~38 .lut_mask = 64'h0101010101010101;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N6
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~41 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~41_combout  = ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~6_combout  & ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr 
// [7] & ( (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~38_combout ) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) ) ) ) # ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~6_combout  & ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr 
// [7] & ( (((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~38_combout ) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout )) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~40_combout )) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~39_combout ) ) ) ) # ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~6_combout  & ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr 
// [7] & ( (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~38_combout ) ) ) ) # ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~6_combout  & ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [7] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~38_combout ) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~40_combout )) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~39_combout ))) ) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~39_combout ),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~40_combout ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~38_combout ),
	.datae(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~6_combout ),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~41 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~41 .lut_mask = 64'h70F000F07FFF0FFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N8
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[6] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N32
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[6] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [6]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[6] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N6
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[6]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[6]~feeder_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[6]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N8
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[6] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~1_combout ),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[6] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N48
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~56 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~56_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [6] & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [6] & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q )))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr [5])))) ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [6] & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [6] & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q )))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr [5] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q )))) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [6]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr [5]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~56 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~56 .lut_mask = 64'h4403440377037703;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~56 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N48
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~55 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~55_combout  = ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize [0] & ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize 
// [2] & ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [8] ) ) ) # ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize [0] & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize [2] & ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [8] 
// ) ) ) # ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize [0] & ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize [2] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize [1] & (\altera_internal_jtag~TDIUTAP )) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize [1] & ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr 
// [8]))) ) ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize [0] & ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize [2] & ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr 
// [8] ) ) )

	.dataa(!\altera_internal_jtag~TDIUTAP ),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [8]),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize [1]),
	.datad(gnd),
	.datae(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize [0]),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~55 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~55 .lut_mask = 64'h3333535333333333;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~55 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N30
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~57 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~57_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr 
// [7] & ( (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~56_combout )) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_cdr~combout ))) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~55_combout )))) ) ) # ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [7] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~56_combout ))) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~55_combout )))) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~56_combout ),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~55_combout ),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~57 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~57 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N53
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[7] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N52
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[7] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [7]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[7] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N57
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[4]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[4]~feeder_combout  = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [7]

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[4]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N59
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[4]~feeder_combout ),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[31]~0_combout ),
	.sload(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[4] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N12
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~32 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~32_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [4] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ) ) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [4] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ) ) ) ) # ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [4] & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ) ) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [4] & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ) # 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4])))) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~32 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~32 .lut_mask = 64'h3301330000330033;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N15
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[3]~3 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[3]~3_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[3]~3 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[3]~3 .lut_mask = 64'h0000000000000000;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N17
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[3] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N3
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~30 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~30_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr [3] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(gnd),
	.datae(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~30 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~30 .lut_mask = 64'h0000050500000505;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N12
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~33 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~33_combout  = ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~30_combout  & ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr 
// [6] ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~30_combout  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [6] & ( 
// ((!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~6_combout  & 
// ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~32_combout ) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~31_combout )))) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) ) ) ) # ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~30_combout  & ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [6] & ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  ) ) ) # ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~30_combout  & ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [6] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~6_combout  & 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~32_combout ) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~31_combout )))) ) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~6_combout ),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~31_combout ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~32_combout ),
	.datae(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~30_combout ),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~33 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~33 .lut_mask = 64'h20A0F0F02FAFFFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N14
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[5] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N17
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [5]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[5] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N3
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~4 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~4_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & (((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_rd_d1~q )) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~2_combout ))) # (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [5])))) ) ) # ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~2_combout )) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [5]))) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~2_combout ),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [5]),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~4 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~4 .lut_mask = 64'h447744774C7F4C7F;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N5
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[2] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N9
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~4 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~4_combout  = ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( \lab03|cpu|d_writedata [2] ) )

	.dataa(!\lab03|cpu|d_writedata [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~4 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~4 .lut_mask = 64'h0000000055555555;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N10
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[2] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N18
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[2]~2 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [2] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ) # (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [2]) ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [2] & ( 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [2] & \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [2]),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[2]~2 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[2]~2 .lut_mask = 64'h03030303F3F3F3F3;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N38
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[20] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[20]~feeder_combout ),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[31]~0_combout ),
	.sload(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[20] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N28
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[20] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~1_combout ),
	.sload(vcc),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[20] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N24
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~35 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~35_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [20] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & (((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [20])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ))) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [22])))) ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [20] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [20]))) # (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [22])))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [20]),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [22]),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~35 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~35 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N26
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[21] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[19]~26_combout ),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[19]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[21] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N5
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[21] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [21]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[21] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N6
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~15 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~15_combout  = ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [2] & 
// (((!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [4] & \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [3]))))) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [21])))) ) ) # ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & ( 
// ((!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18])))) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [21]))) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [2]),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [21]),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18]),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datae(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [3]),
	.datag(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~15 .extended_lut = "on";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~15 .lut_mask = 64'h00330F33A0330F33;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N8
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[18] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[18] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y3_N13
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[18] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~1_combout ),
	.sload(vcc),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[18] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N54
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~54 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~54_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [18] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & (((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [18])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ))) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [20])))) ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [18] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [18]))) # (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [20])))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [18]),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [20]),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~54 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~54 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N56
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[19] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[19]~26_combout ),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[19]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[19] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N12
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[17]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[17]~feeder_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[17]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N13
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[17] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~1_combout ),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[17] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N51
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~37 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~37_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [17] & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [19]) ) ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [17] & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [19] & 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) ) ) ) # ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [17] & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [17]))) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [19])) ) ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [17] & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [17]))) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [19])) ) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [19]),
	.datab(gnd),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [17]),
	.datae(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [17]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~37 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~37 .lut_mask = 64'h05F505F50505F5F5;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N53
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[18] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[19]~26_combout ),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[19]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[18] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N24
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[16]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[16]~feeder_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[16]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N26
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[16] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~1_combout ),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[16] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N36
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~25 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~25_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [16] & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [18] ) ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [16] & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [18] ) ) ) # ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [16] & ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [16]) ) ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [16] & ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & ( (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [16] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ) ) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [18]),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [16]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(gnd),
	.datae(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [16]),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~25 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~25 .lut_mask = 64'h0303F3F355555555;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N38
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[17] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[19]~26_combout ),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[19]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[17] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N45
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[17]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[17]~feeder_combout  = ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[17]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N47
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[17] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [17]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[17] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N0
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~1_wirecell (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~1_wirecell_combout  = !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~1_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~1_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~1_wirecell .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~1_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~1_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N2
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg[10] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~1_wirecell_combout ),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg[10] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N54
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~1 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~1_sumout  = SUM(( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [10] ) + ( VCC ) + ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~1 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N39
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_rd~0 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_rd~0_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~1_sumout  & ( 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// ((!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [34]) # 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [17]))) ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~1_sumout  & ( 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [34] & 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [17] & 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout )) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [34]),
	.datab(gnd),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [17]),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_rd~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_rd~0 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_rd~0 .lut_mask = 64'h0050005000FA00FA;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_rd~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N40
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_rd (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_rd~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_rd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_rd .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_rd .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y4_N44
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_rd_d1 (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_rd~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_rd_d1 .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_rd_d1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N24
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~2 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~2_combout  = ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [3] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [2] & 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [4])) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [2]),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [4]),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~2 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~2 .lut_mask = 64'h0C000C0000000000;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N0
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~5 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~5_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & (((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_rd_d1~q )) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~2_combout ))) # (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [6])))) ) ) # ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~2_combout )) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [6]))) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~2_combout ),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [6]),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~5 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~5 .lut_mask = 64'h4747474747CF47CF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N2
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[3] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N33
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~19 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~19_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [3] ) ) ) # ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] & 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [3] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]))) ) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [3] ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~19 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~19 .lut_mask = 64'h0F0F000200000F0F;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N45
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[0]~0 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[0]~0_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[0]~0 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[0]~0 .lut_mask = 64'h0000000000000000;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N46
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[0] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N21
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~9 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~9_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & ( 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr [0] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~9 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~9 .lut_mask = 64'h0000000003030303;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N0
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~11 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~11_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & ( 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [1] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  $ 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ))) ) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & ( 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [1] & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]))))) ) ) ) # ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & ( 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [1] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  $ 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ))) ) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & ( 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [1] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  $ 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ))) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~11 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~11 .lut_mask = 64'h0A050A050B050A05;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N18
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~0 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~0_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr 
// [1] & ( ((!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize [2] & 
// ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize [1]) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize [0]))) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize [2] & 
// ((!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize [1])))) # (\altera_internal_jtag~TDIUTAP ) ) ) # ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [1] & ( (\altera_internal_jtag~TDIUTAP  & 
// ((!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize [2] & 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize [0] & 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize [1])) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize [2] & 
// ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize [1]))))) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize [0]),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize [2]),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize [1]),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~0 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~0 .lut_mask = 64'h080308037FCF7FCF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N24
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|trigbrktype~0 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|trigbrktype~0_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|trigbrktype~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|trigbrktype~0 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|trigbrktype~0 .lut_mask = 64'h0000000000000000;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|trigbrktype~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N45
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|trigbrktype~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|trigbrktype~feeder_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|trigbrktype~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|trigbrktype~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|trigbrktype~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|trigbrktype~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|trigbrktype~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|trigbrktype~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N46
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|trigbrktype (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|trigbrktype~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|trigbrktype~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|trigbrktype .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|trigbrktype .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N0
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_itrace|trc_on~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_itrace|trc_on~feeder_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_itrace|trc_on~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_itrace|trc_on~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_itrace|trc_on~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_itrace|trc_on~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_itrace|trc_on~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_itrace|trc_on~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N1
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_itrace|trc_on (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_itrace|trc_on~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_itrace|trc_on~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_itrace|trc_on .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_itrace|trc_on .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N21
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|take_action_ocireg~0 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|take_action_ocireg~0_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|Equal0~1_combout  & ( 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|debugaccess~q  & (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|write~q  & !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [0])) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|debugaccess~q ),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|write~q ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|take_action_ocireg~0 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|take_action_ocireg~0 .lut_mask = 64'h0000000010101010;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|take_action_ocireg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N7
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[0]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[0]~DUPLICATE .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N57
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|monitor_ready~0 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|monitor_ready~0_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|monitor_ready~q  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [25] ) ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|monitor_ready~q  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & ( 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|take_action_ocireg~0_combout  & (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[0]~DUPLICATE_q  & 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [25])) ) ) ) # ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|monitor_ready~q  & ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|monitor_ready~q  & 
// ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & ( 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|take_action_ocireg~0_combout  & \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[0]~DUPLICATE_q ) ) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[0]~DUPLICATE_q ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [25]),
	.datad(gnd),
	.datae(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|monitor_ready~q ),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|monitor_ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|monitor_ready~0 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|monitor_ready~0 .lut_mask = 64'h1111FFFF1010F0F0;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|monitor_ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N55
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|monitor_ready (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|monitor_ready~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|monitor_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|monitor_ready .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|monitor_ready .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N40
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|the_altera_std_synchronizer3|din_s1 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|monitor_ready~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|the_altera_std_synchronizer3|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|the_altera_std_synchronizer3|din_s1 .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|the_altera_std_synchronizer3|din_s1 .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N14
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|the_altera_std_synchronizer3|din_s1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg[0] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N9
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~1 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~1_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_itrace|trc_on~q  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg [0] & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|trigbrktype~q ))) ) ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_itrace|trc_on~q  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg [0] & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|trigbrktype~q ))) ) ) ) # ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_itrace|trc_on~q  & ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg [0] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|trigbrktype~q ))) ) ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_itrace|trc_on~q  & ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg [0] & ( (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|trigbrktype~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q )) ) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|trigbrktype~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(gnd),
	.datae(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_itrace|trc_on~q ),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~1 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~1 .lut_mask = 64'h10101313D0D0D3D3;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N33
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~2 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~2_combout  = ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~1_combout  & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_cdr~combout ) # 
// ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [0])))) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~0_combout )))) ) ) # ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~1_combout  & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [0])))) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~0_combout )))) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~0_combout ),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [0]),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~2 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~2 .lut_mask = 64'h034703478BCF8BCF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N11
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[0] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N18
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[0]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[0]~feeder_combout  = ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[0]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N20
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[0] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N24
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[0]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[0]~feeder_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[0]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N25
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~1_combout ),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[0] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N18
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~4 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~4_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [0] & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  ) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [0] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// (((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ))) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~4 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~4 .lut_mask = 64'h000000005551AAAA;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N39
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[0]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[0]~feeder_combout  = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [3]

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[0]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N41
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[0]~feeder_combout ),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[31]~0_combout ),
	.sload(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[0] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N48
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~5 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~5_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & ( 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [0] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  $ 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ))) ) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & ( 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [0] & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]))))) ) ) ) # ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & ( 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [0] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  $ 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ))) ) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & ( 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [0] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  $ 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ))) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~5 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~5 .lut_mask = 64'h3003300331033003;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N36
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_wrap~0 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_wrap~0_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_wrap~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_wrap~0 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_wrap~0 .lut_mask = 64'h0000000000000000;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_wrap~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N37
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_wrap (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_wrap~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_wrap~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_wrap .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_wrap .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N6
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~3 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~3_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_wrap~q  & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ) ) )

	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_wrap~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~3 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~3 .lut_mask = 64'h0000000003030303;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N0
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~7 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~7_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr 
// [2] & ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  ) ) # ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [2] & ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & ( 
// ((!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~6_combout  & 
// ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~5_combout ) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~4_combout )))) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~3_combout ) ) ) ) # ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [2] & ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & ( 
// ((!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~6_combout  & 
// ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~5_combout ) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~4_combout )))) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~3_combout ) ) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~4_combout ),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~5_combout ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~3_combout ),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~6_combout ),
	.datae(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [2]),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~7 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~7 .lut_mask = 64'h7F0F7F0F0000FFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N2
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[1] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N21
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[1]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[1]~feeder_combout  = ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[1]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N23
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[1] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N28
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~1_combout ),
	.sload(vcc),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[1] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N21
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~10 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~10_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [1] & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  ) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [1] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// (((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ))) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~10 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~10 .lut_mask = 64'h000000005551AAAA;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N6
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~12 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~12_combout  = ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~6_combout  & ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr 
// [3] & ( (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~9_combout ) ) ) ) # ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~6_combout  & ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr 
// [3] & ( (((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~10_combout ) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout )) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~11_combout )) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~9_combout ) ) ) ) # ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~6_combout  & ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr 
// [3] & ( (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~9_combout  & 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) ) ) ) # ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~6_combout  & ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [3] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~10_combout ) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~11_combout )) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~9_combout ))) ) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~9_combout ),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~11_combout ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~10_combout ),
	.datae(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~6_combout ),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~12 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~12 .lut_mask = 64'h70F050507FFF5F5F;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N8
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[2] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N38
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[2] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N55
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~1_combout ),
	.sload(vcc),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[2] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N54
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~14 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~14_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [2] & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  ) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [2] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]) # 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q )))) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~14 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~14 .lut_mask = 64'h0000000000EFFF00;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N48
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~15 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~15_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [2] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ) ) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [2] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ) ) ) ) # ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [2] & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ) # 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3])))) ) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [2] & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~15 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~15 .lut_mask = 64'h3300330200330033;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N12
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[1]~1 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[1]~1_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[1]~1 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[1]~1 .lut_mask = 64'h0000000000000000;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N13
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[1] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N0
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~13 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~13_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & ( 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr [1] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~13 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~13 .lut_mask = 64'h0000000000550055;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N36
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~16 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~16_combout  = ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~13_combout  & ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr 
// [4] ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~13_combout  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [4] & ( 
// ((!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~6_combout  & 
// ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~15_combout ) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~14_combout )))) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) ) ) ) # ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~13_combout  & ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [4] & ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  ) ) ) # ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~13_combout  & ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [4] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~6_combout  & 
// ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~15_combout ) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~14_combout )))) ) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~14_combout ),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~15_combout ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~6_combout ),
	.datae(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~13_combout ),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~16 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~16 .lut_mask = 64'h7000F0F07F0FFFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N38
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[3] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N57
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[3]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[3]~feeder_combout  = ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[3]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N59
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[3] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N39
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[3]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[3]~feeder_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[3]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N40
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~1_combout ),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[3] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N33
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~18 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~18_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [3] & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  $ 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ) ) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [3] & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// (((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q )))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4])))) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~18 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~18 .lut_mask = 64'h000000003C2C3C3C;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N36
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[2]~2 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[2]~2_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[2]~2 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[2]~2 .lut_mask = 64'h0000000000000000;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N38
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[2] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N39
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~17 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~17_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr [2] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(gnd),
	.datae(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_im|trc_im_addr [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~17 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~17 .lut_mask = 64'h0000050500000505;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N24
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~20 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~20_combout  = ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~6_combout  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [5] ) ) ) # ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~6_combout  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [5] ) ) ) # ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~6_combout  & ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~17_combout  ) ) ) # ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~6_combout  & ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & ( 
// ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~17_combout ) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~18_combout )) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~19_combout ) ) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~19_combout ),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~18_combout ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~17_combout ),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [5]),
	.datae(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~6_combout ),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~20 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~20 .lut_mask = 64'h7F7F0F0F00FF00FF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N26
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[4] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N54
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[4]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[4]~feeder_combout  = ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[4]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N56
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [4]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[4] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N27
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~3 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~3_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~2_combout  & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [4]) ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~2_combout  & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & (((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1])))) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [4])) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [4]),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1]),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~3 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~3 .lut_mask = 64'h05350535F5F5F5F5;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N29
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[1] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N53
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[1] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N48
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[1]~1 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [1] ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  & ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [1] ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [1]),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[1]~1 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[1]~1 .lut_mask = 64'h0F0F0F0F33333333;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N25
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata~2_combout ),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[3] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N28
dffeas \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [3]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N55
cyclonev_io_ibuf \switches_export[3]~input (
	.i(switches_export[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches_export[3]~input_o ));
// synopsys translate_off
defparam \switches_export[3]~input .bus_hold = "false";
defparam \switches_export[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y5_N35
dffeas \sw|d1_data_in[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches_export[3]~input_o ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw|d1_data_in [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sw|d1_data_in[3] .is_wysiwyg = "true";
defparam \sw|d1_data_in[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N52
dffeas \sw|d2_data_in[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\sw|d1_data_in [3]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw|d2_data_in [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sw|d2_data_in[3] .is_wysiwyg = "true";
defparam \sw|d2_data_in[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N48
cyclonev_lcell_comb \sw|edge_capture~3 (
// Equation(s):
// \sw|edge_capture~3_combout  = ( \sw|edge_capture [3] & ( \sw|d1_data_in [3] & ( (!\sw|edge_capture_wr_strobe~1_combout ) # ((!\sw|edge_capture_wr_strobe~0_combout ) # (!\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q )) ) ) ) # ( !\sw|edge_capture [3] & ( 
// \sw|d1_data_in [3] & ( (!\sw|d2_data_in [3] & ((!\sw|edge_capture_wr_strobe~1_combout ) # ((!\sw|edge_capture_wr_strobe~0_combout ) # (!\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q )))) ) ) ) # ( \sw|edge_capture [3] & ( !\sw|d1_data_in [3] & ( 
// (!\sw|edge_capture_wr_strobe~1_combout ) # ((!\sw|edge_capture_wr_strobe~0_combout ) # (!\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q )) ) ) ) # ( !\sw|edge_capture [3] & ( !\sw|d1_data_in [3] & ( (\sw|d2_data_in [3] & 
// ((!\sw|edge_capture_wr_strobe~1_combout ) # ((!\sw|edge_capture_wr_strobe~0_combout ) # (!\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q )))) ) ) )

	.dataa(!\sw|edge_capture_wr_strobe~1_combout ),
	.datab(!\sw|d2_data_in [3]),
	.datac(!\sw|edge_capture_wr_strobe~0_combout ),
	.datad(!\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datae(!\sw|edge_capture [3]),
	.dataf(!\sw|d1_data_in [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw|edge_capture~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw|edge_capture~3 .extended_lut = "off";
defparam \sw|edge_capture~3 .lut_mask = 64'h3332FFFACCC8FFFA;
defparam \sw|edge_capture~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N50
dffeas \sw|edge_capture[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\sw|edge_capture~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw|edge_capture [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sw|edge_capture[3] .is_wysiwyg = "true";
defparam \sw|edge_capture[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N3
cyclonev_lcell_comb \sw|read_mux_out[3] (
// Equation(s):
// \sw|read_mux_out [3] = ( \sw|edge_capture [3] & ( (!\lab03|cpu|W_alu_result [3] & (!\lab03|cpu|W_alu_result [2] & \switches_export[3]~input_o )) # (\lab03|cpu|W_alu_result [3] & (\lab03|cpu|W_alu_result [2])) ) ) # ( !\sw|edge_capture [3] & ( 
// (!\lab03|cpu|W_alu_result [3] & (!\lab03|cpu|W_alu_result [2] & \switches_export[3]~input_o )) ) )

	.dataa(!\lab03|cpu|W_alu_result [3]),
	.datab(!\lab03|cpu|W_alu_result [2]),
	.datac(!\switches_export[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sw|edge_capture [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw|read_mux_out [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw|read_mux_out[3] .extended_lut = "off";
defparam \sw|read_mux_out[3] .lut_mask = 64'h0808080819191919;
defparam \sw|read_mux_out[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N4
dffeas \sw|readdata[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\sw|read_mux_out [3]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw|readdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sw|readdata[3] .is_wysiwyg = "true";
defparam \sw|readdata[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N26
dffeas \mm_interconnect_0|sw_s1_translator|av_readdata_pre[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\sw|readdata [3]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sw_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sw_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sw_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N6
cyclonev_lcell_comb \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder (
// Equation(s):
// \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder_combout  = ( \~GND~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~GND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N7
dffeas \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder_combout ),
	.asdata(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [3]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\debug|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N24
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[3]~7 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[3]~7_combout  = ( \mm_interconnect_0|sw_s1_translator|av_readdata_pre [3] & ( \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [3] & ( 
// (!\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (!\mm_interconnect_0|sw_s1_translator|read_latency_shift_reg [0] & ((!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) # 
// (!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [3])))) ) ) ) # ( !\mm_interconnect_0|sw_s1_translator|av_readdata_pre [3] & ( \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [3] & ( 
// (!\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) # (!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [3]))) ) ) ) # ( 
// \mm_interconnect_0|sw_s1_translator|av_readdata_pre [3] & ( !\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [3] & ( (!\mm_interconnect_0|sw_s1_translator|read_latency_shift_reg [0] & 
// ((!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) # (!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [3]))) ) ) ) # ( !\mm_interconnect_0|sw_s1_translator|av_readdata_pre [3] & ( 
// !\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [3] & ( (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) # (!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [3]) ) ) )

	.dataa(!\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(!\mm_interconnect_0|sw_s1_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datad(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [3]),
	.datae(!\mm_interconnect_0|sw_s1_translator|av_readdata_pre [3]),
	.dataf(!\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[3]~7 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[3]~7 .lut_mask = 64'hFFF0CCC0AAA08880;
defparam \mm_interconnect_0|rsp_mux|src_data[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N21
cyclonev_lcell_comb \display1|data_out~6 (
// Equation(s):
// \display1|data_out~6_combout  = ( \display1|data_out [3] & ( (!\lab03|cpu|d_writedata [3]) # ((\lab03|cpu|W_alu_result [2] & \mm_interconnect_0|router|Equal6~0_combout )) ) ) # ( !\display1|data_out [3] & ( (!\lab03|cpu|d_writedata [3] & 
// ((!\mm_interconnect_0|router|Equal6~0_combout ))) # (\lab03|cpu|d_writedata [3] & (\lab03|cpu|W_alu_result [2] & \mm_interconnect_0|router|Equal6~0_combout )) ) )

	.dataa(!\lab03|cpu|d_writedata [3]),
	.datab(!\lab03|cpu|W_alu_result [2]),
	.datac(!\mm_interconnect_0|router|Equal6~0_combout ),
	.datad(gnd),
	.datae(!\display1|data_out [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display1|data_out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display1|data_out~6 .extended_lut = "off";
defparam \display1|data_out~6 .lut_mask = 64'hA1A1ABABA1A1ABAB;
defparam \display1|data_out~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N23
dffeas \display1|data_out[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\display1|data_out~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display1|data_out[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display1|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \display1|data_out[3] .is_wysiwyg = "true";
defparam \display1|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N36
cyclonev_lcell_comb \display1|readdata[3] (
// Equation(s):
// \display1|readdata [3] = (!\lab03|cpu|W_alu_result [4] & (!\lab03|cpu|W_alu_result [2] & (!\lab03|cpu|W_alu_result [3] & !\display1|data_out [3])))

	.dataa(!\lab03|cpu|W_alu_result [4]),
	.datab(!\lab03|cpu|W_alu_result [2]),
	.datac(!\lab03|cpu|W_alu_result [3]),
	.datad(!\display1|data_out [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display1|readdata [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display1|readdata[3] .extended_lut = "off";
defparam \display1|readdata[3] .lut_mask = 64'h8000800080008000;
defparam \display1|readdata[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N37
dffeas \mm_interconnect_0|display1_s1_translator|av_readdata_pre[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\display1|readdata [3]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|display1_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|display1_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \mm_interconnect_0|display1_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N24
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[3] (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data [3] = ( \sram|the_altsyncram|auto_generated|q_a [3] & ( \mm_interconnect_0|display1_s1_translator|av_readdata_pre [3] & ( (((!\mm_interconnect_0|rsp_mux|src_data[3]~7_combout ) # 
// (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )) # (\mm_interconnect_0|display1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )) # (\mm_interconnect_0|rsp_mux|src_data[3]~8_combout ) ) ) ) # ( !\sram|the_altsyncram|auto_generated|q_a [3] & 
// ( \mm_interconnect_0|display1_s1_translator|av_readdata_pre [3] & ( ((!\mm_interconnect_0|rsp_mux|src_data[3]~7_combout ) # (\mm_interconnect_0|display1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )) # 
// (\mm_interconnect_0|rsp_mux|src_data[3]~8_combout ) ) ) ) # ( \sram|the_altsyncram|auto_generated|q_a [3] & ( !\mm_interconnect_0|display1_s1_translator|av_readdata_pre [3] & ( ((!\mm_interconnect_0|rsp_mux|src_data[3]~7_combout ) # 
// (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )) # (\mm_interconnect_0|rsp_mux|src_data[3]~8_combout ) ) ) ) # ( !\sram|the_altsyncram|auto_generated|q_a [3] & ( !\mm_interconnect_0|display1_s1_translator|av_readdata_pre [3] & ( 
// (!\mm_interconnect_0|rsp_mux|src_data[3]~7_combout ) # (\mm_interconnect_0|rsp_mux|src_data[3]~8_combout ) ) ) )

	.dataa(!\mm_interconnect_0|rsp_mux|src_data[3]~8_combout ),
	.datab(!\mm_interconnect_0|display1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datad(!\mm_interconnect_0|rsp_mux|src_data[3]~7_combout ),
	.datae(!\sram|the_altsyncram|auto_generated|q_a [3]),
	.dataf(!\mm_interconnect_0|display1_s1_translator|av_readdata_pre [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[3] .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[3] .lut_mask = 64'hFF55FF5FFF77FF7F;
defparam \mm_interconnect_0|rsp_mux|src_data[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N26
dffeas \lab03|cpu|av_ld_byte0_data[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_data [3]),
	.asdata(\lab03|cpu|av_ld_byte1_data [3]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|av_ld_rshift8~0_combout ),
	.ena(\lab03|cpu|av_ld_byte0_data[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|av_ld_byte0_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte0_data[3] .is_wysiwyg = "true";
defparam \lab03|cpu|av_ld_byte0_data[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N51
cyclonev_lcell_comb \lab03|cpu|W_rf_wr_data[3]~2 (
// Equation(s):
// \lab03|cpu|W_rf_wr_data[3]~2_combout  = ( \lab03|cpu|R_ctrl_br_cmp~q  & ( \lab03|cpu|R_ctrl_rd_ctl_reg~q  & ( (\lab03|cpu|av_ld_byte0_data [3] & \lab03|cpu|R_ctrl_ld~q ) ) ) ) # ( !\lab03|cpu|R_ctrl_br_cmp~q  & ( \lab03|cpu|R_ctrl_rd_ctl_reg~q  & ( 
// (\lab03|cpu|av_ld_byte0_data [3] & \lab03|cpu|R_ctrl_ld~q ) ) ) ) # ( \lab03|cpu|R_ctrl_br_cmp~q  & ( !\lab03|cpu|R_ctrl_rd_ctl_reg~q  & ( (\lab03|cpu|av_ld_byte0_data [3] & \lab03|cpu|R_ctrl_ld~q ) ) ) ) # ( !\lab03|cpu|R_ctrl_br_cmp~q  & ( 
// !\lab03|cpu|R_ctrl_rd_ctl_reg~q  & ( (!\lab03|cpu|R_ctrl_ld~q  & ((\lab03|cpu|W_alu_result [3]))) # (\lab03|cpu|R_ctrl_ld~q  & (\lab03|cpu|av_ld_byte0_data [3])) ) ) )

	.dataa(!\lab03|cpu|av_ld_byte0_data [3]),
	.datab(!\lab03|cpu|W_alu_result [3]),
	.datac(!\lab03|cpu|R_ctrl_ld~q ),
	.datad(gnd),
	.datae(!\lab03|cpu|R_ctrl_br_cmp~q ),
	.dataf(!\lab03|cpu|R_ctrl_rd_ctl_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|W_rf_wr_data[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|W_rf_wr_data[3]~2 .extended_lut = "off";
defparam \lab03|cpu|W_rf_wr_data[3]~2 .lut_mask = 64'h3535050505050505;
defparam \lab03|cpu|W_rf_wr_data[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N59
dffeas \lab03|cpu|d_writedata[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|d_writedata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|d_writedata[5] .is_wysiwyg = "true";
defparam \lab03|cpu|d_writedata[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N18
cyclonev_lcell_comb \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~8 (
	.dataa(!\debug|Lab03_DEBUG_alt_jtag_atlantic|count [9]),
	.datab(!\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift [5]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~4_combout ),
	.datae(gnd),
	.dataf(!\debug|Lab03_DEBUG_alt_jtag_atlantic|rdata [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~8 .extended_lut = "off";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~8 .lut_mask = 64'h010001000B000B00;
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N19
dffeas \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift [4]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[4] .is_wysiwyg = "true";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N45
cyclonev_lcell_comb \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~7 (
	.dataa(!\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~4_combout ),
	.datab(!\debug|Lab03_DEBUG_alt_jtag_atlantic|count [9]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\debug|Lab03_DEBUG_alt_jtag_atlantic|rdata [1]),
	.dataf(!\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~7 .extended_lut = "off";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~7 .lut_mask = 64'h00000088002200AA;
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N46
dffeas \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift [3]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[3] .is_wysiwyg = "true";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N3
cyclonev_lcell_comb \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~6 (
	.dataa(!\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~4_combout ),
	.datab(!\debug|Lab03_DEBUG_alt_jtag_atlantic|count [9]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datae(!\debug|Lab03_DEBUG_alt_jtag_atlantic|rdata [0]),
	.dataf(!\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~6 .extended_lut = "off";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~6 .lut_mask = 64'h00F008F802F20AFA;
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N4
dffeas \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift [2]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[2] .is_wysiwyg = "true";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N0
cyclonev_lcell_comb \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~5 (
	.dataa(!\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~4_combout ),
	.datab(!\debug|Lab03_DEBUG_alt_jtag_atlantic|count [9]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\debug|Lab03_DEBUG_alt_jtag_atlantic|write_stalled~q ),
	.dataf(!\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~5 .extended_lut = "off";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~5 .lut_mask = 64'h0F000F880F220FAA;
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N1
dffeas \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift [1]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[1] .is_wysiwyg = "true";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N54
cyclonev_lcell_comb \debug|Lab03_DEBUG_alt_jtag_atlantic|rvalid~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\debug|Lab03_DEBUG_alt_jtag_atlantic|rvalid0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|Lab03_DEBUG_alt_jtag_atlantic|rvalid~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|rvalid~feeder .extended_lut = "off";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|rvalid~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|rvalid~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N56
dffeas \debug|Lab03_DEBUG_alt_jtag_atlantic|rvalid (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|Lab03_DEBUG_alt_jtag_atlantic|rvalid~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|Lab03_DEBUG_alt_jtag_atlantic|rvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|rvalid .is_wysiwyg = "true";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|rvalid .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N6
cyclonev_lcell_comb \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~0 (
	.dataa(!\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift [9]),
	.datab(!\debug|Lab03_DEBUG_alt_jtag_atlantic|state~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(!\debug|Lab03_DEBUG_alt_jtag_atlantic|count [1]),
	.dataf(!\debug|Lab03_DEBUG_alt_jtag_atlantic|user_saw_rvalid~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~0 .extended_lut = "off";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~0 .lut_mask = 64'h00C030F000C020E0;
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N0
cyclonev_lcell_comb \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~1 (
	.dataa(!\debug|Lab03_DEBUG_alt_jtag_atlantic|count [9]),
	.datab(!\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift [1]),
	.datac(!\debug|Lab03_DEBUG_alt_jtag_atlantic|rvalid~q ),
	.datad(!\debug|Lab03_DEBUG_alt_jtag_atlantic|state~q ),
	.datae(!\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~0_combout ),
	.dataf(!\debug|Lab03_DEBUG_alt_jtag_atlantic|tck_t_dav~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~1 .extended_lut = "off";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~1 .lut_mask = 64'h1B1BFF001B1BFFFF;
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N2
dffeas \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift [0]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[0] .is_wysiwyg = "true";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N51
cyclonev_lcell_comb \debug|Lab03_DEBUG_alt_jtag_atlantic|state~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|Lab03_DEBUG_alt_jtag_atlantic|state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|state~0 .extended_lut = "off";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|state~0 .lut_mask = 64'h000F000F00000000;
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|state~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N18
cyclonev_lcell_comb \debug|Lab03_DEBUG_alt_jtag_atlantic|user_saw_rvalid~0 (
	.dataa(!\debug|Lab03_DEBUG_alt_jtag_atlantic|user_saw_rvalid~q ),
	.datab(!\debug|Lab03_DEBUG_alt_jtag_atlantic|count [0]),
	.datac(!\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift [0]),
	.datad(!\debug|Lab03_DEBUG_alt_jtag_atlantic|state~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.dataf(!\debug|Lab03_DEBUG_alt_jtag_atlantic|state~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|Lab03_DEBUG_alt_jtag_atlantic|user_saw_rvalid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|user_saw_rvalid~0 .extended_lut = "off";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|user_saw_rvalid~0 .lut_mask = 64'h5555555555475555;
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|user_saw_rvalid~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N50
dffeas \debug|Lab03_DEBUG_alt_jtag_atlantic|user_saw_rvalid (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\debug|Lab03_DEBUG_alt_jtag_atlantic|user_saw_rvalid~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|Lab03_DEBUG_alt_jtag_atlantic|user_saw_rvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|user_saw_rvalid .is_wysiwyg = "true";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|user_saw_rvalid .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N34
dffeas \debug|Lab03_DEBUG_alt_jtag_atlantic|read_req (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\debug|Lab03_DEBUG_alt_jtag_atlantic|write_stalled~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|Lab03_DEBUG_alt_jtag_atlantic|read_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|read_req .is_wysiwyg = "true";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|read_req .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N26
dffeas \debug|Lab03_DEBUG_alt_jtag_atlantic|read~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\debug|Lab03_DEBUG_alt_jtag_atlantic|read~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\debug|Lab03_DEBUG_alt_jtag_atlantic|write_stalled~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|Lab03_DEBUG_alt_jtag_atlantic|read~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|read~DUPLICATE .is_wysiwyg = "true";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|read~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N57
cyclonev_lcell_comb \debug|Lab03_DEBUG_alt_jtag_atlantic|read~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\debug|Lab03_DEBUG_alt_jtag_atlantic|read~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|Lab03_DEBUG_alt_jtag_atlantic|read~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|read~0 .extended_lut = "off";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|read~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|read~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N25
dffeas \debug|Lab03_DEBUG_alt_jtag_atlantic|read (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\debug|Lab03_DEBUG_alt_jtag_atlantic|read~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\debug|Lab03_DEBUG_alt_jtag_atlantic|write_stalled~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|Lab03_DEBUG_alt_jtag_atlantic|read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|read .is_wysiwyg = "true";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|read .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y3_N29
dffeas \debug|Lab03_DEBUG_alt_jtag_atlantic|read1 (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\debug|Lab03_DEBUG_alt_jtag_atlantic|read~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|Lab03_DEBUG_alt_jtag_atlantic|read1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|read1 .is_wysiwyg = "true";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|read1 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y3_N49
dffeas \debug|Lab03_DEBUG_alt_jtag_atlantic|read2 (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\debug|Lab03_DEBUG_alt_jtag_atlantic|read1~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|Lab03_DEBUG_alt_jtag_atlantic|read2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|read2 .is_wysiwyg = "true";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|read2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N24
cyclonev_lcell_comb \debug|Lab03_DEBUG_alt_jtag_atlantic|rvalid0~1 (
	.dataa(!\debug|Lab03_DEBUG_alt_jtag_atlantic|rst2~q ),
	.datab(!\debug|Lab03_DEBUG_alt_jtag_atlantic|user_saw_rvalid~q ),
	.datac(!\debug|Lab03_DEBUG_alt_jtag_atlantic|read_req~q ),
	.datad(!\debug|Lab03_DEBUG_alt_jtag_atlantic|read2~q ),
	.datae(!\debug|Lab03_DEBUG_alt_jtag_atlantic|read1~q ),
	.dataf(!\debug|Lab03_DEBUG_alt_jtag_atlantic|rvalid0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|Lab03_DEBUG_alt_jtag_atlantic|rvalid0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|rvalid0~1 .extended_lut = "off";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|rvalid0~1 .lut_mask = 64'hFFFEFEFF00000000;
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|rvalid0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N26
dffeas \debug|Lab03_DEBUG_alt_jtag_atlantic|rvalid0 (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|Lab03_DEBUG_alt_jtag_atlantic|rvalid0~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|Lab03_DEBUG_alt_jtag_atlantic|rvalid0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|rvalid0 .is_wysiwyg = "true";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|rvalid0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N30
cyclonev_lcell_comb \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 (
// Equation(s):
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  = ( !\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & ( 
// (!\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & (!\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & 
// !\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4])) ) )

	.dataa(!\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(!\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(!\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .extended_lut = "off";
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .lut_mask = 64'h8080808000000000;
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N45
cyclonev_lcell_comb \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 (
// Equation(s):
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  = ( \debug|r_val~0_combout  & ( (\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & 
// (\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  & !\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3])) ) )

	.dataa(!\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datab(gnd),
	.datac(!\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.datad(!\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(!\debug|r_val~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 .extended_lut = "off";
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 .lut_mask = 64'h0000000005000500;
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N18
cyclonev_lcell_comb \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 (
// Equation(s):
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout  = ( \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  & ( (\debug|fifo_wr~q ) # 
// (\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ) ) ) # ( !\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  & ( 
// ((\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ) # (\debug|fifo_wr~q )) # (\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ) ) )

	.dataa(gnd),
	.datab(!\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datac(!\debug|fifo_wr~q ),
	.datad(!\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datae(gnd),
	.dataf(!\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 .extended_lut = "off";
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 .lut_mask = 64'h3FFF3FFF3F3F3F3F;
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N20
dffeas \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty .is_wysiwyg = "true";
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N51
cyclonev_lcell_comb \debug|r_val~0 (
// Equation(s):
// \debug|r_val~0_combout  = ( \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( (!\debug|Lab03_DEBUG_alt_jtag_atlantic|rvalid0~q  & ((!\debug|r_val~q ) # (!\debug|Lab03_DEBUG_alt_jtag_atlantic|r_ena1~q ))) ) )

	.dataa(!\debug|r_val~q ),
	.datab(gnd),
	.datac(!\debug|Lab03_DEBUG_alt_jtag_atlantic|rvalid0~q ),
	.datad(!\debug|Lab03_DEBUG_alt_jtag_atlantic|r_ena1~q ),
	.datae(gnd),
	.dataf(!\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|r_val~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|r_val~0 .extended_lut = "off";
defparam \debug|r_val~0 .lut_mask = 64'h00000000F0A0F0A0;
defparam \debug|r_val~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N58
dffeas \debug|r_val (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\debug|r_val~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|r_val~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debug|r_val .is_wysiwyg = "true";
defparam \debug|r_val .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N54
cyclonev_lcell_comb \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 (
// Equation(s):
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout  = ( \debug|fifo_wr~q  & ( (!\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ) # (((\debug|r_val~q  & 
// \debug|Lab03_DEBUG_alt_jtag_atlantic|r_ena1~q )) # (\debug|Lab03_DEBUG_alt_jtag_atlantic|rvalid0~q )) ) ) # ( !\debug|fifo_wr~q  & ( (\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & 
// (!\debug|Lab03_DEBUG_alt_jtag_atlantic|rvalid0~q  & ((!\debug|r_val~q ) # (!\debug|Lab03_DEBUG_alt_jtag_atlantic|r_ena1~q )))) ) )

	.dataa(!\debug|r_val~q ),
	.datab(!\debug|Lab03_DEBUG_alt_jtag_atlantic|r_ena1~q ),
	.datac(!\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datad(!\debug|Lab03_DEBUG_alt_jtag_atlantic|rvalid0~q ),
	.datae(!\debug|fifo_wr~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 .extended_lut = "off";
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 .lut_mask = 64'h0E00F1FF0E00F1FF;
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N32
dffeas \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N3
cyclonev_lcell_comb \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 (
// Equation(s):
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  = ( \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( (\debug|fifo_wr~q  & 
// (\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & (\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & 
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]))) ) )

	.dataa(!\debug|fifo_wr~q ),
	.datab(!\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datac(!\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datad(!\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(!\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 .extended_lut = "off";
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 .lut_mask = 64'h0000000000010001;
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N36
cyclonev_lcell_comb \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 (
// Equation(s):
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout  = ( \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q  & ( !\debug|r_val~0_combout  ) ) # ( 
// !\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q  & ( !\debug|r_val~0_combout  & ( (\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & 
// (\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & (\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & 
// \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ))) ) ) )

	.dataa(!\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datab(!\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(!\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datad(!\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.datae(!\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.dataf(!\debug|r_val~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 .extended_lut = "off";
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 .lut_mask = 64'h0001FFFF00000000;
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N37
dffeas \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full .is_wysiwyg = "true";
defparam \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N21
cyclonev_lcell_comb \debug|fifo_wr~0 (
// Equation(s):
// \debug|fifo_wr~0_combout  = ( \debug|always2~1_combout  & ( (!\debug|av_waitrequest~q  & (!\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q  & (!\lab03|cpu|W_alu_result [2] & 
// \mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ))) ) )

	.dataa(!\debug|av_waitrequest~q ),
	.datab(!\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datac(!\lab03|cpu|W_alu_result [2]),
	.datad(!\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.datae(gnd),
	.dataf(!\debug|always2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|fifo_wr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|fifo_wr~0 .extended_lut = "off";
defparam \debug|fifo_wr~0 .lut_mask = 64'h0000000000800080;
defparam \debug|fifo_wr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N23
dffeas \debug|fifo_wr (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|fifo_wr~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|fifo_wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debug|fifo_wr .is_wysiwyg = "true";
defparam \debug|fifo_wr .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N12
cyclonev_lcell_comb \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~3 (
	.dataa(!\debug|Lab03_DEBUG_alt_jtag_atlantic|count [9]),
	.datab(!\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\debug|Lab03_DEBUG_alt_jtag_atlantic|rdata [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~3 .extended_lut = "off";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~3 .lut_mask = 64'h1111BBBB1111BBBB;
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N14
dffeas \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift [9]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[9] .is_wysiwyg = "true";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N48
cyclonev_lcell_comb \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~4 (
	.dataa(!\debug|Lab03_DEBUG_alt_jtag_atlantic|count [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(!\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift [9]),
	.datad(!\debug|Lab03_DEBUG_alt_jtag_atlantic|user_saw_rvalid~q ),
	.datae(gnd),
	.dataf(!\debug|Lab03_DEBUG_alt_jtag_atlantic|state~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~4 .extended_lut = "off";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~4 .lut_mask = 64'h0000000044404440;
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N36
cyclonev_lcell_comb \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~9 (
	.dataa(!\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~4_combout ),
	.datab(!\debug|Lab03_DEBUG_alt_jtag_atlantic|count [9]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift [6]),
	.dataf(!\debug|Lab03_DEBUG_alt_jtag_atlantic|rdata [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~9 .extended_lut = "off";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~9 .lut_mask = 64'h0F000F220F880FAA;
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N38
dffeas \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift [5]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[5] .is_wysiwyg = "true";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N6
cyclonev_lcell_comb \debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[1]~feeder (
	.dataa(!\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[1]~feeder .extended_lut = "off";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N7
dffeas \debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|Lab03_DEBUG_alt_jtag_atlantic|wdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[1] .is_wysiwyg = "true";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|wdata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N4
dffeas \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder_combout ),
	.asdata(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [2]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\debug|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N38
cyclonev_io_ibuf \switches_export[2]~input (
	.i(switches_export[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches_export[2]~input_o ));
// synopsys translate_off
defparam \switches_export[2]~input .bus_hold = "false";
defparam \switches_export[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y7_N29
dffeas \sw|d1_data_in[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches_export[2]~input_o ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw|d1_data_in [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sw|d1_data_in[2] .is_wysiwyg = "true";
defparam \sw|d1_data_in[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y7_N17
dffeas \sw|d2_data_in[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\sw|d1_data_in [2]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw|d2_data_in [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sw|d2_data_in[2] .is_wysiwyg = "true";
defparam \sw|d2_data_in[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N12
cyclonev_lcell_comb \sw|edge_capture~2 (
// Equation(s):
// \sw|edge_capture~2_combout  = ( \sw|edge_capture [2] & ( \sw|d1_data_in [2] & ( (!\sw|edge_capture_wr_strobe~1_combout ) # ((!\sw|edge_capture_wr_strobe~0_combout ) # (!\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q )) ) ) ) # ( !\sw|edge_capture [2] & ( 
// \sw|d1_data_in [2] & ( (!\sw|d2_data_in [2] & ((!\sw|edge_capture_wr_strobe~1_combout ) # ((!\sw|edge_capture_wr_strobe~0_combout ) # (!\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q )))) ) ) ) # ( \sw|edge_capture [2] & ( !\sw|d1_data_in [2] & ( 
// (!\sw|edge_capture_wr_strobe~1_combout ) # ((!\sw|edge_capture_wr_strobe~0_combout ) # (!\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q )) ) ) ) # ( !\sw|edge_capture [2] & ( !\sw|d1_data_in [2] & ( (\sw|d2_data_in [2] & 
// ((!\sw|edge_capture_wr_strobe~1_combout ) # ((!\sw|edge_capture_wr_strobe~0_combout ) # (!\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q )))) ) ) )

	.dataa(!\sw|edge_capture_wr_strobe~1_combout ),
	.datab(!\sw|edge_capture_wr_strobe~0_combout ),
	.datac(!\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datad(!\sw|d2_data_in [2]),
	.datae(!\sw|edge_capture [2]),
	.dataf(!\sw|d1_data_in [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw|edge_capture~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw|edge_capture~2 .extended_lut = "off";
defparam \sw|edge_capture~2 .lut_mask = 64'h00FEFEFEFE00FEFE;
defparam \sw|edge_capture~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N13
dffeas \sw|edge_capture[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\sw|edge_capture~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw|edge_capture [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sw|edge_capture[2] .is_wysiwyg = "true";
defparam \sw|edge_capture[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N12
cyclonev_lcell_comb \sw|read_mux_out[2] (
// Equation(s):
// \sw|read_mux_out [2] = ( \switches_export[2]~input_o  & ( \lab03|cpu|W_alu_result [2] & ( (\sw|edge_capture [2] & \lab03|cpu|W_alu_result [3]) ) ) ) # ( !\switches_export[2]~input_o  & ( \lab03|cpu|W_alu_result [2] & ( (\sw|edge_capture [2] & 
// \lab03|cpu|W_alu_result [3]) ) ) ) # ( \switches_export[2]~input_o  & ( !\lab03|cpu|W_alu_result [2] & ( !\lab03|cpu|W_alu_result [3] ) ) )

	.dataa(gnd),
	.datab(!\sw|edge_capture [2]),
	.datac(!\lab03|cpu|W_alu_result [3]),
	.datad(gnd),
	.datae(!\switches_export[2]~input_o ),
	.dataf(!\lab03|cpu|W_alu_result [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw|read_mux_out [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw|read_mux_out[2] .extended_lut = "off";
defparam \sw|read_mux_out[2] .lut_mask = 64'h0000F0F003030303;
defparam \sw|read_mux_out[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N13
dffeas \sw|readdata[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\sw|read_mux_out [2]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw|readdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sw|readdata[2] .is_wysiwyg = "true";
defparam \sw|readdata[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N2
dffeas \mm_interconnect_0|sw_s1_translator|av_readdata_pre[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\sw|readdata [2]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sw_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sw_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sw_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N0
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[2]~5 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[2]~5_combout  = ( \mm_interconnect_0|sw_s1_translator|av_readdata_pre [2] & ( \mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( 
// (!\mm_interconnect_0|sw_s1_translator|read_latency_shift_reg [0] & (!\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [2] & ((!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) # 
// (!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [2])))) ) ) ) # ( !\mm_interconnect_0|sw_s1_translator|av_readdata_pre [2] & ( \mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( 
// (!\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [2] & ((!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) # (!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [2]))) ) ) ) # ( 
// \mm_interconnect_0|sw_s1_translator|av_readdata_pre [2] & ( !\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( (!\mm_interconnect_0|sw_s1_translator|read_latency_shift_reg [0] & 
// ((!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) # (!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [2]))) ) ) ) # ( !\mm_interconnect_0|sw_s1_translator|av_readdata_pre [2] & ( 
// !\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) # (!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [2]) ) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datab(!\mm_interconnect_0|sw_s1_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [2]),
	.datad(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [2]),
	.datae(!\mm_interconnect_0|sw_s1_translator|av_readdata_pre [2]),
	.dataf(!\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[2]~5 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[2]~5 .lut_mask = 64'hFFAACC88F0A0C080;
defparam \mm_interconnect_0|rsp_mux|src_data[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N0
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[2] (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data [2] = ( \mm_interconnect_0|rsp_mux|src_data[2]~5_combout  & ( \sram|the_altsyncram|auto_generated|q_a [2] & ( (((\mm_interconnect_0|display1_s1_translator|av_readdata_pre [2] & 
// \mm_interconnect_0|display1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )) # (\mm_interconnect_0|rsp_mux|src_data[2]~6_combout )) # (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ) ) ) ) # ( 
// !\mm_interconnect_0|rsp_mux|src_data[2]~5_combout  & ( \sram|the_altsyncram|auto_generated|q_a [2] ) ) # ( \mm_interconnect_0|rsp_mux|src_data[2]~5_combout  & ( !\sram|the_altsyncram|auto_generated|q_a [2] & ( 
// ((\mm_interconnect_0|display1_s1_translator|av_readdata_pre [2] & \mm_interconnect_0|display1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )) # (\mm_interconnect_0|rsp_mux|src_data[2]~6_combout ) ) ) ) # ( 
// !\mm_interconnect_0|rsp_mux|src_data[2]~5_combout  & ( !\sram|the_altsyncram|auto_generated|q_a [2] ) )

	.dataa(!\mm_interconnect_0|display1_s1_translator|av_readdata_pre [2]),
	.datab(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(!\mm_interconnect_0|display1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datad(!\mm_interconnect_0|rsp_mux|src_data[2]~6_combout ),
	.datae(!\mm_interconnect_0|rsp_mux|src_data[2]~5_combout ),
	.dataf(!\sram|the_altsyncram|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[2] .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[2] .lut_mask = 64'hFFFF05FFFFFF37FF;
defparam \mm_interconnect_0|rsp_mux|src_data[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N2
dffeas \lab03|cpu|av_ld_byte0_data[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_data [2]),
	.asdata(\lab03|cpu|av_ld_byte1_data [2]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|av_ld_rshift8~0_combout ),
	.ena(\lab03|cpu|av_ld_byte0_data[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|av_ld_byte0_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte0_data[2] .is_wysiwyg = "true";
defparam \lab03|cpu|av_ld_byte0_data[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N6
cyclonev_lcell_comb \lab03|cpu|W_rf_wr_data[2]~1 (
// Equation(s):
// \lab03|cpu|W_rf_wr_data[2]~1_combout  = ( \lab03|cpu|W_alu_result [2] & ( (!\lab03|cpu|R_ctrl_ld~q  & (!\lab03|cpu|R_ctrl_rd_ctl_reg~q  & ((!\lab03|cpu|R_ctrl_br_cmp~q )))) # (\lab03|cpu|R_ctrl_ld~q  & (((\lab03|cpu|av_ld_byte0_data [2])))) ) ) # ( 
// !\lab03|cpu|W_alu_result [2] & ( (\lab03|cpu|R_ctrl_ld~q  & \lab03|cpu|av_ld_byte0_data [2]) ) )

	.dataa(!\lab03|cpu|R_ctrl_rd_ctl_reg~q ),
	.datab(!\lab03|cpu|R_ctrl_ld~q ),
	.datac(!\lab03|cpu|av_ld_byte0_data [2]),
	.datad(!\lab03|cpu|R_ctrl_br_cmp~q ),
	.datae(gnd),
	.dataf(!\lab03|cpu|W_alu_result [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|W_rf_wr_data[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|W_rf_wr_data[2]~1 .extended_lut = "off";
defparam \lab03|cpu|W_rf_wr_data[2]~1 .lut_mask = 64'h030303038B038B03;
defparam \lab03|cpu|W_rf_wr_data[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N52
dffeas \lab03|cpu|d_writedata[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|d_writedata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|d_writedata[4] .is_wysiwyg = "true";
defparam \lab03|cpu|d_writedata[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N57
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~15 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~15_combout  = ( \lab03|cpu|d_writedata [4] & ( \mm_interconnect_0|cmd_mux_002|saved_grant [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\lab03|cpu|d_writedata [4]),
	.dataf(!\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~15 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~15 .lut_mask = 64'h000000000000FFFF;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N15
cyclonev_lcell_comb \display0|data_out~3 (
// Equation(s):
// \display0|data_out~3_combout  = ( \lab03|cpu|d_writedata[1]~DUPLICATE_q  & ( (\mm_interconnect_0|router|Equal6~0_combout  & \lab03|cpu|W_alu_result [2]) ) ) # ( !\lab03|cpu|d_writedata[1]~DUPLICATE_q  & ( (!\mm_interconnect_0|router|Equal6~0_combout ) # 
// (\display0|data_out [1]) ) )

	.dataa(!\mm_interconnect_0|router|Equal6~0_combout ),
	.datab(!\lab03|cpu|W_alu_result [2]),
	.datac(gnd),
	.datad(!\display0|data_out [1]),
	.datae(gnd),
	.dataf(!\lab03|cpu|d_writedata[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display0|data_out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display0|data_out~3 .extended_lut = "off";
defparam \display0|data_out~3 .lut_mask = 64'hAAFFAAFF11111111;
defparam \display0|data_out~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N16
dffeas \display0|data_out[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\display0|data_out~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display0|data_out[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display0|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \display0|data_out[1] .is_wysiwyg = "true";
defparam \display0|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N45
cyclonev_lcell_comb \display0|readdata[1] (
// Equation(s):
// \display0|readdata [1] = ( !\lab03|cpu|W_alu_result [4] & ( (!\lab03|cpu|W_alu_result [2] & (!\lab03|cpu|W_alu_result [3] & !\display0|data_out [1])) ) )

	.dataa(!\lab03|cpu|W_alu_result [2]),
	.datab(gnd),
	.datac(!\lab03|cpu|W_alu_result [3]),
	.datad(!\display0|data_out [1]),
	.datae(!\lab03|cpu|W_alu_result [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display0|readdata [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display0|readdata[1] .extended_lut = "off";
defparam \display0|readdata[1] .lut_mask = 64'hA0000000A0000000;
defparam \display0|readdata[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N46
dffeas \mm_interconnect_0|display0_s1_translator|av_readdata_pre[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\display0|readdata [1]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|display0_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|display0_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|display0_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N18
cyclonev_lcell_comb \display2|data_out~3 (
// Equation(s):
// \display2|data_out~3_combout  = ( \lab03|cpu|d_writedata[1]~DUPLICATE_q  & ( (\lab03|cpu|W_alu_result [2] & \mm_interconnect_0|router|Equal6~0_combout ) ) ) # ( !\lab03|cpu|d_writedata[1]~DUPLICATE_q  & ( (!\mm_interconnect_0|router|Equal6~0_combout ) # 
// (\display2|data_out [1]) ) )

	.dataa(!\lab03|cpu|W_alu_result [2]),
	.datab(!\mm_interconnect_0|router|Equal6~0_combout ),
	.datac(gnd),
	.datad(!\display2|data_out [1]),
	.datae(gnd),
	.dataf(!\lab03|cpu|d_writedata[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display2|data_out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display2|data_out~3 .extended_lut = "off";
defparam \display2|data_out~3 .lut_mask = 64'hCCFFCCFF11111111;
defparam \display2|data_out~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N19
dffeas \display2|data_out[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\display2|data_out~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display2|data_out[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display2|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \display2|data_out[1] .is_wysiwyg = "true";
defparam \display2|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N33
cyclonev_lcell_comb \display2|readdata[1] (
// Equation(s):
// \display2|readdata [1] = ( !\lab03|cpu|W_alu_result [3] & ( (!\lab03|cpu|W_alu_result [4] & (!\lab03|cpu|W_alu_result [2] & !\display2|data_out [1])) ) )

	.dataa(!\lab03|cpu|W_alu_result [4]),
	.datab(!\lab03|cpu|W_alu_result [2]),
	.datac(!\display2|data_out [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|W_alu_result [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display2|readdata [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display2|readdata[1] .extended_lut = "off";
defparam \display2|readdata[1] .lut_mask = 64'h8080808000000000;
defparam \display2|readdata[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N34
dffeas \mm_interconnect_0|display2_s1_translator|av_readdata_pre[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\display2|readdata [1]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|display2_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|display2_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|display2_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N15
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[1]~4 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[1]~4_combout  = (!\mm_interconnect_0|display2_s1_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|display0_s1_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|display0_s1_translator|av_readdata_pre 
// [1]))) # (\mm_interconnect_0|display2_s1_translator|read_latency_shift_reg [0] & (((\mm_interconnect_0|display0_s1_translator|read_latency_shift_reg [0] & \mm_interconnect_0|display0_s1_translator|av_readdata_pre [1])) # 
// (\mm_interconnect_0|display2_s1_translator|av_readdata_pre [1])))

	.dataa(!\mm_interconnect_0|display2_s1_translator|read_latency_shift_reg [0]),
	.datab(!\mm_interconnect_0|display0_s1_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|display0_s1_translator|av_readdata_pre [1]),
	.datad(!\mm_interconnect_0|display2_s1_translator|av_readdata_pre [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[1]~4 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[1]~4 .lut_mask = 64'h0357035703570357;
defparam \mm_interconnect_0|rsp_mux|src_data[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N3
cyclonev_lcell_comb \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder (
// Equation(s):
// \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder_combout  = ( \debug|ien_AE~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\debug|ien_AE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N4
dffeas \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder_combout ),
	.asdata(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [1]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\debug|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N54
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata~0 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata~0_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [0] & ( (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_ienable [31] & 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|Equal0~1_combout ) ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [0] & ( 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|Equal0~1_combout  & \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|monitor_ready~q ) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|monitor_ready~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata~0 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata~0 .lut_mask = 64'h0303030311111111;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N55
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata~0_combout ),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[1] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N42
cyclonev_lcell_comb \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[1]~feeder (
// Equation(s):
// \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[1]~feeder_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[1]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N43
dffeas \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \switches_export[1]~input (
	.i(switches_export[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches_export[1]~input_o ));
// synopsys translate_off
defparam \switches_export[1]~input .bus_hold = "false";
defparam \switches_export[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y7_N32
dffeas \sw|d1_data_in[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches_export[1]~input_o ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw|d1_data_in [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sw|d1_data_in[1] .is_wysiwyg = "true";
defparam \sw|d1_data_in[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y7_N10
dffeas \sw|d2_data_in[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\sw|d1_data_in [1]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw|d2_data_in [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sw|d2_data_in[1] .is_wysiwyg = "true";
defparam \sw|d2_data_in[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N6
cyclonev_lcell_comb \sw|edge_capture~1 (
// Equation(s):
// \sw|edge_capture~1_combout  = ( \sw|edge_capture [1] & ( \sw|d1_data_in [1] & ( (!\sw|edge_capture_wr_strobe~1_combout ) # ((!\sw|edge_capture_wr_strobe~0_combout ) # (!\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q )) ) ) ) # ( !\sw|edge_capture [1] & ( 
// \sw|d1_data_in [1] & ( (!\sw|d2_data_in [1] & ((!\sw|edge_capture_wr_strobe~1_combout ) # ((!\sw|edge_capture_wr_strobe~0_combout ) # (!\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q )))) ) ) ) # ( \sw|edge_capture [1] & ( !\sw|d1_data_in [1] & ( 
// (!\sw|edge_capture_wr_strobe~1_combout ) # ((!\sw|edge_capture_wr_strobe~0_combout ) # (!\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q )) ) ) ) # ( !\sw|edge_capture [1] & ( !\sw|d1_data_in [1] & ( (\sw|d2_data_in [1] & 
// ((!\sw|edge_capture_wr_strobe~1_combout ) # ((!\sw|edge_capture_wr_strobe~0_combout ) # (!\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q )))) ) ) )

	.dataa(!\sw|edge_capture_wr_strobe~1_combout ),
	.datab(!\sw|edge_capture_wr_strobe~0_combout ),
	.datac(!\sw|d2_data_in [1]),
	.datad(!\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datae(!\sw|edge_capture [1]),
	.dataf(!\sw|d1_data_in [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw|edge_capture~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw|edge_capture~1 .extended_lut = "off";
defparam \sw|edge_capture~1 .lut_mask = 64'h0F0EFFEEF0E0FFEE;
defparam \sw|edge_capture~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N8
dffeas \sw|edge_capture[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\sw|edge_capture~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw|edge_capture [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sw|edge_capture[1] .is_wysiwyg = "true";
defparam \sw|edge_capture[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N33
cyclonev_lcell_comb \sw|read_mux_out[1] (
// Equation(s):
// \sw|read_mux_out [1] = ( \lab03|cpu|W_alu_result [2] & ( \switches_export[1]~input_o  & ( (\sw|edge_capture [1] & \lab03|cpu|W_alu_result [3]) ) ) ) # ( !\lab03|cpu|W_alu_result [2] & ( \switches_export[1]~input_o  & ( !\lab03|cpu|W_alu_result [3] ) ) ) # 
// ( \lab03|cpu|W_alu_result [2] & ( !\switches_export[1]~input_o  & ( (\sw|edge_capture [1] & \lab03|cpu|W_alu_result [3]) ) ) )

	.dataa(gnd),
	.datab(!\sw|edge_capture [1]),
	.datac(!\lab03|cpu|W_alu_result [3]),
	.datad(gnd),
	.datae(!\lab03|cpu|W_alu_result [2]),
	.dataf(!\switches_export[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw|read_mux_out [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw|read_mux_out[1] .extended_lut = "off";
defparam \sw|read_mux_out[1] .lut_mask = 64'h00000303F0F00303;
defparam \sw|read_mux_out[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N34
dffeas \sw|readdata[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\sw|read_mux_out [1]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw|readdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sw|readdata[1] .is_wysiwyg = "true";
defparam \sw|readdata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N44
dffeas \mm_interconnect_0|sw_s1_translator|av_readdata_pre[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\sw|readdata [1]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sw_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sw_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sw_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N42
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[1]~3 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[1]~3_combout  = ( \mm_interconnect_0|sw_s1_translator|av_readdata_pre [1] & ( \mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( 
// (!\mm_interconnect_0|sw_s1_translator|read_latency_shift_reg [0] & (!\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [1] & ((!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) # 
// (!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [1])))) ) ) ) # ( !\mm_interconnect_0|sw_s1_translator|av_readdata_pre [1] & ( \mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( 
// (!\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [1] & ((!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) # (!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [1]))) ) ) ) # ( 
// \mm_interconnect_0|sw_s1_translator|av_readdata_pre [1] & ( !\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( (!\mm_interconnect_0|sw_s1_translator|read_latency_shift_reg [0] & 
// ((!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) # (!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [1]))) ) ) ) # ( !\mm_interconnect_0|sw_s1_translator|av_readdata_pre [1] & ( 
// !\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) # (!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [1]) ) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datab(!\mm_interconnect_0|sw_s1_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [1]),
	.datad(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [1]),
	.datae(!\mm_interconnect_0|sw_s1_translator|av_readdata_pre [1]),
	.dataf(!\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[1]~3 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[1]~3 .lut_mask = 64'hFFAACC88F0A0C080;
defparam \mm_interconnect_0|rsp_mux|src_data[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N12
cyclonev_lcell_comb \display1|data_out~4 (
// Equation(s):
// \display1|data_out~4_combout  = ( \display1|data_out [1] & ( \mm_interconnect_0|router|Equal6~0_combout  & ( (!\lab03|cpu|d_writedata[1]~DUPLICATE_q ) # (\lab03|cpu|W_alu_result [2]) ) ) ) # ( !\display1|data_out [1] & ( 
// \mm_interconnect_0|router|Equal6~0_combout  & ( (\lab03|cpu|W_alu_result [2] & \lab03|cpu|d_writedata[1]~DUPLICATE_q ) ) ) ) # ( \display1|data_out [1] & ( !\mm_interconnect_0|router|Equal6~0_combout  & ( !\lab03|cpu|d_writedata[1]~DUPLICATE_q  ) ) ) # ( 
// !\display1|data_out [1] & ( !\mm_interconnect_0|router|Equal6~0_combout  & ( !\lab03|cpu|d_writedata[1]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|W_alu_result [2]),
	.datac(!\lab03|cpu|d_writedata[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\display1|data_out [1]),
	.dataf(!\mm_interconnect_0|router|Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display1|data_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display1|data_out~4 .extended_lut = "off";
defparam \display1|data_out~4 .lut_mask = 64'hF0F0F0F00303F3F3;
defparam \display1|data_out~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N13
dffeas \display1|data_out[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\display1|data_out~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display1|data_out[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display1|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \display1|data_out[1] .is_wysiwyg = "true";
defparam \display1|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N33
cyclonev_lcell_comb \display1|readdata[1] (
// Equation(s):
// \display1|readdata [1] = ( !\lab03|cpu|W_alu_result [2] & ( !\lab03|cpu|W_alu_result [4] & ( (!\lab03|cpu|W_alu_result [3] & !\display1|data_out [1]) ) ) )

	.dataa(!\lab03|cpu|W_alu_result [3]),
	.datab(!\display1|data_out [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\lab03|cpu|W_alu_result [2]),
	.dataf(!\lab03|cpu|W_alu_result [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display1|readdata [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display1|readdata[1] .extended_lut = "off";
defparam \display1|readdata[1] .lut_mask = 64'h8888000000000000;
defparam \display1|readdata[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N35
dffeas \mm_interconnect_0|display1_s1_translator|av_readdata_pre[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\display1|readdata [1]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|display1_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|display1_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|display1_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N54
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[1] (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data [1] = ( \mm_interconnect_0|rsp_mux|src_data[1]~3_combout  & ( \mm_interconnect_0|display1_s1_translator|av_readdata_pre [1] & ( (((\sram|the_altsyncram|auto_generated|q_a [1] & 
// \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )) # (\mm_interconnect_0|display1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )) # (\mm_interconnect_0|rsp_mux|src_data[1]~4_combout ) ) ) ) # ( 
// !\mm_interconnect_0|rsp_mux|src_data[1]~3_combout  & ( \mm_interconnect_0|display1_s1_translator|av_readdata_pre [1] ) ) # ( \mm_interconnect_0|rsp_mux|src_data[1]~3_combout  & ( !\mm_interconnect_0|display1_s1_translator|av_readdata_pre [1] & ( 
// ((\sram|the_altsyncram|auto_generated|q_a [1] & \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )) # (\mm_interconnect_0|rsp_mux|src_data[1]~4_combout ) ) ) ) # ( !\mm_interconnect_0|rsp_mux|src_data[1]~3_combout  & ( 
// !\mm_interconnect_0|display1_s1_translator|av_readdata_pre [1] ) )

	.dataa(!\sram|the_altsyncram|auto_generated|q_a [1]),
	.datab(!\mm_interconnect_0|rsp_mux|src_data[1]~4_combout ),
	.datac(!\mm_interconnect_0|display1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datad(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datae(!\mm_interconnect_0|rsp_mux|src_data[1]~3_combout ),
	.dataf(!\mm_interconnect_0|display1_s1_translator|av_readdata_pre [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[1] .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[1] .lut_mask = 64'hFFFF3377FFFF3F7F;
defparam \mm_interconnect_0|rsp_mux|src_data[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N55
dffeas \lab03|cpu|av_ld_byte0_data[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_data [1]),
	.asdata(\lab03|cpu|av_ld_byte1_data [1]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|av_ld_rshift8~0_combout ),
	.ena(\lab03|cpu|av_ld_byte0_data[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|av_ld_byte0_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte0_data[1] .is_wysiwyg = "true";
defparam \lab03|cpu|av_ld_byte0_data[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N39
cyclonev_lcell_comb \lab03|cpu|W_rf_wr_data[1]~0 (
// Equation(s):
// \lab03|cpu|W_rf_wr_data[1]~0_combout  = ( \lab03|cpu|W_alu_result [1] & ( (!\lab03|cpu|R_ctrl_ld~q  & (!\lab03|cpu|R_ctrl_br_cmp~q  & ((!\lab03|cpu|R_ctrl_rd_ctl_reg~q )))) # (\lab03|cpu|R_ctrl_ld~q  & (((\lab03|cpu|av_ld_byte0_data [1])))) ) ) # ( 
// !\lab03|cpu|W_alu_result [1] & ( (\lab03|cpu|R_ctrl_ld~q  & \lab03|cpu|av_ld_byte0_data [1]) ) )

	.dataa(!\lab03|cpu|R_ctrl_ld~q ),
	.datab(!\lab03|cpu|R_ctrl_br_cmp~q ),
	.datac(!\lab03|cpu|av_ld_byte0_data [1]),
	.datad(!\lab03|cpu|R_ctrl_rd_ctl_reg~q ),
	.datae(gnd),
	.dataf(!\lab03|cpu|W_alu_result [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|W_rf_wr_data[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|W_rf_wr_data[1]~0 .extended_lut = "off";
defparam \lab03|cpu|W_rf_wr_data[1]~0 .lut_mask = 64'h050505058D058D05;
defparam \lab03|cpu|W_rf_wr_data[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N27
cyclonev_lcell_comb \lab03|cpu|E_st_data[25]~2 (
// Equation(s):
// \lab03|cpu|E_st_data[25]~2_combout  = ( \lab03|cpu|D_ctrl_mem16~1_combout  & ( (!\lab03|cpu|D_ctrl_mem8~1_combout  & (\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1])) # (\lab03|cpu|D_ctrl_mem8~1_combout  & 
// ((\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]))) ) ) # ( !\lab03|cpu|D_ctrl_mem16~1_combout  & ( (!\lab03|cpu|D_ctrl_mem8~1_combout  & ((\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b 
// [1]))) # (\lab03|cpu|D_ctrl_mem8~1_combout  & (\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25])) ) )

	.dataa(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25]),
	.datab(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datac(!\lab03|cpu|D_ctrl_mem8~1_combout ),
	.datad(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.datae(gnd),
	.dataf(!\lab03|cpu|D_ctrl_mem16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_st_data[25]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_st_data[25]~2 .extended_lut = "off";
defparam \lab03|cpu|E_st_data[25]~2 .lut_mask = 64'h35353535303F303F;
defparam \lab03|cpu|E_st_data[25]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N29
dffeas \lab03|cpu|d_writedata[25] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_st_data[25]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|d_writedata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|d_writedata[25] .is_wysiwyg = "true";
defparam \lab03|cpu|d_writedata[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N33
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~4 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~4_combout  = (\lab03|cpu|d_writedata [25] & \mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(!\lab03|cpu|d_writedata [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~4 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~4 .lut_mask = 64'h0055005500550055;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N3
cyclonev_lcell_comb \lab03|cpu|F_iw[26]~4 (
// Equation(s):
// \lab03|cpu|F_iw[26]~4_combout  = ( \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [26] & ( (!\lab03|cpu|intr_req~combout  & (((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \sram|the_altsyncram|auto_generated|q_a [26])) # 
// (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ))) ) ) # ( !\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [26] & ( (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (!\lab03|cpu|intr_req~combout  & 
// \sram|the_altsyncram|auto_generated|q_a [26])) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\lab03|cpu|intr_req~combout ),
	.datad(!\sram|the_altsyncram|auto_generated|q_a [26]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|F_iw[26]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|F_iw[26]~4 .extended_lut = "off";
defparam \lab03|cpu|F_iw[26]~4 .lut_mask = 64'h0050005030703070;
defparam \lab03|cpu|F_iw[26]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N4
dffeas \lab03|cpu|D_iw[26] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|F_iw[26]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\lab03|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|D_iw [26]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|D_iw[26] .is_wysiwyg = "true";
defparam \lab03|cpu|D_iw[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N34
dffeas \lab03|cpu|d_writedata[17] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|d_writedata[17]~feeder_combout ),
	.asdata(\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|d_writedata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|d_writedata[17] .is_wysiwyg = "true";
defparam \lab03|cpu|d_writedata[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N18
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~23 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~23_combout  = ( \lab03|cpu|d_writedata [17] & ( \mm_interconnect_0|cmd_mux_002|saved_grant [0] ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|d_writedata [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~23 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~23 .lut_mask = 64'h0000000033333333;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N21
cyclonev_lcell_comb \lab03|cpu|F_iw[23]~1 (
// Equation(s):
// \lab03|cpu|F_iw[23]~1_combout  = ( \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [23] & ( (!\lab03|cpu|intr_req~combout  & (((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \sram|the_altsyncram|auto_generated|q_a [23])) # 
// (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ))) ) ) # ( !\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [23] & ( (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (\sram|the_altsyncram|auto_generated|q_a [23] & 
// !\lab03|cpu|intr_req~combout )) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\sram|the_altsyncram|auto_generated|q_a [23]),
	.datad(!\lab03|cpu|intr_req~combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|F_iw[23]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|F_iw[23]~1 .extended_lut = "off";
defparam \lab03|cpu|F_iw[23]~1 .lut_mask = 64'h0500050037003700;
defparam \lab03|cpu|F_iw[23]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N22
dffeas \lab03|cpu|D_iw[23] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|F_iw[23]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\lab03|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|D_iw [23]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|D_iw[23] .is_wysiwyg = "true";
defparam \lab03|cpu|D_iw[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N21
cyclonev_lcell_comb \lab03|cpu|d_writedata[2]~feeder (
// Equation(s):
// \lab03|cpu|d_writedata[2]~feeder_combout  = \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]

	.dataa(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|d_writedata[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|d_writedata[2]~feeder .extended_lut = "off";
defparam \lab03|cpu|d_writedata[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \lab03|cpu|d_writedata[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N22
dffeas \lab03|cpu|d_writedata[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|d_writedata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|d_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|d_writedata[2] .is_wysiwyg = "true";
defparam \lab03|cpu|d_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N54
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~13 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~13_combout  = ( \mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( \lab03|cpu|d_writedata [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.dataf(!\lab03|cpu|d_writedata [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~13 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~13 .lut_mask = 64'h000000000000FFFF;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N42
cyclonev_lcell_comb \lab03|cpu|F_iw[6]~17 (
// Equation(s):
// \lab03|cpu|F_iw[6]~17_combout  = ( \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( (!\lab03|cpu|intr_req~combout  & (((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \sram|the_altsyncram|auto_generated|q_a [6])) # 
// (\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [6]))) ) ) # ( !\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (!\lab03|cpu|intr_req~combout  & 
// \sram|the_altsyncram|auto_generated|q_a [6])) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(!\lab03|cpu|intr_req~combout ),
	.datac(!\sram|the_altsyncram|auto_generated|q_a [6]),
	.datad(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [6]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|F_iw[6]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|F_iw[6]~17 .extended_lut = "off";
defparam \lab03|cpu|F_iw[6]~17 .lut_mask = 64'h0404040404CC04CC;
defparam \lab03|cpu|F_iw[6]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N43
dffeas \lab03|cpu|D_iw[6] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|F_iw[6]~17_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\lab03|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|D_iw [6]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|D_iw[6] .is_wysiwyg = "true";
defparam \lab03|cpu|D_iw[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N6
cyclonev_lcell_comb \lab03|cpu|R_src2_lo[0]~5 (
// Equation(s):
// \lab03|cpu|R_src2_lo[0]~5_combout  = ( \lab03|cpu|D_iw [6] & ( (!\lab03|cpu|R_ctrl_hi_imm16~q  & (!\lab03|cpu|R_ctrl_force_src2_zero~q  & ((!\lab03|cpu|R_src2_lo~0_combout ) # (\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b 
// [0])))) ) ) # ( !\lab03|cpu|D_iw [6] & ( (!\lab03|cpu|R_ctrl_hi_imm16~q  & (!\lab03|cpu|R_ctrl_force_src2_zero~q  & (\lab03|cpu|R_src2_lo~0_combout  & \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]))) ) )

	.dataa(!\lab03|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\lab03|cpu|R_ctrl_force_src2_zero~q ),
	.datac(!\lab03|cpu|R_src2_lo~0_combout ),
	.datad(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datae(gnd),
	.dataf(!\lab03|cpu|D_iw [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|R_src2_lo[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|R_src2_lo[0]~5 .extended_lut = "off";
defparam \lab03|cpu|R_src2_lo[0]~5 .lut_mask = 64'h0008000880888088;
defparam \lab03|cpu|R_src2_lo[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y8_N7
dffeas \lab03|cpu|E_src2[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|R_src2_lo[0]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src2[0] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src2[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N45
cyclonev_lcell_comb \lab03|cpu|E_mem_byte_en[3]~2 (
// Equation(s):
// \lab03|cpu|E_mem_byte_en[3]~2_combout  = (!\lab03|cpu|Add2~49_sumout  & ((!\lab03|cpu|D_ctrl_mem16~1_combout  $ (!\lab03|cpu|D_ctrl_mem8~1_combout )))) # (\lab03|cpu|Add2~49_sumout  & (((\lab03|cpu|D_ctrl_mem8~1_combout ) # 
// (\lab03|cpu|D_ctrl_mem16~1_combout )) # (\lab03|cpu|Add2~57_sumout )))

	.dataa(!\lab03|cpu|Add2~49_sumout ),
	.datab(!\lab03|cpu|Add2~57_sumout ),
	.datac(!\lab03|cpu|D_ctrl_mem16~1_combout ),
	.datad(!\lab03|cpu|D_ctrl_mem8~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_mem_byte_en[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_mem_byte_en[3]~2 .extended_lut = "off";
defparam \lab03|cpu|E_mem_byte_en[3]~2 .lut_mask = 64'h1FF51FF51FF51FF5;
defparam \lab03|cpu|E_mem_byte_en[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N46
dffeas \lab03|cpu|d_byteenable[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_mem_byte_en[3]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|d_byteenable [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|d_byteenable[3] .is_wysiwyg = "true";
defparam \lab03|cpu|d_byteenable[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N15
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_data[35] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_data [35] = ( \mm_interconnect_0|cmd_mux_002|saved_grant [1] & ( \lab03|cpu|d_byteenable [3] ) ) # ( !\mm_interconnect_0|cmd_mux_002|saved_grant [1] & ( \lab03|cpu|d_byteenable [3] & ( 
// \mm_interconnect_0|cmd_mux_002|saved_grant [0] ) ) ) # ( \mm_interconnect_0|cmd_mux_002|saved_grant [1] & ( !\lab03|cpu|d_byteenable [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(gnd),
	.datae(!\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.dataf(!\lab03|cpu|d_byteenable [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_data [35]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_data[35] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_data[35] .lut_mask = 64'h0000FFFF0F0FFFFF;
defparam \mm_interconnect_0|cmd_mux_002|src_data[35] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N39
cyclonev_lcell_comb \lab03|cpu|F_iw[31]~31 (
// Equation(s):
// \lab03|cpu|F_iw[31]~31_combout  = ( \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [31] & ( (!\lab03|cpu|intr_req~combout  & (((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \sram|the_altsyncram|auto_generated|q_a [31])) # 
// (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ))) ) ) # ( !\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [31] & ( (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (\sram|the_altsyncram|auto_generated|q_a [31] & 
// !\lab03|cpu|intr_req~combout )) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\sram|the_altsyncram|auto_generated|q_a [31]),
	.datad(!\lab03|cpu|intr_req~combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|F_iw[31]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|F_iw[31]~31 .extended_lut = "off";
defparam \lab03|cpu|F_iw[31]~31 .lut_mask = 64'h0500050037003700;
defparam \lab03|cpu|F_iw[31]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N40
dffeas \lab03|cpu|D_iw[31] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|F_iw[31]~31_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\lab03|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|D_iw [31]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|D_iw[31] .is_wysiwyg = "true";
defparam \lab03|cpu|D_iw[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N25
dffeas \lab03|cpu|E_src1[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [1]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_src1[1]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src1[1] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src1[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N36
cyclonev_lcell_comb \lab03|cpu|E_mem_byte_en[1]~3 (
// Equation(s):
// \lab03|cpu|E_mem_byte_en[1]~3_combout  = ( \lab03|cpu|Add2~57_sumout  & ( (!\lab03|cpu|Add2~49_sumout ) # (!\lab03|cpu|D_ctrl_mem8~1_combout  $ (!\lab03|cpu|D_ctrl_mem16~1_combout )) ) ) # ( !\lab03|cpu|Add2~57_sumout  & ( 
// (!\lab03|cpu|D_ctrl_mem8~1_combout  & (\lab03|cpu|D_ctrl_mem16~1_combout )) # (\lab03|cpu|D_ctrl_mem8~1_combout  & ((!\lab03|cpu|D_ctrl_mem16~1_combout ) # (!\lab03|cpu|Add2~49_sumout ))) ) )

	.dataa(!\lab03|cpu|D_ctrl_mem8~1_combout ),
	.datab(!\lab03|cpu|D_ctrl_mem16~1_combout ),
	.datac(!\lab03|cpu|Add2~49_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|Add2~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_mem_byte_en[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_mem_byte_en[1]~3 .extended_lut = "off";
defparam \lab03|cpu|E_mem_byte_en[1]~3 .lut_mask = 64'h76767676F6F6F6F6;
defparam \lab03|cpu|E_mem_byte_en[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N37
dffeas \lab03|cpu|d_byteenable[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_mem_byte_en[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|d_byteenable [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|d_byteenable[1] .is_wysiwyg = "true";
defparam \lab03|cpu|d_byteenable[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N24
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_data[33] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_data [33] = ( \lab03|cpu|d_byteenable [1] & ( (\mm_interconnect_0|cmd_mux_001|saved_grant [1]) # (\mm_interconnect_0|cmd_mux_001|saved_grant [0]) ) ) # ( !\lab03|cpu|d_byteenable [1] & ( 
// \mm_interconnect_0|cmd_mux_001|saved_grant [1] ) )

	.dataa(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|d_byteenable [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_data [33]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_data[33] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_data[33] .lut_mask = 64'h0F0F0F0F5F5F5F5F;
defparam \mm_interconnect_0|cmd_mux_001|src_data[33] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N25
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|byteenable[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_data [33]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|byteenable [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|byteenable[1] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|byteenable[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N27
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_byteenable[1]~3 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout  = (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|byteenable [1])

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|byteenable [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_byteenable[1]~3 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_byteenable[1]~3 .lut_mask = 64'h55FF55FF55FF55FF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_byteenable[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N32
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[31] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[31]~feeder_combout ),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[31]~0_combout ),
	.sload(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[31] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N0
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~51 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~51_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr 
// [33] & ( ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [31]))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [31]))) # (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) ) ) # ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [33] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [31]))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [31])))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [31]),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [31]),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [33]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~51 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~51 .lut_mask = 64'h048C048C37BF37BF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N2
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[32] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[19]~26_combout ),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[19]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [32]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[32] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[32] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N18
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[32]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[32]~feeder_combout  = ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [32] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [32]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[32]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[32]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[32]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[32]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N20
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[32] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [32]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[32] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N49
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg[8] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~33_sumout ),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [32]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg[8] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N45
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[6]~6 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[6]~6_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [8] & ( (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [6]) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ) ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [8] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  & \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [6]) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [6]),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[6]~6 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[6]~6 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N22
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[30] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[30]~feeder_combout ),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[30] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N10
dffeas \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[30] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [30]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [30]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[30] .is_wysiwyg = "true";
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N15
cyclonev_lcell_comb \lab03|cpu|F_iw[30]~30 (
// Equation(s):
// \lab03|cpu|F_iw[30]~30_combout  = ( \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ( (!\lab03|cpu|intr_req~combout  & (((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre 
// [30])) # (\sram|the_altsyncram|auto_generated|q_a [30]))) ) ) # ( !\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ( (!\lab03|cpu|intr_req~combout  & (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [30])) ) )

	.dataa(!\lab03|cpu|intr_req~combout ),
	.datab(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [30]),
	.datad(!\sram|the_altsyncram|auto_generated|q_a [30]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|F_iw[30]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|F_iw[30]~30 .extended_lut = "off";
defparam \lab03|cpu|F_iw[30]~30 .lut_mask = 64'h0202020202AA02AA;
defparam \lab03|cpu|F_iw[30]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N17
dffeas \lab03|cpu|D_iw[30] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|F_iw[30]~30_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\lab03|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|D_iw [30]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|D_iw[30] .is_wysiwyg = "true";
defparam \lab03|cpu|D_iw[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N0
cyclonev_lcell_comb \lab03|cpu|R_src1[10]~11 (
// Equation(s):
// \lab03|cpu|R_src1[10]~11_combout  = ( \lab03|cpu|R_src1~1_combout  & ( (!\lab03|cpu|R_src1~0_combout  & (\lab03|cpu|D_iw [14])) # (\lab03|cpu|R_src1~0_combout  & ((\lab03|cpu|Add0~37_sumout ))) ) ) # ( !\lab03|cpu|R_src1~1_combout  & ( 
// (!\lab03|cpu|R_src1~0_combout  & (\lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10])) # (\lab03|cpu|R_src1~0_combout  & ((\lab03|cpu|Add0~37_sumout ))) ) )

	.dataa(!\lab03|cpu|R_src1~0_combout ),
	.datab(!\lab03|cpu|D_iw [14]),
	.datac(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10]),
	.datad(!\lab03|cpu|Add0~37_sumout ),
	.datae(gnd),
	.dataf(!\lab03|cpu|R_src1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|R_src1[10]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|R_src1[10]~11 .extended_lut = "off";
defparam \lab03|cpu|R_src1[10]~11 .lut_mask = 64'h0A5F0A5F22772277;
defparam \lab03|cpu|R_src1[10]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y9_N1
dffeas \lab03|cpu|E_src1[10] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|R_src1[10]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src1[10] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src1[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N12
cyclonev_lcell_comb \lab03|cpu|E_logic_result[10]~9 (
// Equation(s):
// \lab03|cpu|E_logic_result[10]~9_combout  = ( \lab03|cpu|E_src2 [10] & ( !\lab03|cpu|R_logic_op [1] $ (((!\lab03|cpu|R_logic_op [0]) # (!\lab03|cpu|E_src1 [10]))) ) ) # ( !\lab03|cpu|E_src2 [10] & ( (!\lab03|cpu|R_logic_op [1] & (!\lab03|cpu|R_logic_op [0] 
// & !\lab03|cpu|E_src1 [10])) # (\lab03|cpu|R_logic_op [1] & ((\lab03|cpu|E_src1 [10]))) ) )

	.dataa(!\lab03|cpu|R_logic_op [1]),
	.datab(!\lab03|cpu|R_logic_op [0]),
	.datac(!\lab03|cpu|E_src1 [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_src2 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_logic_result[10]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_logic_result[10]~9 .extended_lut = "off";
defparam \lab03|cpu|E_logic_result[10]~9 .lut_mask = 64'h8585858556565656;
defparam \lab03|cpu|E_logic_result[10]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y8_N4
dffeas \lab03|cpu|E_shift_rot_result[10]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_shift_rot_result_nxt[10]~9_combout ),
	.asdata(\lab03|cpu|E_src1 [10]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_shift_rot_result[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result[10]~DUPLICATE .is_wysiwyg = "true";
defparam \lab03|cpu|E_shift_rot_result[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N51
cyclonev_lcell_comb \lab03|cpu|E_alu_result[10]~10 (
// Equation(s):
// \lab03|cpu|E_alu_result[10]~10_combout  = ( \lab03|cpu|E_shift_rot_result[10]~DUPLICATE_q  & ( ((!\lab03|cpu|R_ctrl_logic~q  & ((\lab03|cpu|Add2~37_sumout ))) # (\lab03|cpu|R_ctrl_logic~q  & (\lab03|cpu|E_logic_result[10]~9_combout ))) # 
// (\lab03|cpu|R_ctrl_shift_rot~q ) ) ) # ( !\lab03|cpu|E_shift_rot_result[10]~DUPLICATE_q  & ( (!\lab03|cpu|R_ctrl_shift_rot~q  & ((!\lab03|cpu|R_ctrl_logic~q  & ((\lab03|cpu|Add2~37_sumout ))) # (\lab03|cpu|R_ctrl_logic~q  & 
// (\lab03|cpu|E_logic_result[10]~9_combout )))) ) )

	.dataa(!\lab03|cpu|R_ctrl_logic~q ),
	.datab(!\lab03|cpu|R_ctrl_shift_rot~q ),
	.datac(!\lab03|cpu|E_logic_result[10]~9_combout ),
	.datad(!\lab03|cpu|Add2~37_sumout ),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_shift_rot_result[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_alu_result[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_alu_result[10]~10 .extended_lut = "off";
defparam \lab03|cpu|E_alu_result[10]~10 .lut_mask = 64'h048C048C37BF37BF;
defparam \lab03|cpu|E_alu_result[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y7_N52
dffeas \lab03|cpu|W_alu_result[10] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_alu_result[10]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|W_alu_result [10]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|W_alu_result[10] .is_wysiwyg = "true";
defparam \lab03|cpu|W_alu_result[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N57
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_data[46] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_data [46] = ( \lab03|cpu|F_pc[8]~DUPLICATE_q  & ( \lab03|cpu|W_alu_result [10] & ( (\mm_interconnect_0|cmd_mux_002|saved_grant [0]) # (\mm_interconnect_0|cmd_mux_002|saved_grant [1]) ) ) ) # ( 
// !\lab03|cpu|F_pc[8]~DUPLICATE_q  & ( \lab03|cpu|W_alu_result [10] & ( \mm_interconnect_0|cmd_mux_002|saved_grant [0] ) ) ) # ( \lab03|cpu|F_pc[8]~DUPLICATE_q  & ( !\lab03|cpu|W_alu_result [10] & ( \mm_interconnect_0|cmd_mux_002|saved_grant [1] ) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datae(!\lab03|cpu|F_pc[8]~DUPLICATE_q ),
	.dataf(!\lab03|cpu|W_alu_result [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_data [46]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_data[46] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_data[46] .lut_mask = 64'h0000555500FF55FF;
defparam \mm_interconnect_0|cmd_mux_002|src_data[46] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N15
cyclonev_lcell_comb \lab03|cpu|F_iw[29]~29 (
// Equation(s):
// \lab03|cpu|F_iw[29]~29_combout  = ( \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [29] & ( (!\lab03|cpu|intr_req~combout  & (((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \sram|the_altsyncram|auto_generated|q_a [29])) # 
// (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ))) ) ) # ( !\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [29] & ( (!\lab03|cpu|intr_req~combout  & (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// \sram|the_altsyncram|auto_generated|q_a [29])) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datab(!\lab03|cpu|intr_req~combout ),
	.datac(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datad(!\sram|the_altsyncram|auto_generated|q_a [29]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|F_iw[29]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|F_iw[29]~29 .extended_lut = "off";
defparam \lab03|cpu|F_iw[29]~29 .lut_mask = 64'h000C000C444C444C;
defparam \lab03|cpu|F_iw[29]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N16
dffeas \lab03|cpu|D_iw[29] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|F_iw[29]~29_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\lab03|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|D_iw [29]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|D_iw[29] .is_wysiwyg = "true";
defparam \lab03|cpu|D_iw[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N42
cyclonev_lcell_comb \lab03|cpu|R_src1[7]~7 (
// Equation(s):
// \lab03|cpu|R_src1[7]~7_combout  = ( \lab03|cpu|Add0~21_sumout  & ( \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7] & ( ((!\lab03|cpu|R_src1~1_combout ) # (\lab03|cpu|R_src1~0_combout )) # (\lab03|cpu|D_iw [11]) ) ) ) # ( 
// !\lab03|cpu|Add0~21_sumout  & ( \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7] & ( (!\lab03|cpu|R_src1~0_combout  & ((!\lab03|cpu|R_src1~1_combout ) # (\lab03|cpu|D_iw [11]))) ) ) ) # ( \lab03|cpu|Add0~21_sumout  & ( 
// !\lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7] & ( ((\lab03|cpu|D_iw [11] & \lab03|cpu|R_src1~1_combout )) # (\lab03|cpu|R_src1~0_combout ) ) ) ) # ( !\lab03|cpu|Add0~21_sumout  & ( 
// !\lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7] & ( (\lab03|cpu|D_iw [11] & (\lab03|cpu|R_src1~1_combout  & !\lab03|cpu|R_src1~0_combout )) ) ) )

	.dataa(!\lab03|cpu|D_iw [11]),
	.datab(!\lab03|cpu|R_src1~1_combout ),
	.datac(!\lab03|cpu|R_src1~0_combout ),
	.datad(gnd),
	.datae(!\lab03|cpu|Add0~21_sumout ),
	.dataf(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|R_src1[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|R_src1[7]~7 .extended_lut = "off";
defparam \lab03|cpu|R_src1[7]~7 .lut_mask = 64'h10101F1FD0D0DFDF;
defparam \lab03|cpu|R_src1[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y9_N43
dffeas \lab03|cpu|E_src1[7] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|R_src1[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src1[7] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y8_N31
dffeas \lab03|cpu|E_shift_rot_result[7] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_shift_rot_result_nxt[7]~5_combout ),
	.asdata(\lab03|cpu|E_src1 [7]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_shift_rot_result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result[7] .is_wysiwyg = "true";
defparam \lab03|cpu|E_shift_rot_result[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N51
cyclonev_lcell_comb \lab03|cpu|E_logic_result[7]~5 (
// Equation(s):
// \lab03|cpu|E_logic_result[7]~5_combout  = (!\lab03|cpu|E_src1 [7] & ((!\lab03|cpu|R_logic_op [1] & (!\lab03|cpu|R_logic_op [0] & !\lab03|cpu|E_src2 [7])) # (\lab03|cpu|R_logic_op [1] & ((\lab03|cpu|E_src2 [7]))))) # (\lab03|cpu|E_src1 [7] & 
// (!\lab03|cpu|R_logic_op [1] $ (((!\lab03|cpu|R_logic_op [0]) # (!\lab03|cpu|E_src2 [7])))))

	.dataa(!\lab03|cpu|R_logic_op [1]),
	.datab(!\lab03|cpu|R_logic_op [0]),
	.datac(!\lab03|cpu|E_src1 [7]),
	.datad(!\lab03|cpu|E_src2 [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_logic_result[7]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_logic_result[7]~5 .extended_lut = "off";
defparam \lab03|cpu|E_logic_result[7]~5 .lut_mask = 64'h8556855685568556;
defparam \lab03|cpu|E_logic_result[7]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N24
cyclonev_lcell_comb \lab03|cpu|E_alu_result[7]~6 (
// Equation(s):
// \lab03|cpu|E_alu_result[7]~6_combout  = ( \lab03|cpu|R_ctrl_shift_rot~q  & ( \lab03|cpu|E_logic_result[7]~5_combout  & ( \lab03|cpu|E_shift_rot_result [7] ) ) ) # ( !\lab03|cpu|R_ctrl_shift_rot~q  & ( \lab03|cpu|E_logic_result[7]~5_combout  & ( 
// (\lab03|cpu|R_ctrl_logic~q ) # (\lab03|cpu|Add2~21_sumout ) ) ) ) # ( \lab03|cpu|R_ctrl_shift_rot~q  & ( !\lab03|cpu|E_logic_result[7]~5_combout  & ( \lab03|cpu|E_shift_rot_result [7] ) ) ) # ( !\lab03|cpu|R_ctrl_shift_rot~q  & ( 
// !\lab03|cpu|E_logic_result[7]~5_combout  & ( (\lab03|cpu|Add2~21_sumout  & !\lab03|cpu|R_ctrl_logic~q ) ) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|Add2~21_sumout ),
	.datac(!\lab03|cpu|E_shift_rot_result [7]),
	.datad(!\lab03|cpu|R_ctrl_logic~q ),
	.datae(!\lab03|cpu|R_ctrl_shift_rot~q ),
	.dataf(!\lab03|cpu|E_logic_result[7]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_alu_result[7]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_alu_result[7]~6 .extended_lut = "off";
defparam \lab03|cpu|E_alu_result[7]~6 .lut_mask = 64'h33000F0F33FF0F0F;
defparam \lab03|cpu|E_alu_result[7]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N25
dffeas \lab03|cpu|W_alu_result[7] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_alu_result[7]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|W_alu_result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|W_alu_result[7] .is_wysiwyg = "true";
defparam \lab03|cpu|W_alu_result[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N0
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_data[43] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_data [43] = ( \mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( \lab03|cpu|W_alu_result [7] ) ) # ( !\mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( \lab03|cpu|W_alu_result [7] & ( (\lab03|cpu|F_pc [5] & 
// \mm_interconnect_0|cmd_mux_002|saved_grant [1]) ) ) ) # ( \mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( !\lab03|cpu|W_alu_result [7] & ( (\lab03|cpu|F_pc [5] & \mm_interconnect_0|cmd_mux_002|saved_grant [1]) ) ) ) # ( 
// !\mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( !\lab03|cpu|W_alu_result [7] & ( (\lab03|cpu|F_pc [5] & \mm_interconnect_0|cmd_mux_002|saved_grant [1]) ) ) )

	.dataa(!\lab03|cpu|F_pc [5]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datad(gnd),
	.datae(!\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.dataf(!\lab03|cpu|W_alu_result [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_data [43]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_data[43] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_data[43] .lut_mask = 64'h050505050505FFFF;
defparam \mm_interconnect_0|cmd_mux_002|src_data[43] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N39
cyclonev_lcell_comb \lab03|cpu|F_iw[28]~28 (
// Equation(s):
// \lab03|cpu|F_iw[28]~28_combout  = ( \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [28] & ( \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( !\lab03|cpu|intr_req~combout  ) ) ) # ( 
// !\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [28] & ( \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( (!\lab03|cpu|intr_req~combout  & (\sram|the_altsyncram|auto_generated|q_a [28] & 
// \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )) ) ) ) # ( \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [28] & ( !\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( (!\lab03|cpu|intr_req~combout  & 
// (\sram|the_altsyncram|auto_generated|q_a [28] & \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )) ) ) ) # ( !\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [28] & ( !\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( 
// (!\lab03|cpu|intr_req~combout  & (\sram|the_altsyncram|auto_generated|q_a [28] & \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )) ) ) )

	.dataa(!\lab03|cpu|intr_req~combout ),
	.datab(gnd),
	.datac(!\sram|the_altsyncram|auto_generated|q_a [28]),
	.datad(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datae(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [28]),
	.dataf(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|F_iw[28]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|F_iw[28]~28 .extended_lut = "off";
defparam \lab03|cpu|F_iw[28]~28 .lut_mask = 64'h000A000A000AAAAA;
defparam \lab03|cpu|F_iw[28]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N40
dffeas \lab03|cpu|D_iw[28] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|F_iw[28]~28_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\lab03|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|D_iw [28]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|D_iw[28] .is_wysiwyg = "true";
defparam \lab03|cpu|D_iw[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N48
cyclonev_lcell_comb \lab03|cpu|R_src1[6]~5 (
// Equation(s):
// \lab03|cpu|R_src1[6]~5_combout  = ( \lab03|cpu|R_src1~1_combout  & ( \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6] & ( (!\lab03|cpu|R_src1~0_combout  & ((\lab03|cpu|D_iw [10]))) # (\lab03|cpu|R_src1~0_combout  & 
// (\lab03|cpu|Add0~13_sumout )) ) ) ) # ( !\lab03|cpu|R_src1~1_combout  & ( \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6] & ( (!\lab03|cpu|R_src1~0_combout ) # (\lab03|cpu|Add0~13_sumout ) ) ) ) # ( 
// \lab03|cpu|R_src1~1_combout  & ( !\lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6] & ( (!\lab03|cpu|R_src1~0_combout  & ((\lab03|cpu|D_iw [10]))) # (\lab03|cpu|R_src1~0_combout  & (\lab03|cpu|Add0~13_sumout )) ) ) ) # ( 
// !\lab03|cpu|R_src1~1_combout  & ( !\lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6] & ( (\lab03|cpu|R_src1~0_combout  & \lab03|cpu|Add0~13_sumout ) ) ) )

	.dataa(!\lab03|cpu|R_src1~0_combout ),
	.datab(!\lab03|cpu|Add0~13_sumout ),
	.datac(!\lab03|cpu|D_iw [10]),
	.datad(gnd),
	.datae(!\lab03|cpu|R_src1~1_combout ),
	.dataf(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|R_src1[6]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|R_src1[6]~5 .extended_lut = "off";
defparam \lab03|cpu|R_src1[6]~5 .lut_mask = 64'h11111B1BBBBB1B1B;
defparam \lab03|cpu|R_src1[6]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N49
dffeas \lab03|cpu|E_src1[6] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|R_src1[6]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src1[6] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y8_N35
dffeas \lab03|cpu|E_shift_rot_result[6] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_shift_rot_result_nxt[6]~3_combout ),
	.asdata(\lab03|cpu|E_src1 [6]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_shift_rot_result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result[6] .is_wysiwyg = "true";
defparam \lab03|cpu|E_shift_rot_result[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N12
cyclonev_lcell_comb \lab03|cpu|E_shift_rot_result_nxt[5]~4 (
// Equation(s):
// \lab03|cpu|E_shift_rot_result_nxt[5]~4_combout  = ( \lab03|cpu|E_shift_rot_result [4] & ( (!\lab03|cpu|R_ctrl_shift_rot_right~q ) # (\lab03|cpu|E_shift_rot_result [6]) ) ) # ( !\lab03|cpu|E_shift_rot_result [4] & ( (\lab03|cpu|R_ctrl_shift_rot_right~q  & 
// \lab03|cpu|E_shift_rot_result [6]) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\lab03|cpu|E_shift_rot_result [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_shift_rot_result [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_shift_rot_result_nxt[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result_nxt[5]~4 .extended_lut = "off";
defparam \lab03|cpu|E_shift_rot_result_nxt[5]~4 .lut_mask = 64'h03030303CFCFCFCF;
defparam \lab03|cpu|E_shift_rot_result_nxt[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y8_N14
dffeas \lab03|cpu|E_shift_rot_result[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_shift_rot_result_nxt[5]~4_combout ),
	.asdata(\lab03|cpu|E_src1 [5]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_shift_rot_result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result[5] .is_wysiwyg = "true";
defparam \lab03|cpu|E_shift_rot_result[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N33
cyclonev_lcell_comb \lab03|cpu|E_shift_rot_result_nxt[6]~3 (
// Equation(s):
// \lab03|cpu|E_shift_rot_result_nxt[6]~3_combout  = ( \lab03|cpu|E_shift_rot_result [7] & ( (\lab03|cpu|E_shift_rot_result [5]) # (\lab03|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( !\lab03|cpu|E_shift_rot_result [7] & ( (!\lab03|cpu|R_ctrl_shift_rot_right~q  & 
// \lab03|cpu|E_shift_rot_result [5]) ) )

	.dataa(!\lab03|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\lab03|cpu|E_shift_rot_result [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_shift_rot_result [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_shift_rot_result_nxt[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result_nxt[6]~3 .extended_lut = "off";
defparam \lab03|cpu|E_shift_rot_result_nxt[6]~3 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \lab03|cpu|E_shift_rot_result_nxt[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y8_N34
dffeas \lab03|cpu|E_shift_rot_result[6]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_shift_rot_result_nxt[6]~3_combout ),
	.asdata(\lab03|cpu|E_src1 [6]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_shift_rot_result[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result[6]~DUPLICATE .is_wysiwyg = "true";
defparam \lab03|cpu|E_shift_rot_result[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N0
cyclonev_lcell_comb \lab03|cpu|E_logic_result[6]~3 (
// Equation(s):
// \lab03|cpu|E_logic_result[6]~3_combout  = (!\lab03|cpu|E_src1 [6] & ((!\lab03|cpu|R_logic_op [1] & (!\lab03|cpu|R_logic_op [0] & !\lab03|cpu|E_src2 [6])) # (\lab03|cpu|R_logic_op [1] & ((\lab03|cpu|E_src2 [6]))))) # (\lab03|cpu|E_src1 [6] & 
// (!\lab03|cpu|R_logic_op [1] $ (((!\lab03|cpu|R_logic_op [0]) # (!\lab03|cpu|E_src2 [6])))))

	.dataa(!\lab03|cpu|R_logic_op [0]),
	.datab(!\lab03|cpu|R_logic_op [1]),
	.datac(!\lab03|cpu|E_src1 [6]),
	.datad(!\lab03|cpu|E_src2 [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_logic_result[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_logic_result[6]~3 .extended_lut = "off";
defparam \lab03|cpu|E_logic_result[6]~3 .lut_mask = 64'h8336833683368336;
defparam \lab03|cpu|E_logic_result[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N12
cyclonev_lcell_comb \lab03|cpu|E_alu_result[6]~4 (
// Equation(s):
// \lab03|cpu|E_alu_result[6]~4_combout  = ( \lab03|cpu|E_logic_result[6]~3_combout  & ( (!\lab03|cpu|R_ctrl_shift_rot~q  & (((\lab03|cpu|Add2~13_sumout )) # (\lab03|cpu|R_ctrl_logic~q ))) # (\lab03|cpu|R_ctrl_shift_rot~q  & 
// (((\lab03|cpu|E_shift_rot_result[6]~DUPLICATE_q )))) ) ) # ( !\lab03|cpu|E_logic_result[6]~3_combout  & ( (!\lab03|cpu|R_ctrl_shift_rot~q  & (!\lab03|cpu|R_ctrl_logic~q  & ((\lab03|cpu|Add2~13_sumout )))) # (\lab03|cpu|R_ctrl_shift_rot~q  & 
// (((\lab03|cpu|E_shift_rot_result[6]~DUPLICATE_q )))) ) )

	.dataa(!\lab03|cpu|R_ctrl_logic~q ),
	.datab(!\lab03|cpu|R_ctrl_shift_rot~q ),
	.datac(!\lab03|cpu|E_shift_rot_result[6]~DUPLICATE_q ),
	.datad(!\lab03|cpu|Add2~13_sumout ),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_logic_result[6]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_alu_result[6]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_alu_result[6]~4 .extended_lut = "off";
defparam \lab03|cpu|E_alu_result[6]~4 .lut_mask = 64'h038B038B47CF47CF;
defparam \lab03|cpu|E_alu_result[6]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y6_N13
dffeas \lab03|cpu|W_alu_result[6] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_alu_result[6]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|W_alu_result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|W_alu_result[6] .is_wysiwyg = "true";
defparam \lab03|cpu|W_alu_result[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N48
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_data[42] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_data [42] = ( \mm_interconnect_0|cmd_mux_002|saved_grant [1] & ( ((\lab03|cpu|W_alu_result [6] & \mm_interconnect_0|cmd_mux_002|saved_grant [0])) # (\lab03|cpu|F_pc [4]) ) ) # ( 
// !\mm_interconnect_0|cmd_mux_002|saved_grant [1] & ( (\lab03|cpu|W_alu_result [6] & \mm_interconnect_0|cmd_mux_002|saved_grant [0]) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|W_alu_result [6]),
	.datac(!\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(!\lab03|cpu|F_pc [4]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_data [42]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_data[42] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_data[42] .lut_mask = 64'h0303030303FF03FF;
defparam \mm_interconnect_0|cmd_mux_002|src_data[42] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N54
cyclonev_lcell_comb \lab03|cpu|F_iw[27]~27 (
// Equation(s):
// \lab03|cpu|F_iw[27]~27_combout  = ( \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( (!\lab03|cpu|intr_req~combout  & (((\sram|the_altsyncram|auto_generated|q_a [27] & \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )) # 
// (\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [27]))) ) ) # ( !\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( (!\lab03|cpu|intr_req~combout  & (\sram|the_altsyncram|auto_generated|q_a [27] & 
// \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )) ) )

	.dataa(!\lab03|cpu|intr_req~combout ),
	.datab(!\sram|the_altsyncram|auto_generated|q_a [27]),
	.datac(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datad(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [27]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|F_iw[27]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|F_iw[27]~27 .extended_lut = "off";
defparam \lab03|cpu|F_iw[27]~27 .lut_mask = 64'h0202020202AA02AA;
defparam \lab03|cpu|F_iw[27]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N55
dffeas \lab03|cpu|D_iw[27] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|F_iw[27]~27_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\lab03|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|D_iw [27]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|D_iw[27] .is_wysiwyg = "true";
defparam \lab03|cpu|D_iw[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N57
cyclonev_lcell_comb \lab03|cpu|R_src1[8]~10 (
// Equation(s):
// \lab03|cpu|R_src1[8]~10_combout  = ( \lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8] & ( (!\lab03|cpu|R_src1~0_combout  & ((!\lab03|cpu|R_src1~1_combout ) # ((\lab03|cpu|D_iw [12])))) # (\lab03|cpu|R_src1~0_combout  & 
// (((\lab03|cpu|Add0~33_sumout )))) ) ) # ( !\lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8] & ( (!\lab03|cpu|R_src1~0_combout  & (\lab03|cpu|R_src1~1_combout  & (\lab03|cpu|D_iw [12]))) # (\lab03|cpu|R_src1~0_combout  & 
// (((\lab03|cpu|Add0~33_sumout )))) ) )

	.dataa(!\lab03|cpu|R_src1~0_combout ),
	.datab(!\lab03|cpu|R_src1~1_combout ),
	.datac(!\lab03|cpu|D_iw [12]),
	.datad(!\lab03|cpu|Add0~33_sumout ),
	.datae(gnd),
	.dataf(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|R_src1[8]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|R_src1[8]~10 .extended_lut = "off";
defparam \lab03|cpu|R_src1[8]~10 .lut_mask = 64'h025702578ADF8ADF;
defparam \lab03|cpu|R_src1[8]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y9_N58
dffeas \lab03|cpu|E_src1[8] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|R_src1[8]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src1[8] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src1[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N42
cyclonev_lcell_comb \lab03|cpu|F_pc_no_crst_nxt[6]~9 (
// Equation(s):
// \lab03|cpu|F_pc_no_crst_nxt[6]~9_combout  = ( \lab03|cpu|Add2~33_sumout  & ( (!\lab03|cpu|F_pc_sel_nxt.01~0_combout  & ((\lab03|cpu|Add0~33_sumout ) # (\lab03|cpu|F_pc_sel_nxt.10~1_combout ))) ) ) # ( !\lab03|cpu|Add2~33_sumout  & ( 
// (!\lab03|cpu|F_pc_sel_nxt.01~0_combout  & (!\lab03|cpu|F_pc_sel_nxt.10~1_combout  & \lab03|cpu|Add0~33_sumout )) ) )

	.dataa(!\lab03|cpu|F_pc_sel_nxt.01~0_combout ),
	.datab(!\lab03|cpu|F_pc_sel_nxt.10~1_combout ),
	.datac(!\lab03|cpu|Add0~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|Add2~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|F_pc_no_crst_nxt[6]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|F_pc_no_crst_nxt[6]~9 .extended_lut = "off";
defparam \lab03|cpu|F_pc_no_crst_nxt[6]~9 .lut_mask = 64'h080808082A2A2A2A;
defparam \lab03|cpu|F_pc_no_crst_nxt[6]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y7_N43
dffeas \lab03|cpu|F_pc[6] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|F_pc_no_crst_nxt[6]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\lab03|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|F_pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|F_pc[6] .is_wysiwyg = "true";
defparam \lab03|cpu|F_pc[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N21
cyclonev_lcell_comb \lab03|cpu|Add0~25 (
// Equation(s):
// \lab03|cpu|Add0~25_sumout  = SUM(( \lab03|cpu|F_pc [7] ) + ( GND ) + ( \lab03|cpu|Add0~34  ))
// \lab03|cpu|Add0~26  = CARRY(( \lab03|cpu|F_pc [7] ) + ( GND ) + ( \lab03|cpu|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lab03|cpu|F_pc [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lab03|cpu|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lab03|cpu|Add0~25_sumout ),
	.cout(\lab03|cpu|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Add0~25 .extended_lut = "off";
defparam \lab03|cpu|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \lab03|cpu|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N39
cyclonev_lcell_comb \lab03|cpu|F_pc_no_crst_nxt[7]~8 (
// Equation(s):
// \lab03|cpu|F_pc_no_crst_nxt[7]~8_combout  = ( \lab03|cpu|Add2~25_sumout  & ( (!\lab03|cpu|F_pc_sel_nxt.01~0_combout  & ((\lab03|cpu|Add0~25_sumout ) # (\lab03|cpu|F_pc_sel_nxt.10~1_combout ))) ) ) # ( !\lab03|cpu|Add2~25_sumout  & ( 
// (!\lab03|cpu|F_pc_sel_nxt.01~0_combout  & (!\lab03|cpu|F_pc_sel_nxt.10~1_combout  & \lab03|cpu|Add0~25_sumout )) ) )

	.dataa(!\lab03|cpu|F_pc_sel_nxt.01~0_combout ),
	.datab(!\lab03|cpu|F_pc_sel_nxt.10~1_combout ),
	.datac(gnd),
	.datad(!\lab03|cpu|Add0~25_sumout ),
	.datae(gnd),
	.dataf(!\lab03|cpu|Add2~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|F_pc_no_crst_nxt[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|F_pc_no_crst_nxt[7]~8 .extended_lut = "off";
defparam \lab03|cpu|F_pc_no_crst_nxt[7]~8 .lut_mask = 64'h0088008822AA22AA;
defparam \lab03|cpu|F_pc_no_crst_nxt[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y7_N41
dffeas \lab03|cpu|F_pc[7] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|F_pc_no_crst_nxt[7]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\lab03|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|F_pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|F_pc[7] .is_wysiwyg = "true";
defparam \lab03|cpu|F_pc[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N45
cyclonev_lcell_comb \lab03|cpu|F_pc_no_crst_nxt[8]~10 (
// Equation(s):
// \lab03|cpu|F_pc_no_crst_nxt[8]~10_combout  = ( \lab03|cpu|Add2~37_sumout  & ( (!\lab03|cpu|F_pc_sel_nxt.01~0_combout  & ((\lab03|cpu|Add0~37_sumout ) # (\lab03|cpu|F_pc_sel_nxt.10~1_combout ))) ) ) # ( !\lab03|cpu|Add2~37_sumout  & ( 
// (!\lab03|cpu|F_pc_sel_nxt.01~0_combout  & (!\lab03|cpu|F_pc_sel_nxt.10~1_combout  & \lab03|cpu|Add0~37_sumout )) ) )

	.dataa(!\lab03|cpu|F_pc_sel_nxt.01~0_combout ),
	.datab(!\lab03|cpu|F_pc_sel_nxt.10~1_combout ),
	.datac(!\lab03|cpu|Add0~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|Add2~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|F_pc_no_crst_nxt[8]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|F_pc_no_crst_nxt[8]~10 .extended_lut = "off";
defparam \lab03|cpu|F_pc_no_crst_nxt[8]~10 .lut_mask = 64'h080808082A2A2A2A;
defparam \lab03|cpu|F_pc_no_crst_nxt[8]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y7_N46
dffeas \lab03|cpu|F_pc[8]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|F_pc_no_crst_nxt[8]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\lab03|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|F_pc[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|F_pc[8]~DUPLICATE .is_wysiwyg = "true";
defparam \lab03|cpu|F_pc[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N0
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_data[46] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_data [46] = ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( \lab03|cpu|W_alu_result [10] ) ) # ( !\mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( \lab03|cpu|W_alu_result [10] & ( 
// (\mm_interconnect_0|cmd_mux_001|saved_grant [1] & \lab03|cpu|F_pc[8]~DUPLICATE_q ) ) ) ) # ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( !\lab03|cpu|W_alu_result [10] & ( (\mm_interconnect_0|cmd_mux_001|saved_grant [1] & 
// \lab03|cpu|F_pc[8]~DUPLICATE_q ) ) ) ) # ( !\mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( !\lab03|cpu|W_alu_result [10] & ( (\mm_interconnect_0|cmd_mux_001|saved_grant [1] & \lab03|cpu|F_pc[8]~DUPLICATE_q ) ) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datab(!\lab03|cpu|F_pc[8]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.dataf(!\lab03|cpu|W_alu_result [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_data [46]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_data[46] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_data[46] .lut_mask = 64'h111111111111FFFF;
defparam \mm_interconnect_0|cmd_mux_001|src_data[46] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N2
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address[8] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_data [46]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address[8] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N1
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[22] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[22]~feeder_combout ),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[22] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N17
dffeas \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[22] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [22]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [22]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[22] .is_wysiwyg = "true";
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N27
cyclonev_lcell_comb \lab03|cpu|F_iw[22]~0 (
// Equation(s):
// \lab03|cpu|F_iw[22]~0_combout  = ( \sram|the_altsyncram|auto_generated|q_a [22] & ( (!\lab03|cpu|intr_req~combout  & (((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [22])) # 
// (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ))) ) ) # ( !\sram|the_altsyncram|auto_generated|q_a [22] & ( (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & (!\lab03|cpu|intr_req~combout  & 
// \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [22])) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\lab03|cpu|intr_req~combout ),
	.datad(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [22]),
	.datae(gnd),
	.dataf(!\sram|the_altsyncram|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|F_iw[22]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|F_iw[22]~0 .extended_lut = "off";
defparam \lab03|cpu|F_iw[22]~0 .lut_mask = 64'h0030003050705070;
defparam \lab03|cpu|F_iw[22]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N28
dffeas \lab03|cpu|D_iw[22] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|F_iw[22]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\lab03|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|D_iw [22]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|D_iw[22] .is_wysiwyg = "true";
defparam \lab03|cpu|D_iw[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N19
dffeas \lab03|cpu|E_src2[7] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_src2[7]~feeder_combout ),
	.asdata(\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_src2[15]~0_combout ),
	.sload(!\lab03|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src2[7] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src2[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N36
cyclonev_lcell_comb \lab03|cpu|F_pc_no_crst_nxt[5]~7 (
// Equation(s):
// \lab03|cpu|F_pc_no_crst_nxt[5]~7_combout  = ( \lab03|cpu|Add0~21_sumout  & ( (!\lab03|cpu|F_pc_sel_nxt.01~0_combout  & ((!\lab03|cpu|F_pc_sel_nxt.10~1_combout ) # (\lab03|cpu|Add2~21_sumout ))) ) ) # ( !\lab03|cpu|Add0~21_sumout  & ( 
// (!\lab03|cpu|F_pc_sel_nxt.01~0_combout  & (\lab03|cpu|F_pc_sel_nxt.10~1_combout  & \lab03|cpu|Add2~21_sumout )) ) )

	.dataa(!\lab03|cpu|F_pc_sel_nxt.01~0_combout ),
	.datab(!\lab03|cpu|F_pc_sel_nxt.10~1_combout ),
	.datac(!\lab03|cpu|Add2~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|F_pc_no_crst_nxt[5]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|F_pc_no_crst_nxt[5]~7 .extended_lut = "off";
defparam \lab03|cpu|F_pc_no_crst_nxt[5]~7 .lut_mask = 64'h020202028A8A8A8A;
defparam \lab03|cpu|F_pc_no_crst_nxt[5]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y7_N38
dffeas \lab03|cpu|F_pc[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|F_pc_no_crst_nxt[5]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\lab03|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|F_pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|F_pc[5] .is_wysiwyg = "true";
defparam \lab03|cpu|F_pc[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N51
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_data[43] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_data [43] = ( \lab03|cpu|W_alu_result [7] & ( ((\lab03|cpu|F_pc [5] & \mm_interconnect_0|cmd_mux_001|saved_grant [1])) # (\mm_interconnect_0|cmd_mux_001|saved_grant [0]) ) ) # ( !\lab03|cpu|W_alu_result [7] & ( 
// (\lab03|cpu|F_pc [5] & \mm_interconnect_0|cmd_mux_001|saved_grant [1]) ) )

	.dataa(!\lab03|cpu|F_pc [5]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datad(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datae(gnd),
	.dataf(!\lab03|cpu|W_alu_result [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_data [43]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_data[43] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_data[43] .lut_mask = 64'h0505050505FF05FF;
defparam \mm_interconnect_0|cmd_mux_001|src_data[43] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N52
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_data [43]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address[5] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N9
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[5]~5 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[5]~5_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [5] & ( (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q 
// ) # (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [7]) ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [5] & ( (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  & 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [7]) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[5]~5 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[5]~5 .lut_mask = 64'h05050505AFAFAFAF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N43
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[21] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[21]~feeder_combout ),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[21] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N43
dffeas \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[21] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [21]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [21]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[21] .is_wysiwyg = "true";
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N33
cyclonev_lcell_comb \lab03|cpu|F_iw[21]~26 (
// Equation(s):
// \lab03|cpu|F_iw[21]~26_combout  = ( \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( \sram|the_altsyncram|auto_generated|q_a [21] & ( ((!\lab03|cpu|D_iw[18]~0_combout ) # (\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre 
// [21])) # (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ) ) ) ) # ( !\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( \sram|the_altsyncram|auto_generated|q_a [21] & ( (!\lab03|cpu|D_iw[18]~0_combout ) # 
// (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ) ) ) ) # ( \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( !\sram|the_altsyncram|auto_generated|q_a [21] & ( (!\lab03|cpu|D_iw[18]~0_combout ) # 
// (\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [21]) ) ) ) # ( !\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( !\sram|the_altsyncram|auto_generated|q_a [21] & ( !\lab03|cpu|D_iw[18]~0_combout  ) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [21]),
	.datac(!\lab03|cpu|D_iw[18]~0_combout ),
	.datad(gnd),
	.datae(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.dataf(!\sram|the_altsyncram|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|F_iw[21]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|F_iw[21]~26 .extended_lut = "off";
defparam \lab03|cpu|F_iw[21]~26 .lut_mask = 64'hF0F0F3F3F5F5F7F7;
defparam \lab03|cpu|F_iw[21]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N34
dffeas \lab03|cpu|D_iw[21] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|F_iw[21]~26_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|D_iw [21]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|D_iw[21] .is_wysiwyg = "true";
defparam \lab03|cpu|D_iw[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N45
cyclonev_lcell_comb \lab03|cpu|D_dst_regnum[4]~8 (
// Equation(s):
// \lab03|cpu|D_dst_regnum[4]~8_combout  = ( \lab03|cpu|D_iw [26] & ( (\lab03|cpu|D_iw [21]) # (\lab03|cpu|D_ctrl_b_is_dst~0_combout ) ) ) # ( !\lab03|cpu|D_iw [26] & ( (!\lab03|cpu|D_ctrl_b_is_dst~0_combout  & \lab03|cpu|D_iw [21]) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|D_ctrl_b_is_dst~0_combout ),
	.datac(!\lab03|cpu|D_iw [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|D_iw [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_dst_regnum[4]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_dst_regnum[4]~8 .extended_lut = "off";
defparam \lab03|cpu|D_dst_regnum[4]~8 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \lab03|cpu|D_dst_regnum[4]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N57
cyclonev_lcell_comb \lab03|cpu|D_dst_regnum[4]~9 (
// Equation(s):
// \lab03|cpu|D_dst_regnum[4]~9_combout  = ( \lab03|cpu|Equal0~7_combout  & ( \lab03|cpu|D_dst_regnum[4]~8_combout  ) ) # ( !\lab03|cpu|Equal0~7_combout  & ( \lab03|cpu|D_dst_regnum[4]~8_combout  ) ) # ( \lab03|cpu|Equal0~7_combout  & ( 
// !\lab03|cpu|D_dst_regnum[4]~8_combout  ) ) # ( !\lab03|cpu|Equal0~7_combout  & ( !\lab03|cpu|D_dst_regnum[4]~8_combout  & ( (!\lab03|cpu|D_ctrl_exception~0_combout ) # ((\lab03|cpu|Equal0~0_combout  & ((\lab03|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ) 
// # (\lab03|cpu|D_ctrl_implicit_dst_eretaddr~2_combout )))) ) ) )

	.dataa(!\lab03|cpu|Equal0~0_combout ),
	.datab(!\lab03|cpu|D_ctrl_exception~0_combout ),
	.datac(!\lab03|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datad(!\lab03|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.datae(!\lab03|cpu|Equal0~7_combout ),
	.dataf(!\lab03|cpu|D_dst_regnum[4]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_dst_regnum[4]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_dst_regnum[4]~9 .extended_lut = "off";
defparam \lab03|cpu|D_dst_regnum[4]~9 .lut_mask = 64'hCDDDFFFFFFFFFFFF;
defparam \lab03|cpu|D_dst_regnum[4]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N59
dffeas \lab03|cpu|R_dst_regnum[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|D_dst_regnum[4]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|R_dst_regnum [4]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|R_dst_regnum[4] .is_wysiwyg = "true";
defparam \lab03|cpu|R_dst_regnum[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N24
cyclonev_lcell_comb \lab03|cpu|R_src1[5]~6 (
// Equation(s):
// \lab03|cpu|R_src1[5]~6_combout  = ( \lab03|cpu|R_src1~0_combout  & ( \lab03|cpu|Add0~17_sumout  ) ) # ( !\lab03|cpu|R_src1~0_combout  & ( (!\lab03|cpu|R_src1~1_combout  & (\lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5])) 
// # (\lab03|cpu|R_src1~1_combout  & ((\lab03|cpu|D_iw [9]))) ) )

	.dataa(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5]),
	.datab(!\lab03|cpu|D_iw [9]),
	.datac(!\lab03|cpu|R_src1~1_combout ),
	.datad(!\lab03|cpu|Add0~17_sumout ),
	.datae(gnd),
	.dataf(!\lab03|cpu|R_src1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|R_src1[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|R_src1[5]~6 .extended_lut = "off";
defparam \lab03|cpu|R_src1[5]~6 .lut_mask = 64'h5353535300FF00FF;
defparam \lab03|cpu|R_src1[5]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N25
dffeas \lab03|cpu|E_src1[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|R_src1[5]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src1[5] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src1[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N3
cyclonev_lcell_comb \lab03|cpu|E_logic_result[5]~4 (
// Equation(s):
// \lab03|cpu|E_logic_result[5]~4_combout  = ( \lab03|cpu|E_src1 [5] & ( !\lab03|cpu|R_logic_op [1] $ (((!\lab03|cpu|R_logic_op [0]) # (!\lab03|cpu|E_src2 [5]))) ) ) # ( !\lab03|cpu|E_src1 [5] & ( (!\lab03|cpu|R_logic_op [1] & (!\lab03|cpu|R_logic_op [0] & 
// !\lab03|cpu|E_src2 [5])) # (\lab03|cpu|R_logic_op [1] & ((\lab03|cpu|E_src2 [5]))) ) )

	.dataa(!\lab03|cpu|R_logic_op [0]),
	.datab(!\lab03|cpu|R_logic_op [1]),
	.datac(gnd),
	.datad(!\lab03|cpu|E_src2 [5]),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_src1 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_logic_result[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_logic_result[5]~4 .extended_lut = "off";
defparam \lab03|cpu|E_logic_result[5]~4 .lut_mask = 64'h8833883333663366;
defparam \lab03|cpu|E_logic_result[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N15
cyclonev_lcell_comb \lab03|cpu|E_alu_result[5]~5 (
// Equation(s):
// \lab03|cpu|E_alu_result[5]~5_combout  = ( \lab03|cpu|E_logic_result[5]~4_combout  & ( (!\lab03|cpu|R_ctrl_shift_rot~q  & (((\lab03|cpu|Add2~17_sumout )) # (\lab03|cpu|R_ctrl_logic~q ))) # (\lab03|cpu|R_ctrl_shift_rot~q  & (((\lab03|cpu|E_shift_rot_result 
// [5])))) ) ) # ( !\lab03|cpu|E_logic_result[5]~4_combout  & ( (!\lab03|cpu|R_ctrl_shift_rot~q  & (!\lab03|cpu|R_ctrl_logic~q  & (\lab03|cpu|Add2~17_sumout ))) # (\lab03|cpu|R_ctrl_shift_rot~q  & (((\lab03|cpu|E_shift_rot_result [5])))) ) )

	.dataa(!\lab03|cpu|R_ctrl_logic~q ),
	.datab(!\lab03|cpu|R_ctrl_shift_rot~q ),
	.datac(!\lab03|cpu|Add2~17_sumout ),
	.datad(!\lab03|cpu|E_shift_rot_result [5]),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_logic_result[5]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_alu_result[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_alu_result[5]~5 .extended_lut = "off";
defparam \lab03|cpu|E_alu_result[5]~5 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \lab03|cpu|E_alu_result[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y6_N16
dffeas \lab03|cpu|W_alu_result[5]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_alu_result[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|W_alu_result[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|W_alu_result[5]~DUPLICATE .is_wysiwyg = "true";
defparam \lab03|cpu|W_alu_result[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N21
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_data[41] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_data [41] = ( \mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( \lab03|cpu|F_pc [3] & ( (\lab03|cpu|W_alu_result[5]~DUPLICATE_q ) # (\mm_interconnect_0|cmd_mux_002|saved_grant [1]) ) ) ) # ( 
// !\mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( \lab03|cpu|F_pc [3] & ( \mm_interconnect_0|cmd_mux_002|saved_grant [1] ) ) ) # ( \mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( !\lab03|cpu|F_pc [3] & ( \lab03|cpu|W_alu_result[5]~DUPLICATE_q  ) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datab(!\lab03|cpu|W_alu_result[5]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.dataf(!\lab03|cpu|F_pc [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_data [41]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_data[41] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_data[41] .lut_mask = 64'h0000333355557777;
defparam \mm_interconnect_0|cmd_mux_002|src_data[41] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N18
cyclonev_lcell_comb \lab03|cpu|F_iw[17]~23 (
// Equation(s):
// \lab03|cpu|F_iw[17]~23_combout  = ( \lab03|cpu|intr_req~combout  ) # ( !\lab03|cpu|intr_req~combout  & ( (!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// ((\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [17])))) # (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [17])) # (\sram|the_altsyncram|auto_generated|q_a [17]))) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\sram|the_altsyncram|auto_generated|q_a [17]),
	.datad(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [17]),
	.datae(gnd),
	.dataf(!\lab03|cpu|intr_req~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|F_iw[17]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|F_iw[17]~23 .extended_lut = "off";
defparam \lab03|cpu|F_iw[17]~23 .lut_mask = 64'h05370537FFFFFFFF;
defparam \lab03|cpu|F_iw[17]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N19
dffeas \lab03|cpu|D_iw[17] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|F_iw[17]~23_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\lab03|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|D_iw [17]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|D_iw[17] .is_wysiwyg = "true";
defparam \lab03|cpu|D_iw[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N12
cyclonev_lcell_comb \lab03|cpu|E_src2[11]~feeder (
// Equation(s):
// \lab03|cpu|E_src2[11]~feeder_combout  = ( \lab03|cpu|D_iw [17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|D_iw [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_src2[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_src2[11]~feeder .extended_lut = "off";
defparam \lab03|cpu|E_src2[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|E_src2[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N14
dffeas \lab03|cpu|E_src2[11] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_src2[11]~feeder_combout ),
	.asdata(\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_src2[15]~0_combout ),
	.sload(!\lab03|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src2[11] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src2[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N0
cyclonev_lcell_comb \lab03|cpu|F_pc_no_crst_nxt[9]~0 (
// Equation(s):
// \lab03|cpu|F_pc_no_crst_nxt[9]~0_combout  = ( \lab03|cpu|Add0~41_sumout  & ( ((!\lab03|cpu|F_pc_sel_nxt.10~1_combout ) # (\lab03|cpu|Add2~41_sumout )) # (\lab03|cpu|F_pc_sel_nxt.01~0_combout ) ) ) # ( !\lab03|cpu|Add0~41_sumout  & ( 
// ((\lab03|cpu|Add2~41_sumout  & \lab03|cpu|F_pc_sel_nxt.10~1_combout )) # (\lab03|cpu|F_pc_sel_nxt.01~0_combout ) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|F_pc_sel_nxt.01~0_combout ),
	.datac(!\lab03|cpu|Add2~41_sumout ),
	.datad(!\lab03|cpu|F_pc_sel_nxt.10~1_combout ),
	.datae(gnd),
	.dataf(!\lab03|cpu|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|F_pc_no_crst_nxt[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|F_pc_no_crst_nxt[9]~0 .extended_lut = "off";
defparam \lab03|cpu|F_pc_no_crst_nxt[9]~0 .lut_mask = 64'h333F333FFF3FFF3F;
defparam \lab03|cpu|F_pc_no_crst_nxt[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N2
dffeas \lab03|cpu|F_pc[9] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|F_pc_no_crst_nxt[9]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\lab03|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|F_pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|F_pc[9] .is_wysiwyg = "true";
defparam \lab03|cpu|F_pc[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N42
cyclonev_lcell_comb \mm_interconnect_0|router_001|Equal1~0 (
// Equation(s):
// \mm_interconnect_0|router_001|Equal1~0_combout  = (\lab03|cpu|F_pc [9] & (\lab03|cpu|F_pc [11] & \lab03|cpu|F_pc [10]))

	.dataa(!\lab03|cpu|F_pc [9]),
	.datab(!\lab03|cpu|F_pc [11]),
	.datac(!\lab03|cpu|F_pc [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|router_001|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|router_001|Equal1~0 .extended_lut = "off";
defparam \mm_interconnect_0|router_001|Equal1~0 .lut_mask = 64'h0101010101010101;
defparam \mm_interconnect_0|router_001|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N15
cyclonev_lcell_comb \mm_interconnect_0|lab03_instruction_master_translator|read_accepted~0 (
// Equation(s):
// \mm_interconnect_0|lab03_instruction_master_translator|read_accepted~0_combout  = ( \mm_interconnect_0|router_001|Equal1~0_combout  & ( \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used [1] & ( 
// (\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|write~0_combout  & \mm_interconnect_0|cmd_mux_001|saved_grant [1]) ) ) ) # ( \mm_interconnect_0|router_001|Equal1~0_combout  & ( !\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used [1] & ( 
// (\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|write~0_combout  & \mm_interconnect_0|cmd_mux_001|saved_grant [1]) ) ) ) # ( !\mm_interconnect_0|router_001|Equal1~0_combout  & ( !\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used [1] & ( 
// \mm_interconnect_0|cmd_mux_002|saved_grant [1] ) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datab(!\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|write~0_combout ),
	.datac(!\mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datad(gnd),
	.datae(!\mm_interconnect_0|router_001|Equal1~0_combout ),
	.dataf(!\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|lab03_instruction_master_translator|read_accepted~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|lab03_instruction_master_translator|read_accepted~0 .extended_lut = "off";
defparam \mm_interconnect_0|lab03_instruction_master_translator|read_accepted~0 .lut_mask = 64'h5555030300000303;
defparam \mm_interconnect_0|lab03_instruction_master_translator|read_accepted~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N48
cyclonev_lcell_comb \mm_interconnect_0|lab03_instruction_master_translator|read_accepted~1 (
// Equation(s):
// \mm_interconnect_0|lab03_instruction_master_translator|read_accepted~1_combout  = ( \mm_interconnect_0|lab03_instruction_master_translator|read_accepted~q  & ( \lab03|cpu|i_read~q  & ( (!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// !\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ) ) ) ) # ( \mm_interconnect_0|lab03_instruction_master_translator|read_accepted~q  & ( !\lab03|cpu|i_read~q  & ( (!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// !\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ) ) ) ) # ( !\mm_interconnect_0|lab03_instruction_master_translator|read_accepted~q  & ( !\lab03|cpu|i_read~q  & ( (!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// (\mm_interconnect_0|lab03_instruction_master_translator|read_accepted~0_combout  & (!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q ))) ) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datab(!\mm_interconnect_0|lab03_instruction_master_translator|read_accepted~0_combout ),
	.datac(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datad(!\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datae(!\mm_interconnect_0|lab03_instruction_master_translator|read_accepted~q ),
	.dataf(!\lab03|cpu|i_read~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|lab03_instruction_master_translator|read_accepted~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|lab03_instruction_master_translator|read_accepted~1 .extended_lut = "off";
defparam \mm_interconnect_0|lab03_instruction_master_translator|read_accepted~1 .lut_mask = 64'h0020A0A00000A0A0;
defparam \mm_interconnect_0|lab03_instruction_master_translator|read_accepted~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N49
dffeas \mm_interconnect_0|lab03_instruction_master_translator|read_accepted (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|lab03_instruction_master_translator|read_accepted~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|lab03_instruction_master_translator|read_accepted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|lab03_instruction_master_translator|read_accepted .is_wysiwyg = "true";
defparam \mm_interconnect_0|lab03_instruction_master_translator|read_accepted .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N48
cyclonev_lcell_comb \mm_interconnect_0|cmd_demux_001|src1_valid~0 (
// Equation(s):
// \mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  = ( \lab03|cpu|F_pc [10] & ( \debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q  & ( (!\mm_interconnect_0|lab03_instruction_master_translator|read_accepted~q  & (!\lab03|cpu|i_read~q  & ((!\lab03|cpu|F_pc 
// [9]) # (!\lab03|cpu|F_pc [11])))) ) ) ) # ( !\lab03|cpu|F_pc [10] & ( \debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q  & ( (!\mm_interconnect_0|lab03_instruction_master_translator|read_accepted~q  & !\lab03|cpu|i_read~q ) ) ) )

	.dataa(!\lab03|cpu|F_pc [9]),
	.datab(!\mm_interconnect_0|lab03_instruction_master_translator|read_accepted~q ),
	.datac(!\lab03|cpu|i_read~q ),
	.datad(!\lab03|cpu|F_pc [11]),
	.datae(!\lab03|cpu|F_pc [10]),
	.dataf(!\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux_001|src1_valid~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_demux_001|src1_valid~0 .lut_mask = 64'h00000000C0C0C080;
defparam \mm_interconnect_0|cmd_demux_001|src1_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N18
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|update_grant~0 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|update_grant~0_combout  = ( \debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q  & ( !\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used [1] & ( (\mm_interconnect_0|cmd_mux_002|saved_grant [0]) # 
// (\mm_interconnect_0|cmd_mux_002|saved_grant [1]) ) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(gnd),
	.datae(!\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q ),
	.dataf(!\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|update_grant~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|update_grant~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|update_grant~0 .lut_mask = 64'h00005F5F00000000;
defparam \mm_interconnect_0|cmd_mux_002|update_grant~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N24
cyclonev_lcell_comb \mm_interconnect_0|router|src_channel[1]~0 (
// Equation(s):
// \mm_interconnect_0|router|src_channel[1]~0_combout  = ( \lab03|cpu|W_alu_result [6] & ( \lab03|cpu|W_alu_result[5]~DUPLICATE_q  & ( (!\lab03|cpu|W_alu_result [7] & (\mm_interconnect_0|router|Equal2~0_combout  & ((!\lab03|cpu|W_alu_result [3]) # 
// (!\lab03|cpu|W_alu_result [4])))) ) ) ) # ( !\lab03|cpu|W_alu_result [6] & ( \lab03|cpu|W_alu_result[5]~DUPLICATE_q  & ( (!\lab03|cpu|W_alu_result [7] & \mm_interconnect_0|router|Equal2~0_combout ) ) ) ) # ( \lab03|cpu|W_alu_result [6] & ( 
// !\lab03|cpu|W_alu_result[5]~DUPLICATE_q  & ( (!\lab03|cpu|W_alu_result [7] & \mm_interconnect_0|router|Equal2~0_combout ) ) ) ) # ( !\lab03|cpu|W_alu_result [6] & ( !\lab03|cpu|W_alu_result[5]~DUPLICATE_q  & ( (!\lab03|cpu|W_alu_result [7] & 
// \mm_interconnect_0|router|Equal2~0_combout ) ) ) )

	.dataa(!\lab03|cpu|W_alu_result [7]),
	.datab(!\lab03|cpu|W_alu_result [3]),
	.datac(!\lab03|cpu|W_alu_result [4]),
	.datad(!\mm_interconnect_0|router|Equal2~0_combout ),
	.datae(!\lab03|cpu|W_alu_result [6]),
	.dataf(!\lab03|cpu|W_alu_result[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|router|src_channel[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|router|src_channel[1]~0 .extended_lut = "off";
defparam \mm_interconnect_0|router|src_channel[1]~0 .lut_mask = 64'h00AA00AA00AA00A8;
defparam \mm_interconnect_0|router|src_channel[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N33
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout  = ( \mm_interconnect_0|router|src_channel[1]~0_combout  & ( !\mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  ) ) # ( !\mm_interconnect_0|router|src_channel[1]~0_combout  & ( 
// (!\mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & ((!\debug|av_waitrequest~0_combout ) # (\mm_interconnect_0|cmd_demux|sink_ready~0_combout ))) ) )

	.dataa(!\mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.datab(gnd),
	.datac(!\debug|av_waitrequest~0_combout ),
	.datad(!\mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|router|src_channel[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0 .lut_mask = 64'hF500F500FF00FF00;
defparam \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N36
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|WideOr1 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|WideOr1~combout  = ( \mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( \mm_interconnect_0|router|src_channel[1]~0_combout  & ( (\mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & 
// \mm_interconnect_0|cmd_mux_002|saved_grant [1]) ) ) ) # ( !\mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( \mm_interconnect_0|router|src_channel[1]~0_combout  & ( (\mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & 
// \mm_interconnect_0|cmd_mux_002|saved_grant [1]) ) ) ) # ( \mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( !\mm_interconnect_0|router|src_channel[1]~0_combout  & ( (!\mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & 
// (!\mm_interconnect_0|cmd_demux|sink_ready~0_combout  & ((\debug|av_waitrequest~0_combout )))) # (\mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & (((!\mm_interconnect_0|cmd_demux|sink_ready~0_combout  & \debug|av_waitrequest~0_combout )) # 
// (\mm_interconnect_0|cmd_mux_002|saved_grant [1]))) ) ) ) # ( !\mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( !\mm_interconnect_0|router|src_channel[1]~0_combout  & ( (\mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & 
// \mm_interconnect_0|cmd_mux_002|saved_grant [1]) ) ) )

	.dataa(!\mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ),
	.datab(!\mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.datac(!\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datad(!\debug|av_waitrequest~0_combout ),
	.datae(!\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.dataf(!\mm_interconnect_0|router|src_channel[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|WideOr1 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|WideOr1 .lut_mask = 64'h050505CD05050505;
defparam \mm_interconnect_0|cmd_mux_002|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N27
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|update_grant~1 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|update_grant~1_combout  = ( \mm_interconnect_0|cmd_mux_002|WideOr1~combout  & ( \mm_interconnect_0|cmd_mux_002|update_grant~0_combout  ) ) # ( !\mm_interconnect_0|cmd_mux_002|WideOr1~combout  & ( 
// !\mm_interconnect_0|cmd_mux_002|packet_in_progress~q  ) )

	.dataa(!\mm_interconnect_0|cmd_mux_002|update_grant~0_combout ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_002|packet_in_progress~q ),
	.datad(gnd),
	.datae(!\mm_interconnect_0|cmd_mux_002|WideOr1~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|update_grant~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|update_grant~1 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|update_grant~1 .lut_mask = 64'hF0F05555F0F05555;
defparam \mm_interconnect_0|cmd_mux_002|update_grant~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N42
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|packet_in_progress~0 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout  = ( !\mm_interconnect_0|cmd_mux_002|update_grant~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_002|update_grant~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|packet_in_progress~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|packet_in_progress~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \mm_interconnect_0|cmd_mux_002|packet_in_progress~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N44
dffeas \mm_interconnect_0|cmd_mux_002|packet_in_progress (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cmd_mux_002|packet_in_progress~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|packet_in_progress .is_wysiwyg = "true";
defparam \mm_interconnect_0|cmd_mux_002|packet_in_progress .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N45
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout  = (!\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout  & ((!\mm_interconnect_0|cmd_mux_002|WideOr1~combout  & ((!\mm_interconnect_0|cmd_mux_002|packet_in_progress~q ))) # 
// (\mm_interconnect_0|cmd_mux_002|WideOr1~combout  & (\mm_interconnect_0|cmd_mux_002|update_grant~0_combout ))))

	.dataa(!\mm_interconnect_0|cmd_mux_002|update_grant~0_combout ),
	.datab(!\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout ),
	.datac(!\mm_interconnect_0|cmd_mux_002|packet_in_progress~q ),
	.datad(!\mm_interconnect_0|cmd_mux_002|WideOr1~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1 .lut_mask = 64'hC044C044C044C044;
defparam \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N31
dffeas \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N15
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~2 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~2_combout  = ( !\mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~2 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N17
dffeas \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N39
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|arb|grant[1]~1 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout  = ( \mm_interconnect_0|router|src_channel[1]~0_combout  & ( \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [0] & ( (\mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & 
// \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [1]) ) ) ) # ( !\mm_interconnect_0|router|src_channel[1]~0_combout  & ( \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [0] & ( (\mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & 
// \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [1]) ) ) ) # ( \mm_interconnect_0|router|src_channel[1]~0_combout  & ( !\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [0] & ( \mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  ) ) ) # ( 
// !\mm_interconnect_0|router|src_channel[1]~0_combout  & ( !\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [0] & ( (\mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & ((!\debug|av_waitrequest~0_combout ) # 
// ((\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [1]) # (\mm_interconnect_0|cmd_demux|sink_ready~0_combout )))) ) ) )

	.dataa(!\debug|av_waitrequest~0_combout ),
	.datab(!\mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ),
	.datac(!\mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.datad(!\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [1]),
	.datae(!\mm_interconnect_0|router|src_channel[1]~0_combout ),
	.dataf(!\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|arb|grant[1]~1 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|arb|grant[1]~1 .lut_mask = 64'h2333333300330033;
defparam \mm_interconnect_0|cmd_mux_002|arb|grant[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N41
dffeas \mm_interconnect_0|cmd_mux_002|saved_grant[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|cmd_mux_002|update_grant~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|saved_grant[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cmd_mux_002|saved_grant[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N24
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_data[39] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_data [39] = ( \mm_interconnect_0|cmd_mux_002|saved_grant [1] & ( ((\lab03|cpu|W_alu_result [3] & \mm_interconnect_0|cmd_mux_002|saved_grant [0])) # (\lab03|cpu|F_pc [1]) ) ) # ( 
// !\mm_interconnect_0|cmd_mux_002|saved_grant [1] & ( (\lab03|cpu|W_alu_result [3] & \mm_interconnect_0|cmd_mux_002|saved_grant [0]) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|W_alu_result [3]),
	.datac(!\lab03|cpu|F_pc [1]),
	.datad(!\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_data [39]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_data[39] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_data[39] .lut_mask = 64'h003300330F3F0F3F;
defparam \mm_interconnect_0|cmd_mux_002|src_data[39] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N30
cyclonev_lcell_comb \lab03|cpu|F_iw[10]~21 (
// Equation(s):
// \lab03|cpu|F_iw[10]~21_combout  = ( \sram|the_altsyncram|auto_generated|q_a [10] & ( \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [10] & ( (!\lab03|cpu|intr_req~combout  & ((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ) # 
// (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ))) ) ) ) # ( !\sram|the_altsyncram|auto_generated|q_a [10] & ( \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [10] & ( (!\lab03|cpu|intr_req~combout  & 
// \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ) ) ) ) # ( \sram|the_altsyncram|auto_generated|q_a [10] & ( !\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [10] & ( (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// !\lab03|cpu|intr_req~combout ) ) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(!\lab03|cpu|intr_req~combout ),
	.datac(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datad(gnd),
	.datae(!\sram|the_altsyncram|auto_generated|q_a [10]),
	.dataf(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|F_iw[10]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|F_iw[10]~21 .extended_lut = "off";
defparam \lab03|cpu|F_iw[10]~21 .lut_mask = 64'h000044440C0C4C4C;
defparam \lab03|cpu|F_iw[10]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N31
dffeas \lab03|cpu|D_iw[10] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|F_iw[10]~21_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\lab03|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|D_iw [10]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|D_iw[10] .is_wysiwyg = "true";
defparam \lab03|cpu|D_iw[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N45
cyclonev_lcell_comb \lab03|cpu|R_src2_lo[4]~3 (
// Equation(s):
// \lab03|cpu|R_src2_lo[4]~3_combout  = ( !\lab03|cpu|R_ctrl_hi_imm16~q  & ( (!\lab03|cpu|R_ctrl_force_src2_zero~q  & ((!\lab03|cpu|R_src2_lo~0_combout  & (\lab03|cpu|D_iw [10])) # (\lab03|cpu|R_src2_lo~0_combout  & 
// ((\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]))))) ) )

	.dataa(!\lab03|cpu|R_src2_lo~0_combout ),
	.datab(!\lab03|cpu|R_ctrl_force_src2_zero~q ),
	.datac(!\lab03|cpu|D_iw [10]),
	.datad(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datae(gnd),
	.dataf(!\lab03|cpu|R_ctrl_hi_imm16~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|R_src2_lo[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|R_src2_lo[4]~3 .extended_lut = "off";
defparam \lab03|cpu|R_src2_lo[4]~3 .lut_mask = 64'h084C084C00000000;
defparam \lab03|cpu|R_src2_lo[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y8_N46
dffeas \lab03|cpu|E_src2[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|R_src2_lo[4]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src2[4] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src2[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N54
cyclonev_lcell_comb \lab03|cpu|F_pc_no_crst_nxt[2]~4 (
// Equation(s):
// \lab03|cpu|F_pc_no_crst_nxt[2]~4_combout  = ( \lab03|cpu|Add0~9_sumout  & ( (!\lab03|cpu|F_pc_sel_nxt.01~0_combout  & ((!\lab03|cpu|F_pc_sel_nxt.10~1_combout ) # (\lab03|cpu|Add2~9_sumout ))) ) ) # ( !\lab03|cpu|Add0~9_sumout  & ( 
// (!\lab03|cpu|F_pc_sel_nxt.01~0_combout  & (\lab03|cpu|F_pc_sel_nxt.10~1_combout  & \lab03|cpu|Add2~9_sumout )) ) )

	.dataa(!\lab03|cpu|F_pc_sel_nxt.01~0_combout ),
	.datab(!\lab03|cpu|F_pc_sel_nxt.10~1_combout ),
	.datac(!\lab03|cpu|Add2~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|F_pc_no_crst_nxt[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|F_pc_no_crst_nxt[2]~4 .extended_lut = "off";
defparam \lab03|cpu|F_pc_no_crst_nxt[2]~4 .lut_mask = 64'h020202028A8A8A8A;
defparam \lab03|cpu|F_pc_no_crst_nxt[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y7_N55
dffeas \lab03|cpu|F_pc[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|F_pc_no_crst_nxt[2]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\lab03|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|F_pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|F_pc[2] .is_wysiwyg = "true";
defparam \lab03|cpu|F_pc[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N30
cyclonev_lcell_comb \lab03|cpu|F_pc_no_crst_nxt~6 (
// Equation(s):
// \lab03|cpu|F_pc_no_crst_nxt~6_combout  = ( \lab03|cpu|Add2~17_sumout  & ( ((\lab03|cpu|F_pc_sel_nxt.01~0_combout ) # (\lab03|cpu|Add0~17_sumout )) # (\lab03|cpu|F_pc_sel_nxt.10~1_combout ) ) ) # ( !\lab03|cpu|Add2~17_sumout  & ( 
// ((!\lab03|cpu|F_pc_sel_nxt.10~1_combout  & \lab03|cpu|Add0~17_sumout )) # (\lab03|cpu|F_pc_sel_nxt.01~0_combout ) ) )

	.dataa(!\lab03|cpu|F_pc_sel_nxt.10~1_combout ),
	.datab(!\lab03|cpu|Add0~17_sumout ),
	.datac(!\lab03|cpu|F_pc_sel_nxt.01~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|Add2~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|F_pc_no_crst_nxt~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|F_pc_no_crst_nxt~6 .extended_lut = "off";
defparam \lab03|cpu|F_pc_no_crst_nxt~6 .lut_mask = 64'h2F2F2F2F7F7F7F7F;
defparam \lab03|cpu|F_pc_no_crst_nxt~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N31
dffeas \lab03|cpu|F_pc[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|F_pc_no_crst_nxt~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|R_ctrl_exception~q ),
	.ena(\lab03|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|F_pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|F_pc[3] .is_wysiwyg = "true";
defparam \lab03|cpu|F_pc[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N12
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_data[41] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_data [41] = ( \lab03|cpu|W_alu_result[5]~DUPLICATE_q  & ( ((\mm_interconnect_0|cmd_mux_001|saved_grant [1] & \lab03|cpu|F_pc [3])) # (\mm_interconnect_0|cmd_mux_001|saved_grant [0]) ) ) # ( 
// !\lab03|cpu|W_alu_result[5]~DUPLICATE_q  & ( (\mm_interconnect_0|cmd_mux_001|saved_grant [1] & \lab03|cpu|F_pc [3]) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datab(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(!\lab03|cpu|F_pc [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|W_alu_result[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_data [41]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_data[41] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_data[41] .lut_mask = 64'h0505050537373737;
defparam \mm_interconnect_0|cmd_mux_001|src_data[41] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N13
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_data [41]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address[3] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N21
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[3]~3 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[3]~3_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [3] & ( (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q 
// ) # (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [5]) ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [3] & ( (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  & 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [5]) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[3]~3 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[3]~3 .lut_mask = 64'h05050505AFAFAFAF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N35
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[8] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[8]~feeder_combout ),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[8] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N9
cyclonev_lcell_comb \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[8]~feeder (
// Equation(s):
// \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[8]~feeder_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[8]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N10
dffeas \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[8] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[8] .is_wysiwyg = "true";
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N45
cyclonev_lcell_comb \lab03|cpu|F_iw[8]~18 (
// Equation(s):
// \lab03|cpu|F_iw[8]~18_combout  = ( \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( (!\lab03|cpu|intr_req~combout  & (((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \sram|the_altsyncram|auto_generated|q_a [8])) # 
// (\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [8]))) ) ) # ( !\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (!\lab03|cpu|intr_req~combout  & 
// \sram|the_altsyncram|auto_generated|q_a [8])) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(!\lab03|cpu|intr_req~combout ),
	.datac(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [8]),
	.datad(!\sram|the_altsyncram|auto_generated|q_a [8]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|F_iw[8]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|F_iw[8]~18 .extended_lut = "off";
defparam \lab03|cpu|F_iw[8]~18 .lut_mask = 64'h004400440C4C0C4C;
defparam \lab03|cpu|F_iw[8]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N47
dffeas \lab03|cpu|D_iw[8] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|F_iw[8]~18_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\lab03|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|D_iw [8]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|D_iw[8] .is_wysiwyg = "true";
defparam \lab03|cpu|D_iw[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N9
cyclonev_lcell_comb \lab03|cpu|R_src2_lo[2]~1 (
// Equation(s):
// \lab03|cpu|R_src2_lo[2]~1_combout  = ( \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2] & ( (!\lab03|cpu|R_ctrl_hi_imm16~q  & (!\lab03|cpu|R_ctrl_force_src2_zero~q  & ((\lab03|cpu|R_src2_lo~0_combout ) # (\lab03|cpu|D_iw 
// [8])))) ) ) # ( !\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2] & ( (!\lab03|cpu|R_ctrl_hi_imm16~q  & (!\lab03|cpu|R_ctrl_force_src2_zero~q  & (\lab03|cpu|D_iw [8] & !\lab03|cpu|R_src2_lo~0_combout ))) ) )

	.dataa(!\lab03|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\lab03|cpu|R_ctrl_force_src2_zero~q ),
	.datac(!\lab03|cpu|D_iw [8]),
	.datad(!\lab03|cpu|R_src2_lo~0_combout ),
	.datae(gnd),
	.dataf(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|R_src2_lo[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|R_src2_lo[2]~1 .extended_lut = "off";
defparam \lab03|cpu|R_src2_lo[2]~1 .lut_mask = 64'h0800080008880888;
defparam \lab03|cpu|R_src2_lo[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y8_N10
dffeas \lab03|cpu|E_src2[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|R_src2_lo[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_src2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_src2[2] .is_wysiwyg = "true";
defparam \lab03|cpu|E_src2[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N12
cyclonev_lcell_comb \lab03|cpu|E_logic_result[2]~0 (
// Equation(s):
// \lab03|cpu|E_logic_result[2]~0_combout  = ( \lab03|cpu|E_src1 [2] & ( !\lab03|cpu|R_logic_op [1] $ (((!\lab03|cpu|R_logic_op [0]) # (!\lab03|cpu|E_src2 [2]))) ) ) # ( !\lab03|cpu|E_src1 [2] & ( (!\lab03|cpu|R_logic_op [1] & (!\lab03|cpu|R_logic_op [0] & 
// !\lab03|cpu|E_src2 [2])) # (\lab03|cpu|R_logic_op [1] & ((\lab03|cpu|E_src2 [2]))) ) )

	.dataa(!\lab03|cpu|R_logic_op [0]),
	.datab(!\lab03|cpu|R_logic_op [1]),
	.datac(gnd),
	.datad(!\lab03|cpu|E_src2 [2]),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_src1 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_logic_result[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_logic_result[2]~0 .extended_lut = "off";
defparam \lab03|cpu|E_logic_result[2]~0 .lut_mask = 64'h8833883333663366;
defparam \lab03|cpu|E_logic_result[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N3
cyclonev_lcell_comb \lab03|cpu|E_alu_result[2]~0 (
// Equation(s):
// \lab03|cpu|E_alu_result[2]~0_combout  = ( \lab03|cpu|E_shift_rot_result [2] & ( ((!\lab03|cpu|R_ctrl_logic~q  & (\lab03|cpu|Add2~1_sumout )) # (\lab03|cpu|R_ctrl_logic~q  & ((\lab03|cpu|E_logic_result[2]~0_combout )))) # (\lab03|cpu|R_ctrl_shift_rot~q ) ) 
// ) # ( !\lab03|cpu|E_shift_rot_result [2] & ( (!\lab03|cpu|R_ctrl_shift_rot~q  & ((!\lab03|cpu|R_ctrl_logic~q  & (\lab03|cpu|Add2~1_sumout )) # (\lab03|cpu|R_ctrl_logic~q  & ((\lab03|cpu|E_logic_result[2]~0_combout ))))) ) )

	.dataa(!\lab03|cpu|R_ctrl_logic~q ),
	.datab(!\lab03|cpu|R_ctrl_shift_rot~q ),
	.datac(!\lab03|cpu|Add2~1_sumout ),
	.datad(!\lab03|cpu|E_logic_result[2]~0_combout ),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_shift_rot_result [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_alu_result[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_alu_result[2]~0 .extended_lut = "off";
defparam \lab03|cpu|E_alu_result[2]~0 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \lab03|cpu|E_alu_result[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y7_N4
dffeas \lab03|cpu|W_alu_result[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_alu_result[2]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|W_alu_result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|W_alu_result[2] .is_wysiwyg = "true";
defparam \lab03|cpu|W_alu_result[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N54
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_data[38] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_data [38] = ( \mm_interconnect_0|cmd_mux_002|saved_grant [1] & ( ((\lab03|cpu|W_alu_result [2] & \mm_interconnect_0|cmd_mux_002|saved_grant [0])) # (\lab03|cpu|F_pc [0]) ) ) # ( 
// !\mm_interconnect_0|cmd_mux_002|saved_grant [1] & ( (\lab03|cpu|W_alu_result [2] & \mm_interconnect_0|cmd_mux_002|saved_grant [0]) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|F_pc [0]),
	.datac(!\lab03|cpu|W_alu_result [2]),
	.datad(!\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_data [38]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_data[38] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_data[38] .lut_mask = 64'h000F000F333F333F;
defparam \mm_interconnect_0|cmd_mux_002|src_data[38] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N57
cyclonev_lcell_comb \lab03|cpu|F_iw[11]~5 (
// Equation(s):
// \lab03|cpu|F_iw[11]~5_combout  = ( \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [11] & ( (!\lab03|cpu|D_iw[18]~0_combout ) # (((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \sram|the_altsyncram|auto_generated|q_a [11])) 
// # (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout )) ) ) # ( !\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [11] & ( (!\lab03|cpu|D_iw[18]~0_combout ) # ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// \sram|the_altsyncram|auto_generated|q_a [11])) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(!\sram|the_altsyncram|auto_generated|q_a [11]),
	.datac(!\lab03|cpu|D_iw[18]~0_combout ),
	.datad(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|F_iw[11]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|F_iw[11]~5 .extended_lut = "off";
defparam \lab03|cpu|F_iw[11]~5 .lut_mask = 64'hF1F1F1F1F1FFF1FF;
defparam \lab03|cpu|F_iw[11]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N58
dffeas \lab03|cpu|D_iw[11] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|F_iw[11]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|D_iw [11]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|D_iw[11] .is_wysiwyg = "true";
defparam \lab03|cpu|D_iw[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N39
cyclonev_lcell_comb \lab03|cpu|Equal62~1 (
// Equation(s):
// \lab03|cpu|Equal62~1_combout  = ( !\lab03|cpu|D_iw [13] & ( \lab03|cpu|D_iw [12] & ( (!\lab03|cpu|D_iw [16] & (\lab03|cpu|D_iw [11] & (!\lab03|cpu|D_iw [15] & \lab03|cpu|D_iw [14]))) ) ) )

	.dataa(!\lab03|cpu|D_iw [16]),
	.datab(!\lab03|cpu|D_iw [11]),
	.datac(!\lab03|cpu|D_iw [15]),
	.datad(!\lab03|cpu|D_iw [14]),
	.datae(!\lab03|cpu|D_iw [13]),
	.dataf(!\lab03|cpu|D_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|Equal62~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Equal62~1 .extended_lut = "off";
defparam \lab03|cpu|Equal62~1 .lut_mask = 64'h0000000000200000;
defparam \lab03|cpu|Equal62~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N57
cyclonev_lcell_comb \lab03|cpu|R_ctrl_rot_right_nxt (
// Equation(s):
// \lab03|cpu|R_ctrl_rot_right_nxt~combout  = ( \lab03|cpu|Equal62~1_combout  & ( \lab03|cpu|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|Equal0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|Equal62~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|R_ctrl_rot_right_nxt~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|R_ctrl_rot_right_nxt .extended_lut = "off";
defparam \lab03|cpu|R_ctrl_rot_right_nxt .lut_mask = 64'h0000000033333333;
defparam \lab03|cpu|R_ctrl_rot_right_nxt .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N58
dffeas \lab03|cpu|R_ctrl_rot_right (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|R_ctrl_rot_right_nxt~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|R_ctrl_rot_right~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|R_ctrl_rot_right .is_wysiwyg = "true";
defparam \lab03|cpu|R_ctrl_rot_right .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N18
cyclonev_lcell_comb \lab03|cpu|Equal62~2 (
// Equation(s):
// \lab03|cpu|Equal62~2_combout  = ( \lab03|cpu|D_iw [12] & ( !\lab03|cpu|D_iw [13] & ( (\lab03|cpu|D_iw [11] & (\lab03|cpu|D_iw [14] & (!\lab03|cpu|D_iw [16] & \lab03|cpu|D_iw [15]))) ) ) )

	.dataa(!\lab03|cpu|D_iw [11]),
	.datab(!\lab03|cpu|D_iw [14]),
	.datac(!\lab03|cpu|D_iw [16]),
	.datad(!\lab03|cpu|D_iw [15]),
	.datae(!\lab03|cpu|D_iw [12]),
	.dataf(!\lab03|cpu|D_iw [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|Equal62~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Equal62~2 .extended_lut = "off";
defparam \lab03|cpu|Equal62~2 .lut_mask = 64'h0000001000000000;
defparam \lab03|cpu|Equal62~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N18
cyclonev_lcell_comb \lab03|cpu|Equal62~0 (
// Equation(s):
// \lab03|cpu|Equal62~0_combout  = ( !\lab03|cpu|D_iw [16] & ( !\lab03|cpu|D_iw [11] & ( (\lab03|cpu|D_iw [15] & (\lab03|cpu|D_iw [12] & (\lab03|cpu|D_iw [14] & !\lab03|cpu|D_iw [13]))) ) ) )

	.dataa(!\lab03|cpu|D_iw [15]),
	.datab(!\lab03|cpu|D_iw [12]),
	.datac(!\lab03|cpu|D_iw [14]),
	.datad(!\lab03|cpu|D_iw [13]),
	.datae(!\lab03|cpu|D_iw [16]),
	.dataf(!\lab03|cpu|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|Equal62~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Equal62~0 .extended_lut = "off";
defparam \lab03|cpu|Equal62~0 .lut_mask = 64'h0100000000000000;
defparam \lab03|cpu|Equal62~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N36
cyclonev_lcell_comb \lab03|cpu|D_ctrl_shift_logical~0 (
// Equation(s):
// \lab03|cpu|D_ctrl_shift_logical~0_combout  = ( !\lab03|cpu|D_iw [16] & ( (\lab03|cpu|D_iw [15] & (!\lab03|cpu|D_iw [13] & (!\lab03|cpu|D_iw [14] & \lab03|cpu|D_iw [12]))) ) )

	.dataa(!\lab03|cpu|D_iw [15]),
	.datab(!\lab03|cpu|D_iw [13]),
	.datac(!\lab03|cpu|D_iw [14]),
	.datad(!\lab03|cpu|D_iw [12]),
	.datae(!\lab03|cpu|D_iw [16]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_ctrl_shift_logical~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_ctrl_shift_logical~0 .extended_lut = "off";
defparam \lab03|cpu|D_ctrl_shift_logical~0 .lut_mask = 64'h0040000000400000;
defparam \lab03|cpu|D_ctrl_shift_logical~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N54
cyclonev_lcell_comb \lab03|cpu|D_ctrl_shift_logical~1 (
// Equation(s):
// \lab03|cpu|D_ctrl_shift_logical~1_combout  = ( \lab03|cpu|D_ctrl_shift_logical~0_combout  & ( \lab03|cpu|Equal0~0_combout  ) ) # ( !\lab03|cpu|D_ctrl_shift_logical~0_combout  & ( (\lab03|cpu|Equal0~0_combout  & ((\lab03|cpu|Equal62~0_combout ) # 
// (\lab03|cpu|Equal62~2_combout ))) ) )

	.dataa(!\lab03|cpu|Equal62~2_combout ),
	.datab(!\lab03|cpu|Equal0~0_combout ),
	.datac(!\lab03|cpu|Equal62~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|D_ctrl_shift_logical~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_ctrl_shift_logical~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_ctrl_shift_logical~1 .extended_lut = "off";
defparam \lab03|cpu|D_ctrl_shift_logical~1 .lut_mask = 64'h1313131333333333;
defparam \lab03|cpu|D_ctrl_shift_logical~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N56
dffeas \lab03|cpu|R_ctrl_shift_logical (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|D_ctrl_shift_logical~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|R_ctrl_shift_logical~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|R_ctrl_shift_logical .is_wysiwyg = "true";
defparam \lab03|cpu|R_ctrl_shift_logical .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N9
cyclonev_lcell_comb \lab03|cpu|E_shift_rot_fill_bit~0 (
// Equation(s):
// \lab03|cpu|E_shift_rot_fill_bit~0_combout  = ( \lab03|cpu|E_shift_rot_result [0] & ( (!\lab03|cpu|R_ctrl_shift_logical~q  & ((\lab03|cpu|E_shift_rot_result [31]) # (\lab03|cpu|R_ctrl_rot_right~q ))) ) ) # ( !\lab03|cpu|E_shift_rot_result [0] & ( 
// (!\lab03|cpu|R_ctrl_rot_right~q  & (\lab03|cpu|E_shift_rot_result [31] & !\lab03|cpu|R_ctrl_shift_logical~q )) ) )

	.dataa(!\lab03|cpu|R_ctrl_rot_right~q ),
	.datab(gnd),
	.datac(!\lab03|cpu|E_shift_rot_result [31]),
	.datad(!\lab03|cpu|R_ctrl_shift_logical~q ),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_shift_rot_result [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_shift_rot_fill_bit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_fill_bit~0 .extended_lut = "off";
defparam \lab03|cpu|E_shift_rot_fill_bit~0 .lut_mask = 64'h0A000A005F005F00;
defparam \lab03|cpu|E_shift_rot_fill_bit~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N12
cyclonev_lcell_comb \lab03|cpu|E_shift_rot_result_nxt[0]~14 (
// Equation(s):
// \lab03|cpu|E_shift_rot_result_nxt[0]~14_combout  = ( \lab03|cpu|R_ctrl_shift_rot_right~q  & ( \lab03|cpu|E_shift_rot_fill_bit~0_combout  & ( \lab03|cpu|E_shift_rot_result [1] ) ) ) # ( !\lab03|cpu|R_ctrl_shift_rot_right~q  & ( 
// \lab03|cpu|E_shift_rot_fill_bit~0_combout  ) ) # ( \lab03|cpu|R_ctrl_shift_rot_right~q  & ( !\lab03|cpu|E_shift_rot_fill_bit~0_combout  & ( \lab03|cpu|E_shift_rot_result [1] ) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|E_shift_rot_result [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\lab03|cpu|R_ctrl_shift_rot_right~q ),
	.dataf(!\lab03|cpu|E_shift_rot_fill_bit~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_shift_rot_result_nxt[0]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result_nxt[0]~14 .extended_lut = "off";
defparam \lab03|cpu|E_shift_rot_result_nxt[0]~14 .lut_mask = 64'h00003333FFFF3333;
defparam \lab03|cpu|E_shift_rot_result_nxt[0]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N13
dffeas \lab03|cpu|E_shift_rot_result[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_shift_rot_result_nxt[0]~14_combout ),
	.asdata(\lab03|cpu|E_src1 [0]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_shift_rot_result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result[0] .is_wysiwyg = "true";
defparam \lab03|cpu|E_shift_rot_result[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N42
cyclonev_lcell_comb \lab03|cpu|E_shift_rot_result_nxt[1]~12 (
// Equation(s):
// \lab03|cpu|E_shift_rot_result_nxt[1]~12_combout  = ( \lab03|cpu|E_shift_rot_result [2] & ( (\lab03|cpu|E_shift_rot_result [0]) # (\lab03|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( !\lab03|cpu|E_shift_rot_result [2] & ( (!\lab03|cpu|R_ctrl_shift_rot_right~q  & 
// \lab03|cpu|E_shift_rot_result [0]) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\lab03|cpu|E_shift_rot_result [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_shift_rot_result [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_shift_rot_result_nxt[1]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result_nxt[1]~12 .extended_lut = "off";
defparam \lab03|cpu|E_shift_rot_result_nxt[1]~12 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \lab03|cpu|E_shift_rot_result_nxt[1]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y8_N43
dffeas \lab03|cpu|E_shift_rot_result[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_shift_rot_result_nxt[1]~12_combout ),
	.asdata(\lab03|cpu|E_src1 [1]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_shift_rot_result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result[1] .is_wysiwyg = "true";
defparam \lab03|cpu|E_shift_rot_result[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N39
cyclonev_lcell_comb \lab03|cpu|E_shift_rot_result_nxt[2]~0 (
// Equation(s):
// \lab03|cpu|E_shift_rot_result_nxt[2]~0_combout  = ( \lab03|cpu|E_shift_rot_result [3] & ( (\lab03|cpu|R_ctrl_shift_rot_right~q ) # (\lab03|cpu|E_shift_rot_result [1]) ) ) # ( !\lab03|cpu|E_shift_rot_result [3] & ( (\lab03|cpu|E_shift_rot_result [1] & 
// !\lab03|cpu|R_ctrl_shift_rot_right~q ) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|E_shift_rot_result [1]),
	.datac(!\lab03|cpu|R_ctrl_shift_rot_right~q ),
	.datad(gnd),
	.datae(!\lab03|cpu|E_shift_rot_result [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_shift_rot_result_nxt[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result_nxt[2]~0 .extended_lut = "off";
defparam \lab03|cpu|E_shift_rot_result_nxt[2]~0 .lut_mask = 64'h30303F3F30303F3F;
defparam \lab03|cpu|E_shift_rot_result_nxt[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y8_N41
dffeas \lab03|cpu|E_shift_rot_result[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_shift_rot_result_nxt[2]~0_combout ),
	.asdata(\lab03|cpu|E_src1 [2]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_shift_rot_result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result[2] .is_wysiwyg = "true";
defparam \lab03|cpu|E_shift_rot_result[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N54
cyclonev_lcell_comb \lab03|cpu|E_shift_rot_result_nxt[3]~1 (
// Equation(s):
// \lab03|cpu|E_shift_rot_result_nxt[3]~1_combout  = ( \lab03|cpu|E_shift_rot_result [4] & ( (\lab03|cpu|E_shift_rot_result [2]) # (\lab03|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( !\lab03|cpu|E_shift_rot_result [4] & ( (!\lab03|cpu|R_ctrl_shift_rot_right~q  & 
// \lab03|cpu|E_shift_rot_result [2]) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(!\lab03|cpu|E_shift_rot_result [2]),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_shift_rot_result [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_shift_rot_result_nxt[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result_nxt[3]~1 .extended_lut = "off";
defparam \lab03|cpu|E_shift_rot_result_nxt[3]~1 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \lab03|cpu|E_shift_rot_result_nxt[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y8_N56
dffeas \lab03|cpu|E_shift_rot_result[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_shift_rot_result_nxt[3]~1_combout ),
	.asdata(\lab03|cpu|E_src1 [3]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_shift_rot_result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result[3] .is_wysiwyg = "true";
defparam \lab03|cpu|E_shift_rot_result[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N15
cyclonev_lcell_comb \lab03|cpu|E_shift_rot_result_nxt[4]~2 (
// Equation(s):
// \lab03|cpu|E_shift_rot_result_nxt[4]~2_combout  = ( \lab03|cpu|E_shift_rot_result [5] & ( (\lab03|cpu|R_ctrl_shift_rot_right~q ) # (\lab03|cpu|E_shift_rot_result [3]) ) ) # ( !\lab03|cpu|E_shift_rot_result [5] & ( (\lab03|cpu|E_shift_rot_result [3] & 
// !\lab03|cpu|R_ctrl_shift_rot_right~q ) ) )

	.dataa(!\lab03|cpu|E_shift_rot_result [3]),
	.datab(!\lab03|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_shift_rot_result [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_shift_rot_result_nxt[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result_nxt[4]~2 .extended_lut = "off";
defparam \lab03|cpu|E_shift_rot_result_nxt[4]~2 .lut_mask = 64'h4444444477777777;
defparam \lab03|cpu|E_shift_rot_result_nxt[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y8_N16
dffeas \lab03|cpu|E_shift_rot_result[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_shift_rot_result_nxt[4]~2_combout ),
	.asdata(\lab03|cpu|E_src1 [4]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_shift_rot_result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result[4] .is_wysiwyg = "true";
defparam \lab03|cpu|E_shift_rot_result[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N15
cyclonev_lcell_comb \lab03|cpu|E_logic_result[4]~2 (
// Equation(s):
// \lab03|cpu|E_logic_result[4]~2_combout  = (!\lab03|cpu|E_src1 [4] & ((!\lab03|cpu|R_logic_op [1] & (!\lab03|cpu|R_logic_op [0] & !\lab03|cpu|E_src2 [4])) # (\lab03|cpu|R_logic_op [1] & ((\lab03|cpu|E_src2 [4]))))) # (\lab03|cpu|E_src1 [4] & 
// (!\lab03|cpu|R_logic_op [1] $ (((!\lab03|cpu|R_logic_op [0]) # (!\lab03|cpu|E_src2 [4])))))

	.dataa(!\lab03|cpu|R_logic_op [1]),
	.datab(!\lab03|cpu|R_logic_op [0]),
	.datac(!\lab03|cpu|E_src1 [4]),
	.datad(!\lab03|cpu|E_src2 [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_logic_result[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_logic_result[4]~2 .extended_lut = "off";
defparam \lab03|cpu|E_logic_result[4]~2 .lut_mask = 64'h8556855685568556;
defparam \lab03|cpu|E_logic_result[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N3
cyclonev_lcell_comb \lab03|cpu|E_alu_result[4]~3 (
// Equation(s):
// \lab03|cpu|E_alu_result[4]~3_combout  = ( \lab03|cpu|E_logic_result[4]~2_combout  & ( (!\lab03|cpu|R_ctrl_shift_rot~q  & (((\lab03|cpu|Add2~9_sumout )) # (\lab03|cpu|R_ctrl_logic~q ))) # (\lab03|cpu|R_ctrl_shift_rot~q  & (((\lab03|cpu|E_shift_rot_result 
// [4])))) ) ) # ( !\lab03|cpu|E_logic_result[4]~2_combout  & ( (!\lab03|cpu|R_ctrl_shift_rot~q  & (!\lab03|cpu|R_ctrl_logic~q  & ((\lab03|cpu|Add2~9_sumout )))) # (\lab03|cpu|R_ctrl_shift_rot~q  & (((\lab03|cpu|E_shift_rot_result [4])))) ) )

	.dataa(!\lab03|cpu|R_ctrl_logic~q ),
	.datab(!\lab03|cpu|E_shift_rot_result [4]),
	.datac(!\lab03|cpu|Add2~9_sumout ),
	.datad(!\lab03|cpu|R_ctrl_shift_rot~q ),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_logic_result[4]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_alu_result[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_alu_result[4]~3 .extended_lut = "off";
defparam \lab03|cpu|E_alu_result[4]~3 .lut_mask = 64'h0A330A335F335F33;
defparam \lab03|cpu|E_alu_result[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N4
dffeas \lab03|cpu|W_alu_result[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_alu_result[4]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|W_alu_result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|W_alu_result[4] .is_wysiwyg = "true";
defparam \lab03|cpu|W_alu_result[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N27
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_data[40] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_data [40] = ( \lab03|cpu|F_pc [2] & ( ((\lab03|cpu|W_alu_result [4] & \mm_interconnect_0|cmd_mux_001|saved_grant [0])) # (\mm_interconnect_0|cmd_mux_001|saved_grant [1]) ) ) # ( !\lab03|cpu|F_pc [2] & ( 
// (\lab03|cpu|W_alu_result [4] & \mm_interconnect_0|cmd_mux_001|saved_grant [0]) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datab(gnd),
	.datac(!\lab03|cpu|W_alu_result [4]),
	.datad(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datae(gnd),
	.dataf(!\lab03|cpu|F_pc [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_data [40]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_data[40] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_data[40] .lut_mask = 64'h000F000F555F555F;
defparam \mm_interconnect_0|cmd_mux_001|src_data[40] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N28
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_data [40]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address[2] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N24
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[2]~2 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[2]~2_combout  = (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  & ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address 
// [2]))) # (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  & (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [4]))

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [4]),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[2]~2 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[2]~2 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N34
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[25] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[25]~feeder_combout ),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[25] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N23
dffeas \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[25] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [25]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [25]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[25] .is_wysiwyg = "true";
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N24
cyclonev_lcell_comb \lab03|cpu|F_iw[25]~3 (
// Equation(s):
// \lab03|cpu|F_iw[25]~3_combout  = ( !\lab03|cpu|intr_req~combout  & ( (!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & (\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre 
// [25]))) # (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [25])) # (\sram|the_altsyncram|auto_generated|q_a [25]))) ) 
// )

	.dataa(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [25]),
	.datad(!\sram|the_altsyncram|auto_generated|q_a [25]),
	.datae(gnd),
	.dataf(!\lab03|cpu|intr_req~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|F_iw[25]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|F_iw[25]~3 .extended_lut = "off";
defparam \lab03|cpu|F_iw[25]~3 .lut_mask = 64'h0357035700000000;
defparam \lab03|cpu|F_iw[25]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N25
dffeas \lab03|cpu|D_iw[25] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|F_iw[25]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\lab03|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|D_iw [25]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|D_iw[25] .is_wysiwyg = "true";
defparam \lab03|cpu|D_iw[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N0
cyclonev_lcell_comb \lab03|cpu|D_dst_regnum[3]~6 (
// Equation(s):
// \lab03|cpu|D_dst_regnum[3]~6_combout  = ( \lab03|cpu|D_iw [20] & ( (!\lab03|cpu|D_ctrl_b_is_dst~0_combout ) # (\lab03|cpu|D_iw [25]) ) ) # ( !\lab03|cpu|D_iw [20] & ( (\lab03|cpu|D_ctrl_b_is_dst~0_combout  & \lab03|cpu|D_iw [25]) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|D_ctrl_b_is_dst~0_combout ),
	.datac(!\lab03|cpu|D_iw [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|D_iw [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_dst_regnum[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_dst_regnum[3]~6 .extended_lut = "off";
defparam \lab03|cpu|D_dst_regnum[3]~6 .lut_mask = 64'h03030303CFCFCFCF;
defparam \lab03|cpu|D_dst_regnum[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N6
cyclonev_lcell_comb \lab03|cpu|D_dst_regnum[3]~7 (
// Equation(s):
// \lab03|cpu|D_dst_regnum[3]~7_combout  = ( \lab03|cpu|Equal0~7_combout  & ( \lab03|cpu|D_dst_regnum[3]~6_combout  ) ) # ( !\lab03|cpu|Equal0~7_combout  & ( \lab03|cpu|D_dst_regnum[3]~6_combout  ) ) # ( \lab03|cpu|Equal0~7_combout  & ( 
// !\lab03|cpu|D_dst_regnum[3]~6_combout  ) ) # ( !\lab03|cpu|Equal0~7_combout  & ( !\lab03|cpu|D_dst_regnum[3]~6_combout  & ( (!\lab03|cpu|D_ctrl_exception~0_combout ) # ((\lab03|cpu|Equal0~0_combout  & ((\lab03|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ) 
// # (\lab03|cpu|D_ctrl_implicit_dst_eretaddr~1_combout )))) ) ) )

	.dataa(!\lab03|cpu|Equal0~0_combout ),
	.datab(!\lab03|cpu|D_ctrl_exception~0_combout ),
	.datac(!\lab03|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.datad(!\lab03|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datae(!\lab03|cpu|Equal0~7_combout ),
	.dataf(!\lab03|cpu|D_dst_regnum[3]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_dst_regnum[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_dst_regnum[3]~7 .extended_lut = "off";
defparam \lab03|cpu|D_dst_regnum[3]~7 .lut_mask = 64'hCDDDFFFFFFFFFFFF;
defparam \lab03|cpu|D_dst_regnum[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N8
dffeas \lab03|cpu|R_dst_regnum[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|D_dst_regnum[3]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|R_dst_regnum [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|R_dst_regnum[3] .is_wysiwyg = "true";
defparam \lab03|cpu|R_dst_regnum[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N39
cyclonev_lcell_comb \lab03|cpu|E_st_data[24]~1 (
// Equation(s):
// \lab03|cpu|E_st_data[24]~1_combout  = ( \lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0] & ( (!\lab03|cpu|D_ctrl_mem8~1_combout ) # ((!\lab03|cpu|D_ctrl_mem16~1_combout  & 
// (\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24])) # (\lab03|cpu|D_ctrl_mem16~1_combout  & ((\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8])))) ) ) # ( 
// !\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0] & ( (\lab03|cpu|D_ctrl_mem8~1_combout  & ((!\lab03|cpu|D_ctrl_mem16~1_combout  & (\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24])) # 
// (\lab03|cpu|D_ctrl_mem16~1_combout  & ((\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]))))) ) )

	.dataa(!\lab03|cpu|D_ctrl_mem8~1_combout ),
	.datab(!\lab03|cpu|D_ctrl_mem16~1_combout ),
	.datac(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24]),
	.datad(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.datae(gnd),
	.dataf(!\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_st_data[24]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_st_data[24]~1 .extended_lut = "off";
defparam \lab03|cpu|E_st_data[24]~1 .lut_mask = 64'h04150415AEBFAEBF;
defparam \lab03|cpu|E_st_data[24]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N40
dffeas \lab03|cpu|d_writedata[24] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_st_data[24]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|d_writedata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|d_writedata[24] .is_wysiwyg = "true";
defparam \lab03|cpu|d_writedata[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N3
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~3 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~3_combout  = ( \mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( \lab03|cpu|d_writedata [24] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.dataf(!\lab03|cpu|d_writedata [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~3 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~3 .lut_mask = 64'h000000000000FFFF;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N0
cyclonev_lcell_comb \lab03|cpu|F_iw[24]~2 (
// Equation(s):
// \lab03|cpu|F_iw[24]~2_combout  = ( \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [24] & ( (!\lab03|cpu|intr_req~combout  & (((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \sram|the_altsyncram|auto_generated|q_a [24])) # 
// (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ))) ) ) # ( !\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [24] & ( (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (\sram|the_altsyncram|auto_generated|q_a [24] & 
// !\lab03|cpu|intr_req~combout )) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\sram|the_altsyncram|auto_generated|q_a [24]),
	.datad(!\lab03|cpu|intr_req~combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|F_iw[24]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|F_iw[24]~2 .extended_lut = "off";
defparam \lab03|cpu|F_iw[24]~2 .lut_mask = 64'h0500050037003700;
defparam \lab03|cpu|F_iw[24]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N1
dffeas \lab03|cpu|D_iw[24] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|F_iw[24]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\lab03|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|D_iw [24]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|D_iw[24] .is_wysiwyg = "true";
defparam \lab03|cpu|D_iw[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N3
cyclonev_lcell_comb \lab03|cpu|D_dst_regnum[2]~4 (
// Equation(s):
// \lab03|cpu|D_dst_regnum[2]~4_combout  = ( \lab03|cpu|D_iw [19] & ( (!\lab03|cpu|D_ctrl_b_is_dst~0_combout ) # (\lab03|cpu|D_iw [24]) ) ) # ( !\lab03|cpu|D_iw [19] & ( (\lab03|cpu|D_ctrl_b_is_dst~0_combout  & \lab03|cpu|D_iw [24]) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|D_ctrl_b_is_dst~0_combout ),
	.datac(!\lab03|cpu|D_iw [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|D_iw [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_dst_regnum[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_dst_regnum[2]~4 .extended_lut = "off";
defparam \lab03|cpu|D_dst_regnum[2]~4 .lut_mask = 64'h03030303CFCFCFCF;
defparam \lab03|cpu|D_dst_regnum[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N54
cyclonev_lcell_comb \lab03|cpu|D_dst_regnum[2]~5 (
// Equation(s):
// \lab03|cpu|D_dst_regnum[2]~5_combout  = ( \lab03|cpu|Equal0~7_combout  & ( \lab03|cpu|D_dst_regnum[2]~4_combout  ) ) # ( !\lab03|cpu|Equal0~7_combout  & ( \lab03|cpu|D_dst_regnum[2]~4_combout  ) ) # ( \lab03|cpu|Equal0~7_combout  & ( 
// !\lab03|cpu|D_dst_regnum[2]~4_combout  ) ) # ( !\lab03|cpu|Equal0~7_combout  & ( !\lab03|cpu|D_dst_regnum[2]~4_combout  & ( (!\lab03|cpu|D_ctrl_exception~0_combout ) # ((\lab03|cpu|Equal0~0_combout  & ((\lab03|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ) 
// # (\lab03|cpu|D_ctrl_implicit_dst_eretaddr~1_combout )))) ) ) )

	.dataa(!\lab03|cpu|Equal0~0_combout ),
	.datab(!\lab03|cpu|D_ctrl_exception~0_combout ),
	.datac(!\lab03|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.datad(!\lab03|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datae(!\lab03|cpu|Equal0~7_combout ),
	.dataf(!\lab03|cpu|D_dst_regnum[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_dst_regnum[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_dst_regnum[2]~5 .extended_lut = "off";
defparam \lab03|cpu|D_dst_regnum[2]~5 .lut_mask = 64'hCDDDFFFFFFFFFFFF;
defparam \lab03|cpu|D_dst_regnum[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N56
dffeas \lab03|cpu|R_dst_regnum[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|D_dst_regnum[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|R_dst_regnum [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|R_dst_regnum[2] .is_wysiwyg = "true";
defparam \lab03|cpu|R_dst_regnum[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N1
dffeas \lab03|cpu|d_writedata[16] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|d_writedata[16]~feeder_combout ),
	.asdata(\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|d_writedata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|d_writedata[16] .is_wysiwyg = "true";
defparam \lab03|cpu|d_writedata[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N45
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~11 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~11_combout  = (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & \lab03|cpu|d_writedata [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(!\lab03|cpu|d_writedata [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~11 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~11 .lut_mask = 64'h000F000F000F000F;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N33
cyclonev_lcell_comb \lab03|cpu|F_iw[16]~10 (
// Equation(s):
// \lab03|cpu|F_iw[16]~10_combout  = ( \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [16] & ( ((!\lab03|cpu|D_iw[18]~0_combout ) # ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \sram|the_altsyncram|auto_generated|q_a 
// [16]))) # (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ) ) ) # ( !\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [16] & ( (!\lab03|cpu|D_iw[18]~0_combout ) # ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// \sram|the_altsyncram|auto_generated|q_a [16])) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\lab03|cpu|D_iw[18]~0_combout ),
	.datad(!\sram|the_altsyncram|auto_generated|q_a [16]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|F_iw[16]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|F_iw[16]~10 .extended_lut = "off";
defparam \lab03|cpu|F_iw[16]~10 .lut_mask = 64'hF0F5F0F5F3F7F3F7;
defparam \lab03|cpu|F_iw[16]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N35
dffeas \lab03|cpu|D_iw[16] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|F_iw[16]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|D_iw [16]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|D_iw[16] .is_wysiwyg = "true";
defparam \lab03|cpu|D_iw[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N12
cyclonev_lcell_comb \lab03|cpu|D_ctrl_implicit_dst_eretaddr~1 (
// Equation(s):
// \lab03|cpu|D_ctrl_implicit_dst_eretaddr~1_combout  = ( !\lab03|cpu|D_iw [14] & ( \lab03|cpu|D_iw [11] & ( (!\lab03|cpu|D_iw [15] & (\lab03|cpu|D_iw [16] & \lab03|cpu|D_iw [13])) ) ) ) # ( \lab03|cpu|D_iw [14] & ( !\lab03|cpu|D_iw [11] & ( 
// (!\lab03|cpu|D_iw [15] & (\lab03|cpu|D_iw [16] & (!\lab03|cpu|D_iw [12] & \lab03|cpu|D_iw [13]))) ) ) ) # ( !\lab03|cpu|D_iw [14] & ( !\lab03|cpu|D_iw [11] & ( (!\lab03|cpu|D_iw [15] & (\lab03|cpu|D_iw [16] & (!\lab03|cpu|D_iw [12] & \lab03|cpu|D_iw 
// [13]))) ) ) )

	.dataa(!\lab03|cpu|D_iw [15]),
	.datab(!\lab03|cpu|D_iw [16]),
	.datac(!\lab03|cpu|D_iw [12]),
	.datad(!\lab03|cpu|D_iw [13]),
	.datae(!\lab03|cpu|D_iw [14]),
	.dataf(!\lab03|cpu|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_ctrl_implicit_dst_eretaddr~1 .extended_lut = "off";
defparam \lab03|cpu|D_ctrl_implicit_dst_eretaddr~1 .lut_mask = 64'h0020002000220000;
defparam \lab03|cpu|D_ctrl_implicit_dst_eretaddr~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N39
cyclonev_lcell_comb \lab03|cpu|D_dst_regnum[1]~0 (
// Equation(s):
// \lab03|cpu|D_dst_regnum[1]~0_combout  = ( \lab03|cpu|D_iw [18] & ( (!\lab03|cpu|D_ctrl_b_is_dst~0_combout ) # (\lab03|cpu|D_iw [23]) ) ) # ( !\lab03|cpu|D_iw [18] & ( (\lab03|cpu|D_iw [23] & \lab03|cpu|D_ctrl_b_is_dst~0_combout ) ) )

	.dataa(!\lab03|cpu|D_iw [23]),
	.datab(!\lab03|cpu|D_ctrl_b_is_dst~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|D_iw [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_dst_regnum[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_dst_regnum[1]~0 .extended_lut = "off";
defparam \lab03|cpu|D_dst_regnum[1]~0 .lut_mask = 64'h11111111DDDDDDDD;
defparam \lab03|cpu|D_dst_regnum[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N24
cyclonev_lcell_comb \lab03|cpu|D_dst_regnum[1]~1 (
// Equation(s):
// \lab03|cpu|D_dst_regnum[1]~1_combout  = ( \lab03|cpu|Equal0~7_combout  & ( \lab03|cpu|D_dst_regnum[1]~0_combout  ) ) # ( !\lab03|cpu|Equal0~7_combout  & ( \lab03|cpu|D_dst_regnum[1]~0_combout  & ( (\lab03|cpu|D_ctrl_exception~0_combout  & 
// ((!\lab03|cpu|Equal0~0_combout ) # ((!\lab03|cpu|D_ctrl_implicit_dst_eretaddr~1_combout  & !\lab03|cpu|D_ctrl_implicit_dst_eretaddr~2_combout )))) ) ) ) # ( \lab03|cpu|Equal0~7_combout  & ( !\lab03|cpu|D_dst_regnum[1]~0_combout  ) )

	.dataa(!\lab03|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.datab(!\lab03|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datac(!\lab03|cpu|Equal0~0_combout ),
	.datad(!\lab03|cpu|D_ctrl_exception~0_combout ),
	.datae(!\lab03|cpu|Equal0~7_combout ),
	.dataf(!\lab03|cpu|D_dst_regnum[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_dst_regnum[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_dst_regnum[1]~1 .extended_lut = "off";
defparam \lab03|cpu|D_dst_regnum[1]~1 .lut_mask = 64'h0000FFFF00F8FFFF;
defparam \lab03|cpu|D_dst_regnum[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N26
dffeas \lab03|cpu|R_dst_regnum[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|D_dst_regnum[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|R_dst_regnum [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|R_dst_regnum[1] .is_wysiwyg = "true";
defparam \lab03|cpu|R_dst_regnum[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N19
dffeas \lab03|cpu|d_writedata[8] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|d_writedata[8]~feeder_combout ),
	.asdata(\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|d_writedata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|d_writedata[8] .is_wysiwyg = "true";
defparam \lab03|cpu|d_writedata[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N51
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~18 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~18_combout  = ( \lab03|cpu|d_writedata [8] & ( \mm_interconnect_0|cmd_mux_002|saved_grant [0] ) )

	.dataa(!\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\lab03|cpu|d_writedata [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~18 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~18 .lut_mask = 64'h0000555500005555;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N30
cyclonev_lcell_comb \lab03|cpu|F_iw[15]~9 (
// Equation(s):
// \lab03|cpu|F_iw[15]~9_combout  = ( \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [15] & ( ((!\lab03|cpu|D_iw[18]~0_combout ) # ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \sram|the_altsyncram|auto_generated|q_a [15]))) 
// # (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ) ) ) # ( !\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [15] & ( (!\lab03|cpu|D_iw[18]~0_combout ) # ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// \sram|the_altsyncram|auto_generated|q_a [15])) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\sram|the_altsyncram|auto_generated|q_a [15]),
	.datad(!\lab03|cpu|D_iw[18]~0_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|F_iw[15]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|F_iw[15]~9 .extended_lut = "off";
defparam \lab03|cpu|F_iw[15]~9 .lut_mask = 64'hFF05FF05FF37FF37;
defparam \lab03|cpu|F_iw[15]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N31
dffeas \lab03|cpu|D_iw[15] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|F_iw[15]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|D_iw [15]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|D_iw[15] .is_wysiwyg = "true";
defparam \lab03|cpu|D_iw[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N6
cyclonev_lcell_comb \lab03|cpu|D_ctrl_alu_subtract~1 (
// Equation(s):
// \lab03|cpu|D_ctrl_alu_subtract~1_combout  = ( \lab03|cpu|D_iw [16] & ( !\lab03|cpu|D_iw [12] & ( (!\lab03|cpu|D_iw [13] & ((!\lab03|cpu|D_iw [15] & (!\lab03|cpu|D_iw [11] & \lab03|cpu|D_iw [14])) # (\lab03|cpu|D_iw [15] & (!\lab03|cpu|D_iw [11] $ 
// (\lab03|cpu|D_iw [14]))))) ) ) ) # ( !\lab03|cpu|D_iw [16] & ( !\lab03|cpu|D_iw [12] & ( (!\lab03|cpu|D_iw [11] & (!\lab03|cpu|D_iw [13] & (!\lab03|cpu|D_iw [15] $ (!\lab03|cpu|D_iw [14])))) ) ) )

	.dataa(!\lab03|cpu|D_iw [15]),
	.datab(!\lab03|cpu|D_iw [11]),
	.datac(!\lab03|cpu|D_iw [14]),
	.datad(!\lab03|cpu|D_iw [13]),
	.datae(!\lab03|cpu|D_iw [16]),
	.dataf(!\lab03|cpu|D_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_ctrl_alu_subtract~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_ctrl_alu_subtract~1 .extended_lut = "off";
defparam \lab03|cpu|D_ctrl_alu_subtract~1 .lut_mask = 64'h4800490000000000;
defparam \lab03|cpu|D_ctrl_alu_subtract~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N39
cyclonev_lcell_comb \lab03|cpu|E_alu_sub~0 (
// Equation(s):
// \lab03|cpu|E_alu_sub~0_combout  = ( \lab03|cpu|R_valid~q  & ( \lab03|cpu|Equal0~0_combout  & ( ((\lab03|cpu|D_ctrl_alu_subtract~2_combout ) # (\lab03|cpu|D_ctrl_alu_subtract~1_combout )) # (\lab03|cpu|D_ctrl_alu_subtract~0_combout ) ) ) ) # ( 
// \lab03|cpu|R_valid~q  & ( !\lab03|cpu|Equal0~0_combout  & ( (\lab03|cpu|D_ctrl_alu_subtract~2_combout ) # (\lab03|cpu|D_ctrl_alu_subtract~0_combout ) ) ) )

	.dataa(!\lab03|cpu|D_ctrl_alu_subtract~0_combout ),
	.datab(gnd),
	.datac(!\lab03|cpu|D_ctrl_alu_subtract~1_combout ),
	.datad(!\lab03|cpu|D_ctrl_alu_subtract~2_combout ),
	.datae(!\lab03|cpu|R_valid~q ),
	.dataf(!\lab03|cpu|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_alu_sub~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_alu_sub~0 .extended_lut = "off";
defparam \lab03|cpu|E_alu_sub~0 .lut_mask = 64'h000055FF00005FFF;
defparam \lab03|cpu|E_alu_sub~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N40
dffeas \lab03|cpu|E_alu_sub (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_alu_sub~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_alu_sub~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_alu_sub .is_wysiwyg = "true";
defparam \lab03|cpu|E_alu_sub .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N51
cyclonev_lcell_comb \lab03|cpu|F_pc_no_crst_nxt[1]~3 (
// Equation(s):
// \lab03|cpu|F_pc_no_crst_nxt[1]~3_combout  = ( \lab03|cpu|Add0~5_sumout  & ( (!\lab03|cpu|F_pc_sel_nxt.01~0_combout  & ((!\lab03|cpu|F_pc_sel_nxt.10~1_combout ) # (\lab03|cpu|Add2~5_sumout ))) ) ) # ( !\lab03|cpu|Add0~5_sumout  & ( 
// (!\lab03|cpu|F_pc_sel_nxt.01~0_combout  & (\lab03|cpu|F_pc_sel_nxt.10~1_combout  & \lab03|cpu|Add2~5_sumout )) ) )

	.dataa(!\lab03|cpu|F_pc_sel_nxt.01~0_combout ),
	.datab(!\lab03|cpu|F_pc_sel_nxt.10~1_combout ),
	.datac(gnd),
	.datad(!\lab03|cpu|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\lab03|cpu|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|F_pc_no_crst_nxt[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|F_pc_no_crst_nxt[1]~3 .extended_lut = "off";
defparam \lab03|cpu|F_pc_no_crst_nxt[1]~3 .lut_mask = 64'h0022002288AA88AA;
defparam \lab03|cpu|F_pc_no_crst_nxt[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y7_N53
dffeas \lab03|cpu|F_pc[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|F_pc_no_crst_nxt[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\lab03|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|F_pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|F_pc[1] .is_wysiwyg = "true";
defparam \lab03|cpu|F_pc[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N57
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_data[39] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_data [39] = ( \mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( ((\mm_interconnect_0|cmd_mux_001|saved_grant [0] & \lab03|cpu|W_alu_result [3])) # (\lab03|cpu|F_pc [1]) ) ) # ( 
// !\mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( (\mm_interconnect_0|cmd_mux_001|saved_grant [0] & \lab03|cpu|W_alu_result [3]) ) )

	.dataa(!\lab03|cpu|F_pc [1]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(!\lab03|cpu|W_alu_result [3]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_data [39]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_data[39] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_data[39] .lut_mask = 64'h000F000F555F555F;
defparam \mm_interconnect_0|cmd_mux_001|src_data[39] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N58
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_data [39]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address[1] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N33
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|Equal0~1 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|Equal0~1_combout  = (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [1] & (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|Equal0~0_combout  & 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [2]))

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [1]),
	.datab(gnd),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|Equal0~0_combout ),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|Equal0~1 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|Equal0~1 .lut_mask = 64'h0A000A000A000A00;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N6
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1~feeder_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N8
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1 (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1 .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N9
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg[0]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg[0]~feeder_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg[0]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N10
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg[0] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N18
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|monitor_go~0 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|monitor_go~0_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|monitor_go~q  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [23] & ( (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg [0]) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ) ) ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|monitor_go~q  & 
// ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [23] & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  ) ) ) # ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|monitor_go~q  & ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [23] & ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg [0] ) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.datab(gnd),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg [0]),
	.datad(gnd),
	.datae(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|monitor_go~q ),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|monitor_go~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|monitor_go~0 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|monitor_go~0 .lut_mask = 64'h0000F0F05555F5F5;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|monitor_go~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N19
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|monitor_go (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|monitor_go~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|monitor_go~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|monitor_go .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|monitor_go .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N57
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata~1 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata~1_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [0] & ( (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_ienable [31] & 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|Equal0~1_combout ) ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [0] & ( 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|Equal0~1_combout  & \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|monitor_go~q ) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|monitor_go~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata~1 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata~1 .lut_mask = 64'h0303030311111111;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N59
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata~1_combout ),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[2] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N37
dffeas \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [2]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N12
cyclonev_lcell_comb \lab03|cpu|F_iw[2]~13 (
// Equation(s):
// \lab03|cpu|F_iw[2]~13_combout  = ( \sram|the_altsyncram|auto_generated|q_a [2] & ( (!\lab03|cpu|intr_req~combout  & (((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [2])) # 
// (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ))) ) ) # ( !\sram|the_altsyncram|auto_generated|q_a [2] & ( (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & (!\lab03|cpu|intr_req~combout  & 
// \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [2])) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datab(!\lab03|cpu|intr_req~combout ),
	.datac(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [2]),
	.datad(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datae(gnd),
	.dataf(!\sram|the_altsyncram|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|F_iw[2]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|F_iw[2]~13 .extended_lut = "off";
defparam \lab03|cpu|F_iw[2]~13 .lut_mask = 64'h0404040404CC04CC;
defparam \lab03|cpu|F_iw[2]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N14
dffeas \lab03|cpu|D_iw[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|F_iw[2]~13_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\lab03|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|D_iw [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|D_iw[2] .is_wysiwyg = "true";
defparam \lab03|cpu|D_iw[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N36
cyclonev_lcell_comb \lab03|cpu|D_ctrl_jmp_direct~0 (
// Equation(s):
// \lab03|cpu|D_ctrl_jmp_direct~0_combout  = ( !\lab03|cpu|D_iw [2] & ( !\lab03|cpu|D_iw [4] & ( (!\lab03|cpu|D_iw [3] & (!\lab03|cpu|D_iw [5] & !\lab03|cpu|D_iw [1])) ) ) )

	.dataa(!\lab03|cpu|D_iw [3]),
	.datab(!\lab03|cpu|D_iw [5]),
	.datac(!\lab03|cpu|D_iw [1]),
	.datad(gnd),
	.datae(!\lab03|cpu|D_iw [2]),
	.dataf(!\lab03|cpu|D_iw [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_ctrl_jmp_direct~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_ctrl_jmp_direct~0 .extended_lut = "off";
defparam \lab03|cpu|D_ctrl_jmp_direct~0 .lut_mask = 64'h8080000000000000;
defparam \lab03|cpu|D_ctrl_jmp_direct~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N24
cyclonev_lcell_comb \lab03|cpu|D_op_bret (
// Equation(s):
// \lab03|cpu|D_op_bret~combout  = ( \lab03|cpu|Equal62~16_combout  & ( \lab03|cpu|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|Equal0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|Equal62~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_op_bret~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_op_bret .extended_lut = "off";
defparam \lab03|cpu|D_op_bret .lut_mask = 64'h0000000033333333;
defparam \lab03|cpu|D_op_bret .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N21
cyclonev_lcell_comb \lab03|cpu|Equal62~12 (
// Equation(s):
// \lab03|cpu|Equal62~12_combout  = ( \lab03|cpu|D_iw [13] & ( !\lab03|cpu|D_iw [12] & ( (\lab03|cpu|D_iw [11] & (\lab03|cpu|D_iw [14] & (\lab03|cpu|D_iw [15] & !\lab03|cpu|D_iw [16]))) ) ) )

	.dataa(!\lab03|cpu|D_iw [11]),
	.datab(!\lab03|cpu|D_iw [14]),
	.datac(!\lab03|cpu|D_iw [15]),
	.datad(!\lab03|cpu|D_iw [16]),
	.datae(!\lab03|cpu|D_iw [13]),
	.dataf(!\lab03|cpu|D_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|Equal62~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Equal62~12 .extended_lut = "off";
defparam \lab03|cpu|Equal62~12 .lut_mask = 64'h0000010000000000;
defparam \lab03|cpu|Equal62~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N9
cyclonev_lcell_comb \lab03|cpu|D_ctrl_uncond_cti_non_br~0 (
// Equation(s):
// \lab03|cpu|D_ctrl_uncond_cti_non_br~0_combout  = ( \lab03|cpu|Equal62~12_combout  & ( \lab03|cpu|Equal0~0_combout  ) ) # ( !\lab03|cpu|Equal62~12_combout  & ( (\lab03|cpu|Equal0~0_combout  & ((\lab03|cpu|Equal62~14_combout ) # 
// (\lab03|cpu|Equal62~13_combout ))) ) )

	.dataa(!\lab03|cpu|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\lab03|cpu|Equal62~13_combout ),
	.datad(!\lab03|cpu|Equal62~14_combout ),
	.datae(gnd),
	.dataf(!\lab03|cpu|Equal62~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_ctrl_uncond_cti_non_br~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_ctrl_uncond_cti_non_br~0 .extended_lut = "off";
defparam \lab03|cpu|D_ctrl_uncond_cti_non_br~0 .lut_mask = 64'h0555055555555555;
defparam \lab03|cpu|D_ctrl_uncond_cti_non_br~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N39
cyclonev_lcell_comb \lab03|cpu|D_op_eret (
// Equation(s):
// \lab03|cpu|D_op_eret~combout  = (\lab03|cpu|Equal0~0_combout  & \lab03|cpu|Equal62~15_combout )

	.dataa(!\lab03|cpu|Equal0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lab03|cpu|Equal62~15_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_op_eret~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_op_eret .extended_lut = "off";
defparam \lab03|cpu|D_op_eret .lut_mask = 64'h0055005500550055;
defparam \lab03|cpu|D_op_eret .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N30
cyclonev_lcell_comb \lab03|cpu|D_ctrl_uncond_cti_non_br~1 (
// Equation(s):
// \lab03|cpu|D_ctrl_uncond_cti_non_br~1_combout  = ( \lab03|cpu|D_op_eret~combout  ) # ( !\lab03|cpu|D_op_eret~combout  & ( ((\lab03|cpu|D_ctrl_uncond_cti_non_br~0_combout ) # (\lab03|cpu|D_op_bret~combout )) # (\lab03|cpu|D_ctrl_jmp_direct~0_combout ) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|D_ctrl_jmp_direct~0_combout ),
	.datac(!\lab03|cpu|D_op_bret~combout ),
	.datad(!\lab03|cpu|D_ctrl_uncond_cti_non_br~0_combout ),
	.datae(gnd),
	.dataf(!\lab03|cpu|D_op_eret~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_ctrl_uncond_cti_non_br~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_ctrl_uncond_cti_non_br~1 .extended_lut = "off";
defparam \lab03|cpu|D_ctrl_uncond_cti_non_br~1 .lut_mask = 64'h3FFF3FFFFFFFFFFF;
defparam \lab03|cpu|D_ctrl_uncond_cti_non_br~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N32
dffeas \lab03|cpu|R_ctrl_uncond_cti_non_br (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|D_ctrl_uncond_cti_non_br~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|R_ctrl_uncond_cti_non_br~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|R_ctrl_uncond_cti_non_br .is_wysiwyg = "true";
defparam \lab03|cpu|R_ctrl_uncond_cti_non_br .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N53
dffeas \lab03|cpu|R_compare_op[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|D_logic_op_raw[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|R_compare_op [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|R_compare_op[0] .is_wysiwyg = "true";
defparam \lab03|cpu|R_compare_op[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N16
dffeas \lab03|cpu|R_compare_op[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|D_logic_op_raw[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|R_compare_op [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|R_compare_op[1] .is_wysiwyg = "true";
defparam \lab03|cpu|R_compare_op[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N36
cyclonev_lcell_comb \lab03|cpu|Equal127~1 (
// Equation(s):
// \lab03|cpu|Equal127~1_combout  = ( !\lab03|cpu|E_logic_result[18]~15_combout  & ( !\lab03|cpu|E_logic_result[19]~14_combout  & ( (!\lab03|cpu|E_logic_result[15]~18_combout  & (!\lab03|cpu|E_logic_result[14]~19_combout  & 
// (!\lab03|cpu|E_logic_result[16]~17_combout  & !\lab03|cpu|E_logic_result[17]~16_combout ))) ) ) )

	.dataa(!\lab03|cpu|E_logic_result[15]~18_combout ),
	.datab(!\lab03|cpu|E_logic_result[14]~19_combout ),
	.datac(!\lab03|cpu|E_logic_result[16]~17_combout ),
	.datad(!\lab03|cpu|E_logic_result[17]~16_combout ),
	.datae(!\lab03|cpu|E_logic_result[18]~15_combout ),
	.dataf(!\lab03|cpu|E_logic_result[19]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|Equal127~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Equal127~1 .extended_lut = "off";
defparam \lab03|cpu|Equal127~1 .lut_mask = 64'h8000000000000000;
defparam \lab03|cpu|Equal127~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N39
cyclonev_lcell_comb \lab03|cpu|Add2~53 (
// Equation(s):
// \lab03|cpu|Add2~53_sumout  = SUM(( \lab03|cpu|E_alu_sub~q  ) + ( GND ) + ( \lab03|cpu|Add2~62  ))

	.dataa(gnd),
	.datab(!\lab03|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lab03|cpu|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lab03|cpu|Add2~53_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Add2~53 .extended_lut = "off";
defparam \lab03|cpu|Add2~53 .lut_mask = 64'h0000FFFF00003333;
defparam \lab03|cpu|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N18
cyclonev_lcell_comb \lab03|cpu|Equal127~0 (
// Equation(s):
// \lab03|cpu|Equal127~0_combout  = ( !\lab03|cpu|E_logic_result[21]~13_combout  & ( !\lab03|cpu|E_logic_result[1]~12_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\lab03|cpu|E_logic_result[21]~13_combout ),
	.dataf(!\lab03|cpu|E_logic_result[1]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|Equal127~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Equal127~0 .extended_lut = "off";
defparam \lab03|cpu|Equal127~0 .lut_mask = 64'hFFFF000000000000;
defparam \lab03|cpu|Equal127~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N36
cyclonev_lcell_comb \lab03|cpu|Equal127~4 (
// Equation(s):
// \lab03|cpu|Equal127~4_combout  = ( \lab03|cpu|R_logic_op [0] & ( \lab03|cpu|R_logic_op [1] & ( (!\lab03|cpu|E_src1 [5] & (!\lab03|cpu|E_src2 [5] & (!\lab03|cpu|E_src1 [10] $ (\lab03|cpu|E_src2 [10])))) # (\lab03|cpu|E_src1 [5] & (\lab03|cpu|E_src2 [5] & 
// (!\lab03|cpu|E_src1 [10] $ (\lab03|cpu|E_src2 [10])))) ) ) ) # ( !\lab03|cpu|R_logic_op [0] & ( \lab03|cpu|R_logic_op [1] & ( (!\lab03|cpu|E_src1 [5] & (!\lab03|cpu|E_src1 [10] & (!\lab03|cpu|E_src2 [5] & !\lab03|cpu|E_src2 [10]))) ) ) ) # ( 
// \lab03|cpu|R_logic_op [0] & ( !\lab03|cpu|R_logic_op [1] & ( (!\lab03|cpu|E_src1 [5] & ((!\lab03|cpu|E_src1 [10]) # ((!\lab03|cpu|E_src2 [10])))) # (\lab03|cpu|E_src1 [5] & (!\lab03|cpu|E_src2 [5] & ((!\lab03|cpu|E_src1 [10]) # (!\lab03|cpu|E_src2 
// [10])))) ) ) ) # ( !\lab03|cpu|R_logic_op [0] & ( !\lab03|cpu|R_logic_op [1] & ( (!\lab03|cpu|E_src1 [5] & (\lab03|cpu|E_src2 [5] & ((\lab03|cpu|E_src2 [10]) # (\lab03|cpu|E_src1 [10])))) # (\lab03|cpu|E_src1 [5] & (((\lab03|cpu|E_src2 [10])) # 
// (\lab03|cpu|E_src1 [10]))) ) ) )

	.dataa(!\lab03|cpu|E_src1 [5]),
	.datab(!\lab03|cpu|E_src1 [10]),
	.datac(!\lab03|cpu|E_src2 [5]),
	.datad(!\lab03|cpu|E_src2 [10]),
	.datae(!\lab03|cpu|R_logic_op [0]),
	.dataf(!\lab03|cpu|R_logic_op [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|Equal127~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Equal127~4 .extended_lut = "off";
defparam \lab03|cpu|Equal127~4 .lut_mask = 64'h135FFAC880008421;
defparam \lab03|cpu|Equal127~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N24
cyclonev_lcell_comb \lab03|cpu|Equal127~6 (
// Equation(s):
// \lab03|cpu|Equal127~6_combout  = ( \lab03|cpu|E_src2 [4] & ( \lab03|cpu|R_logic_op [1] & ( (\lab03|cpu|E_src1 [4] & (\lab03|cpu|R_logic_op [0] & (!\lab03|cpu|E_src2 [9] $ (\lab03|cpu|E_src1 [9])))) ) ) ) # ( !\lab03|cpu|E_src2 [4] & ( 
// \lab03|cpu|R_logic_op [1] & ( (!\lab03|cpu|E_src1 [4] & ((!\lab03|cpu|E_src2 [9] & (!\lab03|cpu|E_src1 [9])) # (\lab03|cpu|E_src2 [9] & (\lab03|cpu|E_src1 [9] & \lab03|cpu|R_logic_op [0])))) ) ) ) # ( \lab03|cpu|E_src2 [4] & ( !\lab03|cpu|R_logic_op [1] & 
// ( (!\lab03|cpu|R_logic_op [0] & (((\lab03|cpu|E_src1 [9]) # (\lab03|cpu|E_src2 [9])))) # (\lab03|cpu|R_logic_op [0] & (!\lab03|cpu|E_src1 [4] & ((!\lab03|cpu|E_src2 [9]) # (!\lab03|cpu|E_src1 [9])))) ) ) ) # ( !\lab03|cpu|E_src2 [4] & ( 
// !\lab03|cpu|R_logic_op [1] & ( (!\lab03|cpu|R_logic_op [0] & (\lab03|cpu|E_src1 [4] & ((\lab03|cpu|E_src1 [9]) # (\lab03|cpu|E_src2 [9])))) # (\lab03|cpu|R_logic_op [0] & (((!\lab03|cpu|E_src2 [9]) # (!\lab03|cpu|E_src1 [9])))) ) ) )

	.dataa(!\lab03|cpu|E_src1 [4]),
	.datab(!\lab03|cpu|E_src2 [9]),
	.datac(!\lab03|cpu|E_src1 [9]),
	.datad(!\lab03|cpu|R_logic_op [0]),
	.datae(!\lab03|cpu|E_src2 [4]),
	.dataf(!\lab03|cpu|R_logic_op [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|Equal127~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Equal127~6 .extended_lut = "off";
defparam \lab03|cpu|Equal127~6 .lut_mask = 64'h15FC3FA880820041;
defparam \lab03|cpu|Equal127~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N21
cyclonev_lcell_comb \lab03|cpu|E_logic_result[3]~1 (
// Equation(s):
// \lab03|cpu|E_logic_result[3]~1_combout  = ( \lab03|cpu|R_logic_op [1] & ( (!\lab03|cpu|E_src1 [3] & ((\lab03|cpu|E_src2 [3]))) # (\lab03|cpu|E_src1 [3] & ((!\lab03|cpu|R_logic_op [0]) # (!\lab03|cpu|E_src2 [3]))) ) ) # ( !\lab03|cpu|R_logic_op [1] & ( 
// (!\lab03|cpu|E_src1 [3] & (!\lab03|cpu|R_logic_op [0] & !\lab03|cpu|E_src2 [3])) # (\lab03|cpu|E_src1 [3] & (\lab03|cpu|R_logic_op [0] & \lab03|cpu|E_src2 [3])) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|E_src1 [3]),
	.datac(!\lab03|cpu|R_logic_op [0]),
	.datad(!\lab03|cpu|E_src2 [3]),
	.datae(gnd),
	.dataf(!\lab03|cpu|R_logic_op [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_logic_result[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_logic_result[3]~1 .extended_lut = "off";
defparam \lab03|cpu|E_logic_result[3]~1 .lut_mask = 64'hC003C00333FC33FC;
defparam \lab03|cpu|E_logic_result[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N36
cyclonev_lcell_comb \lab03|cpu|Equal127~5 (
// Equation(s):
// \lab03|cpu|Equal127~5_combout  = ( \lab03|cpu|R_logic_op [1] & ( \lab03|cpu|R_logic_op [0] & ( (!\lab03|cpu|E_src2 [8] & (!\lab03|cpu|E_src1 [8] & (!\lab03|cpu|E_src1 [12] $ (\lab03|cpu|E_src2 [12])))) # (\lab03|cpu|E_src2 [8] & (\lab03|cpu|E_src1 [8] & 
// (!\lab03|cpu|E_src1 [12] $ (\lab03|cpu|E_src2 [12])))) ) ) ) # ( !\lab03|cpu|R_logic_op [1] & ( \lab03|cpu|R_logic_op [0] & ( (!\lab03|cpu|E_src2 [8] & (((!\lab03|cpu|E_src1 [12]) # (!\lab03|cpu|E_src2 [12])))) # (\lab03|cpu|E_src2 [8] & 
// (!\lab03|cpu|E_src1 [8] & ((!\lab03|cpu|E_src1 [12]) # (!\lab03|cpu|E_src2 [12])))) ) ) ) # ( \lab03|cpu|R_logic_op [1] & ( !\lab03|cpu|R_logic_op [0] & ( (!\lab03|cpu|E_src2 [8] & (!\lab03|cpu|E_src1 [8] & (!\lab03|cpu|E_src1 [12] & !\lab03|cpu|E_src2 
// [12]))) ) ) ) # ( !\lab03|cpu|R_logic_op [1] & ( !\lab03|cpu|R_logic_op [0] & ( (!\lab03|cpu|E_src2 [8] & (\lab03|cpu|E_src1 [8] & ((\lab03|cpu|E_src2 [12]) # (\lab03|cpu|E_src1 [12])))) # (\lab03|cpu|E_src2 [8] & (((\lab03|cpu|E_src2 [12]) # 
// (\lab03|cpu|E_src1 [12])))) ) ) )

	.dataa(!\lab03|cpu|E_src2 [8]),
	.datab(!\lab03|cpu|E_src1 [8]),
	.datac(!\lab03|cpu|E_src1 [12]),
	.datad(!\lab03|cpu|E_src2 [12]),
	.datae(!\lab03|cpu|R_logic_op [1]),
	.dataf(!\lab03|cpu|R_logic_op [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|Equal127~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Equal127~5 .extended_lut = "off";
defparam \lab03|cpu|Equal127~5 .lut_mask = 64'h07778000EEE09009;
defparam \lab03|cpu|Equal127~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N6
cyclonev_lcell_comb \lab03|cpu|Equal127~3 (
// Equation(s):
// \lab03|cpu|Equal127~3_combout  = ( \lab03|cpu|E_src2 [13] & ( \lab03|cpu|E_src2 [11] & ( (!\lab03|cpu|R_logic_op [1] & ((!\lab03|cpu|R_logic_op [0]) # ((!\lab03|cpu|E_src1[11]~DUPLICATE_q  & !\lab03|cpu|E_src1 [13])))) # (\lab03|cpu|R_logic_op [1] & 
// (\lab03|cpu|E_src1[11]~DUPLICATE_q  & (\lab03|cpu|E_src1 [13] & \lab03|cpu|R_logic_op [0]))) ) ) ) # ( !\lab03|cpu|E_src2 [13] & ( \lab03|cpu|E_src2 [11] & ( (!\lab03|cpu|E_src1 [13] & (\lab03|cpu|R_logic_op [0] & (!\lab03|cpu|E_src1[11]~DUPLICATE_q  $ 
// (\lab03|cpu|R_logic_op [1])))) # (\lab03|cpu|E_src1 [13] & (!\lab03|cpu|R_logic_op [1] & ((!\lab03|cpu|E_src1[11]~DUPLICATE_q ) # (!\lab03|cpu|R_logic_op [0])))) ) ) ) # ( \lab03|cpu|E_src2 [13] & ( !\lab03|cpu|E_src2 [11] & ( 
// (!\lab03|cpu|E_src1[11]~DUPLICATE_q  & (\lab03|cpu|R_logic_op [0] & (!\lab03|cpu|E_src1 [13] $ (\lab03|cpu|R_logic_op [1])))) # (\lab03|cpu|E_src1[11]~DUPLICATE_q  & (!\lab03|cpu|R_logic_op [1] & ((!\lab03|cpu|E_src1 [13]) # (!\lab03|cpu|R_logic_op 
// [0])))) ) ) ) # ( !\lab03|cpu|E_src2 [13] & ( !\lab03|cpu|E_src2 [11] & ( (!\lab03|cpu|R_logic_op [1] & (((\lab03|cpu|E_src1[11]~DUPLICATE_q  & \lab03|cpu|E_src1 [13])) # (\lab03|cpu|R_logic_op [0]))) # (\lab03|cpu|R_logic_op [1] & 
// (!\lab03|cpu|E_src1[11]~DUPLICATE_q  & (!\lab03|cpu|E_src1 [13]))) ) ) )

	.dataa(!\lab03|cpu|E_src1[11]~DUPLICATE_q ),
	.datab(!\lab03|cpu|E_src1 [13]),
	.datac(!\lab03|cpu|R_logic_op [1]),
	.datad(!\lab03|cpu|R_logic_op [0]),
	.datae(!\lab03|cpu|E_src2 [13]),
	.dataf(!\lab03|cpu|E_src2 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|Equal127~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Equal127~3 .extended_lut = "off";
defparam \lab03|cpu|Equal127~3 .lut_mask = 64'h18F850C230A4F081;
defparam \lab03|cpu|Equal127~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N54
cyclonev_lcell_comb \lab03|cpu|Equal127~7 (
// Equation(s):
// \lab03|cpu|Equal127~7_combout  = ( \lab03|cpu|Equal127~5_combout  & ( \lab03|cpu|Equal127~3_combout  & ( (\lab03|cpu|Equal127~4_combout  & (\lab03|cpu|Equal127~6_combout  & (!\lab03|cpu|E_logic_result[3]~1_combout  & 
// !\lab03|cpu|E_logic_result[2]~0_combout ))) ) ) )

	.dataa(!\lab03|cpu|Equal127~4_combout ),
	.datab(!\lab03|cpu|Equal127~6_combout ),
	.datac(!\lab03|cpu|E_logic_result[3]~1_combout ),
	.datad(!\lab03|cpu|E_logic_result[2]~0_combout ),
	.datae(!\lab03|cpu|Equal127~5_combout ),
	.dataf(!\lab03|cpu|Equal127~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|Equal127~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Equal127~7 .extended_lut = "off";
defparam \lab03|cpu|Equal127~7 .lut_mask = 64'h0000000000001000;
defparam \lab03|cpu|Equal127~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N42
cyclonev_lcell_comb \lab03|cpu|Equal127~9 (
// Equation(s):
// \lab03|cpu|Equal127~9_combout  = ( \lab03|cpu|E_src2 [23] & ( \lab03|cpu|R_logic_op [1] & ( (\lab03|cpu|E_src1 [23] & (\lab03|cpu|R_logic_op [0] & (!\lab03|cpu|E_src2 [24] $ (\lab03|cpu|E_src1 [24])))) ) ) ) # ( !\lab03|cpu|E_src2 [23] & ( 
// \lab03|cpu|R_logic_op [1] & ( (!\lab03|cpu|E_src1 [23] & ((!\lab03|cpu|E_src2 [24] & ((!\lab03|cpu|E_src1 [24]))) # (\lab03|cpu|E_src2 [24] & (\lab03|cpu|R_logic_op [0] & \lab03|cpu|E_src1 [24])))) ) ) ) # ( \lab03|cpu|E_src2 [23] & ( 
// !\lab03|cpu|R_logic_op [1] & ( (!\lab03|cpu|R_logic_op [0] & (((\lab03|cpu|E_src1 [24])) # (\lab03|cpu|E_src2 [24]))) # (\lab03|cpu|R_logic_op [0] & (!\lab03|cpu|E_src1 [23] & ((!\lab03|cpu|E_src2 [24]) # (!\lab03|cpu|E_src1 [24])))) ) ) ) # ( 
// !\lab03|cpu|E_src2 [23] & ( !\lab03|cpu|R_logic_op [1] & ( (!\lab03|cpu|R_logic_op [0] & (\lab03|cpu|E_src1 [23] & ((\lab03|cpu|E_src1 [24]) # (\lab03|cpu|E_src2 [24])))) # (\lab03|cpu|R_logic_op [0] & ((!\lab03|cpu|E_src2 [24]) # ((!\lab03|cpu|E_src1 
// [24])))) ) ) )

	.dataa(!\lab03|cpu|E_src2 [24]),
	.datab(!\lab03|cpu|E_src1 [23]),
	.datac(!\lab03|cpu|R_logic_op [0]),
	.datad(!\lab03|cpu|E_src1 [24]),
	.datae(!\lab03|cpu|E_src2 [23]),
	.dataf(!\lab03|cpu|R_logic_op [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|Equal127~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Equal127~9 .extended_lut = "off";
defparam \lab03|cpu|Equal127~9 .lut_mask = 64'h1F3A5CF888040201;
defparam \lab03|cpu|Equal127~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N30
cyclonev_lcell_comb \lab03|cpu|Equal127~10 (
// Equation(s):
// \lab03|cpu|Equal127~10_combout  = ( \lab03|cpu|E_src1 [26] & ( \lab03|cpu|E_src2 [25] & ( (!\lab03|cpu|R_logic_op [1] & ((!\lab03|cpu|R_logic_op [0]) # ((!\lab03|cpu|E_src1 [25] & !\lab03|cpu|E_src2 [26])))) # (\lab03|cpu|R_logic_op [1] & 
// (\lab03|cpu|R_logic_op [0] & (\lab03|cpu|E_src1 [25] & \lab03|cpu|E_src2 [26]))) ) ) ) # ( !\lab03|cpu|E_src1 [26] & ( \lab03|cpu|E_src2 [25] & ( (!\lab03|cpu|R_logic_op [1] & ((!\lab03|cpu|R_logic_op [0] & ((\lab03|cpu|E_src2 [26]))) # 
// (\lab03|cpu|R_logic_op [0] & (!\lab03|cpu|E_src1 [25])))) # (\lab03|cpu|R_logic_op [1] & (\lab03|cpu|R_logic_op [0] & (\lab03|cpu|E_src1 [25] & !\lab03|cpu|E_src2 [26]))) ) ) ) # ( \lab03|cpu|E_src1 [26] & ( !\lab03|cpu|E_src2 [25] & ( 
// (!\lab03|cpu|R_logic_op [1] & ((!\lab03|cpu|R_logic_op [0] & (\lab03|cpu|E_src1 [25])) # (\lab03|cpu|R_logic_op [0] & ((!\lab03|cpu|E_src2 [26]))))) # (\lab03|cpu|R_logic_op [1] & (\lab03|cpu|R_logic_op [0] & (!\lab03|cpu|E_src1 [25] & \lab03|cpu|E_src2 
// [26]))) ) ) ) # ( !\lab03|cpu|E_src1 [26] & ( !\lab03|cpu|E_src2 [25] & ( (!\lab03|cpu|R_logic_op [1] & (((\lab03|cpu|E_src1 [25] & \lab03|cpu|E_src2 [26])) # (\lab03|cpu|R_logic_op [0]))) # (\lab03|cpu|R_logic_op [1] & (((!\lab03|cpu|E_src1 [25] & 
// !\lab03|cpu|E_src2 [26])))) ) ) )

	.dataa(!\lab03|cpu|R_logic_op [1]),
	.datab(!\lab03|cpu|R_logic_op [0]),
	.datac(!\lab03|cpu|E_src1 [25]),
	.datad(!\lab03|cpu|E_src2 [26]),
	.datae(!\lab03|cpu|E_src1 [26]),
	.dataf(!\lab03|cpu|E_src2 [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|Equal127~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Equal127~10 .extended_lut = "off";
defparam \lab03|cpu|Equal127~10 .lut_mask = 64'h722A2A1821A8A889;
defparam \lab03|cpu|Equal127~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N30
cyclonev_lcell_comb \lab03|cpu|Equal127~2 (
// Equation(s):
// \lab03|cpu|Equal127~2_combout  = ( \lab03|cpu|R_logic_op [0] & ( \lab03|cpu|E_src1 [7] & ( (!\lab03|cpu|E_src2 [7] & (!\lab03|cpu|R_logic_op [1] & ((!\lab03|cpu|E_src2 [6]) # (!\lab03|cpu|E_src1 [6])))) # (\lab03|cpu|E_src2 [7] & (\lab03|cpu|R_logic_op 
// [1] & (!\lab03|cpu|E_src2 [6] $ (\lab03|cpu|E_src1 [6])))) ) ) ) # ( !\lab03|cpu|R_logic_op [0] & ( \lab03|cpu|E_src1 [7] & ( (!\lab03|cpu|R_logic_op [1] & ((\lab03|cpu|E_src1 [6]) # (\lab03|cpu|E_src2 [6]))) ) ) ) # ( \lab03|cpu|R_logic_op [0] & ( 
// !\lab03|cpu|E_src1 [7] & ( (!\lab03|cpu|R_logic_op [1] & (((!\lab03|cpu|E_src2 [6]) # (!\lab03|cpu|E_src1 [6])))) # (\lab03|cpu|R_logic_op [1] & (!\lab03|cpu|E_src2 [7] & (!\lab03|cpu|E_src2 [6] $ (\lab03|cpu|E_src1 [6])))) ) ) ) # ( 
// !\lab03|cpu|R_logic_op [0] & ( !\lab03|cpu|E_src1 [7] & ( (!\lab03|cpu|E_src2 [7] & (!\lab03|cpu|E_src2 [6] & (!\lab03|cpu|E_src1 [6] & \lab03|cpu|R_logic_op [1]))) # (\lab03|cpu|E_src2 [7] & (!\lab03|cpu|R_logic_op [1] & ((\lab03|cpu|E_src1 [6]) # 
// (\lab03|cpu|E_src2 [6])))) ) ) )

	.dataa(!\lab03|cpu|E_src2 [7]),
	.datab(!\lab03|cpu|E_src2 [6]),
	.datac(!\lab03|cpu|E_src1 [6]),
	.datad(!\lab03|cpu|R_logic_op [1]),
	.datae(!\lab03|cpu|R_logic_op [0]),
	.dataf(!\lab03|cpu|E_src1 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|Equal127~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Equal127~2 .extended_lut = "off";
defparam \lab03|cpu|Equal127~2 .lut_mask = 64'h1580FC823F00A841;
defparam \lab03|cpu|Equal127~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N0
cyclonev_lcell_comb \lab03|cpu|Equal127~8 (
// Equation(s):
// \lab03|cpu|Equal127~8_combout  = ( \lab03|cpu|R_logic_op [0] & ( \lab03|cpu|E_src1 [22] & ( (!\lab03|cpu|R_logic_op [1] & (!\lab03|cpu|E_src2 [22] & ((!\lab03|cpu|E_src1 [20]) # (!\lab03|cpu|E_src2 [20])))) # (\lab03|cpu|R_logic_op [1] & 
// (\lab03|cpu|E_src2 [22] & (!\lab03|cpu|E_src1 [20] $ (\lab03|cpu|E_src2 [20])))) ) ) ) # ( !\lab03|cpu|R_logic_op [0] & ( \lab03|cpu|E_src1 [22] & ( (!\lab03|cpu|R_logic_op [1] & ((\lab03|cpu|E_src2 [20]) # (\lab03|cpu|E_src1 [20]))) ) ) ) # ( 
// \lab03|cpu|R_logic_op [0] & ( !\lab03|cpu|E_src1 [22] & ( (!\lab03|cpu|R_logic_op [1] & (((!\lab03|cpu|E_src1 [20]) # (!\lab03|cpu|E_src2 [20])))) # (\lab03|cpu|R_logic_op [1] & (!\lab03|cpu|E_src2 [22] & (!\lab03|cpu|E_src1 [20] $ (\lab03|cpu|E_src2 
// [20])))) ) ) ) # ( !\lab03|cpu|R_logic_op [0] & ( !\lab03|cpu|E_src1 [22] & ( (!\lab03|cpu|R_logic_op [1] & (\lab03|cpu|E_src2 [22] & ((\lab03|cpu|E_src2 [20]) # (\lab03|cpu|E_src1 [20])))) # (\lab03|cpu|R_logic_op [1] & (!\lab03|cpu|E_src2 [22] & 
// (!\lab03|cpu|E_src1 [20] & !\lab03|cpu|E_src2 [20]))) ) ) )

	.dataa(!\lab03|cpu|R_logic_op [1]),
	.datab(!\lab03|cpu|E_src2 [22]),
	.datac(!\lab03|cpu|E_src1 [20]),
	.datad(!\lab03|cpu|E_src2 [20]),
	.datae(!\lab03|cpu|R_logic_op [0]),
	.dataf(!\lab03|cpu|E_src1 [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|Equal127~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Equal127~8 .extended_lut = "off";
defparam \lab03|cpu|Equal127~8 .lut_mask = 64'h4222EAA40AAA9881;
defparam \lab03|cpu|Equal127~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N36
cyclonev_lcell_comb \lab03|cpu|Equal127~11 (
// Equation(s):
// \lab03|cpu|Equal127~11_combout  = ( !\lab03|cpu|E_logic_result[30]~23_combout  & ( !\lab03|cpu|E_logic_result[31]~24_combout  & ( (!\lab03|cpu|E_logic_result[27]~25_combout  & (!\lab03|cpu|E_logic_result[28]~21_combout  & 
// (!\lab03|cpu|E_logic_result[0]~20_combout  & !\lab03|cpu|E_logic_result[29]~22_combout ))) ) ) )

	.dataa(!\lab03|cpu|E_logic_result[27]~25_combout ),
	.datab(!\lab03|cpu|E_logic_result[28]~21_combout ),
	.datac(!\lab03|cpu|E_logic_result[0]~20_combout ),
	.datad(!\lab03|cpu|E_logic_result[29]~22_combout ),
	.datae(!\lab03|cpu|E_logic_result[30]~23_combout ),
	.dataf(!\lab03|cpu|E_logic_result[31]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|Equal127~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Equal127~11 .extended_lut = "off";
defparam \lab03|cpu|Equal127~11 .lut_mask = 64'h8000000000000000;
defparam \lab03|cpu|Equal127~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N18
cyclonev_lcell_comb \lab03|cpu|Equal127~12 (
// Equation(s):
// \lab03|cpu|Equal127~12_combout  = ( \lab03|cpu|Equal127~8_combout  & ( \lab03|cpu|Equal127~11_combout  & ( (\lab03|cpu|Equal127~7_combout  & (\lab03|cpu|Equal127~9_combout  & (\lab03|cpu|Equal127~10_combout  & \lab03|cpu|Equal127~2_combout ))) ) ) )

	.dataa(!\lab03|cpu|Equal127~7_combout ),
	.datab(!\lab03|cpu|Equal127~9_combout ),
	.datac(!\lab03|cpu|Equal127~10_combout ),
	.datad(!\lab03|cpu|Equal127~2_combout ),
	.datae(!\lab03|cpu|Equal127~8_combout ),
	.dataf(!\lab03|cpu|Equal127~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|Equal127~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Equal127~12 .extended_lut = "off";
defparam \lab03|cpu|Equal127~12 .lut_mask = 64'h0000000000000001;
defparam \lab03|cpu|Equal127~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N54
cyclonev_lcell_comb \lab03|cpu|E_cmp_result~0 (
// Equation(s):
// \lab03|cpu|E_cmp_result~0_combout  = ( \lab03|cpu|Equal127~0_combout  & ( \lab03|cpu|Equal127~12_combout  & ( (!\lab03|cpu|R_compare_op [0] & ((!\lab03|cpu|R_compare_op [1] & (\lab03|cpu|Equal127~1_combout )) # (\lab03|cpu|R_compare_op [1] & 
// ((\lab03|cpu|Add2~53_sumout ))))) # (\lab03|cpu|R_compare_op [0] & ((!\lab03|cpu|R_compare_op [1] & ((!\lab03|cpu|Add2~53_sumout ))) # (\lab03|cpu|R_compare_op [1] & (!\lab03|cpu|Equal127~1_combout )))) ) ) ) # ( !\lab03|cpu|Equal127~0_combout  & ( 
// \lab03|cpu|Equal127~12_combout  & ( (!\lab03|cpu|Add2~53_sumout  & (\lab03|cpu|R_compare_op [0])) # (\lab03|cpu|Add2~53_sumout  & ((\lab03|cpu|R_compare_op [1]))) ) ) ) # ( \lab03|cpu|Equal127~0_combout  & ( !\lab03|cpu|Equal127~12_combout  & ( 
// (!\lab03|cpu|Add2~53_sumout  & (\lab03|cpu|R_compare_op [0])) # (\lab03|cpu|Add2~53_sumout  & ((\lab03|cpu|R_compare_op [1]))) ) ) ) # ( !\lab03|cpu|Equal127~0_combout  & ( !\lab03|cpu|Equal127~12_combout  & ( (!\lab03|cpu|Add2~53_sumout  & 
// (\lab03|cpu|R_compare_op [0])) # (\lab03|cpu|Add2~53_sumout  & ((\lab03|cpu|R_compare_op [1]))) ) ) )

	.dataa(!\lab03|cpu|R_compare_op [0]),
	.datab(!\lab03|cpu|R_compare_op [1]),
	.datac(!\lab03|cpu|Equal127~1_combout ),
	.datad(!\lab03|cpu|Add2~53_sumout ),
	.datae(!\lab03|cpu|Equal127~0_combout ),
	.dataf(!\lab03|cpu|Equal127~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_cmp_result~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_cmp_result~0 .extended_lut = "off";
defparam \lab03|cpu|E_cmp_result~0 .lut_mask = 64'h5533553355335C3A;
defparam \lab03|cpu|E_cmp_result~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N55
dffeas \lab03|cpu|W_cmp_result (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_cmp_result~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|W_cmp_result~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|W_cmp_result .is_wysiwyg = "true";
defparam \lab03|cpu|W_cmp_result .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N9
cyclonev_lcell_comb \lab03|cpu|Equal0~3 (
// Equation(s):
// \lab03|cpu|Equal0~3_combout  = ( !\lab03|cpu|D_iw [5] & ( \lab03|cpu|D_iw [1] & ( (!\lab03|cpu|D_iw [3] & (\lab03|cpu|D_iw [2] & (!\lab03|cpu|D_iw [0] & !\lab03|cpu|D_iw [4]))) ) ) )

	.dataa(!\lab03|cpu|D_iw [3]),
	.datab(!\lab03|cpu|D_iw [2]),
	.datac(!\lab03|cpu|D_iw [0]),
	.datad(!\lab03|cpu|D_iw [4]),
	.datae(!\lab03|cpu|D_iw [5]),
	.dataf(!\lab03|cpu|D_iw [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Equal0~3 .extended_lut = "off";
defparam \lab03|cpu|Equal0~3 .lut_mask = 64'h0000000020000000;
defparam \lab03|cpu|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y9_N10
dffeas \lab03|cpu|R_ctrl_br_uncond (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|Equal0~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|R_ctrl_br_uncond~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|R_ctrl_br_uncond .is_wysiwyg = "true";
defparam \lab03|cpu|R_ctrl_br_uncond .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N48
cyclonev_lcell_comb \lab03|cpu|F_pc_sel_nxt~0 (
// Equation(s):
// \lab03|cpu|F_pc_sel_nxt~0_combout  = ( \lab03|cpu|R_ctrl_br_uncond~q  ) # ( !\lab03|cpu|R_ctrl_br_uncond~q  & ( ((\lab03|cpu|R_ctrl_br~q  & \lab03|cpu|W_cmp_result~q )) # (\lab03|cpu|R_ctrl_uncond_cti_non_br~q ) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|R_ctrl_uncond_cti_non_br~q ),
	.datac(!\lab03|cpu|R_ctrl_br~q ),
	.datad(!\lab03|cpu|W_cmp_result~q ),
	.datae(gnd),
	.dataf(!\lab03|cpu|R_ctrl_br_uncond~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|F_pc_sel_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|F_pc_sel_nxt~0 .extended_lut = "off";
defparam \lab03|cpu|F_pc_sel_nxt~0 .lut_mask = 64'h333F333FFFFFFFFF;
defparam \lab03|cpu|F_pc_sel_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N36
cyclonev_lcell_comb \lab03|cpu|F_pc_sel_nxt.10~1 (
// Equation(s):
// \lab03|cpu|F_pc_sel_nxt.10~1_combout  = ( \lab03|cpu|F_pc_sel_nxt~0_combout  & ( \lab03|cpu|F_pc_sel_nxt.10~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lab03|cpu|F_pc_sel_nxt.10~0_combout ),
	.datae(gnd),
	.dataf(!\lab03|cpu|F_pc_sel_nxt~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|F_pc_sel_nxt.10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|F_pc_sel_nxt.10~1 .extended_lut = "off";
defparam \lab03|cpu|F_pc_sel_nxt.10~1 .lut_mask = 64'h0000000000FF00FF;
defparam \lab03|cpu|F_pc_sel_nxt.10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N48
cyclonev_lcell_comb \lab03|cpu|F_pc_no_crst_nxt[0]~2 (
// Equation(s):
// \lab03|cpu|F_pc_no_crst_nxt[0]~2_combout  = (!\lab03|cpu|F_pc_sel_nxt.01~0_combout  & ((!\lab03|cpu|F_pc_sel_nxt.10~1_combout  & (\lab03|cpu|Add0~1_sumout )) # (\lab03|cpu|F_pc_sel_nxt.10~1_combout  & ((\lab03|cpu|Add2~1_sumout )))))

	.dataa(!\lab03|cpu|F_pc_sel_nxt.01~0_combout ),
	.datab(!\lab03|cpu|F_pc_sel_nxt.10~1_combout ),
	.datac(!\lab03|cpu|Add0~1_sumout ),
	.datad(!\lab03|cpu|Add2~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|F_pc_no_crst_nxt[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|F_pc_no_crst_nxt[0]~2 .extended_lut = "off";
defparam \lab03|cpu|F_pc_no_crst_nxt[0]~2 .lut_mask = 64'h082A082A082A082A;
defparam \lab03|cpu|F_pc_no_crst_nxt[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y7_N50
dffeas \lab03|cpu|F_pc[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|F_pc_no_crst_nxt[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\lab03|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|F_pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|F_pc[0] .is_wysiwyg = "true";
defparam \lab03|cpu|F_pc[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N15
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_data[38] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_data [38] = (!\mm_interconnect_0|cmd_mux_001|saved_grant [1] & (\mm_interconnect_0|cmd_mux_001|saved_grant [0] & ((\lab03|cpu|W_alu_result [2])))) # (\mm_interconnect_0|cmd_mux_001|saved_grant [1] & 
// (((\mm_interconnect_0|cmd_mux_001|saved_grant [0] & \lab03|cpu|W_alu_result [2])) # (\lab03|cpu|F_pc [0])))

	.dataa(!\mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datab(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(!\lab03|cpu|F_pc [0]),
	.datad(!\lab03|cpu|W_alu_result [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_data [38]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_data[38] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_data[38] .lut_mask = 64'h0537053705370537;
defparam \mm_interconnect_0|cmd_mux_001|src_data[38] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N17
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_data [38]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address[0] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N3
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[0]~0 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[0]~0_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [2] ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  & ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [0]),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [2]),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[0]~0 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[0]~0 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_addr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N2
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[27] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[27]~feeder_combout ),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[31]~0_combout ),
	.sload(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[27] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N9
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~42 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~42_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr 
// [29] & ( ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [27]))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [27]))) # (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) ) ) # ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [29] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [27]))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [27])))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [27]),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [27]),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~42 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~42 .lut_mask = 64'h048C048C37BF37BF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N11
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[28] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[19]~26_combout ),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[19]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [28]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[28] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N14
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[28] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [28]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[28] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N6
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[25]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[25]~feeder_combout  = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[25]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[25]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N8
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[25] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[25]~feeder_combout ),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[31]~0_combout ),
	.sload(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[25] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y3_N31
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~1_combout ),
	.sload(vcc),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N15
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~44 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~44_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [25] & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [25] & ( (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [27]) ) ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [25] & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [25] & ( (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q )) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [27]))) ) ) ) # ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [25] & ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [25] & ( (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q )) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [27]))) ) ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [25] & ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [25] & ( (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [27]) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(gnd),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [27]),
	.datae(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [25]),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~44 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~44 .lut_mask = 64'h000FA0AF505FF0FF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N17
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[26] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[19]~26_combout ),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[19]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [26]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[26] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N6
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[26]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[26]~feeder_combout  = ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[26]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N8
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[26] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [26]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[26] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N32
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~17_sumout ),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg[2] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N12
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~19 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~19_combout  = ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [2] & 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [4] & ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [3]))))) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// ((((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [11]))))) ) ) # ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & ( 
// ((!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8])) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [11]))))) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [2]),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8]),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [11]),
	.datae(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [3]),
	.datag(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonAReg [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~19 .extended_lut = "on";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~19 .lut_mask = 64'h00330C3F40730C3F;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N14
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[8] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[8] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N30
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~19 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~19_combout  = ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( \lab03|cpu|d_writedata [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lab03|cpu|d_writedata [8]),
	.datad(gnd),
	.datae(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~19 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~19 .lut_mask = 64'h00000F0F00000F0F;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N31
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[8] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[8] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N9
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[8]~18 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[8]~18_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [8] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ) # (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [8]) ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [8] & ( 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  & \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [8]) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[8]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[8]~18 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[8]~18 .lut_mask = 64'h05050505AFAFAFAF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[8]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N55
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[12] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[12]~feeder_combout ),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[12] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N28
dffeas \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[12] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [12]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[12] .is_wysiwyg = "true";
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N30
cyclonev_lcell_comb \lab03|cpu|F_iw[12]~6 (
// Equation(s):
// \lab03|cpu|F_iw[12]~6_combout  = ( \sram|the_altsyncram|auto_generated|q_a [12] & ( (!\lab03|cpu|intr_req~combout  & (((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [12])) # 
// (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ))) ) ) # ( !\sram|the_altsyncram|auto_generated|q_a [12] & ( (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & (\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [12] & 
// !\lab03|cpu|intr_req~combout )) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [12]),
	.datad(!\lab03|cpu|intr_req~combout ),
	.datae(gnd),
	.dataf(!\sram|the_altsyncram|auto_generated|q_a [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|F_iw[12]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|F_iw[12]~6 .extended_lut = "off";
defparam \lab03|cpu|F_iw[12]~6 .lut_mask = 64'h0300030057005700;
defparam \lab03|cpu|F_iw[12]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N31
dffeas \lab03|cpu|D_iw[12] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|F_iw[12]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\lab03|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|D_iw [12]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|D_iw[12] .is_wysiwyg = "true";
defparam \lab03|cpu|D_iw[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N30
cyclonev_lcell_comb \lab03|cpu|D_ctrl_implicit_dst_eretaddr~2 (
// Equation(s):
// \lab03|cpu|D_ctrl_implicit_dst_eretaddr~2_combout  = ( \lab03|cpu|D_iw [14] & ( \lab03|cpu|D_iw [11] & ( (!\lab03|cpu|D_iw [13] & ((!\lab03|cpu|D_iw [12] & (!\lab03|cpu|D_iw [16] & \lab03|cpu|D_iw [15])) # (\lab03|cpu|D_iw [12] & (\lab03|cpu|D_iw [16] & 
// !\lab03|cpu|D_iw [15])))) # (\lab03|cpu|D_iw [13] & (\lab03|cpu|D_iw [12])) ) ) ) # ( !\lab03|cpu|D_iw [14] & ( \lab03|cpu|D_iw [11] & ( (!\lab03|cpu|D_iw [16] & ((!\lab03|cpu|D_iw [12] & ((\lab03|cpu|D_iw [15]))) # (\lab03|cpu|D_iw [12] & 
// (\lab03|cpu|D_iw [13])))) # (\lab03|cpu|D_iw [16] & ((!\lab03|cpu|D_iw [15] & (!\lab03|cpu|D_iw [13])) # (\lab03|cpu|D_iw [15] & ((\lab03|cpu|D_iw [12]))))) ) ) ) # ( \lab03|cpu|D_iw [14] & ( !\lab03|cpu|D_iw [11] & ( (!\lab03|cpu|D_iw [15] & 
// (!\lab03|cpu|D_iw [13] & (\lab03|cpu|D_iw [12]))) # (\lab03|cpu|D_iw [15] & (\lab03|cpu|D_iw [16] & ((!\lab03|cpu|D_iw [12]) # (\lab03|cpu|D_iw [13])))) ) ) ) # ( !\lab03|cpu|D_iw [14] & ( !\lab03|cpu|D_iw [11] & ( (!\lab03|cpu|D_iw [12] & 
// (!\lab03|cpu|D_iw [16] & (!\lab03|cpu|D_iw [13] $ (\lab03|cpu|D_iw [15])))) # (\lab03|cpu|D_iw [12] & (!\lab03|cpu|D_iw [13] & (\lab03|cpu|D_iw [16]))) ) ) )

	.dataa(!\lab03|cpu|D_iw [13]),
	.datab(!\lab03|cpu|D_iw [12]),
	.datac(!\lab03|cpu|D_iw [16]),
	.datad(!\lab03|cpu|D_iw [15]),
	.datae(!\lab03|cpu|D_iw [14]),
	.dataf(!\lab03|cpu|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_ctrl_implicit_dst_eretaddr~2 .extended_lut = "off";
defparam \lab03|cpu|D_ctrl_implicit_dst_eretaddr~2 .lut_mask = 64'h8242220D1AD31391;
defparam \lab03|cpu|D_ctrl_implicit_dst_eretaddr~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N42
cyclonev_lcell_comb \lab03|cpu|D_dst_regnum[0]~2 (
// Equation(s):
// \lab03|cpu|D_dst_regnum[0]~2_combout  = ( \lab03|cpu|D_iw [17] & ( (!\lab03|cpu|D_ctrl_b_is_dst~0_combout ) # (\lab03|cpu|D_iw [22]) ) ) # ( !\lab03|cpu|D_iw [17] & ( (\lab03|cpu|D_ctrl_b_is_dst~0_combout  & \lab03|cpu|D_iw [22]) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|D_ctrl_b_is_dst~0_combout ),
	.datac(gnd),
	.datad(!\lab03|cpu|D_iw [22]),
	.datae(gnd),
	.dataf(!\lab03|cpu|D_iw [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_dst_regnum[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_dst_regnum[0]~2 .extended_lut = "off";
defparam \lab03|cpu|D_dst_regnum[0]~2 .lut_mask = 64'h00330033CCFFCCFF;
defparam \lab03|cpu|D_dst_regnum[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N9
cyclonev_lcell_comb \lab03|cpu|D_dst_regnum[0]~3 (
// Equation(s):
// \lab03|cpu|D_dst_regnum[0]~3_combout  = ( \lab03|cpu|Equal0~7_combout  & ( \lab03|cpu|D_dst_regnum[0]~2_combout  ) ) # ( !\lab03|cpu|Equal0~7_combout  & ( \lab03|cpu|D_dst_regnum[0]~2_combout  ) ) # ( \lab03|cpu|Equal0~7_combout  & ( 
// !\lab03|cpu|D_dst_regnum[0]~2_combout  ) ) # ( !\lab03|cpu|Equal0~7_combout  & ( !\lab03|cpu|D_dst_regnum[0]~2_combout  & ( (!\lab03|cpu|D_ctrl_exception~0_combout ) # ((\lab03|cpu|Equal0~0_combout  & ((\lab03|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ) 
// # (\lab03|cpu|D_ctrl_implicit_dst_eretaddr~2_combout )))) ) ) )

	.dataa(!\lab03|cpu|Equal0~0_combout ),
	.datab(!\lab03|cpu|D_ctrl_exception~0_combout ),
	.datac(!\lab03|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datad(!\lab03|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.datae(!\lab03|cpu|Equal0~7_combout ),
	.dataf(!\lab03|cpu|D_dst_regnum[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_dst_regnum[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_dst_regnum[0]~3 .extended_lut = "off";
defparam \lab03|cpu|D_dst_regnum[0]~3 .lut_mask = 64'hCDDDFFFFFFFFFFFF;
defparam \lab03|cpu|D_dst_regnum[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N11
dffeas \lab03|cpu|R_dst_regnum[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|D_dst_regnum[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|R_dst_regnum [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|R_dst_regnum[0] .is_wysiwyg = "true";
defparam \lab03|cpu|R_dst_regnum[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N8
dffeas \lab03|cpu|d_writedata[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|d_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|d_writedata[0] .is_wysiwyg = "true";
defparam \lab03|cpu|d_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N6
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~1 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~1_combout  = ( \lab03|cpu|d_writedata [0] & ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|d_writedata [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~1 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~1 .lut_mask = 64'h0000000033333333;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N8
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[0] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N39
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[0]~0 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout  = (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  & (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata 
// [0])) # (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  & ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [0])))

	.dataa(gnd),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [0]),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[0]~0 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[0]~0 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_data[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N47
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[22] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[22]~feeder_combout ),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[31]~0_combout ),
	.sload(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[22] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y4_N43
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[22] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~1_combout ),
	.sload(vcc),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[22] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N18
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~58 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~58_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [22] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & (((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [22])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ))) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [24])))) ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [22] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [22])))) # (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [24])))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [24]),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [22]),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~58 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~58 .lut_mask = 64'h038B038B47CF47CF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~58 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N20
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[23] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[19]~26_combout ),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[19]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[23] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N12
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[23]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[23]~feeder_combout  = ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[23]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N13
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[23] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [23]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[23] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N0
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[23]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[23]~feeder_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[23]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N1
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[23] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~1_combout ),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[23] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N21
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~64 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~64_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [23] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ) # 
// ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [23])))) # (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [25])))) ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [23] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [23])))) # (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [25])))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [25]),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [23]),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~64 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~64 .lut_mask = 64'h034703478BCF8BCF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~64 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N23
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[24] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[19]~26_combout ),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[19]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [24]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[24] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N54
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[24]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[24]~feeder_combout  = ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[24]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N56
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[24] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [24]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[24] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y4_N58
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1 (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rst_controller|r_sync_rst~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1 .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N59
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N9
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|resetlatch~0 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|resetlatch~0_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & 
// ( (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [24] & \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|resetlatch~q ) ) ) # ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & ( (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|resetlatch~q ) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [24]),
	.datab(gnd),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|resetlatch~q ),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|resetlatch~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|resetlatch~0 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|resetlatch~0 .lut_mask = 64'h0FFF0FFF00AA00AA;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|resetlatch~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N10
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|resetlatch (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|resetlatch~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|resetlatch~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|resetlatch .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|resetlatch .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N33
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~52 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~52_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|resetlatch~q  & ( 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[34]~28_combout  & 
// ((!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [34]))) ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|resetlatch~q  & ( 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[34]~28_combout  & 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [34] & 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout )) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[34]~28_combout ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [34]),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|resetlatch~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~52 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~52 .lut_mask = 64'h0003000333033303;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N35
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[33] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[19]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [33]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[33] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[33] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N42
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[33]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[33]~feeder_combout  = ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [33] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [33]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[33]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[33]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[33]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[33]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N44
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[33] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[33]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [33]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[33] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[33] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N33
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[30]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[30]~feeder_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [33] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [33]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[30]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N35
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[30] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[30]~feeder_combout ),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[31]~0_combout ),
	.sload(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[30] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N21
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~48 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~48_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [30] & ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [30] ) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [30] ) ) # ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [30] & ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [30] ) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~48 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~48 .lut_mask = 64'h00005555FFFF5555;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N21
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~47 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~47_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr 
// [32] & ( (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize [0]) # 
// (((!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize [1]) # (\altera_internal_jtag~TDIUTAP )) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize [2])) ) ) # ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [32] & ( (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize 
// [0] & (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize [2] & 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize [1] & \altera_internal_jtag~TDIUTAP ))) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize [0]),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize [2]),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|DRsize [1]),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [32]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~47 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~47 .lut_mask = 64'h00040004FBFFFBFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~47 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N36
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~50 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~50_combout  = ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~47_combout  ) ) # ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~47_combout  & ( 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~48_combout ))) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~49_combout ) ) ) ) # ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~47_combout  & ( 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~48_combout ))) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~49_combout ) ) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~49_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~48_combout ),
	.datae(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~50 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~50 .lut_mask = 64'h55D5000055D5FFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N38
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[31] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [31]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[31] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y4_N49
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[29] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~1_combout ),
	.sload(vcc),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[29] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N33
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~46 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~46_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [29] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & (((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [29])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ))) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [31])))) ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [29] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [29])))) # (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [31])))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [31]),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [29]),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~46 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~46 .lut_mask = 64'h038B038B47CF47CF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N35
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[30] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[19]~26_combout ),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[19]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [30]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[30] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N52
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[28] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~1_combout ),
	.sload(vcc),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[28] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N30
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~45 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~45_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [28] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & (((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [28])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ))) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [30])))) ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [28] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [28])))) # (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [30])))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [30]),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [28]),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~45 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~45 .lut_mask = 64'h038B038B47CF47CF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N32
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[29] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[19]~26_combout ),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[19]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [29]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[29] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N9
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[29]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[29]~feeder_combout  = ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[29]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N11
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[29] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [29]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[29] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N9
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[26]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[26]~feeder_combout  = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[26]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[26]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N11
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[26] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[26]~feeder_combout ),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[31]~0_combout ),
	.sload(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[26] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N18
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[26]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[26]~feeder_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[26]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N19
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[26] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~1_combout ),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[26] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N6
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~43 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~43_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr 
// [28] & ( ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [26])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [26])))) # (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) ) ) # ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [28] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [26])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [26]))))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [26]),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [26]),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~43 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~43 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N8
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[27] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[19]~26_combout ),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[19]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [27]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[27] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N15
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[27]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[27]~feeder_combout  = ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[27]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N17
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[27] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [27]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[27] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N24
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[24]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[24]~feeder_combout  = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[24]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[24]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N26
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[24] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[24]~feeder_combout ),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[31]~0_combout ),
	.sload(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[24] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N54
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[24]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[24]~feeder_combout  = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[24]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[24]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N55
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[24] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~1_combout ),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[24] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N42
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~34 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~34_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr 
// [26] & ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  ) ) # ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [26] & ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [24])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [24]))) ) ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [26] & ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [24])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [24]))) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [24]),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [24]),
	.datad(gnd),
	.datae(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [26]),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~34 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~34 .lut_mask = 64'h272727270000FFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N44
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[25] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[19]~26_combout ),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[19]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [25]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[25] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N23
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[25] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [25]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[25] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N39
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|monitor_error~0 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|monitor_error~0_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|monitor_error~q  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|take_action_ocireg~0_combout  & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ) # 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [25]) ) ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|monitor_error~q  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|take_action_ocireg~0_combout  & ( (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[1]~DUPLICATE_q  & 
// ((!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ) # 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [25]))) ) ) ) # ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|monitor_error~q  & ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|take_action_ocireg~0_combout  & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ) # 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [25]) ) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[1]~DUPLICATE_q ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [25]),
	.datad(gnd),
	.datae(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|monitor_error~q ),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|monitor_error~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|monitor_error~0 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|monitor_error~0 .lut_mask = 64'h0000FAFA3232FAFA;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|monitor_error~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N41
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|monitor_error (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|monitor_error~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|monitor_error~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|monitor_error .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|monitor_error .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N30
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~29 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~29_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|monitor_error~q  & ( 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[34]~28_combout  & 
// ((!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [35]))) ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|monitor_error~q  & ( 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[34]~28_combout  & 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [35] & 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout )) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[34]~28_combout ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [35]),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|monitor_error~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~29 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~29 .lut_mask = 64'h0003000333033303;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N32
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[34] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[19]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [34]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[34] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N50
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[34] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [34]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [34]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[34] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[34] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N51
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~0 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~0_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout 
//  & ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~1_sumout  & ( (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [34]) # 
// ((!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [17]) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [35])) ) ) ) # ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~1_sumout  & ( 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [34] & 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [17] & 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [35])) ) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [34]),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [17]),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [35]),
	.datad(gnd),
	.datae(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~0 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~0 .lut_mask = 64'h000040400000EFEF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N48
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~feeder_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N50
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N18
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_wr~0 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_wr~0_combout  = (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~1_sumout )

	.dataa(gnd),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Add0~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_wr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_wr~0 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_wr~0 .lut_mask = 64'h0303030303030303;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_wr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N19
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_wr (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_wr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_wr .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_wr .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N57
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_en~0 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_en~0_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|write~q  & ( (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (((!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [8] & \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|debugaccess~q )))) # (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_wr~q )) ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|write~q  & ( (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  & 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_wr~q ) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_wr~q ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [8]),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|debugaccess~q ),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|write~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_en~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_en~0 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_en~0 .lut_mask = 64'h1111111111B111B1;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|ociram_wr_en~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N22
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[4]~feeder_combout ),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[4] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N46
dffeas \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [4]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N6
cyclonev_lcell_comb \lab03|cpu|F_iw[4]~15 (
// Equation(s):
// \lab03|cpu|F_iw[4]~15_combout  = ( \sram|the_altsyncram|auto_generated|q_a [4] & ( (!\lab03|cpu|D_iw[18]~0_combout ) # (((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [4])) # 
// (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )) ) ) # ( !\sram|the_altsyncram|auto_generated|q_a [4] & ( (!\lab03|cpu|D_iw[18]~0_combout ) # ((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [4])) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datab(!\lab03|cpu|D_iw[18]~0_combout ),
	.datac(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [4]),
	.datad(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datae(gnd),
	.dataf(!\sram|the_altsyncram|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|F_iw[4]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|F_iw[4]~15 .extended_lut = "off";
defparam \lab03|cpu|F_iw[4]~15 .lut_mask = 64'hCDCDCDCDCDFFCDFF;
defparam \lab03|cpu|F_iw[4]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N7
dffeas \lab03|cpu|D_iw[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|F_iw[4]~15_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|D_iw [4]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|D_iw[4] .is_wysiwyg = "true";
defparam \lab03|cpu|D_iw[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N15
cyclonev_lcell_comb \lab03|cpu|D_ctrl_st~0 (
// Equation(s):
// \lab03|cpu|D_ctrl_st~0_combout  = ( \lab03|cpu|D_iw [0] & ( (!\lab03|cpu|D_iw [1] & ((!\lab03|cpu|D_iw [3]) # (!\lab03|cpu|D_iw [4]))) ) )

	.dataa(!\lab03|cpu|D_iw [3]),
	.datab(!\lab03|cpu|D_iw [1]),
	.datac(!\lab03|cpu|D_iw [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|D_iw [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_ctrl_st~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_ctrl_st~0 .extended_lut = "off";
defparam \lab03|cpu|D_ctrl_st~0 .lut_mask = 64'h00000000C8C8C8C8;
defparam \lab03|cpu|D_ctrl_st~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N16
dffeas \lab03|cpu|R_ctrl_st (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|D_ctrl_st~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\lab03|cpu|D_iw [2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|R_ctrl_st~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|R_ctrl_st .is_wysiwyg = "true";
defparam \lab03|cpu|R_ctrl_st .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N42
cyclonev_lcell_comb \lab03|cpu|d_write_nxt~0 (
// Equation(s):
// \lab03|cpu|d_write_nxt~0_combout  = ( \lab03|cpu|E_new_inst~q  & ( \lab03|cpu|R_ctrl_st~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lab03|cpu|R_ctrl_st~q ),
	.datad(gnd),
	.datae(!\lab03|cpu|E_new_inst~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|d_write_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|d_write_nxt~0 .extended_lut = "off";
defparam \lab03|cpu|d_write_nxt~0 .lut_mask = 64'h00000F0F00000F0F;
defparam \lab03|cpu|d_write_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N15
cyclonev_lcell_comb \mm_interconnect_0|lab03_data_master_translator|av_waitrequest~0 (
// Equation(s):
// \mm_interconnect_0|lab03_data_master_translator|av_waitrequest~0_combout  = ( !\mm_interconnect_0|lab03_data_master_translator|write_accepted~DUPLICATE_q  & ( !\lab03|cpu|d_read~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lab03|cpu|d_read~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|lab03_data_master_translator|write_accepted~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|lab03_data_master_translator|av_waitrequest~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|lab03_data_master_translator|av_waitrequest~0 .extended_lut = "off";
defparam \mm_interconnect_0|lab03_data_master_translator|av_waitrequest~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \mm_interconnect_0|lab03_data_master_translator|av_waitrequest~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N12
cyclonev_lcell_comb \lab03|cpu|E_st_stall (
// Equation(s):
// \lab03|cpu|E_st_stall~combout  = ( \mm_interconnect_0|lab03_data_master_translator|av_waitrequest~0_combout  & ( ((\lab03|cpu|d_write~q  & ((!\mm_interconnect_0|lab03_data_master_translator|av_waitrequest~1_combout ) # 
// (\mm_interconnect_0|cmd_demux|WideOr0~combout )))) # (\lab03|cpu|d_write_nxt~0_combout ) ) ) # ( !\mm_interconnect_0|lab03_data_master_translator|av_waitrequest~0_combout  & ( ((!\mm_interconnect_0|lab03_data_master_translator|av_waitrequest~1_combout  & 
// \lab03|cpu|d_write~q )) # (\lab03|cpu|d_write_nxt~0_combout ) ) )

	.dataa(!\mm_interconnect_0|cmd_demux|WideOr0~combout ),
	.datab(!\mm_interconnect_0|lab03_data_master_translator|av_waitrequest~1_combout ),
	.datac(!\lab03|cpu|d_write_nxt~0_combout ),
	.datad(!\lab03|cpu|d_write~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|lab03_data_master_translator|av_waitrequest~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_st_stall~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_st_stall .extended_lut = "off";
defparam \lab03|cpu|E_st_stall .lut_mask = 64'h0FCF0FCF0FDF0FDF;
defparam \lab03|cpu|E_st_stall .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N13
dffeas \lab03|cpu|d_write (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_st_stall~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|d_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|d_write .is_wysiwyg = "true";
defparam \lab03|cpu|d_write .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N9
cyclonev_lcell_comb \sram|wren~0 (
// Equation(s):
// \sram|wren~0_combout  = ( \lab03|cpu|d_write~q  & ( (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & (!\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used [1] & !\mm_interconnect_0|lab03_data_master_translator|write_accepted~DUPLICATE_q )) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(!\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used [1]),
	.datac(gnd),
	.datad(!\mm_interconnect_0|lab03_data_master_translator|write_accepted~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\lab03|cpu|d_write~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sram|wren~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sram|wren~0 .extended_lut = "off";
defparam \sram|wren~0 .lut_mask = 64'h0000000044004400;
defparam \sram|wren~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N39
cyclonev_lcell_comb \mm_interconnect_0|lab03_instruction_master_agent|cp_valid~0 (
// Equation(s):
// \mm_interconnect_0|lab03_instruction_master_agent|cp_valid~0_combout  = ( \debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q  & ( (!\lab03|cpu|i_read~q  & !\mm_interconnect_0|lab03_instruction_master_translator|read_accepted~q ) ) )

	.dataa(!\lab03|cpu|i_read~q ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|lab03_instruction_master_translator|read_accepted~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|lab03_instruction_master_agent|cp_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|lab03_instruction_master_agent|cp_valid~0 .extended_lut = "off";
defparam \mm_interconnect_0|lab03_instruction_master_agent|cp_valid~0 .lut_mask = 64'h00000000A0A0A0A0;
defparam \mm_interconnect_0|lab03_instruction_master_agent|cp_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N45
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_valid~0 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_valid~0_combout  = ( \mm_interconnect_0|lab03_instruction_master_agent|cp_valid~0_combout  & ( (\mm_interconnect_0|cmd_mux_002|saved_grant [1] & ((!\lab03|cpu|F_pc [9]) # ((!\lab03|cpu|F_pc [11]) # (!\lab03|cpu|F_pc 
// [10])))) ) )

	.dataa(!\lab03|cpu|F_pc [9]),
	.datab(!\lab03|cpu|F_pc [11]),
	.datac(!\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datad(!\lab03|cpu|F_pc [10]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|lab03_instruction_master_agent|cp_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_valid~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_valid~0 .lut_mask = 64'h000000000F0E0F0E;
defparam \mm_interconnect_0|cmd_mux_002|src_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N54
cyclonev_lcell_comb \sram|wren~1 (
// Equation(s):
// \sram|wren~1_combout  = ( \mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( \mm_interconnect_0|router|src_channel[1]~0_combout  & ( (!\sram|wren~0_combout ) # (!\mm_interconnect_0|cmd_mux_002|src_valid~0_combout ) ) ) ) # ( 
// !\mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( \mm_interconnect_0|router|src_channel[1]~0_combout  & ( (!\sram|wren~0_combout ) # (!\mm_interconnect_0|cmd_mux_002|src_valid~0_combout ) ) ) ) # ( \mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( 
// !\mm_interconnect_0|router|src_channel[1]~0_combout  & ( (!\sram|wren~0_combout ) # ((!\mm_interconnect_0|cmd_mux_002|src_valid~0_combout  & ((!\debug|av_waitrequest~0_combout ) # (\mm_interconnect_0|cmd_demux|sink_ready~0_combout )))) ) ) ) # ( 
// !\mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( !\mm_interconnect_0|router|src_channel[1]~0_combout  & ( (!\sram|wren~0_combout ) # (!\mm_interconnect_0|cmd_mux_002|src_valid~0_combout ) ) ) )

	.dataa(!\debug|av_waitrequest~0_combout ),
	.datab(!\sram|wren~0_combout ),
	.datac(!\mm_interconnect_0|cmd_mux_002|src_valid~0_combout ),
	.datad(!\mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.datae(!\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.dataf(!\mm_interconnect_0|router|src_channel[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sram|wren~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sram|wren~1 .extended_lut = "off";
defparam \sram|wren~1 .lut_mask = 64'hFCFCECFCFCFCFCFC;
defparam \sram|wren~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N51
cyclonev_lcell_comb \lab03|cpu|F_iw[3]~14 (
// Equation(s):
// \lab03|cpu|F_iw[3]~14_combout  = ( \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [3] & ( ((!\lab03|cpu|D_iw[18]~0_combout ) # ((\sram|the_altsyncram|auto_generated|q_a [3] & \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ))) # 
// (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ) ) ) # ( !\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [3] & ( (!\lab03|cpu|D_iw[18]~0_combout ) # ((\sram|the_altsyncram|auto_generated|q_a [3] & 
// \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datab(!\lab03|cpu|D_iw[18]~0_combout ),
	.datac(!\sram|the_altsyncram|auto_generated|q_a [3]),
	.datad(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|F_iw[3]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|F_iw[3]~14 .extended_lut = "off";
defparam \lab03|cpu|F_iw[3]~14 .lut_mask = 64'hCCCFCCCFDDDFDDDF;
defparam \lab03|cpu|F_iw[3]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N52
dffeas \lab03|cpu|D_iw[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|F_iw[3]~14_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|D_iw [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|D_iw[3] .is_wysiwyg = "true";
defparam \lab03|cpu|D_iw[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N0
cyclonev_lcell_comb \lab03|cpu|D_ctrl_ld~0 (
// Equation(s):
// \lab03|cpu|D_ctrl_ld~0_combout  = ( \lab03|cpu|D_iw [4] & ( \lab03|cpu|D_iw [0] & ( (!\lab03|cpu|D_iw [3] & (\lab03|cpu|D_iw [1] & \lab03|cpu|D_iw [2])) ) ) ) # ( !\lab03|cpu|D_iw [4] & ( \lab03|cpu|D_iw [0] & ( \lab03|cpu|D_iw [1] ) ) )

	.dataa(!\lab03|cpu|D_iw [3]),
	.datab(!\lab03|cpu|D_iw [1]),
	.datac(!\lab03|cpu|D_iw [2]),
	.datad(gnd),
	.datae(!\lab03|cpu|D_iw [4]),
	.dataf(!\lab03|cpu|D_iw [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_ctrl_ld~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_ctrl_ld~0 .extended_lut = "off";
defparam \lab03|cpu|D_ctrl_ld~0 .lut_mask = 64'h0000000033330202;
defparam \lab03|cpu|D_ctrl_ld~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N1
dffeas \lab03|cpu|R_ctrl_ld (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|D_ctrl_ld~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|R_ctrl_ld~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|R_ctrl_ld .is_wysiwyg = "true";
defparam \lab03|cpu|R_ctrl_ld .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N48
cyclonev_lcell_comb \lab03|cpu|d_read_nxt (
// Equation(s):
// \lab03|cpu|d_read_nxt~combout  = ( \lab03|cpu|E_new_inst~q  & ( ((\mm_interconnect_0|rsp_mux|WideOr1~combout  & \lab03|cpu|d_read~q )) # (\lab03|cpu|R_ctrl_ld~q ) ) ) # ( !\lab03|cpu|E_new_inst~q  & ( (\mm_interconnect_0|rsp_mux|WideOr1~combout  & 
// \lab03|cpu|d_read~q ) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datac(!\lab03|cpu|R_ctrl_ld~q ),
	.datad(!\lab03|cpu|d_read~q ),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_new_inst~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|d_read_nxt~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|d_read_nxt .extended_lut = "off";
defparam \lab03|cpu|d_read_nxt .lut_mask = 64'h003300330F3F0F3F;
defparam \lab03|cpu|d_read_nxt .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N49
dffeas \lab03|cpu|d_read (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|d_read_nxt~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|d_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|d_read .is_wysiwyg = "true";
defparam \lab03|cpu|d_read .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N57
cyclonev_lcell_comb \mm_interconnect_0|lab03_data_master_translator|uav_read~0 (
// Equation(s):
// \mm_interconnect_0|lab03_data_master_translator|uav_read~0_combout  = (\lab03|cpu|d_read~q  & !\mm_interconnect_0|lab03_data_master_translator|read_accepted~q )

	.dataa(gnd),
	.datab(!\lab03|cpu|d_read~q ),
	.datac(gnd),
	.datad(!\mm_interconnect_0|lab03_data_master_translator|read_accepted~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|lab03_data_master_translator|uav_read~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|lab03_data_master_translator|uav_read~0 .extended_lut = "off";
defparam \mm_interconnect_0|lab03_data_master_translator|uav_read~0 .lut_mask = 64'h3300330033003300;
defparam \mm_interconnect_0|lab03_data_master_translator|uav_read~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N30
cyclonev_lcell_comb \mm_interconnect_0|display1_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \mm_interconnect_0|display1_s1_translator|read_latency_shift_reg~1_combout  = ( !\mm_interconnect_0|display1_s1_translator|wait_latency_counter [1] & ( (\mm_interconnect_0|lab03_data_master_translator|uav_read~0_combout  & (\display1|data_out[0]~2_combout 
//  & (!\mm_interconnect_0|display1_s1_translator|wait_latency_counter [0] $ (!\debug|always2~0_combout )))) ) )

	.dataa(!\mm_interconnect_0|lab03_data_master_translator|uav_read~0_combout ),
	.datab(!\mm_interconnect_0|display1_s1_translator|wait_latency_counter [0]),
	.datac(!\debug|always2~0_combout ),
	.datad(!\display1|data_out[0]~2_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|display1_s1_translator|wait_latency_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|display1_s1_translator|read_latency_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|display1_s1_translator|read_latency_shift_reg~1 .extended_lut = "off";
defparam \mm_interconnect_0|display1_s1_translator|read_latency_shift_reg~1 .lut_mask = 64'h0014001400000000;
defparam \mm_interconnect_0|display1_s1_translator|read_latency_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N31
dffeas \mm_interconnect_0|display1_s1_translator|read_latency_shift_reg[0]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|display1_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|display1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|display1_s1_translator|read_latency_shift_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \mm_interconnect_0|display1_s1_translator|read_latency_shift_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N15
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_ienable[0]~0 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_ienable[0]~0_combout  = ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[0]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_ienable[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_ienable[0]~0 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_ienable[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_ienable[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N16
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_ienable[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_ienable[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_ienable [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_ienable[0] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_ienable[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N48
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0_combout  = (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|Equal0~1_combout  & 
// ((!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [0] & (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|monitor_error~q )) # (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [0] & 
// ((!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_ienable [0])))))

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [0]),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|monitor_error~q ),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_ienable [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0 .lut_mask = 64'h1302130213021302;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N50
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0_combout ),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[0] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N6
cyclonev_lcell_comb \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[0]~feeder (
// Equation(s):
// \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[0]~feeder_combout  = \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[0]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N7
dffeas \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N4
cyclonev_io_ibuf \switches_export[0]~input (
	.i(switches_export[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches_export[0]~input_o ));
// synopsys translate_off
defparam \switches_export[0]~input .bus_hold = "false";
defparam \switches_export[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N54
cyclonev_lcell_comb \sw|d1_data_in[0]~feeder (
// Equation(s):
// \sw|d1_data_in[0]~feeder_combout  = ( \switches_export[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\switches_export[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw|d1_data_in[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw|d1_data_in[0]~feeder .extended_lut = "off";
defparam \sw|d1_data_in[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sw|d1_data_in[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N56
dffeas \sw|d1_data_in[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\sw|d1_data_in[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw|d1_data_in [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sw|d1_data_in[0] .is_wysiwyg = "true";
defparam \sw|d1_data_in[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y7_N59
dffeas \sw|d2_data_in[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\sw|d1_data_in [0]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw|d2_data_in [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sw|d2_data_in[0] .is_wysiwyg = "true";
defparam \sw|d2_data_in[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N54
cyclonev_lcell_comb \sw|edge_capture~0 (
// Equation(s):
// \sw|edge_capture~0_combout  = ( \sw|edge_capture [0] & ( \sw|d1_data_in [0] & ( (!\sw|edge_capture_wr_strobe~1_combout ) # ((!\sw|edge_capture_wr_strobe~0_combout ) # (!\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q )) ) ) ) # ( !\sw|edge_capture [0] & ( 
// \sw|d1_data_in [0] & ( (!\sw|d2_data_in [0] & ((!\sw|edge_capture_wr_strobe~1_combout ) # ((!\sw|edge_capture_wr_strobe~0_combout ) # (!\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q )))) ) ) ) # ( \sw|edge_capture [0] & ( !\sw|d1_data_in [0] & ( 
// (!\sw|edge_capture_wr_strobe~1_combout ) # ((!\sw|edge_capture_wr_strobe~0_combout ) # (!\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q )) ) ) ) # ( !\sw|edge_capture [0] & ( !\sw|d1_data_in [0] & ( (\sw|d2_data_in [0] & 
// ((!\sw|edge_capture_wr_strobe~1_combout ) # ((!\sw|edge_capture_wr_strobe~0_combout ) # (!\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q )))) ) ) )

	.dataa(!\sw|edge_capture_wr_strobe~1_combout ),
	.datab(!\sw|edge_capture_wr_strobe~0_combout ),
	.datac(!\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datad(!\sw|d2_data_in [0]),
	.datae(!\sw|edge_capture [0]),
	.dataf(!\sw|d1_data_in [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw|edge_capture~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw|edge_capture~0 .extended_lut = "off";
defparam \sw|edge_capture~0 .lut_mask = 64'h00FEFEFEFE00FEFE;
defparam \sw|edge_capture~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N55
dffeas \sw|edge_capture[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\sw|edge_capture~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw|edge_capture [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sw|edge_capture[0] .is_wysiwyg = "true";
defparam \sw|edge_capture[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N39
cyclonev_lcell_comb \sw|read_mux_out[0] (
// Equation(s):
// \sw|read_mux_out [0] = ( \sw|edge_capture [0] & ( \switches_export[0]~input_o  & ( !\lab03|cpu|W_alu_result [3] $ (\lab03|cpu|W_alu_result [2]) ) ) ) # ( !\sw|edge_capture [0] & ( \switches_export[0]~input_o  & ( (!\lab03|cpu|W_alu_result [3] & 
// !\lab03|cpu|W_alu_result [2]) ) ) ) # ( \sw|edge_capture [0] & ( !\switches_export[0]~input_o  & ( (\lab03|cpu|W_alu_result [3] & \lab03|cpu|W_alu_result [2]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lab03|cpu|W_alu_result [3]),
	.datad(!\lab03|cpu|W_alu_result [2]),
	.datae(!\sw|edge_capture [0]),
	.dataf(!\switches_export[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw|read_mux_out [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw|read_mux_out[0] .extended_lut = "off";
defparam \sw|read_mux_out[0] .lut_mask = 64'h0000000FF000F00F;
defparam \sw|read_mux_out[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N40
dffeas \sw|readdata[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\sw|read_mux_out [0]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw|readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sw|readdata[0] .is_wysiwyg = "true";
defparam \sw|readdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N20
dffeas \mm_interconnect_0|sw_s1_translator|av_readdata_pre[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\sw|readdata [0]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sw_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sw_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sw_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N22
dffeas \debug|ien_AF (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|d_writedata [0]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\debug|ien_AE~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|ien_AF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debug|ien_AF .is_wysiwyg = "true";
defparam \debug|ien_AF .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N27
cyclonev_lcell_comb \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder (
// Equation(s):
// \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder_combout  = ( \debug|ien_AF~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\debug|ien_AF~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N28
dffeas \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder_combout ),
	.asdata(\debug|the_Lab03_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [0]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\debug|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N18
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[0]~1 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[0]~1_combout  = ( \mm_interconnect_0|sw_s1_translator|av_readdata_pre [0] & ( \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [0] & ( 
// (!\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (!\mm_interconnect_0|sw_s1_translator|read_latency_shift_reg [0] & ((!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [0]) # 
// (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout )))) ) ) ) # ( !\mm_interconnect_0|sw_s1_translator|av_readdata_pre [0] & ( \mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [0] & ( 
// (!\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [0]) # (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ))) ) ) ) # ( 
// \mm_interconnect_0|sw_s1_translator|av_readdata_pre [0] & ( !\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [0] & ( (!\mm_interconnect_0|sw_s1_translator|read_latency_shift_reg [0] & 
// ((!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [0]) # (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ))) ) ) ) # ( !\mm_interconnect_0|sw_s1_translator|av_readdata_pre [0] & ( 
// !\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [0] & ( (!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [0]) # (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) ) ) )

	.dataa(!\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [0]),
	.datac(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datad(!\mm_interconnect_0|sw_s1_translator|read_latency_shift_reg [0]),
	.datae(!\mm_interconnect_0|sw_s1_translator|av_readdata_pre [0]),
	.dataf(!\mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[0]~1 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[0]~1 .lut_mask = 64'hFCFCFC00A8A8A800;
defparam \mm_interconnect_0|rsp_mux|src_data[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N36
cyclonev_lcell_comb \display0|readdata[0] (
// Equation(s):
// \display0|readdata [0] = ( !\display0|data_out [0] & ( (!\lab03|cpu|W_alu_result [3] & (!\lab03|cpu|W_alu_result [2] & !\lab03|cpu|W_alu_result [4])) ) )

	.dataa(!\lab03|cpu|W_alu_result [3]),
	.datab(!\lab03|cpu|W_alu_result [2]),
	.datac(!\lab03|cpu|W_alu_result [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\display0|data_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display0|readdata [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display0|readdata[0] .extended_lut = "off";
defparam \display0|readdata[0] .lut_mask = 64'h8080808000000000;
defparam \display0|readdata[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N37
dffeas \mm_interconnect_0|display0_s1_translator|av_readdata_pre[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\display0|readdata [0]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|display0_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|display0_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|display0_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N51
cyclonev_lcell_comb \display2|data_out~0 (
// Equation(s):
// \display2|data_out~0_combout  = ( \lab03|cpu|d_writedata [0] & ( (\lab03|cpu|W_alu_result [2] & \mm_interconnect_0|router|Equal6~0_combout ) ) ) # ( !\lab03|cpu|d_writedata [0] & ( (!\mm_interconnect_0|router|Equal6~0_combout ) # (\display2|data_out [0]) 
// ) )

	.dataa(!\lab03|cpu|W_alu_result [2]),
	.datab(!\mm_interconnect_0|router|Equal6~0_combout ),
	.datac(gnd),
	.datad(!\display2|data_out [0]),
	.datae(gnd),
	.dataf(!\lab03|cpu|d_writedata [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display2|data_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display2|data_out~0 .extended_lut = "off";
defparam \display2|data_out~0 .lut_mask = 64'hCCFFCCFF11111111;
defparam \display2|data_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N52
dffeas \display2|data_out[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\display2|data_out~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display2|data_out[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display2|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \display2|data_out[0] .is_wysiwyg = "true";
defparam \display2|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N39
cyclonev_lcell_comb \display2|readdata[0] (
// Equation(s):
// \display2|readdata [0] = ( !\lab03|cpu|W_alu_result [2] & ( (!\lab03|cpu|W_alu_result [4] & (!\lab03|cpu|W_alu_result [3] & !\display2|data_out [0])) ) )

	.dataa(!\lab03|cpu|W_alu_result [4]),
	.datab(!\lab03|cpu|W_alu_result [3]),
	.datac(!\display2|data_out [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|W_alu_result [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display2|readdata [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display2|readdata[0] .extended_lut = "off";
defparam \display2|readdata[0] .lut_mask = 64'h8080808000000000;
defparam \display2|readdata[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N40
dffeas \mm_interconnect_0|display2_s1_translator|av_readdata_pre[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\display2|readdata [0]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|display2_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|display2_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|display2_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N12
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[0]~2 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[0]~2_combout  = ( \mm_interconnect_0|display2_s1_translator|av_readdata_pre [0] & ( ((\mm_interconnect_0|display0_s1_translator|read_latency_shift_reg [0] & \mm_interconnect_0|display0_s1_translator|av_readdata_pre 
// [0])) # (\mm_interconnect_0|display2_s1_translator|read_latency_shift_reg [0]) ) ) # ( !\mm_interconnect_0|display2_s1_translator|av_readdata_pre [0] & ( (\mm_interconnect_0|display0_s1_translator|read_latency_shift_reg [0] & 
// \mm_interconnect_0|display0_s1_translator|av_readdata_pre [0]) ) )

	.dataa(!\mm_interconnect_0|display2_s1_translator|read_latency_shift_reg [0]),
	.datab(!\mm_interconnect_0|display0_s1_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|display0_s1_translator|av_readdata_pre [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|display2_s1_translator|av_readdata_pre [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[0]~2 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[0]~2 .lut_mask = 64'h0303030357575757;
defparam \mm_interconnect_0|rsp_mux|src_data[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N15
cyclonev_lcell_comb \display1|data_out~1 (
// Equation(s):
// \display1|data_out~1_combout  = ( \lab03|cpu|d_writedata [0] & ( (\lab03|cpu|W_alu_result [2] & \mm_interconnect_0|router|Equal6~0_combout ) ) ) # ( !\lab03|cpu|d_writedata [0] & ( (!\mm_interconnect_0|router|Equal6~0_combout ) # (\display1|data_out [0]) 
// ) )

	.dataa(!\lab03|cpu|W_alu_result [2]),
	.datab(!\mm_interconnect_0|router|Equal6~0_combout ),
	.datac(gnd),
	.datad(!\display1|data_out [0]),
	.datae(gnd),
	.dataf(!\lab03|cpu|d_writedata [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display1|data_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display1|data_out~1 .extended_lut = "off";
defparam \display1|data_out~1 .lut_mask = 64'hCCFFCCFF11111111;
defparam \display1|data_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N17
dffeas \display1|data_out[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\display1|data_out~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display1|data_out[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display1|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \display1|data_out[0] .is_wysiwyg = "true";
defparam \display1|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N36
cyclonev_lcell_comb \display1|readdata[0] (
// Equation(s):
// \display1|readdata [0] = ( !\display1|data_out [0] & ( (!\lab03|cpu|W_alu_result [4] & (!\lab03|cpu|W_alu_result [3] & !\lab03|cpu|W_alu_result [2])) ) )

	.dataa(!\lab03|cpu|W_alu_result [4]),
	.datab(!\lab03|cpu|W_alu_result [3]),
	.datac(!\lab03|cpu|W_alu_result [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\display1|data_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display1|readdata [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display1|readdata[0] .extended_lut = "off";
defparam \display1|readdata[0] .lut_mask = 64'h8080808000000000;
defparam \display1|readdata[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N37
dffeas \mm_interconnect_0|display1_s1_translator|av_readdata_pre[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\display1|readdata [0]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|display1_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|display1_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|display1_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N24
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[0] (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data [0] = ( \mm_interconnect_0|rsp_mux|src_data[0]~2_combout  & ( \mm_interconnect_0|display1_s1_translator|av_readdata_pre [0] ) ) # ( !\mm_interconnect_0|rsp_mux|src_data[0]~2_combout  & ( 
// \mm_interconnect_0|display1_s1_translator|av_readdata_pre [0] & ( ((!\mm_interconnect_0|rsp_mux|src_data[0]~1_combout ) # ((\sram|the_altsyncram|auto_generated|q_a [0] & \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))) # 
// (\mm_interconnect_0|display1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) ) ) ) # ( \mm_interconnect_0|rsp_mux|src_data[0]~2_combout  & ( !\mm_interconnect_0|display1_s1_translator|av_readdata_pre [0] ) ) # ( 
// !\mm_interconnect_0|rsp_mux|src_data[0]~2_combout  & ( !\mm_interconnect_0|display1_s1_translator|av_readdata_pre [0] & ( (!\mm_interconnect_0|rsp_mux|src_data[0]~1_combout ) # ((\sram|the_altsyncram|auto_generated|q_a [0] & 
// \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )) ) ) )

	.dataa(!\mm_interconnect_0|display1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datab(!\sram|the_altsyncram|auto_generated|q_a [0]),
	.datac(!\mm_interconnect_0|rsp_mux|src_data[0]~1_combout ),
	.datad(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datae(!\mm_interconnect_0|rsp_mux|src_data[0]~2_combout ),
	.dataf(!\mm_interconnect_0|display1_s1_translator|av_readdata_pre [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[0] .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[0] .lut_mask = 64'hF0F3FFFFF5F7FFFF;
defparam \mm_interconnect_0|rsp_mux|src_data[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N26
dffeas \lab03|cpu|av_ld_byte0_data[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_data [0]),
	.asdata(\lab03|cpu|av_ld_byte1_data [0]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|av_ld_rshift8~0_combout ),
	.ena(\lab03|cpu|av_ld_byte0_data[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|av_ld_byte0_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|av_ld_byte0_data[0] .is_wysiwyg = "true";
defparam \lab03|cpu|av_ld_byte0_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N39
cyclonev_lcell_comb \lab03|cpu|Equal133~0 (
// Equation(s):
// \lab03|cpu|Equal133~0_combout  = ( \lab03|cpu|D_iw [6] & ( (!\lab03|cpu|D_iw [9] & (!\lab03|cpu|D_iw [8] & (!\lab03|cpu|D_iw [7] & !\lab03|cpu|D_iw [10]))) ) )

	.dataa(!\lab03|cpu|D_iw [9]),
	.datab(!\lab03|cpu|D_iw [8]),
	.datac(!\lab03|cpu|D_iw [7]),
	.datad(!\lab03|cpu|D_iw [10]),
	.datae(gnd),
	.dataf(!\lab03|cpu|D_iw [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|Equal133~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Equal133~0 .extended_lut = "off";
defparam \lab03|cpu|Equal133~0 .lut_mask = 64'h0000000080008000;
defparam \lab03|cpu|Equal133~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N21
cyclonev_lcell_comb \lab03|cpu|Equal135~0 (
// Equation(s):
// \lab03|cpu|Equal135~0_combout  = ( \lab03|cpu|D_iw [6] & ( (!\lab03|cpu|D_iw [9] & (!\lab03|cpu|D_iw [8] & (!\lab03|cpu|D_iw [10] & \lab03|cpu|D_iw [7]))) ) )

	.dataa(!\lab03|cpu|D_iw [9]),
	.datab(!\lab03|cpu|D_iw [8]),
	.datac(!\lab03|cpu|D_iw [10]),
	.datad(!\lab03|cpu|D_iw [7]),
	.datae(gnd),
	.dataf(!\lab03|cpu|D_iw [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|Equal135~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Equal135~0 .extended_lut = "off";
defparam \lab03|cpu|Equal135~0 .lut_mask = 64'h0000000000800080;
defparam \lab03|cpu|Equal135~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N42
cyclonev_lcell_comb \lab03|cpu|Equal62~17 (
// Equation(s):
// \lab03|cpu|Equal62~17_combout  = ( \lab03|cpu|D_iw [16] & ( !\lab03|cpu|D_iw [11] & ( (!\lab03|cpu|D_iw [15] & (\lab03|cpu|D_iw [12] & (\lab03|cpu|D_iw [14] & \lab03|cpu|D_iw [13]))) ) ) )

	.dataa(!\lab03|cpu|D_iw [15]),
	.datab(!\lab03|cpu|D_iw [12]),
	.datac(!\lab03|cpu|D_iw [14]),
	.datad(!\lab03|cpu|D_iw [13]),
	.datae(!\lab03|cpu|D_iw [16]),
	.dataf(!\lab03|cpu|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|Equal62~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Equal62~17 .extended_lut = "off";
defparam \lab03|cpu|Equal62~17 .lut_mask = 64'h0000000200000000;
defparam \lab03|cpu|Equal62~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N3
cyclonev_lcell_comb \lab03|cpu|D_op_wrctl (
// Equation(s):
// \lab03|cpu|D_op_wrctl~combout  = ( \lab03|cpu|Equal0~0_combout  & ( \lab03|cpu|Equal62~17_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\lab03|cpu|Equal0~0_combout ),
	.dataf(!\lab03|cpu|Equal62~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_op_wrctl~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_op_wrctl .extended_lut = "off";
defparam \lab03|cpu|D_op_wrctl .lut_mask = 64'h000000000000FFFF;
defparam \lab03|cpu|D_op_wrctl .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N4
dffeas \lab03|cpu|R_ctrl_wrctl_inst (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|D_op_wrctl~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|R_ctrl_wrctl_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|R_ctrl_wrctl_inst .is_wysiwyg = "true";
defparam \lab03|cpu|R_ctrl_wrctl_inst .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N15
cyclonev_lcell_comb \lab03|cpu|W_ienable_reg[0]~0 (
// Equation(s):
// \lab03|cpu|W_ienable_reg[0]~0_combout  = ( \lab03|cpu|E_valid_from_R~q  & ( (!\lab03|cpu|Equal135~0_combout  & (\lab03|cpu|W_ienable_reg [0])) # (\lab03|cpu|Equal135~0_combout  & ((!\lab03|cpu|R_ctrl_wrctl_inst~q  & (\lab03|cpu|W_ienable_reg [0])) # 
// (\lab03|cpu|R_ctrl_wrctl_inst~q  & ((\lab03|cpu|E_src1 [0]))))) ) ) # ( !\lab03|cpu|E_valid_from_R~q  & ( \lab03|cpu|W_ienable_reg [0] ) )

	.dataa(!\lab03|cpu|Equal135~0_combout ),
	.datab(!\lab03|cpu|W_ienable_reg [0]),
	.datac(!\lab03|cpu|R_ctrl_wrctl_inst~q ),
	.datad(!\lab03|cpu|E_src1 [0]),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_valid_from_R~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|W_ienable_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|W_ienable_reg[0]~0 .extended_lut = "off";
defparam \lab03|cpu|W_ienable_reg[0]~0 .lut_mask = 64'h3333333332373237;
defparam \lab03|cpu|W_ienable_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y8_N17
dffeas \lab03|cpu|W_ienable_reg[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|W_ienable_reg[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|W_ienable_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|W_ienable_reg[0] .is_wysiwyg = "true";
defparam \lab03|cpu|W_ienable_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N18
cyclonev_lcell_comb \lab03|cpu|Equal134~0 (
// Equation(s):
// \lab03|cpu|Equal134~0_combout  = ( \lab03|cpu|D_iw [7] & ( (!\lab03|cpu|D_iw [9] & (!\lab03|cpu|D_iw [8] & (!\lab03|cpu|D_iw [6] & !\lab03|cpu|D_iw [10]))) ) )

	.dataa(!\lab03|cpu|D_iw [9]),
	.datab(!\lab03|cpu|D_iw [8]),
	.datac(!\lab03|cpu|D_iw [6]),
	.datad(!\lab03|cpu|D_iw [10]),
	.datae(gnd),
	.dataf(!\lab03|cpu|D_iw [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|Equal134~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Equal134~0 .extended_lut = "off";
defparam \lab03|cpu|Equal134~0 .lut_mask = 64'h0000000080008000;
defparam \lab03|cpu|Equal134~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N54
cyclonev_lcell_comb \lab03|cpu|E_control_rd_data[0]~0 (
// Equation(s):
// \lab03|cpu|E_control_rd_data[0]~0_combout  = ( !\lab03|cpu|D_iw [7] & ( \lab03|cpu|W_ipending_reg [0] & ( (!\lab03|cpu|D_iw [6] & (\lab03|cpu|D_iw [8] & (!\lab03|cpu|D_iw [9] & !\lab03|cpu|D_iw [10]))) ) ) )

	.dataa(!\lab03|cpu|D_iw [6]),
	.datab(!\lab03|cpu|D_iw [8]),
	.datac(!\lab03|cpu|D_iw [9]),
	.datad(!\lab03|cpu|D_iw [10]),
	.datae(!\lab03|cpu|D_iw [7]),
	.dataf(!\lab03|cpu|W_ipending_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_control_rd_data[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_control_rd_data[0]~0 .extended_lut = "off";
defparam \lab03|cpu|E_control_rd_data[0]~0 .lut_mask = 64'h0000000020000000;
defparam \lab03|cpu|E_control_rd_data[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N36
cyclonev_lcell_comb \lab03|cpu|Equal132~0 (
// Equation(s):
// \lab03|cpu|Equal132~0_combout  = ( !\lab03|cpu|D_iw [7] & ( (!\lab03|cpu|D_iw [9] & (!\lab03|cpu|D_iw [8] & (!\lab03|cpu|D_iw [6] & !\lab03|cpu|D_iw [10]))) ) )

	.dataa(!\lab03|cpu|D_iw [9]),
	.datab(!\lab03|cpu|D_iw [8]),
	.datac(!\lab03|cpu|D_iw [6]),
	.datad(!\lab03|cpu|D_iw [10]),
	.datae(gnd),
	.dataf(!\lab03|cpu|D_iw [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|Equal132~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Equal132~0 .extended_lut = "off";
defparam \lab03|cpu|Equal132~0 .lut_mask = 64'h8000800000000000;
defparam \lab03|cpu|Equal132~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N33
cyclonev_lcell_comb \lab03|cpu|W_status_reg_pie_inst_nxt~0 (
// Equation(s):
// \lab03|cpu|W_status_reg_pie_inst_nxt~0_combout  = ( \lab03|cpu|W_status_reg_pie~q  & ( (!\lab03|cpu|R_ctrl_wrctl_inst~q ) # ((!\lab03|cpu|Equal132~0_combout ) # (\lab03|cpu|E_src1 [0])) ) ) # ( !\lab03|cpu|W_status_reg_pie~q  & ( 
// (\lab03|cpu|R_ctrl_wrctl_inst~q  & (\lab03|cpu|E_src1 [0] & \lab03|cpu|Equal132~0_combout )) ) )

	.dataa(!\lab03|cpu|R_ctrl_wrctl_inst~q ),
	.datab(gnd),
	.datac(!\lab03|cpu|E_src1 [0]),
	.datad(!\lab03|cpu|Equal132~0_combout ),
	.datae(gnd),
	.dataf(!\lab03|cpu|W_status_reg_pie~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|W_status_reg_pie_inst_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|W_status_reg_pie_inst_nxt~0 .extended_lut = "off";
defparam \lab03|cpu|W_status_reg_pie_inst_nxt~0 .lut_mask = 64'h00050005FFAFFFAF;
defparam \lab03|cpu|W_status_reg_pie_inst_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N36
cyclonev_lcell_comb \lab03|cpu|W_estatus_reg_inst_nxt~0 (
// Equation(s):
// \lab03|cpu|W_estatus_reg_inst_nxt~0_combout  = ( \lab03|cpu|W_estatus_reg~q  & ( \lab03|cpu|E_src1 [0] ) ) # ( !\lab03|cpu|W_estatus_reg~q  & ( \lab03|cpu|E_src1 [0] & ( (\lab03|cpu|R_ctrl_wrctl_inst~q  & \lab03|cpu|Equal133~0_combout ) ) ) ) # ( 
// \lab03|cpu|W_estatus_reg~q  & ( !\lab03|cpu|E_src1 [0] & ( (!\lab03|cpu|R_ctrl_wrctl_inst~q ) # (!\lab03|cpu|Equal133~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|R_ctrl_wrctl_inst~q ),
	.datac(gnd),
	.datad(!\lab03|cpu|Equal133~0_combout ),
	.datae(!\lab03|cpu|W_estatus_reg~q ),
	.dataf(!\lab03|cpu|E_src1 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|W_estatus_reg_inst_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|W_estatus_reg_inst_nxt~0 .extended_lut = "off";
defparam \lab03|cpu|W_estatus_reg_inst_nxt~0 .lut_mask = 64'h0000FFCC0033FFFF;
defparam \lab03|cpu|W_estatus_reg_inst_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N37
dffeas \lab03|cpu|W_estatus_reg (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|W_estatus_reg_inst_nxt~0_combout ),
	.asdata(\lab03|cpu|W_status_reg_pie~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|R_ctrl_exception~q ),
	.ena(\lab03|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|W_estatus_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|W_estatus_reg .is_wysiwyg = "true";
defparam \lab03|cpu|W_estatus_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N18
cyclonev_lcell_comb \lab03|cpu|W_status_reg_pie_inst_nxt~1 (
// Equation(s):
// \lab03|cpu|W_status_reg_pie_inst_nxt~1_combout  = ( \lab03|cpu|F_pc_sel_nxt.10~0_combout  & ( \lab03|cpu|W_estatus_reg~q  & ( ((!\lab03|cpu|D_op_bret~combout  & (\lab03|cpu|W_status_reg_pie_inst_nxt~0_combout )) # (\lab03|cpu|D_op_bret~combout  & 
// ((\lab03|cpu|W_bstatus_reg~q )))) # (\lab03|cpu|D_op_eret~combout ) ) ) ) # ( \lab03|cpu|F_pc_sel_nxt.10~0_combout  & ( !\lab03|cpu|W_estatus_reg~q  & ( (!\lab03|cpu|D_op_eret~combout  & ((!\lab03|cpu|D_op_bret~combout  & 
// (\lab03|cpu|W_status_reg_pie_inst_nxt~0_combout )) # (\lab03|cpu|D_op_bret~combout  & ((\lab03|cpu|W_bstatus_reg~q ))))) ) ) )

	.dataa(!\lab03|cpu|W_status_reg_pie_inst_nxt~0_combout ),
	.datab(!\lab03|cpu|D_op_eret~combout ),
	.datac(!\lab03|cpu|D_op_bret~combout ),
	.datad(!\lab03|cpu|W_bstatus_reg~q ),
	.datae(!\lab03|cpu|F_pc_sel_nxt.10~0_combout ),
	.dataf(!\lab03|cpu|W_estatus_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|W_status_reg_pie_inst_nxt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|W_status_reg_pie_inst_nxt~1 .extended_lut = "off";
defparam \lab03|cpu|W_status_reg_pie_inst_nxt~1 .lut_mask = 64'h0000404C0000737F;
defparam \lab03|cpu|W_status_reg_pie_inst_nxt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N20
dffeas \lab03|cpu|W_status_reg_pie (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|W_status_reg_pie_inst_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|W_status_reg_pie~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|W_status_reg_pie .is_wysiwyg = "true";
defparam \lab03|cpu|W_status_reg_pie .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N0
cyclonev_lcell_comb \lab03|cpu|W_bstatus_reg_inst_nxt~0 (
// Equation(s):
// \lab03|cpu|W_bstatus_reg_inst_nxt~0_combout  = ( \lab03|cpu|W_bstatus_reg~q  & ( \lab03|cpu|R_ctrl_break~q  & ( \lab03|cpu|W_status_reg_pie~q  ) ) ) # ( !\lab03|cpu|W_bstatus_reg~q  & ( \lab03|cpu|R_ctrl_break~q  & ( \lab03|cpu|W_status_reg_pie~q  ) ) ) # 
// ( \lab03|cpu|W_bstatus_reg~q  & ( !\lab03|cpu|R_ctrl_break~q  & ( ((!\lab03|cpu|R_ctrl_wrctl_inst~q ) # (!\lab03|cpu|Equal134~0_combout )) # (\lab03|cpu|E_src1 [0]) ) ) ) # ( !\lab03|cpu|W_bstatus_reg~q  & ( !\lab03|cpu|R_ctrl_break~q  & ( 
// (\lab03|cpu|E_src1 [0] & (\lab03|cpu|R_ctrl_wrctl_inst~q  & \lab03|cpu|Equal134~0_combout )) ) ) )

	.dataa(!\lab03|cpu|W_status_reg_pie~q ),
	.datab(!\lab03|cpu|E_src1 [0]),
	.datac(!\lab03|cpu|R_ctrl_wrctl_inst~q ),
	.datad(!\lab03|cpu|Equal134~0_combout ),
	.datae(!\lab03|cpu|W_bstatus_reg~q ),
	.dataf(!\lab03|cpu|R_ctrl_break~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|W_bstatus_reg_inst_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|W_bstatus_reg_inst_nxt~0 .extended_lut = "off";
defparam \lab03|cpu|W_bstatus_reg_inst_nxt~0 .lut_mask = 64'h0003FFF355555555;
defparam \lab03|cpu|W_bstatus_reg_inst_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N1
dffeas \lab03|cpu|W_bstatus_reg (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|W_bstatus_reg_inst_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|W_bstatus_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|W_bstatus_reg .is_wysiwyg = "true";
defparam \lab03|cpu|W_bstatus_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N12
cyclonev_lcell_comb \lab03|cpu|E_control_rd_data[0]~1 (
// Equation(s):
// \lab03|cpu|E_control_rd_data[0]~1_combout  = ( \lab03|cpu|W_bstatus_reg~q  & ( (!\lab03|cpu|Equal134~0_combout  & (!\lab03|cpu|E_control_rd_data[0]~0_combout  & ((!\lab03|cpu|Equal135~0_combout ) # (!\lab03|cpu|W_ienable_reg [0])))) ) ) # ( 
// !\lab03|cpu|W_bstatus_reg~q  & ( ((!\lab03|cpu|E_control_rd_data[0]~0_combout  & ((!\lab03|cpu|Equal135~0_combout ) # (!\lab03|cpu|W_ienable_reg [0])))) # (\lab03|cpu|Equal134~0_combout ) ) )

	.dataa(!\lab03|cpu|Equal135~0_combout ),
	.datab(!\lab03|cpu|W_ienable_reg [0]),
	.datac(!\lab03|cpu|Equal134~0_combout ),
	.datad(!\lab03|cpu|E_control_rd_data[0]~0_combout ),
	.datae(gnd),
	.dataf(!\lab03|cpu|W_bstatus_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_control_rd_data[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_control_rd_data[0]~1 .extended_lut = "off";
defparam \lab03|cpu|E_control_rd_data[0]~1 .lut_mask = 64'hEF0FEF0FE000E000;
defparam \lab03|cpu|E_control_rd_data[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N24
cyclonev_lcell_comb \lab03|cpu|E_control_rd_data[0]~2 (
// Equation(s):
// \lab03|cpu|E_control_rd_data[0]~2_combout  = ( \lab03|cpu|W_status_reg_pie~q  & ( ((!\lab03|cpu|Equal133~0_combout  & (!\lab03|cpu|E_control_rd_data[0]~1_combout )) # (\lab03|cpu|Equal133~0_combout  & ((\lab03|cpu|W_estatus_reg~q )))) # 
// (\lab03|cpu|Equal132~0_combout ) ) ) # ( !\lab03|cpu|W_status_reg_pie~q  & ( (!\lab03|cpu|Equal132~0_combout  & ((!\lab03|cpu|Equal133~0_combout  & (!\lab03|cpu|E_control_rd_data[0]~1_combout )) # (\lab03|cpu|Equal133~0_combout  & 
// ((\lab03|cpu|W_estatus_reg~q ))))) ) )

	.dataa(!\lab03|cpu|Equal133~0_combout ),
	.datab(!\lab03|cpu|E_control_rd_data[0]~1_combout ),
	.datac(!\lab03|cpu|Equal132~0_combout ),
	.datad(!\lab03|cpu|W_estatus_reg~q ),
	.datae(gnd),
	.dataf(!\lab03|cpu|W_status_reg_pie~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_control_rd_data[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_control_rd_data[0]~2 .extended_lut = "off";
defparam \lab03|cpu|E_control_rd_data[0]~2 .lut_mask = 64'h80D080D08FDF8FDF;
defparam \lab03|cpu|E_control_rd_data[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y8_N25
dffeas \lab03|cpu|W_control_rd_data[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_control_rd_data[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|W_control_rd_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|W_control_rd_data[0] .is_wysiwyg = "true";
defparam \lab03|cpu|W_control_rd_data[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N30
cyclonev_lcell_comb \lab03|cpu|W_rf_wr_data[0]~31 (
// Equation(s):
// \lab03|cpu|W_rf_wr_data[0]~31_combout  = ( !\lab03|cpu|R_ctrl_rd_ctl_reg~q  & ( (!\lab03|cpu|R_ctrl_ld~q  & (((!\lab03|cpu|R_ctrl_br_cmp~q  & (\lab03|cpu|W_alu_result [0])) # (\lab03|cpu|R_ctrl_br_cmp~q  & ((\lab03|cpu|W_cmp_result~q )))))) # 
// (\lab03|cpu|R_ctrl_ld~q  & (\lab03|cpu|av_ld_byte0_data [0])) ) ) # ( \lab03|cpu|R_ctrl_rd_ctl_reg~q  & ( (!\lab03|cpu|R_ctrl_ld~q  & (((!\lab03|cpu|R_ctrl_br_cmp~q  & (\lab03|cpu|W_control_rd_data [0])) # (\lab03|cpu|R_ctrl_br_cmp~q  & 
// ((\lab03|cpu|W_cmp_result~q )))))) # (\lab03|cpu|R_ctrl_ld~q  & (\lab03|cpu|av_ld_byte0_data [0])) ) )

	.dataa(!\lab03|cpu|av_ld_byte0_data [0]),
	.datab(!\lab03|cpu|R_ctrl_br_cmp~q ),
	.datac(!\lab03|cpu|W_control_rd_data [0]),
	.datad(!\lab03|cpu|R_ctrl_ld~q ),
	.datae(!\lab03|cpu|R_ctrl_rd_ctl_reg~q ),
	.dataf(!\lab03|cpu|W_cmp_result~q ),
	.datag(!\lab03|cpu|W_alu_result [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|W_rf_wr_data[0]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|W_rf_wr_data[0]~31 .extended_lut = "on";
defparam \lab03|cpu|W_rf_wr_data[0]~31 .lut_mask = 64'h0C550C553F553F55;
defparam \lab03|cpu|W_rf_wr_data[0]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N32
dffeas \lab03|cpu|d_writedata[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|d_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|d_writedata[3] .is_wysiwyg = "true";
defparam \lab03|cpu|d_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N18
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~3 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~3_combout  = ( \lab03|cpu|d_writedata [3] & ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|d_writedata [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~3 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~3 .lut_mask = 64'h000000000F0F0F0F;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N20
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[3] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N42
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_single_step_mode~0 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout  = (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|take_action_ocireg~0_combout  & 
// ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_single_step_mode~q ))) # (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|take_action_ocireg~0_combout  & 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [3]))

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|writedata [3]),
	.datab(gnd),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_single_step_mode~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_single_step_mode~0 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_single_step_mode~0 .lut_mask = 64'h05F505F505F505F5;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_single_step_mode~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N44
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_single_step_mode (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_single_step_mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_single_step_mode .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_single_step_mode .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N0
cyclonev_lcell_comb \lab03|cpu|wait_for_one_post_bret_inst~0 (
// Equation(s):
// \lab03|cpu|wait_for_one_post_bret_inst~0_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_single_step_mode~q  & ( ((!\lab03|cpu|F_valid~0_combout  & \lab03|cpu|wait_for_one_post_bret_inst~q )) # 
// (\lab03|cpu|hbreak_enabled~q ) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|hbreak_enabled~q ),
	.datac(!\lab03|cpu|F_valid~0_combout ),
	.datad(!\lab03|cpu|wait_for_one_post_bret_inst~q ),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_single_step_mode~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|wait_for_one_post_bret_inst~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|wait_for_one_post_bret_inst~0 .extended_lut = "off";
defparam \lab03|cpu|wait_for_one_post_bret_inst~0 .lut_mask = 64'h0000000033F333F3;
defparam \lab03|cpu|wait_for_one_post_bret_inst~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N1
dffeas \lab03|cpu|wait_for_one_post_bret_inst (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|wait_for_one_post_bret_inst~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|wait_for_one_post_bret_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|wait_for_one_post_bret_inst .is_wysiwyg = "true";
defparam \lab03|cpu|wait_for_one_post_bret_inst .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N21
cyclonev_lcell_comb \lab03|cpu|hbreak_pending_nxt~0 (
// Equation(s):
// \lab03|cpu|hbreak_pending_nxt~0_combout  = ( \lab03|cpu|hbreak_req~0_combout  & ( (!\lab03|cpu|hbreak_enabled~q ) # (!\lab03|cpu|hbreak_pending~q ) ) ) # ( !\lab03|cpu|hbreak_req~0_combout  & ( (!\lab03|cpu|hbreak_enabled~q  & \lab03|cpu|hbreak_pending~q 
// ) ) )

	.dataa(!\lab03|cpu|hbreak_enabled~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lab03|cpu|hbreak_pending~q ),
	.datae(gnd),
	.dataf(!\lab03|cpu|hbreak_req~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|hbreak_pending_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|hbreak_pending_nxt~0 .extended_lut = "off";
defparam \lab03|cpu|hbreak_pending_nxt~0 .lut_mask = 64'h00AA00AAFFAAFFAA;
defparam \lab03|cpu|hbreak_pending_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N23
dffeas \lab03|cpu|hbreak_pending (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|hbreak_pending_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|hbreak_pending~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|hbreak_pending .is_wysiwyg = "true";
defparam \lab03|cpu|hbreak_pending .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N45
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|break_on_reset~0 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|break_on_reset~0_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|break_on_reset~q  & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [18]) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [19]) ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|break_on_reset~q  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [19] ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [19]),
	.datab(gnd),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [18]),
	.datad(gnd),
	.datae(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|break_on_reset~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|break_on_reset~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|break_on_reset~0 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|break_on_reset~0 .lut_mask = 64'h5555F5F55555F5F5;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|break_on_reset~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N46
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|break_on_reset (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|break_on_reset~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|break_on_reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|break_on_reset .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|break_on_reset .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N24
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|jtag_break~0 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|jtag_break~0_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|jtag_break~q  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [20] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & 
// (((!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0])) # (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|break_on_reset~q ))) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & 
// (((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [21])))) ) ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|jtag_break~q  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [20] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|break_on_reset~q  & 
// ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0])))) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & 
// (((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [21])))) ) ) ) # ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|jtag_break~q  & ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [20] & ( ((!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~combout )) # (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|break_on_reset~q ) ) ) 
// ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|jtag_break~q  & ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [20] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|break_on_reset~q  & 
// ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0])))) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & 
// (((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [21])))) ) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|break_on_reset~q ),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [21]),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]),
	.datae(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|jtag_break~q ),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|jtag_break~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|jtag_break~0 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|jtag_break~0 .lut_mask = 64'h0353FF5F0353F353;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|jtag_break~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N26
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|jtag_break (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|jtag_break~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|jtag_break~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|jtag_break .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|jtag_break .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N57
cyclonev_lcell_comb \lab03|cpu|hbreak_req~0 (
// Equation(s):
// \lab03|cpu|hbreak_req~0_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|jtag_break~q  & ( (!\lab03|cpu|hbreak_enabled~q  & ((!\lab03|cpu|wait_for_one_post_bret_inst~q ) # (\lab03|cpu|W_valid~q ))) ) ) # ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|jtag_break~q  & ( (!\lab03|cpu|hbreak_enabled~q  & (\lab03|cpu|hbreak_pending~q  & ((!\lab03|cpu|wait_for_one_post_bret_inst~q ) # (\lab03|cpu|W_valid~q )))) ) )

	.dataa(!\lab03|cpu|hbreak_enabled~q ),
	.datab(!\lab03|cpu|wait_for_one_post_bret_inst~q ),
	.datac(!\lab03|cpu|W_valid~q ),
	.datad(!\lab03|cpu|hbreak_pending~q ),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|jtag_break~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|hbreak_req~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|hbreak_req~0 .extended_lut = "off";
defparam \lab03|cpu|hbreak_req~0 .lut_mask = 64'h008A008A8A8A8A8A;
defparam \lab03|cpu|hbreak_req~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N57
cyclonev_lcell_comb \lab03|cpu|D_iw[18]~0 (
// Equation(s):
// \lab03|cpu|D_iw[18]~0_combout  = ( !\lab03|cpu|hbreak_req~0_combout  & ( !\lab03|cpu|intr_req~combout  ) )

	.dataa(!\lab03|cpu|intr_req~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|hbreak_req~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_iw[18]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_iw[18]~0 .extended_lut = "off";
defparam \lab03|cpu|D_iw[18]~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \lab03|cpu|D_iw[18]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N48
cyclonev_lcell_comb \lab03|cpu|F_iw[1]~12 (
// Equation(s):
// \lab03|cpu|F_iw[1]~12_combout  = ( \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [1] & ( ((!\lab03|cpu|D_iw[18]~0_combout ) # ((\sram|the_altsyncram|auto_generated|q_a [1] & \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ))) # 
// (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ) ) ) # ( !\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [1] & ( (!\lab03|cpu|D_iw[18]~0_combout ) # ((\sram|the_altsyncram|auto_generated|q_a [1] & 
// \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datab(!\lab03|cpu|D_iw[18]~0_combout ),
	.datac(!\sram|the_altsyncram|auto_generated|q_a [1]),
	.datad(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|F_iw[1]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|F_iw[1]~12 .extended_lut = "off";
defparam \lab03|cpu|F_iw[1]~12 .lut_mask = 64'hCCCFCCCFDDDFDDDF;
defparam \lab03|cpu|F_iw[1]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N49
dffeas \lab03|cpu|D_iw[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|F_iw[1]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|D_iw [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|D_iw[1] .is_wysiwyg = "true";
defparam \lab03|cpu|D_iw[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N24
cyclonev_lcell_comb \lab03|cpu|Equal0~10 (
// Equation(s):
// \lab03|cpu|Equal0~10_combout  = ( !\lab03|cpu|D_iw [2] & ( \lab03|cpu|D_iw [5] & ( (\lab03|cpu|D_iw [1] & (\lab03|cpu|D_iw [3] & (!\lab03|cpu|D_iw [4] & !\lab03|cpu|D_iw [0]))) ) ) )

	.dataa(!\lab03|cpu|D_iw [1]),
	.datab(!\lab03|cpu|D_iw [3]),
	.datac(!\lab03|cpu|D_iw [4]),
	.datad(!\lab03|cpu|D_iw [0]),
	.datae(!\lab03|cpu|D_iw [2]),
	.dataf(!\lab03|cpu|D_iw [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|Equal0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Equal0~10 .extended_lut = "off";
defparam \lab03|cpu|Equal0~10 .lut_mask = 64'h0000000010000000;
defparam \lab03|cpu|Equal0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N54
cyclonev_lcell_comb \lab03|cpu|D_ctrl_exception~0 (
// Equation(s):
// \lab03|cpu|D_ctrl_exception~0_combout  = ( !\lab03|cpu|D_ctrl_exception~5_combout  & ( !\lab03|cpu|Equal0~8_combout  & ( (!\lab03|cpu|Equal0~10_combout  & (!\lab03|cpu|D_ctrl_exception~6_combout  & (!\lab03|cpu|Equal0~9_combout  & 
// !\lab03|cpu|D_ctrl_exception~4_combout ))) ) ) )

	.dataa(!\lab03|cpu|Equal0~10_combout ),
	.datab(!\lab03|cpu|D_ctrl_exception~6_combout ),
	.datac(!\lab03|cpu|Equal0~9_combout ),
	.datad(!\lab03|cpu|D_ctrl_exception~4_combout ),
	.datae(!\lab03|cpu|D_ctrl_exception~5_combout ),
	.dataf(!\lab03|cpu|Equal0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_ctrl_exception~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_ctrl_exception~0 .extended_lut = "off";
defparam \lab03|cpu|D_ctrl_exception~0 .lut_mask = 64'h8000000000000000;
defparam \lab03|cpu|D_ctrl_exception~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N9
cyclonev_lcell_comb \lab03|cpu|D_ctrl_exception~3 (
// Equation(s):
// \lab03|cpu|D_ctrl_exception~3_combout  = ( \lab03|cpu|D_iw [14] & ( \lab03|cpu|D_iw [15] & ( (\lab03|cpu|D_iw [16] & (\lab03|cpu|D_iw [13] & (!\lab03|cpu|D_iw [12] & \lab03|cpu|D_iw [11]))) ) ) ) # ( \lab03|cpu|D_iw [14] & ( !\lab03|cpu|D_iw [15] & ( 
// (\lab03|cpu|D_iw [16] & (\lab03|cpu|D_iw [13] & !\lab03|cpu|D_iw [12])) ) ) ) # ( !\lab03|cpu|D_iw [14] & ( !\lab03|cpu|D_iw [15] & ( (\lab03|cpu|D_iw [16] & (\lab03|cpu|D_iw [13] & ((!\lab03|cpu|D_iw [12]) # (\lab03|cpu|D_iw [11])))) ) ) )

	.dataa(!\lab03|cpu|D_iw [16]),
	.datab(!\lab03|cpu|D_iw [13]),
	.datac(!\lab03|cpu|D_iw [12]),
	.datad(!\lab03|cpu|D_iw [11]),
	.datae(!\lab03|cpu|D_iw [14]),
	.dataf(!\lab03|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_ctrl_exception~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_ctrl_exception~3 .extended_lut = "off";
defparam \lab03|cpu|D_ctrl_exception~3 .lut_mask = 64'h1011101000000010;
defparam \lab03|cpu|D_ctrl_exception~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N15
cyclonev_lcell_comb \lab03|cpu|D_ctrl_exception~2 (
// Equation(s):
// \lab03|cpu|D_ctrl_exception~2_combout  = ( \lab03|cpu|D_ctrl_exception~3_combout  & ( (!\lab03|cpu|D_ctrl_exception~0_combout ) # (\lab03|cpu|Equal0~0_combout ) ) ) # ( !\lab03|cpu|D_ctrl_exception~3_combout  & ( (!\lab03|cpu|D_ctrl_exception~0_combout ) 
// # ((\lab03|cpu|D_ctrl_implicit_dst_eretaddr~2_combout  & \lab03|cpu|Equal0~0_combout )) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|D_ctrl_exception~0_combout ),
	.datac(!\lab03|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datad(!\lab03|cpu|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\lab03|cpu|D_ctrl_exception~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_ctrl_exception~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_ctrl_exception~2 .extended_lut = "off";
defparam \lab03|cpu|D_ctrl_exception~2 .lut_mask = 64'hCCCFCCCFCCFFCCFF;
defparam \lab03|cpu|D_ctrl_exception~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N17
dffeas \lab03|cpu|R_ctrl_exception (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|D_ctrl_exception~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|R_ctrl_exception~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|R_ctrl_exception .is_wysiwyg = "true";
defparam \lab03|cpu|R_ctrl_exception .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N42
cyclonev_lcell_comb \lab03|cpu|F_pc_sel_nxt.01~0 (
// Equation(s):
// \lab03|cpu|F_pc_sel_nxt.01~0_combout  = (\lab03|cpu|R_ctrl_break~q  & !\lab03|cpu|R_ctrl_exception~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lab03|cpu|R_ctrl_break~q ),
	.datad(!\lab03|cpu|R_ctrl_exception~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|F_pc_sel_nxt.01~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|F_pc_sel_nxt.01~0 .extended_lut = "off";
defparam \lab03|cpu|F_pc_sel_nxt.01~0 .lut_mask = 64'h0F000F000F000F00;
defparam \lab03|cpu|F_pc_sel_nxt.01~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N57
cyclonev_lcell_comb \lab03|cpu|F_pc_no_crst_nxt[4]~5 (
// Equation(s):
// \lab03|cpu|F_pc_no_crst_nxt[4]~5_combout  = ( \lab03|cpu|Add0~13_sumout  & ( (!\lab03|cpu|F_pc_sel_nxt.01~0_combout  & ((!\lab03|cpu|F_pc_sel_nxt.10~1_combout ) # (\lab03|cpu|Add2~13_sumout ))) ) ) # ( !\lab03|cpu|Add0~13_sumout  & ( 
// (!\lab03|cpu|F_pc_sel_nxt.01~0_combout  & (\lab03|cpu|F_pc_sel_nxt.10~1_combout  & \lab03|cpu|Add2~13_sumout )) ) )

	.dataa(!\lab03|cpu|F_pc_sel_nxt.01~0_combout ),
	.datab(!\lab03|cpu|F_pc_sel_nxt.10~1_combout ),
	.datac(gnd),
	.datad(!\lab03|cpu|Add2~13_sumout ),
	.datae(gnd),
	.dataf(!\lab03|cpu|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|F_pc_no_crst_nxt[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|F_pc_no_crst_nxt[4]~5 .extended_lut = "off";
defparam \lab03|cpu|F_pc_no_crst_nxt[4]~5 .lut_mask = 64'h0022002288AA88AA;
defparam \lab03|cpu|F_pc_no_crst_nxt[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y7_N59
dffeas \lab03|cpu|F_pc[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|F_pc_no_crst_nxt[4]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\lab03|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|F_pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|F_pc[4] .is_wysiwyg = "true";
defparam \lab03|cpu|F_pc[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N9
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_data[42] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_data [42] = ( \mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( ((\mm_interconnect_0|cmd_mux_001|saved_grant [0] & \lab03|cpu|W_alu_result [6])) # (\lab03|cpu|F_pc [4]) ) ) # ( 
// !\mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( (\mm_interconnect_0|cmd_mux_001|saved_grant [0] & \lab03|cpu|W_alu_result [6]) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(!\lab03|cpu|F_pc [4]),
	.datad(!\lab03|cpu|W_alu_result [6]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_data [42]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_data[42] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_data[42] .lut_mask = 64'h003300330F3F0F3F;
defparam \mm_interconnect_0|cmd_mux_001|src_data[42] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N10
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_data [42]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address[4] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N27
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|Equal0~0 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|Equal0~0_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [8] & ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [3] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [4] & (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [7] & (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [6] & !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [5]))) ) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [4]),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [7]),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [6]),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [5]),
	.datae(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [8]),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|Equal0~0 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|Equal0~0 .lut_mask = 64'h0000800000000000;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N36
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout  = ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [2] & ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [0] & ( 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|debugaccess~q  & (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|Equal0~0_combout  & (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [1] & 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|write~q ))) ) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|debugaccess~q ),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|Equal0~0_combout ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [1]),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|write~q ),
	.datae(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [2]),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 .lut_mask = 64'h0000000000100000;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N13
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_ienable[31] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_ienable [31]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_ienable[31] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_ienable[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N39
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata~1 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|Equal0~1_combout  & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [0] & ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_ienable [31] ) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata~1 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata~1 .lut_mask = 64'h0000000000005555;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N51
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[13]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[13]~feeder_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[13]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N52
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[13] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[13]~feeder_combout ),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|Lab03_Lab03_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[13] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N2
dffeas \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[13] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|readdata [13]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[13] .is_wysiwyg = "true";
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N12
cyclonev_lcell_comb \lab03|cpu|F_iw[13]~7 (
// Equation(s):
// \lab03|cpu|F_iw[13]~7_combout  = ( \sram|the_altsyncram|auto_generated|q_a [13] & ( \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( ((!\lab03|cpu|D_iw[18]~0_combout ) # (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )) # 
// (\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [13]) ) ) ) # ( !\sram|the_altsyncram|auto_generated|q_a [13] & ( \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( (!\lab03|cpu|D_iw[18]~0_combout ) # 
// (\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [13]) ) ) ) # ( \sram|the_altsyncram|auto_generated|q_a [13] & ( !\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( (!\lab03|cpu|D_iw[18]~0_combout ) # 
// (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ) ) ) ) # ( !\sram|the_altsyncram|auto_generated|q_a [13] & ( !\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( !\lab03|cpu|D_iw[18]~0_combout  ) ) )

	.dataa(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [13]),
	.datab(!\lab03|cpu|D_iw[18]~0_combout ),
	.datac(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datad(gnd),
	.datae(!\sram|the_altsyncram|auto_generated|q_a [13]),
	.dataf(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|F_iw[13]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|F_iw[13]~7 .extended_lut = "off";
defparam \lab03|cpu|F_iw[13]~7 .lut_mask = 64'hCCCCCFCFDDDDDFDF;
defparam \lab03|cpu|F_iw[13]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N13
dffeas \lab03|cpu|D_iw[13] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|F_iw[13]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|D_iw [13]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|D_iw[13] .is_wysiwyg = "true";
defparam \lab03|cpu|D_iw[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N6
cyclonev_lcell_comb \lab03|cpu|D_ctrl_shift_rot_right~0 (
// Equation(s):
// \lab03|cpu|D_ctrl_shift_rot_right~0_combout  = ( \lab03|cpu|D_iw [12] & ( ((\lab03|cpu|D_iw [11] & !\lab03|cpu|D_iw [16])) # (\lab03|cpu|D_iw [15]) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|D_iw [15]),
	.datac(!\lab03|cpu|D_iw [11]),
	.datad(!\lab03|cpu|D_iw [16]),
	.datae(gnd),
	.dataf(!\lab03|cpu|D_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_ctrl_shift_rot_right~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_ctrl_shift_rot_right~0 .extended_lut = "off";
defparam \lab03|cpu|D_ctrl_shift_rot_right~0 .lut_mask = 64'h000000003F333F33;
defparam \lab03|cpu|D_ctrl_shift_rot_right~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N9
cyclonev_lcell_comb \lab03|cpu|D_ctrl_shift_rot_right~1 (
// Equation(s):
// \lab03|cpu|D_ctrl_shift_rot_right~1_combout  = ( \lab03|cpu|D_ctrl_shift_rot_right~0_combout  & ( (\lab03|cpu|Equal0~0_combout  & (\lab03|cpu|D_iw [14] & !\lab03|cpu|D_iw [13])) ) )

	.dataa(!\lab03|cpu|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\lab03|cpu|D_iw [14]),
	.datad(!\lab03|cpu|D_iw [13]),
	.datae(gnd),
	.dataf(!\lab03|cpu|D_ctrl_shift_rot_right~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_ctrl_shift_rot_right~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_ctrl_shift_rot_right~1 .extended_lut = "off";
defparam \lab03|cpu|D_ctrl_shift_rot_right~1 .lut_mask = 64'h0000000005000500;
defparam \lab03|cpu|D_ctrl_shift_rot_right~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y6_N10
dffeas \lab03|cpu|R_ctrl_shift_rot_right (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|D_ctrl_shift_rot_right~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|R_ctrl_shift_rot_right~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|R_ctrl_shift_rot_right .is_wysiwyg = "true";
defparam \lab03|cpu|R_ctrl_shift_rot_right .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N48
cyclonev_lcell_comb \lab03|cpu|E_shift_rot_result_nxt[9]~6 (
// Equation(s):
// \lab03|cpu|E_shift_rot_result_nxt[9]~6_combout  = ( \lab03|cpu|E_shift_rot_result [8] & ( (!\lab03|cpu|R_ctrl_shift_rot_right~q ) # (\lab03|cpu|E_shift_rot_result [10]) ) ) # ( !\lab03|cpu|E_shift_rot_result [8] & ( (\lab03|cpu|R_ctrl_shift_rot_right~q  & 
// \lab03|cpu|E_shift_rot_result [10]) ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\lab03|cpu|E_shift_rot_result [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_shift_rot_result [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_shift_rot_result_nxt[9]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result_nxt[9]~6 .extended_lut = "off";
defparam \lab03|cpu|E_shift_rot_result_nxt[9]~6 .lut_mask = 64'h03030303CFCFCFCF;
defparam \lab03|cpu|E_shift_rot_result_nxt[9]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y8_N50
dffeas \lab03|cpu|E_shift_rot_result[9] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_shift_rot_result_nxt[9]~6_combout ),
	.asdata(\lab03|cpu|E_src1 [9]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_shift_rot_result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_result[9] .is_wysiwyg = "true";
defparam \lab03|cpu|E_shift_rot_result[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N15
cyclonev_lcell_comb \lab03|cpu|E_logic_result[9]~6 (
// Equation(s):
// \lab03|cpu|E_logic_result[9]~6_combout  = ( \lab03|cpu|E_src1 [9] & ( !\lab03|cpu|R_logic_op [1] $ (((!\lab03|cpu|R_logic_op [0]) # (!\lab03|cpu|E_src2 [9]))) ) ) # ( !\lab03|cpu|E_src1 [9] & ( (!\lab03|cpu|R_logic_op [1] & (!\lab03|cpu|R_logic_op [0] & 
// !\lab03|cpu|E_src2 [9])) # (\lab03|cpu|R_logic_op [1] & ((\lab03|cpu|E_src2 [9]))) ) )

	.dataa(!\lab03|cpu|R_logic_op [0]),
	.datab(!\lab03|cpu|R_logic_op [1]),
	.datac(!\lab03|cpu|E_src2 [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_src1 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_logic_result[9]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_logic_result[9]~6 .extended_lut = "off";
defparam \lab03|cpu|E_logic_result[9]~6 .lut_mask = 64'h8383838336363636;
defparam \lab03|cpu|E_logic_result[9]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N48
cyclonev_lcell_comb \lab03|cpu|E_alu_result[9]~7 (
// Equation(s):
// \lab03|cpu|E_alu_result[9]~7_combout  = ( \lab03|cpu|Add2~25_sumout  & ( (!\lab03|cpu|R_ctrl_shift_rot~q  & ((!\lab03|cpu|R_ctrl_logic~q ) # ((\lab03|cpu|E_logic_result[9]~6_combout )))) # (\lab03|cpu|R_ctrl_shift_rot~q  & (((\lab03|cpu|E_shift_rot_result 
// [9])))) ) ) # ( !\lab03|cpu|Add2~25_sumout  & ( (!\lab03|cpu|R_ctrl_shift_rot~q  & (\lab03|cpu|R_ctrl_logic~q  & ((\lab03|cpu|E_logic_result[9]~6_combout )))) # (\lab03|cpu|R_ctrl_shift_rot~q  & (((\lab03|cpu|E_shift_rot_result [9])))) ) )

	.dataa(!\lab03|cpu|R_ctrl_logic~q ),
	.datab(!\lab03|cpu|R_ctrl_shift_rot~q ),
	.datac(!\lab03|cpu|E_shift_rot_result [9]),
	.datad(!\lab03|cpu|E_logic_result[9]~6_combout ),
	.datae(gnd),
	.dataf(!\lab03|cpu|Add2~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_alu_result[9]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_alu_result[9]~7 .extended_lut = "off";
defparam \lab03|cpu|E_alu_result[9]~7 .lut_mask = 64'h034703478BCF8BCF;
defparam \lab03|cpu|E_alu_result[9]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y7_N49
dffeas \lab03|cpu|W_alu_result[9] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_alu_result[9]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|W_alu_result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|W_alu_result[9] .is_wysiwyg = "true";
defparam \lab03|cpu|W_alu_result[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N36
cyclonev_lcell_comb \mm_interconnect_0|router|Equal2~0 (
// Equation(s):
// \mm_interconnect_0|router|Equal2~0_combout  = ( \lab03|cpu|W_alu_result [12] & ( \lab03|cpu|W_alu_result [13] & ( (!\lab03|cpu|W_alu_result [9] & (!\lab03|cpu|W_alu_result [11] & (!\lab03|cpu|W_alu_result [8] & !\lab03|cpu|W_alu_result [10]))) ) ) )

	.dataa(!\lab03|cpu|W_alu_result [9]),
	.datab(!\lab03|cpu|W_alu_result [11]),
	.datac(!\lab03|cpu|W_alu_result [8]),
	.datad(!\lab03|cpu|W_alu_result [10]),
	.datae(!\lab03|cpu|W_alu_result [12]),
	.dataf(!\lab03|cpu|W_alu_result [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|router|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|router|Equal2~0 .extended_lut = "off";
defparam \mm_interconnect_0|router|Equal2~0 .lut_mask = 64'h0000000000008000;
defparam \mm_interconnect_0|router|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N42
cyclonev_lcell_comb \display0|data_out[0]~1 (
// Equation(s):
// \display0|data_out[0]~1_combout  = ( \debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q  & ( !\mm_interconnect_0|display0_s1_translator|wait_latency_counter [1] & ( (\mm_interconnect_0|router|Equal2~0_combout  & (\lab03|cpu|W_alu_result [6] & 
// (!\lab03|cpu|W_alu_result [7] & !\lab03|cpu|W_alu_result [5]))) ) ) )

	.dataa(!\mm_interconnect_0|router|Equal2~0_combout ),
	.datab(!\lab03|cpu|W_alu_result [6]),
	.datac(!\lab03|cpu|W_alu_result [7]),
	.datad(!\lab03|cpu|W_alu_result [5]),
	.datae(!\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q ),
	.dataf(!\mm_interconnect_0|display0_s1_translator|wait_latency_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display0|data_out[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display0|data_out[0]~1 .extended_lut = "off";
defparam \display0|data_out[0]~1 .lut_mask = 64'h0000100000000000;
defparam \display0|data_out[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N27
cyclonev_lcell_comb \mm_interconnect_0|router|Equal4~0 (
// Equation(s):
// \mm_interconnect_0|router|Equal4~0_combout  = ( !\lab03|cpu|W_alu_result [7] & ( (\mm_interconnect_0|router|Equal2~0_combout  & (\lab03|cpu|W_alu_result [6] & !\lab03|cpu|W_alu_result [5])) ) )

	.dataa(!\mm_interconnect_0|router|Equal2~0_combout ),
	.datab(!\lab03|cpu|W_alu_result [6]),
	.datac(!\lab03|cpu|W_alu_result [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|W_alu_result [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|router|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|router|Equal4~0 .extended_lut = "off";
defparam \mm_interconnect_0|router|Equal4~0 .lut_mask = 64'h1010101000000000;
defparam \mm_interconnect_0|router|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N18
cyclonev_lcell_comb \mm_interconnect_0|display0_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \mm_interconnect_0|display0_s1_translator|read_latency_shift_reg~0_combout  = ( \mm_interconnect_0|router|Equal4~0_combout  & ( !\mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used [1] & ( (\display0|data_out[0]~1_combout  & 
// (!\mm_interconnect_0|display0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  $ (((!\debug|always2~0_combout ) # (!\debug|av_waitrequest~0_combout ))))) ) ) ) # ( !\mm_interconnect_0|router|Equal4~0_combout  & ( 
// !\mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used [1] & ( (\display0|data_out[0]~1_combout  & \mm_interconnect_0|display0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ) ) ) )

	.dataa(!\display0|data_out[0]~1_combout ),
	.datab(!\debug|always2~0_combout ),
	.datac(!\debug|av_waitrequest~0_combout ),
	.datad(!\mm_interconnect_0|display0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datae(!\mm_interconnect_0|router|Equal4~0_combout ),
	.dataf(!\mm_interconnect_0|display0_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|display0_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|display0_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \mm_interconnect_0|display0_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h0055015400000000;
defparam \mm_interconnect_0|display0_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N45
cyclonev_lcell_comb \mm_interconnect_0|cmd_demux|WideOr0~0 (
// Equation(s):
// \mm_interconnect_0|cmd_demux|WideOr0~0_combout  = ( \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|write~0_combout  & ( \mm_interconnect_0|router|src_channel[1]~0_combout  & ( (\mm_interconnect_0|cmd_demux|sink_ready~2_combout  & 
// !\mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]) ) ) ) # ( !\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|write~0_combout  & ( \mm_interconnect_0|router|src_channel[1]~0_combout  & ( 
// (\mm_interconnect_0|cmd_demux|sink_ready~2_combout  & !\mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]) ) ) ) # ( \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|write~0_combout  & ( 
// !\mm_interconnect_0|router|src_channel[1]~0_combout  & ( (!\mm_interconnect_0|cmd_mux_001|saved_grant [0] & (\mm_interconnect_0|cmd_demux|sink_ready~2_combout  & ((!\mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [1])))) # 
// (\mm_interconnect_0|cmd_mux_001|saved_grant [0] & (((\mm_interconnect_0|cmd_demux|sink_ready~2_combout  & !\mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [1])) # (\mm_interconnect_0|cmd_demux|sink_ready~0_combout ))) ) ) ) # ( 
// !\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|write~0_combout  & ( !\mm_interconnect_0|router|src_channel[1]~0_combout  & ( (\mm_interconnect_0|cmd_demux|sink_ready~2_combout  & 
// !\mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]) ) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datab(!\mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.datac(!\mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.datad(!\mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.datae(!\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|write~0_combout ),
	.dataf(!\mm_interconnect_0|router|src_channel[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux|WideOr0~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_demux|WideOr0~0 .lut_mask = 64'h3300370533003300;
defparam \mm_interconnect_0|cmd_demux|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N3
cyclonev_lcell_comb \mm_interconnect_0|display2_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \mm_interconnect_0|display2_s1_translator|read_latency_shift_reg~0_combout  = ( !\mm_interconnect_0|display2_s1_translator|wait_latency_counter [1] & ( (\display2|data_out[0]~1_combout  & (!\mm_interconnect_0|display2_s1_translator|wait_latency_counter 
// [0] $ (!\debug|always2~0_combout ))) ) )

	.dataa(!\display2|data_out[0]~1_combout ),
	.datab(!\mm_interconnect_0|display2_s1_translator|wait_latency_counter [0]),
	.datac(!\debug|always2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|display2_s1_translator|wait_latency_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|display2_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|display2_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \mm_interconnect_0|display2_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h1414141400000000;
defparam \mm_interconnect_0|display2_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N6
cyclonev_lcell_comb \mm_interconnect_0|cmd_demux|sink_ready~1 (
// Equation(s):
// \mm_interconnect_0|cmd_demux|sink_ready~1_combout  = ( !\mm_interconnect_0|router|src_channel[1]~0_combout  & ( (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & (!\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used [1] & 
// (!\mm_interconnect_0|cmd_demux|sink_ready~0_combout  & \debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q ))) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(!\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used [1]),
	.datac(!\mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.datad(!\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|router|src_channel[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux|sink_ready~1 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_demux|sink_ready~1 .lut_mask = 64'h0040004000000000;
defparam \mm_interconnect_0|cmd_demux|sink_ready~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N27
cyclonev_lcell_comb \mm_interconnect_0|display1_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \mm_interconnect_0|display1_s1_translator|read_latency_shift_reg~0_combout  = ( \display1|data_out[0]~2_combout  & ( \mm_interconnect_0|display1_s1_translator|wait_latency_counter [0] & ( (!\debug|always2~0_combout  & 
// !\mm_interconnect_0|display1_s1_translator|wait_latency_counter [1]) ) ) ) # ( \display1|data_out[0]~2_combout  & ( !\mm_interconnect_0|display1_s1_translator|wait_latency_counter [0] & ( (\debug|always2~0_combout  & 
// !\mm_interconnect_0|display1_s1_translator|wait_latency_counter [1]) ) ) )

	.dataa(!\debug|always2~0_combout ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|display1_s1_translator|wait_latency_counter [1]),
	.datad(gnd),
	.datae(!\display1|data_out[0]~2_combout ),
	.dataf(!\mm_interconnect_0|display1_s1_translator|wait_latency_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|display1_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|display1_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \mm_interconnect_0|display1_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h000050500000A0A0;
defparam \mm_interconnect_0|display1_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N39
cyclonev_lcell_comb \mm_interconnect_0|sw_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \mm_interconnect_0|sw_s1_translator|read_latency_shift_reg~0_combout  = ( \sw|edge_capture_wr_strobe~0_combout  & ( (!\mm_interconnect_0|sw_s1_translator|wait_latency_counter [1] & (\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q  & (!\debug|always2~0_combout 
//  $ (!\mm_interconnect_0|sw_s1_translator|wait_latency_counter [0])))) ) )

	.dataa(!\debug|always2~0_combout ),
	.datab(!\mm_interconnect_0|sw_s1_translator|wait_latency_counter [1]),
	.datac(!\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datad(!\mm_interconnect_0|sw_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\sw|edge_capture_wr_strobe~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sw_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sw_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \mm_interconnect_0|sw_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h0000000004080408;
defparam \mm_interconnect_0|sw_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N6
cyclonev_lcell_comb \mm_interconnect_0|cmd_demux|WideOr0 (
// Equation(s):
// \mm_interconnect_0|cmd_demux|WideOr0~combout  = ( !\mm_interconnect_0|display1_s1_translator|read_latency_shift_reg~0_combout  & ( !\mm_interconnect_0|sw_s1_translator|read_latency_shift_reg~0_combout  & ( 
// (!\mm_interconnect_0|display0_s1_translator|read_latency_shift_reg~0_combout  & (!\mm_interconnect_0|cmd_demux|WideOr0~0_combout  & (!\mm_interconnect_0|display2_s1_translator|read_latency_shift_reg~0_combout  & 
// !\mm_interconnect_0|cmd_demux|sink_ready~1_combout ))) ) ) )

	.dataa(!\mm_interconnect_0|display0_s1_translator|read_latency_shift_reg~0_combout ),
	.datab(!\mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.datac(!\mm_interconnect_0|display2_s1_translator|read_latency_shift_reg~0_combout ),
	.datad(!\mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.datae(!\mm_interconnect_0|display1_s1_translator|read_latency_shift_reg~0_combout ),
	.dataf(!\mm_interconnect_0|sw_s1_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_demux|WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux|WideOr0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_demux|WideOr0 .lut_mask = 64'h8000000000000000;
defparam \mm_interconnect_0|cmd_demux|WideOr0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N21
cyclonev_lcell_comb \mm_interconnect_0|lab03_data_master_translator|write_accepted~0 (
// Equation(s):
// \mm_interconnect_0|lab03_data_master_translator|write_accepted~0_combout  = ( !\mm_interconnect_0|lab03_data_master_translator|av_waitrequest~1_combout  & ( ((\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q  & (!\mm_interconnect_0|cmd_demux|WideOr0~combout  & 
// \lab03|cpu|d_write~q ))) # (\mm_interconnect_0|lab03_data_master_translator|write_accepted~q ) ) )

	.dataa(!\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datab(!\mm_interconnect_0|cmd_demux|WideOr0~combout ),
	.datac(!\lab03|cpu|d_write~q ),
	.datad(!\mm_interconnect_0|lab03_data_master_translator|write_accepted~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|lab03_data_master_translator|av_waitrequest~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|lab03_data_master_translator|write_accepted~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|lab03_data_master_translator|write_accepted~0 .extended_lut = "off";
defparam \mm_interconnect_0|lab03_data_master_translator|write_accepted~0 .lut_mask = 64'h04FF04FF00000000;
defparam \mm_interconnect_0|lab03_data_master_translator|write_accepted~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N22
dffeas \mm_interconnect_0|lab03_data_master_translator|write_accepted~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|lab03_data_master_translator|write_accepted~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|lab03_data_master_translator|write_accepted~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|lab03_data_master_translator|write_accepted~DUPLICATE .is_wysiwyg = "true";
defparam \mm_interconnect_0|lab03_data_master_translator|write_accepted~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N42
cyclonev_lcell_comb \debug|always2~0 (
// Equation(s):
// \debug|always2~0_combout  = ( \lab03|cpu|d_write~q  & ( !\mm_interconnect_0|lab03_data_master_translator|write_accepted~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|lab03_data_master_translator|write_accepted~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|d_write~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|always2~0 .extended_lut = "off";
defparam \debug|always2~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \debug|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N0
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|write~0 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|write~0_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|write~q  & ( \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used [1] & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|waitrequest~q  ) ) ) # ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|write~q  & ( !\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used [1] & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|waitrequest~q  ) ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|write~q  & ( !\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used [1] & ( 
// (\mm_interconnect_0|cmd_mux_001|WideOr1~combout  & (\mm_interconnect_0|cmd_mux_001|saved_grant [0] & \debug|always2~0_combout )) ) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_001|WideOr1~combout ),
	.datab(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(!\debug|always2~0_combout ),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|waitrequest~q ),
	.datae(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|write~q ),
	.dataf(!\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|write~0 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|write~0 .lut_mask = 64'h010100FF000000FF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|write~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N1
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|write (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|write~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|write .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|write .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N3
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|waitrequest~0 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|waitrequest~0_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q  & ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|jtag_ram_access~q ),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|address [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|waitrequest~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|waitrequest~0 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|waitrequest~0 .lut_mask = 64'h0000FFFF00000000;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|waitrequest~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N18
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|read~0 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|read~0_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|read~q  & ( \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used [1] & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|waitrequest~q  ) ) ) # ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|read~q  & ( !\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used [1] & ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|waitrequest~q  ) ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|read~q  & ( !\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used [1] & ( 
// (\mm_interconnect_0|cmd_mux_001|WideOr1~combout  & \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem~0_combout ) ) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_001|WideOr1~combout ),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|waitrequest~q ),
	.datac(!\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem~0_combout ),
	.datad(gnd),
	.datae(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|read~q ),
	.dataf(!\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|read~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|read~0 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|read~0 .lut_mask = 64'h0505333300003333;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|read~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N20
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|read (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|read~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|read .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|read .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N36
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|waitrequest~q  & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|write~q  & (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|waitrequest~0_combout  & (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|read~q ))) # 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|write~q  & (((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q )))) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|write~q ),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|waitrequest~0_combout ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|read~q ),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|waitrequest~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 .lut_mask = 64'h00000000085D085D;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N37
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|avalon_ociram_readdata_ready (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|avalon_ociram_readdata_ready .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|avalon_ociram_readdata_ready .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N39
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|waitrequest~1 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|waitrequest~1_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|read~q  & ( (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|waitrequest~q ) # 
// ((!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|write~q  & ((!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ))) # (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|write~q  & 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|waitrequest~0_combout ))) ) ) # ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|read~q  & ( (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|write~q ) # 
// ((!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|waitrequest~q ) # (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|waitrequest~0_combout )) ) )

	.dataa(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|write~q ),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|waitrequest~0_combout ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|waitrequest~q ),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|read~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|waitrequest~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|waitrequest~1 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|waitrequest~1 .lut_mask = 64'hFFBBFFBBFFB1FFB1;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|waitrequest~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N41
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|waitrequest (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|waitrequest~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|waitrequest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|waitrequest .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|waitrequest .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N6
cyclonev_lcell_comb \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|write~0 (
// Equation(s):
// \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|write~0_combout  = ( !\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used [1] & ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|waitrequest~q  ) )

	.dataa(gnd),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|waitrequest~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|write~0 .extended_lut = "off";
defparam \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|write~0 .lut_mask = 64'hCCCCCCCC00000000;
defparam \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N6
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|update_grant~0 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|update_grant~0_combout  = ( \mm_interconnect_0|cmd_mux_001|WideOr1~combout  & ( (\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|write~0_combout  & ((\mm_interconnect_0|cmd_mux_001|saved_grant [1]) # 
// (\mm_interconnect_0|cmd_mux_001|saved_grant [0]))) ) ) # ( !\mm_interconnect_0|cmd_mux_001|WideOr1~combout  & ( !\mm_interconnect_0|cmd_mux_001|packet_in_progress~q  ) )

	.dataa(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datab(!\mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datac(!\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|write~0_combout ),
	.datad(!\mm_interconnect_0|cmd_mux_001|packet_in_progress~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_001|WideOr1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|update_grant~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|update_grant~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|update_grant~0 .lut_mask = 64'hFF00FF0007070707;
defparam \mm_interconnect_0|cmd_mux_001|update_grant~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N54
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|packet_in_progress~0 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout  = ( !\mm_interconnect_0|cmd_mux_001|update_grant~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_001|update_grant~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|packet_in_progress~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|packet_in_progress~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \mm_interconnect_0|cmd_mux_001|packet_in_progress~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N56
dffeas \mm_interconnect_0|cmd_mux_001|packet_in_progress (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cmd_mux_001|packet_in_progress~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|packet_in_progress .is_wysiwyg = "true";
defparam \mm_interconnect_0|cmd_mux_001|packet_in_progress .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N9
cyclonev_lcell_comb \mm_interconnect_0|cmd_demux|src1_valid~0 (
// Equation(s):
// \mm_interconnect_0|cmd_demux|src1_valid~0_combout  = ( !\mm_interconnect_0|router|src_channel[1]~0_combout  & ( (\mm_interconnect_0|cmd_demux|sink_ready~0_combout  & \debug|av_waitrequest~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.datad(!\debug|av_waitrequest~0_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|router|src_channel[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_demux|src1_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux|src1_valid~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_demux|src1_valid~0 .lut_mask = 64'h000F000F00000000;
defparam \mm_interconnect_0|cmd_demux|src1_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N30
cyclonev_lcell_comb \mm_interconnect_0|cmd_demux_001|src0_valid~0 (
// Equation(s):
// \mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  = ( \lab03|cpu|F_pc [9] & ( !\mm_interconnect_0|lab03_instruction_master_translator|read_accepted~q  & ( (\lab03|cpu|F_pc [10] & (\lab03|cpu|F_pc [11] & (!\lab03|cpu|i_read~q  & 
// \debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q ))) ) ) )

	.dataa(!\lab03|cpu|F_pc [10]),
	.datab(!\lab03|cpu|F_pc [11]),
	.datac(!\lab03|cpu|i_read~q ),
	.datad(!\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datae(!\lab03|cpu|F_pc [9]),
	.dataf(!\mm_interconnect_0|lab03_instruction_master_translator|read_accepted~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux_001|src0_valid~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_demux_001|src0_valid~0 .lut_mask = 64'h0000001000000000;
defparam \mm_interconnect_0|cmd_demux_001|src0_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N0
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout  = ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( \mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  & ( (!\mm_interconnect_0|cmd_demux|src1_valid~0_combout  & 
// ((!\mm_interconnect_0|cmd_mux_001|saved_grant [1] & (!\mm_interconnect_0|cmd_mux_001|packet_in_progress~q )) # (\mm_interconnect_0|cmd_mux_001|saved_grant [1] & ((\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|write~0_combout ))))) # 
// (\mm_interconnect_0|cmd_demux|src1_valid~0_combout  & (((\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|write~0_combout )))) ) ) ) # ( !\mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( \mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  & ( 
// (!\mm_interconnect_0|cmd_mux_001|saved_grant [1] & (!\mm_interconnect_0|cmd_mux_001|packet_in_progress~q )) # (\mm_interconnect_0|cmd_mux_001|saved_grant [1] & ((\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|write~0_combout ))) ) ) ) # ( 
// \mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( !\mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  & ( (\mm_interconnect_0|cmd_demux|src1_valid~0_combout  & \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|write~0_combout ) ) ) ) # ( 
// !\mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( !\mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  & ( (!\mm_interconnect_0|cmd_mux_001|packet_in_progress~q  & \mm_interconnect_0|cmd_demux|src1_valid~0_combout ) ) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_001|packet_in_progress~q ),
	.datab(!\mm_interconnect_0|cmd_demux|src1_valid~0_combout ),
	.datac(!\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|write~0_combout ),
	.datad(!\mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datae(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.dataf(!\mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0 .lut_mask = 64'h22220303AA0F8B0F;
defparam \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N31
dffeas \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N25
dffeas \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N24
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|arb|grant[0]~0 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout  = ( \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [1] & ( !\mm_interconnect_0|router|src_channel[1]~0_combout  & ( (\mm_interconnect_0|cmd_demux|sink_ready~0_combout  & 
// (\debug|av_waitrequest~0_combout  & ((!\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [0]) # (!\mm_interconnect_0|cmd_demux_001|src0_valid~0_combout )))) ) ) ) # ( !\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [1] & ( 
// !\mm_interconnect_0|router|src_channel[1]~0_combout  & ( (!\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [0] & (\mm_interconnect_0|cmd_demux|sink_ready~0_combout  & \debug|av_waitrequest~0_combout )) ) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [0]),
	.datab(!\mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.datac(!\mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.datad(!\debug|av_waitrequest~0_combout ),
	.datae(!\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [1]),
	.dataf(!\mm_interconnect_0|router|src_channel[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|arb|grant[0]~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|arb|grant[0]~0 .lut_mask = 64'h000A000E00000000;
defparam \mm_interconnect_0|cmd_mux_001|arb|grant[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N2
dffeas \mm_interconnect_0|cmd_mux_001|saved_grant[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm_interconnect_0|cmd_mux_001|update_grant~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|saved_grant[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cmd_mux_001|saved_grant[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N48
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|WideOr1 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|WideOr1~combout  = ( \debug|av_waitrequest~0_combout  & ( \mm_interconnect_0|cmd_demux|sink_ready~0_combout  & ( (!\mm_interconnect_0|cmd_mux_001|saved_grant [0] & (\mm_interconnect_0|cmd_mux_001|saved_grant [1] & 
// ((\mm_interconnect_0|cmd_demux_001|src0_valid~0_combout )))) # (\mm_interconnect_0|cmd_mux_001|saved_grant [0] & ((!\mm_interconnect_0|router|src_channel[1]~0_combout ) # ((\mm_interconnect_0|cmd_mux_001|saved_grant [1] & 
// \mm_interconnect_0|cmd_demux_001|src0_valid~0_combout )))) ) ) ) # ( !\debug|av_waitrequest~0_combout  & ( \mm_interconnect_0|cmd_demux|sink_ready~0_combout  & ( (\mm_interconnect_0|cmd_mux_001|saved_grant [1] & 
// \mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ) ) ) ) # ( \debug|av_waitrequest~0_combout  & ( !\mm_interconnect_0|cmd_demux|sink_ready~0_combout  & ( (\mm_interconnect_0|cmd_mux_001|saved_grant [1] & 
// \mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ) ) ) ) # ( !\debug|av_waitrequest~0_combout  & ( !\mm_interconnect_0|cmd_demux|sink_ready~0_combout  & ( (\mm_interconnect_0|cmd_mux_001|saved_grant [1] & 
// \mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ) ) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datab(!\mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datac(!\mm_interconnect_0|router|src_channel[1]~0_combout ),
	.datad(!\mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.datae(!\debug|av_waitrequest~0_combout ),
	.dataf(!\mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|WideOr1 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|WideOr1 .lut_mask = 64'h0033003300335073;
defparam \mm_interconnect_0|cmd_mux_001|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N6
cyclonev_lcell_comb \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2 (
// Equation(s):
// \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2_combout  = ( \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used [0] & ( \mm_interconnect_0|lab03_debug_mem_slave_translator|read_latency_shift_reg [0] & ( 
// ((\mm_interconnect_0|cmd_mux_001|WideOr1~combout  & (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|waitrequest~q  & \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem~0_combout ))) # 
// (\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used [1]) ) ) ) # ( !\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used [0] & ( \mm_interconnect_0|lab03_debug_mem_slave_translator|read_latency_shift_reg [0] & ( 
// (!\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used [1] & (\mm_interconnect_0|cmd_mux_001|WideOr1~combout  & (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|waitrequest~q  & 
// \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem~0_combout ))) ) ) ) # ( \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used [0] & ( !\mm_interconnect_0|lab03_debug_mem_slave_translator|read_latency_shift_reg [0] ) ) # ( 
// !\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used [0] & ( !\mm_interconnect_0|lab03_debug_mem_slave_translator|read_latency_shift_reg [0] & ( (!\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used [1] & 
// (\mm_interconnect_0|cmd_mux_001|WideOr1~combout  & (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|waitrequest~q  & \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem~0_combout ))) ) ) )

	.dataa(!\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datab(!\mm_interconnect_0|cmd_mux_001|WideOr1~combout ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|waitrequest~q ),
	.datad(!\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem~0_combout ),
	.datae(!\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used [0]),
	.dataf(!\mm_interconnect_0|lab03_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2 .extended_lut = "off";
defparam \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2 .lut_mask = 64'h0020FFFF00205575;
defparam \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N8
dffeas \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N0
cyclonev_lcell_comb \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout  = ( \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used [1] & ( \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used [0] & ( 
// !\mm_interconnect_0|lab03_debug_mem_slave_translator|read_latency_shift_reg [0] ) ) ) # ( !\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used [1] & ( \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used [0] & ( 
// (!\mm_interconnect_0|lab03_debug_mem_slave_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|cmd_mux_001|WideOr1~combout  & (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|waitrequest~q  & 
// \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem~0_combout ))) ) ) ) # ( \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used [1] & ( !\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used [0] ) )

	.dataa(!\mm_interconnect_0|lab03_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(!\mm_interconnect_0|cmd_mux_001|WideOr1~combout ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|waitrequest~q ),
	.datad(!\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem~0_combout ),
	.datae(!\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.dataf(!\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h0000FFFF0020AAAA;
defparam \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N1
dffeas \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N56
dffeas \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem[1][53] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem[1][53]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem[1][53] .is_wysiwyg = "true";
defparam \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem[1][53] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N54
cyclonev_lcell_comb \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem~2 (
// Equation(s):
// \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem~2_combout  = ( \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem~0_combout  & ( (!\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used [1]) # 
// (\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem[1][53]~q ) ) ) # ( !\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem~0_combout  & ( (\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used [1] & 
// \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem[1][53]~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datad(!\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem[1][53]~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem~2 .extended_lut = "off";
defparam \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem~2 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N57
cyclonev_lcell_comb \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout  = ( \mm_interconnect_0|lab03_debug_mem_slave_translator|read_latency_shift_reg [0] ) # ( !\mm_interconnect_0|lab03_debug_mem_slave_translator|read_latency_shift_reg [0] & ( 
// !\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|lab03_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 .extended_lut = "off";
defparam \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N26
dffeas \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem[0][53] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem~2_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem[0][53]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem[0][53] .is_wysiwyg = "true";
defparam \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem[0][53] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N38
dffeas \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem[1][71] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem[1][71]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem[1][71] .is_wysiwyg = "true";
defparam \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem[1][71] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N36
cyclonev_lcell_comb \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem~1 (
// Equation(s):
// \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem~1_combout  = ( \mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( (!\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used [1]) # 
// (\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem[1][71]~q ) ) ) # ( !\mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( (\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used [1] & 
// \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem[1][71]~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datad(!\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem[1][71]~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem~1 .extended_lut = "off";
defparam \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem~1 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N28
dffeas \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem[0][71] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem~1_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem[0][71]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem[0][71] .is_wysiwyg = "true";
defparam \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem[0][71] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N24
cyclonev_lcell_comb \mm_interconnect_0|rsp_demux_001|src1_valid~0 (
// Equation(s):
// \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  = ( \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem[0][71]~q  & ( (\mm_interconnect_0|lab03_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem[0][53]~q ) ) )

	.dataa(!\mm_interconnect_0|lab03_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem[0][53]~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem[0][71]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_demux_001|src1_valid~0 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_demux_001|src1_valid~0 .lut_mask = 64'h0000000000550055;
defparam \mm_interconnect_0|rsp_demux_001|src1_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N9
cyclonev_lcell_comb \lab03|cpu|F_iw[5]~16 (
// Equation(s):
// \lab03|cpu|F_iw[5]~16_combout  = ( \sram|the_altsyncram|auto_generated|q_a [5] & ( (!\lab03|cpu|D_iw[18]~0_combout ) # (((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [5])) # 
// (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )) ) ) # ( !\sram|the_altsyncram|auto_generated|q_a [5] & ( (!\lab03|cpu|D_iw[18]~0_combout ) # ((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [5])) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datab(!\lab03|cpu|D_iw[18]~0_combout ),
	.datac(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [5]),
	.datad(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datae(gnd),
	.dataf(!\sram|the_altsyncram|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|F_iw[5]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|F_iw[5]~16 .extended_lut = "off";
defparam \lab03|cpu|F_iw[5]~16 .lut_mask = 64'hCDCDCDCDCDFFCDFF;
defparam \lab03|cpu|F_iw[5]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N10
dffeas \lab03|cpu|D_iw[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|F_iw[5]~16_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|D_iw [5]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|D_iw[5] .is_wysiwyg = "true";
defparam \lab03|cpu|D_iw[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N12
cyclonev_lcell_comb \lab03|cpu|Equal0~0 (
// Equation(s):
// \lab03|cpu|Equal0~0_combout  = ( \lab03|cpu|D_iw [4] & ( !\lab03|cpu|D_iw [2] & ( (\lab03|cpu|D_iw [5] & (!\lab03|cpu|D_iw [0] & (\lab03|cpu|D_iw [1] & \lab03|cpu|D_iw [3]))) ) ) )

	.dataa(!\lab03|cpu|D_iw [5]),
	.datab(!\lab03|cpu|D_iw [0]),
	.datac(!\lab03|cpu|D_iw [1]),
	.datad(!\lab03|cpu|D_iw [3]),
	.datae(!\lab03|cpu|D_iw [4]),
	.dataf(!\lab03|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Equal0~0 .extended_lut = "off";
defparam \lab03|cpu|Equal0~0 .lut_mask = 64'h0000000400000000;
defparam \lab03|cpu|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N30
cyclonev_lcell_comb \lab03|cpu|D_ctrl_shift_rot~0 (
// Equation(s):
// \lab03|cpu|D_ctrl_shift_rot~0_combout  = ( \lab03|cpu|D_iw [16] & ( \lab03|cpu|D_iw [11] & ( (\lab03|cpu|D_iw [15] & (\lab03|cpu|D_iw [12] & (\lab03|cpu|D_iw [14] & !\lab03|cpu|D_iw [13]))) ) ) ) # ( !\lab03|cpu|D_iw [16] & ( \lab03|cpu|D_iw [11] & ( 
// (\lab03|cpu|D_iw [12] & !\lab03|cpu|D_iw [13]) ) ) ) # ( \lab03|cpu|D_iw [16] & ( !\lab03|cpu|D_iw [11] & ( (\lab03|cpu|D_iw [15] & (\lab03|cpu|D_iw [12] & (\lab03|cpu|D_iw [14] & !\lab03|cpu|D_iw [13]))) ) ) ) # ( !\lab03|cpu|D_iw [16] & ( 
// !\lab03|cpu|D_iw [11] & ( (\lab03|cpu|D_iw [12] & (!\lab03|cpu|D_iw [13] & ((!\lab03|cpu|D_iw [14]) # (\lab03|cpu|D_iw [15])))) ) ) )

	.dataa(!\lab03|cpu|D_iw [15]),
	.datab(!\lab03|cpu|D_iw [12]),
	.datac(!\lab03|cpu|D_iw [14]),
	.datad(!\lab03|cpu|D_iw [13]),
	.datae(!\lab03|cpu|D_iw [16]),
	.dataf(!\lab03|cpu|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_ctrl_shift_rot~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_ctrl_shift_rot~0 .extended_lut = "off";
defparam \lab03|cpu|D_ctrl_shift_rot~0 .lut_mask = 64'h3100010033000100;
defparam \lab03|cpu|D_ctrl_shift_rot~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N0
cyclonev_lcell_comb \lab03|cpu|D_ctrl_shift_rot~1 (
// Equation(s):
// \lab03|cpu|D_ctrl_shift_rot~1_combout  = ( \lab03|cpu|D_ctrl_shift_rot~0_combout  & ( \lab03|cpu|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lab03|cpu|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\lab03|cpu|D_ctrl_shift_rot~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_ctrl_shift_rot~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_ctrl_shift_rot~1 .extended_lut = "off";
defparam \lab03|cpu|D_ctrl_shift_rot~1 .lut_mask = 64'h0000000000FF00FF;
defparam \lab03|cpu|D_ctrl_shift_rot~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N1
dffeas \lab03|cpu|R_ctrl_shift_rot (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|D_ctrl_shift_rot~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|R_ctrl_shift_rot~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|R_ctrl_shift_rot .is_wysiwyg = "true";
defparam \lab03|cpu|R_ctrl_shift_rot .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N27
cyclonev_lcell_comb \lab03|cpu|E_logic_result[11]~10 (
// Equation(s):
// \lab03|cpu|E_logic_result[11]~10_combout  = ( \lab03|cpu|E_src1[11]~DUPLICATE_q  & ( !\lab03|cpu|R_logic_op [1] $ (((!\lab03|cpu|R_logic_op [0]) # (!\lab03|cpu|E_src2 [11]))) ) ) # ( !\lab03|cpu|E_src1[11]~DUPLICATE_q  & ( (!\lab03|cpu|R_logic_op [1] & 
// (!\lab03|cpu|R_logic_op [0] & !\lab03|cpu|E_src2 [11])) # (\lab03|cpu|R_logic_op [1] & ((\lab03|cpu|E_src2 [11]))) ) )

	.dataa(!\lab03|cpu|R_logic_op [1]),
	.datab(!\lab03|cpu|R_logic_op [0]),
	.datac(!\lab03|cpu|E_src2 [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_src1[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_logic_result[11]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_logic_result[11]~10 .extended_lut = "off";
defparam \lab03|cpu|E_logic_result[11]~10 .lut_mask = 64'h8585858556565656;
defparam \lab03|cpu|E_logic_result[11]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N57
cyclonev_lcell_comb \lab03|cpu|E_alu_result[11]~11 (
// Equation(s):
// \lab03|cpu|E_alu_result[11]~11_combout  = ( \lab03|cpu|Add2~41_sumout  & ( (!\lab03|cpu|R_ctrl_shift_rot~q  & ((!\lab03|cpu|R_ctrl_logic~q ) # ((\lab03|cpu|E_logic_result[11]~10_combout )))) # (\lab03|cpu|R_ctrl_shift_rot~q  & 
// (((\lab03|cpu|E_shift_rot_result [11])))) ) ) # ( !\lab03|cpu|Add2~41_sumout  & ( (!\lab03|cpu|R_ctrl_shift_rot~q  & (\lab03|cpu|R_ctrl_logic~q  & ((\lab03|cpu|E_logic_result[11]~10_combout )))) # (\lab03|cpu|R_ctrl_shift_rot~q  & 
// (((\lab03|cpu|E_shift_rot_result [11])))) ) )

	.dataa(!\lab03|cpu|R_ctrl_logic~q ),
	.datab(!\lab03|cpu|R_ctrl_shift_rot~q ),
	.datac(!\lab03|cpu|E_shift_rot_result [11]),
	.datad(!\lab03|cpu|E_logic_result[11]~10_combout ),
	.datae(gnd),
	.dataf(!\lab03|cpu|Add2~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_alu_result[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_alu_result[11]~11 .extended_lut = "off";
defparam \lab03|cpu|E_alu_result[11]~11 .lut_mask = 64'h034703478BCF8BCF;
defparam \lab03|cpu|E_alu_result[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y7_N59
dffeas \lab03|cpu|W_alu_result[11] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_alu_result[11]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|W_alu_result [11]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|W_alu_result[11] .is_wysiwyg = "true";
defparam \lab03|cpu|W_alu_result[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N15
cyclonev_lcell_comb \mm_interconnect_0|cmd_demux|sink_ready~0 (
// Equation(s):
// \mm_interconnect_0|cmd_demux|sink_ready~0_combout  = ( \lab03|cpu|W_alu_result [13] & ( (\lab03|cpu|W_alu_result [11] & !\lab03|cpu|W_alu_result [12]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lab03|cpu|W_alu_result [11]),
	.datad(!\lab03|cpu|W_alu_result [12]),
	.datae(gnd),
	.dataf(!\lab03|cpu|W_alu_result [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux|sink_ready~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_demux|sink_ready~0 .lut_mask = 64'h000000000F000F00;
defparam \mm_interconnect_0|cmd_demux|sink_ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N30
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|arb|grant[0]~0 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout  = ( \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [1] & ( \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [0] & ( (\debug|av_waitrequest~0_combout  & 
// (!\mm_interconnect_0|cmd_demux|sink_ready~0_combout  & (!\mm_interconnect_0|router|src_channel[1]~0_combout  & !\mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ))) ) ) ) # ( \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [1] & ( 
// !\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [0] & ( (\debug|av_waitrequest~0_combout  & (!\mm_interconnect_0|cmd_demux|sink_ready~0_combout  & !\mm_interconnect_0|router|src_channel[1]~0_combout )) ) ) ) # ( 
// !\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [1] & ( !\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [0] & ( (\debug|av_waitrequest~0_combout  & (!\mm_interconnect_0|cmd_demux|sink_ready~0_combout  & 
// !\mm_interconnect_0|router|src_channel[1]~0_combout )) ) ) )

	.dataa(!\debug|av_waitrequest~0_combout ),
	.datab(!\mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.datac(!\mm_interconnect_0|router|src_channel[1]~0_combout ),
	.datad(!\mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ),
	.datae(!\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [1]),
	.dataf(!\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|arb|grant[0]~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|arb|grant[0]~0 .lut_mask = 64'h4040404000004000;
defparam \mm_interconnect_0|cmd_mux_002|arb|grant[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N25
dffeas \mm_interconnect_0|cmd_mux_002|saved_grant[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm_interconnect_0|cmd_mux_002|update_grant~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|saved_grant[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cmd_mux_002|saved_grant[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N57
cyclonev_lcell_comb \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~0 (
// Equation(s):
// \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~0_combout  = ( \mm_interconnect_0|lab03_data_master_translator|uav_read~0_combout  & ( \mm_interconnect_0|cmd_mux_002|saved_grant [1] & ( 
// ((!\mm_interconnect_0|lab03_instruction_master_translator|read_accepted~q  & !\lab03|cpu|i_read~q )) # (\mm_interconnect_0|cmd_mux_002|saved_grant [0]) ) ) ) # ( !\mm_interconnect_0|lab03_data_master_translator|uav_read~0_combout  & ( 
// \mm_interconnect_0|cmd_mux_002|saved_grant [1] & ( (!\mm_interconnect_0|lab03_instruction_master_translator|read_accepted~q  & !\lab03|cpu|i_read~q ) ) ) ) # ( \mm_interconnect_0|lab03_data_master_translator|uav_read~0_combout  & ( 
// !\mm_interconnect_0|cmd_mux_002|saved_grant [1] & ( \mm_interconnect_0|cmd_mux_002|saved_grant [0] ) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|lab03_instruction_master_translator|read_accepted~q ),
	.datad(!\lab03|cpu|i_read~q ),
	.datae(!\mm_interconnect_0|lab03_data_master_translator|uav_read~0_combout ),
	.dataf(!\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~0 .extended_lut = "off";
defparam \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~0 .lut_mask = 64'h00005555F000F555;
defparam \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N0
cyclonev_lcell_comb \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used[0]~2 (
// Equation(s):
// \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used[0]~2_combout  = ( \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used [0] & ( \mm_interconnect_0|sram_s1_translator|read_latency_shift_reg [0] & ( ((\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q  & 
// (\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~0_combout  & \mm_interconnect_0|cmd_mux_002|WideOr1~combout ))) # (\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used [1]) ) ) ) # ( !\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used [0] & ( 
// \mm_interconnect_0|sram_s1_translator|read_latency_shift_reg [0] & ( (\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q  & (\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~0_combout  & (\mm_interconnect_0|cmd_mux_002|WideOr1~combout  & 
// !\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used [1]))) ) ) ) # ( \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used [0] & ( !\mm_interconnect_0|sram_s1_translator|read_latency_shift_reg [0] ) ) # ( !\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used 
// [0] & ( !\mm_interconnect_0|sram_s1_translator|read_latency_shift_reg [0] & ( (\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q  & (\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~0_combout  & (\mm_interconnect_0|cmd_mux_002|WideOr1~combout  & 
// !\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used [1]))) ) ) )

	.dataa(!\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datab(!\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~0_combout ),
	.datac(!\mm_interconnect_0|cmd_mux_002|WideOr1~combout ),
	.datad(!\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used [1]),
	.datae(!\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used [0]),
	.dataf(!\mm_interconnect_0|sram_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used[0]~2 .extended_lut = "off";
defparam \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used[0]~2 .lut_mask = 64'h0100FFFF010001FF;
defparam \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N2
dffeas \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N24
cyclonev_lcell_comb \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used [1] & ( \mm_interconnect_0|cmd_mux_002|WideOr1~combout  & ( (!\mm_interconnect_0|sram_s1_translator|read_latency_shift_reg [0]) # 
// (!\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used [0]) ) ) ) # ( !\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used [1] & ( \mm_interconnect_0|cmd_mux_002|WideOr1~combout  & ( (\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q  & 
// (!\mm_interconnect_0|sram_s1_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used [0] & \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~0_combout ))) ) ) ) # ( \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used [1] & ( 
// !\mm_interconnect_0|cmd_mux_002|WideOr1~combout  & ( (!\mm_interconnect_0|sram_s1_translator|read_latency_shift_reg [0]) # (!\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used [0]) ) ) )

	.dataa(!\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datab(!\mm_interconnect_0|sram_s1_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used [0]),
	.datad(!\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~0_combout ),
	.datae(!\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used [1]),
	.dataf(!\mm_interconnect_0|cmd_mux_002|WideOr1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h0000FCFC0004FCFC;
defparam \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N25
dffeas \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N30
cyclonev_lcell_comb \mm_interconnect_0|sram_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \mm_interconnect_0|sram_s1_translator|read_latency_shift_reg~0_combout  = ( \mm_interconnect_0|cmd_mux_002|WideOr1~combout  & ( (!\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used [1] & (\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q  & 
// \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~0_combout )) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used [1]),
	.datac(!\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datad(!\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~0_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_002|WideOr1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sram_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sram_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \mm_interconnect_0|sram_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h00000000000C000C;
defparam \mm_interconnect_0|sram_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N32
dffeas \mm_interconnect_0|sram_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|sram_s1_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sram_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sram_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sram_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N15
cyclonev_lcell_comb \mm_interconnect_0|rsp_demux_002|src1_valid~0 (
// Equation(s):
// \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  = (\mm_interconnect_0|sram_s1_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][71]~q  & \mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][53]~q ))

	.dataa(gnd),
	.datab(!\mm_interconnect_0|sram_s1_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][71]~q ),
	.datad(!\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][53]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_demux_002|src1_valid~0 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_demux_002|src1_valid~0 .lut_mask = 64'h0003000300030003;
defparam \mm_interconnect_0|rsp_demux_002|src1_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N33
cyclonev_lcell_comb \lab03|cpu|F_iw[14]~8 (
// Equation(s):
// \lab03|cpu|F_iw[14]~8_combout  = ( \lab03|cpu|intr_req~combout  ) # ( !\lab03|cpu|intr_req~combout  & ( (!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// ((\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [14])))) # (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [14])) # (\sram|the_altsyncram|auto_generated|q_a [14]))) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\sram|the_altsyncram|auto_generated|q_a [14]),
	.datad(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [14]),
	.datae(gnd),
	.dataf(!\lab03|cpu|intr_req~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|F_iw[14]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|F_iw[14]~8 .extended_lut = "off";
defparam \lab03|cpu|F_iw[14]~8 .lut_mask = 64'h05370537FFFFFFFF;
defparam \lab03|cpu|F_iw[14]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N34
dffeas \lab03|cpu|D_iw[14] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|F_iw[14]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\lab03|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|D_iw [14]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|D_iw[14] .is_wysiwyg = "true";
defparam \lab03|cpu|D_iw[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N51
cyclonev_lcell_comb \lab03|cpu|D_ctrl_break~0 (
// Equation(s):
// \lab03|cpu|D_ctrl_break~0_combout  = ( \lab03|cpu|Equal0~0_combout  & ( \lab03|cpu|D_iw [16] & ( (!\lab03|cpu|D_iw [14] & (\lab03|cpu|D_iw [13] & (!\lab03|cpu|D_iw [12] & \lab03|cpu|D_iw [15]))) ) ) )

	.dataa(!\lab03|cpu|D_iw [14]),
	.datab(!\lab03|cpu|D_iw [13]),
	.datac(!\lab03|cpu|D_iw [12]),
	.datad(!\lab03|cpu|D_iw [15]),
	.datae(!\lab03|cpu|Equal0~0_combout ),
	.dataf(!\lab03|cpu|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_ctrl_break~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_ctrl_break~0 .extended_lut = "off";
defparam \lab03|cpu|D_ctrl_break~0 .lut_mask = 64'h0000000000000020;
defparam \lab03|cpu|D_ctrl_break~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N52
dffeas \lab03|cpu|R_ctrl_break (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|D_ctrl_break~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|R_ctrl_break~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|R_ctrl_break .is_wysiwyg = "true";
defparam \lab03|cpu|R_ctrl_break .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N3
cyclonev_lcell_comb \lab03|cpu|hbreak_enabled~0 (
// Equation(s):
// \lab03|cpu|hbreak_enabled~0_combout  = ( \lab03|cpu|D_op_bret~combout  & ( \lab03|cpu|R_ctrl_break~q  ) ) # ( !\lab03|cpu|D_op_bret~combout  & ( (\lab03|cpu|hbreak_enabled~q ) # (\lab03|cpu|R_ctrl_break~q ) ) )

	.dataa(!\lab03|cpu|R_ctrl_break~q ),
	.datab(gnd),
	.datac(!\lab03|cpu|hbreak_enabled~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|D_op_bret~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|hbreak_enabled~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|hbreak_enabled~0 .extended_lut = "off";
defparam \lab03|cpu|hbreak_enabled~0 .lut_mask = 64'h5F5F5F5F55555555;
defparam \lab03|cpu|hbreak_enabled~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N52
dffeas \lab03|cpu|hbreak_enabled (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|hbreak_enabled~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lab03|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|hbreak_enabled~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|hbreak_enabled .is_wysiwyg = "true";
defparam \lab03|cpu|hbreak_enabled .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N58
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\lab03|cpu|hbreak_enabled~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1 .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1 .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N26
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N4
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|ir_out[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|ir_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|ir_out[1] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|ir_out[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|ir_out [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .lut_mask = 64'h000300030F030F03;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .lut_mask = 64'h0000000008080808;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N28
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 .lut_mask = 64'h01010000CDCDCCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N43
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 64'h0000000055555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y2_N22
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .lut_mask = 64'hAA00AA00AA00AA00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~4 .lut_mask = 64'h0F0F0F0F00000044;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N58
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N28
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|ir_out[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|ir_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|ir_out[0] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|ir_out[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|ir_out [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .lut_mask = 64'h01EF01EF0B4F0B4F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N40
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 64'hCCCCC8C044CC40C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 64'h0303030303030303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .lut_mask = 64'h0537053705050505;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .lut_mask = 64'h00F000F050A050A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .lut_mask = 64'h3333133600000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N58
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .lut_mask = 64'hF0F00000B0F00000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .lut_mask = 64'h0000F0F0F0F00000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N4
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE_q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .lut_mask = 64'h5155000055660000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .lut_mask = 64'hAF05AF0505050505;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE_q ),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .extended_lut = "on";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .lut_mask = 64'h008C0F0F00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2 .lut_mask = 64'h0357035733773377;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .lut_mask = 64'h3232000000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE_q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .lut_mask = 64'h5303FFFF0000FFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .lut_mask = 64'h0000000000FF00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .lut_mask = 64'h0500C50005000500;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .lut_mask = 64'hA500A500050F050F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 .lut_mask = 64'h0A330A3300000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 64'h0F0F0F0F00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N10
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 64'h55555555FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 64'h00000000AAAAAAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N34
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 64'h55555555FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 64'h1000100000005000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1 .lut_mask = 64'h0303030303FF03FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .lut_mask = 64'hCF3FCF3FCF3FCF3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .lut_mask = 64'hA05FA05FFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .lut_mask = 64'hB333B3337FFF7FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .lut_mask = 64'h93333333FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N28
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0 .lut_mask = 64'h0000000000010001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 64'h0000000000000010;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y2_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y2_N58
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 64'h0010001000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N16
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .lut_mask = 64'h85D285D280808080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0_combout ),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .lut_mask = 64'h0A1B0A1B4E5F4E5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3 .lut_mask = 64'h0033003300FF00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N52
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .lut_mask = 64'hD5F0D5F0A0E0A0E0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .lut_mask = 64'h0A1B0A1B4E5F4E5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y1_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .lut_mask = 64'hA360A36080008000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N4
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y2_N4
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .lut_mask = 64'hC179C17980C080C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .lut_mask = 64'h0A1B0A1B4E5F4E5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .lut_mask = 64'h0000000022222222;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .lut_mask = 64'h4C004C00CC00CC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .lut_mask = 64'h00D000D000D000D0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 64'h0001000100FF00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N12
cyclonev_lcell_comb \debug|Lab03_DEBUG_alt_jtag_atlantic|adapted_tdo~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\debug|Lab03_DEBUG_alt_jtag_atlantic|td_shift [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|Lab03_DEBUG_alt_jtag_atlantic|adapted_tdo~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|adapted_tdo~feeder .extended_lut = "off";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|adapted_tdo~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|adapted_tdo~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N13
dffeas \debug|Lab03_DEBUG_alt_jtag_atlantic|adapted_tdo (
	.clk(!\altera_internal_jtag~TCKUTAP ),
	.d(\debug|Lab03_DEBUG_alt_jtag_atlantic|adapted_tdo~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|Lab03_DEBUG_alt_jtag_atlantic|adapted_tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|adapted_tdo .is_wysiwyg = "true";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|adapted_tdo .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(!\debug|Lab03_DEBUG_alt_jtag_atlantic|adapted_tdo~q ),
	.datae(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 64'h00300F3F00300F3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 64'hABFFBBFFAAFFAAFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N49
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[21] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~1_combout ),
	.sload(vcc),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[21] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N27
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~53 (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~53_combout  = ( \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr 
// [23] & ( ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [21])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [21])))) # (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) ) ) # ( 
// !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [23] & ( 
// (!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [21])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [21]))))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|Lab03_Lab03_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_ocimem|MonDReg [21]),
	.datad(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_break|break_readreg [21]),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~53 .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~53 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N29
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[22] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[19]~26_combout ),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[19]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[22] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N57
cyclonev_lcell_comb \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[22]~feeder (
// Equation(s):
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[22]~feeder_combout  = ( 
// \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_tck|sr [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[22]~feeder .extended_lut = "off";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N59
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[22] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [22]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[22] .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N44
dffeas \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|resetrequest (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|jdo [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_debug_slave_wrapper|the_Lab03_Lab03_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|resetrequest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|resetrequest .is_wysiwyg = "true";
defparam \lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|resetrequest .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N20
dffeas \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|resetrequest~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N21
cyclonev_lcell_comb \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder (
// Equation(s):
// \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout  = ( \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .extended_lut = "off";
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N23
dffeas \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|resetrequest~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N2
dffeas \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.clrn(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_oci_debug|resetrequest~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N31
dffeas \rst_controller|altera_reset_synchronizer_int_chain[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \rst_controller|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N56
dffeas \rst_controller|altera_reset_synchronizer_int_chain[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rst_controller|altera_reset_synchronizer_int_chain [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \rst_controller|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N52
dffeas \rst_controller|altera_reset_synchronizer_int_chain[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rst_controller|altera_reset_synchronizer_int_chain [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|altera_reset_synchronizer_int_chain [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|altera_reset_synchronizer_int_chain[2] .is_wysiwyg = "true";
defparam \rst_controller|altera_reset_synchronizer_int_chain[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N33
cyclonev_lcell_comb \rst_controller|r_sync_rst_chain~0 (
// Equation(s):
// \rst_controller|r_sync_rst_chain~0_combout  = ( \rst_controller|r_sync_rst_chain [2] & ( \rst_controller|altera_reset_synchronizer_int_chain [2] ) )

	.dataa(gnd),
	.datab(!\rst_controller|altera_reset_synchronizer_int_chain [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rst_controller|r_sync_rst_chain [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_controller|r_sync_rst_chain~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_controller|r_sync_rst_chain~0 .extended_lut = "off";
defparam \rst_controller|r_sync_rst_chain~0 .lut_mask = 64'h0000000033333333;
defparam \rst_controller|r_sync_rst_chain~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N35
dffeas \rst_controller|r_sync_rst_chain[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\rst_controller|r_sync_rst_chain~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|r_sync_rst_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|r_sync_rst_chain[1] .is_wysiwyg = "true";
defparam \rst_controller|r_sync_rst_chain[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N53
dffeas \rst_controller|altera_reset_synchronizer_int_chain[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rst_controller|altera_reset_synchronizer_int_chain [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|altera_reset_synchronizer_int_chain [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|altera_reset_synchronizer_int_chain[3] .is_wysiwyg = "true";
defparam \rst_controller|altera_reset_synchronizer_int_chain[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N39
cyclonev_lcell_comb \rst_controller|altera_reset_synchronizer_int_chain[4]~0 (
// Equation(s):
// \rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout  = ( !\rst_controller|altera_reset_synchronizer_int_chain [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rst_controller|altera_reset_synchronizer_int_chain [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_controller|altera_reset_synchronizer_int_chain[4]~0 .extended_lut = "off";
defparam \rst_controller|altera_reset_synchronizer_int_chain[4]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \rst_controller|altera_reset_synchronizer_int_chain[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N41
dffeas \rst_controller|altera_reset_synchronizer_int_chain[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|altera_reset_synchronizer_int_chain [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|altera_reset_synchronizer_int_chain[4] .is_wysiwyg = "true";
defparam \rst_controller|altera_reset_synchronizer_int_chain[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N36
cyclonev_lcell_comb \rst_controller|WideOr0~0 (
// Equation(s):
// \rst_controller|WideOr0~0_combout  = ( \rst_controller|altera_reset_synchronizer_int_chain [4] ) # ( !\rst_controller|altera_reset_synchronizer_int_chain [4] & ( (!\rst_controller|r_sync_rst_chain [1] & \rst_controller|r_sync_rst~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst_controller|r_sync_rst_chain [1]),
	.datad(!\rst_controller|r_sync_rst~q ),
	.datae(gnd),
	.dataf(!\rst_controller|altera_reset_synchronizer_int_chain [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_controller|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_controller|WideOr0~0 .extended_lut = "off";
defparam \rst_controller|WideOr0~0 .lut_mask = 64'h00F000F0FFFFFFFF;
defparam \rst_controller|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N38
dffeas \rst_controller|r_sync_rst (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\rst_controller|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|r_sync_rst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|r_sync_rst .is_wysiwyg = "true";
defparam \rst_controller|r_sync_rst .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N13
dffeas \debug|Lab03_DEBUG_alt_jtag_atlantic|rst1 (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|rst1 .is_wysiwyg = "true";
defparam \debug|Lab03_DEBUG_alt_jtag_atlantic|rst1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N54
cyclonev_lcell_comb \mm_interconnect_0|lab03_data_master_translator|read_accepted~0 (
// Equation(s):
// \mm_interconnect_0|lab03_data_master_translator|read_accepted~0_combout  = ( \mm_interconnect_0|rsp_mux|WideOr1~combout  & ( ((\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q  & (\lab03|cpu|d_read~q  & !\mm_interconnect_0|cmd_demux|WideOr0~combout ))) # 
// (\mm_interconnect_0|lab03_data_master_translator|read_accepted~q ) ) )

	.dataa(!\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datab(!\lab03|cpu|d_read~q ),
	.datac(!\mm_interconnect_0|cmd_demux|WideOr0~combout ),
	.datad(!\mm_interconnect_0|lab03_data_master_translator|read_accepted~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|lab03_data_master_translator|read_accepted~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|lab03_data_master_translator|read_accepted~0 .extended_lut = "off";
defparam \mm_interconnect_0|lab03_data_master_translator|read_accepted~0 .lut_mask = 64'h0000000010FF10FF;
defparam \mm_interconnect_0|lab03_data_master_translator|read_accepted~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N56
dffeas \mm_interconnect_0|lab03_data_master_translator|read_accepted (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|lab03_data_master_translator|read_accepted~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|lab03_data_master_translator|read_accepted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|lab03_data_master_translator|read_accepted .is_wysiwyg = "true";
defparam \mm_interconnect_0|lab03_data_master_translator|read_accepted .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N12
cyclonev_lcell_comb \debug|av_waitrequest~0 (
// Equation(s):
// \debug|av_waitrequest~0_combout  = ( \lab03|cpu|d_write~q  & ( (\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q  & ((!\mm_interconnect_0|lab03_data_master_translator|write_accepted~DUPLICATE_q ) # 
// ((!\mm_interconnect_0|lab03_data_master_translator|read_accepted~q  & \lab03|cpu|d_read~q )))) ) ) # ( !\lab03|cpu|d_write~q  & ( (!\mm_interconnect_0|lab03_data_master_translator|read_accepted~q  & (\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q  & 
// \lab03|cpu|d_read~q )) ) )

	.dataa(!\mm_interconnect_0|lab03_data_master_translator|read_accepted~q ),
	.datab(!\mm_interconnect_0|lab03_data_master_translator|write_accepted~DUPLICATE_q ),
	.datac(!\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datad(!\lab03|cpu|d_read~q ),
	.datae(gnd),
	.dataf(!\lab03|cpu|d_write~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|av_waitrequest~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|av_waitrequest~0 .extended_lut = "off";
defparam \debug|av_waitrequest~0 .lut_mask = 64'h000A000A0C0E0C0E;
defparam \debug|av_waitrequest~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N48
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|arb|grant[1]~1 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout  = ( \mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  & ( \mm_interconnect_0|router|src_channel[1]~0_combout  & ( (!\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [0]) # 
// (\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [1]) ) ) ) # ( \mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  & ( !\mm_interconnect_0|router|src_channel[1]~0_combout  & ( ((!\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [0] & 
// ((!\debug|av_waitrequest~0_combout ) # (!\mm_interconnect_0|cmd_demux|sink_ready~0_combout )))) # (\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [1]) ) ) )

	.dataa(!\debug|av_waitrequest~0_combout ),
	.datab(!\mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.datac(!\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [0]),
	.datad(!\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [1]),
	.datae(!\mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.dataf(!\mm_interconnect_0|router|src_channel[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|arb|grant[1]~1 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|arb|grant[1]~1 .lut_mask = 64'h0000E0FF0000F0FF;
defparam \mm_interconnect_0|cmd_mux_001|arb|grant[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N43
dffeas \mm_interconnect_0|cmd_mux_001|saved_grant[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm_interconnect_0|cmd_mux_001|update_grant~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|saved_grant[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cmd_mux_001|saved_grant[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N15
cyclonev_lcell_comb \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem~0 (
// Equation(s):
// \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem~0_combout  = ( \lab03|cpu|i_read~q  & ( (\mm_interconnect_0|cmd_mux_001|saved_grant [0] & \mm_interconnect_0|lab03_data_master_translator|uav_read~0_combout ) ) ) # ( !\lab03|cpu|i_read~q  & ( 
// (!\mm_interconnect_0|cmd_mux_001|saved_grant [1] & (\mm_interconnect_0|cmd_mux_001|saved_grant [0] & ((\mm_interconnect_0|lab03_data_master_translator|uav_read~0_combout )))) # (\mm_interconnect_0|cmd_mux_001|saved_grant [1] & 
// ((!\mm_interconnect_0|lab03_instruction_master_translator|read_accepted~q ) # ((\mm_interconnect_0|cmd_mux_001|saved_grant [0] & \mm_interconnect_0|lab03_data_master_translator|uav_read~0_combout )))) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datab(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(!\mm_interconnect_0|lab03_instruction_master_translator|read_accepted~q ),
	.datad(!\mm_interconnect_0|lab03_data_master_translator|uav_read~0_combout ),
	.datae(gnd),
	.dataf(!\lab03|cpu|i_read~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem~0 .extended_lut = "off";
defparam \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem~0 .lut_mask = 64'h5073507300330033;
defparam \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N18
cyclonev_lcell_comb \mm_interconnect_0|lab03_debug_mem_slave_translator|read_latency_shift_reg~0 (
// Equation(s):
// \mm_interconnect_0|lab03_debug_mem_slave_translator|read_latency_shift_reg~0_combout  = ( \debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q  & ( (\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem~0_combout  & 
// (\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|write~0_combout  & \mm_interconnect_0|cmd_mux_001|WideOr1~combout )) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem~0_combout ),
	.datac(!\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|write~0_combout ),
	.datad(!\mm_interconnect_0|cmd_mux_001|WideOr1~combout ),
	.datae(gnd),
	.dataf(!\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|lab03_debug_mem_slave_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|read_latency_shift_reg~0 .lut_mask = 64'h0000000000030003;
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N20
dffeas \mm_interconnect_0|lab03_debug_mem_slave_translator|read_latency_shift_reg[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|lab03_debug_mem_slave_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|lab03_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|lab03_debug_mem_slave_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N27
cyclonev_lcell_comb \mm_interconnect_0|rsp_demux_001|src0_valid~0 (
// Equation(s):
// \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  = ( \mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem[0][53]~q  & ( (\mm_interconnect_0|lab03_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// !\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem[0][71]~q ) ) ) # ( !\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem[0][53]~q  & ( \mm_interconnect_0|lab03_debug_mem_slave_translator|read_latency_shift_reg [0] ) )

	.dataa(!\mm_interconnect_0|lab03_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem[0][71]~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|mem[0][53]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_demux_001|src0_valid~0 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_demux_001|src0_valid~0 .lut_mask = 64'h5555555555005500;
defparam \mm_interconnect_0|rsp_demux_001|src0_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N43
dffeas \mm_interconnect_0|display0_s1_translator|read_latency_shift_reg[0]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|display0_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|display0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|display0_s1_translator|read_latency_shift_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \mm_interconnect_0|display0_s1_translator|read_latency_shift_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N42
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|WideOr1~0 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|WideOr1~0_combout  = ( !\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( !\mm_interconnect_0|display2_s1_translator|read_latency_shift_reg [0] & ( 
// (!\mm_interconnect_0|display1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & !\mm_interconnect_0|display0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) ) ) )

	.dataa(!\mm_interconnect_0|display1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datab(!\mm_interconnect_0|display0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.dataf(!\mm_interconnect_0|display2_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|WideOr1~0 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|WideOr1~0 .lut_mask = 64'h8888000000000000;
defparam \mm_interconnect_0|rsp_mux|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N39
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|WideOr1 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|WideOr1~combout  = ( !\mm_interconnect_0|sw_s1_translator|read_latency_shift_reg [0] & ( !\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & 
// \mm_interconnect_0|rsp_mux|WideOr1~0_combout ) ) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|rsp_mux|WideOr1~0_combout ),
	.datad(gnd),
	.datae(!\mm_interconnect_0|sw_s1_translator|read_latency_shift_reg [0]),
	.dataf(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|WideOr1 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|WideOr1 .lut_mask = 64'h0A0A000000000000;
defparam \mm_interconnect_0|rsp_mux|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N18
cyclonev_lcell_comb \mm_interconnect_0|lab03_data_master_translator|end_begintransfer~0 (
// Equation(s):
// \mm_interconnect_0|lab03_data_master_translator|end_begintransfer~0_combout  = ( \debug|always2~0_combout  & ( (!\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q ) # (\mm_interconnect_0|cmd_demux|WideOr0~combout ) ) ) # ( !\debug|always2~0_combout  & ( 
// (!\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q  & (((\mm_interconnect_0|lab03_data_master_translator|end_begintransfer~q ) # (\mm_interconnect_0|lab03_data_master_translator|uav_read~0_combout )))) # (\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q  & 
// (\mm_interconnect_0|cmd_demux|WideOr0~combout  & ((\mm_interconnect_0|lab03_data_master_translator|end_begintransfer~q ) # (\mm_interconnect_0|lab03_data_master_translator|uav_read~0_combout )))) ) )

	.dataa(!\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datab(!\mm_interconnect_0|cmd_demux|WideOr0~combout ),
	.datac(!\mm_interconnect_0|lab03_data_master_translator|uav_read~0_combout ),
	.datad(!\mm_interconnect_0|lab03_data_master_translator|end_begintransfer~q ),
	.datae(gnd),
	.dataf(!\debug|always2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|lab03_data_master_translator|end_begintransfer~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|lab03_data_master_translator|end_begintransfer~0 .extended_lut = "off";
defparam \mm_interconnect_0|lab03_data_master_translator|end_begintransfer~0 .lut_mask = 64'h0BBB0BBBBBBBBBBB;
defparam \mm_interconnect_0|lab03_data_master_translator|end_begintransfer~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N20
dffeas \mm_interconnect_0|lab03_data_master_translator|end_begintransfer (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|lab03_data_master_translator|end_begintransfer~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|lab03_data_master_translator|end_begintransfer~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|lab03_data_master_translator|end_begintransfer .is_wysiwyg = "true";
defparam \mm_interconnect_0|lab03_data_master_translator|end_begintransfer .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N42
cyclonev_lcell_comb \mm_interconnect_0|lab03_data_master_translator|av_waitrequest~1 (
// Equation(s):
// \mm_interconnect_0|lab03_data_master_translator|av_waitrequest~1_combout  = ( \lab03|cpu|d_read~q  & ( \mm_interconnect_0|lab03_data_master_translator|end_begintransfer~q  & ( !\mm_interconnect_0|rsp_mux|WideOr1~combout  ) ) ) # ( !\lab03|cpu|d_read~q  & 
// ( \mm_interconnect_0|lab03_data_master_translator|end_begintransfer~q  & ( (\lab03|cpu|d_write~q  & ((\mm_interconnect_0|lab03_data_master_translator|write_accepted~DUPLICATE_q ) # (\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q ))) ) ) ) # ( 
// \lab03|cpu|d_read~q  & ( !\mm_interconnect_0|lab03_data_master_translator|end_begintransfer~q  & ( !\mm_interconnect_0|rsp_mux|WideOr1~combout  ) ) ) # ( !\lab03|cpu|d_read~q  & ( !\mm_interconnect_0|lab03_data_master_translator|end_begintransfer~q  & ( 
// (\lab03|cpu|d_write~q  & \mm_interconnect_0|lab03_data_master_translator|write_accepted~DUPLICATE_q ) ) ) )

	.dataa(!\mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datab(!\lab03|cpu|d_write~q ),
	.datac(!\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datad(!\mm_interconnect_0|lab03_data_master_translator|write_accepted~DUPLICATE_q ),
	.datae(!\lab03|cpu|d_read~q ),
	.dataf(!\mm_interconnect_0|lab03_data_master_translator|end_begintransfer~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|lab03_data_master_translator|av_waitrequest~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|lab03_data_master_translator|av_waitrequest~1 .extended_lut = "off";
defparam \mm_interconnect_0|lab03_data_master_translator|av_waitrequest~1 .lut_mask = 64'h0033AAAA0333AAAA;
defparam \mm_interconnect_0|lab03_data_master_translator|av_waitrequest~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N5
dffeas \lab03|cpu|av_ld_waiting_for_data (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|av_ld_waiting_for_data_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|av_ld_waiting_for_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|av_ld_waiting_for_data .is_wysiwyg = "true";
defparam \lab03|cpu|av_ld_waiting_for_data .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N3
cyclonev_lcell_comb \lab03|cpu|av_ld_waiting_for_data_nxt~0 (
// Equation(s):
// \lab03|cpu|av_ld_waiting_for_data_nxt~0_combout  = ( \lab03|cpu|R_ctrl_ld~q  & ( (!\lab03|cpu|av_ld_waiting_for_data~q  & ((\lab03|cpu|E_new_inst~q ))) # (\lab03|cpu|av_ld_waiting_for_data~q  & (!\lab03|cpu|av_ld_aligning_data_nxt~0_combout )) ) ) # ( 
// !\lab03|cpu|R_ctrl_ld~q  & ( (!\lab03|cpu|av_ld_aligning_data_nxt~0_combout  & \lab03|cpu|av_ld_waiting_for_data~q ) ) )

	.dataa(!\lab03|cpu|av_ld_aligning_data_nxt~0_combout ),
	.datab(gnd),
	.datac(!\lab03|cpu|E_new_inst~q ),
	.datad(!\lab03|cpu|av_ld_waiting_for_data~q ),
	.datae(gnd),
	.dataf(!\lab03|cpu|R_ctrl_ld~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|av_ld_waiting_for_data_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|av_ld_waiting_for_data_nxt~0 .extended_lut = "off";
defparam \lab03|cpu|av_ld_waiting_for_data_nxt~0 .lut_mask = 64'h00AA00AA0FAA0FAA;
defparam \lab03|cpu|av_ld_waiting_for_data_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N0
cyclonev_lcell_comb \lab03|cpu|E_shift_rot_cnt[0]~feeder (
// Equation(s):
// \lab03|cpu|E_shift_rot_cnt[0]~feeder_combout  = \lab03|cpu|E_src2 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lab03|cpu|E_src2 [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_shift_rot_cnt[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_cnt[0]~feeder .extended_lut = "off";
defparam \lab03|cpu|E_shift_rot_cnt[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \lab03|cpu|E_shift_rot_cnt[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N3
cyclonev_lcell_comb \lab03|cpu|E_shift_rot_cnt[0]~_wirecell (
// Equation(s):
// \lab03|cpu|E_shift_rot_cnt[0]~_wirecell_combout  = !\lab03|cpu|E_shift_rot_cnt [0]

	.dataa(!\lab03|cpu|E_shift_rot_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_shift_rot_cnt[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_cnt[0]~_wirecell .extended_lut = "off";
defparam \lab03|cpu|E_shift_rot_cnt[0]~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \lab03|cpu|E_shift_rot_cnt[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y8_N1
dffeas \lab03|cpu|E_shift_rot_cnt[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_shift_rot_cnt[0]~feeder_combout ),
	.asdata(\lab03|cpu|E_shift_rot_cnt[0]~_wirecell_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lab03|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_shift_rot_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_cnt[0] .is_wysiwyg = "true";
defparam \lab03|cpu|E_shift_rot_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N30
cyclonev_lcell_comb \lab03|cpu|Add3~3 (
// Equation(s):
// \lab03|cpu|Add3~3_combout  = ( \lab03|cpu|E_shift_rot_cnt [1] & ( \lab03|cpu|E_shift_rot_cnt [0] ) ) # ( !\lab03|cpu|E_shift_rot_cnt [1] & ( !\lab03|cpu|E_shift_rot_cnt [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\lab03|cpu|E_shift_rot_cnt [1]),
	.dataf(!\lab03|cpu|E_shift_rot_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|Add3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Add3~3 .extended_lut = "off";
defparam \lab03|cpu|Add3~3 .lut_mask = 64'hFFFF00000000FFFF;
defparam \lab03|cpu|Add3~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N31
dffeas \lab03|cpu|E_shift_rot_cnt[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|Add3~3_combout ),
	.asdata(\lab03|cpu|E_src2 [1]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_shift_rot_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_cnt[1] .is_wysiwyg = "true";
defparam \lab03|cpu|E_shift_rot_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N51
cyclonev_lcell_comb \lab03|cpu|Add3~2 (
// Equation(s):
// \lab03|cpu|Add3~2_combout  = ( \lab03|cpu|E_shift_rot_cnt [2] & ( \lab03|cpu|E_shift_rot_cnt [1] ) ) # ( \lab03|cpu|E_shift_rot_cnt [2] & ( !\lab03|cpu|E_shift_rot_cnt [1] & ( \lab03|cpu|E_shift_rot_cnt [0] ) ) ) # ( !\lab03|cpu|E_shift_rot_cnt [2] & ( 
// !\lab03|cpu|E_shift_rot_cnt [1] & ( !\lab03|cpu|E_shift_rot_cnt [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lab03|cpu|E_shift_rot_cnt [0]),
	.datad(gnd),
	.datae(!\lab03|cpu|E_shift_rot_cnt [2]),
	.dataf(!\lab03|cpu|E_shift_rot_cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|Add3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Add3~2 .extended_lut = "off";
defparam \lab03|cpu|Add3~2 .lut_mask = 64'hF0F00F0F0000FFFF;
defparam \lab03|cpu|Add3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N53
dffeas \lab03|cpu|E_shift_rot_cnt[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|Add3~2_combout ),
	.asdata(\lab03|cpu|E_src2 [2]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_shift_rot_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_cnt[2] .is_wysiwyg = "true";
defparam \lab03|cpu|E_shift_rot_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N45
cyclonev_lcell_comb \lab03|cpu|Add3~1 (
// Equation(s):
// \lab03|cpu|Add3~1_combout  = ( \lab03|cpu|E_shift_rot_cnt [3] & ( \lab03|cpu|E_shift_rot_cnt [2] ) ) # ( \lab03|cpu|E_shift_rot_cnt [3] & ( !\lab03|cpu|E_shift_rot_cnt [2] & ( (\lab03|cpu|E_shift_rot_cnt [0]) # (\lab03|cpu|E_shift_rot_cnt [1]) ) ) ) # ( 
// !\lab03|cpu|E_shift_rot_cnt [3] & ( !\lab03|cpu|E_shift_rot_cnt [2] & ( (!\lab03|cpu|E_shift_rot_cnt [1] & !\lab03|cpu|E_shift_rot_cnt [0]) ) ) )

	.dataa(!\lab03|cpu|E_shift_rot_cnt [1]),
	.datab(gnd),
	.datac(!\lab03|cpu|E_shift_rot_cnt [0]),
	.datad(gnd),
	.datae(!\lab03|cpu|E_shift_rot_cnt [3]),
	.dataf(!\lab03|cpu|E_shift_rot_cnt [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|Add3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Add3~1 .extended_lut = "off";
defparam \lab03|cpu|Add3~1 .lut_mask = 64'hA0A05F5F0000FFFF;
defparam \lab03|cpu|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N47
dffeas \lab03|cpu|E_shift_rot_cnt[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|Add3~1_combout ),
	.asdata(\lab03|cpu|E_src2 [3]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_shift_rot_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_cnt[3] .is_wysiwyg = "true";
defparam \lab03|cpu|E_shift_rot_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N18
cyclonev_lcell_comb \lab03|cpu|E_stall~1 (
// Equation(s):
// \lab03|cpu|E_stall~1_combout  = ( !\lab03|cpu|E_shift_rot_cnt [0] & ( (!\lab03|cpu|E_shift_rot_cnt [1] & (!\lab03|cpu|E_shift_rot_cnt [2] & !\lab03|cpu|E_shift_rot_cnt [3])) ) )

	.dataa(!\lab03|cpu|E_shift_rot_cnt [1]),
	.datab(gnd),
	.datac(!\lab03|cpu|E_shift_rot_cnt [2]),
	.datad(!\lab03|cpu|E_shift_rot_cnt [3]),
	.datae(gnd),
	.dataf(!\lab03|cpu|E_shift_rot_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_stall~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_stall~1 .extended_lut = "off";
defparam \lab03|cpu|E_stall~1 .lut_mask = 64'hA000A00000000000;
defparam \lab03|cpu|E_stall~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N39
cyclonev_lcell_comb \lab03|cpu|Add3~0 (
// Equation(s):
// \lab03|cpu|Add3~0_combout  = !\lab03|cpu|E_stall~1_combout  $ (!\lab03|cpu|E_shift_rot_cnt [4])

	.dataa(!\lab03|cpu|E_stall~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lab03|cpu|E_shift_rot_cnt [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|Add3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|Add3~0 .extended_lut = "off";
defparam \lab03|cpu|Add3~0 .lut_mask = 64'h55AA55AA55AA55AA;
defparam \lab03|cpu|Add3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N41
dffeas \lab03|cpu|E_shift_rot_cnt[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|Add3~0_combout ),
	.asdata(\lab03|cpu|E_src2 [4]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lab03|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_shift_rot_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_shift_rot_cnt[4] .is_wysiwyg = "true";
defparam \lab03|cpu|E_shift_rot_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N36
cyclonev_lcell_comb \lab03|cpu|E_stall~2 (
// Equation(s):
// \lab03|cpu|E_stall~2_combout  = ( \lab03|cpu|R_ctrl_shift_rot~q  & ( (\lab03|cpu|E_valid_from_R~q  & ((!\lab03|cpu|E_stall~1_combout ) # ((\lab03|cpu|E_new_inst~q ) # (\lab03|cpu|E_shift_rot_cnt [4])))) ) )

	.dataa(!\lab03|cpu|E_stall~1_combout ),
	.datab(!\lab03|cpu|E_shift_rot_cnt [4]),
	.datac(!\lab03|cpu|E_valid_from_R~q ),
	.datad(!\lab03|cpu|E_new_inst~q ),
	.datae(gnd),
	.dataf(!\lab03|cpu|R_ctrl_shift_rot~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_stall~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_stall~2 .extended_lut = "off";
defparam \lab03|cpu|E_stall~2 .lut_mask = 64'h000000000B0F0B0F;
defparam \lab03|cpu|E_stall~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N51
cyclonev_lcell_comb \lab03|cpu|E_stall~0 (
// Equation(s):
// \lab03|cpu|E_stall~0_combout  = ( \lab03|cpu|av_ld_aligning_data_nxt~1_combout  & ( (!\lab03|cpu|av_ld_aligning_data~q  & (!\mm_interconnect_0|rsp_mux|WideOr1~combout  & (\lab03|cpu|d_read~q  & !\lab03|cpu|D_ctrl_mem32~0_combout ))) ) ) # ( 
// !\lab03|cpu|av_ld_aligning_data_nxt~1_combout  & ( (!\lab03|cpu|D_ctrl_mem32~0_combout  & (((!\mm_interconnect_0|rsp_mux|WideOr1~combout  & \lab03|cpu|d_read~q )) # (\lab03|cpu|av_ld_aligning_data~q ))) ) )

	.dataa(!\lab03|cpu|av_ld_aligning_data~q ),
	.datab(!\mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datac(!\lab03|cpu|d_read~q ),
	.datad(!\lab03|cpu|D_ctrl_mem32~0_combout ),
	.datae(gnd),
	.dataf(!\lab03|cpu|av_ld_aligning_data_nxt~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_stall~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_stall~0 .extended_lut = "off";
defparam \lab03|cpu|E_stall~0 .lut_mask = 64'h5D005D0008000800;
defparam \lab03|cpu|E_stall~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N3
cyclonev_lcell_comb \lab03|cpu|E_stall~3 (
// Equation(s):
// \lab03|cpu|E_stall~3_combout  = ( !\lab03|cpu|E_new_inst~q  & ( \lab03|cpu|R_ctrl_ld~q  & ( (!\lab03|cpu|E_stall~2_combout  & ((!\lab03|cpu|E_valid_from_R~q ) # ((!\lab03|cpu|av_ld_waiting_for_data_nxt~0_combout  & !\lab03|cpu|E_stall~0_combout )))) ) ) ) 
// # ( \lab03|cpu|E_new_inst~q  & ( !\lab03|cpu|R_ctrl_ld~q  & ( !\lab03|cpu|E_stall~2_combout  ) ) ) # ( !\lab03|cpu|E_new_inst~q  & ( !\lab03|cpu|R_ctrl_ld~q  & ( !\lab03|cpu|E_stall~2_combout  ) ) )

	.dataa(!\lab03|cpu|E_valid_from_R~q ),
	.datab(!\lab03|cpu|av_ld_waiting_for_data_nxt~0_combout ),
	.datac(!\lab03|cpu|E_stall~2_combout ),
	.datad(!\lab03|cpu|E_stall~0_combout ),
	.datae(!\lab03|cpu|E_new_inst~q ),
	.dataf(!\lab03|cpu|R_ctrl_ld~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_stall~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_stall~3 .extended_lut = "off";
defparam \lab03|cpu|E_stall~3 .lut_mask = 64'hF0F0F0F0E0A00000;
defparam \lab03|cpu|E_stall~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N57
cyclonev_lcell_comb \mm_interconnect_0|cmd_demux|sink_ready~3 (
// Equation(s):
// \mm_interconnect_0|cmd_demux|sink_ready~3_combout  = ( !\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used [1] & ( (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & \debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q ) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(!\debug|Lab03_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_demux|sink_ready~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux|sink_ready~3 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_demux|sink_ready~3 .lut_mask = 64'h1111111100000000;
defparam \mm_interconnect_0|cmd_demux|sink_ready~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N12
cyclonev_lcell_comb \mm_interconnect_0|cmd_demux|WideOr0~1 (
// Equation(s):
// \mm_interconnect_0|cmd_demux|WideOr0~1_combout  = ( !\mm_interconnect_0|cmd_demux|sink_ready~0_combout  & ( ((!\mm_interconnect_0|cmd_demux|sink_ready~2_combout  & (\mm_interconnect_0|cmd_demux|sink_ready~3_combout  & 
// (!\mm_interconnect_0|router|src_channel[1]~0_combout ))) # (\mm_interconnect_0|cmd_demux|sink_ready~2_combout  & ((!\mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]) # ((\mm_interconnect_0|cmd_demux|sink_ready~3_combout  & 
// !\mm_interconnect_0|router|src_channel[1]~0_combout ))))) ) ) # ( \mm_interconnect_0|cmd_demux|sink_ready~0_combout  & ( (!\mm_interconnect_0|cmd_demux|sink_ready~2_combout  & (\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|write~0_combout  & 
// (\mm_interconnect_0|cmd_mux_001|saved_grant [0] & (!\mm_interconnect_0|router|src_channel[1]~0_combout )))) # (\mm_interconnect_0|cmd_demux|sink_ready~2_combout  & ((!\mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]) # 
// ((\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|write~0_combout  & (\mm_interconnect_0|cmd_mux_001|saved_grant [0] & !\mm_interconnect_0|router|src_channel[1]~0_combout ))))) ) )

	.dataa(!\mm_interconnect_0|lab03_debug_mem_slave_agent_rsp_fifo|write~0_combout ),
	.datab(!\mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.datac(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(!\mm_interconnect_0|router|src_channel[1]~0_combout ),
	.datae(!\mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.dataf(!\mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.datag(!\mm_interconnect_0|cmd_demux|sink_ready~3_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux|WideOr0~1 .extended_lut = "on";
defparam \mm_interconnect_0|cmd_demux|WideOr0~1 .lut_mask = 64'h3F3337330F000500;
defparam \mm_interconnect_0|cmd_demux|WideOr0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N30
cyclonev_lcell_comb \mm_interconnect_0|lab03_data_master_translator|av_waitrequest~2 (
// Equation(s):
// \mm_interconnect_0|lab03_data_master_translator|av_waitrequest~2_combout  = ( !\mm_interconnect_0|display2_s1_translator|read_latency_shift_reg~0_combout  & ( !\mm_interconnect_0|display0_s1_translator|read_latency_shift_reg~0_combout  & ( 
// (!\mm_interconnect_0|display1_s1_translator|read_latency_shift_reg~0_combout  & (!\mm_interconnect_0|cmd_demux|WideOr0~1_combout  & (!\mm_interconnect_0|sw_s1_translator|read_latency_shift_reg~0_combout  & 
// \mm_interconnect_0|lab03_data_master_translator|av_waitrequest~0_combout ))) ) ) )

	.dataa(!\mm_interconnect_0|display1_s1_translator|read_latency_shift_reg~0_combout ),
	.datab(!\mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.datac(!\mm_interconnect_0|sw_s1_translator|read_latency_shift_reg~0_combout ),
	.datad(!\mm_interconnect_0|lab03_data_master_translator|av_waitrequest~0_combout ),
	.datae(!\mm_interconnect_0|display2_s1_translator|read_latency_shift_reg~0_combout ),
	.dataf(!\mm_interconnect_0|display0_s1_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|lab03_data_master_translator|av_waitrequest~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|lab03_data_master_translator|av_waitrequest~2 .extended_lut = "off";
defparam \mm_interconnect_0|lab03_data_master_translator|av_waitrequest~2 .lut_mask = 64'h0080000000000000;
defparam \mm_interconnect_0|lab03_data_master_translator|av_waitrequest~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N54
cyclonev_lcell_comb \lab03|cpu|E_valid_from_R~0 (
// Equation(s):
// \lab03|cpu|E_valid_from_R~0_combout  = ( \mm_interconnect_0|lab03_data_master_translator|av_waitrequest~2_combout  & ( \lab03|cpu|d_write_nxt~0_combout  ) ) # ( !\mm_interconnect_0|lab03_data_master_translator|av_waitrequest~2_combout  & ( 
// \lab03|cpu|d_write_nxt~0_combout  ) ) # ( \mm_interconnect_0|lab03_data_master_translator|av_waitrequest~2_combout  & ( !\lab03|cpu|d_write_nxt~0_combout  & ( ((!\lab03|cpu|E_stall~3_combout ) # (\lab03|cpu|R_valid~q )) # (\lab03|cpu|d_write~q ) ) ) ) # ( 
// !\mm_interconnect_0|lab03_data_master_translator|av_waitrequest~2_combout  & ( !\lab03|cpu|d_write_nxt~0_combout  & ( (!\lab03|cpu|E_stall~3_combout ) # (((!\mm_interconnect_0|lab03_data_master_translator|av_waitrequest~1_combout  & \lab03|cpu|d_write~q 
// )) # (\lab03|cpu|R_valid~q )) ) ) )

	.dataa(!\mm_interconnect_0|lab03_data_master_translator|av_waitrequest~1_combout ),
	.datab(!\lab03|cpu|d_write~q ),
	.datac(!\lab03|cpu|E_stall~3_combout ),
	.datad(!\lab03|cpu|R_valid~q ),
	.datae(!\mm_interconnect_0|lab03_data_master_translator|av_waitrequest~2_combout ),
	.dataf(!\lab03|cpu|d_write_nxt~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_valid_from_R~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_valid_from_R~0 .extended_lut = "off";
defparam \lab03|cpu|E_valid_from_R~0 .lut_mask = 64'hF2FFF3FFFFFFFFFF;
defparam \lab03|cpu|E_valid_from_R~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N56
dffeas \lab03|cpu|E_valid_from_R (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_valid_from_R~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|E_valid_from_R~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|E_valid_from_R .is_wysiwyg = "true";
defparam \lab03|cpu|E_valid_from_R .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N24
cyclonev_lcell_comb \lab03|cpu|W_valid~0 (
// Equation(s):
// \lab03|cpu|W_valid~0_combout  = ( \mm_interconnect_0|lab03_data_master_translator|av_waitrequest~2_combout  & ( \mm_interconnect_0|lab03_data_master_translator|av_waitrequest~1_combout  & ( (\lab03|cpu|E_valid_from_R~q  & 
// (!\lab03|cpu|d_write_nxt~0_combout  & (\lab03|cpu|E_stall~3_combout  & !\lab03|cpu|d_write~q ))) ) ) ) # ( !\mm_interconnect_0|lab03_data_master_translator|av_waitrequest~2_combout  & ( 
// \mm_interconnect_0|lab03_data_master_translator|av_waitrequest~1_combout  & ( (\lab03|cpu|E_valid_from_R~q  & (!\lab03|cpu|d_write_nxt~0_combout  & \lab03|cpu|E_stall~3_combout )) ) ) ) # ( 
// \mm_interconnect_0|lab03_data_master_translator|av_waitrequest~2_combout  & ( !\mm_interconnect_0|lab03_data_master_translator|av_waitrequest~1_combout  & ( (\lab03|cpu|E_valid_from_R~q  & (!\lab03|cpu|d_write_nxt~0_combout  & 
// (\lab03|cpu|E_stall~3_combout  & !\lab03|cpu|d_write~q ))) ) ) ) # ( !\mm_interconnect_0|lab03_data_master_translator|av_waitrequest~2_combout  & ( !\mm_interconnect_0|lab03_data_master_translator|av_waitrequest~1_combout  & ( (\lab03|cpu|E_valid_from_R~q 
//  & (!\lab03|cpu|d_write_nxt~0_combout  & (\lab03|cpu|E_stall~3_combout  & !\lab03|cpu|d_write~q ))) ) ) )

	.dataa(!\lab03|cpu|E_valid_from_R~q ),
	.datab(!\lab03|cpu|d_write_nxt~0_combout ),
	.datac(!\lab03|cpu|E_stall~3_combout ),
	.datad(!\lab03|cpu|d_write~q ),
	.datae(!\mm_interconnect_0|lab03_data_master_translator|av_waitrequest~2_combout ),
	.dataf(!\mm_interconnect_0|lab03_data_master_translator|av_waitrequest~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|W_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|W_valid~0 .extended_lut = "off";
defparam \lab03|cpu|W_valid~0 .lut_mask = 64'h0400040004040400;
defparam \lab03|cpu|W_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N26
dffeas \lab03|cpu|W_valid (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|W_valid~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|W_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|W_valid .is_wysiwyg = "true";
defparam \lab03|cpu|W_valid .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N30
cyclonev_lcell_comb \lab03|cpu|D_wr_dst_reg~0 (
// Equation(s):
// \lab03|cpu|D_wr_dst_reg~0_combout  = ( !\lab03|cpu|R_ctrl_br_nxt~2_combout  & ( (!\lab03|cpu|Equal0~11_combout  & !\lab03|cpu|R_src2_use_imm~5_combout ) ) )

	.dataa(!\lab03|cpu|Equal0~11_combout ),
	.datab(gnd),
	.datac(!\lab03|cpu|R_src2_use_imm~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|R_ctrl_br_nxt~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_wr_dst_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_wr_dst_reg~0 .extended_lut = "off";
defparam \lab03|cpu|D_wr_dst_reg~0 .lut_mask = 64'hA0A0A0A000000000;
defparam \lab03|cpu|D_wr_dst_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N18
cyclonev_lcell_comb \lab03|cpu|D_wr_dst_reg (
// Equation(s):
// \lab03|cpu|D_wr_dst_reg~combout  = ( \lab03|cpu|D_dst_regnum[2]~5_combout  & ( \lab03|cpu|D_dst_regnum[3]~7_combout  & ( \lab03|cpu|D_wr_dst_reg~0_combout  ) ) ) # ( !\lab03|cpu|D_dst_regnum[2]~5_combout  & ( \lab03|cpu|D_dst_regnum[3]~7_combout  & ( 
// \lab03|cpu|D_wr_dst_reg~0_combout  ) ) ) # ( \lab03|cpu|D_dst_regnum[2]~5_combout  & ( !\lab03|cpu|D_dst_regnum[3]~7_combout  & ( \lab03|cpu|D_wr_dst_reg~0_combout  ) ) ) # ( !\lab03|cpu|D_dst_regnum[2]~5_combout  & ( !\lab03|cpu|D_dst_regnum[3]~7_combout 
//  & ( (\lab03|cpu|D_wr_dst_reg~0_combout  & (((\lab03|cpu|D_dst_regnum[4]~9_combout ) # (\lab03|cpu|D_dst_regnum[1]~1_combout )) # (\lab03|cpu|D_dst_regnum[0]~3_combout ))) ) ) )

	.dataa(!\lab03|cpu|D_wr_dst_reg~0_combout ),
	.datab(!\lab03|cpu|D_dst_regnum[0]~3_combout ),
	.datac(!\lab03|cpu|D_dst_regnum[1]~1_combout ),
	.datad(!\lab03|cpu|D_dst_regnum[4]~9_combout ),
	.datae(!\lab03|cpu|D_dst_regnum[2]~5_combout ),
	.dataf(!\lab03|cpu|D_dst_regnum[3]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_wr_dst_reg~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_wr_dst_reg .extended_lut = "off";
defparam \lab03|cpu|D_wr_dst_reg .lut_mask = 64'h1555555555555555;
defparam \lab03|cpu|D_wr_dst_reg .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N19
dffeas \lab03|cpu|R_wr_dst_reg (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|D_wr_dst_reg~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|R_wr_dst_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|R_wr_dst_reg .is_wysiwyg = "true";
defparam \lab03|cpu|R_wr_dst_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N12
cyclonev_lcell_comb \lab03|cpu|W_rf_wren (
// Equation(s):
// \lab03|cpu|W_rf_wren~combout  = ( \lab03|cpu|R_wr_dst_reg~q  & ( (\rst_controller|r_sync_rst~q ) # (\lab03|cpu|W_valid~q ) ) ) # ( !\lab03|cpu|R_wr_dst_reg~q  & ( \rst_controller|r_sync_rst~q  ) )

	.dataa(!\lab03|cpu|W_valid~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rst_controller|r_sync_rst~q ),
	.datae(gnd),
	.dataf(!\lab03|cpu|R_wr_dst_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|W_rf_wren~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|W_rf_wren .extended_lut = "off";
defparam \lab03|cpu|W_rf_wren .lut_mask = 64'h00FF00FF55FF55FF;
defparam \lab03|cpu|W_rf_wren .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N49
dffeas \lab03|cpu|d_writedata[1]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|Lab03_Lab03_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|d_writedata[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|d_writedata[1]~DUPLICATE .is_wysiwyg = "true";
defparam \lab03|cpu|d_writedata[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N49
dffeas \debug|ien_AE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|d_writedata[1]~DUPLICATE_q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\debug|ien_AE~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|ien_AE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debug|ien_AE .is_wysiwyg = "true";
defparam \debug|ien_AE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N33
cyclonev_lcell_comb \debug|LessThan0~0 (
// Equation(s):
// \debug|LessThan0~0_combout  = ( \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & ( \debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) ) # ( 
// !\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & ( (\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & 
// ((\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]) # (\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]))) ) )

	.dataa(!\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(!\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(!\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|LessThan0~0 .extended_lut = "off";
defparam \debug|LessThan0~0 .lut_mask = 64'h070707070F0F0F0F;
defparam \debug|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N24
cyclonev_lcell_comb \debug|LessThan0~1 (
// Equation(s):
// \debug|LessThan0~1_combout  = ( !\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & ( (!\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q  & (!\debug|LessThan0~0_combout  
// & !\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4])) ) )

	.dataa(gnd),
	.datab(!\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datac(!\debug|LessThan0~0_combout ),
	.datad(!\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(!\debug|the_Lab03_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|LessThan0~1 .extended_lut = "off";
defparam \debug|LessThan0~1 .lut_mask = 64'hC000C00000000000;
defparam \debug|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N25
dffeas \debug|fifo_AE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\debug|LessThan0~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug|fifo_AE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debug|fifo_AE .is_wysiwyg = "true";
defparam \debug|fifo_AE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N6
cyclonev_lcell_comb \debug|av_readdata[9] (
// Equation(s):
// \debug|av_readdata [9] = ( \debug|fifo_AE~q  & ( \debug|ien_AE~q  ) )

	.dataa(gnd),
	.datab(!\debug|ien_AE~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\debug|fifo_AE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug|av_readdata [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug|av_readdata[9] .extended_lut = "off";
defparam \debug|av_readdata[9] .lut_mask = 64'h0000000033333333;
defparam \debug|av_readdata[9] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y8_N16
dffeas \lab03|cpu|W_ienable_reg[0]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|W_ienable_reg[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|W_ienable_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|W_ienable_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \lab03|cpu|W_ienable_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N42
cyclonev_lcell_comb \lab03|cpu|W_ipending_reg_nxt[0]~0 (
// Equation(s):
// \lab03|cpu|W_ipending_reg_nxt[0]~0_combout  = ( !\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_ienable [0] & ( (\lab03|cpu|W_ienable_reg[0]~DUPLICATE_q  & ((\debug|av_readdata[8]~0_combout ) # (\debug|av_readdata [9]))) 
// ) )

	.dataa(gnd),
	.datab(!\debug|av_readdata [9]),
	.datac(!\debug|av_readdata[8]~0_combout ),
	.datad(!\lab03|cpu|W_ienable_reg[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\lab03|cpu|the_Lab03_Lab03_cpu_nios2_oci|the_Lab03_Lab03_cpu_nios2_avalon_reg|oci_ienable [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|W_ipending_reg_nxt[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|W_ipending_reg_nxt[0]~0 .extended_lut = "off";
defparam \lab03|cpu|W_ipending_reg_nxt[0]~0 .lut_mask = 64'h003F003F00000000;
defparam \lab03|cpu|W_ipending_reg_nxt[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N10
dffeas \lab03|cpu|W_ipending_reg[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lab03|cpu|W_ipending_reg_nxt[0]~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|W_ipending_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|W_ipending_reg[0] .is_wysiwyg = "true";
defparam \lab03|cpu|W_ipending_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N54
cyclonev_lcell_comb \lab03|cpu|intr_req (
// Equation(s):
// \lab03|cpu|intr_req~combout  = ( \lab03|cpu|W_ipending_reg [0] & ( \lab03|cpu|W_status_reg_pie~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\lab03|cpu|W_ipending_reg [0]),
	.dataf(!\lab03|cpu|W_status_reg_pie~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|intr_req~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|intr_req .extended_lut = "off";
defparam \lab03|cpu|intr_req .lut_mask = 64'h000000000000FFFF;
defparam \lab03|cpu|intr_req .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N12
cyclonev_lcell_comb \lab03|cpu|F_iw[0]~11 (
// Equation(s):
// \lab03|cpu|F_iw[0]~11_combout  = ( \mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [0] & ( (!\lab03|cpu|intr_req~combout  & (((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \sram|the_altsyncram|auto_generated|q_a [0])) # 
// (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ))) ) ) # ( !\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [0] & ( (!\lab03|cpu|intr_req~combout  & (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// \sram|the_altsyncram|auto_generated|q_a [0])) ) )

	.dataa(!\lab03|cpu|intr_req~combout ),
	.datab(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datad(!\sram|the_altsyncram|auto_generated|q_a [0]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|lab03_debug_mem_slave_translator|av_readdata_pre [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|F_iw[0]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|F_iw[0]~11 .extended_lut = "off";
defparam \lab03|cpu|F_iw[0]~11 .lut_mask = 64'h000A000A222A222A;
defparam \lab03|cpu|F_iw[0]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N13
dffeas \lab03|cpu|D_iw[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|F_iw[0]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\lab03|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|D_iw [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|D_iw[0] .is_wysiwyg = "true";
defparam \lab03|cpu|D_iw[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N24
cyclonev_lcell_comb \lab03|cpu|D_ctrl_logic~0 (
// Equation(s):
// \lab03|cpu|D_ctrl_logic~0_combout  = ( \lab03|cpu|D_iw [12] & ( (!\lab03|cpu|D_iw [16] & (\lab03|cpu|D_iw [13] & (\lab03|cpu|Equal0~0_combout  & !\lab03|cpu|D_iw [11]))) ) )

	.dataa(!\lab03|cpu|D_iw [16]),
	.datab(!\lab03|cpu|D_iw [13]),
	.datac(!\lab03|cpu|Equal0~0_combout ),
	.datad(!\lab03|cpu|D_iw [11]),
	.datae(gnd),
	.dataf(!\lab03|cpu|D_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_ctrl_logic~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_ctrl_logic~0 .extended_lut = "off";
defparam \lab03|cpu|D_ctrl_logic~0 .lut_mask = 64'h0000000002000200;
defparam \lab03|cpu|D_ctrl_logic~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N6
cyclonev_lcell_comb \lab03|cpu|D_ctrl_logic~1 (
// Equation(s):
// \lab03|cpu|D_ctrl_logic~1_combout  = ( \lab03|cpu|D_ctrl_logic~0_combout  & ( \lab03|cpu|D_iw [2] ) ) # ( !\lab03|cpu|D_ctrl_logic~0_combout  & ( \lab03|cpu|D_iw [2] & ( (!\lab03|cpu|D_iw [0] & (!\lab03|cpu|D_iw [1] & ((\lab03|cpu|D_iw [3]) # 
// (\lab03|cpu|D_iw [4])))) ) ) ) # ( \lab03|cpu|D_ctrl_logic~0_combout  & ( !\lab03|cpu|D_iw [2] ) )

	.dataa(!\lab03|cpu|D_iw [0]),
	.datab(!\lab03|cpu|D_iw [4]),
	.datac(!\lab03|cpu|D_iw [3]),
	.datad(!\lab03|cpu|D_iw [1]),
	.datae(!\lab03|cpu|D_ctrl_logic~0_combout ),
	.dataf(!\lab03|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|D_ctrl_logic~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|D_ctrl_logic~1 .extended_lut = "off";
defparam \lab03|cpu|D_ctrl_logic~1 .lut_mask = 64'h0000FFFF2A00FFFF;
defparam \lab03|cpu|D_ctrl_logic~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N7
dffeas \lab03|cpu|R_ctrl_logic (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|D_ctrl_logic~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|R_ctrl_logic~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|R_ctrl_logic .is_wysiwyg = "true";
defparam \lab03|cpu|R_ctrl_logic .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N42
cyclonev_lcell_comb \lab03|cpu|E_alu_result[3]~2 (
// Equation(s):
// \lab03|cpu|E_alu_result[3]~2_combout  = ( \lab03|cpu|E_shift_rot_result [3] & ( \lab03|cpu|Add2~5_sumout  & ( (!\lab03|cpu|R_ctrl_logic~q ) # ((\lab03|cpu|E_logic_result[3]~1_combout ) # (\lab03|cpu|R_ctrl_shift_rot~q )) ) ) ) # ( 
// !\lab03|cpu|E_shift_rot_result [3] & ( \lab03|cpu|Add2~5_sumout  & ( (!\lab03|cpu|R_ctrl_shift_rot~q  & ((!\lab03|cpu|R_ctrl_logic~q ) # (\lab03|cpu|E_logic_result[3]~1_combout ))) ) ) ) # ( \lab03|cpu|E_shift_rot_result [3] & ( !\lab03|cpu|Add2~5_sumout  
// & ( ((\lab03|cpu|R_ctrl_logic~q  & \lab03|cpu|E_logic_result[3]~1_combout )) # (\lab03|cpu|R_ctrl_shift_rot~q ) ) ) ) # ( !\lab03|cpu|E_shift_rot_result [3] & ( !\lab03|cpu|Add2~5_sumout  & ( (\lab03|cpu|R_ctrl_logic~q  & (!\lab03|cpu|R_ctrl_shift_rot~q  
// & \lab03|cpu|E_logic_result[3]~1_combout )) ) ) )

	.dataa(!\lab03|cpu|R_ctrl_logic~q ),
	.datab(!\lab03|cpu|R_ctrl_shift_rot~q ),
	.datac(gnd),
	.datad(!\lab03|cpu|E_logic_result[3]~1_combout ),
	.datae(!\lab03|cpu|E_shift_rot_result [3]),
	.dataf(!\lab03|cpu|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lab03|cpu|E_alu_result[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lab03|cpu|E_alu_result[3]~2 .extended_lut = "off";
defparam \lab03|cpu|E_alu_result[3]~2 .lut_mask = 64'h0044337788CCBBFF;
defparam \lab03|cpu|E_alu_result[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y7_N43
dffeas \lab03|cpu|W_alu_result[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\lab03|cpu|E_alu_result[3]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\lab03|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lab03|cpu|W_alu_result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lab03|cpu|W_alu_result[3] .is_wysiwyg = "true";
defparam \lab03|cpu|W_alu_result[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N9
cyclonev_lcell_comb \mm_interconnect_0|router|Equal6~0 (
// Equation(s):
// \mm_interconnect_0|router|Equal6~0_combout  = ( \lab03|cpu|W_alu_result [4] & ( !\lab03|cpu|W_alu_result [3] ) )

	.dataa(!\lab03|cpu|W_alu_result [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lab03|cpu|W_alu_result [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|router|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|router|Equal6~0 .extended_lut = "off";
defparam \mm_interconnect_0|router|Equal6~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \mm_interconnect_0|router|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N12
cyclonev_lcell_comb \display0|data_out~0 (
// Equation(s):
// \display0|data_out~0_combout  = ( \lab03|cpu|d_writedata [0] & ( (\mm_interconnect_0|router|Equal6~0_combout  & \lab03|cpu|W_alu_result [2]) ) ) # ( !\lab03|cpu|d_writedata [0] & ( (!\mm_interconnect_0|router|Equal6~0_combout ) # (\display0|data_out [0]) 
// ) )

	.dataa(!\mm_interconnect_0|router|Equal6~0_combout ),
	.datab(!\lab03|cpu|W_alu_result [2]),
	.datac(gnd),
	.datad(!\display0|data_out [0]),
	.datae(gnd),
	.dataf(!\lab03|cpu|d_writedata [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display0|data_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display0|data_out~0 .extended_lut = "off";
defparam \display0|data_out~0 .lut_mask = 64'hAAFFAAFF11111111;
defparam \display0|data_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N13
dffeas \display0|data_out[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\display0|data_out~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display0|data_out[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display0|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \display0|data_out[0] .is_wysiwyg = "true";
defparam \display0|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y4_N49
dffeas \display0|data_out[5]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\display0|data_out~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display0|data_out[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display0|data_out[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \display0|data_out[5]~DUPLICATE .is_wysiwyg = "true";
defparam \display0|data_out[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y4_N16
dffeas \display1|data_out[0]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\display1|data_out~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display1|data_out[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display1|data_out[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \display1|data_out[0]~DUPLICATE .is_wysiwyg = "true";
defparam \display1|data_out[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y4_N19
dffeas \display1|data_out[2]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\display1|data_out~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display1|data_out[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display1|data_out[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \display1|data_out[2]~DUPLICATE .is_wysiwyg = "true";
defparam \display1|data_out[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N22
dffeas \display1|data_out[3]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\display1|data_out~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display1|data_out[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display1|data_out[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \display1|data_out[3]~DUPLICATE .is_wysiwyg = "true";
defparam \display1|data_out[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y4_N7
dffeas \display2|data_out[5]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\display2|data_out~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display2|data_out[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display2|data_out[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \display2|data_out[5]~DUPLICATE .is_wysiwyg = "true";
defparam \display2|data_out[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y4_N49
dffeas \display2|data_out[6]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\display2|data_out~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display2|data_out[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display2|data_out[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \display2|data_out[6]~DUPLICATE .is_wysiwyg = "true";
defparam \display2|data_out[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y34_N0
cyclonev_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|~GND .extended_lut = "off";
defparam \auto_hub|~GND .lut_mask = 64'h0000000000000000;
defparam \auto_hub|~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 64'hFFFF0000FFFF0000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

endmodule
