--- verilog_synth
+++ uhdm_synth
@@ -1,6 +1,6 @@
 /* Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
-(* top =  1  *)
 (* src = "dut.sv:2.1-32.10" *)
+(* top =  1  *)
 module simple_function(clk, rst, a, b, c, q);
 (* src = "dut.sv:3.18-3.21" *)
 input clk;
@@ -21,29 +21,19 @@
 output q;
 wire q;
 wire _0_;
-(* src = "dut.sv:12.31-12.31" *)
-wire [0:0] \and_or_tree$func$dut.sv:22$1.$result ;
-(* nosync = 32'd1 *)
-(* src = "dut.sv:13.21-13.22" *)
-wire \and_or_tree$func$dut.sv:22$2.x ;
-(* nosync = 32'd1 *)
-(* src = "dut.sv:13.24-13.25" *)
-wire \and_or_tree$func$dut.sv:22$2.y ;
-(* nosync = 32'd1 *)
-(* src = "dut.sv:13.27-13.28" *)
-wire \and_or_tree$func$dut.sv:22$2.z ;
+wire \and_or_tree$func$dut.sv:22$1.$result ;
 (* src = "dut.sv:21.11-21.12" *)
 wire d;
-\$_AND_  _1_ (
-.A(b),
-.B(a),
-.Y(_0_)
-);
-\$_OR_  _2_ (
+\$_OR_  _1_ (
 .A(_0_),
 .B(c),
 .Y(\and_or_tree$func$dut.sv:22$1.$result )
 );
+\$_AND_  _2_ (
+.A(b),
+.B(a),
+.Y(_0_)
+);
 (* \always_ff  = 32'd1 *)
 (* src = "dut.sv:25.5-30.8" *)
 \$_SDFF_PP0_  q_reg /* _3_ */ (
@@ -52,8 +42,5 @@
 .Q(q),
 .R(rst)
 );
-assign \and_or_tree$func$dut.sv:22$2.z  = 1'hx;
-assign \and_or_tree$func$dut.sv:22$2.y  = 1'hx;
-assign \and_or_tree$func$dut.sv:22$2.x  = 1'hx;
 assign d = \and_or_tree$func$dut.sv:22$1.$result ;
 endmodule
