Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bb1d9b6b857a46b28863b191d55162ea --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MiniMIPS32_SYS_tb_behav xil_defaultlib.MiniMIPS32_SYS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'exe_sext_o' [C:/Users/57458/Desktop/jizu/minimip32-lite/CPU/MiniMIPS32.srcs/sources_1/new/MiniMIPS32.v:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'exe_sext' [C:/Users/57458/Desktop/jizu/minimip32-lite/CPU/MiniMIPS32.srcs/sources_1/new/MiniMIPS32.v:177]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_sext_i' [C:/Users/57458/Desktop/jizu/minimip32-lite/CPU/MiniMIPS32.srcs/sources_1/new/MiniMIPS32.v:189]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'dre' [C:/Users/57458/Desktop/jizu/minimip32-lite/CPU/MiniMIPS32.srcs/sources_1/new/MiniMIPS32.v:192]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
