-- ----------------------------------------------------------------------
--  HLS HDL:        VHDL Netlister
--  HLS Version:    10.5c/896140 Production Release
--  HLS Date:       Sun Sep  6 22:45:38 PDT 2020
-- 
--  Generated by:   ls5382@newnano.poly.edu
--  Generated date: Thu Sep 16 12:39:08 2021
-- ----------------------------------------------------------------------

-- 
-- ------------------------------------------------------------------
--  Design Unit:    ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_17_10_32_1024_1024_32_1_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_17_10_32_1024_1024_32_1_gen IS
  PORT(
    qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    web : OUT STD_LOGIC;
    db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    adrb : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
    qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    wea : OUT STD_LOGIC;
    da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    adra : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
    adra_d : IN STD_LOGIC_VECTOR (19 DOWNTO 0);
    da_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    qa_d : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    wea_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    rwA_rw_ram_ir_internal_RMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    rwA_rw_ram_ir_internal_WMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0)
  );
END ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_17_10_32_1024_1024_32_1_gen;

ARCHITECTURE v12 OF ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_17_10_32_1024_1024_32_1_gen
    IS
  -- Default Constants

BEGIN
  qa_d(63 DOWNTO 32) <= qb;
  web <= (rwA_rw_ram_ir_internal_WMASK_B_d(1));
  db <= (da_d(63 DOWNTO 32));
  adrb <= (adra_d(19 DOWNTO 10));
  qa_d(31 DOWNTO 0) <= qa;
  wea <= (rwA_rw_ram_ir_internal_WMASK_B_d(0));
  da <= (da_d(31 DOWNTO 0));
  adra <= (adra_d(9 DOWNTO 0));
END v12;

-- ------------------------------------------------------------------
--  Design Unit:    ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_16_10_32_1024_1024_32_1_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_16_10_32_1024_1024_32_1_gen IS
  PORT(
    qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    web : OUT STD_LOGIC;
    db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    adrb : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
    qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    wea : OUT STD_LOGIC;
    da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    adra : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
    adra_d : IN STD_LOGIC_VECTOR (19 DOWNTO 0);
    da_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    qa_d : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    wea_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    rwA_rw_ram_ir_internal_RMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    rwA_rw_ram_ir_internal_WMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0)
  );
END ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_16_10_32_1024_1024_32_1_gen;

ARCHITECTURE v12 OF ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_16_10_32_1024_1024_32_1_gen
    IS
  -- Default Constants

BEGIN
  qa_d(63 DOWNTO 32) <= qb;
  web <= (rwA_rw_ram_ir_internal_WMASK_B_d(1));
  db <= (da_d(63 DOWNTO 32));
  adrb <= (adra_d(19 DOWNTO 10));
  qa_d(31 DOWNTO 0) <= qa;
  wea <= (rwA_rw_ram_ir_internal_WMASK_B_d(0));
  da <= (da_d(31 DOWNTO 0));
  adra <= (adra_d(9 DOWNTO 0));
END v12;

-- ------------------------------------------------------------------
--  Design Unit:    ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_15_10_32_1024_1024_32_1_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_15_10_32_1024_1024_32_1_gen IS
  PORT(
    qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    web : OUT STD_LOGIC;
    db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    adrb : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
    qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    wea : OUT STD_LOGIC;
    da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    adra : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
    adra_d : IN STD_LOGIC_VECTOR (19 DOWNTO 0);
    da_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    qa_d : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    wea_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    rwA_rw_ram_ir_internal_RMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    rwA_rw_ram_ir_internal_WMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0)
  );
END ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_15_10_32_1024_1024_32_1_gen;

ARCHITECTURE v12 OF ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_15_10_32_1024_1024_32_1_gen
    IS
  -- Default Constants

BEGIN
  qa_d(63 DOWNTO 32) <= qb;
  web <= (rwA_rw_ram_ir_internal_WMASK_B_d(1));
  db <= (da_d(63 DOWNTO 32));
  adrb <= (adra_d(19 DOWNTO 10));
  qa_d(31 DOWNTO 0) <= qa;
  wea <= (rwA_rw_ram_ir_internal_WMASK_B_d(0));
  da <= (da_d(31 DOWNTO 0));
  adra <= (adra_d(9 DOWNTO 0));
END v12;

-- ------------------------------------------------------------------
--  Design Unit:    ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_14_10_32_1024_1024_32_1_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_14_10_32_1024_1024_32_1_gen IS
  PORT(
    qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    web : OUT STD_LOGIC;
    db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    adrb : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
    qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    wea : OUT STD_LOGIC;
    da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    adra : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
    adra_d : IN STD_LOGIC_VECTOR (19 DOWNTO 0);
    da_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    qa_d : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    wea_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    rwA_rw_ram_ir_internal_RMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    rwA_rw_ram_ir_internal_WMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0)
  );
END ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_14_10_32_1024_1024_32_1_gen;

ARCHITECTURE v12 OF ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_14_10_32_1024_1024_32_1_gen
    IS
  -- Default Constants

BEGIN
  qa_d(63 DOWNTO 32) <= qb;
  web <= (rwA_rw_ram_ir_internal_WMASK_B_d(1));
  db <= (da_d(63 DOWNTO 32));
  adrb <= (adra_d(19 DOWNTO 10));
  qa_d(31 DOWNTO 0) <= qa;
  wea <= (rwA_rw_ram_ir_internal_WMASK_B_d(0));
  da <= (da_d(31 DOWNTO 0));
  adra <= (adra_d(9 DOWNTO 0));
END v12;

-- ------------------------------------------------------------------
--  Design Unit:    ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_13_10_32_1024_1024_32_1_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_13_10_32_1024_1024_32_1_gen IS
  PORT(
    qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    web : OUT STD_LOGIC;
    db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    adrb : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
    qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    wea : OUT STD_LOGIC;
    da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    adra : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
    adra_d : IN STD_LOGIC_VECTOR (19 DOWNTO 0);
    da_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    qa_d : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    wea_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    rwA_rw_ram_ir_internal_RMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    rwA_rw_ram_ir_internal_WMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0)
  );
END ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_13_10_32_1024_1024_32_1_gen;

ARCHITECTURE v12 OF ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_13_10_32_1024_1024_32_1_gen
    IS
  -- Default Constants

BEGIN
  qa_d(63 DOWNTO 32) <= qb;
  web <= (rwA_rw_ram_ir_internal_WMASK_B_d(1));
  db <= (da_d(63 DOWNTO 32));
  adrb <= (adra_d(19 DOWNTO 10));
  qa_d(31 DOWNTO 0) <= qa;
  wea <= (rwA_rw_ram_ir_internal_WMASK_B_d(0));
  da <= (da_d(31 DOWNTO 0));
  adra <= (adra_d(9 DOWNTO 0));
END v12;

-- ------------------------------------------------------------------
--  Design Unit:    ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_12_10_32_1024_1024_32_1_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_12_10_32_1024_1024_32_1_gen IS
  PORT(
    qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    web : OUT STD_LOGIC;
    db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    adrb : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
    qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    wea : OUT STD_LOGIC;
    da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    adra : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
    adra_d : IN STD_LOGIC_VECTOR (19 DOWNTO 0);
    da_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    qa_d : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    wea_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    rwA_rw_ram_ir_internal_RMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    rwA_rw_ram_ir_internal_WMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0)
  );
END ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_12_10_32_1024_1024_32_1_gen;

ARCHITECTURE v12 OF ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_12_10_32_1024_1024_32_1_gen
    IS
  -- Default Constants

BEGIN
  qa_d(63 DOWNTO 32) <= qb;
  web <= (rwA_rw_ram_ir_internal_WMASK_B_d(1));
  db <= (da_d(63 DOWNTO 32));
  adrb <= (adra_d(19 DOWNTO 10));
  qa_d(31 DOWNTO 0) <= qa;
  wea <= (rwA_rw_ram_ir_internal_WMASK_B_d(0));
  da <= (da_d(31 DOWNTO 0));
  adra <= (adra_d(9 DOWNTO 0));
END v12;

-- ------------------------------------------------------------------
--  Design Unit:    ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_11_10_32_1024_1024_32_1_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_11_10_32_1024_1024_32_1_gen IS
  PORT(
    qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    web : OUT STD_LOGIC;
    db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    adrb : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
    qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    wea : OUT STD_LOGIC;
    da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    adra : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
    adra_d : IN STD_LOGIC_VECTOR (19 DOWNTO 0);
    da_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    qa_d : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    wea_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    rwA_rw_ram_ir_internal_RMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    rwA_rw_ram_ir_internal_WMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0)
  );
END ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_11_10_32_1024_1024_32_1_gen;

ARCHITECTURE v12 OF ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_11_10_32_1024_1024_32_1_gen
    IS
  -- Default Constants

BEGIN
  qa_d(63 DOWNTO 32) <= qb;
  web <= (rwA_rw_ram_ir_internal_WMASK_B_d(1));
  db <= (da_d(63 DOWNTO 32));
  adrb <= (adra_d(19 DOWNTO 10));
  qa_d(31 DOWNTO 0) <= qa;
  wea <= (rwA_rw_ram_ir_internal_WMASK_B_d(0));
  da <= (da_d(31 DOWNTO 0));
  adra <= (adra_d(9 DOWNTO 0));
END v12;

-- ------------------------------------------------------------------
--  Design Unit:    ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_10_10_32_1024_1024_32_1_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_10_10_32_1024_1024_32_1_gen IS
  PORT(
    qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    web : OUT STD_LOGIC;
    db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    adrb : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
    qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    wea : OUT STD_LOGIC;
    da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    adra : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
    adra_d : IN STD_LOGIC_VECTOR (19 DOWNTO 0);
    da_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    qa_d : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    wea_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    rwA_rw_ram_ir_internal_RMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    rwA_rw_ram_ir_internal_WMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0)
  );
END ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_10_10_32_1024_1024_32_1_gen;

ARCHITECTURE v12 OF ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_10_10_32_1024_1024_32_1_gen
    IS
  -- Default Constants

BEGIN
  qa_d(63 DOWNTO 32) <= qb;
  web <= (rwA_rw_ram_ir_internal_WMASK_B_d(1));
  db <= (da_d(63 DOWNTO 32));
  adrb <= (adra_d(19 DOWNTO 10));
  qa_d(31 DOWNTO 0) <= qa;
  wea <= (rwA_rw_ram_ir_internal_WMASK_B_d(0));
  da <= (da_d(31 DOWNTO 0));
  adra <= (adra_d(9 DOWNTO 0));
END v12;

-- ------------------------------------------------------------------
--  Design Unit:    ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_9_10_32_1024_1024_32_1_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_9_10_32_1024_1024_32_1_gen IS
  PORT(
    qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    web : OUT STD_LOGIC;
    db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    adrb : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
    qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    wea : OUT STD_LOGIC;
    da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    adra : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
    adra_d : IN STD_LOGIC_VECTOR (19 DOWNTO 0);
    da_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    qa_d : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    wea_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    rwA_rw_ram_ir_internal_RMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    rwA_rw_ram_ir_internal_WMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0)
  );
END ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_9_10_32_1024_1024_32_1_gen;

ARCHITECTURE v12 OF ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_9_10_32_1024_1024_32_1_gen
    IS
  -- Default Constants

BEGIN
  qa_d(63 DOWNTO 32) <= qb;
  web <= (rwA_rw_ram_ir_internal_WMASK_B_d(1));
  db <= (da_d(63 DOWNTO 32));
  adrb <= (adra_d(19 DOWNTO 10));
  qa_d(31 DOWNTO 0) <= qa;
  wea <= (rwA_rw_ram_ir_internal_WMASK_B_d(0));
  da <= (da_d(31 DOWNTO 0));
  adra <= (adra_d(9 DOWNTO 0));
END v12;

-- ------------------------------------------------------------------
--  Design Unit:    ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_8_10_32_1024_1024_32_1_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_8_10_32_1024_1024_32_1_gen IS
  PORT(
    qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    web : OUT STD_LOGIC;
    db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    adrb : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
    qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    wea : OUT STD_LOGIC;
    da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    adra : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
    adra_d : IN STD_LOGIC_VECTOR (19 DOWNTO 0);
    da_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    qa_d : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    wea_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    rwA_rw_ram_ir_internal_RMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    rwA_rw_ram_ir_internal_WMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0)
  );
END ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_8_10_32_1024_1024_32_1_gen;

ARCHITECTURE v12 OF ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_8_10_32_1024_1024_32_1_gen
    IS
  -- Default Constants

BEGIN
  qa_d(63 DOWNTO 32) <= qb;
  web <= (rwA_rw_ram_ir_internal_WMASK_B_d(1));
  db <= (da_d(63 DOWNTO 32));
  adrb <= (adra_d(19 DOWNTO 10));
  qa_d(31 DOWNTO 0) <= qa;
  wea <= (rwA_rw_ram_ir_internal_WMASK_B_d(0));
  da <= (da_d(31 DOWNTO 0));
  adra <= (adra_d(9 DOWNTO 0));
END v12;

-- ------------------------------------------------------------------
--  Design Unit:    ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_7_10_32_1024_1024_32_1_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_7_10_32_1024_1024_32_1_gen IS
  PORT(
    qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    web : OUT STD_LOGIC;
    db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    adrb : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
    qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    wea : OUT STD_LOGIC;
    da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    adra : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
    adra_d : IN STD_LOGIC_VECTOR (19 DOWNTO 0);
    da_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    qa_d : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    wea_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    rwA_rw_ram_ir_internal_RMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    rwA_rw_ram_ir_internal_WMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0)
  );
END ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_7_10_32_1024_1024_32_1_gen;

ARCHITECTURE v12 OF ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_7_10_32_1024_1024_32_1_gen
    IS
  -- Default Constants

BEGIN
  qa_d(63 DOWNTO 32) <= qb;
  web <= (rwA_rw_ram_ir_internal_WMASK_B_d(1));
  db <= (da_d(63 DOWNTO 32));
  adrb <= (adra_d(19 DOWNTO 10));
  qa_d(31 DOWNTO 0) <= qa;
  wea <= (rwA_rw_ram_ir_internal_WMASK_B_d(0));
  da <= (da_d(31 DOWNTO 0));
  adra <= (adra_d(9 DOWNTO 0));
END v12;

-- ------------------------------------------------------------------
--  Design Unit:    ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_5_10_32_1024_1024_32_1_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_5_10_32_1024_1024_32_1_gen IS
  PORT(
    qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    web : OUT STD_LOGIC;
    db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    adrb : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
    qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    wea : OUT STD_LOGIC;
    da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    adra : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
    adra_d : IN STD_LOGIC_VECTOR (19 DOWNTO 0);
    da_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    qa_d : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    wea_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    rwA_rw_ram_ir_internal_RMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    rwA_rw_ram_ir_internal_WMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0)
  );
END ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_5_10_32_1024_1024_32_1_gen;

ARCHITECTURE v12 OF ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_5_10_32_1024_1024_32_1_gen
    IS
  -- Default Constants

BEGIN
  qa_d(63 DOWNTO 32) <= qb;
  web <= (rwA_rw_ram_ir_internal_WMASK_B_d(1));
  db <= (da_d(63 DOWNTO 32));
  adrb <= (adra_d(19 DOWNTO 10));
  qa_d(31 DOWNTO 0) <= qa;
  wea <= (rwA_rw_ram_ir_internal_WMASK_B_d(0));
  da <= (da_d(31 DOWNTO 0));
  adra <= (adra_d(9 DOWNTO 0));
END v12;

-- ------------------------------------------------------------------
--  Design Unit:    ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_4_10_32_1024_1024_32_1_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_4_10_32_1024_1024_32_1_gen IS
  PORT(
    qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    web : OUT STD_LOGIC;
    db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    adrb : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
    qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    wea : OUT STD_LOGIC;
    da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    adra : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
    adra_d : IN STD_LOGIC_VECTOR (19 DOWNTO 0);
    da_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    qa_d : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    wea_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    rwA_rw_ram_ir_internal_RMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    rwA_rw_ram_ir_internal_WMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0)
  );
END ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_4_10_32_1024_1024_32_1_gen;

ARCHITECTURE v12 OF ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_4_10_32_1024_1024_32_1_gen
    IS
  -- Default Constants

BEGIN
  qa_d(63 DOWNTO 32) <= qb;
  web <= (rwA_rw_ram_ir_internal_WMASK_B_d(1));
  db <= (da_d(63 DOWNTO 32));
  adrb <= (adra_d(19 DOWNTO 10));
  qa_d(31 DOWNTO 0) <= qa;
  wea <= (rwA_rw_ram_ir_internal_WMASK_B_d(0));
  da <= (da_d(31 DOWNTO 0));
  adra <= (adra_d(9 DOWNTO 0));
END v12;

-- ------------------------------------------------------------------
--  Design Unit:    ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_1_10_32_1024_1024_32_1_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_1_10_32_1024_1024_32_1_gen IS
  PORT(
    qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    web : OUT STD_LOGIC;
    db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    adrb : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
    qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    wea : OUT STD_LOGIC;
    da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    adra : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
    adra_d : IN STD_LOGIC_VECTOR (19 DOWNTO 0);
    da_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    qa_d : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    wea_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    rwA_rw_ram_ir_internal_RMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    rwA_rw_ram_ir_internal_WMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0)
  );
END ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_1_10_32_1024_1024_32_1_gen;

ARCHITECTURE v12 OF ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_1_10_32_1024_1024_32_1_gen
    IS
  -- Default Constants

BEGIN
  qa_d(63 DOWNTO 32) <= qb;
  web <= (rwA_rw_ram_ir_internal_WMASK_B_d(1));
  db <= (da_d(63 DOWNTO 32));
  adrb <= (adra_d(19 DOWNTO 10));
  qa_d(31 DOWNTO 0) <= qa;
  wea <= (rwA_rw_ram_ir_internal_WMASK_B_d(0));
  da <= (da_d(31 DOWNTO 0));
  adra <= (adra_d(9 DOWNTO 0));
END v12;

-- ------------------------------------------------------------------
--  Design Unit:    ntt_flat_core_core_fsm
--  FSM Module
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY ntt_flat_core_core_fsm IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    fsm_output : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    for_C_0_tr0 : IN STD_LOGIC;
    INNER_LOOP_C_2_tr0 : IN STD_LOGIC;
    STAGE_LOOP_C_1_tr0 : IN STD_LOGIC
  );
END ntt_flat_core_core_fsm;

ARCHITECTURE v12 OF ntt_flat_core_core_fsm IS
  -- Default Constants

  -- FSM State Type Declaration for ntt_flat_core_core_fsm_1
  TYPE ntt_flat_core_core_fsm_1_ST IS (main_C_0, for_C_0, STAGE_LOOP_C_0, INNER_LOOP_C_0,
      INNER_LOOP_C_1, INNER_LOOP_C_2, STAGE_LOOP_C_1, main_C_1);

  SIGNAL state_var : ntt_flat_core_core_fsm_1_ST;
  SIGNAL state_var_NS : ntt_flat_core_core_fsm_1_ST;

BEGIN
  ntt_flat_core_core_fsm_1 : PROCESS (for_C_0_tr0, INNER_LOOP_C_2_tr0, STAGE_LOOP_C_1_tr0,
      state_var)
  BEGIN
    CASE state_var IS
      WHEN for_C_0 =>
        fsm_output <= STD_LOGIC_VECTOR'( "00000010");
        IF ( for_C_0_tr0 = '1' ) THEN
          state_var_NS <= STAGE_LOOP_C_0;
        ELSE
          state_var_NS <= for_C_0;
        END IF;
      WHEN STAGE_LOOP_C_0 =>
        fsm_output <= STD_LOGIC_VECTOR'( "00000100");
        state_var_NS <= INNER_LOOP_C_0;
      WHEN INNER_LOOP_C_0 =>
        fsm_output <= STD_LOGIC_VECTOR'( "00001000");
        state_var_NS <= INNER_LOOP_C_1;
      WHEN INNER_LOOP_C_1 =>
        fsm_output <= STD_LOGIC_VECTOR'( "00010000");
        state_var_NS <= INNER_LOOP_C_2;
      WHEN INNER_LOOP_C_2 =>
        fsm_output <= STD_LOGIC_VECTOR'( "00100000");
        IF ( INNER_LOOP_C_2_tr0 = '1' ) THEN
          state_var_NS <= STAGE_LOOP_C_1;
        ELSE
          state_var_NS <= INNER_LOOP_C_0;
        END IF;
      WHEN STAGE_LOOP_C_1 =>
        fsm_output <= STD_LOGIC_VECTOR'( "01000000");
        IF ( STAGE_LOOP_C_1_tr0 = '1' ) THEN
          state_var_NS <= main_C_1;
        ELSE
          state_var_NS <= STAGE_LOOP_C_0;
        END IF;
      WHEN main_C_1 =>
        fsm_output <= STD_LOGIC_VECTOR'( "10000000");
        state_var_NS <= main_C_0;
      -- main_C_0
      WHEN OTHERS =>
        fsm_output <= STD_LOGIC_VECTOR'( "00000001");
        state_var_NS <= for_C_0;
    END CASE;
  END PROCESS ntt_flat_core_core_fsm_1;

  ntt_flat_core_core_fsm_1_REG : PROCESS (clk)
  BEGIN
    IF clk'event AND ( clk = '1' ) THEN
      IF ( rst = '1' ) THEN
        state_var <= main_C_0;
      ELSE
        state_var <= state_var_NS;
      END IF;
    END IF;
  END PROCESS ntt_flat_core_core_fsm_1_REG;

END v12;

-- ------------------------------------------------------------------
--  Design Unit:    ntt_flat_core_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY ntt_flat_core_wait_dp IS
  PORT(
    clk : IN STD_LOGIC;
    mult_t_mul_cmp_z : IN STD_LOGIC_VECTOR (51 DOWNTO 0);
    mult_t_mul_cmp_z_oreg : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
  );
END ntt_flat_core_wait_dp;

ARCHITECTURE v12 OF ntt_flat_core_wait_dp IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL mult_t_mul_cmp_z_oreg_pconst_51_20 : STD_LOGIC_VECTOR (31 DOWNTO 0);

BEGIN
  mult_t_mul_cmp_z_oreg <= mult_t_mul_cmp_z_oreg_pconst_51_20;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      mult_t_mul_cmp_z_oreg_pconst_51_20 <= mult_t_mul_cmp_z(51 DOWNTO 20);
    END IF;
  END PROCESS;
END v12;

-- ------------------------------------------------------------------
--  Design Unit:    ntt_flat_core
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY ntt_flat_core IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    vec_rsc_triosy_lz : OUT STD_LOGIC;
    p_rsc_dat : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    p_rsc_triosy_lz : OUT STD_LOGIC;
    r_rsc_triosy_lz : OUT STD_LOGIC;
    twiddle_rsc_triosy_lz : OUT STD_LOGIC;
    twiddle_h_rsc_triosy_lz : OUT STD_LOGIC;
    result_rsc_triosy_0_0_lz : OUT STD_LOGIC;
    result_rsc_triosy_1_0_lz : OUT STD_LOGIC;
    result_rsc_triosy_2_0_lz : OUT STD_LOGIC;
    result_rsc_triosy_3_0_lz : OUT STD_LOGIC;
    result_rsc_triosy_4_0_lz : OUT STD_LOGIC;
    result_rsc_triosy_5_0_lz : OUT STD_LOGIC;
    result_rsc_triosy_6_0_lz : OUT STD_LOGIC;
    result_rsc_triosy_7_0_lz : OUT STD_LOGIC;
    result_rsc_triosy_8_0_lz : OUT STD_LOGIC;
    result_rsc_triosy_9_0_lz : OUT STD_LOGIC;
    result_rsc_triosy_10_0_lz : OUT STD_LOGIC;
    vec_rsci_adra_d : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
    vec_rsci_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsci_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    twiddle_rsci_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    twiddle_rsci_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    twiddle_h_rsci_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    twiddle_h_rsci_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    result_rsc_0_0_i_adra_d : OUT STD_LOGIC_VECTOR (19 DOWNTO 0);
    result_rsc_0_0_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    result_rsc_0_0_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    result_rsc_0_0_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    result_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    result_rsc_0_0_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    result_rsc_1_0_i_adra_d : OUT STD_LOGIC_VECTOR (19 DOWNTO 0);
    result_rsc_1_0_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    result_rsc_1_0_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    result_rsc_1_0_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    result_rsc_1_0_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    result_rsc_2_0_i_adra_d : OUT STD_LOGIC_VECTOR (19 DOWNTO 0);
    result_rsc_2_0_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    result_rsc_2_0_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    result_rsc_2_0_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    result_rsc_2_0_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    result_rsc_3_0_i_adra_d : OUT STD_LOGIC_VECTOR (19 DOWNTO 0);
    result_rsc_3_0_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    result_rsc_3_0_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    result_rsc_3_0_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    result_rsc_3_0_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    result_rsc_4_0_i_adra_d : OUT STD_LOGIC_VECTOR (19 DOWNTO 0);
    result_rsc_4_0_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    result_rsc_4_0_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    result_rsc_4_0_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    result_rsc_4_0_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    result_rsc_5_0_i_adra_d : OUT STD_LOGIC_VECTOR (19 DOWNTO 0);
    result_rsc_5_0_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    result_rsc_5_0_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    result_rsc_5_0_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    result_rsc_5_0_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    result_rsc_6_0_i_adra_d : OUT STD_LOGIC_VECTOR (19 DOWNTO 0);
    result_rsc_6_0_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    result_rsc_6_0_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    result_rsc_6_0_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    result_rsc_6_0_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    result_rsc_7_0_i_adra_d : OUT STD_LOGIC_VECTOR (19 DOWNTO 0);
    result_rsc_7_0_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    result_rsc_7_0_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    result_rsc_7_0_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    result_rsc_7_0_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    result_rsc_8_0_i_adra_d : OUT STD_LOGIC_VECTOR (19 DOWNTO 0);
    result_rsc_8_0_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    result_rsc_8_0_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    result_rsc_8_0_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    result_rsc_8_0_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    result_rsc_9_0_i_adra_d : OUT STD_LOGIC_VECTOR (19 DOWNTO 0);
    result_rsc_9_0_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    result_rsc_9_0_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    result_rsc_9_0_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    result_rsc_9_0_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    result_rsc_10_0_i_adra_d : OUT STD_LOGIC_VECTOR (19 DOWNTO 0);
    result_rsc_10_0_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    result_rsc_10_0_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    result_rsc_10_0_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1
        DOWNTO 0);
    result_rsc_10_0_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1
        DOWNTO 0);
    mult_t_mul_cmp_a : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    mult_t_mul_cmp_b : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    mult_t_mul_cmp_z : IN STD_LOGIC_VECTOR (51 DOWNTO 0);
    twiddle_rsci_adra_d_pff : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
    result_rsc_1_0_i_da_d_pff : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    result_rsc_8_0_i_da_d_pff : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
  );
END ntt_flat_core;

ARCHITECTURE v12 OF ntt_flat_core IS
  -- Default Constants

  -- Output Reader Declarations
  SIGNAL mult_t_mul_cmp_a_drv : STD_LOGIC_VECTOR (31 DOWNTO 0);

  -- Interconnect Declarations
  SIGNAL p_rsci_idat : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL mult_t_mul_cmp_z_oreg : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL fsm_output : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL butterFly_f2_acc_1_tmp : STD_LOGIC_VECTOR (3 DOWNTO 0);
  SIGNAL butterFly_f1_acc_1_tmp : STD_LOGIC_VECTOR (3 DOWNTO 0);
  SIGNAL or_dcpl_16 : STD_LOGIC;
  SIGNAL or_dcpl_17 : STD_LOGIC;
  SIGNAL or_dcpl_18 : STD_LOGIC;
  SIGNAL and_dcpl_23 : STD_LOGIC;
  SIGNAL and_dcpl_24 : STD_LOGIC;
  SIGNAL and_dcpl_27 : STD_LOGIC;
  SIGNAL and_dcpl_28 : STD_LOGIC;
  SIGNAL and_dcpl_29 : STD_LOGIC;
  SIGNAL or_tmp_6 : STD_LOGIC;
  SIGNAL or_tmp_9 : STD_LOGIC;
  SIGNAL mux_tmp_2 : STD_LOGIC;
  SIGNAL and_dcpl_35 : STD_LOGIC;
  SIGNAL and_dcpl_37 : STD_LOGIC;
  SIGNAL or_dcpl_20 : STD_LOGIC;
  SIGNAL or_dcpl_22 : STD_LOGIC;
  SIGNAL or_dcpl_23 : STD_LOGIC;
  SIGNAL and_dcpl_40 : STD_LOGIC;
  SIGNAL and_dcpl_42 : STD_LOGIC;
  SIGNAL and_dcpl_43 : STD_LOGIC;
  SIGNAL and_dcpl_44 : STD_LOGIC;
  SIGNAL or_tmp_10 : STD_LOGIC;
  SIGNAL mux_tmp_5 : STD_LOGIC;
  SIGNAL and_dcpl_48 : STD_LOGIC;
  SIGNAL and_dcpl_49 : STD_LOGIC;
  SIGNAL or_dcpl_25 : STD_LOGIC;
  SIGNAL or_dcpl_27 : STD_LOGIC;
  SIGNAL or_dcpl_28 : STD_LOGIC;
  SIGNAL and_dcpl_52 : STD_LOGIC;
  SIGNAL and_dcpl_55 : STD_LOGIC;
  SIGNAL and_dcpl_59 : STD_LOGIC;
  SIGNAL and_dcpl_60 : STD_LOGIC;
  SIGNAL or_dcpl_30 : STD_LOGIC;
  SIGNAL or_dcpl_32 : STD_LOGIC;
  SIGNAL or_dcpl_33 : STD_LOGIC;
  SIGNAL and_dcpl_63 : STD_LOGIC;
  SIGNAL or_dcpl_35 : STD_LOGIC;
  SIGNAL or_dcpl_37 : STD_LOGIC;
  SIGNAL or_dcpl_38 : STD_LOGIC;
  SIGNAL and_dcpl_71 : STD_LOGIC;
  SIGNAL and_dcpl_73 : STD_LOGIC;
  SIGNAL or_tmp_13 : STD_LOGIC;
  SIGNAL or_tmp_16 : STD_LOGIC;
  SIGNAL mux_tmp_12 : STD_LOGIC;
  SIGNAL and_dcpl_78 : STD_LOGIC;
  SIGNAL or_dcpl_41 : STD_LOGIC;
  SIGNAL and_dcpl_83 : STD_LOGIC;
  SIGNAL or_tmp_17 : STD_LOGIC;
  SIGNAL mux_tmp_15 : STD_LOGIC;
  SIGNAL and_dcpl_87 : STD_LOGIC;
  SIGNAL or_dcpl_44 : STD_LOGIC;
  SIGNAL or_dcpl_47 : STD_LOGIC;
  SIGNAL or_dcpl_50 : STD_LOGIC;
  SIGNAL or_dcpl_51 : STD_LOGIC;
  SIGNAL and_dcpl_103 : STD_LOGIC;
  SIGNAL and_dcpl_105 : STD_LOGIC;
  SIGNAL or_tmp_21 : STD_LOGIC;
  SIGNAL or_tmp_25 : STD_LOGIC;
  SIGNAL not_tmp_62 : STD_LOGIC;
  SIGNAL mux_tmp_23 : STD_LOGIC;
  SIGNAL or_dcpl_54 : STD_LOGIC;
  SIGNAL or_dcpl_57 : STD_LOGIC;
  SIGNAL or_dcpl_62 : STD_LOGIC;
  SIGNAL or_dcpl_63 : STD_LOGIC;
  SIGNAL modulo_sub_base_sva_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL INNER_LOOP_j_9_0_sva_2 : STD_LOGIC_VECTOR (9 DOWNTO 0);
  SIGNAL for_i_10_0_sva_2 : STD_LOGIC_VECTOR (10 DOWNTO 0);
  SIGNAL butterFly_acc_5_itm_2 : STD_LOGIC_VECTOR (3 DOWNTO 0);
  SIGNAL INNER_LOOP_stage_0_3 : STD_LOGIC;
  SIGNAL INNER_LOOP_stage_0 : STD_LOGIC;
  SIGNAL INNER_LOOP_stage_0_1 : STD_LOGIC;
  SIGNAL butterFly_acc_itm_2 : STD_LOGIC_VECTOR (3 DOWNTO 0);
  SIGNAL butterFly_acc_5_itm_1 : STD_LOGIC_VECTOR (3 DOWNTO 0);
  SIGNAL INNER_LOOP_stage_0_2 : STD_LOGIC;
  SIGNAL butterFly_acc_itm_1 : STD_LOGIC_VECTOR (3 DOWNTO 0);
  SIGNAL butterFly_acc_5_itm_3 : STD_LOGIC_VECTOR (3 DOWNTO 0);
  SIGNAL p_sva : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL modulo_add_base_sva_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL mult_res_sva_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL reg_vec_rsc_triosy_obj_ld_cse : STD_LOGIC;
  SIGNAL INNER_LOOP_or_1_cse : STD_LOGIC;
  SIGNAL nor_9_cse : STD_LOGIC;
  SIGNAL or_27_cse : STD_LOGIC;
  SIGNAL butterFly_f1_nor_8_cse : STD_LOGIC;
  SIGNAL or_36_cse : STD_LOGIC;
  SIGNAL or_54_cse : STD_LOGIC;
  SIGNAL or_61_cse : STD_LOGIC;
  SIGNAL and_144_rmff : STD_LOGIC;
  SIGNAL or_112_rmff : STD_LOGIC;
  SIGNAL or_120_rmff : STD_LOGIC;
  SIGNAL or_128_rmff : STD_LOGIC;
  SIGNAL or_136_rmff : STD_LOGIC;
  SIGNAL or_144_rmff : STD_LOGIC;
  SIGNAL or_152_rmff : STD_LOGIC;
  SIGNAL or_160_rmff : STD_LOGIC;
  SIGNAL or_168_rmff : STD_LOGIC;
  SIGNAL or_176_rmff : STD_LOGIC;
  SIGNAL or_183_rmff : STD_LOGIC;
  SIGNAL or_190_rmff : STD_LOGIC;
  SIGNAL for_or_9_seb : STD_LOGIC;
  SIGNAL for_or_8_seb : STD_LOGIC;
  SIGNAL for_or_7_seb : STD_LOGIC;
  SIGNAL for_or_6_seb : STD_LOGIC;
  SIGNAL for_or_5_seb : STD_LOGIC;
  SIGNAL for_or_4_seb : STD_LOGIC;
  SIGNAL for_or_3_seb : STD_LOGIC;
  SIGNAL for_or_2_seb : STD_LOGIC;
  SIGNAL for_or_1_seb : STD_LOGIC;
  SIGNAL for_or_seb : STD_LOGIC;
  SIGNAL result_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_mx0c0 : STD_LOGIC;
  SIGNAL mult_res_lpi_3_dfm_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL modulo_add_qr_lpi_3_dfm_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL butterFly_idx2_13_0_sva_2_9_0 : STD_LOGIC_VECTOR (9 DOWNTO 0);
  SIGNAL for_i_slc_for_i_10_0_9_0_1_itm_1 : STD_LOGIC_VECTOR (9 DOWNTO 0);
  SIGNAL butterFly_idx2_13_0_sva_3_9_0 : STD_LOGIC_VECTOR (9 DOWNTO 0);
  SIGNAL INNER_LOOP_idx1_acc_psp_sva_2_8_0 : STD_LOGIC_VECTOR (8 DOWNTO 0);
  SIGNAL INNER_LOOP_k_13_0_sva_2_0 : STD_LOGIC;
  SIGNAL INNER_LOOP_k_13_0_sva : STD_LOGIC_VECTOR (13 DOWNTO 0);
  SIGNAL mult_res_lpi_3_dfm_mx0 : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL z_out : STD_LOGIC_VECTOR (3 DOWNTO 0);
  SIGNAL z_out_1 : STD_LOGIC_VECTOR (13 DOWNTO 0);
  SIGNAL z_out_2 : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL z_out_3 : STD_LOGIC_VECTOR (9 DOWNTO 0);
  SIGNAL STAGE_LOOP_i_3_0_sva : STD_LOGIC_VECTOR (3 DOWNTO 0);
  SIGNAL operator_20_false_acc_psp_sva : STD_LOGIC_VECTOR (3 DOWNTO 0);
  SIGNAL operator_20_false_rshift_psp_sva : STD_LOGIC_VECTOR (9 DOWNTO 0);
  SIGNAL tmp_lpi_3_dfm : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL modulo_add_qr_lpi_3_dfm : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL mult_res_lpi_3_dfm : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL INNER_LOOP_stage_0_4 : STD_LOGIC;
  SIGNAL INNER_LOOP_idx1_mul_itm : STD_LOGIC_VECTOR (12 DOWNTO 0);
  SIGNAL mult_z_mul_itm : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL butterFly_f1_acc_1_svs_1 : STD_LOGIC_VECTOR (3 DOWNTO 0);
  SIGNAL butterFly_f2_acc_1_svs_1 : STD_LOGIC_VECTOR (3 DOWNTO 0);
  SIGNAL butterFly_f1_butterFly_f1_nor_itm_1 : STD_LOGIC;
  SIGNAL butterFly_f1_nor_itm_1 : STD_LOGIC;
  SIGNAL butterFly_f1_nor_1_itm_1 : STD_LOGIC;
  SIGNAL butterFly_f1_butterFly_f1_and_2_itm_1 : STD_LOGIC;
  SIGNAL butterFly_f1_nor_3_itm_1 : STD_LOGIC;
  SIGNAL butterFly_f1_butterFly_f1_and_4_itm_1 : STD_LOGIC;
  SIGNAL butterFly_f1_butterFly_f1_and_5_itm_1 : STD_LOGIC;
  SIGNAL butterFly_f1_butterFly_f1_and_6_itm_1 : STD_LOGIC;
  SIGNAL butterFly_f1_nor_6_itm_1 : STD_LOGIC;
  SIGNAL butterFly_f1_butterFly_f1_and_8_itm_1 : STD_LOGIC;
  SIGNAL butterFly_f1_butterFly_f1_and_9_itm_1 : STD_LOGIC;
  SIGNAL butterFly_f2_butterFly_f2_nor_itm_1 : STD_LOGIC;
  SIGNAL butterFly_f2_nor_itm_1 : STD_LOGIC;
  SIGNAL butterFly_f2_nor_1_itm_1 : STD_LOGIC;
  SIGNAL butterFly_f2_butterFly_f2_and_2_itm_1 : STD_LOGIC;
  SIGNAL butterFly_f2_nor_3_itm_1 : STD_LOGIC;
  SIGNAL butterFly_f2_butterFly_f2_and_4_itm_1 : STD_LOGIC;
  SIGNAL butterFly_f2_butterFly_f2_and_5_itm_1 : STD_LOGIC;
  SIGNAL butterFly_f2_butterFly_f2_and_6_itm_1 : STD_LOGIC;
  SIGNAL butterFly_f2_nor_6_itm_1 : STD_LOGIC;
  SIGNAL butterFly_f2_butterFly_f2_and_8_itm_1 : STD_LOGIC;
  SIGNAL butterFly_f2_butterFly_f2_and_9_itm_1 : STD_LOGIC;
  SIGNAL INNER_LOOP_tf_slc_twiddle_rsci_qa_d_31_0_itm_1 : STD_LOGIC_VECTOR (31 DOWNTO
      0);
  SIGNAL mult_z_mul_itm_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL INNER_LOOP_tf_h_slc_twiddle_h_rsci_qa_d_31_0_itm_1 : STD_LOGIC_VECTOR (31
      DOWNTO 0);
  SIGNAL INNER_LOOP_j_9_0_sva_8_0 : STD_LOGIC_VECTOR (8 DOWNTO 0);
  SIGNAL INNER_LOOP_k_13_0_sva_1_0 : STD_LOGIC;
  SIGNAL INNER_LOOP_idx1_acc_psp_sva_1_8_0 : STD_LOGIC_VECTOR (8 DOWNTO 0);
  SIGNAL butterFly_idx2_13_0_sva_1_9_0 : STD_LOGIC_VECTOR (9 DOWNTO 0);
  SIGNAL INNER_LOOP_idx1_acc_psp_sva_1 : STD_LOGIC_VECTOR (12 DOWNTO 0);
  SIGNAL butterFly_idx2_13_0_sva_1 : STD_LOGIC_VECTOR (13 DOWNTO 0);
  SIGNAL for_mux1h_14_rmff_9_1 : STD_LOGIC_VECTOR (8 DOWNTO 0);
  SIGNAL for_mux1h_14_rmff_0 : STD_LOGIC;
  SIGNAL INNER_LOOP_j_or_cse : STD_LOGIC;
  SIGNAL butterFly_f2_mux1h_1_itm : STD_LOGIC_VECTOR (8 DOWNTO 0);
  SIGNAL butterFly_f2_mux1h_42_itm : STD_LOGIC;
  SIGNAL operator_20_false_acc_itm_4_1 : STD_LOGIC;

  SIGNAL mux_7_nl : STD_LOGIC;
  SIGNAL mux_6_nl : STD_LOGIC;
  SIGNAL mux_9_nl : STD_LOGIC;
  SIGNAL mux_8_nl : STD_LOGIC;
  SIGNAL mux_11_nl : STD_LOGIC;
  SIGNAL mux_10_nl : STD_LOGIC;
  SIGNAL mux_14_nl : STD_LOGIC;
  SIGNAL mux_13_nl : STD_LOGIC;
  SIGNAL mux_17_nl : STD_LOGIC;
  SIGNAL mux_16_nl : STD_LOGIC;
  SIGNAL mux_19_nl : STD_LOGIC;
  SIGNAL mux_18_nl : STD_LOGIC;
  SIGNAL mux_21_nl : STD_LOGIC;
  SIGNAL mux_20_nl : STD_LOGIC;
  SIGNAL mux_25_nl : STD_LOGIC;
  SIGNAL mux_24_nl : STD_LOGIC;
  SIGNAL mux_29_nl : STD_LOGIC;
  SIGNAL mux_28_nl : STD_LOGIC;
  SIGNAL mux_27_nl : STD_LOGIC;
  SIGNAL or_86_nl : STD_LOGIC;
  SIGNAL mux_26_nl : STD_LOGIC;
  SIGNAL or_84_nl : STD_LOGIC;
  SIGNAL or_83_nl : STD_LOGIC;
  SIGNAL mux_31_nl : STD_LOGIC;
  SIGNAL mux_30_nl : STD_LOGIC;
  SIGNAL modulo_sub_qif_acc_nl : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL butterFly_mux_nl : STD_LOGIC;
  SIGNAL INNER_LOOP_INNER_LOOP_and_nl : STD_LOGIC;
  SIGNAL or_201_nl : STD_LOGIC;
  SIGNAL for_i_for_i_mux_1_nl : STD_LOGIC_VECTOR (9 DOWNTO 0);
  SIGNAL INNER_LOOP_nor_nl : STD_LOGIC;
  SIGNAL mult_res_and_nl : STD_LOGIC;
  SIGNAL butterFly_f2_butterFly_f2_and_nl : STD_LOGIC;
  SIGNAL butterFly_f2_butterFly_f2_and_1_nl : STD_LOGIC;
  SIGNAL mult_res_and_1_nl : STD_LOGIC;
  SIGNAL butterFly_f2_butterFly_f2_and_3_nl : STD_LOGIC;
  SIGNAL mult_res_and_2_nl : STD_LOGIC;
  SIGNAL mult_res_and_3_nl : STD_LOGIC;
  SIGNAL mult_res_and_4_nl : STD_LOGIC;
  SIGNAL butterFly_f2_butterFly_f2_and_7_nl : STD_LOGIC;
  SIGNAL mult_res_and_5_nl : STD_LOGIC;
  SIGNAL mult_res_and_6_nl : STD_LOGIC;
  SIGNAL butterFly_f1_butterFly_f1_and_nl : STD_LOGIC;
  SIGNAL butterFly_f1_butterFly_f1_and_1_nl : STD_LOGIC;
  SIGNAL butterFly_f1_butterFly_f1_and_3_nl : STD_LOGIC;
  SIGNAL butterFly_f1_butterFly_f1_and_7_nl : STD_LOGIC;
  SIGNAL mux_1_nl : STD_LOGIC;
  SIGNAL or_243_nl : STD_LOGIC;
  SIGNAL nor_5_nl : STD_LOGIC;
  SIGNAL modulo_add_qif_acc_nl : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL modulo_add_acc_1_nl : STD_LOGIC_VECTOR (32 DOWNTO 0);
  SIGNAL mult_if_acc_nl : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL mult_if_acc_1_nl : STD_LOGIC_VECTOR (32 DOWNTO 0);
  SIGNAL operator_20_false_acc_nl : STD_LOGIC_VECTOR (4 DOWNTO 0);
  SIGNAL and_36_nl : STD_LOGIC;
  SIGNAL and_52_nl : STD_LOGIC;
  SIGNAL and_82_nl : STD_LOGIC;
  SIGNAL and_93_nl : STD_LOGIC;
  SIGNAL mux_22_nl : STD_LOGIC;
  SIGNAL or_76_nl : STD_LOGIC;
  SIGNAL or_75_nl : STD_LOGIC;
  SIGNAL mux_4_nl : STD_LOGIC;
  SIGNAL mux_3_nl : STD_LOGIC;
  SIGNAL and_142_nl : STD_LOGIC;
  SIGNAL for_mux1h_3_nl : STD_LOGIC_VECTOR (9 DOWNTO 0);
  SIGNAL for_for_for_nor_10_nl : STD_LOGIC;
  SIGNAL for_for_for_nor_11_nl : STD_LOGIC;
  SIGNAL for_for_for_nor_9_nl : STD_LOGIC;
  SIGNAL for_for_for_nor_12_nl : STD_LOGIC;
  SIGNAL for_for_for_nor_8_nl : STD_LOGIC;
  SIGNAL for_for_for_nor_13_nl : STD_LOGIC;
  SIGNAL for_for_for_nor_7_nl : STD_LOGIC;
  SIGNAL for_for_for_nor_14_nl : STD_LOGIC;
  SIGNAL for_for_for_nor_6_nl : STD_LOGIC;
  SIGNAL for_for_for_nor_15_nl : STD_LOGIC;
  SIGNAL for_for_for_nor_5_nl : STD_LOGIC;
  SIGNAL for_for_for_nor_16_nl : STD_LOGIC;
  SIGNAL for_for_for_nor_4_nl : STD_LOGIC;
  SIGNAL for_for_for_nor_17_nl : STD_LOGIC;
  SIGNAL for_for_for_nor_3_nl : STD_LOGIC;
  SIGNAL for_for_for_nor_18_nl : STD_LOGIC;
  SIGNAL for_for_for_nor_2_nl : STD_LOGIC;
  SIGNAL for_for_for_nor_19_nl : STD_LOGIC;
  SIGNAL for_for_for_nor_1_nl : STD_LOGIC;
  SIGNAL for_for_for_nor_20_nl : STD_LOGIC;
  SIGNAL for_for_for_nor_nl : STD_LOGIC;
  SIGNAL for_for_for_nor_21_nl : STD_LOGIC;
  SIGNAL mult_z_mux_2_nl : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL mult_z_mux_3_nl : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL p_rsci_dat : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL p_rsci_idat_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);

  SIGNAL INNER_LOOP_k_lshift_rg_a : STD_LOGIC_VECTOR (8 DOWNTO 0);
  SIGNAL INNER_LOOP_k_lshift_rg_s : STD_LOGIC_VECTOR (3 DOWNTO 0);
  SIGNAL INNER_LOOP_k_lshift_rg_z : STD_LOGIC_VECTOR (13 DOWNTO 0);

  SIGNAL INNER_LOOP_g_rshift_rg_a : STD_LOGIC_VECTOR (10 DOWNTO 0);
  SIGNAL INNER_LOOP_g_rshift_rg_s : STD_LOGIC_VECTOR (3 DOWNTO 0);
  SIGNAL INNER_LOOP_g_rshift_rg_z : STD_LOGIC_VECTOR (9 DOWNTO 0);

  COMPONENT ntt_flat_core_wait_dp
    PORT(
      clk : IN STD_LOGIC;
      mult_t_mul_cmp_z : IN STD_LOGIC_VECTOR (51 DOWNTO 0);
      mult_t_mul_cmp_z_oreg : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
    );
  END COMPONENT;
  SIGNAL ntt_flat_core_wait_dp_inst_mult_t_mul_cmp_z : STD_LOGIC_VECTOR (51 DOWNTO
      0);
  SIGNAL ntt_flat_core_wait_dp_inst_mult_t_mul_cmp_z_oreg : STD_LOGIC_VECTOR (31
      DOWNTO 0);

  COMPONENT ntt_flat_core_core_fsm
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      fsm_output : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      for_C_0_tr0 : IN STD_LOGIC;
      INNER_LOOP_C_2_tr0 : IN STD_LOGIC;
      STAGE_LOOP_C_1_tr0 : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL ntt_flat_core_core_fsm_inst_fsm_output : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL ntt_flat_core_core_fsm_inst_INNER_LOOP_C_2_tr0 : STD_LOGIC;
  SIGNAL ntt_flat_core_core_fsm_inst_STAGE_LOOP_C_1_tr0 : STD_LOGIC;

  FUNCTION CONV_SL_1_1(input_val:BOOLEAN)
  RETURN STD_LOGIC IS
  BEGIN
    IF input_val THEN RETURN '1';ELSE RETURN '0';END IF;
  END;

  FUNCTION MUX1HOT_s_1_3_2(input_2 : STD_LOGIC;
  input_1 : STD_LOGIC;
  input_0 : STD_LOGIC;
  sel : STD_LOGIC_VECTOR(2 DOWNTO 0))
  RETURN STD_LOGIC IS
    VARIABLE result : STD_LOGIC;
    VARIABLE tmp : STD_LOGIC;

    BEGIN
      tmp := sel(0);
      result := input_0 and tmp;
      tmp := sel(1);
      result := result or ( input_1 and tmp);
      tmp := sel(2);
      result := result or ( input_2 and tmp);
    RETURN result;
  END;

  FUNCTION MUX1HOT_v_10_4_2(input_3 : STD_LOGIC_VECTOR(9 DOWNTO 0);
  input_2 : STD_LOGIC_VECTOR(9 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(9 DOWNTO 0);
  input_0 : STD_LOGIC_VECTOR(9 DOWNTO 0);
  sel : STD_LOGIC_VECTOR(3 DOWNTO 0))
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(9 DOWNTO 0);
    VARIABLE tmp : STD_LOGIC_VECTOR(9 DOWNTO 0);

    BEGIN
      tmp := (OTHERS=>sel(0));
      result := input_0 and tmp;
      tmp := (OTHERS=>sel( 1));
      result := result or ( input_1 and tmp);
      tmp := (OTHERS=>sel( 2));
      result := result or ( input_2 and tmp);
      tmp := (OTHERS=>sel( 3));
      result := result or ( input_3 and tmp);
    RETURN result;
  END;

  FUNCTION MUX1HOT_v_32_11_2(input_10 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_9 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_8 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_7 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_6 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_5 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_4 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_3 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_2 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  sel : STD_LOGIC_VECTOR(10 DOWNTO 0))
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(31 DOWNTO 0);
    VARIABLE tmp : STD_LOGIC_VECTOR(31 DOWNTO 0);

    BEGIN
      tmp := (OTHERS=>sel(0));
      result := input_0 and tmp;
      tmp := (OTHERS=>sel( 1));
      result := result or ( input_1 and tmp);
      tmp := (OTHERS=>sel( 2));
      result := result or ( input_2 and tmp);
      tmp := (OTHERS=>sel( 3));
      result := result or ( input_3 and tmp);
      tmp := (OTHERS=>sel( 4));
      result := result or ( input_4 and tmp);
      tmp := (OTHERS=>sel( 5));
      result := result or ( input_5 and tmp);
      tmp := (OTHERS=>sel( 6));
      result := result or ( input_6 and tmp);
      tmp := (OTHERS=>sel( 7));
      result := result or ( input_7 and tmp);
      tmp := (OTHERS=>sel( 8));
      result := result or ( input_8 and tmp);
      tmp := (OTHERS=>sel( 9));
      result := result or ( input_9 and tmp);
      tmp := (OTHERS=>sel( 10));
      result := result or ( input_10 and tmp);
    RETURN result;
  END;

  FUNCTION MUX1HOT_v_32_12_2(input_11 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_10 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_9 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_8 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_7 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_6 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_5 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_4 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_3 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_2 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  sel : STD_LOGIC_VECTOR(11 DOWNTO 0))
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(31 DOWNTO 0);
    VARIABLE tmp : STD_LOGIC_VECTOR(31 DOWNTO 0);

    BEGIN
      tmp := (OTHERS=>sel(0));
      result := input_0 and tmp;
      tmp := (OTHERS=>sel( 1));
      result := result or ( input_1 and tmp);
      tmp := (OTHERS=>sel( 2));
      result := result or ( input_2 and tmp);
      tmp := (OTHERS=>sel( 3));
      result := result or ( input_3 and tmp);
      tmp := (OTHERS=>sel( 4));
      result := result or ( input_4 and tmp);
      tmp := (OTHERS=>sel( 5));
      result := result or ( input_5 and tmp);
      tmp := (OTHERS=>sel( 6));
      result := result or ( input_6 and tmp);
      tmp := (OTHERS=>sel( 7));
      result := result or ( input_7 and tmp);
      tmp := (OTHERS=>sel( 8));
      result := result or ( input_8 and tmp);
      tmp := (OTHERS=>sel( 9));
      result := result or ( input_9 and tmp);
      tmp := (OTHERS=>sel( 10));
      result := result or ( input_10 and tmp);
      tmp := (OTHERS=>sel( 11));
      result := result or ( input_11 and tmp);
    RETURN result;
  END;

  FUNCTION MUX1HOT_v_32_3_2(input_2 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  sel : STD_LOGIC_VECTOR(2 DOWNTO 0))
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(31 DOWNTO 0);
    VARIABLE tmp : STD_LOGIC_VECTOR(31 DOWNTO 0);

    BEGIN
      tmp := (OTHERS=>sel(0));
      result := input_0 and tmp;
      tmp := (OTHERS=>sel( 1));
      result := result or ( input_1 and tmp);
      tmp := (OTHERS=>sel( 2));
      result := result or ( input_2 and tmp);
    RETURN result;
  END;

  FUNCTION MUX1HOT_v_9_3_2(input_2 : STD_LOGIC_VECTOR(8 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(8 DOWNTO 0);
  input_0 : STD_LOGIC_VECTOR(8 DOWNTO 0);
  sel : STD_LOGIC_VECTOR(2 DOWNTO 0))
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(8 DOWNTO 0);
    VARIABLE tmp : STD_LOGIC_VECTOR(8 DOWNTO 0);

    BEGIN
      tmp := (OTHERS=>sel(0));
      result := input_0 and tmp;
      tmp := (OTHERS=>sel( 1));
      result := result or ( input_1 and tmp);
      tmp := (OTHERS=>sel( 2));
      result := result or ( input_2 and tmp);
    RETURN result;
  END;

  FUNCTION MUX_s_1_2_2(input_0 : STD_LOGIC;
  input_1 : STD_LOGIC;
  sel : STD_LOGIC)
  RETURN STD_LOGIC IS
    VARIABLE result : STD_LOGIC;

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

  FUNCTION MUX_v_10_2_2(input_0 : STD_LOGIC_VECTOR(9 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(9 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(9 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

  FUNCTION MUX_v_32_2_2(input_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(31 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

  FUNCTION MUX_v_4_2_2(input_0 : STD_LOGIC_VECTOR(3 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(3 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(3 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

  FUNCTION MUX_v_9_2_2(input_0 : STD_LOGIC_VECTOR(8 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(8 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(8 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  -- Output Reader Assignments
  mult_t_mul_cmp_a <= mult_t_mul_cmp_a_drv;

  p_rsci : mgc_hls.ccs_in_pkg_v1.ccs_in_v1
    GENERIC MAP(
      rscid => 2,
      width => 32
      )
    PORT MAP(
      dat => p_rsci_dat,
      idat => p_rsci_idat_1
    );
  p_rsci_dat <= p_rsc_dat;
  p_rsci_idat <= p_rsci_idat_1;

  vec_rsc_triosy_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => reg_vec_rsc_triosy_obj_ld_cse,
      lz => vec_rsc_triosy_lz
    );
  p_rsc_triosy_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => reg_vec_rsc_triosy_obj_ld_cse,
      lz => p_rsc_triosy_lz
    );
  r_rsc_triosy_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => reg_vec_rsc_triosy_obj_ld_cse,
      lz => r_rsc_triosy_lz
    );
  twiddle_rsc_triosy_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => reg_vec_rsc_triosy_obj_ld_cse,
      lz => twiddle_rsc_triosy_lz
    );
  twiddle_h_rsc_triosy_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => reg_vec_rsc_triosy_obj_ld_cse,
      lz => twiddle_h_rsc_triosy_lz
    );
  result_rsc_triosy_10_0_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => reg_vec_rsc_triosy_obj_ld_cse,
      lz => result_rsc_triosy_10_0_lz
    );
  result_rsc_triosy_9_0_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => reg_vec_rsc_triosy_obj_ld_cse,
      lz => result_rsc_triosy_9_0_lz
    );
  result_rsc_triosy_8_0_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => reg_vec_rsc_triosy_obj_ld_cse,
      lz => result_rsc_triosy_8_0_lz
    );
  result_rsc_triosy_7_0_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => reg_vec_rsc_triosy_obj_ld_cse,
      lz => result_rsc_triosy_7_0_lz
    );
  result_rsc_triosy_6_0_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => reg_vec_rsc_triosy_obj_ld_cse,
      lz => result_rsc_triosy_6_0_lz
    );
  result_rsc_triosy_5_0_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => reg_vec_rsc_triosy_obj_ld_cse,
      lz => result_rsc_triosy_5_0_lz
    );
  result_rsc_triosy_4_0_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => reg_vec_rsc_triosy_obj_ld_cse,
      lz => result_rsc_triosy_4_0_lz
    );
  result_rsc_triosy_3_0_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => reg_vec_rsc_triosy_obj_ld_cse,
      lz => result_rsc_triosy_3_0_lz
    );
  result_rsc_triosy_2_0_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => reg_vec_rsc_triosy_obj_ld_cse,
      lz => result_rsc_triosy_2_0_lz
    );
  result_rsc_triosy_1_0_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => reg_vec_rsc_triosy_obj_ld_cse,
      lz => result_rsc_triosy_1_0_lz
    );
  result_rsc_triosy_0_0_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => reg_vec_rsc_triosy_obj_ld_cse,
      lz => result_rsc_triosy_0_0_lz
    );
  INNER_LOOP_k_lshift_rg : mgc_hls.mgc_shift_comps_v5.mgc_shift_l_v5
    GENERIC MAP(
      width_a => 9,
      signd_a => 0,
      width_s => 4,
      width_z => 14
      )
    PORT MAP(
      a => INNER_LOOP_k_lshift_rg_a,
      s => INNER_LOOP_k_lshift_rg_s,
      z => INNER_LOOP_k_lshift_rg_z
    );
  INNER_LOOP_k_lshift_rg_a <= MUX_v_9_2_2(STD_LOGIC_VECTOR'( "000000001"), (z_out_3(8
      DOWNTO 0)), fsm_output(3));
  INNER_LOOP_k_lshift_rg_s <= MUX_v_4_2_2(z_out, operator_20_false_acc_psp_sva, fsm_output(3));
  z_out_1 <= INNER_LOOP_k_lshift_rg_z;

  INNER_LOOP_g_rshift_rg : mgc_hls.mgc_shift_comps_v5.mgc_shift_r_v5
    GENERIC MAP(
      width_a => 11,
      signd_a => 0,
      width_s => 4,
      width_z => 10
      )
    PORT MAP(
      a => INNER_LOOP_g_rshift_rg_a,
      s => INNER_LOOP_g_rshift_rg_s,
      z => INNER_LOOP_g_rshift_rg_z
    );
  INNER_LOOP_g_rshift_rg_a <= (NOT (fsm_output(3))) & '0' & (MUX_v_9_2_2(STD_LOGIC_VECTOR'("000000000"),
      INNER_LOOP_j_9_0_sva_8_0, (fsm_output(3))));
  INNER_LOOP_g_rshift_rg_s <= MUX_v_4_2_2(STAGE_LOOP_i_3_0_sva, operator_20_false_acc_psp_sva,
      fsm_output(3));
  z_out_3 <= INNER_LOOP_g_rshift_rg_z;

  ntt_flat_core_wait_dp_inst : ntt_flat_core_wait_dp
    PORT MAP(
      clk => clk,
      mult_t_mul_cmp_z => ntt_flat_core_wait_dp_inst_mult_t_mul_cmp_z,
      mult_t_mul_cmp_z_oreg => ntt_flat_core_wait_dp_inst_mult_t_mul_cmp_z_oreg
    );
  ntt_flat_core_wait_dp_inst_mult_t_mul_cmp_z <= mult_t_mul_cmp_z;
  mult_t_mul_cmp_z_oreg <= ntt_flat_core_wait_dp_inst_mult_t_mul_cmp_z_oreg;

  ntt_flat_core_core_fsm_inst : ntt_flat_core_core_fsm
    PORT MAP(
      clk => clk,
      rst => rst,
      fsm_output => ntt_flat_core_core_fsm_inst_fsm_output,
      for_C_0_tr0 => nor_9_cse,
      INNER_LOOP_C_2_tr0 => ntt_flat_core_core_fsm_inst_INNER_LOOP_C_2_tr0,
      STAGE_LOOP_C_1_tr0 => ntt_flat_core_core_fsm_inst_STAGE_LOOP_C_1_tr0
    );
  fsm_output <= ntt_flat_core_core_fsm_inst_fsm_output;
  ntt_flat_core_core_fsm_inst_INNER_LOOP_C_2_tr0 <= (NOT(INNER_LOOP_stage_0_3 OR
      INNER_LOOP_stage_0_2)) AND nor_9_cse;
  ntt_flat_core_core_fsm_inst_STAGE_LOOP_C_1_tr0 <= operator_20_false_acc_itm_4_1;

  and_144_rmff <= INNER_LOOP_stage_0_1 AND (fsm_output(4));
  or_112_rmff <= (and_dcpl_24 AND (NOT (butterFly_acc_5_itm_3(3))) AND and_dcpl_23
      AND (fsm_output(3))) OR (INNER_LOOP_stage_0_1 AND (fsm_output(1))) OR (and_dcpl_29
      AND and_dcpl_27 AND (fsm_output(4)));
  or_120_rmff <= (and_dcpl_29 AND and_dcpl_40 AND (fsm_output(3))) OR (and_dcpl_44
      AND and_dcpl_42 AND (fsm_output(4)));
  mux_6_nl <= MUX_s_1_2_2(mux_tmp_5, or_tmp_10, butterFly_f2_acc_1_tmp(1));
  mux_7_nl <= MUX_s_1_2_2(mux_6_nl, or_dcpl_23, butterFly_f1_acc_1_tmp(1));
  for_or_9_seb <= (NOT (fsm_output(5))) OR mux_7_nl OR (NOT INNER_LOOP_stage_0_1);
  or_128_rmff <= (and_dcpl_29 AND and_dcpl_52 AND (fsm_output(3))) OR (and_dcpl_55
      AND (NOT (butterFly_acc_5_itm_2(0))) AND (NOT (butterFly_acc_5_itm_2(2))) AND
      (fsm_output(4)));
  mux_8_nl <= MUX_s_1_2_2(or_tmp_6, mux_tmp_2, butterFly_f2_acc_1_tmp(1));
  mux_9_nl <= MUX_s_1_2_2(or_dcpl_28, mux_8_nl, butterFly_f1_acc_1_tmp(1));
  for_or_8_seb <= (NOT (fsm_output(5))) OR mux_9_nl OR (NOT INNER_LOOP_stage_0_1);
  or_136_rmff <= (and_dcpl_29 AND and_dcpl_63 AND (fsm_output(3))) OR (and_dcpl_55
      AND and_dcpl_42 AND (fsm_output(4)));
  mux_10_nl <= MUX_s_1_2_2(or_tmp_10, mux_tmp_5, butterFly_f2_acc_1_tmp(1));
  mux_11_nl <= MUX_s_1_2_2(or_dcpl_33, mux_10_nl, butterFly_f1_acc_1_tmp(1));
  for_or_7_seb <= (NOT (fsm_output(5))) OR mux_11_nl OR (NOT INNER_LOOP_stage_0_1);
  or_144_rmff <= (and_dcpl_71 AND and_dcpl_27 AND (fsm_output(3))) OR (and_dcpl_44
      AND and_dcpl_73 AND (fsm_output(4)));
  mux_13_nl <= MUX_s_1_2_2(mux_tmp_12, or_tmp_13, butterFly_f2_acc_1_tmp(1));
  mux_14_nl <= MUX_s_1_2_2(mux_13_nl, or_dcpl_38, butterFly_f1_acc_1_tmp(1));
  for_or_6_seb <= (NOT (fsm_output(5))) OR mux_14_nl OR (NOT INNER_LOOP_stage_0_1);
  or_152_rmff <= (and_dcpl_71 AND and_dcpl_40 AND (fsm_output(3))) OR (and_dcpl_44
      AND and_dcpl_83 AND (fsm_output(4)));
  mux_16_nl <= MUX_s_1_2_2(mux_tmp_15, or_tmp_17, butterFly_f2_acc_1_tmp(1));
  mux_17_nl <= MUX_s_1_2_2(mux_16_nl, or_dcpl_41, butterFly_f1_acc_1_tmp(1));
  for_or_5_seb <= (NOT (fsm_output(5))) OR mux_17_nl OR (NOT INNER_LOOP_stage_0_1);
  or_160_rmff <= (and_dcpl_71 AND and_dcpl_52 AND (fsm_output(3))) OR (and_dcpl_55
      AND and_dcpl_73 AND (fsm_output(4)));
  mux_18_nl <= MUX_s_1_2_2(or_tmp_13, mux_tmp_12, butterFly_f2_acc_1_tmp(1));
  mux_19_nl <= MUX_s_1_2_2(or_dcpl_44, mux_18_nl, butterFly_f1_acc_1_tmp(1));
  for_or_4_seb <= (NOT (fsm_output(5))) OR mux_19_nl OR (NOT INNER_LOOP_stage_0_1);
  or_168_rmff <= (and_dcpl_71 AND and_dcpl_63 AND (fsm_output(3))) OR (and_dcpl_55
      AND and_dcpl_83 AND (fsm_output(4)));
  mux_20_nl <= MUX_s_1_2_2(or_tmp_17, mux_tmp_15, butterFly_f2_acc_1_tmp(1));
  mux_21_nl <= MUX_s_1_2_2(or_dcpl_47, mux_20_nl, butterFly_f1_acc_1_tmp(1));
  for_or_3_seb <= (NOT (fsm_output(5))) OR mux_21_nl OR (NOT INNER_LOOP_stage_0_1);
  or_176_rmff <= (and_dcpl_103 AND and_dcpl_23 AND (fsm_output(3))) OR (and_dcpl_105
      AND and_dcpl_27 AND (fsm_output(4)));
  mux_24_nl <= MUX_s_1_2_2(mux_tmp_23, or_tmp_21, butterFly_f2_acc_1_tmp(1));
  mux_25_nl <= MUX_s_1_2_2(mux_24_nl, or_dcpl_51, butterFly_f1_acc_1_tmp(1));
  for_or_2_seb <= (NOT (fsm_output(5))) OR mux_25_nl OR (NOT INNER_LOOP_stage_0_1);
  or_183_rmff <= (and_dcpl_103 AND CONV_SL_1_1(butterFly_acc_5_itm_3(1 DOWNTO 0)=STD_LOGIC_VECTOR'("01"))
      AND (fsm_output(3))) OR (and_dcpl_105 AND and_dcpl_40 AND (fsm_output(4)));
  or_86_nl <= (NOT (butterFly_f2_acc_1_tmp(0))) OR (butterFly_f2_acc_1_tmp(2)) OR
      (NOT (butterFly_f2_acc_1_tmp(3)));
  or_84_nl <= (NOT (butterFly_f2_acc_1_tmp(0))) OR (butterFly_f2_acc_1_tmp(2));
  mux_26_nl <= MUX_s_1_2_2(not_tmp_62, or_tmp_25, or_84_nl);
  mux_27_nl <= MUX_s_1_2_2(or_86_nl, mux_26_nl, butterFly_f1_acc_1_tmp(0));
  or_83_nl <= (NOT (butterFly_f1_acc_1_tmp(0))) OR (butterFly_f1_acc_1_tmp(2)) OR
      (NOT (butterFly_f1_acc_1_tmp(3)));
  mux_28_nl <= MUX_s_1_2_2(mux_27_nl, or_83_nl, butterFly_f2_acc_1_tmp(1));
  mux_29_nl <= MUX_s_1_2_2(mux_28_nl, or_dcpl_54, butterFly_f1_acc_1_tmp(1));
  for_or_1_seb <= (NOT (fsm_output(5))) OR mux_29_nl OR (NOT INNER_LOOP_stage_0_1);
  or_190_rmff <= (and_dcpl_103 AND CONV_SL_1_1(butterFly_acc_5_itm_3(1 DOWNTO 0)=STD_LOGIC_VECTOR'("10"))
      AND (fsm_output(3))) OR (and_dcpl_105 AND and_dcpl_52 AND (fsm_output(4)));
  mux_30_nl <= MUX_s_1_2_2(or_tmp_21, mux_tmp_23, butterFly_f2_acc_1_tmp(1));
  mux_31_nl <= MUX_s_1_2_2(or_dcpl_57, mux_30_nl, butterFly_f1_acc_1_tmp(1));
  for_or_seb <= (NOT (fsm_output(5))) OR mux_31_nl OR (NOT INNER_LOOP_stage_0_1);
  nor_9_cse <= NOT(INNER_LOOP_stage_0_1 OR INNER_LOOP_stage_0);
  butterFly_f1_nor_8_cse <= NOT((butterFly_f1_acc_1_tmp(2)) OR (butterFly_f1_acc_1_tmp(0)));
  INNER_LOOP_j_or_cse <= CONV_SL_1_1(fsm_output(5 DOWNTO 3)/=STD_LOGIC_VECTOR'("000"));
  INNER_LOOP_or_1_cse <= (fsm_output(2)) OR (fsm_output(5));
  for_i_10_0_sva_2 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(butterFly_idx2_13_0_sva_2_9_0),
      10), 11) + UNSIGNED'( "00000000001"), 11));
  butterFly_f2_acc_1_tmp <= STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(butterFly_idx2_13_0_sva_1(13
      DOWNTO 10)) + UNSIGNED(STAGE_LOOP_i_3_0_sva), 4));
  butterFly_f1_acc_1_tmp <= STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(INNER_LOOP_idx1_acc_psp_sva_1(12
      DOWNTO 9)) + UNSIGNED(STAGE_LOOP_i_3_0_sva), 4));
  INNER_LOOP_j_9_0_sva_2 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(INNER_LOOP_j_9_0_sva_8_0),
      9), 10) + UNSIGNED'( "0000000001"), 10));
  mult_if_acc_nl <= STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(mult_res_sva_1) - UNSIGNED(p_sva),
      32));
  mult_if_acc_1_nl <= STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED('1' & mult_res_sva_1)
      + CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(NOT p_sva), 32), 33) + UNSIGNED'( "000000000000000000000000000000001"),
      33));
  mult_res_lpi_3_dfm_mx0 <= MUX_v_32_2_2(STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(mult_if_acc_nl),
      32)), mult_res_sva_1, mult_if_acc_1_nl(32));
  mult_res_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(mult_z_mul_itm_1) - UNSIGNED(mult_z_mul_itm),
      32));
  modulo_sub_base_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(tmp_lpi_3_dfm) - SIGNED(mult_res_lpi_3_dfm_1),
      32));
  modulo_add_base_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(tmp_lpi_3_dfm)
      + UNSIGNED(mult_res_lpi_3_dfm_1), 32));
  INNER_LOOP_idx1_acc_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(INNER_LOOP_idx1_mul_itm)
      + UNSIGNED(INNER_LOOP_k_13_0_sva(13 DOWNTO 1)), 13));
  butterFly_idx2_13_0_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(INNER_LOOP_idx1_acc_psp_sva_1
      & (INNER_LOOP_k_13_0_sva(0))) + CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(operator_20_false_rshift_psp_sva),
      10), 14), 14));
  operator_20_false_acc_nl <= STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED('1' & (NOT z_out))
      + SIGNED'( "01011"), 5));
  operator_20_false_acc_itm_4_1 <= operator_20_false_acc_nl(4);
  or_dcpl_16 <= CONV_SL_1_1(butterFly_f2_acc_1_tmp(1 DOWNTO 0)/=STD_LOGIC_VECTOR'("00"));
  or_dcpl_17 <= CONV_SL_1_1(butterFly_f2_acc_1_tmp(3 DOWNTO 2)/=STD_LOGIC_VECTOR'("00"));
  or_dcpl_18 <= or_dcpl_17 OR or_dcpl_16;
  and_dcpl_23 <= NOT(CONV_SL_1_1(butterFly_acc_5_itm_3(1 DOWNTO 0)/=STD_LOGIC_VECTOR'("00")));
  and_dcpl_24 <= (NOT (butterFly_acc_5_itm_3(2))) AND INNER_LOOP_stage_0_4;
  and_dcpl_27 <= NOT(CONV_SL_1_1(butterFly_acc_itm_2(1 DOWNTO 0)/=STD_LOGIC_VECTOR'("00")));
  and_dcpl_28 <= INNER_LOOP_stage_0_3 AND (NOT (butterFly_acc_itm_2(2)));
  and_dcpl_29 <= and_dcpl_28 AND (NOT (butterFly_acc_itm_2(3)));
  or_tmp_6 <= (butterFly_f1_acc_1_tmp(0)) OR (butterFly_f1_acc_1_tmp(2)) OR (butterFly_f1_acc_1_tmp(3));
  or_tmp_9 <= CONV_SL_1_1(butterFly_f1_acc_1_tmp(3 DOWNTO 2)/=STD_LOGIC_VECTOR'("00"));
  or_27_cse <= (butterFly_f2_acc_1_tmp(0)) OR (butterFly_f2_acc_1_tmp(2)) OR (butterFly_f2_acc_1_tmp(3));
  and_36_nl <= or_27_cse AND or_tmp_9;
  mux_tmp_2 <= MUX_s_1_2_2(and_36_nl, or_27_cse, butterFly_f1_acc_1_tmp(0));
  and_dcpl_35 <= INNER_LOOP_stage_0_1 AND (NOT (butterFly_f1_acc_1_tmp(1)));
  and_dcpl_37 <= butterFly_f1_nor_8_cse AND and_dcpl_35;
  or_dcpl_20 <= CONV_SL_1_1(butterFly_f1_acc_1_tmp(1 DOWNTO 0)/=STD_LOGIC_VECTOR'("00"));
  or_dcpl_22 <= CONV_SL_1_1(butterFly_f2_acc_1_tmp(1 DOWNTO 0)/=STD_LOGIC_VECTOR'("01"));
  or_dcpl_23 <= or_dcpl_17 OR or_dcpl_22;
  and_dcpl_40 <= CONV_SL_1_1(butterFly_acc_itm_2(1 DOWNTO 0)=STD_LOGIC_VECTOR'("01"));
  and_dcpl_42 <= (butterFly_acc_5_itm_2(0)) AND (NOT (butterFly_acc_5_itm_2(2)));
  and_dcpl_43 <= INNER_LOOP_stage_0_3 AND (NOT (butterFly_acc_5_itm_2(3)));
  and_dcpl_44 <= and_dcpl_43 AND (NOT (butterFly_acc_5_itm_2(1)));
  or_tmp_10 <= (NOT (butterFly_f1_acc_1_tmp(0))) OR (butterFly_f1_acc_1_tmp(2)) OR
      (butterFly_f1_acc_1_tmp(3));
  or_36_cse <= (NOT (butterFly_f2_acc_1_tmp(0))) OR (butterFly_f2_acc_1_tmp(2)) OR
      (butterFly_f2_acc_1_tmp(3));
  and_52_nl <= or_36_cse AND or_tmp_9;
  mux_tmp_5 <= MUX_s_1_2_2(or_36_cse, and_52_nl, butterFly_f1_acc_1_tmp(0));
  and_dcpl_48 <= (NOT (butterFly_f1_acc_1_tmp(2))) AND (butterFly_f1_acc_1_tmp(0));
  and_dcpl_49 <= and_dcpl_48 AND and_dcpl_35;
  or_dcpl_25 <= CONV_SL_1_1(butterFly_f1_acc_1_tmp(1 DOWNTO 0)/=STD_LOGIC_VECTOR'("01"));
  or_dcpl_27 <= CONV_SL_1_1(butterFly_f2_acc_1_tmp(1 DOWNTO 0)/=STD_LOGIC_VECTOR'("10"));
  or_dcpl_28 <= or_dcpl_17 OR or_dcpl_27;
  and_dcpl_52 <= CONV_SL_1_1(butterFly_acc_itm_2(1 DOWNTO 0)=STD_LOGIC_VECTOR'("10"));
  and_dcpl_55 <= and_dcpl_43 AND (butterFly_acc_5_itm_2(1));
  and_dcpl_59 <= INNER_LOOP_stage_0_1 AND (butterFly_f1_acc_1_tmp(1));
  and_dcpl_60 <= butterFly_f1_nor_8_cse AND and_dcpl_59;
  or_dcpl_30 <= CONV_SL_1_1(butterFly_f1_acc_1_tmp(1 DOWNTO 0)/=STD_LOGIC_VECTOR'("10"));
  or_dcpl_32 <= NOT(CONV_SL_1_1(butterFly_f2_acc_1_tmp(1 DOWNTO 0)=STD_LOGIC_VECTOR'("11")));
  or_dcpl_33 <= or_dcpl_17 OR or_dcpl_32;
  and_dcpl_63 <= CONV_SL_1_1(butterFly_acc_itm_2(1 DOWNTO 0)=STD_LOGIC_VECTOR'("11"));
  or_dcpl_35 <= NOT(CONV_SL_1_1(butterFly_f1_acc_1_tmp(1 DOWNTO 0)=STD_LOGIC_VECTOR'("11")));
  or_dcpl_37 <= CONV_SL_1_1(butterFly_f2_acc_1_tmp(3 DOWNTO 2)/=STD_LOGIC_VECTOR'("01"));
  or_dcpl_38 <= or_dcpl_37 OR or_dcpl_16;
  and_dcpl_71 <= INNER_LOOP_stage_0_3 AND CONV_SL_1_1(butterFly_acc_itm_2(3 DOWNTO
      2)=STD_LOGIC_VECTOR'("01"));
  and_dcpl_73 <= (NOT (butterFly_acc_5_itm_2(0))) AND (butterFly_acc_5_itm_2(2));
  or_tmp_13 <= (butterFly_f1_acc_1_tmp(0)) OR (NOT (butterFly_f1_acc_1_tmp(2))) OR
      (butterFly_f1_acc_1_tmp(3));
  or_tmp_16 <= CONV_SL_1_1(butterFly_f1_acc_1_tmp(3 DOWNTO 2)/=STD_LOGIC_VECTOR'("01"));
  or_54_cse <= (butterFly_f2_acc_1_tmp(0)) OR (NOT (butterFly_f2_acc_1_tmp(2))) OR
      (butterFly_f2_acc_1_tmp(3));
  and_82_nl <= or_54_cse AND or_tmp_16;
  mux_tmp_12 <= MUX_s_1_2_2(and_82_nl, or_54_cse, butterFly_f1_acc_1_tmp(0));
  and_dcpl_78 <= (butterFly_f1_acc_1_tmp(2)) AND (NOT (butterFly_f1_acc_1_tmp(0)));
  or_dcpl_41 <= or_dcpl_37 OR or_dcpl_22;
  and_dcpl_83 <= (butterFly_acc_5_itm_2(0)) AND (butterFly_acc_5_itm_2(2));
  or_tmp_17 <= (NOT (butterFly_f1_acc_1_tmp(0))) OR (NOT (butterFly_f1_acc_1_tmp(2)))
      OR (butterFly_f1_acc_1_tmp(3));
  or_61_cse <= (NOT (butterFly_f2_acc_1_tmp(0))) OR (NOT (butterFly_f2_acc_1_tmp(2)))
      OR (butterFly_f2_acc_1_tmp(3));
  and_93_nl <= or_61_cse AND or_tmp_16;
  mux_tmp_15 <= MUX_s_1_2_2(or_61_cse, and_93_nl, butterFly_f1_acc_1_tmp(0));
  and_dcpl_87 <= (butterFly_f1_acc_1_tmp(2)) AND (butterFly_f1_acc_1_tmp(0));
  or_dcpl_44 <= or_dcpl_37 OR or_dcpl_27;
  or_dcpl_47 <= or_dcpl_37 OR or_dcpl_32;
  or_dcpl_50 <= CONV_SL_1_1(butterFly_f2_acc_1_tmp(3 DOWNTO 2)/=STD_LOGIC_VECTOR'("10"));
  or_dcpl_51 <= or_dcpl_50 OR or_dcpl_16;
  and_dcpl_103 <= and_dcpl_24 AND (butterFly_acc_5_itm_3(3));
  and_dcpl_105 <= and_dcpl_28 AND (butterFly_acc_itm_2(3));
  or_tmp_21 <= (butterFly_f1_acc_1_tmp(0)) OR (butterFly_f1_acc_1_tmp(2)) OR (NOT
      (butterFly_f1_acc_1_tmp(3)));
  or_tmp_25 <= CONV_SL_1_1(butterFly_f1_acc_1_tmp(3 DOWNTO 2)/=STD_LOGIC_VECTOR'("10"));
  not_tmp_62 <= NOT((butterFly_f2_acc_1_tmp(3)) OR (NOT or_tmp_25));
  or_76_nl <= (butterFly_f2_acc_1_tmp(0)) OR (butterFly_f2_acc_1_tmp(2));
  mux_22_nl <= MUX_s_1_2_2(not_tmp_62, or_tmp_25, or_76_nl);
  or_75_nl <= (butterFly_f2_acc_1_tmp(0)) OR (butterFly_f2_acc_1_tmp(2)) OR (NOT
      (butterFly_f2_acc_1_tmp(3)));
  mux_tmp_23 <= MUX_s_1_2_2(mux_22_nl, or_75_nl, butterFly_f1_acc_1_tmp(0));
  or_dcpl_54 <= or_dcpl_50 OR or_dcpl_22;
  or_dcpl_57 <= or_dcpl_50 OR or_dcpl_27;
  or_dcpl_62 <= (fsm_output(0)) OR (fsm_output(2));
  or_dcpl_63 <= CONV_SL_1_1(fsm_output(7 DOWNTO 6)/=STD_LOGIC_VECTOR'("00"));
  mux_3_nl <= MUX_s_1_2_2(mux_tmp_2, or_tmp_6, butterFly_f2_acc_1_tmp(1));
  mux_4_nl <= MUX_s_1_2_2(mux_3_nl, or_dcpl_18, butterFly_f1_acc_1_tmp(1));
  result_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_mx0c0 <= (NOT (fsm_output(5)))
      OR mux_4_nl OR (NOT INNER_LOOP_stage_0_1);
  butterFly_f2_mux1h_1_itm <= MUX1HOT_v_9_3_2(INNER_LOOP_idx1_acc_psp_sva_2_8_0,
      (butterFly_idx2_13_0_sva_2_9_0(9 DOWNTO 1)), (INNER_LOOP_idx1_acc_psp_sva_1(8
      DOWNTO 0)), STD_LOGIC_VECTOR'( (fsm_output(3)) & (fsm_output(4)) & (fsm_output(5))));
  butterFly_f2_mux1h_42_itm <= MUX1HOT_s_1_3_2(INNER_LOOP_k_13_0_sva_2_0, (butterFly_idx2_13_0_sva_2_9_0(0)),
      (INNER_LOOP_k_13_0_sva(0)), STD_LOGIC_VECTOR'( (fsm_output(3)) & (fsm_output(4))
      & (fsm_output(5))));
  for_mux1h_14_rmff_9_1 <= MUX1HOT_v_9_3_2((butterFly_idx2_13_0_sva_3_9_0(9 DOWNTO
      1)), INNER_LOOP_idx1_acc_psp_sva_2_8_0, (INNER_LOOP_idx1_acc_psp_sva_1(8 DOWNTO
      0)), STD_LOGIC_VECTOR'( (fsm_output(3)) & (fsm_output(4)) & (fsm_output(5))));
  for_mux1h_14_rmff_0 <= MUX1HOT_s_1_3_2((butterFly_idx2_13_0_sva_3_9_0(0)), INNER_LOOP_k_13_0_sva_2_0,
      (INNER_LOOP_k_13_0_sva(0)), STD_LOGIC_VECTOR'( (fsm_output(3)) & (fsm_output(4))
      & (fsm_output(5))));
  vec_rsci_adra_d <= butterFly_idx2_13_0_sva_2_9_0;
  and_142_nl <= INNER_LOOP_stage_0 AND (fsm_output(1));
  vec_rsci_rwA_rw_ram_ir_internal_RMASK_B_d <= STD_LOGIC_VECTOR'( '0' & and_142_nl);
  twiddle_rsci_adra_d_pff <= STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED'( UNSIGNED(for_i_slc_for_i_10_0_9_0_1_itm_1)
      * UNSIGNED(INNER_LOOP_k_13_0_sva(9 DOWNTO 0))), 10));
  twiddle_rsci_rwA_rw_ram_ir_internal_RMASK_B_d <= STD_LOGIC_VECTOR'( '0' & and_144_rmff);
  twiddle_h_rsci_rwA_rw_ram_ir_internal_RMASK_B_d <= STD_LOGIC_VECTOR'( '0' & and_144_rmff);
  for_mux1h_3_nl <= MUX1HOT_v_10_4_2(for_i_slc_for_i_10_0_9_0_1_itm_1, butterFly_idx2_13_0_sva_3_9_0,
      (INNER_LOOP_idx1_acc_psp_sva_2_8_0 & INNER_LOOP_k_13_0_sva_2_0), (butterFly_idx2_13_0_sva_1(9
      DOWNTO 0)), STD_LOGIC_VECTOR'( (fsm_output(1)) & (fsm_output(3)) & (fsm_output(4))
      & (fsm_output(5))));
  result_rsc_0_0_i_adra_d <= (INNER_LOOP_idx1_acc_psp_sva_1(8 DOWNTO 0)) & (INNER_LOOP_k_13_0_sva(0))
      & for_mux1h_3_nl;
  result_rsc_0_0_i_da_d <= MUX1HOT_v_32_3_2((vec_rsci_qa_d(31 DOWNTO 0)), mult_res_lpi_3_dfm_1,
      modulo_add_qr_lpi_3_dfm_1, STD_LOGIC_VECTOR'( (fsm_output(1)) & (fsm_output(3))
      & (fsm_output(4))));
  result_rsc_0_0_i_wea_d <= STD_LOGIC_VECTOR'( '0' & or_112_rmff);
  for_for_for_nor_10_nl <= NOT(or_tmp_9 OR or_dcpl_20 OR result_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_mx0c0);
  for_for_for_nor_11_nl <= NOT((or_dcpl_18 AND (NOT (butterFly_f1_acc_1_tmp(3)))
      AND and_dcpl_37 AND (fsm_output(5))) OR result_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_mx0c0);
  result_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d <= STD_LOGIC_VECTOR'( for_for_for_nor_10_nl
      & for_for_for_nor_11_nl);
  result_rsc_0_0_i_rwA_rw_ram_ir_internal_WMASK_B_d <= STD_LOGIC_VECTOR'( '0' & or_112_rmff);
  result_rsc_1_0_i_adra_d <= (butterFly_idx2_13_0_sva_1(9 DOWNTO 0)) & butterFly_f2_mux1h_1_itm
      & butterFly_f2_mux1h_42_itm;
  result_rsc_1_0_i_da_d_pff <= MUX_v_32_2_2(modulo_add_qr_lpi_3_dfm_1, mult_res_lpi_3_dfm_mx0,
      fsm_output(4));
  result_rsc_1_0_i_wea_d <= STD_LOGIC_VECTOR'( '0' & or_120_rmff);
  for_for_for_nor_9_nl <= NOT((or_dcpl_23 AND (NOT (butterFly_f1_acc_1_tmp(3))) AND
      and_dcpl_49 AND (fsm_output(5))) OR for_or_9_seb);
  for_for_for_nor_12_nl <= NOT(or_tmp_9 OR or_dcpl_25 OR for_or_9_seb);
  result_rsc_1_0_i_rwA_rw_ram_ir_internal_RMASK_B_d <= STD_LOGIC_VECTOR'( for_for_for_nor_9_nl
      & for_for_for_nor_12_nl);
  result_rsc_1_0_i_rwA_rw_ram_ir_internal_WMASK_B_d <= STD_LOGIC_VECTOR'( '0' & or_120_rmff);
  result_rsc_2_0_i_adra_d <= (butterFly_idx2_13_0_sva_1(9 DOWNTO 0)) & butterFly_f2_mux1h_1_itm
      & butterFly_f2_mux1h_42_itm;
  result_rsc_2_0_i_wea_d <= STD_LOGIC_VECTOR'( '0' & or_128_rmff);
  for_for_for_nor_8_nl <= NOT((or_dcpl_28 AND (NOT (butterFly_f1_acc_1_tmp(3))) AND
      and_dcpl_60 AND (fsm_output(5))) OR for_or_8_seb);
  for_for_for_nor_13_nl <= NOT(or_tmp_9 OR or_dcpl_30 OR for_or_8_seb);
  result_rsc_2_0_i_rwA_rw_ram_ir_internal_RMASK_B_d <= STD_LOGIC_VECTOR'( for_for_for_nor_8_nl
      & for_for_for_nor_13_nl);
  result_rsc_2_0_i_rwA_rw_ram_ir_internal_WMASK_B_d <= STD_LOGIC_VECTOR'( '0' & or_128_rmff);
  result_rsc_3_0_i_adra_d <= (butterFly_idx2_13_0_sva_1(9 DOWNTO 0)) & butterFly_f2_mux1h_1_itm
      & butterFly_f2_mux1h_42_itm;
  result_rsc_3_0_i_wea_d <= STD_LOGIC_VECTOR'( '0' & or_136_rmff);
  for_for_for_nor_7_nl <= NOT((or_dcpl_33 AND (NOT (butterFly_f1_acc_1_tmp(3))) AND
      and_dcpl_48 AND and_dcpl_59 AND (fsm_output(5))) OR for_or_7_seb);
  for_for_for_nor_14_nl <= NOT(or_tmp_9 OR or_dcpl_35 OR for_or_7_seb);
  result_rsc_3_0_i_rwA_rw_ram_ir_internal_RMASK_B_d <= STD_LOGIC_VECTOR'( for_for_for_nor_7_nl
      & for_for_for_nor_14_nl);
  result_rsc_3_0_i_rwA_rw_ram_ir_internal_WMASK_B_d <= STD_LOGIC_VECTOR'( '0' & or_136_rmff);
  result_rsc_4_0_i_adra_d <= (butterFly_idx2_13_0_sva_1(9 DOWNTO 0)) & butterFly_f2_mux1h_1_itm
      & butterFly_f2_mux1h_42_itm;
  result_rsc_4_0_i_wea_d <= STD_LOGIC_VECTOR'( '0' & or_144_rmff);
  for_for_for_nor_6_nl <= NOT((or_dcpl_38 AND (NOT (butterFly_f1_acc_1_tmp(3))) AND
      and_dcpl_78 AND and_dcpl_35 AND (fsm_output(5))) OR for_or_6_seb);
  for_for_for_nor_15_nl <= NOT(or_tmp_16 OR or_dcpl_20 OR for_or_6_seb);
  result_rsc_4_0_i_rwA_rw_ram_ir_internal_RMASK_B_d <= STD_LOGIC_VECTOR'( for_for_for_nor_6_nl
      & for_for_for_nor_15_nl);
  result_rsc_4_0_i_rwA_rw_ram_ir_internal_WMASK_B_d <= STD_LOGIC_VECTOR'( '0' & or_144_rmff);
  result_rsc_5_0_i_adra_d <= (butterFly_idx2_13_0_sva_1(9 DOWNTO 0)) & butterFly_f2_mux1h_1_itm
      & butterFly_f2_mux1h_42_itm;
  result_rsc_5_0_i_wea_d <= STD_LOGIC_VECTOR'( '0' & or_152_rmff);
  for_for_for_nor_5_nl <= NOT((or_dcpl_41 AND (NOT (butterFly_f1_acc_1_tmp(3))) AND
      and_dcpl_87 AND and_dcpl_35 AND (fsm_output(5))) OR for_or_5_seb);
  for_for_for_nor_16_nl <= NOT(or_tmp_16 OR or_dcpl_25 OR for_or_5_seb);
  result_rsc_5_0_i_rwA_rw_ram_ir_internal_RMASK_B_d <= STD_LOGIC_VECTOR'( for_for_for_nor_5_nl
      & for_for_for_nor_16_nl);
  result_rsc_5_0_i_rwA_rw_ram_ir_internal_WMASK_B_d <= STD_LOGIC_VECTOR'( '0' & or_152_rmff);
  result_rsc_6_0_i_adra_d <= (butterFly_idx2_13_0_sva_1(9 DOWNTO 0)) & butterFly_f2_mux1h_1_itm
      & butterFly_f2_mux1h_42_itm;
  result_rsc_6_0_i_wea_d <= STD_LOGIC_VECTOR'( '0' & or_160_rmff);
  for_for_for_nor_4_nl <= NOT((or_dcpl_44 AND (NOT (butterFly_f1_acc_1_tmp(3))) AND
      and_dcpl_78 AND and_dcpl_59 AND (fsm_output(5))) OR for_or_4_seb);
  for_for_for_nor_17_nl <= NOT(or_tmp_16 OR or_dcpl_30 OR for_or_4_seb);
  result_rsc_6_0_i_rwA_rw_ram_ir_internal_RMASK_B_d <= STD_LOGIC_VECTOR'( for_for_for_nor_4_nl
      & for_for_for_nor_17_nl);
  result_rsc_6_0_i_rwA_rw_ram_ir_internal_WMASK_B_d <= STD_LOGIC_VECTOR'( '0' & or_160_rmff);
  result_rsc_7_0_i_adra_d <= (butterFly_idx2_13_0_sva_1(9 DOWNTO 0)) & butterFly_f2_mux1h_1_itm
      & butterFly_f2_mux1h_42_itm;
  result_rsc_7_0_i_wea_d <= STD_LOGIC_VECTOR'( '0' & or_168_rmff);
  for_for_for_nor_3_nl <= NOT((or_dcpl_47 AND (NOT (butterFly_f1_acc_1_tmp(3))) AND
      and_dcpl_87 AND and_dcpl_59 AND (fsm_output(5))) OR for_or_3_seb);
  for_for_for_nor_18_nl <= NOT(or_tmp_16 OR or_dcpl_35 OR for_or_3_seb);
  result_rsc_7_0_i_rwA_rw_ram_ir_internal_RMASK_B_d <= STD_LOGIC_VECTOR'( for_for_for_nor_3_nl
      & for_for_for_nor_18_nl);
  result_rsc_7_0_i_rwA_rw_ram_ir_internal_WMASK_B_d <= STD_LOGIC_VECTOR'( '0' & or_168_rmff);
  result_rsc_8_0_i_adra_d <= (butterFly_idx2_13_0_sva_1(9 DOWNTO 0)) & for_mux1h_14_rmff_9_1
      & for_mux1h_14_rmff_0;
  result_rsc_8_0_i_da_d_pff <= MUX_v_32_2_2(mult_res_lpi_3_dfm_1, modulo_add_qr_lpi_3_dfm_1,
      fsm_output(4));
  result_rsc_8_0_i_wea_d <= STD_LOGIC_VECTOR'( '0' & or_176_rmff);
  for_for_for_nor_2_nl <= NOT((or_dcpl_51 AND (butterFly_f1_acc_1_tmp(3)) AND and_dcpl_37
      AND (fsm_output(5))) OR for_or_2_seb);
  for_for_for_nor_19_nl <= NOT(or_tmp_25 OR or_dcpl_20 OR for_or_2_seb);
  result_rsc_8_0_i_rwA_rw_ram_ir_internal_RMASK_B_d <= STD_LOGIC_VECTOR'( for_for_for_nor_2_nl
      & for_for_for_nor_19_nl);
  result_rsc_8_0_i_rwA_rw_ram_ir_internal_WMASK_B_d <= STD_LOGIC_VECTOR'( '0' & or_176_rmff);
  result_rsc_9_0_i_adra_d <= (butterFly_idx2_13_0_sva_1(9 DOWNTO 0)) & for_mux1h_14_rmff_9_1
      & for_mux1h_14_rmff_0;
  result_rsc_9_0_i_wea_d <= STD_LOGIC_VECTOR'( '0' & or_183_rmff);
  for_for_for_nor_1_nl <= NOT((or_dcpl_54 AND (butterFly_f1_acc_1_tmp(3)) AND and_dcpl_49
      AND (fsm_output(5))) OR for_or_1_seb);
  for_for_for_nor_20_nl <= NOT(or_tmp_25 OR or_dcpl_25 OR for_or_1_seb);
  result_rsc_9_0_i_rwA_rw_ram_ir_internal_RMASK_B_d <= STD_LOGIC_VECTOR'( for_for_for_nor_1_nl
      & for_for_for_nor_20_nl);
  result_rsc_9_0_i_rwA_rw_ram_ir_internal_WMASK_B_d <= STD_LOGIC_VECTOR'( '0' & or_183_rmff);
  result_rsc_10_0_i_adra_d <= (butterFly_idx2_13_0_sva_1(9 DOWNTO 0)) & for_mux1h_14_rmff_9_1
      & for_mux1h_14_rmff_0;
  result_rsc_10_0_i_wea_d <= STD_LOGIC_VECTOR'( '0' & or_190_rmff);
  for_for_for_nor_nl <= NOT((or_dcpl_57 AND (butterFly_f1_acc_1_tmp(3)) AND and_dcpl_60
      AND (fsm_output(5))) OR for_or_seb);
  for_for_for_nor_21_nl <= NOT(or_tmp_25 OR or_dcpl_30 OR for_or_seb);
  result_rsc_10_0_i_rwA_rw_ram_ir_internal_RMASK_B_d <= STD_LOGIC_VECTOR'( for_for_for_nor_nl
      & for_for_for_nor_21_nl);
  result_rsc_10_0_i_rwA_rw_ram_ir_internal_WMASK_B_d <= STD_LOGIC_VECTOR'( '0' &
      or_190_rmff);
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( ((fsm_output(7)) OR (fsm_output(0))) = '1' ) THEN
        p_sva <= p_rsci_idat;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        reg_vec_rsc_triosy_obj_ld_cse <= '0';
        INNER_LOOP_stage_0 <= '0';
        butterFly_acc_5_itm_3 <= STD_LOGIC_VECTOR'( "0000");
        INNER_LOOP_stage_0_4 <= '0';
      ELSE
        reg_vec_rsc_triosy_obj_ld_cse <= operator_20_false_acc_itm_4_1 AND (fsm_output(6));
        INNER_LOOP_stage_0 <= (butterFly_mux_nl AND (NOT(or_dcpl_63 OR (INNER_LOOP_stage_0_1
            AND (INNER_LOOP_j_9_0_sva_2(9)) AND (fsm_output(3)))))) OR or_dcpl_62;
        butterFly_acc_5_itm_3 <= butterFly_acc_5_itm_2;
        INNER_LOOP_stage_0_4 <= INNER_LOOP_stage_0_3 AND (fsm_output(5));
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      mult_t_mul_cmp_b <= INNER_LOOP_tf_h_slc_twiddle_h_rsci_qa_d_31_0_itm_1;
      mult_res_lpi_3_dfm_1 <= MUX1HOT_v_32_12_2((result_rsc_0_0_i_qa_d(31 DOWNTO
          0)), (result_rsc_1_0_i_qa_d(63 DOWNTO 32)), (result_rsc_2_0_i_qa_d(63 DOWNTO
          32)), (result_rsc_3_0_i_qa_d(63 DOWNTO 32)), (result_rsc_4_0_i_qa_d(63
          DOWNTO 32)), (result_rsc_5_0_i_qa_d(63 DOWNTO 32)), (result_rsc_6_0_i_qa_d(63
          DOWNTO 32)), (result_rsc_7_0_i_qa_d(63 DOWNTO 32)), (result_rsc_8_0_i_qa_d(63
          DOWNTO 32)), (result_rsc_9_0_i_qa_d(63 DOWNTO 32)), (result_rsc_10_0_i_qa_d(63
          DOWNTO 32)), mult_res_lpi_3_dfm, STD_LOGIC_VECTOR'( mult_res_and_nl & butterFly_f2_butterFly_f2_and_nl
          & butterFly_f2_butterFly_f2_and_1_nl & mult_res_and_1_nl & butterFly_f2_butterFly_f2_and_3_nl
          & mult_res_and_2_nl & mult_res_and_3_nl & mult_res_and_4_nl & butterFly_f2_butterFly_f2_and_7_nl
          & mult_res_and_5_nl & mult_res_and_6_nl & (fsm_output(5))));
      butterFly_idx2_13_0_sva_3_9_0 <= MUX_v_10_2_2(('0' & (z_out_3(8 DOWNTO 0))),
          butterFly_idx2_13_0_sva_2_9_0, fsm_output(5));
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( INNER_LOOP_stage_0_2 = '1' ) THEN
        mult_t_mul_cmp_a_drv <= MUX_v_32_2_2(('0' & (modulo_sub_base_sva_1(30 DOWNTO
            0))), STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(modulo_sub_qif_acc_nl),
            32)), modulo_sub_base_sva_1(31));
        tmp_lpi_3_dfm <= MUX1HOT_v_32_11_2((result_rsc_0_0_i_qa_d(63 DOWNTO 32)),
            (result_rsc_1_0_i_qa_d(31 DOWNTO 0)), (result_rsc_2_0_i_qa_d(31 DOWNTO
            0)), (result_rsc_3_0_i_qa_d(31 DOWNTO 0)), (result_rsc_4_0_i_qa_d(31
            DOWNTO 0)), (result_rsc_5_0_i_qa_d(31 DOWNTO 0)), (result_rsc_6_0_i_qa_d(31
            DOWNTO 0)), (result_rsc_7_0_i_qa_d(31 DOWNTO 0)), (result_rsc_8_0_i_qa_d(31
            DOWNTO 0)), (result_rsc_9_0_i_qa_d(31 DOWNTO 0)), (result_rsc_10_0_i_qa_d(31
            DOWNTO 0)), STD_LOGIC_VECTOR'( butterFly_f1_butterFly_f1_nor_itm_1 &
            butterFly_f1_butterFly_f1_and_nl & butterFly_f1_butterFly_f1_and_1_nl
            & butterFly_f1_butterFly_f1_and_2_itm_1 & butterFly_f1_butterFly_f1_and_3_nl
            & butterFly_f1_butterFly_f1_and_4_itm_1 & butterFly_f1_butterFly_f1_and_5_itm_1
            & butterFly_f1_butterFly_f1_and_6_itm_1 & butterFly_f1_butterFly_f1_and_7_nl
            & butterFly_f1_butterFly_f1_and_8_itm_1 & butterFly_f1_butterFly_f1_and_9_itm_1));
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( INNER_LOOP_j_or_cse = '0' ) THEN
        for_i_slc_for_i_10_0_9_0_1_itm_1 <= MUX_v_10_2_2(butterFly_idx2_13_0_sva_2_9_0,
            (z_out_1(9 DOWNTO 0)), fsm_output(2));
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        INNER_LOOP_stage_0_1 <= '0';
      ELSIF ( ((fsm_output(0)) OR (fsm_output(1)) OR (fsm_output(5)) OR (fsm_output(2)))
          = '1' ) THEN
        INNER_LOOP_stage_0_1 <= (INNER_LOOP_stage_0 AND (NOT (fsm_output(0)))) OR
            (fsm_output(2));
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( ((fsm_output(5)) OR (fsm_output(1)) OR (fsm_output(2)) OR (fsm_output(7))
          OR (fsm_output(0)) OR (fsm_output(6))) = '1' ) THEN
        butterFly_idx2_13_0_sva_2_9_0 <= MUX_v_10_2_2(STD_LOGIC_VECTOR'("0000000000"),
            for_i_for_i_mux_1_nl, INNER_LOOP_nor_nl);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( ((fsm_output(6)) OR (fsm_output(1))) = '1' ) THEN
        STAGE_LOOP_i_3_0_sva <= MUX_v_4_2_2(STD_LOGIC_VECTOR'( "0001"), z_out, fsm_output(6));
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(5)) = '1' ) THEN
        modulo_add_qr_lpi_3_dfm_1 <= modulo_add_qr_lpi_3_dfm;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(5)) = '1' ) THEN
        INNER_LOOP_idx1_acc_psp_sva_2_8_0 <= INNER_LOOP_idx1_acc_psp_sva_1_8_0;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(5)) = '1' ) THEN
        INNER_LOOP_k_13_0_sva_2_0 <= INNER_LOOP_k_13_0_sva_1_0;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        butterFly_acc_itm_2 <= STD_LOGIC_VECTOR'( "0000");
      ELSIF ( (fsm_output(5)) = '1' ) THEN
        butterFly_acc_itm_2 <= butterFly_acc_itm_1;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( INNER_LOOP_stage_0_1 = '1' ) THEN
        INNER_LOOP_idx1_mul_itm <= z_out_2(12 DOWNTO 0);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        butterFly_f2_butterFly_f2_nor_itm_1 <= '0';
        butterFly_f2_acc_1_svs_1 <= STD_LOGIC_VECTOR'( "0000");
        butterFly_f2_nor_itm_1 <= '0';
        butterFly_f2_nor_1_itm_1 <= '0';
        butterFly_f2_butterFly_f2_and_2_itm_1 <= '0';
        butterFly_f2_nor_3_itm_1 <= '0';
        butterFly_f2_butterFly_f2_and_4_itm_1 <= '0';
        butterFly_f2_butterFly_f2_and_5_itm_1 <= '0';
        butterFly_f2_butterFly_f2_and_6_itm_1 <= '0';
        butterFly_f2_nor_6_itm_1 <= '0';
        butterFly_f2_butterFly_f2_and_8_itm_1 <= '0';
        butterFly_f2_butterFly_f2_and_9_itm_1 <= '0';
        butterFly_f1_butterFly_f1_nor_itm_1 <= '0';
        butterFly_f1_acc_1_svs_1 <= STD_LOGIC_VECTOR'( "0000");
        butterFly_f1_nor_itm_1 <= '0';
        butterFly_f1_nor_1_itm_1 <= '0';
        butterFly_f1_butterFly_f1_and_2_itm_1 <= '0';
        butterFly_f1_nor_3_itm_1 <= '0';
        butterFly_f1_butterFly_f1_and_4_itm_1 <= '0';
        butterFly_f1_butterFly_f1_and_5_itm_1 <= '0';
        butterFly_f1_butterFly_f1_and_6_itm_1 <= '0';
        butterFly_f1_nor_6_itm_1 <= '0';
        butterFly_f1_butterFly_f1_and_8_itm_1 <= '0';
        butterFly_f1_butterFly_f1_and_9_itm_1 <= '0';
      ELSIF ( INNER_LOOP_stage_0_1 = '1' ) THEN
        butterFly_f2_butterFly_f2_nor_itm_1 <= NOT(CONV_SL_1_1(butterFly_f2_acc_1_tmp/=STD_LOGIC_VECTOR'("0000")));
        butterFly_f2_acc_1_svs_1 <= butterFly_f2_acc_1_tmp;
        butterFly_f2_nor_itm_1 <= NOT(CONV_SL_1_1(butterFly_f2_acc_1_tmp(3 DOWNTO
            1)/=STD_LOGIC_VECTOR'("000")));
        butterFly_f2_nor_1_itm_1 <= NOT((butterFly_f2_acc_1_tmp(3)) OR (butterFly_f2_acc_1_tmp(2))
            OR (butterFly_f2_acc_1_tmp(0)));
        butterFly_f2_butterFly_f2_and_2_itm_1 <= CONV_SL_1_1(butterFly_f2_acc_1_tmp=STD_LOGIC_VECTOR'("0011"));
        butterFly_f2_nor_3_itm_1 <= NOT((butterFly_f2_acc_1_tmp(3)) OR (butterFly_f2_acc_1_tmp(1))
            OR (butterFly_f2_acc_1_tmp(0)));
        butterFly_f2_butterFly_f2_and_4_itm_1 <= CONV_SL_1_1(butterFly_f2_acc_1_tmp=STD_LOGIC_VECTOR'("0101"));
        butterFly_f2_butterFly_f2_and_5_itm_1 <= CONV_SL_1_1(butterFly_f2_acc_1_tmp=STD_LOGIC_VECTOR'("0110"));
        butterFly_f2_butterFly_f2_and_6_itm_1 <= CONV_SL_1_1(butterFly_f2_acc_1_tmp=STD_LOGIC_VECTOR'("0111"));
        butterFly_f2_nor_6_itm_1 <= NOT(CONV_SL_1_1(butterFly_f2_acc_1_tmp(2 DOWNTO
            0)/=STD_LOGIC_VECTOR'("000")));
        butterFly_f2_butterFly_f2_and_8_itm_1 <= CONV_SL_1_1(butterFly_f2_acc_1_tmp=STD_LOGIC_VECTOR'("1001"));
        butterFly_f2_butterFly_f2_and_9_itm_1 <= CONV_SL_1_1(butterFly_f2_acc_1_tmp=STD_LOGIC_VECTOR'("1010"));
        butterFly_f1_butterFly_f1_nor_itm_1 <= NOT(CONV_SL_1_1(butterFly_f1_acc_1_tmp/=STD_LOGIC_VECTOR'("0000")));
        butterFly_f1_acc_1_svs_1 <= butterFly_f1_acc_1_tmp;
        butterFly_f1_nor_itm_1 <= NOT(CONV_SL_1_1(butterFly_f1_acc_1_tmp(3 DOWNTO
            1)/=STD_LOGIC_VECTOR'("000")));
        butterFly_f1_nor_1_itm_1 <= NOT((butterFly_f1_acc_1_tmp(3)) OR (butterFly_f1_acc_1_tmp(2))
            OR (butterFly_f1_acc_1_tmp(0)));
        butterFly_f1_butterFly_f1_and_2_itm_1 <= CONV_SL_1_1(butterFly_f1_acc_1_tmp=STD_LOGIC_VECTOR'("0011"));
        butterFly_f1_nor_3_itm_1 <= NOT((butterFly_f1_acc_1_tmp(3)) OR (butterFly_f1_acc_1_tmp(1))
            OR (butterFly_f1_acc_1_tmp(0)));
        butterFly_f1_butterFly_f1_and_4_itm_1 <= CONV_SL_1_1(butterFly_f1_acc_1_tmp=STD_LOGIC_VECTOR'("0101"));
        butterFly_f1_butterFly_f1_and_5_itm_1 <= CONV_SL_1_1(butterFly_f1_acc_1_tmp=STD_LOGIC_VECTOR'("0110"));
        butterFly_f1_butterFly_f1_and_6_itm_1 <= CONV_SL_1_1(butterFly_f1_acc_1_tmp=STD_LOGIC_VECTOR'("0111"));
        butterFly_f1_nor_6_itm_1 <= NOT(CONV_SL_1_1(butterFly_f1_acc_1_tmp(2 DOWNTO
            0)/=STD_LOGIC_VECTOR'("000")));
        butterFly_f1_butterFly_f1_and_8_itm_1 <= CONV_SL_1_1(butterFly_f1_acc_1_tmp=STD_LOGIC_VECTOR'("1001"));
        butterFly_f1_butterFly_f1_and_9_itm_1 <= (butterFly_f1_acc_1_tmp(3)) AND
            (butterFly_f1_acc_1_tmp(1)) AND butterFly_f1_nor_8_cse;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( ((INNER_LOOP_stage_0_1 OR (NOT (fsm_output(3)))) AND CONV_SL_1_1(fsm_output(5
          DOWNTO 4)=STD_LOGIC_VECTOR'("00"))) = '1' ) THEN
        INNER_LOOP_j_9_0_sva_8_0 <= MUX_v_9_2_2(STD_LOGIC_VECTOR'("000000000"), (INNER_LOOP_j_9_0_sva_2(8
            DOWNTO 0)), INNER_LOOP_j_or_cse);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( INNER_LOOP_j_or_cse = '0' ) THEN
        operator_20_false_acc_psp_sva <= STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(NOT
            STAGE_LOOP_i_3_0_sva) + SIGNED'( "1011"), 4));
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        butterFly_acc_5_itm_2 <= STD_LOGIC_VECTOR'( "0000");
      ELSIF ( (fsm_output(5)) = '1' ) THEN
        butterFly_acc_5_itm_2 <= butterFly_acc_5_itm_1;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(5)) = '1' ) THEN
        mult_z_mul_itm_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED'( UNSIGNED(mult_t_mul_cmp_a_drv)
            * UNSIGNED(INNER_LOOP_tf_slc_twiddle_rsci_qa_d_31_0_itm_1)), 32));
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(5)) = '1' ) THEN
        INNER_LOOP_tf_h_slc_twiddle_h_rsci_qa_d_31_0_itm_1 <= twiddle_h_rsci_qa_d(31
            DOWNTO 0);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( INNER_LOOP_j_or_cse = '0' ) THEN
        operator_20_false_rshift_psp_sva <= z_out_3;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        INNER_LOOP_stage_0_2 <= '0';
        INNER_LOOP_stage_0_3 <= '0';
      ELSIF ( INNER_LOOP_or_1_cse = '1' ) THEN
        INNER_LOOP_stage_0_2 <= INNER_LOOP_stage_0_1 AND (NOT (fsm_output(2)));
        INNER_LOOP_stage_0_3 <= INNER_LOOP_stage_0_2 AND (NOT (fsm_output(2)));
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(5)) = '1' ) THEN
        INNER_LOOP_tf_slc_twiddle_rsci_qa_d_31_0_itm_1 <= twiddle_rsci_qa_d(31 DOWNTO
            0);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        butterFly_acc_5_itm_1 <= STD_LOGIC_VECTOR'( "0000");
      ELSIF ( (fsm_output(5)) = '1' ) THEN
        butterFly_acc_5_itm_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(butterFly_idx2_13_0_sva_1(13
            DOWNTO 10)) + UNSIGNED(STAGE_LOOP_i_3_0_sva) + UNSIGNED'( "0001"), 4));
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        butterFly_acc_itm_1 <= STD_LOGIC_VECTOR'( "0000");
      ELSIF ( (fsm_output(5)) = '1' ) THEN
        butterFly_acc_itm_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(INNER_LOOP_idx1_acc_psp_sva_1(12
            DOWNTO 9)) + UNSIGNED(STAGE_LOOP_i_3_0_sva) + UNSIGNED'( "0001"), 4));
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(5)) = '1' ) THEN
        butterFly_idx2_13_0_sva_1_9_0 <= butterFly_idx2_13_0_sva_1(9 DOWNTO 0);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(5)) = '1' ) THEN
        INNER_LOOP_idx1_acc_psp_sva_1_8_0 <= INNER_LOOP_idx1_acc_psp_sva_1(8 DOWNTO
            0);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(5)) = '1' ) THEN
        INNER_LOOP_k_13_0_sva_1_0 <= INNER_LOOP_k_13_0_sva(0);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( INNER_LOOP_stage_0_3 = '1' ) THEN
        mult_z_mul_itm <= z_out_2;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(4)) = '0' ) THEN
        INNER_LOOP_k_13_0_sva <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(INNER_LOOP_j_9_0_sva_8_0),
            9), 14) - UNSIGNED(z_out_1), 14));
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (mux_1_nl AND INNER_LOOP_stage_0_3 AND (NOT (butterFly_acc_5_itm_2(2))))
          = '1' ) THEN
        mult_res_lpi_3_dfm <= mult_res_lpi_3_dfm_mx0;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( ((NOT(((CONV_SL_1_1(butterFly_acc_itm_1(1 DOWNTO 0)=STD_LOGIC_VECTOR'("11")))
          OR (butterFly_acc_itm_1(2))) AND (butterFly_acc_itm_1(3)))) AND INNER_LOOP_stage_0_2)
          = '1' ) THEN
        modulo_add_qr_lpi_3_dfm <= MUX_v_32_2_2(modulo_add_base_sva_1, STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(modulo_add_qif_acc_nl),
            32)), modulo_add_acc_1_nl(32));
      END IF;
    END IF;
  END PROCESS;
  INNER_LOOP_INNER_LOOP_and_nl <= INNER_LOOP_stage_0 AND (NOT (for_i_10_0_sva_2(10)));
  or_201_nl <= ((NOT(INNER_LOOP_stage_0_1 AND (INNER_LOOP_j_9_0_sva_2(9)))) AND (fsm_output(3)))
      OR CONV_SL_1_1(fsm_output(5 DOWNTO 4)/=STD_LOGIC_VECTOR'("00"));
  butterFly_mux_nl <= MUX_s_1_2_2(INNER_LOOP_INNER_LOOP_and_nl, INNER_LOOP_stage_0,
      or_201_nl);
  mult_res_and_nl <= butterFly_f2_butterFly_f2_nor_itm_1 AND (NOT (fsm_output(5)));
  butterFly_f2_butterFly_f2_and_nl <= (butterFly_f2_acc_1_svs_1(0)) AND butterFly_f2_nor_itm_1
      AND (NOT (fsm_output(5)));
  butterFly_f2_butterFly_f2_and_1_nl <= (butterFly_f2_acc_1_svs_1(1)) AND butterFly_f2_nor_1_itm_1
      AND (NOT (fsm_output(5)));
  mult_res_and_1_nl <= butterFly_f2_butterFly_f2_and_2_itm_1 AND (NOT (fsm_output(5)));
  butterFly_f2_butterFly_f2_and_3_nl <= (butterFly_f2_acc_1_svs_1(2)) AND butterFly_f2_nor_3_itm_1
      AND (NOT (fsm_output(5)));
  mult_res_and_2_nl <= butterFly_f2_butterFly_f2_and_4_itm_1 AND (NOT (fsm_output(5)));
  mult_res_and_3_nl <= butterFly_f2_butterFly_f2_and_5_itm_1 AND (NOT (fsm_output(5)));
  mult_res_and_4_nl <= butterFly_f2_butterFly_f2_and_6_itm_1 AND (NOT (fsm_output(5)));
  butterFly_f2_butterFly_f2_and_7_nl <= (butterFly_f2_acc_1_svs_1(3)) AND butterFly_f2_nor_6_itm_1
      AND (NOT (fsm_output(5)));
  mult_res_and_5_nl <= butterFly_f2_butterFly_f2_and_8_itm_1 AND (NOT (fsm_output(5)));
  mult_res_and_6_nl <= butterFly_f2_butterFly_f2_and_9_itm_1 AND (NOT (fsm_output(5)));
  modulo_sub_qif_acc_nl <= STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED('1' & (modulo_sub_base_sva_1(30
      DOWNTO 0))) + UNSIGNED(p_sva), 32));
  butterFly_f1_butterFly_f1_and_nl <= (butterFly_f1_acc_1_svs_1(0)) AND butterFly_f1_nor_itm_1;
  butterFly_f1_butterFly_f1_and_1_nl <= (butterFly_f1_acc_1_svs_1(1)) AND butterFly_f1_nor_1_itm_1;
  butterFly_f1_butterFly_f1_and_3_nl <= (butterFly_f1_acc_1_svs_1(2)) AND butterFly_f1_nor_3_itm_1;
  butterFly_f1_butterFly_f1_and_7_nl <= (butterFly_f1_acc_1_svs_1(3)) AND butterFly_f1_nor_6_itm_1;
  for_i_for_i_mux_1_nl <= MUX_v_10_2_2((for_i_10_0_sva_2(9 DOWNTO 0)), butterFly_idx2_13_0_sva_1_9_0,
      fsm_output(5));
  INNER_LOOP_nor_nl <= NOT(or_dcpl_63 OR or_dcpl_62);
  or_243_nl <= (NOT (butterFly_acc_5_itm_2(1))) OR (butterFly_acc_5_itm_2(3));
  nor_5_nl <= NOT((butterFly_acc_5_itm_2(1)) OR (NOT (butterFly_acc_5_itm_2(3))));
  mux_1_nl <= MUX_s_1_2_2(or_243_nl, nor_5_nl, butterFly_acc_5_itm_2(0));
  modulo_add_qif_acc_nl <= STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(modulo_add_base_sva_1)
      - UNSIGNED(p_sva), 32));
  modulo_add_acc_1_nl <= STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED('1' & p_sva) + CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(NOT
      modulo_add_base_sva_1), 32), 33) + UNSIGNED'( "000000000000000000000000000000001"),
      33));
  z_out <= STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(STAGE_LOOP_i_3_0_sva) + CONV_UNSIGNED(CONV_SIGNED(SIGNED'(
      (NOT (fsm_output(6))) & '1'), 2), 4), 4));
  mult_z_mux_2_nl <= MUX_v_32_2_2(mult_t_mul_cmp_z_oreg, (STD_LOGIC_VECTOR'( "00000000000000000000000")
      & (butterFly_idx2_13_0_sva_3_9_0(8 DOWNTO 0))), fsm_output(4));
  mult_z_mux_3_nl <= MUX_v_32_2_2(p_sva, (STD_LOGIC_VECTOR'( "0000000000000000000000")
      & operator_20_false_rshift_psp_sva), fsm_output(4));
  z_out_2 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED'( UNSIGNED(mult_z_mux_2_nl)
      * UNSIGNED(mult_z_mux_3_nl)), 32));
END v12;

-- ------------------------------------------------------------------
--  Design Unit:    ntt_flat
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY ntt_flat IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    vec_rsc_adra : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
    vec_rsc_da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_wea : OUT STD_LOGIC;
    vec_rsc_qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_adrb : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
    vec_rsc_db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_web : OUT STD_LOGIC;
    vec_rsc_qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_triosy_lz : OUT STD_LOGIC;
    p_rsc_dat : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    p_rsc_triosy_lz : OUT STD_LOGIC;
    r_rsc_dat : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    r_rsc_triosy_lz : OUT STD_LOGIC;
    twiddle_rsc_adra : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
    twiddle_rsc_da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_wea : OUT STD_LOGIC;
    twiddle_rsc_qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_adrb : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
    twiddle_rsc_db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_web : OUT STD_LOGIC;
    twiddle_rsc_qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_triosy_lz : OUT STD_LOGIC;
    twiddle_h_rsc_adra : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
    twiddle_h_rsc_da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_wea : OUT STD_LOGIC;
    twiddle_h_rsc_qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_adrb : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
    twiddle_h_rsc_db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_web : OUT STD_LOGIC;
    twiddle_h_rsc_qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_triosy_lz : OUT STD_LOGIC;
    result_rsc_0_0_adra : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
    result_rsc_0_0_da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    result_rsc_0_0_wea : OUT STD_LOGIC;
    result_rsc_0_0_qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    result_rsc_0_0_adrb : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
    result_rsc_0_0_db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    result_rsc_0_0_web : OUT STD_LOGIC;
    result_rsc_0_0_qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    result_rsc_triosy_0_0_lz : OUT STD_LOGIC;
    result_rsc_1_0_adra : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
    result_rsc_1_0_da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    result_rsc_1_0_wea : OUT STD_LOGIC;
    result_rsc_1_0_qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    result_rsc_1_0_adrb : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
    result_rsc_1_0_db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    result_rsc_1_0_web : OUT STD_LOGIC;
    result_rsc_1_0_qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    result_rsc_triosy_1_0_lz : OUT STD_LOGIC;
    result_rsc_2_0_adra : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
    result_rsc_2_0_da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    result_rsc_2_0_wea : OUT STD_LOGIC;
    result_rsc_2_0_qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    result_rsc_2_0_adrb : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
    result_rsc_2_0_db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    result_rsc_2_0_web : OUT STD_LOGIC;
    result_rsc_2_0_qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    result_rsc_triosy_2_0_lz : OUT STD_LOGIC;
    result_rsc_3_0_adra : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
    result_rsc_3_0_da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    result_rsc_3_0_wea : OUT STD_LOGIC;
    result_rsc_3_0_qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    result_rsc_3_0_adrb : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
    result_rsc_3_0_db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    result_rsc_3_0_web : OUT STD_LOGIC;
    result_rsc_3_0_qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    result_rsc_triosy_3_0_lz : OUT STD_LOGIC;
    result_rsc_4_0_adra : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
    result_rsc_4_0_da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    result_rsc_4_0_wea : OUT STD_LOGIC;
    result_rsc_4_0_qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    result_rsc_4_0_adrb : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
    result_rsc_4_0_db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    result_rsc_4_0_web : OUT STD_LOGIC;
    result_rsc_4_0_qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    result_rsc_triosy_4_0_lz : OUT STD_LOGIC;
    result_rsc_5_0_adra : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
    result_rsc_5_0_da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    result_rsc_5_0_wea : OUT STD_LOGIC;
    result_rsc_5_0_qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    result_rsc_5_0_adrb : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
    result_rsc_5_0_db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    result_rsc_5_0_web : OUT STD_LOGIC;
    result_rsc_5_0_qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    result_rsc_triosy_5_0_lz : OUT STD_LOGIC;
    result_rsc_6_0_adra : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
    result_rsc_6_0_da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    result_rsc_6_0_wea : OUT STD_LOGIC;
    result_rsc_6_0_qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    result_rsc_6_0_adrb : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
    result_rsc_6_0_db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    result_rsc_6_0_web : OUT STD_LOGIC;
    result_rsc_6_0_qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    result_rsc_triosy_6_0_lz : OUT STD_LOGIC;
    result_rsc_7_0_adra : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
    result_rsc_7_0_da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    result_rsc_7_0_wea : OUT STD_LOGIC;
    result_rsc_7_0_qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    result_rsc_7_0_adrb : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
    result_rsc_7_0_db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    result_rsc_7_0_web : OUT STD_LOGIC;
    result_rsc_7_0_qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    result_rsc_triosy_7_0_lz : OUT STD_LOGIC;
    result_rsc_8_0_adra : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
    result_rsc_8_0_da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    result_rsc_8_0_wea : OUT STD_LOGIC;
    result_rsc_8_0_qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    result_rsc_8_0_adrb : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
    result_rsc_8_0_db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    result_rsc_8_0_web : OUT STD_LOGIC;
    result_rsc_8_0_qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    result_rsc_triosy_8_0_lz : OUT STD_LOGIC;
    result_rsc_9_0_adra : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
    result_rsc_9_0_da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    result_rsc_9_0_wea : OUT STD_LOGIC;
    result_rsc_9_0_qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    result_rsc_9_0_adrb : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
    result_rsc_9_0_db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    result_rsc_9_0_web : OUT STD_LOGIC;
    result_rsc_9_0_qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    result_rsc_triosy_9_0_lz : OUT STD_LOGIC;
    result_rsc_10_0_adra : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
    result_rsc_10_0_da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    result_rsc_10_0_wea : OUT STD_LOGIC;
    result_rsc_10_0_qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    result_rsc_10_0_adrb : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
    result_rsc_10_0_db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    result_rsc_10_0_web : OUT STD_LOGIC;
    result_rsc_10_0_qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    result_rsc_triosy_10_0_lz : OUT STD_LOGIC
  );
END ntt_flat;

ARCHITECTURE v12 OF ntt_flat IS
  -- Default Constants
  CONSTANT PWR : STD_LOGIC := '1';

  -- Interconnect Declarations
  SIGNAL vec_rsci_adra_d : STD_LOGIC_VECTOR (9 DOWNTO 0);
  SIGNAL vec_rsci_qa_d : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsci_rwA_rw_ram_ir_internal_RMASK_B_d : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL twiddle_rsci_qa_d : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL twiddle_rsci_rwA_rw_ram_ir_internal_RMASK_B_d : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL twiddle_h_rsci_qa_d : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL twiddle_h_rsci_rwA_rw_ram_ir_internal_RMASK_B_d : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL result_rsc_0_0_i_adra_d : STD_LOGIC_VECTOR (19 DOWNTO 0);
  SIGNAL result_rsc_0_0_i_da_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL result_rsc_0_0_i_qa_d : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL result_rsc_0_0_i_wea_d : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL result_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL result_rsc_0_0_i_rwA_rw_ram_ir_internal_WMASK_B_d : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL result_rsc_1_0_i_adra_d : STD_LOGIC_VECTOR (19 DOWNTO 0);
  SIGNAL result_rsc_1_0_i_qa_d : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL result_rsc_1_0_i_wea_d : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL result_rsc_1_0_i_rwA_rw_ram_ir_internal_RMASK_B_d : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL result_rsc_1_0_i_rwA_rw_ram_ir_internal_WMASK_B_d : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL result_rsc_2_0_i_adra_d : STD_LOGIC_VECTOR (19 DOWNTO 0);
  SIGNAL result_rsc_2_0_i_qa_d : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL result_rsc_2_0_i_wea_d : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL result_rsc_2_0_i_rwA_rw_ram_ir_internal_RMASK_B_d : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL result_rsc_2_0_i_rwA_rw_ram_ir_internal_WMASK_B_d : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL result_rsc_3_0_i_adra_d : STD_LOGIC_VECTOR (19 DOWNTO 0);
  SIGNAL result_rsc_3_0_i_qa_d : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL result_rsc_3_0_i_wea_d : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL result_rsc_3_0_i_rwA_rw_ram_ir_internal_RMASK_B_d : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL result_rsc_3_0_i_rwA_rw_ram_ir_internal_WMASK_B_d : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL result_rsc_4_0_i_adra_d : STD_LOGIC_VECTOR (19 DOWNTO 0);
  SIGNAL result_rsc_4_0_i_qa_d : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL result_rsc_4_0_i_wea_d : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL result_rsc_4_0_i_rwA_rw_ram_ir_internal_RMASK_B_d : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL result_rsc_4_0_i_rwA_rw_ram_ir_internal_WMASK_B_d : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL result_rsc_5_0_i_adra_d : STD_LOGIC_VECTOR (19 DOWNTO 0);
  SIGNAL result_rsc_5_0_i_qa_d : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL result_rsc_5_0_i_wea_d : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL result_rsc_5_0_i_rwA_rw_ram_ir_internal_RMASK_B_d : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL result_rsc_5_0_i_rwA_rw_ram_ir_internal_WMASK_B_d : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL result_rsc_6_0_i_adra_d : STD_LOGIC_VECTOR (19 DOWNTO 0);
  SIGNAL result_rsc_6_0_i_qa_d : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL result_rsc_6_0_i_wea_d : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL result_rsc_6_0_i_rwA_rw_ram_ir_internal_RMASK_B_d : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL result_rsc_6_0_i_rwA_rw_ram_ir_internal_WMASK_B_d : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL result_rsc_7_0_i_adra_d : STD_LOGIC_VECTOR (19 DOWNTO 0);
  SIGNAL result_rsc_7_0_i_qa_d : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL result_rsc_7_0_i_wea_d : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL result_rsc_7_0_i_rwA_rw_ram_ir_internal_RMASK_B_d : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL result_rsc_7_0_i_rwA_rw_ram_ir_internal_WMASK_B_d : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL result_rsc_8_0_i_adra_d : STD_LOGIC_VECTOR (19 DOWNTO 0);
  SIGNAL result_rsc_8_0_i_qa_d : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL result_rsc_8_0_i_wea_d : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL result_rsc_8_0_i_rwA_rw_ram_ir_internal_RMASK_B_d : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL result_rsc_8_0_i_rwA_rw_ram_ir_internal_WMASK_B_d : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL result_rsc_9_0_i_adra_d : STD_LOGIC_VECTOR (19 DOWNTO 0);
  SIGNAL result_rsc_9_0_i_qa_d : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL result_rsc_9_0_i_wea_d : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL result_rsc_9_0_i_rwA_rw_ram_ir_internal_RMASK_B_d : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL result_rsc_9_0_i_rwA_rw_ram_ir_internal_WMASK_B_d : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL result_rsc_10_0_i_adra_d : STD_LOGIC_VECTOR (19 DOWNTO 0);
  SIGNAL result_rsc_10_0_i_qa_d : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL result_rsc_10_0_i_wea_d : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL result_rsc_10_0_i_rwA_rw_ram_ir_internal_RMASK_B_d : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL result_rsc_10_0_i_rwA_rw_ram_ir_internal_WMASK_B_d : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL mult_t_mul_cmp_a : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL mult_t_mul_cmp_b : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_rsci_adra_d_iff : STD_LOGIC_VECTOR (9 DOWNTO 0);
  SIGNAL result_rsc_1_0_i_da_d_iff : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL result_rsc_8_0_i_da_d_iff : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_1_10_32_1024_1024_32_1_gen
    PORT(
      qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      web : OUT STD_LOGIC;
      db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      adrb : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
      qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      wea : OUT STD_LOGIC;
      da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      adra : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
      adra_d : IN STD_LOGIC_VECTOR (19 DOWNTO 0);
      da_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      qa_d : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      wea_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      rwA_rw_ram_ir_internal_RMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      rwA_rw_ram_ir_internal_WMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0)
    );
  END COMPONENT;
  SIGNAL vec_rsci_qb : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsci_db : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsci_adrb : STD_LOGIC_VECTOR (9 DOWNTO 0);
  SIGNAL vec_rsci_qa : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsci_da : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsci_adra : STD_LOGIC_VECTOR (9 DOWNTO 0);
  SIGNAL vec_rsci_adra_d_1 : STD_LOGIC_VECTOR (19 DOWNTO 0);
  SIGNAL vec_rsci_da_d : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsci_qa_d_1 : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsci_wea_d : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL vec_rsci_rwA_rw_ram_ir_internal_RMASK_B_d_1 : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL vec_rsci_rwA_rw_ram_ir_internal_WMASK_B_d : STD_LOGIC_VECTOR (1 DOWNTO 0);

  COMPONENT ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_4_10_32_1024_1024_32_1_gen
    PORT(
      qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      web : OUT STD_LOGIC;
      db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      adrb : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
      qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      wea : OUT STD_LOGIC;
      da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      adra : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
      adra_d : IN STD_LOGIC_VECTOR (19 DOWNTO 0);
      da_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      qa_d : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      wea_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      rwA_rw_ram_ir_internal_RMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      rwA_rw_ram_ir_internal_WMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0)
    );
  END COMPONENT;
  SIGNAL twiddle_rsci_qb : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_rsci_db : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_rsci_adrb : STD_LOGIC_VECTOR (9 DOWNTO 0);
  SIGNAL twiddle_rsci_qa : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_rsci_da : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_rsci_adra : STD_LOGIC_VECTOR (9 DOWNTO 0);
  SIGNAL twiddle_rsci_adra_d : STD_LOGIC_VECTOR (19 DOWNTO 0);
  SIGNAL twiddle_rsci_da_d : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL twiddle_rsci_qa_d_1 : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL twiddle_rsci_wea_d : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL twiddle_rsci_rwA_rw_ram_ir_internal_RMASK_B_d_1 : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL twiddle_rsci_rwA_rw_ram_ir_internal_WMASK_B_d : STD_LOGIC_VECTOR (1 DOWNTO
      0);

  COMPONENT ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_5_10_32_1024_1024_32_1_gen
    PORT(
      qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      web : OUT STD_LOGIC;
      db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      adrb : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
      qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      wea : OUT STD_LOGIC;
      da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      adra : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
      adra_d : IN STD_LOGIC_VECTOR (19 DOWNTO 0);
      da_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      qa_d : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      wea_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      rwA_rw_ram_ir_internal_RMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      rwA_rw_ram_ir_internal_WMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0)
    );
  END COMPONENT;
  SIGNAL twiddle_h_rsci_qb : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_h_rsci_db : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_h_rsci_adrb : STD_LOGIC_VECTOR (9 DOWNTO 0);
  SIGNAL twiddle_h_rsci_qa : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_h_rsci_da : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_h_rsci_adra : STD_LOGIC_VECTOR (9 DOWNTO 0);
  SIGNAL twiddle_h_rsci_adra_d : STD_LOGIC_VECTOR (19 DOWNTO 0);
  SIGNAL twiddle_h_rsci_da_d : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL twiddle_h_rsci_qa_d_1 : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL twiddle_h_rsci_wea_d : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL twiddle_h_rsci_rwA_rw_ram_ir_internal_RMASK_B_d_1 : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL twiddle_h_rsci_rwA_rw_ram_ir_internal_WMASK_B_d : STD_LOGIC_VECTOR (1 DOWNTO
      0);

  COMPONENT ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_7_10_32_1024_1024_32_1_gen
    PORT(
      qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      web : OUT STD_LOGIC;
      db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      adrb : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
      qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      wea : OUT STD_LOGIC;
      da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      adra : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
      adra_d : IN STD_LOGIC_VECTOR (19 DOWNTO 0);
      da_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      qa_d : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      wea_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      rwA_rw_ram_ir_internal_RMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      rwA_rw_ram_ir_internal_WMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0)
    );
  END COMPONENT;
  SIGNAL result_rsc_0_0_i_qb : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL result_rsc_0_0_i_db : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL result_rsc_0_0_i_adrb : STD_LOGIC_VECTOR (9 DOWNTO 0);
  SIGNAL result_rsc_0_0_i_qa : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL result_rsc_0_0_i_da : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL result_rsc_0_0_i_adra : STD_LOGIC_VECTOR (9 DOWNTO 0);
  SIGNAL result_rsc_0_0_i_adra_d_1 : STD_LOGIC_VECTOR (19 DOWNTO 0);
  SIGNAL result_rsc_0_0_i_da_d_1 : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL result_rsc_0_0_i_qa_d_1 : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL result_rsc_0_0_i_wea_d_1 : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL result_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_1 : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL result_rsc_0_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_1 : STD_LOGIC_VECTOR (1
      DOWNTO 0);

  COMPONENT ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_8_10_32_1024_1024_32_1_gen
    PORT(
      qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      web : OUT STD_LOGIC;
      db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      adrb : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
      qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      wea : OUT STD_LOGIC;
      da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      adra : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
      adra_d : IN STD_LOGIC_VECTOR (19 DOWNTO 0);
      da_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      qa_d : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      wea_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      rwA_rw_ram_ir_internal_RMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      rwA_rw_ram_ir_internal_WMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0)
    );
  END COMPONENT;
  SIGNAL result_rsc_1_0_i_qb : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL result_rsc_1_0_i_db : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL result_rsc_1_0_i_adrb : STD_LOGIC_VECTOR (9 DOWNTO 0);
  SIGNAL result_rsc_1_0_i_qa : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL result_rsc_1_0_i_da : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL result_rsc_1_0_i_adra : STD_LOGIC_VECTOR (9 DOWNTO 0);
  SIGNAL result_rsc_1_0_i_adra_d_1 : STD_LOGIC_VECTOR (19 DOWNTO 0);
  SIGNAL result_rsc_1_0_i_da_d : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL result_rsc_1_0_i_qa_d_1 : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL result_rsc_1_0_i_wea_d_1 : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL result_rsc_1_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_1 : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL result_rsc_1_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_1 : STD_LOGIC_VECTOR (1
      DOWNTO 0);

  COMPONENT ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_9_10_32_1024_1024_32_1_gen
    PORT(
      qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      web : OUT STD_LOGIC;
      db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      adrb : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
      qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      wea : OUT STD_LOGIC;
      da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      adra : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
      adra_d : IN STD_LOGIC_VECTOR (19 DOWNTO 0);
      da_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      qa_d : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      wea_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      rwA_rw_ram_ir_internal_RMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      rwA_rw_ram_ir_internal_WMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0)
    );
  END COMPONENT;
  SIGNAL result_rsc_2_0_i_qb : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL result_rsc_2_0_i_db : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL result_rsc_2_0_i_adrb : STD_LOGIC_VECTOR (9 DOWNTO 0);
  SIGNAL result_rsc_2_0_i_qa : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL result_rsc_2_0_i_da : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL result_rsc_2_0_i_adra : STD_LOGIC_VECTOR (9 DOWNTO 0);
  SIGNAL result_rsc_2_0_i_adra_d_1 : STD_LOGIC_VECTOR (19 DOWNTO 0);
  SIGNAL result_rsc_2_0_i_da_d : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL result_rsc_2_0_i_qa_d_1 : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL result_rsc_2_0_i_wea_d_1 : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL result_rsc_2_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_1 : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL result_rsc_2_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_1 : STD_LOGIC_VECTOR (1
      DOWNTO 0);

  COMPONENT ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_10_10_32_1024_1024_32_1_gen
    PORT(
      qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      web : OUT STD_LOGIC;
      db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      adrb : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
      qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      wea : OUT STD_LOGIC;
      da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      adra : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
      adra_d : IN STD_LOGIC_VECTOR (19 DOWNTO 0);
      da_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      qa_d : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      wea_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      rwA_rw_ram_ir_internal_RMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      rwA_rw_ram_ir_internal_WMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0)
    );
  END COMPONENT;
  SIGNAL result_rsc_3_0_i_qb : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL result_rsc_3_0_i_db : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL result_rsc_3_0_i_adrb : STD_LOGIC_VECTOR (9 DOWNTO 0);
  SIGNAL result_rsc_3_0_i_qa : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL result_rsc_3_0_i_da : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL result_rsc_3_0_i_adra : STD_LOGIC_VECTOR (9 DOWNTO 0);
  SIGNAL result_rsc_3_0_i_adra_d_1 : STD_LOGIC_VECTOR (19 DOWNTO 0);
  SIGNAL result_rsc_3_0_i_da_d : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL result_rsc_3_0_i_qa_d_1 : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL result_rsc_3_0_i_wea_d_1 : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL result_rsc_3_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_1 : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL result_rsc_3_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_1 : STD_LOGIC_VECTOR (1
      DOWNTO 0);

  COMPONENT ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_11_10_32_1024_1024_32_1_gen
    PORT(
      qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      web : OUT STD_LOGIC;
      db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      adrb : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
      qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      wea : OUT STD_LOGIC;
      da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      adra : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
      adra_d : IN STD_LOGIC_VECTOR (19 DOWNTO 0);
      da_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      qa_d : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      wea_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      rwA_rw_ram_ir_internal_RMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      rwA_rw_ram_ir_internal_WMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0)
    );
  END COMPONENT;
  SIGNAL result_rsc_4_0_i_qb : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL result_rsc_4_0_i_db : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL result_rsc_4_0_i_adrb : STD_LOGIC_VECTOR (9 DOWNTO 0);
  SIGNAL result_rsc_4_0_i_qa : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL result_rsc_4_0_i_da : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL result_rsc_4_0_i_adra : STD_LOGIC_VECTOR (9 DOWNTO 0);
  SIGNAL result_rsc_4_0_i_adra_d_1 : STD_LOGIC_VECTOR (19 DOWNTO 0);
  SIGNAL result_rsc_4_0_i_da_d : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL result_rsc_4_0_i_qa_d_1 : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL result_rsc_4_0_i_wea_d_1 : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL result_rsc_4_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_1 : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL result_rsc_4_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_1 : STD_LOGIC_VECTOR (1
      DOWNTO 0);

  COMPONENT ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_12_10_32_1024_1024_32_1_gen
    PORT(
      qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      web : OUT STD_LOGIC;
      db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      adrb : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
      qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      wea : OUT STD_LOGIC;
      da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      adra : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
      adra_d : IN STD_LOGIC_VECTOR (19 DOWNTO 0);
      da_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      qa_d : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      wea_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      rwA_rw_ram_ir_internal_RMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      rwA_rw_ram_ir_internal_WMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0)
    );
  END COMPONENT;
  SIGNAL result_rsc_5_0_i_qb : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL result_rsc_5_0_i_db : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL result_rsc_5_0_i_adrb : STD_LOGIC_VECTOR (9 DOWNTO 0);
  SIGNAL result_rsc_5_0_i_qa : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL result_rsc_5_0_i_da : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL result_rsc_5_0_i_adra : STD_LOGIC_VECTOR (9 DOWNTO 0);
  SIGNAL result_rsc_5_0_i_adra_d_1 : STD_LOGIC_VECTOR (19 DOWNTO 0);
  SIGNAL result_rsc_5_0_i_da_d : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL result_rsc_5_0_i_qa_d_1 : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL result_rsc_5_0_i_wea_d_1 : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL result_rsc_5_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_1 : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL result_rsc_5_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_1 : STD_LOGIC_VECTOR (1
      DOWNTO 0);

  COMPONENT ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_13_10_32_1024_1024_32_1_gen
    PORT(
      qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      web : OUT STD_LOGIC;
      db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      adrb : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
      qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      wea : OUT STD_LOGIC;
      da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      adra : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
      adra_d : IN STD_LOGIC_VECTOR (19 DOWNTO 0);
      da_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      qa_d : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      wea_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      rwA_rw_ram_ir_internal_RMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      rwA_rw_ram_ir_internal_WMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0)
    );
  END COMPONENT;
  SIGNAL result_rsc_6_0_i_qb : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL result_rsc_6_0_i_db : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL result_rsc_6_0_i_adrb : STD_LOGIC_VECTOR (9 DOWNTO 0);
  SIGNAL result_rsc_6_0_i_qa : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL result_rsc_6_0_i_da : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL result_rsc_6_0_i_adra : STD_LOGIC_VECTOR (9 DOWNTO 0);
  SIGNAL result_rsc_6_0_i_adra_d_1 : STD_LOGIC_VECTOR (19 DOWNTO 0);
  SIGNAL result_rsc_6_0_i_da_d : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL result_rsc_6_0_i_qa_d_1 : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL result_rsc_6_0_i_wea_d_1 : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL result_rsc_6_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_1 : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL result_rsc_6_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_1 : STD_LOGIC_VECTOR (1
      DOWNTO 0);

  COMPONENT ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_14_10_32_1024_1024_32_1_gen
    PORT(
      qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      web : OUT STD_LOGIC;
      db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      adrb : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
      qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      wea : OUT STD_LOGIC;
      da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      adra : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
      adra_d : IN STD_LOGIC_VECTOR (19 DOWNTO 0);
      da_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      qa_d : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      wea_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      rwA_rw_ram_ir_internal_RMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      rwA_rw_ram_ir_internal_WMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0)
    );
  END COMPONENT;
  SIGNAL result_rsc_7_0_i_qb : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL result_rsc_7_0_i_db : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL result_rsc_7_0_i_adrb : STD_LOGIC_VECTOR (9 DOWNTO 0);
  SIGNAL result_rsc_7_0_i_qa : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL result_rsc_7_0_i_da : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL result_rsc_7_0_i_adra : STD_LOGIC_VECTOR (9 DOWNTO 0);
  SIGNAL result_rsc_7_0_i_adra_d_1 : STD_LOGIC_VECTOR (19 DOWNTO 0);
  SIGNAL result_rsc_7_0_i_da_d : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL result_rsc_7_0_i_qa_d_1 : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL result_rsc_7_0_i_wea_d_1 : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL result_rsc_7_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_1 : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL result_rsc_7_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_1 : STD_LOGIC_VECTOR (1
      DOWNTO 0);

  COMPONENT ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_15_10_32_1024_1024_32_1_gen
    PORT(
      qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      web : OUT STD_LOGIC;
      db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      adrb : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
      qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      wea : OUT STD_LOGIC;
      da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      adra : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
      adra_d : IN STD_LOGIC_VECTOR (19 DOWNTO 0);
      da_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      qa_d : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      wea_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      rwA_rw_ram_ir_internal_RMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      rwA_rw_ram_ir_internal_WMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0)
    );
  END COMPONENT;
  SIGNAL result_rsc_8_0_i_qb : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL result_rsc_8_0_i_db : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL result_rsc_8_0_i_adrb : STD_LOGIC_VECTOR (9 DOWNTO 0);
  SIGNAL result_rsc_8_0_i_qa : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL result_rsc_8_0_i_da : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL result_rsc_8_0_i_adra : STD_LOGIC_VECTOR (9 DOWNTO 0);
  SIGNAL result_rsc_8_0_i_adra_d_1 : STD_LOGIC_VECTOR (19 DOWNTO 0);
  SIGNAL result_rsc_8_0_i_da_d : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL result_rsc_8_0_i_qa_d_1 : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL result_rsc_8_0_i_wea_d_1 : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL result_rsc_8_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_1 : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL result_rsc_8_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_1 : STD_LOGIC_VECTOR (1
      DOWNTO 0);

  COMPONENT ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_16_10_32_1024_1024_32_1_gen
    PORT(
      qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      web : OUT STD_LOGIC;
      db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      adrb : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
      qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      wea : OUT STD_LOGIC;
      da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      adra : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
      adra_d : IN STD_LOGIC_VECTOR (19 DOWNTO 0);
      da_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      qa_d : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      wea_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      rwA_rw_ram_ir_internal_RMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      rwA_rw_ram_ir_internal_WMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0)
    );
  END COMPONENT;
  SIGNAL result_rsc_9_0_i_qb : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL result_rsc_9_0_i_db : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL result_rsc_9_0_i_adrb : STD_LOGIC_VECTOR (9 DOWNTO 0);
  SIGNAL result_rsc_9_0_i_qa : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL result_rsc_9_0_i_da : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL result_rsc_9_0_i_adra : STD_LOGIC_VECTOR (9 DOWNTO 0);
  SIGNAL result_rsc_9_0_i_adra_d_1 : STD_LOGIC_VECTOR (19 DOWNTO 0);
  SIGNAL result_rsc_9_0_i_da_d : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL result_rsc_9_0_i_qa_d_1 : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL result_rsc_9_0_i_wea_d_1 : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL result_rsc_9_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_1 : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL result_rsc_9_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_1 : STD_LOGIC_VECTOR (1
      DOWNTO 0);

  COMPONENT ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_17_10_32_1024_1024_32_1_gen
    PORT(
      qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      web : OUT STD_LOGIC;
      db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      adrb : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
      qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      wea : OUT STD_LOGIC;
      da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      adra : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
      adra_d : IN STD_LOGIC_VECTOR (19 DOWNTO 0);
      da_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      qa_d : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      wea_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      rwA_rw_ram_ir_internal_RMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      rwA_rw_ram_ir_internal_WMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0)
    );
  END COMPONENT;
  SIGNAL result_rsc_10_0_i_qb : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL result_rsc_10_0_i_db : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL result_rsc_10_0_i_adrb : STD_LOGIC_VECTOR (9 DOWNTO 0);
  SIGNAL result_rsc_10_0_i_qa : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL result_rsc_10_0_i_da : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL result_rsc_10_0_i_adra : STD_LOGIC_VECTOR (9 DOWNTO 0);
  SIGNAL result_rsc_10_0_i_adra_d_1 : STD_LOGIC_VECTOR (19 DOWNTO 0);
  SIGNAL result_rsc_10_0_i_da_d : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL result_rsc_10_0_i_qa_d_1 : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL result_rsc_10_0_i_wea_d_1 : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL result_rsc_10_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_1 : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL result_rsc_10_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_1 : STD_LOGIC_VECTOR
      (1 DOWNTO 0);

  COMPONENT ntt_flat_core
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      vec_rsc_triosy_lz : OUT STD_LOGIC;
      p_rsc_dat : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      p_rsc_triosy_lz : OUT STD_LOGIC;
      r_rsc_triosy_lz : OUT STD_LOGIC;
      twiddle_rsc_triosy_lz : OUT STD_LOGIC;
      twiddle_h_rsc_triosy_lz : OUT STD_LOGIC;
      result_rsc_triosy_0_0_lz : OUT STD_LOGIC;
      result_rsc_triosy_1_0_lz : OUT STD_LOGIC;
      result_rsc_triosy_2_0_lz : OUT STD_LOGIC;
      result_rsc_triosy_3_0_lz : OUT STD_LOGIC;
      result_rsc_triosy_4_0_lz : OUT STD_LOGIC;
      result_rsc_triosy_5_0_lz : OUT STD_LOGIC;
      result_rsc_triosy_6_0_lz : OUT STD_LOGIC;
      result_rsc_triosy_7_0_lz : OUT STD_LOGIC;
      result_rsc_triosy_8_0_lz : OUT STD_LOGIC;
      result_rsc_triosy_9_0_lz : OUT STD_LOGIC;
      result_rsc_triosy_10_0_lz : OUT STD_LOGIC;
      vec_rsci_adra_d : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
      vec_rsci_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsci_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      twiddle_rsci_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      twiddle_rsci_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      twiddle_h_rsci_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      twiddle_h_rsci_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      result_rsc_0_0_i_adra_d : OUT STD_LOGIC_VECTOR (19 DOWNTO 0);
      result_rsc_0_0_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      result_rsc_0_0_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      result_rsc_0_0_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      result_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1
          DOWNTO 0);
      result_rsc_0_0_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1
          DOWNTO 0);
      result_rsc_1_0_i_adra_d : OUT STD_LOGIC_VECTOR (19 DOWNTO 0);
      result_rsc_1_0_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      result_rsc_1_0_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      result_rsc_1_0_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1
          DOWNTO 0);
      result_rsc_1_0_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1
          DOWNTO 0);
      result_rsc_2_0_i_adra_d : OUT STD_LOGIC_VECTOR (19 DOWNTO 0);
      result_rsc_2_0_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      result_rsc_2_0_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      result_rsc_2_0_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1
          DOWNTO 0);
      result_rsc_2_0_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1
          DOWNTO 0);
      result_rsc_3_0_i_adra_d : OUT STD_LOGIC_VECTOR (19 DOWNTO 0);
      result_rsc_3_0_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      result_rsc_3_0_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      result_rsc_3_0_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1
          DOWNTO 0);
      result_rsc_3_0_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1
          DOWNTO 0);
      result_rsc_4_0_i_adra_d : OUT STD_LOGIC_VECTOR (19 DOWNTO 0);
      result_rsc_4_0_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      result_rsc_4_0_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      result_rsc_4_0_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1
          DOWNTO 0);
      result_rsc_4_0_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1
          DOWNTO 0);
      result_rsc_5_0_i_adra_d : OUT STD_LOGIC_VECTOR (19 DOWNTO 0);
      result_rsc_5_0_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      result_rsc_5_0_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      result_rsc_5_0_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1
          DOWNTO 0);
      result_rsc_5_0_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1
          DOWNTO 0);
      result_rsc_6_0_i_adra_d : OUT STD_LOGIC_VECTOR (19 DOWNTO 0);
      result_rsc_6_0_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      result_rsc_6_0_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      result_rsc_6_0_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1
          DOWNTO 0);
      result_rsc_6_0_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1
          DOWNTO 0);
      result_rsc_7_0_i_adra_d : OUT STD_LOGIC_VECTOR (19 DOWNTO 0);
      result_rsc_7_0_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      result_rsc_7_0_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      result_rsc_7_0_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1
          DOWNTO 0);
      result_rsc_7_0_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1
          DOWNTO 0);
      result_rsc_8_0_i_adra_d : OUT STD_LOGIC_VECTOR (19 DOWNTO 0);
      result_rsc_8_0_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      result_rsc_8_0_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      result_rsc_8_0_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1
          DOWNTO 0);
      result_rsc_8_0_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1
          DOWNTO 0);
      result_rsc_9_0_i_adra_d : OUT STD_LOGIC_VECTOR (19 DOWNTO 0);
      result_rsc_9_0_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      result_rsc_9_0_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      result_rsc_9_0_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1
          DOWNTO 0);
      result_rsc_9_0_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1
          DOWNTO 0);
      result_rsc_10_0_i_adra_d : OUT STD_LOGIC_VECTOR (19 DOWNTO 0);
      result_rsc_10_0_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      result_rsc_10_0_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      result_rsc_10_0_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1
          DOWNTO 0);
      result_rsc_10_0_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1
          DOWNTO 0);
      mult_t_mul_cmp_a : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      mult_t_mul_cmp_b : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      mult_t_mul_cmp_z : IN STD_LOGIC_VECTOR (51 DOWNTO 0);
      twiddle_rsci_adra_d_pff : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
      result_rsc_1_0_i_da_d_pff : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      result_rsc_8_0_i_da_d_pff : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
    );
  END COMPONENT;
  SIGNAL ntt_flat_core_inst_p_rsc_dat : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL ntt_flat_core_inst_vec_rsci_adra_d : STD_LOGIC_VECTOR (9 DOWNTO 0);
  SIGNAL ntt_flat_core_inst_vec_rsci_qa_d : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL ntt_flat_core_inst_vec_rsci_rwA_rw_ram_ir_internal_RMASK_B_d : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL ntt_flat_core_inst_twiddle_rsci_qa_d : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL ntt_flat_core_inst_twiddle_rsci_rwA_rw_ram_ir_internal_RMASK_B_d : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL ntt_flat_core_inst_twiddle_h_rsci_qa_d : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL ntt_flat_core_inst_twiddle_h_rsci_rwA_rw_ram_ir_internal_RMASK_B_d : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL ntt_flat_core_inst_result_rsc_0_0_i_adra_d : STD_LOGIC_VECTOR (19 DOWNTO
      0);
  SIGNAL ntt_flat_core_inst_result_rsc_0_0_i_da_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL ntt_flat_core_inst_result_rsc_0_0_i_qa_d : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL ntt_flat_core_inst_result_rsc_0_0_i_wea_d : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL ntt_flat_core_inst_result_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL ntt_flat_core_inst_result_rsc_0_0_i_rwA_rw_ram_ir_internal_WMASK_B_d : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL ntt_flat_core_inst_result_rsc_1_0_i_adra_d : STD_LOGIC_VECTOR (19 DOWNTO
      0);
  SIGNAL ntt_flat_core_inst_result_rsc_1_0_i_qa_d : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL ntt_flat_core_inst_result_rsc_1_0_i_wea_d : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL ntt_flat_core_inst_result_rsc_1_0_i_rwA_rw_ram_ir_internal_RMASK_B_d : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL ntt_flat_core_inst_result_rsc_1_0_i_rwA_rw_ram_ir_internal_WMASK_B_d : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL ntt_flat_core_inst_result_rsc_2_0_i_adra_d : STD_LOGIC_VECTOR (19 DOWNTO
      0);
  SIGNAL ntt_flat_core_inst_result_rsc_2_0_i_qa_d : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL ntt_flat_core_inst_result_rsc_2_0_i_wea_d : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL ntt_flat_core_inst_result_rsc_2_0_i_rwA_rw_ram_ir_internal_RMASK_B_d : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL ntt_flat_core_inst_result_rsc_2_0_i_rwA_rw_ram_ir_internal_WMASK_B_d : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL ntt_flat_core_inst_result_rsc_3_0_i_adra_d : STD_LOGIC_VECTOR (19 DOWNTO
      0);
  SIGNAL ntt_flat_core_inst_result_rsc_3_0_i_qa_d : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL ntt_flat_core_inst_result_rsc_3_0_i_wea_d : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL ntt_flat_core_inst_result_rsc_3_0_i_rwA_rw_ram_ir_internal_RMASK_B_d : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL ntt_flat_core_inst_result_rsc_3_0_i_rwA_rw_ram_ir_internal_WMASK_B_d : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL ntt_flat_core_inst_result_rsc_4_0_i_adra_d : STD_LOGIC_VECTOR (19 DOWNTO
      0);
  SIGNAL ntt_flat_core_inst_result_rsc_4_0_i_qa_d : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL ntt_flat_core_inst_result_rsc_4_0_i_wea_d : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL ntt_flat_core_inst_result_rsc_4_0_i_rwA_rw_ram_ir_internal_RMASK_B_d : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL ntt_flat_core_inst_result_rsc_4_0_i_rwA_rw_ram_ir_internal_WMASK_B_d : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL ntt_flat_core_inst_result_rsc_5_0_i_adra_d : STD_LOGIC_VECTOR (19 DOWNTO
      0);
  SIGNAL ntt_flat_core_inst_result_rsc_5_0_i_qa_d : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL ntt_flat_core_inst_result_rsc_5_0_i_wea_d : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL ntt_flat_core_inst_result_rsc_5_0_i_rwA_rw_ram_ir_internal_RMASK_B_d : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL ntt_flat_core_inst_result_rsc_5_0_i_rwA_rw_ram_ir_internal_WMASK_B_d : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL ntt_flat_core_inst_result_rsc_6_0_i_adra_d : STD_LOGIC_VECTOR (19 DOWNTO
      0);
  SIGNAL ntt_flat_core_inst_result_rsc_6_0_i_qa_d : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL ntt_flat_core_inst_result_rsc_6_0_i_wea_d : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL ntt_flat_core_inst_result_rsc_6_0_i_rwA_rw_ram_ir_internal_RMASK_B_d : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL ntt_flat_core_inst_result_rsc_6_0_i_rwA_rw_ram_ir_internal_WMASK_B_d : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL ntt_flat_core_inst_result_rsc_7_0_i_adra_d : STD_LOGIC_VECTOR (19 DOWNTO
      0);
  SIGNAL ntt_flat_core_inst_result_rsc_7_0_i_qa_d : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL ntt_flat_core_inst_result_rsc_7_0_i_wea_d : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL ntt_flat_core_inst_result_rsc_7_0_i_rwA_rw_ram_ir_internal_RMASK_B_d : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL ntt_flat_core_inst_result_rsc_7_0_i_rwA_rw_ram_ir_internal_WMASK_B_d : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL ntt_flat_core_inst_result_rsc_8_0_i_adra_d : STD_LOGIC_VECTOR (19 DOWNTO
      0);
  SIGNAL ntt_flat_core_inst_result_rsc_8_0_i_qa_d : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL ntt_flat_core_inst_result_rsc_8_0_i_wea_d : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL ntt_flat_core_inst_result_rsc_8_0_i_rwA_rw_ram_ir_internal_RMASK_B_d : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL ntt_flat_core_inst_result_rsc_8_0_i_rwA_rw_ram_ir_internal_WMASK_B_d : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL ntt_flat_core_inst_result_rsc_9_0_i_adra_d : STD_LOGIC_VECTOR (19 DOWNTO
      0);
  SIGNAL ntt_flat_core_inst_result_rsc_9_0_i_qa_d : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL ntt_flat_core_inst_result_rsc_9_0_i_wea_d : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL ntt_flat_core_inst_result_rsc_9_0_i_rwA_rw_ram_ir_internal_RMASK_B_d : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL ntt_flat_core_inst_result_rsc_9_0_i_rwA_rw_ram_ir_internal_WMASK_B_d : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL ntt_flat_core_inst_result_rsc_10_0_i_adra_d : STD_LOGIC_VECTOR (19 DOWNTO
      0);
  SIGNAL ntt_flat_core_inst_result_rsc_10_0_i_qa_d : STD_LOGIC_VECTOR (63 DOWNTO
      0);
  SIGNAL ntt_flat_core_inst_result_rsc_10_0_i_wea_d : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL ntt_flat_core_inst_result_rsc_10_0_i_rwA_rw_ram_ir_internal_RMASK_B_d :
      STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL ntt_flat_core_inst_result_rsc_10_0_i_rwA_rw_ram_ir_internal_WMASK_B_d :
      STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL ntt_flat_core_inst_mult_t_mul_cmp_a : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL ntt_flat_core_inst_mult_t_mul_cmp_b : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL ntt_flat_core_inst_mult_t_mul_cmp_z : STD_LOGIC_VECTOR (51 DOWNTO 0);
  SIGNAL ntt_flat_core_inst_twiddle_rsci_adra_d_pff : STD_LOGIC_VECTOR (9 DOWNTO
      0);
  SIGNAL ntt_flat_core_inst_result_rsc_1_0_i_da_d_pff : STD_LOGIC_VECTOR (31 DOWNTO
      0);
  SIGNAL ntt_flat_core_inst_result_rsc_8_0_i_da_d_pff : STD_LOGIC_VECTOR (31 DOWNTO
      0);

BEGIN
  vec_rsci : ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_1_10_32_1024_1024_32_1_gen
    PORT MAP(
      qb => vec_rsci_qb,
      web => vec_rsc_web,
      db => vec_rsci_db,
      adrb => vec_rsci_adrb,
      qa => vec_rsci_qa,
      wea => vec_rsc_wea,
      da => vec_rsci_da,
      adra => vec_rsci_adra,
      adra_d => vec_rsci_adra_d_1,
      da_d => vec_rsci_da_d,
      qa_d => vec_rsci_qa_d_1,
      wea_d => vec_rsci_wea_d,
      rwA_rw_ram_ir_internal_RMASK_B_d => vec_rsci_rwA_rw_ram_ir_internal_RMASK_B_d_1,
      rwA_rw_ram_ir_internal_WMASK_B_d => vec_rsci_rwA_rw_ram_ir_internal_WMASK_B_d
    );
  vec_rsci_qb <= vec_rsc_qb;
  vec_rsc_db <= vec_rsci_db;
  vec_rsc_adrb <= vec_rsci_adrb;
  vec_rsci_qa <= vec_rsc_qa;
  vec_rsc_da <= vec_rsci_da;
  vec_rsc_adra <= vec_rsci_adra;
  vec_rsci_adra_d_1 <= STD_LOGIC_VECTOR'( "0000000000") & vec_rsci_adra_d;
  vec_rsci_da_d <= STD_LOGIC_VECTOR'( "0000000000000000000000000000000000000000000000000000000000000000");
  vec_rsci_qa_d <= vec_rsci_qa_d_1;
  vec_rsci_wea_d <= STD_LOGIC_VECTOR'( "00");
  vec_rsci_rwA_rw_ram_ir_internal_RMASK_B_d_1 <= vec_rsci_rwA_rw_ram_ir_internal_RMASK_B_d;
  vec_rsci_rwA_rw_ram_ir_internal_WMASK_B_d <= STD_LOGIC_VECTOR'( "00");

  twiddle_rsci : ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_4_10_32_1024_1024_32_1_gen
    PORT MAP(
      qb => twiddle_rsci_qb,
      web => twiddle_rsc_web,
      db => twiddle_rsci_db,
      adrb => twiddle_rsci_adrb,
      qa => twiddle_rsci_qa,
      wea => twiddle_rsc_wea,
      da => twiddle_rsci_da,
      adra => twiddle_rsci_adra,
      adra_d => twiddle_rsci_adra_d,
      da_d => twiddle_rsci_da_d,
      qa_d => twiddle_rsci_qa_d_1,
      wea_d => twiddle_rsci_wea_d,
      rwA_rw_ram_ir_internal_RMASK_B_d => twiddle_rsci_rwA_rw_ram_ir_internal_RMASK_B_d_1,
      rwA_rw_ram_ir_internal_WMASK_B_d => twiddle_rsci_rwA_rw_ram_ir_internal_WMASK_B_d
    );
  twiddle_rsci_qb <= twiddle_rsc_qb;
  twiddle_rsc_db <= twiddle_rsci_db;
  twiddle_rsc_adrb <= twiddle_rsci_adrb;
  twiddle_rsci_qa <= twiddle_rsc_qa;
  twiddle_rsc_da <= twiddle_rsci_da;
  twiddle_rsc_adra <= twiddle_rsci_adra;
  twiddle_rsci_adra_d <= STD_LOGIC_VECTOR'( "0000000000") & twiddle_rsci_adra_d_iff;
  twiddle_rsci_da_d <= STD_LOGIC_VECTOR'( "0000000000000000000000000000000000000000000000000000000000000000");
  twiddle_rsci_qa_d <= twiddle_rsci_qa_d_1;
  twiddle_rsci_wea_d <= STD_LOGIC_VECTOR'( "00");
  twiddle_rsci_rwA_rw_ram_ir_internal_RMASK_B_d_1 <= twiddle_rsci_rwA_rw_ram_ir_internal_RMASK_B_d;
  twiddle_rsci_rwA_rw_ram_ir_internal_WMASK_B_d <= STD_LOGIC_VECTOR'( "00");

  twiddle_h_rsci : ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_5_10_32_1024_1024_32_1_gen
    PORT MAP(
      qb => twiddle_h_rsci_qb,
      web => twiddle_h_rsc_web,
      db => twiddle_h_rsci_db,
      adrb => twiddle_h_rsci_adrb,
      qa => twiddle_h_rsci_qa,
      wea => twiddle_h_rsc_wea,
      da => twiddle_h_rsci_da,
      adra => twiddle_h_rsci_adra,
      adra_d => twiddle_h_rsci_adra_d,
      da_d => twiddle_h_rsci_da_d,
      qa_d => twiddle_h_rsci_qa_d_1,
      wea_d => twiddle_h_rsci_wea_d,
      rwA_rw_ram_ir_internal_RMASK_B_d => twiddle_h_rsci_rwA_rw_ram_ir_internal_RMASK_B_d_1,
      rwA_rw_ram_ir_internal_WMASK_B_d => twiddle_h_rsci_rwA_rw_ram_ir_internal_WMASK_B_d
    );
  twiddle_h_rsci_qb <= twiddle_h_rsc_qb;
  twiddle_h_rsc_db <= twiddle_h_rsci_db;
  twiddle_h_rsc_adrb <= twiddle_h_rsci_adrb;
  twiddle_h_rsci_qa <= twiddle_h_rsc_qa;
  twiddle_h_rsc_da <= twiddle_h_rsci_da;
  twiddle_h_rsc_adra <= twiddle_h_rsci_adra;
  twiddle_h_rsci_adra_d <= STD_LOGIC_VECTOR'( "0000000000") & twiddle_rsci_adra_d_iff;
  twiddle_h_rsci_da_d <= STD_LOGIC_VECTOR'( "0000000000000000000000000000000000000000000000000000000000000000");
  twiddle_h_rsci_qa_d <= twiddle_h_rsci_qa_d_1;
  twiddle_h_rsci_wea_d <= STD_LOGIC_VECTOR'( "00");
  twiddle_h_rsci_rwA_rw_ram_ir_internal_RMASK_B_d_1 <= twiddle_h_rsci_rwA_rw_ram_ir_internal_RMASK_B_d;
  twiddle_h_rsci_rwA_rw_ram_ir_internal_WMASK_B_d <= STD_LOGIC_VECTOR'( "00");

  result_rsc_0_0_i : ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_7_10_32_1024_1024_32_1_gen
    PORT MAP(
      qb => result_rsc_0_0_i_qb,
      web => result_rsc_0_0_web,
      db => result_rsc_0_0_i_db,
      adrb => result_rsc_0_0_i_adrb,
      qa => result_rsc_0_0_i_qa,
      wea => result_rsc_0_0_wea,
      da => result_rsc_0_0_i_da,
      adra => result_rsc_0_0_i_adra,
      adra_d => result_rsc_0_0_i_adra_d_1,
      da_d => result_rsc_0_0_i_da_d_1,
      qa_d => result_rsc_0_0_i_qa_d_1,
      wea_d => result_rsc_0_0_i_wea_d_1,
      rwA_rw_ram_ir_internal_RMASK_B_d => result_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_1,
      rwA_rw_ram_ir_internal_WMASK_B_d => result_rsc_0_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_1
    );
  result_rsc_0_0_i_qb <= result_rsc_0_0_qb;
  result_rsc_0_0_db <= result_rsc_0_0_i_db;
  result_rsc_0_0_adrb <= result_rsc_0_0_i_adrb;
  result_rsc_0_0_i_qa <= result_rsc_0_0_qa;
  result_rsc_0_0_da <= result_rsc_0_0_i_da;
  result_rsc_0_0_adra <= result_rsc_0_0_i_adra;
  result_rsc_0_0_i_adra_d_1 <= result_rsc_0_0_i_adra_d;
  result_rsc_0_0_i_da_d_1 <= STD_LOGIC_VECTOR'( "00000000000000000000000000000000")
      & result_rsc_0_0_i_da_d;
  result_rsc_0_0_i_qa_d <= result_rsc_0_0_i_qa_d_1;
  result_rsc_0_0_i_wea_d_1 <= result_rsc_0_0_i_wea_d;
  result_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_1 <= result_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  result_rsc_0_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_1 <= result_rsc_0_0_i_rwA_rw_ram_ir_internal_WMASK_B_d;

  result_rsc_1_0_i : ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_8_10_32_1024_1024_32_1_gen
    PORT MAP(
      qb => result_rsc_1_0_i_qb,
      web => result_rsc_1_0_web,
      db => result_rsc_1_0_i_db,
      adrb => result_rsc_1_0_i_adrb,
      qa => result_rsc_1_0_i_qa,
      wea => result_rsc_1_0_wea,
      da => result_rsc_1_0_i_da,
      adra => result_rsc_1_0_i_adra,
      adra_d => result_rsc_1_0_i_adra_d_1,
      da_d => result_rsc_1_0_i_da_d,
      qa_d => result_rsc_1_0_i_qa_d_1,
      wea_d => result_rsc_1_0_i_wea_d_1,
      rwA_rw_ram_ir_internal_RMASK_B_d => result_rsc_1_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_1,
      rwA_rw_ram_ir_internal_WMASK_B_d => result_rsc_1_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_1
    );
  result_rsc_1_0_i_qb <= result_rsc_1_0_qb;
  result_rsc_1_0_db <= result_rsc_1_0_i_db;
  result_rsc_1_0_adrb <= result_rsc_1_0_i_adrb;
  result_rsc_1_0_i_qa <= result_rsc_1_0_qa;
  result_rsc_1_0_da <= result_rsc_1_0_i_da;
  result_rsc_1_0_adra <= result_rsc_1_0_i_adra;
  result_rsc_1_0_i_adra_d_1 <= result_rsc_1_0_i_adra_d;
  result_rsc_1_0_i_da_d <= STD_LOGIC_VECTOR'( "00000000000000000000000000000000")
      & result_rsc_1_0_i_da_d_iff;
  result_rsc_1_0_i_qa_d <= result_rsc_1_0_i_qa_d_1;
  result_rsc_1_0_i_wea_d_1 <= result_rsc_1_0_i_wea_d;
  result_rsc_1_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_1 <= result_rsc_1_0_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  result_rsc_1_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_1 <= result_rsc_1_0_i_rwA_rw_ram_ir_internal_WMASK_B_d;

  result_rsc_2_0_i : ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_9_10_32_1024_1024_32_1_gen
    PORT MAP(
      qb => result_rsc_2_0_i_qb,
      web => result_rsc_2_0_web,
      db => result_rsc_2_0_i_db,
      adrb => result_rsc_2_0_i_adrb,
      qa => result_rsc_2_0_i_qa,
      wea => result_rsc_2_0_wea,
      da => result_rsc_2_0_i_da,
      adra => result_rsc_2_0_i_adra,
      adra_d => result_rsc_2_0_i_adra_d_1,
      da_d => result_rsc_2_0_i_da_d,
      qa_d => result_rsc_2_0_i_qa_d_1,
      wea_d => result_rsc_2_0_i_wea_d_1,
      rwA_rw_ram_ir_internal_RMASK_B_d => result_rsc_2_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_1,
      rwA_rw_ram_ir_internal_WMASK_B_d => result_rsc_2_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_1
    );
  result_rsc_2_0_i_qb <= result_rsc_2_0_qb;
  result_rsc_2_0_db <= result_rsc_2_0_i_db;
  result_rsc_2_0_adrb <= result_rsc_2_0_i_adrb;
  result_rsc_2_0_i_qa <= result_rsc_2_0_qa;
  result_rsc_2_0_da <= result_rsc_2_0_i_da;
  result_rsc_2_0_adra <= result_rsc_2_0_i_adra;
  result_rsc_2_0_i_adra_d_1 <= result_rsc_2_0_i_adra_d;
  result_rsc_2_0_i_da_d <= STD_LOGIC_VECTOR'( "00000000000000000000000000000000")
      & result_rsc_1_0_i_da_d_iff;
  result_rsc_2_0_i_qa_d <= result_rsc_2_0_i_qa_d_1;
  result_rsc_2_0_i_wea_d_1 <= result_rsc_2_0_i_wea_d;
  result_rsc_2_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_1 <= result_rsc_2_0_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  result_rsc_2_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_1 <= result_rsc_2_0_i_rwA_rw_ram_ir_internal_WMASK_B_d;

  result_rsc_3_0_i : ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_10_10_32_1024_1024_32_1_gen
    PORT MAP(
      qb => result_rsc_3_0_i_qb,
      web => result_rsc_3_0_web,
      db => result_rsc_3_0_i_db,
      adrb => result_rsc_3_0_i_adrb,
      qa => result_rsc_3_0_i_qa,
      wea => result_rsc_3_0_wea,
      da => result_rsc_3_0_i_da,
      adra => result_rsc_3_0_i_adra,
      adra_d => result_rsc_3_0_i_adra_d_1,
      da_d => result_rsc_3_0_i_da_d,
      qa_d => result_rsc_3_0_i_qa_d_1,
      wea_d => result_rsc_3_0_i_wea_d_1,
      rwA_rw_ram_ir_internal_RMASK_B_d => result_rsc_3_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_1,
      rwA_rw_ram_ir_internal_WMASK_B_d => result_rsc_3_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_1
    );
  result_rsc_3_0_i_qb <= result_rsc_3_0_qb;
  result_rsc_3_0_db <= result_rsc_3_0_i_db;
  result_rsc_3_0_adrb <= result_rsc_3_0_i_adrb;
  result_rsc_3_0_i_qa <= result_rsc_3_0_qa;
  result_rsc_3_0_da <= result_rsc_3_0_i_da;
  result_rsc_3_0_adra <= result_rsc_3_0_i_adra;
  result_rsc_3_0_i_adra_d_1 <= result_rsc_3_0_i_adra_d;
  result_rsc_3_0_i_da_d <= STD_LOGIC_VECTOR'( "00000000000000000000000000000000")
      & result_rsc_1_0_i_da_d_iff;
  result_rsc_3_0_i_qa_d <= result_rsc_3_0_i_qa_d_1;
  result_rsc_3_0_i_wea_d_1 <= result_rsc_3_0_i_wea_d;
  result_rsc_3_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_1 <= result_rsc_3_0_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  result_rsc_3_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_1 <= result_rsc_3_0_i_rwA_rw_ram_ir_internal_WMASK_B_d;

  result_rsc_4_0_i : ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_11_10_32_1024_1024_32_1_gen
    PORT MAP(
      qb => result_rsc_4_0_i_qb,
      web => result_rsc_4_0_web,
      db => result_rsc_4_0_i_db,
      adrb => result_rsc_4_0_i_adrb,
      qa => result_rsc_4_0_i_qa,
      wea => result_rsc_4_0_wea,
      da => result_rsc_4_0_i_da,
      adra => result_rsc_4_0_i_adra,
      adra_d => result_rsc_4_0_i_adra_d_1,
      da_d => result_rsc_4_0_i_da_d,
      qa_d => result_rsc_4_0_i_qa_d_1,
      wea_d => result_rsc_4_0_i_wea_d_1,
      rwA_rw_ram_ir_internal_RMASK_B_d => result_rsc_4_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_1,
      rwA_rw_ram_ir_internal_WMASK_B_d => result_rsc_4_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_1
    );
  result_rsc_4_0_i_qb <= result_rsc_4_0_qb;
  result_rsc_4_0_db <= result_rsc_4_0_i_db;
  result_rsc_4_0_adrb <= result_rsc_4_0_i_adrb;
  result_rsc_4_0_i_qa <= result_rsc_4_0_qa;
  result_rsc_4_0_da <= result_rsc_4_0_i_da;
  result_rsc_4_0_adra <= result_rsc_4_0_i_adra;
  result_rsc_4_0_i_adra_d_1 <= result_rsc_4_0_i_adra_d;
  result_rsc_4_0_i_da_d <= STD_LOGIC_VECTOR'( "00000000000000000000000000000000")
      & result_rsc_1_0_i_da_d_iff;
  result_rsc_4_0_i_qa_d <= result_rsc_4_0_i_qa_d_1;
  result_rsc_4_0_i_wea_d_1 <= result_rsc_4_0_i_wea_d;
  result_rsc_4_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_1 <= result_rsc_4_0_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  result_rsc_4_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_1 <= result_rsc_4_0_i_rwA_rw_ram_ir_internal_WMASK_B_d;

  result_rsc_5_0_i : ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_12_10_32_1024_1024_32_1_gen
    PORT MAP(
      qb => result_rsc_5_0_i_qb,
      web => result_rsc_5_0_web,
      db => result_rsc_5_0_i_db,
      adrb => result_rsc_5_0_i_adrb,
      qa => result_rsc_5_0_i_qa,
      wea => result_rsc_5_0_wea,
      da => result_rsc_5_0_i_da,
      adra => result_rsc_5_0_i_adra,
      adra_d => result_rsc_5_0_i_adra_d_1,
      da_d => result_rsc_5_0_i_da_d,
      qa_d => result_rsc_5_0_i_qa_d_1,
      wea_d => result_rsc_5_0_i_wea_d_1,
      rwA_rw_ram_ir_internal_RMASK_B_d => result_rsc_5_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_1,
      rwA_rw_ram_ir_internal_WMASK_B_d => result_rsc_5_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_1
    );
  result_rsc_5_0_i_qb <= result_rsc_5_0_qb;
  result_rsc_5_0_db <= result_rsc_5_0_i_db;
  result_rsc_5_0_adrb <= result_rsc_5_0_i_adrb;
  result_rsc_5_0_i_qa <= result_rsc_5_0_qa;
  result_rsc_5_0_da <= result_rsc_5_0_i_da;
  result_rsc_5_0_adra <= result_rsc_5_0_i_adra;
  result_rsc_5_0_i_adra_d_1 <= result_rsc_5_0_i_adra_d;
  result_rsc_5_0_i_da_d <= STD_LOGIC_VECTOR'( "00000000000000000000000000000000")
      & result_rsc_1_0_i_da_d_iff;
  result_rsc_5_0_i_qa_d <= result_rsc_5_0_i_qa_d_1;
  result_rsc_5_0_i_wea_d_1 <= result_rsc_5_0_i_wea_d;
  result_rsc_5_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_1 <= result_rsc_5_0_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  result_rsc_5_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_1 <= result_rsc_5_0_i_rwA_rw_ram_ir_internal_WMASK_B_d;

  result_rsc_6_0_i : ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_13_10_32_1024_1024_32_1_gen
    PORT MAP(
      qb => result_rsc_6_0_i_qb,
      web => result_rsc_6_0_web,
      db => result_rsc_6_0_i_db,
      adrb => result_rsc_6_0_i_adrb,
      qa => result_rsc_6_0_i_qa,
      wea => result_rsc_6_0_wea,
      da => result_rsc_6_0_i_da,
      adra => result_rsc_6_0_i_adra,
      adra_d => result_rsc_6_0_i_adra_d_1,
      da_d => result_rsc_6_0_i_da_d,
      qa_d => result_rsc_6_0_i_qa_d_1,
      wea_d => result_rsc_6_0_i_wea_d_1,
      rwA_rw_ram_ir_internal_RMASK_B_d => result_rsc_6_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_1,
      rwA_rw_ram_ir_internal_WMASK_B_d => result_rsc_6_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_1
    );
  result_rsc_6_0_i_qb <= result_rsc_6_0_qb;
  result_rsc_6_0_db <= result_rsc_6_0_i_db;
  result_rsc_6_0_adrb <= result_rsc_6_0_i_adrb;
  result_rsc_6_0_i_qa <= result_rsc_6_0_qa;
  result_rsc_6_0_da <= result_rsc_6_0_i_da;
  result_rsc_6_0_adra <= result_rsc_6_0_i_adra;
  result_rsc_6_0_i_adra_d_1 <= result_rsc_6_0_i_adra_d;
  result_rsc_6_0_i_da_d <= STD_LOGIC_VECTOR'( "00000000000000000000000000000000")
      & result_rsc_1_0_i_da_d_iff;
  result_rsc_6_0_i_qa_d <= result_rsc_6_0_i_qa_d_1;
  result_rsc_6_0_i_wea_d_1 <= result_rsc_6_0_i_wea_d;
  result_rsc_6_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_1 <= result_rsc_6_0_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  result_rsc_6_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_1 <= result_rsc_6_0_i_rwA_rw_ram_ir_internal_WMASK_B_d;

  result_rsc_7_0_i : ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_14_10_32_1024_1024_32_1_gen
    PORT MAP(
      qb => result_rsc_7_0_i_qb,
      web => result_rsc_7_0_web,
      db => result_rsc_7_0_i_db,
      adrb => result_rsc_7_0_i_adrb,
      qa => result_rsc_7_0_i_qa,
      wea => result_rsc_7_0_wea,
      da => result_rsc_7_0_i_da,
      adra => result_rsc_7_0_i_adra,
      adra_d => result_rsc_7_0_i_adra_d_1,
      da_d => result_rsc_7_0_i_da_d,
      qa_d => result_rsc_7_0_i_qa_d_1,
      wea_d => result_rsc_7_0_i_wea_d_1,
      rwA_rw_ram_ir_internal_RMASK_B_d => result_rsc_7_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_1,
      rwA_rw_ram_ir_internal_WMASK_B_d => result_rsc_7_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_1
    );
  result_rsc_7_0_i_qb <= result_rsc_7_0_qb;
  result_rsc_7_0_db <= result_rsc_7_0_i_db;
  result_rsc_7_0_adrb <= result_rsc_7_0_i_adrb;
  result_rsc_7_0_i_qa <= result_rsc_7_0_qa;
  result_rsc_7_0_da <= result_rsc_7_0_i_da;
  result_rsc_7_0_adra <= result_rsc_7_0_i_adra;
  result_rsc_7_0_i_adra_d_1 <= result_rsc_7_0_i_adra_d;
  result_rsc_7_0_i_da_d <= STD_LOGIC_VECTOR'( "00000000000000000000000000000000")
      & result_rsc_1_0_i_da_d_iff;
  result_rsc_7_0_i_qa_d <= result_rsc_7_0_i_qa_d_1;
  result_rsc_7_0_i_wea_d_1 <= result_rsc_7_0_i_wea_d;
  result_rsc_7_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_1 <= result_rsc_7_0_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  result_rsc_7_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_1 <= result_rsc_7_0_i_rwA_rw_ram_ir_internal_WMASK_B_d;

  result_rsc_8_0_i : ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_15_10_32_1024_1024_32_1_gen
    PORT MAP(
      qb => result_rsc_8_0_i_qb,
      web => result_rsc_8_0_web,
      db => result_rsc_8_0_i_db,
      adrb => result_rsc_8_0_i_adrb,
      qa => result_rsc_8_0_i_qa,
      wea => result_rsc_8_0_wea,
      da => result_rsc_8_0_i_da,
      adra => result_rsc_8_0_i_adra,
      adra_d => result_rsc_8_0_i_adra_d_1,
      da_d => result_rsc_8_0_i_da_d,
      qa_d => result_rsc_8_0_i_qa_d_1,
      wea_d => result_rsc_8_0_i_wea_d_1,
      rwA_rw_ram_ir_internal_RMASK_B_d => result_rsc_8_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_1,
      rwA_rw_ram_ir_internal_WMASK_B_d => result_rsc_8_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_1
    );
  result_rsc_8_0_i_qb <= result_rsc_8_0_qb;
  result_rsc_8_0_db <= result_rsc_8_0_i_db;
  result_rsc_8_0_adrb <= result_rsc_8_0_i_adrb;
  result_rsc_8_0_i_qa <= result_rsc_8_0_qa;
  result_rsc_8_0_da <= result_rsc_8_0_i_da;
  result_rsc_8_0_adra <= result_rsc_8_0_i_adra;
  result_rsc_8_0_i_adra_d_1 <= result_rsc_8_0_i_adra_d;
  result_rsc_8_0_i_da_d <= STD_LOGIC_VECTOR'( "00000000000000000000000000000000")
      & result_rsc_8_0_i_da_d_iff;
  result_rsc_8_0_i_qa_d <= result_rsc_8_0_i_qa_d_1;
  result_rsc_8_0_i_wea_d_1 <= result_rsc_8_0_i_wea_d;
  result_rsc_8_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_1 <= result_rsc_8_0_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  result_rsc_8_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_1 <= result_rsc_8_0_i_rwA_rw_ram_ir_internal_WMASK_B_d;

  result_rsc_9_0_i : ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_16_10_32_1024_1024_32_1_gen
    PORT MAP(
      qb => result_rsc_9_0_i_qb,
      web => result_rsc_9_0_web,
      db => result_rsc_9_0_i_db,
      adrb => result_rsc_9_0_i_adrb,
      qa => result_rsc_9_0_i_qa,
      wea => result_rsc_9_0_wea,
      da => result_rsc_9_0_i_da,
      adra => result_rsc_9_0_i_adra,
      adra_d => result_rsc_9_0_i_adra_d_1,
      da_d => result_rsc_9_0_i_da_d,
      qa_d => result_rsc_9_0_i_qa_d_1,
      wea_d => result_rsc_9_0_i_wea_d_1,
      rwA_rw_ram_ir_internal_RMASK_B_d => result_rsc_9_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_1,
      rwA_rw_ram_ir_internal_WMASK_B_d => result_rsc_9_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_1
    );
  result_rsc_9_0_i_qb <= result_rsc_9_0_qb;
  result_rsc_9_0_db <= result_rsc_9_0_i_db;
  result_rsc_9_0_adrb <= result_rsc_9_0_i_adrb;
  result_rsc_9_0_i_qa <= result_rsc_9_0_qa;
  result_rsc_9_0_da <= result_rsc_9_0_i_da;
  result_rsc_9_0_adra <= result_rsc_9_0_i_adra;
  result_rsc_9_0_i_adra_d_1 <= result_rsc_9_0_i_adra_d;
  result_rsc_9_0_i_da_d <= STD_LOGIC_VECTOR'( "00000000000000000000000000000000")
      & result_rsc_8_0_i_da_d_iff;
  result_rsc_9_0_i_qa_d <= result_rsc_9_0_i_qa_d_1;
  result_rsc_9_0_i_wea_d_1 <= result_rsc_9_0_i_wea_d;
  result_rsc_9_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_1 <= result_rsc_9_0_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  result_rsc_9_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_1 <= result_rsc_9_0_i_rwA_rw_ram_ir_internal_WMASK_B_d;

  result_rsc_10_0_i : ntt_flat_Xilinx_RAMS_BLOCK_DPRAM_RBW_rwport_17_10_32_1024_1024_32_1_gen
    PORT MAP(
      qb => result_rsc_10_0_i_qb,
      web => result_rsc_10_0_web,
      db => result_rsc_10_0_i_db,
      adrb => result_rsc_10_0_i_adrb,
      qa => result_rsc_10_0_i_qa,
      wea => result_rsc_10_0_wea,
      da => result_rsc_10_0_i_da,
      adra => result_rsc_10_0_i_adra,
      adra_d => result_rsc_10_0_i_adra_d_1,
      da_d => result_rsc_10_0_i_da_d,
      qa_d => result_rsc_10_0_i_qa_d_1,
      wea_d => result_rsc_10_0_i_wea_d_1,
      rwA_rw_ram_ir_internal_RMASK_B_d => result_rsc_10_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_1,
      rwA_rw_ram_ir_internal_WMASK_B_d => result_rsc_10_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_1
    );
  result_rsc_10_0_i_qb <= result_rsc_10_0_qb;
  result_rsc_10_0_db <= result_rsc_10_0_i_db;
  result_rsc_10_0_adrb <= result_rsc_10_0_i_adrb;
  result_rsc_10_0_i_qa <= result_rsc_10_0_qa;
  result_rsc_10_0_da <= result_rsc_10_0_i_da;
  result_rsc_10_0_adra <= result_rsc_10_0_i_adra;
  result_rsc_10_0_i_adra_d_1 <= result_rsc_10_0_i_adra_d;
  result_rsc_10_0_i_da_d <= STD_LOGIC_VECTOR'( "00000000000000000000000000000000")
      & result_rsc_8_0_i_da_d_iff;
  result_rsc_10_0_i_qa_d <= result_rsc_10_0_i_qa_d_1;
  result_rsc_10_0_i_wea_d_1 <= result_rsc_10_0_i_wea_d;
  result_rsc_10_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_1 <= result_rsc_10_0_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  result_rsc_10_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_1 <= result_rsc_10_0_i_rwA_rw_ram_ir_internal_WMASK_B_d;

  ntt_flat_core_inst : ntt_flat_core
    PORT MAP(
      clk => clk,
      rst => rst,
      vec_rsc_triosy_lz => vec_rsc_triosy_lz,
      p_rsc_dat => ntt_flat_core_inst_p_rsc_dat,
      p_rsc_triosy_lz => p_rsc_triosy_lz,
      r_rsc_triosy_lz => r_rsc_triosy_lz,
      twiddle_rsc_triosy_lz => twiddle_rsc_triosy_lz,
      twiddle_h_rsc_triosy_lz => twiddle_h_rsc_triosy_lz,
      result_rsc_triosy_0_0_lz => result_rsc_triosy_0_0_lz,
      result_rsc_triosy_1_0_lz => result_rsc_triosy_1_0_lz,
      result_rsc_triosy_2_0_lz => result_rsc_triosy_2_0_lz,
      result_rsc_triosy_3_0_lz => result_rsc_triosy_3_0_lz,
      result_rsc_triosy_4_0_lz => result_rsc_triosy_4_0_lz,
      result_rsc_triosy_5_0_lz => result_rsc_triosy_5_0_lz,
      result_rsc_triosy_6_0_lz => result_rsc_triosy_6_0_lz,
      result_rsc_triosy_7_0_lz => result_rsc_triosy_7_0_lz,
      result_rsc_triosy_8_0_lz => result_rsc_triosy_8_0_lz,
      result_rsc_triosy_9_0_lz => result_rsc_triosy_9_0_lz,
      result_rsc_triosy_10_0_lz => result_rsc_triosy_10_0_lz,
      vec_rsci_adra_d => ntt_flat_core_inst_vec_rsci_adra_d,
      vec_rsci_qa_d => ntt_flat_core_inst_vec_rsci_qa_d,
      vec_rsci_rwA_rw_ram_ir_internal_RMASK_B_d => ntt_flat_core_inst_vec_rsci_rwA_rw_ram_ir_internal_RMASK_B_d,
      twiddle_rsci_qa_d => ntt_flat_core_inst_twiddle_rsci_qa_d,
      twiddle_rsci_rwA_rw_ram_ir_internal_RMASK_B_d => ntt_flat_core_inst_twiddle_rsci_rwA_rw_ram_ir_internal_RMASK_B_d,
      twiddle_h_rsci_qa_d => ntt_flat_core_inst_twiddle_h_rsci_qa_d,
      twiddle_h_rsci_rwA_rw_ram_ir_internal_RMASK_B_d => ntt_flat_core_inst_twiddle_h_rsci_rwA_rw_ram_ir_internal_RMASK_B_d,
      result_rsc_0_0_i_adra_d => ntt_flat_core_inst_result_rsc_0_0_i_adra_d,
      result_rsc_0_0_i_da_d => ntt_flat_core_inst_result_rsc_0_0_i_da_d,
      result_rsc_0_0_i_qa_d => ntt_flat_core_inst_result_rsc_0_0_i_qa_d,
      result_rsc_0_0_i_wea_d => ntt_flat_core_inst_result_rsc_0_0_i_wea_d,
      result_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d => ntt_flat_core_inst_result_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d,
      result_rsc_0_0_i_rwA_rw_ram_ir_internal_WMASK_B_d => ntt_flat_core_inst_result_rsc_0_0_i_rwA_rw_ram_ir_internal_WMASK_B_d,
      result_rsc_1_0_i_adra_d => ntt_flat_core_inst_result_rsc_1_0_i_adra_d,
      result_rsc_1_0_i_qa_d => ntt_flat_core_inst_result_rsc_1_0_i_qa_d,
      result_rsc_1_0_i_wea_d => ntt_flat_core_inst_result_rsc_1_0_i_wea_d,
      result_rsc_1_0_i_rwA_rw_ram_ir_internal_RMASK_B_d => ntt_flat_core_inst_result_rsc_1_0_i_rwA_rw_ram_ir_internal_RMASK_B_d,
      result_rsc_1_0_i_rwA_rw_ram_ir_internal_WMASK_B_d => ntt_flat_core_inst_result_rsc_1_0_i_rwA_rw_ram_ir_internal_WMASK_B_d,
      result_rsc_2_0_i_adra_d => ntt_flat_core_inst_result_rsc_2_0_i_adra_d,
      result_rsc_2_0_i_qa_d => ntt_flat_core_inst_result_rsc_2_0_i_qa_d,
      result_rsc_2_0_i_wea_d => ntt_flat_core_inst_result_rsc_2_0_i_wea_d,
      result_rsc_2_0_i_rwA_rw_ram_ir_internal_RMASK_B_d => ntt_flat_core_inst_result_rsc_2_0_i_rwA_rw_ram_ir_internal_RMASK_B_d,
      result_rsc_2_0_i_rwA_rw_ram_ir_internal_WMASK_B_d => ntt_flat_core_inst_result_rsc_2_0_i_rwA_rw_ram_ir_internal_WMASK_B_d,
      result_rsc_3_0_i_adra_d => ntt_flat_core_inst_result_rsc_3_0_i_adra_d,
      result_rsc_3_0_i_qa_d => ntt_flat_core_inst_result_rsc_3_0_i_qa_d,
      result_rsc_3_0_i_wea_d => ntt_flat_core_inst_result_rsc_3_0_i_wea_d,
      result_rsc_3_0_i_rwA_rw_ram_ir_internal_RMASK_B_d => ntt_flat_core_inst_result_rsc_3_0_i_rwA_rw_ram_ir_internal_RMASK_B_d,
      result_rsc_3_0_i_rwA_rw_ram_ir_internal_WMASK_B_d => ntt_flat_core_inst_result_rsc_3_0_i_rwA_rw_ram_ir_internal_WMASK_B_d,
      result_rsc_4_0_i_adra_d => ntt_flat_core_inst_result_rsc_4_0_i_adra_d,
      result_rsc_4_0_i_qa_d => ntt_flat_core_inst_result_rsc_4_0_i_qa_d,
      result_rsc_4_0_i_wea_d => ntt_flat_core_inst_result_rsc_4_0_i_wea_d,
      result_rsc_4_0_i_rwA_rw_ram_ir_internal_RMASK_B_d => ntt_flat_core_inst_result_rsc_4_0_i_rwA_rw_ram_ir_internal_RMASK_B_d,
      result_rsc_4_0_i_rwA_rw_ram_ir_internal_WMASK_B_d => ntt_flat_core_inst_result_rsc_4_0_i_rwA_rw_ram_ir_internal_WMASK_B_d,
      result_rsc_5_0_i_adra_d => ntt_flat_core_inst_result_rsc_5_0_i_adra_d,
      result_rsc_5_0_i_qa_d => ntt_flat_core_inst_result_rsc_5_0_i_qa_d,
      result_rsc_5_0_i_wea_d => ntt_flat_core_inst_result_rsc_5_0_i_wea_d,
      result_rsc_5_0_i_rwA_rw_ram_ir_internal_RMASK_B_d => ntt_flat_core_inst_result_rsc_5_0_i_rwA_rw_ram_ir_internal_RMASK_B_d,
      result_rsc_5_0_i_rwA_rw_ram_ir_internal_WMASK_B_d => ntt_flat_core_inst_result_rsc_5_0_i_rwA_rw_ram_ir_internal_WMASK_B_d,
      result_rsc_6_0_i_adra_d => ntt_flat_core_inst_result_rsc_6_0_i_adra_d,
      result_rsc_6_0_i_qa_d => ntt_flat_core_inst_result_rsc_6_0_i_qa_d,
      result_rsc_6_0_i_wea_d => ntt_flat_core_inst_result_rsc_6_0_i_wea_d,
      result_rsc_6_0_i_rwA_rw_ram_ir_internal_RMASK_B_d => ntt_flat_core_inst_result_rsc_6_0_i_rwA_rw_ram_ir_internal_RMASK_B_d,
      result_rsc_6_0_i_rwA_rw_ram_ir_internal_WMASK_B_d => ntt_flat_core_inst_result_rsc_6_0_i_rwA_rw_ram_ir_internal_WMASK_B_d,
      result_rsc_7_0_i_adra_d => ntt_flat_core_inst_result_rsc_7_0_i_adra_d,
      result_rsc_7_0_i_qa_d => ntt_flat_core_inst_result_rsc_7_0_i_qa_d,
      result_rsc_7_0_i_wea_d => ntt_flat_core_inst_result_rsc_7_0_i_wea_d,
      result_rsc_7_0_i_rwA_rw_ram_ir_internal_RMASK_B_d => ntt_flat_core_inst_result_rsc_7_0_i_rwA_rw_ram_ir_internal_RMASK_B_d,
      result_rsc_7_0_i_rwA_rw_ram_ir_internal_WMASK_B_d => ntt_flat_core_inst_result_rsc_7_0_i_rwA_rw_ram_ir_internal_WMASK_B_d,
      result_rsc_8_0_i_adra_d => ntt_flat_core_inst_result_rsc_8_0_i_adra_d,
      result_rsc_8_0_i_qa_d => ntt_flat_core_inst_result_rsc_8_0_i_qa_d,
      result_rsc_8_0_i_wea_d => ntt_flat_core_inst_result_rsc_8_0_i_wea_d,
      result_rsc_8_0_i_rwA_rw_ram_ir_internal_RMASK_B_d => ntt_flat_core_inst_result_rsc_8_0_i_rwA_rw_ram_ir_internal_RMASK_B_d,
      result_rsc_8_0_i_rwA_rw_ram_ir_internal_WMASK_B_d => ntt_flat_core_inst_result_rsc_8_0_i_rwA_rw_ram_ir_internal_WMASK_B_d,
      result_rsc_9_0_i_adra_d => ntt_flat_core_inst_result_rsc_9_0_i_adra_d,
      result_rsc_9_0_i_qa_d => ntt_flat_core_inst_result_rsc_9_0_i_qa_d,
      result_rsc_9_0_i_wea_d => ntt_flat_core_inst_result_rsc_9_0_i_wea_d,
      result_rsc_9_0_i_rwA_rw_ram_ir_internal_RMASK_B_d => ntt_flat_core_inst_result_rsc_9_0_i_rwA_rw_ram_ir_internal_RMASK_B_d,
      result_rsc_9_0_i_rwA_rw_ram_ir_internal_WMASK_B_d => ntt_flat_core_inst_result_rsc_9_0_i_rwA_rw_ram_ir_internal_WMASK_B_d,
      result_rsc_10_0_i_adra_d => ntt_flat_core_inst_result_rsc_10_0_i_adra_d,
      result_rsc_10_0_i_qa_d => ntt_flat_core_inst_result_rsc_10_0_i_qa_d,
      result_rsc_10_0_i_wea_d => ntt_flat_core_inst_result_rsc_10_0_i_wea_d,
      result_rsc_10_0_i_rwA_rw_ram_ir_internal_RMASK_B_d => ntt_flat_core_inst_result_rsc_10_0_i_rwA_rw_ram_ir_internal_RMASK_B_d,
      result_rsc_10_0_i_rwA_rw_ram_ir_internal_WMASK_B_d => ntt_flat_core_inst_result_rsc_10_0_i_rwA_rw_ram_ir_internal_WMASK_B_d,
      mult_t_mul_cmp_a => ntt_flat_core_inst_mult_t_mul_cmp_a,
      mult_t_mul_cmp_b => ntt_flat_core_inst_mult_t_mul_cmp_b,
      mult_t_mul_cmp_z => ntt_flat_core_inst_mult_t_mul_cmp_z,
      twiddle_rsci_adra_d_pff => ntt_flat_core_inst_twiddle_rsci_adra_d_pff,
      result_rsc_1_0_i_da_d_pff => ntt_flat_core_inst_result_rsc_1_0_i_da_d_pff,
      result_rsc_8_0_i_da_d_pff => ntt_flat_core_inst_result_rsc_8_0_i_da_d_pff
    );
  ntt_flat_core_inst_p_rsc_dat <= p_rsc_dat;
  vec_rsci_adra_d <= ntt_flat_core_inst_vec_rsci_adra_d;
  ntt_flat_core_inst_vec_rsci_qa_d <= vec_rsci_qa_d;
  vec_rsci_rwA_rw_ram_ir_internal_RMASK_B_d <= ntt_flat_core_inst_vec_rsci_rwA_rw_ram_ir_internal_RMASK_B_d;
  ntt_flat_core_inst_twiddle_rsci_qa_d <= twiddle_rsci_qa_d;
  twiddle_rsci_rwA_rw_ram_ir_internal_RMASK_B_d <= ntt_flat_core_inst_twiddle_rsci_rwA_rw_ram_ir_internal_RMASK_B_d;
  ntt_flat_core_inst_twiddle_h_rsci_qa_d <= twiddle_h_rsci_qa_d;
  twiddle_h_rsci_rwA_rw_ram_ir_internal_RMASK_B_d <= ntt_flat_core_inst_twiddle_h_rsci_rwA_rw_ram_ir_internal_RMASK_B_d;
  result_rsc_0_0_i_adra_d <= ntt_flat_core_inst_result_rsc_0_0_i_adra_d;
  result_rsc_0_0_i_da_d <= ntt_flat_core_inst_result_rsc_0_0_i_da_d;
  ntt_flat_core_inst_result_rsc_0_0_i_qa_d <= result_rsc_0_0_i_qa_d;
  result_rsc_0_0_i_wea_d <= ntt_flat_core_inst_result_rsc_0_0_i_wea_d;
  result_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d <= ntt_flat_core_inst_result_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  result_rsc_0_0_i_rwA_rw_ram_ir_internal_WMASK_B_d <= ntt_flat_core_inst_result_rsc_0_0_i_rwA_rw_ram_ir_internal_WMASK_B_d;
  result_rsc_1_0_i_adra_d <= ntt_flat_core_inst_result_rsc_1_0_i_adra_d;
  ntt_flat_core_inst_result_rsc_1_0_i_qa_d <= result_rsc_1_0_i_qa_d;
  result_rsc_1_0_i_wea_d <= ntt_flat_core_inst_result_rsc_1_0_i_wea_d;
  result_rsc_1_0_i_rwA_rw_ram_ir_internal_RMASK_B_d <= ntt_flat_core_inst_result_rsc_1_0_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  result_rsc_1_0_i_rwA_rw_ram_ir_internal_WMASK_B_d <= ntt_flat_core_inst_result_rsc_1_0_i_rwA_rw_ram_ir_internal_WMASK_B_d;
  result_rsc_2_0_i_adra_d <= ntt_flat_core_inst_result_rsc_2_0_i_adra_d;
  ntt_flat_core_inst_result_rsc_2_0_i_qa_d <= result_rsc_2_0_i_qa_d;
  result_rsc_2_0_i_wea_d <= ntt_flat_core_inst_result_rsc_2_0_i_wea_d;
  result_rsc_2_0_i_rwA_rw_ram_ir_internal_RMASK_B_d <= ntt_flat_core_inst_result_rsc_2_0_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  result_rsc_2_0_i_rwA_rw_ram_ir_internal_WMASK_B_d <= ntt_flat_core_inst_result_rsc_2_0_i_rwA_rw_ram_ir_internal_WMASK_B_d;
  result_rsc_3_0_i_adra_d <= ntt_flat_core_inst_result_rsc_3_0_i_adra_d;
  ntt_flat_core_inst_result_rsc_3_0_i_qa_d <= result_rsc_3_0_i_qa_d;
  result_rsc_3_0_i_wea_d <= ntt_flat_core_inst_result_rsc_3_0_i_wea_d;
  result_rsc_3_0_i_rwA_rw_ram_ir_internal_RMASK_B_d <= ntt_flat_core_inst_result_rsc_3_0_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  result_rsc_3_0_i_rwA_rw_ram_ir_internal_WMASK_B_d <= ntt_flat_core_inst_result_rsc_3_0_i_rwA_rw_ram_ir_internal_WMASK_B_d;
  result_rsc_4_0_i_adra_d <= ntt_flat_core_inst_result_rsc_4_0_i_adra_d;
  ntt_flat_core_inst_result_rsc_4_0_i_qa_d <= result_rsc_4_0_i_qa_d;
  result_rsc_4_0_i_wea_d <= ntt_flat_core_inst_result_rsc_4_0_i_wea_d;
  result_rsc_4_0_i_rwA_rw_ram_ir_internal_RMASK_B_d <= ntt_flat_core_inst_result_rsc_4_0_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  result_rsc_4_0_i_rwA_rw_ram_ir_internal_WMASK_B_d <= ntt_flat_core_inst_result_rsc_4_0_i_rwA_rw_ram_ir_internal_WMASK_B_d;
  result_rsc_5_0_i_adra_d <= ntt_flat_core_inst_result_rsc_5_0_i_adra_d;
  ntt_flat_core_inst_result_rsc_5_0_i_qa_d <= result_rsc_5_0_i_qa_d;
  result_rsc_5_0_i_wea_d <= ntt_flat_core_inst_result_rsc_5_0_i_wea_d;
  result_rsc_5_0_i_rwA_rw_ram_ir_internal_RMASK_B_d <= ntt_flat_core_inst_result_rsc_5_0_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  result_rsc_5_0_i_rwA_rw_ram_ir_internal_WMASK_B_d <= ntt_flat_core_inst_result_rsc_5_0_i_rwA_rw_ram_ir_internal_WMASK_B_d;
  result_rsc_6_0_i_adra_d <= ntt_flat_core_inst_result_rsc_6_0_i_adra_d;
  ntt_flat_core_inst_result_rsc_6_0_i_qa_d <= result_rsc_6_0_i_qa_d;
  result_rsc_6_0_i_wea_d <= ntt_flat_core_inst_result_rsc_6_0_i_wea_d;
  result_rsc_6_0_i_rwA_rw_ram_ir_internal_RMASK_B_d <= ntt_flat_core_inst_result_rsc_6_0_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  result_rsc_6_0_i_rwA_rw_ram_ir_internal_WMASK_B_d <= ntt_flat_core_inst_result_rsc_6_0_i_rwA_rw_ram_ir_internal_WMASK_B_d;
  result_rsc_7_0_i_adra_d <= ntt_flat_core_inst_result_rsc_7_0_i_adra_d;
  ntt_flat_core_inst_result_rsc_7_0_i_qa_d <= result_rsc_7_0_i_qa_d;
  result_rsc_7_0_i_wea_d <= ntt_flat_core_inst_result_rsc_7_0_i_wea_d;
  result_rsc_7_0_i_rwA_rw_ram_ir_internal_RMASK_B_d <= ntt_flat_core_inst_result_rsc_7_0_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  result_rsc_7_0_i_rwA_rw_ram_ir_internal_WMASK_B_d <= ntt_flat_core_inst_result_rsc_7_0_i_rwA_rw_ram_ir_internal_WMASK_B_d;
  result_rsc_8_0_i_adra_d <= ntt_flat_core_inst_result_rsc_8_0_i_adra_d;
  ntt_flat_core_inst_result_rsc_8_0_i_qa_d <= result_rsc_8_0_i_qa_d;
  result_rsc_8_0_i_wea_d <= ntt_flat_core_inst_result_rsc_8_0_i_wea_d;
  result_rsc_8_0_i_rwA_rw_ram_ir_internal_RMASK_B_d <= ntt_flat_core_inst_result_rsc_8_0_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  result_rsc_8_0_i_rwA_rw_ram_ir_internal_WMASK_B_d <= ntt_flat_core_inst_result_rsc_8_0_i_rwA_rw_ram_ir_internal_WMASK_B_d;
  result_rsc_9_0_i_adra_d <= ntt_flat_core_inst_result_rsc_9_0_i_adra_d;
  ntt_flat_core_inst_result_rsc_9_0_i_qa_d <= result_rsc_9_0_i_qa_d;
  result_rsc_9_0_i_wea_d <= ntt_flat_core_inst_result_rsc_9_0_i_wea_d;
  result_rsc_9_0_i_rwA_rw_ram_ir_internal_RMASK_B_d <= ntt_flat_core_inst_result_rsc_9_0_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  result_rsc_9_0_i_rwA_rw_ram_ir_internal_WMASK_B_d <= ntt_flat_core_inst_result_rsc_9_0_i_rwA_rw_ram_ir_internal_WMASK_B_d;
  result_rsc_10_0_i_adra_d <= ntt_flat_core_inst_result_rsc_10_0_i_adra_d;
  ntt_flat_core_inst_result_rsc_10_0_i_qa_d <= result_rsc_10_0_i_qa_d;
  result_rsc_10_0_i_wea_d <= ntt_flat_core_inst_result_rsc_10_0_i_wea_d;
  result_rsc_10_0_i_rwA_rw_ram_ir_internal_RMASK_B_d <= ntt_flat_core_inst_result_rsc_10_0_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  result_rsc_10_0_i_rwA_rw_ram_ir_internal_WMASK_B_d <= ntt_flat_core_inst_result_rsc_10_0_i_rwA_rw_ram_ir_internal_WMASK_B_d;
  mult_t_mul_cmp_a <= ntt_flat_core_inst_mult_t_mul_cmp_a;
  mult_t_mul_cmp_b <= ntt_flat_core_inst_mult_t_mul_cmp_b;
  ntt_flat_core_inst_mult_t_mul_cmp_z <= STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED'(
      UNSIGNED(mult_t_mul_cmp_a) * UNSIGNED(mult_t_mul_cmp_b)), 52));
  twiddle_rsci_adra_d_iff <= ntt_flat_core_inst_twiddle_rsci_adra_d_pff;
  result_rsc_1_0_i_da_d_iff <= ntt_flat_core_inst_result_rsc_1_0_i_da_d_pff;
  result_rsc_8_0_i_da_d_iff <= ntt_flat_core_inst_result_rsc_8_0_i_da_d_pff;

END v12;



