INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Uni/digital logic/Projectt/Projectt.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSFR_15bit
INFO: [VRFC 10-311] analyzing module Encoder
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-311] analyzing module Top_EncoderDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Uni/digital logic/Projectt/Projectt.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_Top_EncoderDecoder
