\hypertarget{struct__hw__cmt}{}\section{\+\_\+hw\+\_\+cmt Struct Reference}
\label{struct__hw__cmt}\index{\+\_\+hw\+\_\+cmt@{\+\_\+hw\+\_\+cmt}}


All C\+MT module registers.  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+cmt.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__cmt__cgh1}{hw\+\_\+cmt\+\_\+cgh1\+\_\+t} \hyperlink{struct__hw__cmt_ac905251f8487858c65f30e24becb98d2}{C\+G\+H1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__cmt__cgl1}{hw\+\_\+cmt\+\_\+cgl1\+\_\+t} \hyperlink{struct__hw__cmt_ae95814a0fc234636cf9730648e6e3d96}{C\+G\+L1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__cmt__cgh2}{hw\+\_\+cmt\+\_\+cgh2\+\_\+t} \hyperlink{struct__hw__cmt_abcc1e9617a66a0a4bbc7bfc4105250fd}{C\+G\+H2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__cmt__cgl2}{hw\+\_\+cmt\+\_\+cgl2\+\_\+t} \hyperlink{struct__hw__cmt_af2e14c5f848ccb0f424d64a14a68c4c8}{C\+G\+L2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__cmt__oc}{hw\+\_\+cmt\+\_\+oc\+\_\+t} \hyperlink{struct__hw__cmt_a2e733906f9aa3d944a7a7e431f25fd93}{OC}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__cmt__msc}{hw\+\_\+cmt\+\_\+msc\+\_\+t} \hyperlink{struct__hw__cmt_ada00f667a324781250373a8fce1f4c85}{M\+SC}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__cmt__cmd1}{hw\+\_\+cmt\+\_\+cmd1\+\_\+t} \hyperlink{struct__hw__cmt_a579702b8e9eb5f4a1b57652f296267f4}{C\+M\+D1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__cmt__cmd2}{hw\+\_\+cmt\+\_\+cmd2\+\_\+t} \hyperlink{struct__hw__cmt_a62189149c37f1deebfa7ad2a13a26481}{C\+M\+D2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__cmt__cmd3}{hw\+\_\+cmt\+\_\+cmd3\+\_\+t} \hyperlink{struct__hw__cmt_a4324a010f7ffa26fe66ba466ee0d5f37}{C\+M\+D3}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__cmt__cmd4}{hw\+\_\+cmt\+\_\+cmd4\+\_\+t} \hyperlink{struct__hw__cmt_a6c23c669eb5c92baf42d5563c3c5f5c0}{C\+M\+D4}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__cmt__pps}{hw\+\_\+cmt\+\_\+pps\+\_\+t} \hyperlink{struct__hw__cmt_ad4236f7458e8f2e5637e3fb35d41fdb5}{P\+PS}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__cmt__dma}{hw\+\_\+cmt\+\_\+dma\+\_\+t} \hyperlink{struct__hw__cmt_a81329518ec161cac7fa25849729403f5}{D\+MA}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
All C\+MT module registers. 

\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+cmt@{\+\_\+hw\+\_\+cmt}!C\+G\+H1@{C\+G\+H1}}
\index{C\+G\+H1@{C\+G\+H1}!\+\_\+hw\+\_\+cmt@{\+\_\+hw\+\_\+cmt}}
\subsubsection[{\texorpdfstring{C\+G\+H1}{CGH1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+cmt\+\_\+cgh1\+\_\+t} \+\_\+hw\+\_\+cmt\+::\+C\+G\+H1}\hypertarget{struct__hw__cmt_ac905251f8487858c65f30e24becb98d2}{}\label{struct__hw__cmt_ac905251f8487858c65f30e24becb98d2}
\mbox{[}0x0\mbox{]} C\+MT Carrier Generator High Data Register 1 \index{\+\_\+hw\+\_\+cmt@{\+\_\+hw\+\_\+cmt}!C\+G\+H2@{C\+G\+H2}}
\index{C\+G\+H2@{C\+G\+H2}!\+\_\+hw\+\_\+cmt@{\+\_\+hw\+\_\+cmt}}
\subsubsection[{\texorpdfstring{C\+G\+H2}{CGH2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+cmt\+\_\+cgh2\+\_\+t} \+\_\+hw\+\_\+cmt\+::\+C\+G\+H2}\hypertarget{struct__hw__cmt_abcc1e9617a66a0a4bbc7bfc4105250fd}{}\label{struct__hw__cmt_abcc1e9617a66a0a4bbc7bfc4105250fd}
\mbox{[}0x2\mbox{]} C\+MT Carrier Generator High Data Register 2 \index{\+\_\+hw\+\_\+cmt@{\+\_\+hw\+\_\+cmt}!C\+G\+L1@{C\+G\+L1}}
\index{C\+G\+L1@{C\+G\+L1}!\+\_\+hw\+\_\+cmt@{\+\_\+hw\+\_\+cmt}}
\subsubsection[{\texorpdfstring{C\+G\+L1}{CGL1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+cmt\+\_\+cgl1\+\_\+t} \+\_\+hw\+\_\+cmt\+::\+C\+G\+L1}\hypertarget{struct__hw__cmt_ae95814a0fc234636cf9730648e6e3d96}{}\label{struct__hw__cmt_ae95814a0fc234636cf9730648e6e3d96}
\mbox{[}0x1\mbox{]} C\+MT Carrier Generator Low Data Register 1 \index{\+\_\+hw\+\_\+cmt@{\+\_\+hw\+\_\+cmt}!C\+G\+L2@{C\+G\+L2}}
\index{C\+G\+L2@{C\+G\+L2}!\+\_\+hw\+\_\+cmt@{\+\_\+hw\+\_\+cmt}}
\subsubsection[{\texorpdfstring{C\+G\+L2}{CGL2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+cmt\+\_\+cgl2\+\_\+t} \+\_\+hw\+\_\+cmt\+::\+C\+G\+L2}\hypertarget{struct__hw__cmt_af2e14c5f848ccb0f424d64a14a68c4c8}{}\label{struct__hw__cmt_af2e14c5f848ccb0f424d64a14a68c4c8}
\mbox{[}0x3\mbox{]} C\+MT Carrier Generator Low Data Register 2 \index{\+\_\+hw\+\_\+cmt@{\+\_\+hw\+\_\+cmt}!C\+M\+D1@{C\+M\+D1}}
\index{C\+M\+D1@{C\+M\+D1}!\+\_\+hw\+\_\+cmt@{\+\_\+hw\+\_\+cmt}}
\subsubsection[{\texorpdfstring{C\+M\+D1}{CMD1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+cmt\+\_\+cmd1\+\_\+t} \+\_\+hw\+\_\+cmt\+::\+C\+M\+D1}\hypertarget{struct__hw__cmt_a579702b8e9eb5f4a1b57652f296267f4}{}\label{struct__hw__cmt_a579702b8e9eb5f4a1b57652f296267f4}
\mbox{[}0x6\mbox{]} C\+MT Modulator Data Register Mark High \index{\+\_\+hw\+\_\+cmt@{\+\_\+hw\+\_\+cmt}!C\+M\+D2@{C\+M\+D2}}
\index{C\+M\+D2@{C\+M\+D2}!\+\_\+hw\+\_\+cmt@{\+\_\+hw\+\_\+cmt}}
\subsubsection[{\texorpdfstring{C\+M\+D2}{CMD2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+cmt\+\_\+cmd2\+\_\+t} \+\_\+hw\+\_\+cmt\+::\+C\+M\+D2}\hypertarget{struct__hw__cmt_a62189149c37f1deebfa7ad2a13a26481}{}\label{struct__hw__cmt_a62189149c37f1deebfa7ad2a13a26481}
\mbox{[}0x7\mbox{]} C\+MT Modulator Data Register Mark Low \index{\+\_\+hw\+\_\+cmt@{\+\_\+hw\+\_\+cmt}!C\+M\+D3@{C\+M\+D3}}
\index{C\+M\+D3@{C\+M\+D3}!\+\_\+hw\+\_\+cmt@{\+\_\+hw\+\_\+cmt}}
\subsubsection[{\texorpdfstring{C\+M\+D3}{CMD3}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+cmt\+\_\+cmd3\+\_\+t} \+\_\+hw\+\_\+cmt\+::\+C\+M\+D3}\hypertarget{struct__hw__cmt_a4324a010f7ffa26fe66ba466ee0d5f37}{}\label{struct__hw__cmt_a4324a010f7ffa26fe66ba466ee0d5f37}
\mbox{[}0x8\mbox{]} C\+MT Modulator Data Register Space High \index{\+\_\+hw\+\_\+cmt@{\+\_\+hw\+\_\+cmt}!C\+M\+D4@{C\+M\+D4}}
\index{C\+M\+D4@{C\+M\+D4}!\+\_\+hw\+\_\+cmt@{\+\_\+hw\+\_\+cmt}}
\subsubsection[{\texorpdfstring{C\+M\+D4}{CMD4}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+cmt\+\_\+cmd4\+\_\+t} \+\_\+hw\+\_\+cmt\+::\+C\+M\+D4}\hypertarget{struct__hw__cmt_a6c23c669eb5c92baf42d5563c3c5f5c0}{}\label{struct__hw__cmt_a6c23c669eb5c92baf42d5563c3c5f5c0}
\mbox{[}0x9\mbox{]} C\+MT Modulator Data Register Space Low \index{\+\_\+hw\+\_\+cmt@{\+\_\+hw\+\_\+cmt}!D\+MA@{D\+MA}}
\index{D\+MA@{D\+MA}!\+\_\+hw\+\_\+cmt@{\+\_\+hw\+\_\+cmt}}
\subsubsection[{\texorpdfstring{D\+MA}{DMA}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+cmt\+\_\+dma\+\_\+t} \+\_\+hw\+\_\+cmt\+::\+D\+MA}\hypertarget{struct__hw__cmt_a81329518ec161cac7fa25849729403f5}{}\label{struct__hw__cmt_a81329518ec161cac7fa25849729403f5}
\mbox{[}0xB\mbox{]} C\+MT Direct Memory Access Register \index{\+\_\+hw\+\_\+cmt@{\+\_\+hw\+\_\+cmt}!M\+SC@{M\+SC}}
\index{M\+SC@{M\+SC}!\+\_\+hw\+\_\+cmt@{\+\_\+hw\+\_\+cmt}}
\subsubsection[{\texorpdfstring{M\+SC}{MSC}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+cmt\+\_\+msc\+\_\+t} \+\_\+hw\+\_\+cmt\+::\+M\+SC}\hypertarget{struct__hw__cmt_ada00f667a324781250373a8fce1f4c85}{}\label{struct__hw__cmt_ada00f667a324781250373a8fce1f4c85}
\mbox{[}0x5\mbox{]} C\+MT Modulator Status and Control Register \index{\+\_\+hw\+\_\+cmt@{\+\_\+hw\+\_\+cmt}!OC@{OC}}
\index{OC@{OC}!\+\_\+hw\+\_\+cmt@{\+\_\+hw\+\_\+cmt}}
\subsubsection[{\texorpdfstring{OC}{OC}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+cmt\+\_\+oc\+\_\+t} \+\_\+hw\+\_\+cmt\+::\+OC}\hypertarget{struct__hw__cmt_a2e733906f9aa3d944a7a7e431f25fd93}{}\label{struct__hw__cmt_a2e733906f9aa3d944a7a7e431f25fd93}
\mbox{[}0x4\mbox{]} C\+MT Output Control Register \index{\+\_\+hw\+\_\+cmt@{\+\_\+hw\+\_\+cmt}!P\+PS@{P\+PS}}
\index{P\+PS@{P\+PS}!\+\_\+hw\+\_\+cmt@{\+\_\+hw\+\_\+cmt}}
\subsubsection[{\texorpdfstring{P\+PS}{PPS}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+cmt\+\_\+pps\+\_\+t} \+\_\+hw\+\_\+cmt\+::\+P\+PS}\hypertarget{struct__hw__cmt_ad4236f7458e8f2e5637e3fb35d41fdb5}{}\label{struct__hw__cmt_ad4236f7458e8f2e5637e3fb35d41fdb5}
\mbox{[}0xA\mbox{]} C\+MT Primary Prescaler Register 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+cmt.\+h\end{DoxyCompactItemize}
