ldc r2 c1
ldc r2 c1
ldc r2 c1
addi r2 r2 c1

sys r