// Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition"

// DATE "03/13/2017 21:18:00"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Project (
	CLOCK_50,
	RESET_N,
	KEY,
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	LEDR);
input 	CLOCK_50;
input 	RESET_N;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[9:0] LEDR;

// Design Ports Information
// SW[0]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_U16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[0]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// KEY[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RESET_N	=>  Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \RESET_N~input_o ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \state[2]~DUPLICATE_q ;
wire \Decoder3~1_combout ;
wire \state[1]~DUPLICATE_q ;
wire \Mux32~2_combout ;
wire \WideOr21~0_combout ;
wire \LdPC~0_combout ;
wire \state[3]~DUPLICATE_q ;
wire \Decoder8~1_combout ;
wire \PC~0_combout ;
wire \imem~81_combout ;
wire \imem~78_combout ;
wire \imem~79_combout ;
wire \imem~80_combout ;
wire \imem~82_combout ;
wire \Add0~22 ;
wire \Add0~53_sumout ;
wire \WideOr19~0_combout ;
wire \WideOr23~0_combout ;
wire \PC[4]~DUPLICATE_q ;
wire \imem~113_combout ;
wire \imem~107_combout ;
wire \imem~12_combout ;
wire \imem~108_combout ;
wire \IR[30]~DUPLICATE_q ;
wire \imem~87_combout ;
wire \imem~90_combout ;
wire \imem~89_combout ;
wire \imem~88_combout ;
wire \imem~91_combout ;
wire \imem~92_combout ;
wire \imem~103_combout ;
wire \imem~115_combout ;
wire \imem~104_combout ;
wire \imem~114_combout ;
wire \imem~105_combout ;
wire \imem~106_combout ;
wire \imem~110_combout ;
wire \imem~109_combout ;
wire \imem~111_combout ;
wire \imem~112_combout ;
wire \imem~97_combout ;
wire \imem~100_combout ;
wire \imem~35_combout ;
wire \imem~99_combout ;
wire \imem~98_combout ;
wire \imem~101_combout ;
wire \imem~102_combout ;
wire \Mux34~0_combout ;
wire \Selector62~0_combout ;
wire \Selector32~2_combout ;
wire \Selector62~1_combout ;
wire \Decoder8~0_combout ;
wire \Selector32~3_combout ;
wire \Selector32~0_combout ;
wire \WideOr22~0_combout ;
wire \A[10]~DUPLICATE_q ;
wire \WideOr20~0_combout ;
wire \B[10]~DUPLICATE_q ;
wire \Selector53~0_combout ;
wire \dmem_rtl_0_bypass[48]~feeder_combout ;
wire \dmem_rtl_0_bypass[47]~5_combout ;
wire \imem~22_combout ;
wire \imem~21_combout ;
wire \imem~123_combout ;
wire \imem~20_combout ;
wire \imem~23_combout ;
wire \imem~24_combout ;
wire \Decoder3~0_combout ;
wire \imem~18_combout ;
wire \imem~17_combout ;
wire \imem~19_combout ;
wire \imem~63_combout ;
wire \imem~29_combout ;
wire \imem~30_combout ;
wire \imem~64_combout ;
wire \IR[19]~DUPLICATE_q ;
wire \imem~121_combout ;
wire \imem~119_combout ;
wire \imem~59_combout ;
wire \imem~61_combout ;
wire \imem~60_combout ;
wire \imem~62_combout ;
wire \imem~65_combout ;
wire \imem~66_combout ;
wire \imem~67_combout ;
wire \imem~68_combout ;
wire \Equal1~2_combout ;
wire \imem~31_combout ;
wire \imem~32_combout ;
wire \imem~27_combout ;
wire \imem~25_combout ;
wire \imem~26_combout ;
wire \imem~28_combout ;
wire \IR[21]~DUPLICATE_q ;
wire \imem~52_combout ;
wire \imem~53_combout ;
wire \imem~54_combout ;
wire \imem~56_combout ;
wire \imem~55_combout ;
wire \imem~57_combout ;
wire \imem~58_combout ;
wire \imem~50_combout ;
wire \imem~51_combout ;
wire \IR[22]~DUPLICATE_q ;
wire \imem~47_combout ;
wire \imem~48_combout ;
wire \imem~49_combout ;
wire \Equal1~1_combout ;
wire \imem~36_combout ;
wire \imem~33_combout ;
wire \imem~34_combout ;
wire \imem~37_combout ;
wire \imem~38_combout ;
wire \imem~41_combout ;
wire \imem~42_combout ;
wire \imem~43_combout ;
wire \imem~45_combout ;
wire \imem~44_combout ;
wire \imem~46_combout ;
wire \IR[9]~DUPLICATE_q ;
wire \Equal1~0_combout ;
wire \Equal1~3_combout ;
wire \memin[4]~1_combout ;
wire \IR[25]~feeder_combout ;
wire \Selector46~0_combout ;
wire \Selector56~0_combout ;
wire \IR[18]~DUPLICATE_q ;
wire \Selector44~1_combout ;
wire \Selector44~3_combout ;
wire \A[12]~DUPLICATE_q ;
wire \Selector51~2_combout ;
wire \Selector44~4_combout ;
wire \Selector46~4_combout ;
wire \Selector52~2_combout ;
wire \Add2~106 ;
wire \Add2~109_sumout ;
wire \Selector52~3_combout ;
wire \IR[10]~DUPLICATE_q ;
wire \ShOff~0_combout ;
wire \DrPC~0_combout ;
wire \memin[2]~57_combout ;
wire \KEY[2]~input_o ;
wire \dmem_rtl_0_bypass[33]~1_combout ;
wire \dmem_rtl_0_bypass[34]~feeder_combout ;
wire \dmem~0feeder_combout ;
wire \LdMAR~0_combout ;
wire \dmem~0_q ;
wire \dmem~74_combout ;
wire \WideOr23~1_combout ;
wire \B[15]~DUPLICATE_q ;
wire \dmem_rtl_0_bypass[58]~feeder_combout ;
wire \dmem_rtl_0_bypass[57]~9_combout ;
wire \dmem~82_combout ;
wire \dmem~15_q ;
wire \imem~15_combout ;
wire \imem~14_combout ;
wire \imem~16_combout ;
wire \imem~84_combout ;
wire \imem~118_combout ;
wire \imem~120_combout ;
wire \imem~85_combout ;
wire \imem~86_combout ;
wire \Selector69~0_combout ;
wire \Selector69~2_combout ;
wire \Selector69~3_combout ;
wire \Selector69~1_combout ;
wire \Selector69~4_combout ;
wire \always2~0_combout ;
wire \imem~3_combout ;
wire \imem~1_combout ;
wire \imem~2_combout ;
wire \imem~0_combout ;
wire \imem~125_combout ;
wire \IR[0]~0_combout ;
wire \IR[0]~DUPLICATE_q ;
wire \imem~69_combout ;
wire \imem~71_combout ;
wire \imem~72_combout ;
wire \imem~70_combout ;
wire \imem~73_combout ;
wire \imem~74_combout ;
wire \Selector72~2_combout ;
wire \Selector72~1_combout ;
wire \Selector72~0_combout ;
wire \Selector72~3_combout ;
wire \Selector72~4_combout ;
wire \imem~76_combout ;
wire \imem~75_combout ;
wire \imem~77_combout ;
wire \Selector71~1_combout ;
wire \imem~7_combout ;
wire \imem~6_combout ;
wire \imem~5_combout ;
wire \imem~124_combout ;
wire \imem~8_combout ;
wire \imem~9_combout ;
wire \Selector71~2_combout ;
wire \Selector71~3_combout ;
wire \Selector71~0_combout ;
wire \Selector71~4_combout ;
wire \Decoder0~4_combout ;
wire \regs[4][19]~q ;
wire \Decoder0~12_combout ;
wire \regs[12][19]~q ;
wire \Decoder0~8_combout ;
wire \regs[8][19]~q ;
wire \Decoder0~0_combout ;
wire \regs[0][19]~q ;
wire \Mux12~0_combout ;
wire \regs[2][19]~feeder_combout ;
wire \Decoder0~2_combout ;
wire \regs[2][19]~q ;
wire \regs[6][19]~feeder_combout ;
wire \Decoder0~6_combout ;
wire \regs[6][19]~q ;
wire \Decoder0~10_combout ;
wire \regs[10][19]~q ;
wire \Decoder0~14_combout ;
wire \regs[14][19]~q ;
wire \Mux12~2_combout ;
wire \Decoder0~9_combout ;
wire \regs[9][19]~q ;
wire \Decoder0~1_combout ;
wire \regs[1][19]~q ;
wire \regs[5][19]~feeder_combout ;
wire \Decoder0~5_combout ;
wire \regs[5][19]~q ;
wire \Decoder0~13_combout ;
wire \regs[13][19]~q ;
wire \Mux12~1_combout ;
wire \regs[7][19]~feeder_combout ;
wire \Decoder0~7_combout ;
wire \regs[7][19]~q ;
wire \Decoder0~11_combout ;
wire \regs[11][19]~q ;
wire \regs[3][19]~feeder_combout ;
wire \Decoder0~3_combout ;
wire \regs[3][19]~q ;
wire \Decoder0~15_combout ;
wire \regs[15][19]~q ;
wire \Mux12~3_combout ;
wire \Mux12~4_combout ;
wire \A[19]~DUPLICATE_q ;
wire \regs[1][15]~q ;
wire \regs[5][15]~q ;
wire \regs[9][15]~feeder_combout ;
wire \regs[9][15]~DUPLICATE_q ;
wire \regs[13][15]~q ;
wire \Mux16~1_combout ;
wire \regs[4][15]~q ;
wire \regs[0][15]~q ;
wire \regs[8][15]~q ;
wire \regs[12][15]~q ;
wire \Mux16~0_combout ;
wire \regs[7][15]~q ;
wire \regs[11][15]~q ;
wire \regs[3][15]~q ;
wire \regs[15][15]~q ;
wire \Mux16~3_combout ;
wire \regs[6][15]~q ;
wire \regs[10][15]~q ;
wire \regs[2][15]~q ;
wire \regs[14][15]~q ;
wire \Mux16~2_combout ;
wire \Mux16~4_combout ;
wire \dmem_rtl_0_bypass[59]~10_combout ;
wire \memin[15]~95_combout ;
wire \dmem_rtl_0_bypass[60]~feeder_combout ;
wire \Selector62~2_combout ;
wire \regs[9][31]~q ;
wire \regs[1][31]~feeder_combout ;
wire \regs[1][31]~q ;
wire \regs[5][31]~feeder_combout ;
wire \regs[5][31]~q ;
wire \regs[13][31]~q ;
wire \Mux0~1_combout ;
wire \regs[6][31]~feeder_combout ;
wire \regs[6][31]~q ;
wire \regs[10][31]~q ;
wire \regs[2][31]~q ;
wire \regs[14][31]~q ;
wire \Mux0~2_combout ;
wire \regs[15][31]~q ;
wire \regs[11][31]~feeder_combout ;
wire \regs[11][31]~q ;
wire \regs[3][31]~q ;
wire \regs[7][31]~q ;
wire \Mux0~3_combout ;
wire \regs[0][31]~feeder_combout ;
wire \regs[0][31]~q ;
wire \regs[8][31]~q ;
wire \regs[4][31]~feeder_combout ;
wire \regs[4][31]~q ;
wire \regs[12][31]~q ;
wire \Mux0~0_combout ;
wire \memin[31]~141_combout ;
wire \dmem_rtl_0_bypass[90]~feeder_combout ;
wire \dmem~31feeder_combout ;
wire \dmem~31_q ;
wire \dmem~0DUPLICATE_q ;
wire \regs[3][25]~feeder_combout ;
wire \regs[3][25]~q ;
wire \regs[11][25]~feeder_combout ;
wire \regs[11][25]~q ;
wire \regs[7][25]~q ;
wire \regs[15][25]~feeder_combout ;
wire \regs[15][25]~q ;
wire \Mux6~3_combout ;
wire \regs[10][25]~q ;
wire \regs[2][25]~feeder_combout ;
wire \regs[2][25]~q ;
wire \regs[14][25]~q ;
wire \regs[6][25]~feeder_combout ;
wire \regs[6][25]~q ;
wire \Mux6~2_combout ;
wire \regs[9][25]~q ;
wire \regs[5][25]~q ;
wire \regs[1][25]~q ;
wire \regs[13][25]~q ;
wire \Mux6~1_combout ;
wire \regs[8][25]~q ;
wire \regs[0][25]~feeder_combout ;
wire \regs[0][25]~q ;
wire \regs[12][25]~q ;
wire \regs[4][25]~feeder_combout ;
wire \regs[4][25]~q ;
wire \Mux6~0_combout ;
wire \memin[25]~133_combout ;
wire \Selector38~5_combout ;
wire \memin[17]~6_combout ;
wire \regs[10][24]~feeder_combout ;
wire \regs[10][24]~q ;
wire \regs[9][24]~feeder_combout ;
wire \regs[9][24]~q ;
wire \regs[8][24]~q ;
wire \regs[11][24]~q ;
wire \Mux7~2_combout ;
wire \regs[14][24]~q ;
wire \regs[15][24]~q ;
wire \regs[12][24]~q ;
wire \regs[13][24]~q ;
wire \Mux7~3_combout ;
wire \regs[7][24]~feeder_combout ;
wire \regs[7][24]~q ;
wire \regs[5][24]~q ;
wire \regs[6][24]~q ;
wire \regs[4][24]~q ;
wire \Mux7~1_combout ;
wire \regs[0][24]~q ;
wire \regs[2][24]~q ;
wire \regs[1][24]~q ;
wire \regs[3][24]~q ;
wire \Mux7~0_combout ;
wire \memin[24]~129_combout ;
wire \A[24]~DUPLICATE_q ;
wire \Selector39~5_combout ;
wire \A[23]~DUPLICATE_q ;
wire \regs[6][22]~q ;
wire \regs[5][22]~q ;
wire \regs[4][22]~DUPLICATE_q ;
wire \regs[7][22]~q ;
wire \Mux9~1_combout ;
wire \regs[8][22]~q ;
wire \regs[11][22]~feeder_combout ;
wire \regs[11][22]~q ;
wire \regs[10][22]~q ;
wire \regs[9][22]~q ;
wire \Mux9~2_combout ;
wire \regs[13][22]~feeder_combout ;
wire \regs[13][22]~q ;
wire \regs[14][22]~q ;
wire \regs[15][22]~q ;
wire \regs[12][22]~q ;
wire \Mux9~3_combout ;
wire \regs[2][22]~q ;
wire \regs[0][22]~feeder_combout ;
wire \regs[0][22]~q ;
wire \regs[1][22]~q ;
wire \regs[3][22]~q ;
wire \Mux9~0_combout ;
wire \memin[22]~165_combout ;
wire \Selector41~4_combout ;
wire \A[22]~DUPLICATE_q ;
wire \A[21]~DUPLICATE_q ;
wire \Selector42~4_combout ;
wire \dmem_rtl_0_bypass[70]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|_~0_combout ;
wire \memin[4]~64_combout ;
wire \dmem_rtl_0_bypass[38]~feeder_combout ;
wire \Selector58~6_combout ;
wire \B[5]~DUPLICATE_q ;
wire \A[5]~DUPLICATE_q ;
wire \B[4]~DUPLICATE_q ;
wire \B[3]~DUPLICATE_q ;
wire \A[3]~DUPLICATE_q ;
wire \A[2]~DUPLICATE_q ;
wire \memin[1]~53_combout ;
wire \dmem_rtl_0_bypass[30]~feeder_combout ;
wire \dmem_rtl_0_bypass[29]~0_combout ;
wire \memin[0]~3_combout ;
wire \dmem~73_combout ;
wire \dmem~1_q ;
wire \memin[7]~73_combout ;
wire \regs[0][7]~q ;
wire \regs[8][7]~q ;
wire \regs[12][7]~q ;
wire \regs[4][7]~q ;
wire \Mux24~0_combout ;
wire \regs[2][7]~feeder_combout ;
wire \regs[2][7]~q ;
wire \regs[10][7]~q ;
wire \regs[6][7]~feeder_combout ;
wire \regs[6][7]~q ;
wire \regs[14][7]~q ;
wire \Mux24~2_combout ;
wire \regs[11][7]~q ;
wire \regs[7][7]~feeder_combout ;
wire \regs[7][7]~q ;
wire \regs[3][7]~feeder_combout ;
wire \regs[3][7]~q ;
wire \regs[15][7]~q ;
wire \Mux24~3_combout ;
wire \regs[1][7]~q ;
wire \regs[13][7]~q ;
wire \regs[9][7]~feeder_combout ;
wire \regs[9][7]~q ;
wire \regs[5][7]~q ;
wire \Mux24~1_combout ;
wire \Mux24~4_combout ;
wire \Selector24~0_combout ;
wire \Selector21~0_combout ;
wire \B[7]~DUPLICATE_q ;
wire \Selector24~5_combout ;
wire \A[7]~DUPLICATE_q ;
wire \Selector56~1_combout ;
wire \B[6]~DUPLICATE_q ;
wire \Add2~86 ;
wire \Add2~90 ;
wire \Add2~93_sumout ;
wire \Selector56~2_combout ;
wire \A[4]~DUPLICATE_q ;
wire \A[1]~DUPLICATE_q ;
wire \A[0]~DUPLICATE_q ;
wire \Add1~2 ;
wire \Add1~3 ;
wire \Add1~70 ;
wire \Add1~71 ;
wire \Add1~74 ;
wire \Add1~75 ;
wire \Add1~78 ;
wire \Add1~79 ;
wire \Add1~82 ;
wire \Add1~83 ;
wire \Add1~86 ;
wire \Add1~87 ;
wire \Add1~90 ;
wire \Add1~91 ;
wire \Add1~93_sumout ;
wire \Selector24~6_combout ;
wire \regs[9][28]~feeder_combout ;
wire \regs[9][28]~q ;
wire \regs[10][28]~feeder_combout ;
wire \regs[10][28]~q ;
wire \regs[8][28]~q ;
wire \regs[11][28]~q ;
wire \Mux3~2_combout ;
wire \regs[15][28]~q ;
wire \regs[14][28]~feeder_combout ;
wire \regs[14][28]~q ;
wire \regs[12][28]~q ;
wire \regs[13][28]~q ;
wire \Mux3~3_combout ;
wire \regs[6][28]~feeder_combout ;
wire \regs[6][28]~q ;
wire \regs[4][28]~feeder_combout ;
wire \regs[4][28]~q ;
wire \regs[5][28]~feeder_combout ;
wire \regs[5][28]~q ;
wire \regs[7][28]~q ;
wire \Mux3~1_combout ;
wire \regs[2][28]~feeder_combout ;
wire \regs[2][28]~q ;
wire \regs[3][28]~q ;
wire \regs[0][28]~q ;
wire \regs[1][28]~feeder_combout ;
wire \regs[1][28]~q ;
wire \Mux3~0_combout ;
wire \memin[28]~153_combout ;
wire \dmem_rtl_0_bypass[84]~feeder_combout ;
wire \dmem~28feeder_combout ;
wire \dmem~28_q ;
wire \dmem_rtl_0_bypass[46]~feeder_combout ;
wire \memin[8]~75_combout ;
wire \Add0~54 ;
wire \Add0~49_sumout ;
wire \PC~11_combout ;
wire \Add0~50 ;
wire \Add0~45_sumout ;
wire \PC~10_combout ;
wire \Add0~46 ;
wire \Add0~41_sumout ;
wire \PC~9_combout ;
wire \memin[13]~89_combout ;
wire \regs[2][13]~q ;
wire \regs[10][13]~q ;
wire \regs[6][13]~feeder_combout ;
wire \regs[6][13]~q ;
wire \regs[14][13]~q ;
wire \Mux18~2_combout ;
wire \regs[1][13]~q ;
wire \regs[9][13]~q ;
wire \regs[13][13]~q ;
wire \regs[5][13]~q ;
wire \Mux18~1_combout ;
wire \regs[7][13]~q ;
wire \regs[15][13]~q ;
wire \regs[11][13]~q ;
wire \regs[3][13]~q ;
wire \Mux18~3_combout ;
wire \regs[8][13]~feeder_combout ;
wire \regs[8][13]~q ;
wire \regs[12][13]~q ;
wire \regs[0][13]~q ;
wire \regs[4][13]~q ;
wire \Mux18~0_combout ;
wire \Mux18~4_combout ;
wire \Selector63~3_combout ;
wire \regs[10][17]~q ;
wire \regs[6][17]~feeder_combout ;
wire \regs[6][17]~q ;
wire \regs[2][17]~feeder_combout ;
wire \regs[2][17]~q ;
wire \regs[14][17]~q ;
wire \Mux14~2_combout ;
wire \regs[13][17]~feeder_combout ;
wire \regs[13][17]~q ;
wire \regs[1][17]~feeder_combout ;
wire \regs[1][17]~q ;
wire \regs[5][17]~q ;
wire \regs[9][17]~feeder_combout ;
wire \regs[9][17]~q ;
wire \Mux14~1_combout ;
wire \regs[7][17]~q ;
wire \regs[11][17]~feeder_combout ;
wire \regs[11][17]~q ;
wire \regs[15][17]~feeder_combout ;
wire \regs[15][17]~q ;
wire \regs[3][17]~feeder_combout ;
wire \regs[3][17]~q ;
wire \Mux14~3_combout ;
wire \regs[0][17]~feeder_combout ;
wire \regs[0][17]~q ;
wire \regs[4][17]~q ;
wire \regs[8][17]~q ;
wire \regs[12][17]~q ;
wire \Mux14~0_combout ;
wire \Mux14~4_combout ;
wire \Selector44~0_combout ;
wire \regs[9][26]~q ;
wire \regs[10][26]~q ;
wire \regs[8][26]~q ;
wire \regs[11][26]~q ;
wire \Mux5~2_combout ;
wire \regs[12][26]~q ;
wire \regs[15][26]~feeder_combout ;
wire \regs[15][26]~q ;
wire \regs[14][26]~feeder_combout ;
wire \regs[14][26]~q ;
wire \regs[13][26]~q ;
wire \Mux5~3_combout ;
wire \regs[4][26]~q ;
wire \regs[5][26]~q ;
wire \regs[7][26]~q ;
wire \regs[6][26]~feeder_combout ;
wire \regs[6][26]~q ;
wire \Mux5~1_combout ;
wire \regs[0][26]~q ;
wire \regs[1][26]~feeder_combout ;
wire \regs[1][26]~q ;
wire \regs[2][26]~q ;
wire \regs[3][26]~q ;
wire \Mux5~0_combout ;
wire \memin[26]~145_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \dmem~27_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout ;
wire \dmem~47_combout ;
wire \dmem_rtl_0_bypass[82]~feeder_combout ;
wire \memin[26]~27_combout ;
wire \Selector37~5_combout ;
wire \A[26]~DUPLICATE_q ;
wire \Add2~62 ;
wire \Add2~33_sumout ;
wire \Selector37~6_combout ;
wire \regs[14][29]~q ;
wire \regs[10][29]~q ;
wire \regs[2][29]~feeder_combout ;
wire \regs[2][29]~q ;
wire \regs[6][29]~feeder_combout ;
wire \regs[6][29]~q ;
wire \Mux2~2_combout ;
wire \regs[1][29]~q ;
wire \regs[13][29]~q ;
wire \regs[9][29]~q ;
wire \regs[5][29]~q ;
wire \Mux2~1_combout ;
wire \regs[11][29]~q ;
wire \regs[15][29]~q ;
wire \regs[3][29]~q ;
wire \regs[7][29]~q ;
wire \Mux2~3_combout ;
wire \regs[4][29]~q ;
wire \regs[0][29]~feeder_combout ;
wire \regs[0][29]~q ;
wire \regs[8][29]~q ;
wire \regs[12][29]~q ;
wire \Mux2~0_combout ;
wire \memin[29]~157_combout ;
wire \B[29]~DUPLICATE_q ;
wire \Selector34~5_combout ;
wire \Add2~34 ;
wire \Add2~30 ;
wire \Add2~26 ;
wire \Add2~21_sumout ;
wire \Selector34~6_combout ;
wire \PC~31_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \dmem~30_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout ;
wire \dmem~44_combout ;
wire \dmem_rtl_0_bypass[88]~feeder_combout ;
wire \memin[29]~18_combout ;
wire \B[18]~DUPLICATE_q ;
wire \Selector47~2_combout ;
wire \Add2~126 ;
wire \Add2~49_sumout ;
wire \Selector46~5_combout ;
wire \Selector47~3_combout ;
wire \memin[16]~37_combout ;
wire \dmem_rtl_0_bypass[62]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a48~portbdataout ;
wire \dmem~17_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \dmem~53_combout ;
wire \memin[16]~38_combout ;
wire \regs[7][16]~q ;
wire \regs[5][16]~q ;
wire \regs[6][16]~feeder_combout ;
wire \regs[6][16]~q ;
wire \regs[4][16]~q ;
wire \Mux15~1_combout ;
wire \regs[0][16]~q ;
wire \regs[1][16]~q ;
wire \regs[2][16]~feeder_combout ;
wire \regs[2][16]~q ;
wire \regs[3][16]~q ;
wire \Mux15~0_combout ;
wire \regs[9][16]~q ;
wire \regs[10][16]~q ;
wire \regs[8][16]~q ;
wire \regs[11][16]~q ;
wire \Mux15~2_combout ;
wire \regs[13][16]~feeder_combout ;
wire \regs[13][16]~q ;
wire \regs[12][16]~q ;
wire \regs[14][16]~q ;
wire \regs[15][16]~q ;
wire \Mux15~3_combout ;
wire \Mux15~4_combout ;
wire \Selector46~9_combout ;
wire \Selector44~2_combout ;
wire \Selector47~0_combout ;
wire \A[14]~DUPLICATE_q ;
wire \A[13]~DUPLICATE_q ;
wire \B[9]~DUPLICATE_q ;
wire \Add1~94 ;
wire \Add1~95 ;
wire \Add1~98 ;
wire \Add1~99 ;
wire \Add1~102 ;
wire \Add1~103 ;
wire \Add1~106 ;
wire \Add1~107 ;
wire \Add1~110 ;
wire \Add1~111 ;
wire \Add1~114 ;
wire \Add1~115 ;
wire \Add1~118 ;
wire \Add1~119 ;
wire \Add1~122 ;
wire \Add1~123 ;
wire \Add1~126 ;
wire \Add1~127 ;
wire \Add1~49_sumout ;
wire \ShiftLeft0~29_combout ;
wire \ShiftLeft0~31_combout ;
wire \A[11]~DUPLICATE_q ;
wire \ShiftLeft0~30_combout ;
wire \ShiftLeft0~26_combout ;
wire \ShiftLeft0~50_combout ;
wire \ShiftLeft0~1_combout ;
wire \ShiftRight0~12_combout ;
wire \A[27]~DUPLICATE_q ;
wire \ShiftRight0~14_combout ;
wire \ShiftRight0~15_combout ;
wire \ShiftRight0~13_combout ;
wire \ShiftRight0~16_combout ;
wire \Selector47~4_combout ;
wire \Selector47~5_combout ;
wire \Selector47~1_combout ;
wire \memin[16]~39_combout ;
wire \A[16]~DUPLICATE_q ;
wire \Add1~50 ;
wire \Add1~51 ;
wire \Add1~46 ;
wire \Add1~47 ;
wire \Add1~42 ;
wire \Add1~43 ;
wire \Add1~38 ;
wire \Add1~39 ;
wire \Add1~18 ;
wire \Add1~19 ;
wire \Add1~14 ;
wire \Add1~15 ;
wire \Add1~10 ;
wire \Add1~11 ;
wire \Add1~6 ;
wire \Add1~7 ;
wire \Add1~66 ;
wire \Add1~67 ;
wire \Add1~62 ;
wire \Add1~63 ;
wire \Add1~33_sumout ;
wire \Selector37~4_combout ;
wire \PC[24]~DUPLICATE_q ;
wire \PC[23]~DUPLICATE_q ;
wire \memin[22]~10_combout ;
wire \PC~38_combout ;
wire \PC[20]~DUPLICATE_q ;
wire \Add0~94 ;
wire \Add0~89_sumout ;
wire \PC~21_combout ;
wire \PC[19]~DUPLICATE_q ;
wire \Add0~90 ;
wire \Add0~70 ;
wire \Add0~66 ;
wire \Add0~61_sumout ;
wire \Add1~9_sumout ;
wire \Selector41~1_combout ;
wire \A[31]~DUPLICATE_q ;
wire \ShiftRight0~22_combout ;
wire \A[25]~DUPLICATE_q ;
wire \ShiftRight0~20_combout ;
wire \ShiftRight0~23_combout ;
wire \ShiftLeft0~11_combout ;
wire \ShiftLeft0~10_combout ;
wire \ShiftLeft0~12_combout ;
wire \ShiftLeft0~15_combout ;
wire \ShiftLeft0~13_combout ;
wire \A[15]~DUPLICATE_q ;
wire \ShiftLeft0~14_combout ;
wire \ShiftLeft0~16_combout ;
wire \ShiftLeft0~17_combout ;
wire \Selector41~0_combout ;
wire \Selector31~6_combout ;
wire \Selector41~2_combout ;
wire \Selector41~3_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \dmem~23_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a54~portbdataout ;
wire \dmem~41_combout ;
wire \dmem_rtl_0_bypass[74]~feeder_combout ;
wire \memin[22]~9_combout ;
wire \PC~14_combout ;
wire \Add0~62 ;
wire \Add0~58 ;
wire \Add0~118 ;
wire \Add0~114 ;
wire \Add0~85_sumout ;
wire \memin[26]~28_combout ;
wire \PC~34_combout ;
wire \PC~20_combout ;
wire \Add0~86 ;
wire \Add0~81_sumout ;
wire \Add2~29_sumout ;
wire \Add1~34 ;
wire \Add1~35 ;
wire \Add1~29_sumout ;
wire \Selector36~1_combout ;
wire \ShiftLeft0~8_combout ;
wire \ShiftLeft0~2_combout ;
wire \ShiftLeft0~3_combout ;
wire \ShiftLeft0~43_combout ;
wire \ShiftLeft0~41_combout ;
wire \ShiftLeft0~7_combout ;
wire \ShiftLeft0~6_combout ;
wire \ShiftLeft0~5_combout ;
wire \ShiftLeft0~42_combout ;
wire \Selector36~0_combout ;
wire \Selector36~2_combout ;
wire \Selector36~3_combout ;
wire \Selector36~4_combout ;
wire \memin[27]~25_combout ;
wire \regs[15][27]~feeder_combout ;
wire \regs[15][27]~q ;
wire \regs[11][27]~q ;
wire \regs[3][27]~q ;
wire \regs[7][27]~q ;
wire \Mux4~3_combout ;
wire \regs[5][27]~q ;
wire \regs[13][27]~q ;
wire \regs[1][27]~q ;
wire \regs[9][27]~q ;
wire \Mux4~1_combout ;
wire \regs[10][27]~feeder_combout ;
wire \regs[10][27]~q ;
wire \regs[6][27]~feeder_combout ;
wire \regs[6][27]~q ;
wire \regs[14][27]~feeder_combout ;
wire \regs[14][27]~q ;
wire \regs[2][27]~feeder_combout ;
wire \regs[2][27]~q ;
wire \Mux4~2_combout ;
wire \regs[4][27]~feeder_combout ;
wire \regs[4][27]~q ;
wire \regs[0][27]~feeder_combout ;
wire \regs[0][27]~q ;
wire \regs[8][27]~q ;
wire \regs[12][27]~q ;
wire \Mux4~0_combout ;
wire \memin[27]~149_combout ;
wire \Selector36~5_combout ;
wire \Selector36~6_combout ;
wire \PC~33_combout ;
wire \PC~19_combout ;
wire \Add0~82 ;
wire \Add0~77_sumout ;
wire \dmem_rtl_0_bypass[86]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \dmem~29_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout ;
wire \dmem~45_combout ;
wire \memin[28]~21_combout ;
wire \Add2~25_sumout ;
wire \Selector35~2_combout ;
wire \Selector35~1_combout ;
wire \ShiftLeft0~39_combout ;
wire \ShiftLeft0~38_combout ;
wire \ShiftLeft0~28_combout ;
wire \ShiftLeft0~40_combout ;
wire \ShiftLeft0~37_combout ;
wire \Selector35~0_combout ;
wire \Selector35~3_combout ;
wire \Selector35~4_combout ;
wire \memin[28]~22_combout ;
wire \Selector35~5_combout ;
wire \Selector35~6_combout ;
wire \PC~32_combout ;
wire \PC~18_combout ;
wire \Add0~78 ;
wire \Add0~73_sumout ;
wire \Selector34~2_combout ;
wire \Selector34~1_combout ;
wire \ShiftRight0~29_combout ;
wire \ShiftLeft0~23_combout ;
wire \A[8]~DUPLICATE_q ;
wire \ShiftLeft0~24_combout ;
wire \ShiftLeft0~19_combout ;
wire \ShiftLeft0~18_combout ;
wire \ShiftLeft0~33_combout ;
wire \ShiftLeft0~34_combout ;
wire \ShiftLeft0~21_combout ;
wire \ShiftLeft0~22_combout ;
wire \ShiftLeft0~35_combout ;
wire \ShiftLeft0~36_combout ;
wire \Selector34~0_combout ;
wire \Selector34~3_combout ;
wire \Add1~31 ;
wire \Add1~26 ;
wire \Add1~27 ;
wire \Add1~21_sumout ;
wire \Selector34~4_combout ;
wire \PC~17_combout ;
wire \memin[29]~19_combout ;
wire \memin[29]~109_combout ;
wire \memin[29]~110_combout ;
wire \memin[29]~20_combout ;
wire \A[29]~DUPLICATE_q ;
wire \ShiftRight0~21_combout ;
wire \Selector37~1_combout ;
wire \ShiftLeft0~46_combout ;
wire \ShiftLeft0~44_combout ;
wire \ShiftLeft0~45_combout ;
wire \Selector37~2_combout ;
wire \Selector37~0_combout ;
wire \ShiftRight0~17_combout ;
wire \Selector37~3_combout ;
wire \memin[26]~115_combout ;
wire \memin[26]~116_combout ;
wire \memin[26]~29_combout ;
wire \ShiftRight0~2_combout ;
wire \ShiftRight0~5_combout ;
wire \ShiftRight0~0_combout ;
wire \ShiftRight0~1_combout ;
wire \ShiftRight0~3_combout ;
wire \ShiftRight0~4_combout ;
wire \ShiftRight0~6_combout ;
wire \ShiftLeft0~49_combout ;
wire \ShiftRight0~26_combout ;
wire \ShiftRight0~25_combout ;
wire \ShiftRight0~24_combout ;
wire \ShiftRight0~35_combout ;
wire \Selector46~7_combout ;
wire \Selector46~8_combout ;
wire \B[17]~DUPLICATE_q ;
wire \Selector46~1_combout ;
wire \Add1~45_sumout ;
wire \Selector46~2_combout ;
wire \Selector46~3_combout ;
wire \Add2~50 ;
wire \Add2~45_sumout ;
wire \Selector46~6_combout ;
wire \dmem_rtl_0_bypass[64]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a49~portbdataout ;
wire \dmem~18_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \dmem~51_combout ;
wire \dmem~52_combout ;
wire \memin[17]~35_combout ;
wire \memin[17]~36_combout ;
wire \A[17]~DUPLICATE_q ;
wire \ShiftRight0~34_combout ;
wire \ShiftRight0~39_combout ;
wire \ShiftRight0~59_combout ;
wire \Selector50~1_combout ;
wire \Add1~117_sumout ;
wire \Selector62~4_combout ;
wire \Selector50~3_combout ;
wire \Selector50~2_combout ;
wire \Selector50~4_combout ;
wire \Selector50~0_combout ;
wire \Selector50~5_combout ;
wire \Selector50~7_combout ;
wire \Add2~114 ;
wire \Add2~117_sumout ;
wire \Selector50~8_combout ;
wire \Selector50~6_combout ;
wire \dmem_rtl_0_bypass[56]~feeder_combout ;
wire \dmem~14_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout ;
wire \dmem~65_combout ;
wire \memin[13]~88_combout ;
wire \memin[13]~90_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout ;
wire \dmem~9_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \dmem~62_combout ;
wire \memin[8]~76_combout ;
wire \Selector55~1_combout ;
wire \Add2~94 ;
wire \Add2~97_sumout ;
wire \Selector55~2_combout ;
wire \Selector22~0_combout ;
wire \Selector55~3_combout ;
wire \Selector55~5_combout ;
wire \Selector55~6_combout ;
wire \Selector55~7_combout ;
wire \ShiftRight0~10_combout ;
wire \ShiftRight0~9_combout ;
wire \ShiftRight0~54_combout ;
wire \Selector23~0_combout ;
wire \Add1~97_sumout ;
wire \Selector23~1_combout ;
wire \ShiftLeft0~61_combout ;
wire \Selector23~2_combout ;
wire \Selector55~4_combout ;
wire \Selector55~0_combout ;
wire \regs[14][8]~q ;
wire \regs[13][8]~feeder_combout ;
wire \regs[13][8]~q ;
wire \regs[12][8]~q ;
wire \regs[15][8]~q ;
wire \Mux23~3_combout ;
wire \regs[7][8]~q ;
wire \regs[4][8]~q ;
wire \regs[6][8]~q ;
wire \regs[5][8]~q ;
wire \Mux23~1_combout ;
wire \regs[9][8]~q ;
wire \regs[10][8]~q ;
wire \regs[8][8]~q ;
wire \regs[11][8]~q ;
wire \Mux23~2_combout ;
wire \regs[2][8]~DUPLICATE_q ;
wire \regs[3][8]~feeder_combout ;
wire \regs[3][8]~q ;
wire \regs[0][8]~q ;
wire \regs[1][8]~q ;
wire \Mux23~0_combout ;
wire \Mux23~4_combout ;
wire \memin[8]~77_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a59~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \dmem~46_combout ;
wire \memin[27]~24_combout ;
wire \memin[27]~113_combout ;
wire \memin[27]~114_combout ;
wire \memin[27]~26_combout ;
wire \B[27]~DUPLICATE_q ;
wire \Add1~30 ;
wire \Add1~25_sumout ;
wire \memin[28]~111_combout ;
wire \memin[28]~112_combout ;
wire \memin[28]~23_combout ;
wire \A[28]~DUPLICATE_q ;
wire \ShiftRight0~18_combout ;
wire \ShiftRight0~19_combout ;
wire \Selector24~1_combout ;
wire \Selector24~2_combout ;
wire \ShiftLeft0~4_combout ;
wire \Selector24~3_combout ;
wire \ShiftRight0~48_combout ;
wire \ShiftRight0~30_combout ;
wire \ShiftRight0~47_combout ;
wire \ShiftRight0~49_combout ;
wire \ShiftRight0~53_combout ;
wire \Selector24~4_combout ;
wire \Selector56~3_combout ;
wire \dmem_rtl_0_bypass[43]~4_combout ;
wire \dmem_rtl_0_bypass[44]~feeder_combout ;
wire \dmem~77_combout ;
wire \dmem~8_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a39~portbdataout ;
wire \dmem~61_combout ;
wire \memin[7]~72_combout ;
wire \memin[7]~74_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout ;
wire \dmem~7_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \dmem~60_combout ;
wire \dmem_rtl_0_bypass[42]~feeder_combout ;
wire \IR[12]~DUPLICATE_q ;
wire \memin[6]~69_combout ;
wire \memin[6]~70_combout ;
wire \Selector57~3_combout ;
wire \Add2~89_sumout ;
wire \Selector57~4_combout ;
wire \regs[7][6]~q ;
wire \regs[6][6]~feeder_combout ;
wire \regs[6][6]~q ;
wire \regs[5][6]~feeder_combout ;
wire \regs[5][6]~q ;
wire \regs[4][6]~q ;
wire \Mux25~1_combout ;
wire \regs[14][6]~q ;
wire \regs[13][6]~q ;
wire \regs[12][6]~q ;
wire \regs[15][6]~q ;
wire \Mux25~3_combout ;
wire \regs[0][6]~q ;
wire \regs[3][6]~q ;
wire \regs[2][6]~q ;
wire \regs[1][6]~q ;
wire \Mux25~0_combout ;
wire \regs[10][6]~q ;
wire \regs[9][6]~q ;
wire \regs[8][6]~q ;
wire \regs[11][6]~q ;
wire \Mux25~2_combout ;
wire \Mux25~4_combout ;
wire \Selector57~0_combout ;
wire \Selector57~1_combout ;
wire \Selector57~2_combout ;
wire \ShiftRight0~43_combout ;
wire \ShiftRight0~42_combout ;
wire \ShiftRight0~32_combout ;
wire \ShiftRight0~44_combout ;
wire \ShiftRight0~52_combout ;
wire \Selector57~5_combout ;
wire \Selector57~6_combout ;
wire \Add1~89_sumout ;
wire \Selector57~7_combout ;
wire \memin[6]~71_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \memin[0]~0_combout ;
wire \KEY[0]~input_o ;
wire \memin[0]~2_combout ;
wire \memin[0]~173_combout ;
wire \regs[12][0]~q ;
wire \regs[15][0]~q ;
wire \regs[13][0]~feeder_combout ;
wire \regs[13][0]~q ;
wire \regs[14][0]~q ;
wire \Mux31~3_combout ;
wire \regs[8][0]~feeder_combout ;
wire \regs[8][0]~q ;
wire \regs[9][0]~q ;
wire \regs[10][0]~q ;
wire \regs[11][0]~q ;
wire \Mux31~2_combout ;
wire \regs[6][0]~q ;
wire \regs[5][0]~q ;
wire \regs[4][0]~q ;
wire \regs[7][0]~q ;
wire \Mux31~1_combout ;
wire \regs[0][0]~q ;
wire \regs[2][0]~q ;
wire \regs[1][0]~q ;
wire \regs[3][0]~q ;
wire \Mux31~0_combout ;
wire \memin[0]~177_combout ;
wire \Selector63~13_combout ;
wire \ALUout~0_combout ;
wire \Add2~1_sumout ;
wire \Selector63~14_combout ;
wire \Equal0~9_combout ;
wire \Equal0~6_combout ;
wire \Equal0~10_combout ;
wire \Equal0~7_combout ;
wire \LessThan1~2_combout ;
wire \Equal0~11_combout ;
wire \LessThan1~0_combout ;
wire \LessThan1~1_combout ;
wire \Equal0~0_combout ;
wire \Equal0~1_combout ;
wire \Equal0~2_combout ;
wire \LessThan0~2_combout ;
wire \Equal0~3_combout ;
wire \LessThan0~1_combout ;
wire \LessThan0~0_combout ;
wire \Equal0~4_combout ;
wire \LessThan0~3_combout ;
wire \Equal0~5_combout ;
wire \Selector63~15_combout ;
wire \LessThan0~14_combout ;
wire \LessThan0~12_combout ;
wire \LessThan0~13_combout ;
wire \Equal0~8_combout ;
wire \LessThan0~15_combout ;
wire \LessThan0~16_combout ;
wire \LessThan0~17_combout ;
wire \LessThan0~6_combout ;
wire \LessThan0~8_combout ;
wire \LessThan0~7_combout ;
wire \LessThan0~9_combout ;
wire \LessThan0~10_combout ;
wire \LessThan0~11_combout ;
wire \LessThan0~4_combout ;
wire \LessThan0~19_combout ;
wire \LessThan0~20_combout ;
wire \LessThan0~5_combout ;
wire \LessThan0~23_combout ;
wire \LessThan0~18_combout ;
wire \LessThan0~21_combout ;
wire \LessThan0~22_combout ;
wire \LessThan0~24_combout ;
wire \LessThan0~25_combout ;
wire \IR[28]~DUPLICATE_q ;
wire \Selector63~16_combout ;
wire \Selector63~17_combout ;
wire \Selector63~18_combout ;
wire \LessThan1~16_combout ;
wire \LessThan1~17_combout ;
wire \LessThan1~18_combout ;
wire \LessThan1~19_combout ;
wire \LessThan1~20_combout ;
wire \LessThan1~21_combout ;
wire \Selector63~5_combout ;
wire \LessThan1~5_combout ;
wire \LessThan1~3_combout ;
wire \LessThan1~4_combout ;
wire \LessThan1~6_combout ;
wire \LessThan1~7_combout ;
wire \LessThan1~8_combout ;
wire \LessThan1~9_combout ;
wire \LessThan1~14_combout ;
wire \LessThan1~10_combout ;
wire \LessThan1~11_combout ;
wire \LessThan1~12_combout ;
wire \LessThan1~13_combout ;
wire \LessThan1~15_combout ;
wire \Selector63~10_combout ;
wire \Selector63~4_combout ;
wire \Selector63~11_combout ;
wire \Selector31~0_combout ;
wire \Selector31~1_combout ;
wire \Selector31~2_combout ;
wire \Selector63~0_combout ;
wire \Selector63~1_combout ;
wire \Selector63~7_combout ;
wire \Selector63~6_combout ;
wire \Selector31~4_combout ;
wire \Add1~1_sumout ;
wire \Selector31~3_combout ;
wire \Selector63~2_combout ;
wire \ShiftRight0~7_combout ;
wire \ShiftRight0~8_combout ;
wire \ShiftRight0~11_combout ;
wire \Selector31~5_combout ;
wire \Selector31~7_combout ;
wire \Selector63~8_combout ;
wire \Selector63~9_combout ;
wire \Selector63~12_combout ;
wire \memin[0]~4_combout ;
wire \B[0]~DUPLICATE_q ;
wire \ShiftRight0~36_combout ;
wire \ShiftRight0~38_combout ;
wire \ShiftRight0~37_combout ;
wire \ShiftRight0~40_combout ;
wire \Selector62~3_combout ;
wire \Selector62~7_combout ;
wire \Selector62~9_combout ;
wire \Add2~2 ;
wire \Add2~69_sumout ;
wire \Selector62~6_combout ;
wire \Selector62~11_combout ;
wire \Selector62~10_combout ;
wire \Add1~69_sumout ;
wire \Selector62~15_combout ;
wire \Selector62~8_combout ;
wire \regs[2][1]~feeder_combout ;
wire \regs[2][1]~q ;
wire \regs[6][1]~feeder_combout ;
wire \regs[6][1]~q ;
wire \regs[10][1]~q ;
wire \regs[14][1]~q ;
wire \Mux30~2_combout ;
wire \regs[0][1]~q ;
wire \regs[8][1]~feeder_combout ;
wire \regs[8][1]~q ;
wire \regs[4][1]~q ;
wire \regs[12][1]~q ;
wire \Mux30~0_combout ;
wire \regs[9][1]~feeder_combout ;
wire \regs[9][1]~q ;
wire \regs[1][1]~q ;
wire \regs[5][1]~q ;
wire \regs[13][1]~q ;
wire \Mux30~1_combout ;
wire \regs[3][1]~q ;
wire \regs[7][1]~q ;
wire \regs[11][1]~q ;
wire \regs[15][1]~q ;
wire \Mux30~3_combout ;
wire \Mux30~4_combout ;
wire \dmem_rtl_0_bypass[32]~feeder_combout ;
wire \KEY[1]~input_o ;
wire \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \dmem~2_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout ;
wire \memin[1]~52_combout ;
wire \memin[1]~125_combout ;
wire \memin[1]~54_combout ;
wire \B[1]~DUPLICATE_q ;
wire \Add2~70 ;
wire \Add2~74 ;
wire \Add2~78 ;
wire \Add2~82 ;
wire \Add2~85_sumout ;
wire \Selector58~7_combout ;
wire \ShiftLeft0~20_combout ;
wire \Selector58~0_combout ;
wire \Add1~85_sumout ;
wire \Selector58~1_combout ;
wire \Selector58~3_combout ;
wire \Selector58~4_combout ;
wire \Selector58~5_combout ;
wire \ShiftRight0~27_combout ;
wire \ShiftRight0~51_combout ;
wire \Selector58~2_combout ;
wire \Selector58~8_combout ;
wire \memin[5]~67_combout ;
wire \dmem_rtl_0_bypass[40]~feeder_combout ;
wire \dmem_rtl_0_bypass[39]~3_combout ;
wire \dmem~76_combout ;
wire \dmem~6_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \dmem~59_combout ;
wire \memin[5]~66_combout ;
wire \regs[9][5]~feeder_combout ;
wire \regs[9][5]~q ;
wire \regs[13][5]~feeder_combout ;
wire \regs[13][5]~q ;
wire \regs[1][5]~q ;
wire \regs[5][5]~q ;
wire \Mux26~1_combout ;
wire \regs[0][5]~q ;
wire \regs[8][5]~q ;
wire \regs[12][5]~feeder_combout ;
wire \regs[12][5]~q ;
wire \regs[4][5]~feeder_combout ;
wire \regs[4][5]~q ;
wire \Mux26~0_combout ;
wire \regs[10][5]~q ;
wire \regs[6][5]~q ;
wire \regs[2][5]~q ;
wire \regs[14][5]~q ;
wire \Mux26~2_combout ;
wire \regs[3][5]~feeder_combout ;
wire \regs[3][5]~q ;
wire \regs[11][5]~q ;
wire \regs[7][5]~feeder_combout ;
wire \regs[7][5]~q ;
wire \regs[15][5]~q ;
wire \Mux26~3_combout ;
wire \Mux26~4_combout ;
wire \memin[5]~68_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout ;
wire \dmem~5_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \dmem~58_combout ;
wire \memin[4]~63_combout ;
wire \ShiftRight0~28_combout ;
wire \ShiftRight0~50_combout ;
wire \Selector59~2_combout ;
wire \Selector59~6_combout ;
wire \Add2~81_sumout ;
wire \Selector59~7_combout ;
wire \Selector59~4_combout ;
wire \Selector59~3_combout ;
wire \Selector59~5_combout ;
wire \Add1~81_sumout ;
wire \Selector59~1_combout ;
wire \ShiftLeft0~27_combout ;
wire \Selector59~0_combout ;
wire \Selector59~8_combout ;
wire \regs[1][4]~feeder_combout ;
wire \regs[1][4]~q ;
wire \regs[3][4]~feeder_combout ;
wire \regs[3][4]~q ;
wire \regs[2][4]~feeder_combout ;
wire \regs[2][4]~q ;
wire \regs[0][4]~q ;
wire \Mux27~0_combout ;
wire \regs[10][4]~q ;
wire \regs[9][4]~feeder_combout ;
wire \regs[9][4]~q ;
wire \regs[11][4]~q ;
wire \regs[8][4]~q ;
wire \Mux27~2_combout ;
wire \regs[13][4]~q ;
wire \regs[12][4]~q ;
wire \regs[14][4]~q ;
wire \regs[15][4]~q ;
wire \Mux27~3_combout ;
wire \regs[6][4]~q ;
wire \regs[7][4]~feeder_combout ;
wire \regs[7][4]~q ;
wire \regs[4][4]~q ;
wire \regs[5][4]~q ;
wire \Mux27~1_combout ;
wire \Mux27~4_combout ;
wire \memin[4]~65_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \dmem~21_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a52~portbdataout ;
wire \dmem~43_combout ;
wire \memin[20]~15_combout ;
wire \Selector43~4_combout ;
wire \Add2~38 ;
wire \Add2~17_sumout ;
wire \Selector43~5_combout ;
wire \ShiftLeft0~32_combout ;
wire \Selector43~0_combout ;
wire \Selector43~1_combout ;
wire \Add1~17_sumout ;
wire \Selector43~2_combout ;
wire \Selector43~3_combout ;
wire \Selector43~6_combout ;
wire \regs[12][20]~q ;
wire \regs[13][20]~q ;
wire \regs[14][20]~q ;
wire \regs[15][20]~q ;
wire \Mux11~3_combout ;
wire \regs[6][20]~feeder_combout ;
wire \regs[6][20]~q ;
wire \regs[5][20]~q ;
wire \regs[4][20]~feeder_combout ;
wire \regs[4][20]~q ;
wire \regs[7][20]~q ;
wire \Mux11~1_combout ;
wire \regs[0][20]~feeder_combout ;
wire \regs[0][20]~q ;
wire \regs[1][20]~q ;
wire \regs[2][20]~feeder_combout ;
wire \regs[2][20]~q ;
wire \regs[3][20]~feeder_combout ;
wire \regs[3][20]~q ;
wire \Mux11~0_combout ;
wire \regs[10][20]~feeder_combout ;
wire \regs[10][20]~q ;
wire \regs[9][20]~q ;
wire \regs[8][20]~q ;
wire \regs[11][20]~q ;
wire \Mux11~2_combout ;
wire \Mux11~4_combout ;
wire \Add0~69_sumout ;
wire \PC~40_combout ;
wire \PC~16_combout ;
wire \memin[20]~16_combout ;
wire \memin[20]~17_combout ;
wire \B[20]~DUPLICATE_q ;
wire \Add2~18 ;
wire \Add2~13_sumout ;
wire \Selector42~5_combout ;
wire \regs[10][21]~q ;
wire \regs[6][21]~q ;
wire \regs[2][21]~q ;
wire \regs[14][21]~feeder_combout ;
wire \regs[14][21]~q ;
wire \Mux10~2_combout ;
wire \regs[5][21]~q ;
wire \regs[9][21]~feeder_combout ;
wire \regs[9][21]~q ;
wire \regs[1][21]~feeder_combout ;
wire \regs[1][21]~q ;
wire \regs[13][21]~q ;
wire \Mux10~1_combout ;
wire \regs[11][21]~feeder_combout ;
wire \regs[11][21]~q ;
wire \regs[15][21]~q ;
wire \regs[3][21]~q ;
wire \regs[7][21]~q ;
wire \Mux10~3_combout ;
wire \regs[12][21]~feeder_combout ;
wire \regs[12][21]~q ;
wire \regs[8][21]~q ;
wire \regs[4][21]~q ;
wire \regs[0][21]~q ;
wire \Mux10~0_combout ;
wire \memin[21]~161_combout ;
wire \PC~39_combout ;
wire \Add1~13_sumout ;
wire \Selector42~1_combout ;
wire \ShiftLeft0~25_combout ;
wire \Selector42~0_combout ;
wire \Selector42~2_combout ;
wire \Selector42~3_combout ;
wire \dmem_rtl_0_bypass[72]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \dmem~22_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a53~portbdataout ;
wire \dmem~42_combout ;
wire \memin[21]~12_combout ;
wire \Add0~65_sumout ;
wire \PC~15_combout ;
wire \memin[21]~13_combout ;
wire \memin[21]~14_combout ;
wire \B[21]~DUPLICATE_q ;
wire \Add2~14 ;
wire \Add2~9_sumout ;
wire \Selector41~5_combout ;
wire \memin[22]~11_combout ;
wire \Add2~10 ;
wire \Add2~5_sumout ;
wire \Add1~5_sumout ;
wire \Selector40~1_combout ;
wire \Selector40~2_combout ;
wire \ShiftLeft0~9_combout ;
wire \Selector40~0_combout ;
wire \Selector40~3_combout ;
wire \Selector40~4_combout ;
wire \Add0~57_sumout ;
wire \dmem_rtl_0_bypass[76]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout ;
wire \dmem~24_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \dmem~40_combout ;
wire \memin[23]~5_combout ;
wire \Selector40~5_combout ;
wire \Selector40~6_combout ;
wire \regs[5][23]~q ;
wire \regs[9][23]~q ;
wire \regs[1][23]~q ;
wire \regs[13][23]~q ;
wire \Mux8~1_combout ;
wire \regs[2][23]~q ;
wire \regs[10][23]~q ;
wire \regs[6][23]~feeder_combout ;
wire \regs[6][23]~q ;
wire \regs[14][23]~q ;
wire \Mux8~2_combout ;
wire \regs[11][23]~feeder_combout ;
wire \regs[11][23]~q ;
wire \regs[3][23]~q ;
wire \regs[15][23]~q ;
wire \regs[7][23]~q ;
wire \Mux8~3_combout ;
wire \regs[0][23]~q ;
wire \regs[4][23]~q ;
wire \regs[8][23]~q ;
wire \regs[12][23]~q ;
wire \Mux8~0_combout ;
wire \memin[23]~169_combout ;
wire \PC~37_combout ;
wire \PC~13_combout ;
wire \memin[23]~7_combout ;
wire \memin[23]~8_combout ;
wire \Add2~6 ;
wire \Add2~65_sumout ;
wire \Selector39~6_combout ;
wire \PC~36_combout ;
wire \dmem~25_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a56~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \dmem~57_combout ;
wire \dmem_rtl_0_bypass[78]~feeder_combout ;
wire \memin[24]~49_combout ;
wire \Add0~117_sumout ;
wire \Add1~65_sumout ;
wire \Selector39~0_combout ;
wire \Selector39~2_combout ;
wire \ShiftLeft0~60_combout ;
wire \Selector39~1_combout ;
wire \Selector39~3_combout ;
wire \Selector39~4_combout ;
wire \PC~28_combout ;
wire \memin[24]~50_combout ;
wire \memin[24]~51_combout ;
wire \B[24]~DUPLICATE_q ;
wire \Add2~66 ;
wire \Add2~61_sumout ;
wire \Selector38~6_combout ;
wire \PC~35_combout ;
wire \Add0~113_sumout ;
wire \Selector38~0_combout ;
wire \Selector38~1_combout ;
wire \ShiftLeft0~59_combout ;
wire \ShiftLeft0~58_combout ;
wire \Selector38~2_combout ;
wire \Selector38~3_combout ;
wire \Add1~61_sumout ;
wire \Selector38~4_combout ;
wire \dmem_rtl_0_bypass[80]~feeder_combout ;
wire \dmem~26_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \dmem~56_combout ;
wire \memin[25]~46_combout ;
wire \PC~27_combout ;
wire \memin[25]~47_combout ;
wire \memin[25]~48_combout ;
wire \MAR[24]~feeder_combout ;
wire \WideNor0~3_combout ;
wire \MemWE~0_combout ;
wire \MAR[28]~feeder_combout ;
wire \MAR[26]~feeder_combout ;
wire \MAR[27]~feeder_combout ;
wire \MAR[29]~feeder_combout ;
wire \WideNor0~1_combout ;
wire \WideNor0~0_combout ;
wire \MemWE~combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \dmem~55_combout ;
wire \memin[30]~43_combout ;
wire \Add1~22 ;
wire \Add1~23 ;
wire \Add1~57_sumout ;
wire \Selector33~2_combout ;
wire \ShiftLeft0~57_combout ;
wire \Selector33~1_combout ;
wire \ShiftLeft0~55_combout ;
wire \ShiftLeft0~56_combout ;
wire \ShiftLeft0~54_combout ;
wire \Selector33~0_combout ;
wire \Selector33~3_combout ;
wire \Add2~22 ;
wire \Add2~57_sumout ;
wire \Selector33~5_combout ;
wire \Selector33~6_combout ;
wire \memin[30]~107_combout ;
wire \regs[12][30]~q ;
wire \regs[15][30]~q ;
wire \regs[14][30]~feeder_combout ;
wire \regs[14][30]~q ;
wire \regs[13][30]~q ;
wire \Mux1~3_combout ;
wire \regs[9][30]~feeder_combout ;
wire \regs[9][30]~q ;
wire \regs[10][30]~q ;
wire \regs[8][30]~q ;
wire \regs[11][30]~q ;
wire \Mux1~2_combout ;
wire \regs[5][30]~q ;
wire \regs[6][30]~q ;
wire \regs[4][30]~q ;
wire \regs[7][30]~q ;
wire \Mux1~1_combout ;
wire \regs[3][30]~q ;
wire \regs[0][30]~q ;
wire \regs[2][30]~feeder_combout ;
wire \regs[2][30]~q ;
wire \regs[1][30]~q ;
wire \Mux1~0_combout ;
wire \memin[30]~137_combout ;
wire \Add0~74 ;
wire \Add0~109_sumout ;
wire \PC~30_combout ;
wire \Selector33~4_combout ;
wire \PC~26_combout ;
wire \memin[30]~44_combout ;
wire \memin[30]~108_combout ;
wire \memin[30]~45_combout ;
wire \Add1~58 ;
wire \Add1~59 ;
wire \Add1~53_sumout ;
wire \Selector32~4_combout ;
wire \Selector32~5_combout ;
wire \ShiftLeft0~51_combout ;
wire \ShiftLeft0~52_combout ;
wire \ShiftLeft0~53_combout ;
wire \Selector32~6_combout ;
wire \Selector32~7_combout ;
wire \Add2~58 ;
wire \Add2~53_sumout ;
wire \Selector32~9_combout ;
wire \Selector32~10_combout ;
wire \memin[31]~105_combout ;
wire \dmem_rtl_0_bypass[92]~feeder_combout ;
wire \dmem_rtl_0_bypass[91]~feeder_combout ;
wire \dmem~32_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \dmem~54_combout ;
wire \memin[31]~40_combout ;
wire \Add0~110 ;
wire \Add0~105_sumout ;
wire \Selector32~8_combout ;
wire \PC~29_combout ;
wire \PC~25_combout ;
wire \memin[31]~41_combout ;
wire \memin[31]~106_combout ;
wire \memin[31]~42_combout ;
wire \Selector32~1_combout ;
wire \Selector62~5_combout ;
wire \ShiftRight0~61_combout ;
wire \Selector48~3_combout ;
wire \Selector48~1_combout ;
wire \Selector48~2_combout ;
wire \Selector48~4_combout ;
wire \Selector48~5_combout ;
wire \memin[15]~94_combout ;
wire \dmem_rtl_0|auto_generated|address_reg_b[0]~0_combout ;
wire \dmem~83_combout ;
wire \dmem~16_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a47~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \dmem~67_combout ;
wire \memin[15]~96_combout ;
wire \Add0~42 ;
wire \Add0~37_sumout ;
wire \PC~8_combout ;
wire \Add0~38 ;
wire \Add0~33_sumout ;
wire \PC~7_combout ;
wire \Add0~34 ;
wire \Add0~101_sumout ;
wire \PC~24_combout ;
wire \Add0~102 ;
wire \Add0~97_sumout ;
wire \PC~23_combout ;
wire \Add0~98 ;
wire \Add0~93_sumout ;
wire \PC~22_combout ;
wire \memin[18]~33_combout ;
wire \dmem_rtl_0_bypass[66]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \dmem~19_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout ;
wire \dmem~50_combout ;
wire \memin[18]~32_combout ;
wire \regs[9][18]~feeder_combout ;
wire \regs[9][18]~q ;
wire \regs[8][18]~q ;
wire \regs[10][18]~q ;
wire \regs[11][18]~q ;
wire \Mux13~2_combout ;
wire \regs[2][18]~feeder_combout ;
wire \regs[2][18]~q ;
wire \regs[3][18]~feeder_combout ;
wire \regs[3][18]~q ;
wire \regs[0][18]~feeder_combout ;
wire \regs[0][18]~q ;
wire \regs[1][18]~q ;
wire \Mux13~0_combout ;
wire \regs[13][18]~q ;
wire \regs[15][18]~q ;
wire \regs[12][18]~DUPLICATE_q ;
wire \regs[14][18]~q ;
wire \Mux13~3_combout ;
wire \regs[5][18]~q ;
wire \regs[6][18]~feeder_combout ;
wire \regs[6][18]~q ;
wire \regs[7][18]~q ;
wire \regs[4][18]~q ;
wire \Mux13~1_combout ;
wire \Mux13~4_combout ;
wire \Add1~41_sumout ;
wire \Selector45~0_combout ;
wire \ShiftLeft0~48_combout ;
wire \Selector45~5_combout ;
wire \ShiftRight0~33_combout ;
wire \Add2~46 ;
wire \Add2~41_sumout ;
wire \Selector45~4_combout ;
wire \Selector45~2_combout ;
wire \Selector45~1_combout ;
wire \Selector45~6_combout ;
wire \Selector45~3_combout ;
wire \memin[18]~34_combout ;
wire \A[18]~DUPLICATE_q ;
wire \Add2~42 ;
wire \Add2~37_sumout ;
wire \Selector44~7_combout ;
wire \Selector44~8_combout ;
wire \dmem_rtl_0_bypass[68]~feeder_combout ;
wire \dmem~20_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout ;
wire \dmem~48_combout ;
wire \dmem~49_combout ;
wire \memin[19]~30_combout ;
wire \Selector44~5_combout ;
wire \Add1~37_sumout ;
wire \Selector44~11_combout ;
wire \ShiftRight0~31_combout ;
wire \ShiftLeft0~47_combout ;
wire \Selector44~9_combout ;
wire \Selector44~10_combout ;
wire \Selector44~6_combout ;
wire \memin[19]~31_combout ;
wire \WideNor0~2_combout ;
wire \dmem~72_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a46~portbdataout ;
wire \dmem~66_combout ;
wire \memin[14]~91_combout ;
wire \memin[14]~92_combout ;
wire \regs[15][14]~q ;
wire \regs[13][14]~feeder_combout ;
wire \regs[13][14]~q ;
wire \regs[12][14]~feeder_combout ;
wire \regs[12][14]~q ;
wire \regs[14][14]~q ;
wire \Mux17~3_combout ;
wire \regs[7][14]~q ;
wire \regs[5][14]~feeder_combout ;
wire \regs[5][14]~q ;
wire \regs[4][14]~q ;
wire \regs[6][14]~q ;
wire \Mux17~1_combout ;
wire \regs[0][14]~q ;
wire \regs[1][14]~feeder_combout ;
wire \regs[1][14]~q ;
wire \regs[2][14]~q ;
wire \regs[3][14]~q ;
wire \Mux17~0_combout ;
wire \regs[9][14]~feeder_combout ;
wire \regs[9][14]~q ;
wire \regs[8][14]~feeder_combout ;
wire \regs[8][14]~q ;
wire \regs[10][14]~q ;
wire \regs[11][14]~q ;
wire \Mux17~2_combout ;
wire \Mux17~4_combout ;
wire \ShiftRight0~60_combout ;
wire \Selector49~1_combout ;
wire \Selector49~2_combout ;
wire \Selector49~3_combout ;
wire \Selector49~4_combout ;
wire \Add1~121_sumout ;
wire \Selector49~0_combout ;
wire \Add2~118 ;
wire \Add2~121_sumout ;
wire \Selector49~5_combout ;
wire \Selector49~7_combout ;
wire \Selector49~8_combout ;
wire \Selector49~6_combout ;
wire \memin[14]~93_combout ;
wire \B[14]~DUPLICATE_q ;
wire \Add2~122 ;
wire \Add2~125_sumout ;
wire \Add1~125_sumout ;
wire \Selector48~0_combout ;
wire \memin[15]~104_combout ;
wire \memin[15]~97_combout ;
wire \MAR[15]~DUPLICATE_q ;
wire \WideNor0~combout ;
wire \dmem~68_combout ;
wire \dmem~69_combout ;
wire \dmem~70_combout ;
wire \dmem~71_combout ;
wire \dmem~3_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \memin[2]~56_combout ;
wire \memin[2]~121_combout ;
wire \Selector61~3_combout ;
wire \Add2~73_sumout ;
wire \Selector61~4_combout ;
wire \Selector61~2_combout ;
wire \Selector61~6_combout ;
wire \Selector61~0_combout ;
wire \ShiftRight0~41_combout ;
wire \ShiftRight0~45_combout ;
wire \Add1~73_sumout ;
wire \Selector61~10_combout ;
wire \Selector61~1_combout ;
wire \memin[2]~55_combout ;
wire \memin[2]~58_combout ;
wire \B[2]~DUPLICATE_q ;
wire \ShiftLeft0~0_combout ;
wire \ShiftRight0~57_combout ;
wire \Selector52~5_combout ;
wire \Add1~109_sumout ;
wire \Selector52~0_combout ;
wire \Selector52~1_combout ;
wire \Selector52~4_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \memin[11]~98_combout ;
wire \dmem_rtl_0_bypass[52]~feeder_combout ;
wire \memin[11]~100_combout ;
wire \dmem~80_combout ;
wire \dmem~12_q ;
wire \dmem_rtl_0_bypass[51]~7_combout ;
wire \memin[11]~99_combout ;
wire \memin[11]~84_combout ;
wire \regs[1][11]~q ;
wire \regs[13][11]~q ;
wire \regs[9][11]~q ;
wire \regs[5][11]~q ;
wire \Mux20~1_combout ;
wire \regs[7][11]~q ;
wire \regs[15][11]~feeder_combout ;
wire \regs[15][11]~q ;
wire \regs[11][11]~q ;
wire \regs[3][11]~q ;
wire \Mux20~3_combout ;
wire \regs[2][11]~q ;
wire \regs[10][11]~q ;
wire \regs[14][11]~q ;
wire \regs[6][11]~q ;
wire \Mux20~2_combout ;
wire \regs[8][11]~q ;
wire \regs[12][11]~q ;
wire \regs[0][11]~q ;
wire \regs[4][11]~q ;
wire \Mux20~0_combout ;
wire \Mux20~4_combout ;
wire \memin[11]~85_combout ;
wire \Add2~110 ;
wire \Add2~113_sumout ;
wire \Selector51~3_combout ;
wire \Add1~113_sumout ;
wire \Selector51~0_combout ;
wire \Selector51~1_combout ;
wire \ShiftRight0~58_combout ;
wire \Selector51~5_combout ;
wire \Selector51~4_combout ;
wire \dmem_rtl_0_bypass[54]~feeder_combout ;
wire \memin[12]~103_combout ;
wire \memin[12]~101_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a44~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \dmem_rtl_0_bypass[53]~8_combout ;
wire \dmem~81_combout ;
wire \dmem~13_q ;
wire \memin[12]~102_combout ;
wire \memin[12]~86_combout ;
wire \regs[1][12]~q ;
wire \regs[3][12]~q ;
wire \regs[2][12]~feeder_combout ;
wire \regs[2][12]~q ;
wire \regs[0][12]~q ;
wire \Mux19~0_combout ;
wire \regs[4][12]~q ;
wire \regs[5][12]~feeder_combout ;
wire \regs[5][12]~q ;
wire \regs[6][12]~feeder_combout ;
wire \regs[6][12]~q ;
wire \regs[7][12]~feeder_combout ;
wire \regs[7][12]~q ;
wire \Mux19~1_combout ;
wire \regs[13][12]~feeder_combout ;
wire \regs[13][12]~q ;
wire \regs[14][12]~q ;
wire \regs[12][12]~feeder_combout ;
wire \regs[12][12]~q ;
wire \regs[15][12]~q ;
wire \Mux19~3_combout ;
wire \regs[8][12]~q ;
wire \regs[10][12]~q ;
wire \regs[9][12]~q ;
wire \regs[11][12]~q ;
wire \Mux19~2_combout ;
wire \Mux19~4_combout ;
wire \memin[12]~87_combout ;
wire \dmem~35_combout ;
wire \dmem_rtl_0_bypass[5]~feeder_combout ;
wire \dmem~37_combout ;
wire \dmem_rtl_0_bypass[10]~feeder_combout ;
wire \dmem~36_combout ;
wire \dmem~38_combout ;
wire \dmem_rtl_0_bypass[27]~feeder_combout ;
wire \dmem_rtl_0_bypass[26]~feeder_combout ;
wire \dmem~33_combout ;
wire \dmem_rtl_0_bypass[2]~feeder_combout ;
wire \dmem~34_combout ;
wire \dmem~39_combout ;
wire \memin[9]~78_combout ;
wire \dmem~78_combout ;
wire \dmem~10_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a41~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \dmem~63_combout ;
wire \memin[9]~79_combout ;
wire \regs[1][9]~q ;
wire \regs[13][9]~q ;
wire \regs[9][9]~q ;
wire \regs[5][9]~q ;
wire \Mux22~1_combout ;
wire \regs[2][9]~feeder_combout ;
wire \regs[2][9]~q ;
wire \regs[10][9]~q ;
wire \regs[6][9]~feeder_combout ;
wire \regs[6][9]~q ;
wire \regs[14][9]~q ;
wire \Mux22~2_combout ;
wire \regs[8][9]~q ;
wire \regs[0][9]~q ;
wire \regs[12][9]~q ;
wire \regs[4][9]~q ;
wire \Mux22~0_combout ;
wire \regs[11][9]~q ;
wire \regs[3][9]~feeder_combout ;
wire \regs[3][9]~q ;
wire \regs[7][9]~feeder_combout ;
wire \regs[7][9]~q ;
wire \regs[15][9]~q ;
wire \Mux22~3_combout ;
wire \Mux22~4_combout ;
wire \Selector54~1_combout ;
wire \Add2~98 ;
wire \Add2~101_sumout ;
wire \Selector54~2_combout ;
wire \Add1~101_sumout ;
wire \Selector54~5_combout ;
wire \Selector54~6_combout ;
wire \Selector54~7_combout ;
wire \ShiftRight0~55_combout ;
wire \Selector22~1_combout ;
wire \Selector54~3_combout ;
wire \Selector22~3_combout ;
wire \Selector22~2_combout ;
wire \Selector54~4_combout ;
wire \Selector54~0_combout ;
wire \memin[9]~80_combout ;
wire \A[9]~DUPLICATE_q ;
wire \Add2~102 ;
wire \Add2~105_sumout ;
wire \Selector53~1_combout ;
wire \dmem_rtl_0_bypass[49]~6_combout ;
wire \dmem_rtl_0_bypass[50]~feeder_combout ;
wire \memin[10]~81_combout ;
wire \dmem~79_combout ;
wire \dmem~11_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a42~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \dmem~64_combout ;
wire \memin[10]~82_combout ;
wire \regs[12][10]~q ;
wire \regs[14][10]~q ;
wire \regs[13][10]~q ;
wire \regs[15][10]~q ;
wire \Mux21~3_combout ;
wire \regs[10][10]~q ;
wire \regs[8][10]~feeder_combout ;
wire \regs[8][10]~q ;
wire \regs[9][10]~feeder_combout ;
wire \regs[9][10]~q ;
wire \regs[11][10]~q ;
wire \Mux21~2_combout ;
wire \regs[2][10]~feeder_combout ;
wire \regs[2][10]~q ;
wire \regs[3][10]~q ;
wire \regs[0][10]~q ;
wire \regs[1][10]~feeder_combout ;
wire \regs[1][10]~q ;
wire \Mux21~0_combout ;
wire \regs[4][10]~q ;
wire \regs[6][10]~feeder_combout ;
wire \regs[6][10]~q ;
wire \regs[5][10]~q ;
wire \regs[7][10]~feeder_combout ;
wire \regs[7][10]~q ;
wire \Mux21~1_combout ;
wire \Mux21~4_combout ;
wire \Selector21~5_combout ;
wire \Selector21~6_combout ;
wire \Add1~105_sumout ;
wire \Selector21~1_combout ;
wire \ShiftRight0~56_combout ;
wire \Selector21~2_combout ;
wire \Selector21~3_combout ;
wire \Selector21~4_combout ;
wire \Selector53~2_combout ;
wire \memin[10]~83_combout ;
wire \PC~12_combout ;
wire \PC[10]~DUPLICATE_q ;
wire \imem~4_combout ;
wire \imem~83_combout ;
wire \Selector70~2_combout ;
wire \Selector70~1_combout ;
wire \Selector70~0_combout ;
wire \Selector70~3_combout ;
wire \Selector70~4_combout ;
wire \regs[2][2]~feeder_combout ;
wire \regs[2][2]~q ;
wire \regs[3][2]~feeder_combout ;
wire \regs[3][2]~q ;
wire \regs[0][2]~q ;
wire \regs[1][2]~q ;
wire \Mux29~0_combout ;
wire \regs[13][2]~feeder_combout ;
wire \regs[13][2]~q ;
wire \regs[12][2]~q ;
wire \regs[14][2]~q ;
wire \regs[15][2]~q ;
wire \Mux29~3_combout ;
wire \regs[8][2]~q ;
wire \regs[10][2]~feeder_combout ;
wire \regs[10][2]~q ;
wire \regs[11][2]~q ;
wire \regs[9][2]~q ;
wire \Mux29~2_combout ;
wire \regs[7][2]~q ;
wire \regs[6][2]~feeder_combout ;
wire \regs[6][2]~q ;
wire \regs[4][2]~q ;
wire \regs[5][2]~q ;
wire \Mux29~1_combout ;
wire \Mux29~4_combout ;
wire \Add0~1_sumout ;
wire \PC~45_combout ;
wire \Add0~2 ;
wire \Add0~6 ;
wire \Add0~9_sumout ;
wire \PC~1_combout ;
wire \Add0~10 ;
wire \Add0~13_sumout ;
wire \PC~2_combout ;
wire \PC[5]~DUPLICATE_q ;
wire \Add0~14 ;
wire \Add0~17_sumout ;
wire \PC~3_combout ;
wire \PC[6]~DUPLICATE_q ;
wire \Add0~18 ;
wire \Add0~29_sumout ;
wire \PC~6_combout ;
wire \imem~39_combout ;
wire \imem~122_combout ;
wire \imem~40_combout ;
wire \IR[11]~DUPLICATE_q ;
wire \memin[3]~60_combout ;
wire \regs[9][3]~feeder_combout ;
wire \regs[9][3]~q ;
wire \regs[1][3]~q ;
wire \regs[13][3]~q ;
wire \regs[5][3]~q ;
wire \Mux28~1_combout ;
wire \regs[2][3]~feeder_combout ;
wire \regs[2][3]~q ;
wire \regs[10][3]~q ;
wire \regs[6][3]~feeder_combout ;
wire \regs[6][3]~q ;
wire \regs[14][3]~q ;
wire \Mux28~2_combout ;
wire \regs[0][3]~feeder_combout ;
wire \regs[0][3]~q ;
wire \regs[4][3]~DUPLICATE_q ;
wire \regs[8][3]~q ;
wire \regs[12][3]~q ;
wire \Mux28~0_combout ;
wire \regs[15][3]~q ;
wire \regs[3][3]~feeder_combout ;
wire \regs[3][3]~q ;
wire \regs[11][3]~q ;
wire \regs[7][3]~q ;
wire \Mux28~3_combout ;
wire \Mux28~4_combout ;
wire \Selector60~0_combout ;
wire \Selector60~6_combout ;
wire \Add2~77_sumout ;
wire \Selector60~7_combout ;
wire \ShiftRight0~46_combout ;
wire \Selector60~8_combout ;
wire \Selector60~9_combout ;
wire \Add1~77_sumout ;
wire \Selector60~1_combout ;
wire \Selector60~4_combout ;
wire \Selector60~2_combout ;
wire \Selector60~3_combout ;
wire \Selector60~5_combout ;
wire \memin[3]~59_combout ;
wire \memin[3]~62_combout ;
wire \dmem_rtl_0_bypass[35]~2_combout ;
wire \dmem~75_combout ;
wire \dmem~4_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a35~portbdataout ;
wire \memin[3]~61_combout ;
wire \dmem_rtl_0_bypass[36]~feeder_combout ;
wire \KEY[3]~input_o ;
wire \memin[3]~117_combout ;
wire \Add0~5_sumout ;
wire \PC~41_combout ;
wire \PC[3]~DUPLICATE_q ;
wire \imem~116_combout ;
wire \imem~117_combout ;
wire \imem~93_combout ;
wire \imem~94_combout ;
wire \imem~95_combout ;
wire \imem~96_combout ;
wire \WideOr4~1_combout ;
wire \WideOr4~0_combout ;
wire \WideOr4~2_combout ;
wire \Mux32~0_combout ;
wire \Mux32~1_combout ;
wire \Mux32~3_combout ;
wire \Mux33~5_combout ;
wire \Mux33~8_combout ;
wire \Mux33~6_combout ;
wire \Mux33~7_combout ;
wire \Selector63~19_combout ;
wire \Mux33~16_combout ;
wire \Mux33~15_combout ;
wire \Mux33~1_combout ;
wire \Selector36~7_combout ;
wire \WideNor1~0_combout ;
wire \Selector37~7_combout ;
wire \Selector48~7_combout ;
wire \Selector48~6_combout ;
wire \Mux33~0_combout ;
wire \Mux33~9_combout ;
wire \Selector61~5_combout ;
wire \Mux33~11_combout ;
wire \Mux33~17_combout ;
wire \Mux33~13_combout ;
wire \Mux33~14_combout ;
wire \Mux33~12_combout ;
wire \Mux33~2_combout ;
wire \Mux33~10_combout ;
wire \Mux33~3_combout ;
wire \Mux33~4_combout ;
wire \Mux35~1_combout ;
wire \Mux35~3_combout ;
wire \Mux35~2_combout ;
wire \Mux35~0_combout ;
wire \Mux36~2_combout ;
wire \Mux36~1_combout ;
wire \Mux36~3_combout ;
wire \Mux36~0_combout ;
wire \state[0]~DUPLICATE_q ;
wire \Mux34~1_combout ;
wire \Mux34~7_combout ;
wire \Mux34~2_combout ;
wire \Mux34~3_combout ;
wire \LdPC~1_combout ;
wire \Add0~30 ;
wire \Add0~25_sumout ;
wire \PC~5_combout ;
wire \Add0~26 ;
wire \Add0~21_sumout ;
wire \PC~4_combout ;
wire \imem~11_combout ;
wire \imem~10_combout ;
wire \imem~13_combout ;
wire \regs[8][1]~DUPLICATE_q ;
wire \IR[3]~DUPLICATE_q ;
wire \Mux59~0_combout ;
wire \Mux59~1_combout ;
wire \Mux59~2_combout ;
wire \Mux59~3_combout ;
wire \Mux59~4_combout ;
wire \HEXout[1]~feeder_combout ;
wire \HEXout[23]~0_combout ;
wire \Mux58~3_combout ;
wire \Mux58~2_combout ;
wire \Mux58~1_combout ;
wire \Mux58~0_combout ;
wire \Mux58~4_combout ;
wire \HEXout[2]~feeder_combout ;
wire \Mux57~3_combout ;
wire \Mux57~2_combout ;
wire \regs[4][3]~q ;
wire \Mux57~0_combout ;
wire \Mux57~1_combout ;
wire \Mux57~4_combout ;
wire \HEXout[3]~feeder_combout ;
wire \IR[1]~DUPLICATE_q ;
wire \Mux60~0_combout ;
wire \Mux60~3_combout ;
wire \Mux60~1_combout ;
wire \regs[8][0]~DUPLICATE_q ;
wire \Mux60~2_combout ;
wire \Mux60~4_combout ;
wire \Hex0Out|OUT~0_combout ;
wire \Hex0Out|OUT~1_combout ;
wire \Hex0Out|OUT~2_combout ;
wire \Hex0Out|OUT~3_combout ;
wire \Hex0Out|OUT~4_combout ;
wire \Hex0Out|OUT~5_combout ;
wire \Hex0Out|OUT~6_combout ;
wire \Mux56~1_combout ;
wire \Mux56~0_combout ;
wire \Mux56~3_combout ;
wire \Mux56~2_combout ;
wire \Mux56~4_combout ;
wire \HEXout[4]~feeder_combout ;
wire \Mux53~1_combout ;
wire \Mux53~0_combout ;
wire \Mux53~2_combout ;
wire \Mux53~3_combout ;
wire \Mux53~4_combout ;
wire \Mux54~0_combout ;
wire \Mux54~3_combout ;
wire \Mux54~2_combout ;
wire \regs[7][6]~DUPLICATE_q ;
wire \Mux54~1_combout ;
wire \Mux54~4_combout ;
wire \HEXout[6]~feeder_combout ;
wire \Mux55~3_combout ;
wire \Mux55~0_combout ;
wire \Mux55~2_combout ;
wire \Mux55~1_combout ;
wire \Mux55~4_combout ;
wire \HEXout[5]~feeder_combout ;
wire \Hex1Out|OUT~0_combout ;
wire \Hex1Out|OUT~1_combout ;
wire \Hex1Out|OUT~2_combout ;
wire \Hex1Out|OUT~3_combout ;
wire \Hex1Out|OUT~4_combout ;
wire \Hex1Out|OUT~5_combout ;
wire \Hex1Out|OUT~6_combout ;
wire \Mux49~0_combout ;
wire \Mux49~3_combout ;
wire \Mux49~1_combout ;
wire \Mux49~2_combout ;
wire \Mux49~4_combout ;
wire \Mux51~2_combout ;
wire \Mux51~1_combout ;
wire \Mux51~0_combout ;
wire \Mux51~3_combout ;
wire \Mux51~4_combout ;
wire \HEXout[9]~feeder_combout ;
wire \Mux50~2_combout ;
wire \Mux50~1_combout ;
wire \Mux50~3_combout ;
wire \Mux50~0_combout ;
wire \Mux50~4_combout ;
wire \Mux52~1_combout ;
wire \Mux52~2_combout ;
wire \Mux52~3_combout ;
wire \regs[2][8]~q ;
wire \Mux52~0_combout ;
wire \Mux52~4_combout ;
wire \HEXout[8]~feeder_combout ;
wire \Hex2Out|OUT~0_combout ;
wire \Hex2Out|OUT~1_combout ;
wire \Hex2Out|OUT~2_combout ;
wire \Hex2Out|OUT~3_combout ;
wire \Hex2Out|OUT~4_combout ;
wire \Hex2Out|OUT~5_combout ;
wire \Hex2Out|OUT~6_combout ;
wire \Mux47~3_combout ;
wire \Mux47~2_combout ;
wire \Mux47~1_combout ;
wire \Mux47~0_combout ;
wire \Mux47~4_combout ;
wire \regs[9][15]~q ;
wire \Mux45~1_combout ;
wire \Mux45~2_combout ;
wire \Mux45~3_combout ;
wire \Mux45~0_combout ;
wire \Mux45~4_combout ;
wire \HEXout[15]~feeder_combout ;
wire \Mux48~3_combout ;
wire \Mux48~2_combout ;
wire \Mux48~0_combout ;
wire \Mux48~1_combout ;
wire \Mux48~4_combout ;
wire \HEXout[12]~feeder_combout ;
wire \regs[15][14]~DUPLICATE_q ;
wire \Mux46~3_combout ;
wire \regs[7][14]~DUPLICATE_q ;
wire \Mux46~1_combout ;
wire \regs[3][14]~DUPLICATE_q ;
wire \Mux46~0_combout ;
wire \Mux46~2_combout ;
wire \Mux46~4_combout ;
wire \HEXout[14]~feeder_combout ;
wire \Hex3Out|OUT~0_combout ;
wire \Hex3Out|OUT~1_combout ;
wire \Hex3Out|OUT~2_combout ;
wire \Hex3Out|OUT~3_combout ;
wire \Hex3Out|OUT~4_combout ;
wire \Hex3Out|OUT~5_combout ;
wire \Hex3Out|OUT~6_combout ;
wire \Mux44~1_combout ;
wire \regs[2][16]~DUPLICATE_q ;
wire \Mux44~0_combout ;
wire \Mux44~2_combout ;
wire \Mux44~3_combout ;
wire \Mux44~4_combout ;
wire \Mux41~3_combout ;
wire \Mux41~2_combout ;
wire \Mux41~1_combout ;
wire \Mux41~0_combout ;
wire \Mux41~4_combout ;
wire \Mux42~2_combout ;
wire \Mux42~1_combout ;
wire \regs[12][18]~q ;
wire \Mux42~3_combout ;
wire \Mux42~0_combout ;
wire \Mux42~4_combout ;
wire \Mux43~1_combout ;
wire \Mux43~3_combout ;
wire \Mux43~2_combout ;
wire \Mux43~0_combout ;
wire \Mux43~4_combout ;
wire \Hex4Out|OUT~0_combout ;
wire \Hex4Out|OUT~1_combout ;
wire \Hex4Out|OUT~2_combout ;
wire \Hex4Out|OUT~3_combout ;
wire \Hex4Out|OUT~4_combout ;
wire \Hex4Out|OUT~5_combout ;
wire \Hex4Out|OUT~6_combout ;
wire \Mux40~2_combout ;
wire \Mux40~3_combout ;
wire \Mux40~1_combout ;
wire \Mux40~0_combout ;
wire \Mux40~4_combout ;
wire \Mux37~2_combout ;
wire \Mux37~3_combout ;
wire \Mux37~0_combout ;
wire \Mux37~1_combout ;
wire \Mux37~4_combout ;
wire \regs[4][22]~q ;
wire \Mux38~1_combout ;
wire \Mux38~2_combout ;
wire \Mux38~0_combout ;
wire \Mux38~3_combout ;
wire \Mux38~4_combout ;
wire \regs[0][21]~DUPLICATE_q ;
wire \Mux39~0_combout ;
wire \regs[3][21]~DUPLICATE_q ;
wire \Mux39~3_combout ;
wire \Mux39~2_combout ;
wire \Mux39~1_combout ;
wire \Mux39~4_combout ;
wire \Hex5Out|OUT~0_combout ;
wire \Hex5Out|OUT~1_combout ;
wire \Hex5Out|OUT~2_combout ;
wire \Hex5Out|OUT~3_combout ;
wire \Hex5Out|OUT~4_combout ;
wire \Hex5Out|OUT~5_combout ;
wire \Hex5Out|OUT~6_combout ;
wire \LEDRout[0]~0_combout ;
wire \LEDRout[6]~feeder_combout ;
wire [4:0] state;
wire [31:0] PC;
wire [31:0] MAR;
wire [9:0] LEDRout;
wire [31:0] IR;
wire [23:0] HEXout;
wire [31:0] B;
wire [31:0] A;
wire [0:0] \dmem_rtl_0|auto_generated|addrstall_reg_b ;
wire [0:0] \dmem_rtl_0|auto_generated|address_reg_b ;
wire [0:0] \dmem_rtl_0|auto_generated|addr_store_b ;
wire [1:0] \dmem_rtl_0|auto_generated|decode2|eq_node ;
wire [0:92] dmem_rtl_0_bypass;
wire [0:0] \myPll|pll_inst|altera_pll_i|fboutclk_wire ;
wire [0:0] \myPll|pll_inst|altera_pll_i|outclk_wire ;
wire [0:0] \myPll|pll_inst|altera_pll_i|locked_wire ;

wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [7:0] \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a54~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a53~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a21~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a52~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a59~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a49~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a48~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a16~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a25~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a56~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a35~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a5~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a39~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a41~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a42~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a10~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a44~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a46~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a14~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a47~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5  = \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [5];

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX0[0]~output (
	.i(\Hex0Out|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \HEX0[1]~output (
	.i(\Hex0Out|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \HEX0[2]~output (
	.i(\Hex0Out|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \HEX0[3]~output (
	.i(\Hex0Out|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \HEX0[4]~output (
	.i(\Hex0Out|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \HEX0[5]~output (
	.i(\Hex0Out|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\Hex0Out|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \HEX1[0]~output (
	.i(\Hex1Out|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \HEX1[1]~output (
	.i(\Hex1Out|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \HEX1[2]~output (
	.i(\Hex1Out|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \HEX1[3]~output (
	.i(\Hex1Out|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \HEX1[4]~output (
	.i(\Hex1Out|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(\Hex1Out|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\Hex1Out|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \HEX2[0]~output (
	.i(\Hex2Out|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \HEX2[1]~output (
	.i(\Hex2Out|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \HEX2[2]~output (
	.i(\Hex2Out|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \HEX2[3]~output (
	.i(\Hex2Out|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \HEX2[4]~output (
	.i(\Hex2Out|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \HEX2[5]~output (
	.i(\Hex2Out|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\Hex2Out|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \HEX3[0]~output (
	.i(\Hex3Out|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \HEX3[1]~output (
	.i(\Hex3Out|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \HEX3[2]~output (
	.i(\Hex3Out|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(\Hex3Out|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(\Hex3Out|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \HEX3[5]~output (
	.i(\Hex3Out|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\Hex3Out|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX4[0]~output (
	.i(\Hex4Out|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N59
cyclonev_io_obuf \HEX4[1]~output (
	.i(\Hex4Out|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \HEX4[2]~output (
	.i(\Hex4Out|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(\Hex4Out|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cyclonev_io_obuf \HEX4[4]~output (
	.i(\Hex4Out|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \HEX4[5]~output (
	.i(\Hex4Out|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N19
cyclonev_io_obuf \HEX4[6]~output (
	.i(!\Hex4Out|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \HEX5[0]~output (
	.i(\Hex5Out|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \HEX5[1]~output (
	.i(\Hex5Out|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N19
cyclonev_io_obuf \HEX5[2]~output (
	.i(\Hex5Out|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(\Hex5Out|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\Hex5Out|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \HEX5[5]~output (
	.i(\Hex5Out|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \HEX5[6]~output (
	.i(!\Hex5Out|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \LEDR[0]~output (
	.i(LEDRout[0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \LEDR[1]~output (
	.i(LEDRout[1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \LEDR[2]~output (
	.i(LEDRout[2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \LEDR[3]~output (
	.i(LEDRout[3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \LEDR[4]~output (
	.i(LEDRout[4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \LEDR[5]~output (
	.i(LEDRout[5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \LEDR[6]~output (
	.i(LEDRout[6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \LEDR[7]~output (
	.i(LEDRout[7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N39
cyclonev_io_obuf \LEDR[8]~output (
	.i(LEDRout[8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \LEDR[9]~output (
	.i(LEDRout[9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y7_N0
cyclonev_pll_refclk_select \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: IOIBUF_X54_Y16_N55
cyclonev_io_ibuf \RESET_N~input (
	.i(RESET_N),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RESET_N~input_o ));
// synopsys translate_off
defparam \RESET_N~input .bus_hold = "false";
defparam \RESET_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y1_N0
cyclonev_fractional_pll \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\myPll|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(!\RESET_N~input_o ),
	.pfden(gnd),
	.refclkin(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\myPll|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 2000;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y5_N0
cyclonev_pll_reconfig \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y5_N1
cyclonev_pll_output_counter \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5 ),
	.tclk0(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\myPll|pll_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 3;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 3;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "50.0 mhz";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 5;
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\myPll|pll_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X29_Y16_N35
dffeas \state[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux36~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[0]),
	.prn(vcc));
// synopsys translate_off
defparam \state[0] .is_wysiwyg = "true";
defparam \state[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N10
dffeas \state[2]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux34~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \state[2]~DUPLICATE .is_wysiwyg = "true";
defparam \state[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N51
cyclonev_lcell_comb \Decoder3~1 (
// Equation(s):
// \Decoder3~1_combout  = ( \state[0]~DUPLICATE_q  & ( (!\state[2]~DUPLICATE_q  & !state[1]) ) )

	.dataa(!\state[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!state[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~1 .extended_lut = "off";
defparam \Decoder3~1 .lut_mask = 64'h00000000A0A0A0A0;
defparam \Decoder3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y16_N22
dffeas \state[1]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux35~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \state[1]~DUPLICATE .is_wysiwyg = "true";
defparam \state[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N24
cyclonev_lcell_comb \Mux32~2 (
// Equation(s):
// \Mux32~2_combout  = ( state[4] & ( \state[1]~DUPLICATE_q  ) ) # ( !state[4] & ( \state[1]~DUPLICATE_q  & ( (\state[0]~DUPLICATE_q  & (\state[2]~DUPLICATE_q  & state[3])) ) ) ) # ( state[4] & ( !\state[1]~DUPLICATE_q  & ( (!\state[0]~DUPLICATE_q ) # 
// ((\state[2]~DUPLICATE_q  & state[3])) ) ) )

	.dataa(!\state[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\state[2]~DUPLICATE_q ),
	.datad(!state[3]),
	.datae(!state[4]),
	.dataf(!\state[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux32~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux32~2 .extended_lut = "off";
defparam \Mux32~2 .lut_mask = 64'h0000AAAF0005FFFF;
defparam \Mux32~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N57
cyclonev_lcell_comb \WideOr21~0 (
// Equation(s):
// \WideOr21~0_combout  = ( state[0] & ( (state[4] & (!state[3] & state[1])) ) ) # ( !state[0] & ( (!state[4] & (!state[3] & (\state[2]~DUPLICATE_q  & state[1]))) ) )

	.dataa(!state[4]),
	.datab(!state[3]),
	.datac(!\state[2]~DUPLICATE_q ),
	.datad(!state[1]),
	.datae(gnd),
	.dataf(!state[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr21~0 .extended_lut = "off";
defparam \WideOr21~0 .lut_mask = 64'h0008000800440044;
defparam \WideOr21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N18
cyclonev_lcell_comb \LdPC~0 (
// Equation(s):
// \LdPC~0_combout  = ( !state[4] & ( state[3] & ( (\state[1]~DUPLICATE_q  & \state[0]~DUPLICATE_q ) ) ) ) # ( state[4] & ( !state[3] & ( (!\state[1]~DUPLICATE_q  & \state[0]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\state[1]~DUPLICATE_q ),
	.datac(!\state[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!state[4]),
	.dataf(!state[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LdPC~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LdPC~0 .extended_lut = "off";
defparam \LdPC~0 .lut_mask = 64'h00000C0C03030000;
defparam \LdPC~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y16_N49
dffeas \state[3]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux33~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \state[3]~DUPLICATE .is_wysiwyg = "true";
defparam \state[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N12
cyclonev_lcell_comb \Decoder8~1 (
// Equation(s):
// \Decoder8~1_combout  = ( !\state[3]~DUPLICATE_q  & ( !state[4] & ( (!\state[1]~DUPLICATE_q  & (!\state[0]~DUPLICATE_q  & !state[2])) ) ) )

	.dataa(!\state[1]~DUPLICATE_q ),
	.datab(!\state[0]~DUPLICATE_q ),
	.datac(!state[2]),
	.datad(gnd),
	.datae(!\state[3]~DUPLICATE_q ),
	.dataf(!state[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder8~1 .extended_lut = "off";
defparam \Decoder8~1 .lut_mask = 64'h8080000000000000;
defparam \Decoder8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N48
cyclonev_lcell_comb \PC~0 (
// Equation(s):
// \PC~0_combout  = ( state[2] & ( \Decoder8~1_combout  ) ) # ( !state[2] & ( (\Decoder8~1_combout ) # (\LdPC~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LdPC~0_combout ),
	.datad(!\Decoder8~1_combout ),
	.datae(gnd),
	.dataf(!state[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~0 .extended_lut = "off";
defparam \PC~0 .lut_mask = 64'h0FFF0FFF00FF00FF;
defparam \PC~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y18_N38
dffeas \PC[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~41_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[3] .is_wysiwyg = "true";
defparam \PC[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N48
cyclonev_lcell_comb \imem~81 (
// Equation(s):
// \imem~81_combout  = ( !PC[7] & ( \PC[5]~DUPLICATE_q  & ( (!\PC[6]~DUPLICATE_q  & (!PC[4] & (PC[3] & !PC[9]))) ) ) ) # ( PC[7] & ( !\PC[5]~DUPLICATE_q  & ( (!\PC[6]~DUPLICATE_q  & (!PC[4] & (PC[3] & !PC[9]))) ) ) ) # ( !PC[7] & ( !\PC[5]~DUPLICATE_q  & ( 
// (!\PC[6]~DUPLICATE_q  & (PC[4] & (!PC[3] & !PC[9]))) ) ) )

	.dataa(!\PC[6]~DUPLICATE_q ),
	.datab(!PC[4]),
	.datac(!PC[3]),
	.datad(!PC[9]),
	.datae(!PC[7]),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~81 .extended_lut = "off";
defparam \imem~81 .lut_mask = 64'h2000080008000000;
defparam \imem~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N6
cyclonev_lcell_comb \imem~78 (
// Equation(s):
// \imem~78_combout  = ( !PC[7] & ( \PC[5]~DUPLICATE_q  & ( (PC[9] & (((!PC[4] & PC[3])) # (\PC[6]~DUPLICATE_q ))) ) ) ) # ( PC[7] & ( !\PC[5]~DUPLICATE_q  & ( (!\PC[6]~DUPLICATE_q  & PC[9]) ) ) ) # ( !PC[7] & ( !\PC[5]~DUPLICATE_q  & ( (\PC[6]~DUPLICATE_q  
// & (!PC[4] & PC[9])) ) ) )

	.dataa(!\PC[6]~DUPLICATE_q ),
	.datab(!PC[4]),
	.datac(!PC[3]),
	.datad(!PC[9]),
	.datae(!PC[7]),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~78 .extended_lut = "off";
defparam \imem~78 .lut_mask = 64'h004400AA005D0000;
defparam \imem~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N24
cyclonev_lcell_comb \imem~79 (
// Equation(s):
// \imem~79_combout  = ( PC[7] & ( \PC[5]~DUPLICATE_q  & ( (\PC[6]~DUPLICATE_q  & (PC[4] & (!PC[3] & !PC[9]))) ) ) ) # ( !PC[7] & ( \PC[5]~DUPLICATE_q  & ( (!\PC[6]~DUPLICATE_q  & (!PC[4] & !PC[9])) ) ) ) # ( PC[7] & ( !\PC[5]~DUPLICATE_q  & ( (!PC[9] & 
// ((!\PC[6]~DUPLICATE_q  & (!PC[4] & PC[3])) # (\PC[6]~DUPLICATE_q  & (PC[4] & !PC[3])))) ) ) )

	.dataa(!\PC[6]~DUPLICATE_q ),
	.datab(!PC[4]),
	.datac(!PC[3]),
	.datad(!PC[9]),
	.datae(!PC[7]),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~79 .extended_lut = "off";
defparam \imem~79 .lut_mask = 64'h0000180088001000;
defparam \imem~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N30
cyclonev_lcell_comb \imem~80 (
// Equation(s):
// \imem~80_combout  = ( !PC[7] & ( \PC[5]~DUPLICATE_q  & ( (\PC[6]~DUPLICATE_q  & (PC[9] & ((PC[3]) # (PC[4])))) ) ) ) # ( PC[7] & ( !\PC[5]~DUPLICATE_q  & ( (!\PC[6]~DUPLICATE_q  & (!PC[4] & (!PC[3] & PC[9]))) ) ) )

	.dataa(!\PC[6]~DUPLICATE_q ),
	.datab(!PC[4]),
	.datac(!PC[3]),
	.datad(!PC[9]),
	.datae(!PC[7]),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~80 .extended_lut = "off";
defparam \imem~80 .lut_mask = 64'h0000008000150000;
defparam \imem~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N42
cyclonev_lcell_comb \imem~82 (
// Equation(s):
// \imem~82_combout  = ( PC[8] & ( PC[2] & ( \imem~80_combout  ) ) ) # ( !PC[8] & ( PC[2] & ( \imem~81_combout  ) ) ) # ( PC[8] & ( !PC[2] & ( \imem~78_combout  ) ) ) # ( !PC[8] & ( !PC[2] & ( \imem~79_combout  ) ) )

	.dataa(!\imem~81_combout ),
	.datab(!\imem~78_combout ),
	.datac(!\imem~79_combout ),
	.datad(!\imem~80_combout ),
	.datae(!PC[8]),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~82 .extended_lut = "off";
defparam \imem~82 .lut_mask = 64'h0F0F3333555500FF;
defparam \imem~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N21
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( PC[9] ) + ( GND ) + ( \Add0~26  ))
// \Add0~22  = CARRY(( PC[9] ) + ( GND ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N24
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( \PC[10]~DUPLICATE_q  ) + ( GND ) + ( \Add0~22  ))
// \Add0~54  = CARRY(( \PC[10]~DUPLICATE_q  ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[10]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N18
cyclonev_lcell_comb \WideOr19~0 (
// Equation(s):
// \WideOr19~0_combout  = ( state[2] & ( state[4] & ( (!\state[3]~DUPLICATE_q  & (!\state[1]~DUPLICATE_q  & !\state[0]~DUPLICATE_q )) ) ) ) # ( !state[2] & ( state[4] & ( (!\state[1]~DUPLICATE_q  & (!\state[3]~DUPLICATE_q  $ (!\state[0]~DUPLICATE_q ))) ) ) ) 
// # ( state[2] & ( !state[4] & ( (!\state[3]~DUPLICATE_q  & (!\state[1]~DUPLICATE_q  $ (\state[0]~DUPLICATE_q ))) # (\state[3]~DUPLICATE_q  & (\state[1]~DUPLICATE_q  & !\state[0]~DUPLICATE_q )) ) ) ) # ( !state[2] & ( !state[4] & ( (\state[3]~DUPLICATE_q  & 
// (\state[1]~DUPLICATE_q  & \state[0]~DUPLICATE_q )) ) ) )

	.dataa(!\state[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\state[1]~DUPLICATE_q ),
	.datad(!\state[0]~DUPLICATE_q ),
	.datae(!state[2]),
	.dataf(!state[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr19~0 .extended_lut = "off";
defparam \WideOr19~0 .lut_mask = 64'h0005A50A50A0A000;
defparam \WideOr19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N36
cyclonev_lcell_comb \WideOr23~0 (
// Equation(s):
// \WideOr23~0_combout  = ( !state[4] & ( state[3] & ( (!\state[1]~DUPLICATE_q  & ((\state[0]~DUPLICATE_q ) # (\state[2]~DUPLICATE_q ))) ) ) ) # ( state[4] & ( !state[3] & ( (!\state[0]~DUPLICATE_q  & ((\state[1]~DUPLICATE_q ))) # (\state[0]~DUPLICATE_q  & 
// (\state[2]~DUPLICATE_q  & !\state[1]~DUPLICATE_q )) ) ) ) # ( !state[4] & ( !state[3] & ( (!\state[2]~DUPLICATE_q  & ((\state[1]~DUPLICATE_q ))) # (\state[2]~DUPLICATE_q  & (\state[0]~DUPLICATE_q  & !\state[1]~DUPLICATE_q )) ) ) )

	.dataa(gnd),
	.datab(!\state[2]~DUPLICATE_q ),
	.datac(!\state[0]~DUPLICATE_q ),
	.datad(!\state[1]~DUPLICATE_q ),
	.datae(!state[4]),
	.dataf(!state[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr23~0 .extended_lut = "off";
defparam \WideOr23~0 .lut_mask = 64'h03CC03F03F000000;
defparam \WideOr23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y14_N37
dffeas \PC[4]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[4]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N12
cyclonev_lcell_comb \imem~113 (
// Equation(s):
// \imem~113_combout  = ( PC[2] & ( \PC[3]~DUPLICATE_q  & ( (\PC[5]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  & (!PC[7] & \PC[4]~DUPLICATE_q ))) ) ) ) # ( !PC[2] & ( \PC[3]~DUPLICATE_q  & ( (!PC[7] & ((!\PC[5]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q )) # 
// (\PC[5]~DUPLICATE_q  & (\PC[6]~DUPLICATE_q  & \PC[4]~DUPLICATE_q )))) ) ) ) # ( PC[2] & ( !\PC[3]~DUPLICATE_q  & ( (!\PC[4]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  $ (!PC[7])))) # (\PC[4]~DUPLICATE_q  & (((\PC[6]~DUPLICATE_q  & 
// !PC[7])))) ) ) ) # ( !PC[2] & ( !\PC[3]~DUPLICATE_q  & ( (!\PC[6]~DUPLICATE_q  & ((!PC[7] & ((\PC[4]~DUPLICATE_q ))) # (PC[7] & (!\PC[5]~DUPLICATE_q  & !\PC[4]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!PC[7]),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!PC[2]),
	.dataf(!\PC[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~113 .extended_lut = "off";
defparam \imem~113 .lut_mask = 64'h08C0283080900040;
defparam \imem~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N18
cyclonev_lcell_comb \imem~107 (
// Equation(s):
// \imem~107_combout  = ( PC[7] & ( PC[2] & ( (!\PC[5]~DUPLICATE_q  & (\PC[6]~DUPLICATE_q  & ((PC[4]) # (PC[3])))) # (\PC[5]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  & (!PC[3] $ (!PC[4])))) ) ) ) # ( !PC[7] & ( PC[2] & ( (!PC[3] & (!\PC[5]~DUPLICATE_q  & 
// (!\PC[6]~DUPLICATE_q  $ (PC[4])))) # (PC[3] & (\PC[5]~DUPLICATE_q  & (\PC[6]~DUPLICATE_q  & !PC[4]))) ) ) ) # ( PC[7] & ( !PC[2] & ( (!PC[3] & (!\PC[5]~DUPLICATE_q  & ((!PC[4])))) # (PC[3] & ((!\PC[5]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  & PC[4])) # 
// (\PC[5]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  $ (PC[4]))))) ) ) ) # ( !PC[7] & ( !PC[2] & ( (!\PC[6]~DUPLICATE_q  & (!PC[3] $ (!\PC[5]~DUPLICATE_q  $ (PC[4])))) # (\PC[6]~DUPLICATE_q  & ((!PC[3] & (!\PC[5]~DUPLICATE_q  & !PC[4])) # (PC[3] & 
// (\PC[5]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[3]),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!PC[4]),
	.datae(!PC[7]),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~107 .extended_lut = "off";
defparam \imem~107 .lut_mask = 64'h699198418108142C;
defparam \imem~107 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N6
cyclonev_lcell_comb \imem~12 (
// Equation(s):
// \imem~12_combout  = ( PC[9] & ( \imem~4_combout  & ( PC[8] ) ) ) # ( !PC[9] & ( \imem~4_combout  & ( !PC[8] ) ) )

	.dataa(gnd),
	.datab(!PC[8]),
	.datac(gnd),
	.datad(gnd),
	.datae(!PC[9]),
	.dataf(!\imem~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~12 .extended_lut = "off";
defparam \imem~12 .lut_mask = 64'h00000000CCCC3333;
defparam \imem~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N0
cyclonev_lcell_comb \imem~108 (
// Equation(s):
// \imem~108_combout  = ( \imem~12_combout  & ( (!PC[9] & ((!\imem~107_combout ))) # (PC[9] & (!\imem~113_combout )) ) ) # ( !\imem~12_combout  )

	.dataa(gnd),
	.datab(!\imem~113_combout ),
	.datac(!\imem~107_combout ),
	.datad(!PC[9]),
	.datae(gnd),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~108 .extended_lut = "off";
defparam \imem~108 .lut_mask = 64'hFFFFFFFFF0CCF0CC;
defparam \imem~108 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y20_N2
dffeas \IR[30]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~108_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR[30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IR[30]~DUPLICATE .is_wysiwyg = "true";
defparam \IR[30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N12
cyclonev_lcell_comb \imem~87 (
// Equation(s):
// \imem~87_combout  = ( PC[7] & ( PC[2] & ( (!PC[3] & (!\PC[5]~DUPLICATE_q  $ ((\PC[6]~DUPLICATE_q )))) # (PC[3] & (((!\PC[6]~DUPLICATE_q  & PC[4])))) ) ) ) # ( !PC[7] & ( PC[2] & ( (!PC[3] & (\PC[5]~DUPLICATE_q )) # (PC[3] & ((!\PC[5]~DUPLICATE_q  & 
// (!\PC[6]~DUPLICATE_q  & !PC[4])) # (\PC[5]~DUPLICATE_q  & ((PC[4]))))) ) ) ) # ( PC[7] & ( !PC[2] & ( (!PC[3] & (\PC[5]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  & PC[4]))) # (PC[3] & ((!\PC[5]~DUPLICATE_q  & ((!PC[4]) # (\PC[6]~DUPLICATE_q ))) # 
// (\PC[5]~DUPLICATE_q  & (\PC[6]~DUPLICATE_q  & !PC[4])))) ) ) ) # ( !PC[7] & ( !PC[2] & ( (!PC[3] & (!\PC[5]~DUPLICATE_q  & (\PC[6]~DUPLICATE_q  & PC[4]))) # (PC[3] & (!\PC[6]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  $ (!PC[4])))) ) ) )

	.dataa(!PC[3]),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!PC[4]),
	.datae(!PC[7]),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~87 .extended_lut = "off";
defparam \imem~87 .lut_mask = 64'h10484524623382D2;
defparam \imem~87 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N36
cyclonev_lcell_comb \imem~90 (
// Equation(s):
// \imem~90_combout  = ( PC[4] & ( (!PC[2] & (PC[3] & !\PC[5]~DUPLICATE_q )) ) ) # ( !PC[4] & ( (PC[2] & ((\PC[5]~DUPLICATE_q ) # (PC[3]))) ) )

	.dataa(gnd),
	.datab(!PC[2]),
	.datac(!PC[3]),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!PC[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~90 .extended_lut = "off";
defparam \imem~90 .lut_mask = 64'h033303330C000C00;
defparam \imem~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N45
cyclonev_lcell_comb \imem~89 (
// Equation(s):
// \imem~89_combout  = ( PC[2] & ( (!\PC[3]~DUPLICATE_q  & ((!\PC[5]~DUPLICATE_q ) # (PC[4]))) ) ) # ( !PC[2] & ( (!PC[4] & !\PC[3]~DUPLICATE_q ) ) )

	.dataa(!PC[4]),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~89 .extended_lut = "off";
defparam \imem~89 .lut_mask = 64'h88888888CC44CC44;
defparam \imem~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N42
cyclonev_lcell_comb \imem~88 (
// Equation(s):
// \imem~88_combout  = ( !PC[2] & ( (!\PC[5]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q  $ (!PC[4]))) ) )

	.dataa(gnd),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!PC[4]),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~88 .extended_lut = "off";
defparam \imem~88 .lut_mask = 64'h3C003C0000000000;
defparam \imem~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N0
cyclonev_lcell_comb \imem~91 (
// Equation(s):
// \imem~91_combout  = ( \imem~89_combout  & ( \imem~88_combout  & ( (PC[9] & ((!\PC[6]~DUPLICATE_q ) # ((\imem~90_combout  & !PC[7])))) ) ) ) # ( !\imem~89_combout  & ( \imem~88_combout  & ( (PC[9] & ((!PC[7] & (\imem~90_combout  & \PC[6]~DUPLICATE_q )) # 
// (PC[7] & ((!\PC[6]~DUPLICATE_q ))))) ) ) ) # ( \imem~89_combout  & ( !\imem~88_combout  & ( (PC[9] & (!PC[7] & ((!\PC[6]~DUPLICATE_q ) # (\imem~90_combout )))) ) ) ) # ( !\imem~89_combout  & ( !\imem~88_combout  & ( (PC[9] & (\imem~90_combout  & (!PC[7] & 
// \PC[6]~DUPLICATE_q ))) ) ) )

	.dataa(!PC[9]),
	.datab(!\imem~90_combout ),
	.datac(!PC[7]),
	.datad(!\PC[6]~DUPLICATE_q ),
	.datae(!\imem~89_combout ),
	.dataf(!\imem~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~91 .extended_lut = "off";
defparam \imem~91 .lut_mask = 64'h0010501005105510;
defparam \imem~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N39
cyclonev_lcell_comb \imem~92 (
// Equation(s):
// \imem~92_combout  = ( PC[9] & ( (!\imem~12_combout ) # (!\imem~91_combout ) ) ) # ( !PC[9] & ( (!\imem~12_combout ) # ((!\imem~87_combout  & !\imem~91_combout )) ) )

	.dataa(!\imem~87_combout ),
	.datab(gnd),
	.datac(!\imem~12_combout ),
	.datad(!\imem~91_combout ),
	.datae(gnd),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~92 .extended_lut = "off";
defparam \imem~92 .lut_mask = 64'hFAF0FAF0FFF0FFF0;
defparam \imem~92 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y20_N41
dffeas \IR[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~92_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[31]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[31] .is_wysiwyg = "true";
defparam \IR[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N30
cyclonev_lcell_comb \imem~103 (
// Equation(s):
// \imem~103_combout  = ( PC[8] & ( \PC[3]~DUPLICATE_q  & ( (\PC[4]~DUPLICATE_q  & (PC[9] & !\PC[5]~DUPLICATE_q )) ) ) ) # ( !PC[8] & ( \PC[3]~DUPLICATE_q  & ( (\PC[6]~DUPLICATE_q  & (!PC[9] & !\PC[5]~DUPLICATE_q )) ) ) )

	.dataa(!\PC[6]~DUPLICATE_q ),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!PC[9]),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(!PC[8]),
	.dataf(!\PC[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~103 .extended_lut = "off";
defparam \imem~103 .lut_mask = 64'h0000000050000300;
defparam \imem~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N6
cyclonev_lcell_comb \imem~115 (
// Equation(s):
// \imem~115_combout  = ( PC[8] & ( \PC[3]~DUPLICATE_q  & ( (!\PC[6]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  & (PC[9] & \PC[5]~DUPLICATE_q ))) ) ) ) # ( !PC[8] & ( \PC[3]~DUPLICATE_q  & ( (\PC[6]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  & (!PC[9] & 
// !\PC[5]~DUPLICATE_q ))) ) ) ) # ( PC[8] & ( !\PC[3]~DUPLICATE_q  & ( (\PC[6]~DUPLICATE_q  & (PC[9] & (!\PC[4]~DUPLICATE_q  $ (!\PC[5]~DUPLICATE_q )))) ) ) ) # ( !PC[8] & ( !\PC[3]~DUPLICATE_q  & ( (!PC[9] & (\PC[5]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  $ 
// (!\PC[4]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[6]~DUPLICATE_q ),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!PC[9]),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(!PC[8]),
	.dataf(!\PC[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~115 .extended_lut = "off";
defparam \imem~115 .lut_mask = 64'h0060010440000008;
defparam \imem~115 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N0
cyclonev_lcell_comb \imem~104 (
// Equation(s):
// \imem~104_combout  = ( PC[8] & ( \PC[3]~DUPLICATE_q  & ( (!\PC[6]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  & (PC[9] & !\PC[5]~DUPLICATE_q ))) ) ) ) # ( PC[8] & ( !\PC[3]~DUPLICATE_q  & ( (!\PC[6]~DUPLICATE_q  & (\PC[4]~DUPLICATE_q  & (PC[9] & 
// !\PC[5]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC[6]~DUPLICATE_q ),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!PC[9]),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(!PC[8]),
	.dataf(!\PC[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~104 .extended_lut = "off";
defparam \imem~104 .lut_mask = 64'h0000020000000800;
defparam \imem~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N48
cyclonev_lcell_comb \imem~114 (
// Equation(s):
// \imem~114_combout  = ( PC[8] & ( \PC[3]~DUPLICATE_q  & ( (!\PC[6]~DUPLICATE_q  & (\PC[4]~DUPLICATE_q  & (PC[9] & !\PC[5]~DUPLICATE_q ))) ) ) ) # ( !PC[8] & ( \PC[3]~DUPLICATE_q  & ( (!\PC[6]~DUPLICATE_q  & (\PC[4]~DUPLICATE_q  & (!PC[9] & 
// \PC[5]~DUPLICATE_q ))) ) ) ) # ( !PC[8] & ( !\PC[3]~DUPLICATE_q  & ( (!PC[9] & ((!\PC[6]~DUPLICATE_q  & (\PC[4]~DUPLICATE_q  & !\PC[5]~DUPLICATE_q )) # (\PC[6]~DUPLICATE_q  & ((\PC[5]~DUPLICATE_q ))))) ) ) )

	.dataa(!\PC[6]~DUPLICATE_q ),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!PC[9]),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(!PC[8]),
	.dataf(!\PC[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~114 .extended_lut = "off";
defparam \imem~114 .lut_mask = 64'h2050000000200200;
defparam \imem~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N42
cyclonev_lcell_comb \imem~105 (
// Equation(s):
// \imem~105_combout  = ( \imem~104_combout  & ( \imem~114_combout  & ( ((!PC[2] & ((\imem~115_combout ))) # (PC[2] & (\imem~103_combout ))) # (PC[7]) ) ) ) # ( !\imem~104_combout  & ( \imem~114_combout  & ( (!PC[7] & ((!PC[2] & ((\imem~115_combout ))) # 
// (PC[2] & (\imem~103_combout )))) # (PC[7] & (((!PC[2])))) ) ) ) # ( \imem~104_combout  & ( !\imem~114_combout  & ( (!PC[7] & ((!PC[2] & ((\imem~115_combout ))) # (PC[2] & (\imem~103_combout )))) # (PC[7] & (((PC[2])))) ) ) ) # ( !\imem~104_combout  & ( 
// !\imem~114_combout  & ( (!PC[7] & ((!PC[2] & ((\imem~115_combout ))) # (PC[2] & (\imem~103_combout )))) ) ) )

	.dataa(!PC[7]),
	.datab(!\imem~103_combout ),
	.datac(!PC[2]),
	.datad(!\imem~115_combout ),
	.datae(!\imem~104_combout ),
	.dataf(!\imem~114_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~105 .extended_lut = "off";
defparam \imem~105 .lut_mask = 64'h02A207A752F257F7;
defparam \imem~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N21
cyclonev_lcell_comb \imem~106 (
// Equation(s):
// \imem~106_combout  = ( !\imem~105_combout  & ( \imem~4_combout  ) ) # ( \imem~105_combout  & ( !\imem~4_combout  ) ) # ( !\imem~105_combout  & ( !\imem~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem~105_combout ),
	.dataf(!\imem~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~106 .extended_lut = "off";
defparam \imem~106 .lut_mask = 64'hFFFFFFFFFFFF0000;
defparam \imem~106 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N23
dffeas \IR[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~106_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[28]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[28] .is_wysiwyg = "true";
defparam \IR[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N15
cyclonev_lcell_comb \imem~110 (
// Equation(s):
// \imem~110_combout  = ( PC[7] & ( (PC[2] & (!PC[4] & ((PC[8]) # (\PC[6]~DUPLICATE_q )))) ) ) # ( !PC[7] & ( (PC[2] & (!\PC[6]~DUPLICATE_q  & (PC[8] & !PC[4]))) ) )

	.dataa(!PC[2]),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!PC[8]),
	.datad(!PC[4]),
	.datae(gnd),
	.dataf(!PC[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~110 .extended_lut = "off";
defparam \imem~110 .lut_mask = 64'h0400040015001500;
defparam \imem~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y16_N12
cyclonev_lcell_comb \imem~109 (
// Equation(s):
// \imem~109_combout  = ( PC[2] & ( \PC[3]~DUPLICATE_q  & ( (!\PC[4]~DUPLICATE_q  & !\PC[6]~DUPLICATE_q ) ) ) ) # ( !PC[2] & ( !\PC[3]~DUPLICATE_q  & ( (\PC[4]~DUPLICATE_q  & \PC[6]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!PC[2]),
	.dataf(!\PC[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~109 .extended_lut = "off";
defparam \imem~109 .lut_mask = 64'h030300000000C0C0;
defparam \imem~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N30
cyclonev_lcell_comb \imem~111 (
// Equation(s):
// \imem~111_combout  = ( \PC[3]~DUPLICATE_q  & ( \imem~109_combout  & ( (!PC[9] & (!PC[8] & ((!PC[7]) # (\imem~110_combout )))) ) ) ) # ( !\PC[3]~DUPLICATE_q  & ( \imem~109_combout  & ( (!PC[7] & ((!PC[9] & (!PC[8])) # (PC[9] & ((\imem~110_combout ))))) ) ) 
// ) # ( \PC[3]~DUPLICATE_q  & ( !\imem~109_combout  & ( (!PC[9] & (!PC[8] & \imem~110_combout )) ) ) ) # ( !\PC[3]~DUPLICATE_q  & ( !\imem~109_combout  & ( (PC[9] & (!PC[7] & \imem~110_combout )) ) ) )

	.dataa(!PC[9]),
	.datab(!PC[8]),
	.datac(!PC[7]),
	.datad(!\imem~110_combout ),
	.datae(!\PC[3]~DUPLICATE_q ),
	.dataf(!\imem~109_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~111 .extended_lut = "off";
defparam \imem~111 .lut_mask = 64'h0050008880D08088;
defparam \imem~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N12
cyclonev_lcell_comb \imem~112 (
// Equation(s):
// \imem~112_combout  = ( \imem~111_combout  & ( (!\PC[5]~DUPLICATE_q ) # (!\imem~4_combout ) ) ) # ( !\imem~111_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!\imem~4_combout ),
	.datae(gnd),
	.dataf(!\imem~111_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~112 .extended_lut = "off";
defparam \imem~112 .lut_mask = 64'hFFFFFFFFFFF0FFF0;
defparam \imem~112 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N14
dffeas \IR[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~112_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[26]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[26] .is_wysiwyg = "true";
defparam \IR[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N24
cyclonev_lcell_comb \imem~97 (
// Equation(s):
// \imem~97_combout  = ( PC[2] & ( \PC[5]~DUPLICATE_q  & ( (PC[9] & (!\PC[4]~DUPLICATE_q  $ (((\PC[6]~DUPLICATE_q ) # (\PC[3]~DUPLICATE_q ))))) ) ) ) # ( !PC[2] & ( \PC[5]~DUPLICATE_q  & ( (\PC[4]~DUPLICATE_q  & (PC[9] & (!\PC[3]~DUPLICATE_q  $ 
// (\PC[6]~DUPLICATE_q )))) ) ) ) # ( PC[2] & ( !\PC[5]~DUPLICATE_q  & ( (!\PC[3]~DUPLICATE_q  & (PC[9] & \PC[6]~DUPLICATE_q )) ) ) ) # ( !PC[2] & ( !\PC[5]~DUPLICATE_q  & ( (PC[9] & (!\PC[6]~DUPLICATE_q  $ (((!\PC[4]~DUPLICATE_q  & !\PC[3]~DUPLICATE_q ))))) 
// ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!PC[9]),
	.datad(!\PC[6]~DUPLICATE_q ),
	.datae(!PC[2]),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~97 .extended_lut = "off";
defparam \imem~97 .lut_mask = 64'h0708000C04010905;
defparam \imem~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N36
cyclonev_lcell_comb \imem~100 (
// Equation(s):
// \imem~100_combout  = ( PC[2] & ( \PC[6]~DUPLICATE_q  & ( (!PC[9] & ((!\PC[4]~DUPLICATE_q  & (\PC[3]~DUPLICATE_q )) # (\PC[4]~DUPLICATE_q  & ((!\PC[5]~DUPLICATE_q ))))) ) ) ) # ( !PC[2] & ( \PC[6]~DUPLICATE_q  & ( (!PC[9] & ((!\PC[3]~DUPLICATE_q  & 
// (!\PC[4]~DUPLICATE_q  & !\PC[5]~DUPLICATE_q )) # (\PC[3]~DUPLICATE_q  & (\PC[4]~DUPLICATE_q  & \PC[5]~DUPLICATE_q )))) ) ) ) # ( PC[2] & ( !\PC[6]~DUPLICATE_q  & ( (!PC[9] & (\PC[5]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q  $ (!\PC[4]~DUPLICATE_q )))) ) ) ) # 
// ( !PC[2] & ( !\PC[6]~DUPLICATE_q  & ( (!PC[9] & ((!\PC[3]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  & !\PC[5]~DUPLICATE_q )) # (\PC[3]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  $ (!\PC[5]~DUPLICATE_q ))))) ) ) )

	.dataa(!PC[9]),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(!PC[2]),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~100 .extended_lut = "off";
defparam \imem~100 .lut_mask = 64'h8220002880022A20;
defparam \imem~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y13_N24
cyclonev_lcell_comb \imem~35 (
// Equation(s):
// \imem~35_combout  = (!\PC[5]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  & PC[9]))

	.dataa(gnd),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!PC[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~35 .extended_lut = "off";
defparam \imem~35 .lut_mask = 64'h00C000C000C000C0;
defparam \imem~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y13_N27
cyclonev_lcell_comb \imem~99 (
// Equation(s):
// \imem~99_combout  = ( \imem~35_combout  & ( (!\PC[3]~DUPLICATE_q  & !\PC[4]~DUPLICATE_q ) ) )

	.dataa(!\PC[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\imem~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~99 .extended_lut = "off";
defparam \imem~99 .lut_mask = 64'h00000000AA00AA00;
defparam \imem~99 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N18
cyclonev_lcell_comb \imem~98 (
// Equation(s):
// \imem~98_combout  = ( PC[2] & ( \PC[3]~DUPLICATE_q  & ( (!PC[9] & (\PC[5]~DUPLICATE_q  & !\PC[4]~DUPLICATE_q )) ) ) ) # ( !PC[2] & ( \PC[3]~DUPLICATE_q  & ( (!PC[9] & (!\PC[5]~DUPLICATE_q  $ (((\PC[6]~DUPLICATE_q ) # (\PC[4]~DUPLICATE_q ))))) ) ) ) # ( 
// PC[2] & ( !\PC[3]~DUPLICATE_q  & ( (!PC[9] & (!\PC[5]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  $ (\PC[6]~DUPLICATE_q )))) ) ) ) # ( !PC[2] & ( !\PC[3]~DUPLICATE_q  & ( (!PC[9] & (!\PC[5]~DUPLICATE_q  $ (!\PC[4]~DUPLICATE_q  $ (\PC[6]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[9]),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!\PC[6]~DUPLICATE_q ),
	.datae(!PC[2]),
	.dataf(!\PC[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~98 .extended_lut = "off";
defparam \imem~98 .lut_mask = 64'h2882800882222020;
defparam \imem~98 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N42
cyclonev_lcell_comb \imem~101 (
// Equation(s):
// \imem~101_combout  = ( PC[8] & ( \imem~98_combout  & ( (!PC[7] & (\imem~97_combout )) # (PC[7] & ((\imem~99_combout ))) ) ) ) # ( !PC[8] & ( \imem~98_combout  & ( (!PC[7]) # (\imem~100_combout ) ) ) ) # ( PC[8] & ( !\imem~98_combout  & ( (!PC[7] & 
// (\imem~97_combout )) # (PC[7] & ((\imem~99_combout ))) ) ) ) # ( !PC[8] & ( !\imem~98_combout  & ( (PC[7] & \imem~100_combout ) ) ) )

	.dataa(!\imem~97_combout ),
	.datab(!PC[7]),
	.datac(!\imem~100_combout ),
	.datad(!\imem~99_combout ),
	.datae(!PC[8]),
	.dataf(!\imem~98_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~101 .extended_lut = "off";
defparam \imem~101 .lut_mask = 64'h03034477CFCF4477;
defparam \imem~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N6
cyclonev_lcell_comb \imem~102 (
// Equation(s):
// \imem~102_combout  = ( \imem~101_combout  & ( !\imem~4_combout  ) ) # ( !\imem~101_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~101_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~102 .extended_lut = "off";
defparam \imem~102 .lut_mask = 64'hFFFFFFFFF0F0F0F0;
defparam \imem~102 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N7
dffeas \IR[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~102_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[27]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[27] .is_wysiwyg = "true";
defparam \IR[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N51
cyclonev_lcell_comb \Mux34~0 (
// Equation(s):
// \Mux34~0_combout  = ( IR[26] & ( !IR[27] & ( (!\IR[30]~DUPLICATE_q  & (IR[31] & IR[28])) ) ) )

	.dataa(!\IR[30]~DUPLICATE_q ),
	.datab(!IR[31]),
	.datac(gnd),
	.datad(!IR[28]),
	.datae(!IR[26]),
	.dataf(!IR[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux34~0 .extended_lut = "off";
defparam \Mux34~0 .lut_mask = 64'h0000002200000000;
defparam \Mux34~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N42
cyclonev_lcell_comb \Selector62~0 (
// Equation(s):
// \Selector62~0_combout  = ( \IR[30]~DUPLICATE_q  & ( !IR[29] & ( !IR[31] ) ) )

	.dataa(gnd),
	.datab(!IR[31]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\IR[30]~DUPLICATE_q ),
	.dataf(!IR[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector62~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector62~0 .extended_lut = "off";
defparam \Selector62~0 .lut_mask = 64'h0000CCCC00000000;
defparam \Selector62~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N21
cyclonev_lcell_comb \Selector32~2 (
// Equation(s):
// \Selector32~2_combout  = ( IR[29] & ( (IR[31] & \IR[30]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!IR[31]),
	.datad(!\IR[30]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!IR[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~2 .extended_lut = "off";
defparam \Selector32~2 .lut_mask = 64'h00000000000F000F;
defparam \Selector32~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N27
cyclonev_lcell_comb \Selector62~1 (
// Equation(s):
// \Selector62~1_combout  = ( IR[27] & ( IR[26] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!IR[26]),
	.datae(gnd),
	.dataf(!IR[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector62~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector62~1 .extended_lut = "off";
defparam \Selector62~1 .lut_mask = 64'h0000000000FF00FF;
defparam \Selector62~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N30
cyclonev_lcell_comb \Decoder8~0 (
// Equation(s):
// \Decoder8~0_combout  = ( !\state[2]~DUPLICATE_q  & ( state[4] & ( (state[0] & (!state[1] & !state[3])) ) ) )

	.dataa(!state[0]),
	.datab(gnd),
	.datac(!state[1]),
	.datad(!state[3]),
	.datae(!\state[2]~DUPLICATE_q ),
	.dataf(!state[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder8~0 .extended_lut = "off";
defparam \Decoder8~0 .lut_mask = 64'h0000000050000000;
defparam \Decoder8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N12
cyclonev_lcell_comb \Selector32~3 (
// Equation(s):
// \Selector32~3_combout  = ( \Selector62~1_combout  & ( \Decoder8~0_combout  & ( (!\Mux34~0_combout  & (!\Selector32~2_combout  & ((!\Selector62~0_combout ) # (!IR[28])))) ) ) ) # ( !\Selector62~1_combout  & ( \Decoder8~0_combout  & ( (!\Mux34~0_combout  & 
// ((!IR[28]) # (!\Selector32~2_combout ))) ) ) ) # ( \Selector62~1_combout  & ( !\Decoder8~0_combout  & ( (!\Mux34~0_combout  & ((!IR[28] & ((!\Selector32~2_combout ))) # (IR[28] & (!\Selector62~0_combout )))) ) ) ) # ( !\Selector62~1_combout  & ( 
// !\Decoder8~0_combout  & ( !\Mux34~0_combout  ) ) )

	.dataa(!\Mux34~0_combout ),
	.datab(!\Selector62~0_combout ),
	.datac(!IR[28]),
	.datad(!\Selector32~2_combout ),
	.datae(!\Selector62~1_combout ),
	.dataf(!\Decoder8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~3 .extended_lut = "off";
defparam \Selector32~3 .lut_mask = 64'hAAAAA808AAA0A800;
defparam \Selector32~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N6
cyclonev_lcell_comb \Selector32~0 (
// Equation(s):
// \Selector32~0_combout  = ( !IR[28] & ( !IR[29] & ( (!IR[31] & \IR[30]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!IR[31]),
	.datac(!\IR[30]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!IR[28]),
	.dataf(!IR[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~0 .extended_lut = "off";
defparam \Selector32~0 .lut_mask = 64'h0C0C000000000000;
defparam \Selector32~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N30
cyclonev_lcell_comb \WideOr22~0 (
// Equation(s):
// \WideOr22~0_combout  = ( state[2] & ( \state[1]~DUPLICATE_q  & ( (!state[4] & (\state[0]~DUPLICATE_q  & \state[3]~DUPLICATE_q )) # (state[4] & (!\state[0]~DUPLICATE_q  & !\state[3]~DUPLICATE_q )) ) ) ) # ( !state[2] & ( \state[1]~DUPLICATE_q  & ( 
// (!\state[0]~DUPLICATE_q  & !\state[3]~DUPLICATE_q ) ) ) ) # ( state[2] & ( !\state[1]~DUPLICATE_q  & ( (!state[4] & (!\state[0]~DUPLICATE_q  $ (!\state[3]~DUPLICATE_q ))) ) ) ) # ( !state[2] & ( !\state[1]~DUPLICATE_q  & ( (!state[4] & 
// (\state[0]~DUPLICATE_q  & \state[3]~DUPLICATE_q )) ) ) )

	.dataa(!state[4]),
	.datab(!\state[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\state[3]~DUPLICATE_q ),
	.datae(!state[2]),
	.dataf(!\state[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr22~0 .extended_lut = "off";
defparam \WideOr22~0 .lut_mask = 64'h00222288CC004422;
defparam \WideOr22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y22_N35
dffeas \A[10]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[10]~83_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[10]~DUPLICATE .is_wysiwyg = "true";
defparam \A[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N36
cyclonev_lcell_comb \WideOr20~0 (
// Equation(s):
// \WideOr20~0_combout  = ( \state[3]~DUPLICATE_q  & ( (!state[4] & ((!\state[0]~DUPLICATE_q  & (\state[1]~DUPLICATE_q  & !state[2])) # (\state[0]~DUPLICATE_q  & (!\state[1]~DUPLICATE_q  & state[2])))) ) ) # ( !\state[3]~DUPLICATE_q  & ( 
// (!\state[1]~DUPLICATE_q  & (state[4] & (!\state[0]~DUPLICATE_q  & !state[2]))) # (\state[1]~DUPLICATE_q  & (!\state[0]~DUPLICATE_q  $ (((!state[2]) # (state[4]))))) ) )

	.dataa(!state[4]),
	.datab(!\state[0]~DUPLICATE_q ),
	.datac(!\state[1]~DUPLICATE_q ),
	.datad(!state[2]),
	.datae(gnd),
	.dataf(!\state[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr20~0 .extended_lut = "off";
defparam \WideOr20~0 .lut_mask = 64'h4309430908200820;
defparam \WideOr20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y21_N53
dffeas \B[10]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[10]~83_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[10]~DUPLICATE .is_wysiwyg = "true";
defparam \B[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N30
cyclonev_lcell_comb \Selector53~0 (
// Equation(s):
// \Selector53~0_combout  = ( IR[26] & ( \B[10]~DUPLICATE_q  & ( !IR[27] $ (\A[10]~DUPLICATE_q ) ) ) ) # ( !IR[26] & ( \B[10]~DUPLICATE_q  & ( IR[27] ) ) ) # ( IR[26] & ( !\B[10]~DUPLICATE_q  & ( (!IR[27] & \A[10]~DUPLICATE_q ) ) ) ) # ( !IR[26] & ( 
// !\B[10]~DUPLICATE_q  & ( (IR[27] & \A[10]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!IR[27]),
	.datac(!\A[10]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!IR[26]),
	.dataf(!\B[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector53~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector53~0 .extended_lut = "off";
defparam \Selector53~0 .lut_mask = 64'h03030C0C3333C3C3;
defparam \Selector53~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N21
cyclonev_lcell_comb \dmem_rtl_0_bypass[48]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[48]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[48]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[48]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[48]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[48]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y20_N23
dffeas \dmem_rtl_0_bypass[48] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[48]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[48] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[48] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N36
cyclonev_lcell_comb \dmem_rtl_0_bypass[47]~5 (
// Equation(s):
// \dmem_rtl_0_bypass[47]~5_combout  = ( !\memin[9]~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[9]~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[47]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[47]~5 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[47]~5 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[47]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y20_N37
dffeas \dmem_rtl_0_bypass[47] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[47]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[47]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[47] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[47] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N0
cyclonev_lcell_comb \imem~22 (
// Equation(s):
// \imem~22_combout  = ( PC[2] & ( \PC[6]~DUPLICATE_q  & ( (!PC[9] & ((!\PC[5]~DUPLICATE_q ) # ((!\PC[3]~DUPLICATE_q ) # (\PC[4]~DUPLICATE_q )))) ) ) ) # ( !PC[2] & ( \PC[6]~DUPLICATE_q  & ( (!PC[9] & ((!\PC[4]~DUPLICATE_q  & ((\PC[3]~DUPLICATE_q ) # 
// (\PC[5]~DUPLICATE_q ))) # (\PC[4]~DUPLICATE_q  & ((!\PC[3]~DUPLICATE_q ))))) ) ) ) # ( PC[2] & ( !\PC[6]~DUPLICATE_q  & ( !PC[9] ) ) ) # ( !PC[2] & ( !\PC[6]~DUPLICATE_q  & ( (!PC[9] & ((!\PC[5]~DUPLICATE_q  & ((!\PC[3]~DUPLICATE_q ))) # 
// (\PC[5]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q ) # (\PC[3]~DUPLICATE_q ))))) ) ) )

	.dataa(!PC[9]),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(!PC[2]),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~22 .extended_lut = "off";
defparam \imem~22 .lut_mask = 64'hA822AAAA2AA0AA8A;
defparam \imem~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N30
cyclonev_lcell_comb \imem~21 (
// Equation(s):
// \imem~21_combout  = ( PC[2] & ( \PC[5]~DUPLICATE_q  & ( (!PC[9] & ((!\PC[6]~DUPLICATE_q  & ((!\PC[3]~DUPLICATE_q ) # (\PC[4]~DUPLICATE_q ))) # (\PC[6]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  $ (!\PC[3]~DUPLICATE_q ))))) ) ) ) # ( !PC[2] & ( 
// \PC[5]~DUPLICATE_q  & ( (!PC[9] & ((!\PC[6]~DUPLICATE_q ) # ((!\PC[4]~DUPLICATE_q ) # (\PC[3]~DUPLICATE_q )))) ) ) ) # ( PC[2] & ( !\PC[5]~DUPLICATE_q  & ( (!PC[9] & ((!\PC[6]~DUPLICATE_q  & ((\PC[3]~DUPLICATE_q ) # (\PC[4]~DUPLICATE_q ))) # 
// (\PC[6]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q )))) ) ) ) # ( !PC[2] & ( !\PC[5]~DUPLICATE_q  & ( (!PC[9] & ((!\PC[6]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q ) # (\PC[3]~DUPLICATE_q ))) # (\PC[6]~DUPLICATE_q  & (\PC[4]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[9]),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(!PC[2]),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~21 .extended_lut = "off";
defparam \imem~21 .lut_mask = 64'h828A28A8A8AA8A28;
defparam \imem~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N24
cyclonev_lcell_comb \imem~123 (
// Equation(s):
// \imem~123_combout  = ( PC[9] & ( \PC[3]~DUPLICATE_q  & ( (!\PC[6]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  & ((!PC[2]) # (\PC[4]~DUPLICATE_q )))) ) ) ) # ( PC[9] & ( !\PC[3]~DUPLICATE_q  & ( (!\PC[6]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q  & ((!PC[2]) # 
// (!\PC[5]~DUPLICATE_q ))) # (\PC[4]~DUPLICATE_q  & (!PC[2] & !\PC[5]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[6]~DUPLICATE_q ),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!PC[2]),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(!PC[9]),
	.dataf(!\PC[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~123 .extended_lut = "off";
defparam \imem~123 .lut_mask = 64'h0000A8800000A200;
defparam \imem~123 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y16_N48
cyclonev_lcell_comb \imem~20 (
// Equation(s):
// \imem~20_combout  = ( PC[2] & ( \PC[6]~DUPLICATE_q  & ( (PC[9] & ((!\PC[4]~DUPLICATE_q ) # ((!\PC[3]~DUPLICATE_q ) # (\PC[5]~DUPLICATE_q )))) ) ) ) # ( !PC[2] & ( \PC[6]~DUPLICATE_q  & ( (PC[9] & ((!\PC[4]~DUPLICATE_q ) # ((\PC[5]~DUPLICATE_q ) # 
// (\PC[3]~DUPLICATE_q )))) ) ) ) # ( PC[2] & ( !\PC[6]~DUPLICATE_q  & ( (PC[9] & ((!\PC[4]~DUPLICATE_q  & (\PC[3]~DUPLICATE_q )) # (\PC[4]~DUPLICATE_q  & ((!\PC[3]~DUPLICATE_q ) # (\PC[5]~DUPLICATE_q ))))) ) ) ) # ( !PC[2] & ( !\PC[6]~DUPLICATE_q  & ( PC[9] 
// ) ) )

	.dataa(!PC[9]),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!\PC[3]~DUPLICATE_q ),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(!PC[2]),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~20 .extended_lut = "off";
defparam \imem~20 .lut_mask = 64'h5555141545555455;
defparam \imem~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N54
cyclonev_lcell_comb \imem~23 (
// Equation(s):
// \imem~23_combout  = ( PC[7] & ( \imem~20_combout  & ( (!PC[8] & (!\imem~22_combout )) # (PC[8] & ((!\imem~123_combout ))) ) ) ) # ( !PC[7] & ( \imem~20_combout  & ( (!\imem~21_combout  & !PC[8]) ) ) ) # ( PC[7] & ( !\imem~20_combout  & ( (!PC[8] & 
// (!\imem~22_combout )) # (PC[8] & ((!\imem~123_combout ))) ) ) ) # ( !PC[7] & ( !\imem~20_combout  & ( (!\imem~21_combout ) # (PC[8]) ) ) )

	.dataa(!\imem~22_combout ),
	.datab(!\imem~21_combout ),
	.datac(!\imem~123_combout ),
	.datad(!PC[8]),
	.datae(!PC[7]),
	.dataf(!\imem~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~23 .extended_lut = "off";
defparam \imem~23 .lut_mask = 64'hCCFFAAF0CC00AAF0;
defparam \imem~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N36
cyclonev_lcell_comb \imem~24 (
// Equation(s):
// \imem~24_combout  = ( \imem~4_combout  & ( !\imem~23_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~23_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~24 .extended_lut = "off";
defparam \imem~24 .lut_mask = 64'h00000000F0F0F0F0;
defparam \imem~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y19_N38
dffeas \IR[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~24_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[15]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[15] .is_wysiwyg = "true";
defparam \IR[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N12
cyclonev_lcell_comb \Decoder3~0 (
// Equation(s):
// \Decoder3~0_combout  = ( !\state[1]~DUPLICATE_q  & ( state[3] & ( (!\state[2]~DUPLICATE_q  & (state[4] & \state[0]~DUPLICATE_q )) ) ) )

	.dataa(!\state[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!state[4]),
	.datad(!\state[0]~DUPLICATE_q ),
	.datae(!\state[1]~DUPLICATE_q ),
	.dataf(!state[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~0 .extended_lut = "off";
defparam \Decoder3~0 .lut_mask = 64'h00000000000A0000;
defparam \Decoder3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N42
cyclonev_lcell_comb \imem~18 (
// Equation(s):
// \imem~18_combout  = ( \PC[6]~DUPLICATE_q  & ( PC[2] & ( (!PC[7] & ((!\PC[3]~DUPLICATE_q  $ (!\PC[4]~DUPLICATE_q )) # (\PC[5]~DUPLICATE_q ))) # (PC[7] & (\PC[3]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  $ (!\PC[5]~DUPLICATE_q )))) ) ) ) # ( !\PC[6]~DUPLICATE_q  
// & ( PC[2] & ( (\PC[5]~DUPLICATE_q  & ((!PC[7] & (\PC[3]~DUPLICATE_q  & !\PC[4]~DUPLICATE_q )) # (PC[7] & (!\PC[3]~DUPLICATE_q  & \PC[4]~DUPLICATE_q )))) ) ) ) # ( \PC[6]~DUPLICATE_q  & ( !PC[2] & ( (!PC[7] & (!\PC[3]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q ) 
// # (\PC[5]~DUPLICATE_q )))) # (PC[7] & (!\PC[3]~DUPLICATE_q  $ ((\PC[4]~DUPLICATE_q )))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( !PC[2] & ( (!\PC[4]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  & ((\PC[3]~DUPLICATE_q ) # (PC[7])))) # (\PC[4]~DUPLICATE_q  & 
// (((!\PC[3]~DUPLICATE_q )) # (PC[7]))) ) ) )

	.dataa(!PC[7]),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~18 .extended_lut = "off";
defparam \imem~18 .lut_mask = 64'h7D0DC1C9002429BA;
defparam \imem~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N51
cyclonev_lcell_comb \imem~17 (
// Equation(s):
// \imem~17_combout  = ( \PC[5]~DUPLICATE_q  & ( (PC[2] & (!\PC[3]~DUPLICATE_q  & !PC[4])) ) ) # ( !\PC[5]~DUPLICATE_q  & ( (!PC[2] & (\PC[3]~DUPLICATE_q  & PC[4])) # (PC[2] & (!\PC[3]~DUPLICATE_q  & !PC[4])) ) )

	.dataa(!PC[2]),
	.datab(gnd),
	.datac(!\PC[3]~DUPLICATE_q ),
	.datad(!PC[4]),
	.datae(gnd),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~17 .extended_lut = "off";
defparam \imem~17 .lut_mask = 64'h500A500A50005000;
defparam \imem~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N12
cyclonev_lcell_comb \imem~19 (
// Equation(s):
// \imem~19_combout  = ( \imem~12_combout  & ( \imem~17_combout  & ( (!PC[9] & (((\imem~18_combout )))) # (PC[9] & (!PC[7] & ((!\PC[6]~DUPLICATE_q )))) ) ) ) # ( \imem~12_combout  & ( !\imem~17_combout  & ( (\imem~18_combout  & !PC[9]) ) ) )

	.dataa(!PC[7]),
	.datab(!\imem~18_combout ),
	.datac(!PC[9]),
	.datad(!\PC[6]~DUPLICATE_q ),
	.datae(!\imem~12_combout ),
	.dataf(!\imem~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~19 .extended_lut = "off";
defparam \imem~19 .lut_mask = 64'h0000303000003A30;
defparam \imem~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y17_N13
dffeas \IR[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~19_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[13]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[13] .is_wysiwyg = "true";
defparam \IR[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N36
cyclonev_lcell_comb \imem~63 (
// Equation(s):
// \imem~63_combout  = ( PC[7] & ( PC[2] & ( (!PC[4] & ((!\PC[6]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  & !PC[3])) # (\PC[6]~DUPLICATE_q  & (\PC[5]~DUPLICATE_q  & PC[3])))) ) ) ) # ( !PC[7] & ( PC[2] & ( (!\PC[6]~DUPLICATE_q  & (PC[3] & (!\PC[5]~DUPLICATE_q  $ 
// (!PC[4])))) # (\PC[6]~DUPLICATE_q  & (\PC[5]~DUPLICATE_q  & (!PC[3] & !PC[4]))) ) ) ) # ( PC[7] & ( !PC[2] & ( (!\PC[6]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  & (PC[3] & !PC[4]))) ) ) ) # ( !PC[7] & ( !PC[2] & ( (!PC[3] & ((!\PC[6]~DUPLICATE_q  & 
// (!\PC[5]~DUPLICATE_q  & !PC[4])) # (\PC[6]~DUPLICATE_q  & (\PC[5]~DUPLICATE_q  & PC[4])))) ) ) )

	.dataa(!\PC[6]~DUPLICATE_q ),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!PC[3]),
	.datad(!PC[4]),
	.datae(!PC[7]),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~63 .extended_lut = "off";
defparam \imem~63 .lut_mask = 64'h8010080012088100;
defparam \imem~63 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N30
cyclonev_lcell_comb \imem~29 (
// Equation(s):
// \imem~29_combout  = (PC[9] & !PC[7])

	.dataa(gnd),
	.datab(!PC[9]),
	.datac(gnd),
	.datad(!PC[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~29 .extended_lut = "off";
defparam \imem~29 .lut_mask = 64'h3300330033003300;
defparam \imem~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N27
cyclonev_lcell_comb \imem~30 (
// Equation(s):
// \imem~30_combout  = ( \imem~29_combout  & ( (!PC[4] & (!\PC[6]~DUPLICATE_q  & (!PC[3] & PC[2]))) ) )

	.dataa(!PC[4]),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!PC[3]),
	.datad(!PC[2]),
	.datae(gnd),
	.dataf(!\imem~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~30 .extended_lut = "off";
defparam \imem~30 .lut_mask = 64'h0000000000800080;
defparam \imem~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N36
cyclonev_lcell_comb \imem~64 (
// Equation(s):
// \imem~64_combout  = ( !\imem~12_combout  & ( \imem~30_combout  ) ) # ( \imem~12_combout  & ( !\imem~30_combout  & ( (!\imem~63_combout ) # (PC[9]) ) ) ) # ( !\imem~12_combout  & ( !\imem~30_combout  ) )

	.dataa(gnd),
	.datab(!PC[9]),
	.datac(!\imem~63_combout ),
	.datad(gnd),
	.datae(!\imem~12_combout ),
	.dataf(!\imem~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~64 .extended_lut = "off";
defparam \imem~64 .lut_mask = 64'hFFFFF3F3FFFF0000;
defparam \imem~64 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y20_N53
dffeas \IR[19]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~64_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IR[19]~DUPLICATE .is_wysiwyg = "true";
defparam \IR[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N3
cyclonev_lcell_comb \imem~121 (
// Equation(s):
// \imem~121_combout  = ( \PC[6]~DUPLICATE_q  & ( \PC[4]~DUPLICATE_q  & ( PC[7] ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( \PC[4]~DUPLICATE_q  & ( (!\PC[5]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q  & (PC[2]))) # (\PC[5]~DUPLICATE_q  & (((PC[7])))) ) ) ) # ( 
// \PC[6]~DUPLICATE_q  & ( !\PC[4]~DUPLICATE_q  & ( PC[7] ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( !\PC[4]~DUPLICATE_q  & ( (!\PC[3]~DUPLICATE_q  & (PC[2] & ((!PC[7]) # (\PC[5]~DUPLICATE_q )))) # (\PC[3]~DUPLICATE_q  & (PC[7] & ((\PC[5]~DUPLICATE_q ) # (PC[2])))) 
// ) ) )

	.dataa(!\PC[3]~DUPLICATE_q ),
	.datab(!PC[2]),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!PC[7]),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!\PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~121 .extended_lut = "off";
defparam \imem~121 .lut_mask = 64'h221700FF202F00FF;
defparam \imem~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N15
cyclonev_lcell_comb \imem~119 (
// Equation(s):
// \imem~119_combout  = ( PC[4] & ( \PC[5]~DUPLICATE_q  & ( (!PC[2] & (!PC[7] & (\PC[6]~DUPLICATE_q  & !\PC[3]~DUPLICATE_q ))) ) ) ) # ( !PC[4] & ( \PC[5]~DUPLICATE_q  & ( (!PC[7] & (PC[2] & (!\PC[6]~DUPLICATE_q  $ (!\PC[3]~DUPLICATE_q )))) # (PC[7] & 
// (\PC[6]~DUPLICATE_q  & (!PC[2] $ (\PC[3]~DUPLICATE_q )))) ) ) ) # ( !PC[4] & ( !\PC[5]~DUPLICATE_q  & ( (!PC[2] & (\PC[3]~DUPLICATE_q  & (!PC[7] $ (!\PC[6]~DUPLICATE_q )))) # (PC[2] & (!PC[7] & (!\PC[6]~DUPLICATE_q  $ (\PC[3]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[2]),
	.datab(!PC[7]),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(!PC[4]),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~119 .extended_lut = "off";
defparam \imem~119 .lut_mask = 64'h402C000006410800;
defparam \imem~119 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N51
cyclonev_lcell_comb \imem~59 (
// Equation(s):
// \imem~59_combout  = ( \imem~119_combout  & ( (PC[9] & (!\imem~121_combout  & \imem~12_combout )) ) ) # ( !\imem~119_combout  & ( (\imem~12_combout  & ((!PC[9]) # (!\imem~121_combout ))) ) )

	.dataa(!PC[9]),
	.datab(gnd),
	.datac(!\imem~121_combout ),
	.datad(!\imem~12_combout ),
	.datae(gnd),
	.dataf(!\imem~119_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~59 .extended_lut = "off";
defparam \imem~59 .lut_mask = 64'h00FA00FA00500050;
defparam \imem~59 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N52
dffeas \IR[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~59_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[12]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[12] .is_wysiwyg = "true";
defparam \IR[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N27
cyclonev_lcell_comb \imem~61 (
// Equation(s):
// \imem~61_combout  = ( \PC[6]~DUPLICATE_q  & ( \PC[4]~DUPLICATE_q  & ( (PC[2] & ((!\PC[3]~DUPLICATE_q  & (\PC[5]~DUPLICATE_q  & !PC[7])) # (\PC[3]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  $ (PC[7]))))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( \PC[4]~DUPLICATE_q  & ( 
// (!\PC[3]~DUPLICATE_q  & (!PC[2] & (\PC[5]~DUPLICATE_q  & !PC[7]))) # (\PC[3]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  & (!PC[2] $ (PC[7])))) ) ) ) # ( \PC[6]~DUPLICATE_q  & ( !\PC[4]~DUPLICATE_q  & ( !\PC[5]~DUPLICATE_q  $ (((!\PC[3]~DUPLICATE_q ) # ((PC[2] & 
// PC[7])))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( !\PC[4]~DUPLICATE_q  & ( (!\PC[3]~DUPLICATE_q  & (PC[2] & (\PC[5]~DUPLICATE_q  & !PC[7]))) # (\PC[3]~DUPLICATE_q  & (((!\PC[5]~DUPLICATE_q  & PC[7])))) ) ) )

	.dataa(!\PC[3]~DUPLICATE_q ),
	.datab(!PC[2]),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!PC[7]),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!\PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~61 .extended_lut = "off";
defparam \imem~61 .lut_mask = 64'h02505A4B48101201;
defparam \imem~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N51
cyclonev_lcell_comb \imem~60 (
// Equation(s):
// \imem~60_combout  = ( PC[2] & ( (!\PC[4]~DUPLICATE_q  & (\PC[5]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  & !\PC[3]~DUPLICATE_q ))) # (\PC[4]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  $ (\PC[3]~DUPLICATE_q )))) ) ) # ( !PC[2] & ( 
// (!\PC[4]~DUPLICATE_q  & ((!\PC[6]~DUPLICATE_q  $ (\PC[3]~DUPLICATE_q )))) # (\PC[4]~DUPLICATE_q  & (\PC[5]~DUPLICATE_q  & (\PC[6]~DUPLICATE_q  & !\PC[3]~DUPLICATE_q ))) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(!PC[2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~60 .extended_lut = "off";
defparam \imem~60 .lut_mask = 64'hA10A6004A10A6004;
defparam \imem~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N21
cyclonev_lcell_comb \imem~62 (
// Equation(s):
// \imem~62_combout  = ( PC[7] & ( (!PC[9] & (\imem~61_combout  & \imem~12_combout )) ) ) # ( !PC[7] & ( (\imem~12_combout  & ((!PC[9] & (\imem~61_combout )) # (PC[9] & ((\imem~60_combout ))))) ) )

	.dataa(!PC[9]),
	.datab(!\imem~61_combout ),
	.datac(!\imem~60_combout ),
	.datad(!\imem~12_combout ),
	.datae(gnd),
	.dataf(!PC[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~62 .extended_lut = "off";
defparam \imem~62 .lut_mask = 64'h0027002700220022;
defparam \imem~62 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N23
dffeas \IR[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~62_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[8]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[8] .is_wysiwyg = "true";
defparam \IR[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N42
cyclonev_lcell_comb \imem~65 (
// Equation(s):
// \imem~65_combout  = ( PC[2] & ( PC[8] & ( (!\PC[6]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  & PC[9])) ) ) ) # ( PC[2] & ( !PC[8] & ( (\PC[6]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  & (!PC[9] & \PC[5]~DUPLICATE_q ))) ) ) ) # ( !PC[2] & ( !PC[8] & ( 
// (\PC[6]~DUPLICATE_q  & (\PC[4]~DUPLICATE_q  & (!PC[9] & \PC[5]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC[6]~DUPLICATE_q ),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!PC[9]),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(!PC[2]),
	.dataf(!PC[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~65 .extended_lut = "off";
defparam \imem~65 .lut_mask = 64'h0010004000000808;
defparam \imem~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N6
cyclonev_lcell_comb \imem~66 (
// Equation(s):
// \imem~66_combout  = ( !PC[8] & ( (\PC[3]~DUPLICATE_q  & (!PC[9] & !\PC[4]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!PC[9]),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!PC[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~66 .extended_lut = "off";
defparam \imem~66 .lut_mask = 64'h3000300000000000;
defparam \imem~66 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N42
cyclonev_lcell_comb \imem~67 (
// Equation(s):
// \imem~67_combout  = ( \PC[6]~DUPLICATE_q  & ( (\PC[5]~DUPLICATE_q  & (\imem~66_combout  & (PC[7] & PC[2]))) ) ) # ( !\PC[6]~DUPLICATE_q  & ( (\imem~66_combout  & ((!\PC[5]~DUPLICATE_q  & (PC[7] & !PC[2])) # (\PC[5]~DUPLICATE_q  & (!PC[7] & PC[2])))) ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!\imem~66_combout ),
	.datac(!PC[7]),
	.datad(!PC[2]),
	.datae(gnd),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~67 .extended_lut = "off";
defparam \imem~67 .lut_mask = 64'h0210021000010001;
defparam \imem~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N9
cyclonev_lcell_comb \imem~68 (
// Equation(s):
// \imem~68_combout  = ( PC[7] & ( (!\imem~4_combout ) # (!\imem~67_combout ) ) ) # ( !PC[7] & ( (!\imem~4_combout ) # ((!\imem~67_combout  & ((!\imem~65_combout ) # (\PC[3]~DUPLICATE_q )))) ) )

	.dataa(!\imem~4_combout ),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!\imem~65_combout ),
	.datad(!\imem~67_combout ),
	.datae(gnd),
	.dataf(!PC[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~68 .extended_lut = "off";
defparam \imem~68 .lut_mask = 64'hFBAAFBAAFFAAFFAA;
defparam \imem~68 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y17_N11
dffeas \IR[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~68_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[18]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[18] .is_wysiwyg = "true";
defparam \IR[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N21
cyclonev_lcell_comb \Equal1~2 (
// Equation(s):
// \Equal1~2_combout  = ( IR[18] & ( (\IR[19]~DUPLICATE_q  & (IR[12] & !IR[8])) ) )

	.dataa(!\IR[19]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!IR[12]),
	.datad(!IR[8]),
	.datae(gnd),
	.dataf(!IR[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~2 .extended_lut = "off";
defparam \Equal1~2 .lut_mask = 64'h0000000005000500;
defparam \Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N12
cyclonev_lcell_comb \imem~31 (
// Equation(s):
// \imem~31_combout  = ( PC[3] & ( PC[4] & ( (!\PC[5]~DUPLICATE_q  & (PC[7] & (!PC[2]))) # (\PC[5]~DUPLICATE_q  & (\PC[6]~DUPLICATE_q  & (!PC[7] $ (!PC[2])))) ) ) ) # ( !PC[3] & ( PC[4] & ( (!\PC[5]~DUPLICATE_q  & (!PC[7] & (!PC[2] $ (\PC[6]~DUPLICATE_q )))) 
// # (\PC[5]~DUPLICATE_q  & (!PC[2] & (!PC[7] $ (!\PC[6]~DUPLICATE_q )))) ) ) ) # ( PC[3] & ( !PC[4] & ( (!\PC[5]~DUPLICATE_q  & (PC[7] & (!PC[2] & !\PC[6]~DUPLICATE_q ))) # (\PC[5]~DUPLICATE_q  & (PC[2] & (!PC[7] $ (\PC[6]~DUPLICATE_q )))) ) ) ) # ( !PC[3] 
// & ( !PC[4] & ( (!PC[2] & (((!\PC[5]~DUPLICATE_q  & \PC[6]~DUPLICATE_q )))) # (PC[2] & (!PC[7] & (!\PC[5]~DUPLICATE_q  $ (\PC[6]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[7]),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!PC[2]),
	.datad(!\PC[6]~DUPLICATE_q ),
	.datae(!PC[3]),
	.dataf(!PC[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~31 .extended_lut = "off";
defparam \imem~31 .lut_mask = 64'h08C2420190284052;
defparam \imem~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N45
cyclonev_lcell_comb \imem~32 (
// Equation(s):
// \imem~32_combout  = ( PC[9] & ( \imem~30_combout  & ( \imem~12_combout  ) ) ) # ( !PC[9] & ( \imem~30_combout  & ( \imem~12_combout  ) ) ) # ( !PC[9] & ( !\imem~30_combout  & ( (\imem~12_combout  & \imem~31_combout ) ) ) )

	.dataa(!\imem~12_combout ),
	.datab(gnd),
	.datac(!\imem~31_combout ),
	.datad(gnd),
	.datae(!PC[9]),
	.dataf(!\imem~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~32 .extended_lut = "off";
defparam \imem~32 .lut_mask = 64'h0505000055555555;
defparam \imem~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y19_N46
dffeas \IR[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~32_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[17]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[17] .is_wysiwyg = "true";
defparam \IR[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N54
cyclonev_lcell_comb \imem~27 (
// Equation(s):
// \imem~27_combout  = ( PC[7] & ( \PC[6]~DUPLICATE_q  & ( (PC[2] & ((!\PC[4]~DUPLICATE_q  & (\PC[3]~DUPLICATE_q  & \PC[5]~DUPLICATE_q )) # (\PC[4]~DUPLICATE_q  & ((!\PC[5]~DUPLICATE_q ))))) ) ) ) # ( !PC[7] & ( \PC[6]~DUPLICATE_q  & ( (\PC[5]~DUPLICATE_q  & 
// ((!\PC[4]~DUPLICATE_q  & ((PC[2]) # (\PC[3]~DUPLICATE_q ))) # (\PC[4]~DUPLICATE_q  & ((!PC[2]))))) ) ) ) # ( PC[7] & ( !\PC[6]~DUPLICATE_q  & ( (!\PC[5]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  & ((!PC[2])))) # (\PC[5]~DUPLICATE_q  & (PC[2] & 
// (!\PC[4]~DUPLICATE_q  $ (!\PC[3]~DUPLICATE_q )))) ) ) ) # ( !PC[7] & ( !\PC[6]~DUPLICATE_q  & ( (\PC[3]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  $ (PC[2]))) # (\PC[4]~DUPLICATE_q  & (\PC[5]~DUPLICATE_q  & !PC[2])))) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!PC[2]),
	.datae(!PC[7]),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~27 .extended_lut = "off";
defparam \imem~27 .lut_mask = 64'h2102A006070A0052;
defparam \imem~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N48
cyclonev_lcell_comb \imem~25 (
// Equation(s):
// \imem~25_combout  = ( PC[4] & ( (!\PC[5]~DUPLICATE_q  & !PC[2]) ) ) # ( !PC[4] & ( (!PC[3] & PC[2]) ) )

	.dataa(gnd),
	.datab(!PC[3]),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!PC[2]),
	.datae(gnd),
	.dataf(!PC[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~25 .extended_lut = "off";
defparam \imem~25 .lut_mask = 64'h00CC00CCF000F000;
defparam \imem~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N39
cyclonev_lcell_comb \imem~26 (
// Equation(s):
// \imem~26_combout  = ( \imem~25_combout  & ( (!PC[7] & (PC[9] & !\PC[6]~DUPLICATE_q )) ) )

	.dataa(!PC[7]),
	.datab(!PC[9]),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~26 .extended_lut = "off";
defparam \imem~26 .lut_mask = 64'h0000000020202020;
defparam \imem~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N36
cyclonev_lcell_comb \imem~28 (
// Equation(s):
// \imem~28_combout  = ( \imem~26_combout  & ( !\imem~12_combout  ) ) # ( !\imem~26_combout  & ( ((!\imem~27_combout ) # (!\imem~12_combout )) # (PC[9]) ) )

	.dataa(gnd),
	.datab(!PC[9]),
	.datac(!\imem~27_combout ),
	.datad(!\imem~12_combout ),
	.datae(gnd),
	.dataf(!\imem~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~28 .extended_lut = "off";
defparam \imem~28 .lut_mask = 64'hFFF3FFF3FF00FF00;
defparam \imem~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N37
dffeas \IR[21]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~28_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IR[21]~DUPLICATE .is_wysiwyg = "true";
defparam \IR[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N0
cyclonev_lcell_comb \imem~52 (
// Equation(s):
// \imem~52_combout  = ( PC[2] & ( PC[4] & ( (!PC[3] & (((PC[7])))) # (PC[3] & (!\PC[6]~DUPLICATE_q  $ (((!\PC[5]~DUPLICATE_q  & PC[7]))))) ) ) ) # ( !PC[2] & ( PC[4] & ( (!PC[7] & ((!PC[3] & ((\PC[6]~DUPLICATE_q ))) # (PC[3] & (\PC[5]~DUPLICATE_q )))) ) ) ) 
// # ( PC[2] & ( !PC[4] & ( (!PC[7] & ((!\PC[6]~DUPLICATE_q  & ((PC[3]))) # (\PC[6]~DUPLICATE_q  & (\PC[5]~DUPLICATE_q )))) # (PC[7] & (\PC[5]~DUPLICATE_q  & (PC[3]))) ) ) ) # ( !PC[2] & ( !PC[4] & ( (!\PC[5]~DUPLICATE_q  & (((!\PC[6]~DUPLICATE_q )))) # 
// (\PC[5]~DUPLICATE_q  & (PC[3] & (!PC[7] & \PC[6]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!PC[3]),
	.datac(!PC[7]),
	.datad(!\PC[6]~DUPLICATE_q ),
	.datae(!PC[2]),
	.dataf(!PC[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~52 .extended_lut = "off";
defparam \imem~52 .lut_mask = 64'hAA10315110D03D0E;
defparam \imem~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N30
cyclonev_lcell_comb \imem~53 (
// Equation(s):
// \imem~53_combout  = ( \imem~26_combout  & ( \imem~12_combout  ) ) # ( !\imem~26_combout  & ( (!PC[9] & (\imem~52_combout  & \imem~12_combout )) ) )

	.dataa(gnd),
	.datab(!PC[9]),
	.datac(!\imem~52_combout ),
	.datad(!\imem~12_combout ),
	.datae(gnd),
	.dataf(!\imem~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~53 .extended_lut = "off";
defparam \imem~53 .lut_mask = 64'h000C000C00FF00FF;
defparam \imem~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N31
dffeas \IR[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~53_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[20]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[20] .is_wysiwyg = "true";
defparam \IR[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N0
cyclonev_lcell_comb \imem~54 (
// Equation(s):
// \imem~54_combout  = ( \PC[3]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( (PC[7] & (PC[2] & \PC[5]~DUPLICATE_q )) ) ) ) # ( !\PC[3]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( (!PC[7] & (PC[2] & \PC[5]~DUPLICATE_q )) ) ) ) # ( \PC[3]~DUPLICATE_q  & ( 
// !\PC[6]~DUPLICATE_q  & ( (!PC[7] & (PC[2] & \PC[5]~DUPLICATE_q )) # (PC[7] & (!PC[2] & !\PC[5]~DUPLICATE_q )) ) ) ) # ( !\PC[3]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( (PC[7] & (PC[2] & !\PC[5]~DUPLICATE_q )) ) ) )

	.dataa(!PC[7]),
	.datab(!PC[2]),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\PC[3]~DUPLICATE_q ),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~54 .extended_lut = "off";
defparam \imem~54 .lut_mask = 64'h1010424202020101;
defparam \imem~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N54
cyclonev_lcell_comb \imem~56 (
// Equation(s):
// \imem~56_combout  = ( !PC[2] & ( (!PC[3] & (\PC[5]~DUPLICATE_q  & !PC[7])) # (PC[3] & (!\PC[5]~DUPLICATE_q  & PC[7])) ) )

	.dataa(!PC[3]),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!PC[7]),
	.datae(gnd),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~56 .extended_lut = "off";
defparam \imem~56 .lut_mask = 64'h2244224400000000;
defparam \imem~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N57
cyclonev_lcell_comb \imem~55 (
// Equation(s):
// \imem~55_combout  = ( \PC[5]~DUPLICATE_q  & ( (!PC[3] & (!PC[4] & !PC[7])) ) ) # ( !\PC[5]~DUPLICATE_q  & ( (!PC[3] & (!PC[4] & !PC[7])) # (PC[3] & (PC[4] & PC[7])) ) )

	.dataa(!PC[3]),
	.datab(gnd),
	.datac(!PC[4]),
	.datad(!PC[7]),
	.datae(gnd),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~55 .extended_lut = "off";
defparam \imem~55 .lut_mask = 64'hA005A005A000A000;
defparam \imem~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N0
cyclonev_lcell_comb \imem~57 (
// Equation(s):
// \imem~57_combout  = ( \imem~55_combout  & ( PC[2] & ( (!PC[9] & (\imem~56_combout  & (\PC[6]~DUPLICATE_q  & PC[4]))) # (PC[9] & (((!\PC[6]~DUPLICATE_q )))) ) ) ) # ( !\imem~55_combout  & ( PC[2] & ( (\imem~56_combout  & (!PC[9] & (\PC[6]~DUPLICATE_q  & 
// PC[4]))) ) ) ) # ( \imem~55_combout  & ( !PC[2] & ( (\imem~56_combout  & (!PC[9] & (\PC[6]~DUPLICATE_q  & PC[4]))) ) ) ) # ( !\imem~55_combout  & ( !PC[2] & ( (\imem~56_combout  & (!PC[9] & (\PC[6]~DUPLICATE_q  & PC[4]))) ) ) )

	.dataa(!\imem~56_combout ),
	.datab(!PC[9]),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!PC[4]),
	.datae(!\imem~55_combout ),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~57 .extended_lut = "off";
defparam \imem~57 .lut_mask = 64'h0004000400043034;
defparam \imem~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N33
cyclonev_lcell_comb \imem~58 (
// Equation(s):
// \imem~58_combout  = ( \imem~57_combout  & ( !\imem~12_combout  ) ) # ( !\imem~57_combout  & ( (!\imem~12_combout ) # (((!\imem~54_combout ) # (PC[4])) # (PC[9])) ) )

	.dataa(!\imem~12_combout ),
	.datab(!PC[9]),
	.datac(!PC[4]),
	.datad(!\imem~54_combout ),
	.datae(gnd),
	.dataf(!\imem~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~58 .extended_lut = "off";
defparam \imem~58 .lut_mask = 64'hFFBFFFBFAAAAAAAA;
defparam \imem~58 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N35
dffeas \IR[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~58_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[16]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[16] .is_wysiwyg = "true";
defparam \IR[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N42
cyclonev_lcell_comb \imem~50 (
// Equation(s):
// \imem~50_combout  = ( \PC[6]~DUPLICATE_q  & ( PC[2] & ( (!\PC[5]~DUPLICATE_q  & (PC[7] & ((PC[4])))) # (\PC[5]~DUPLICATE_q  & (!PC[4] & ((!PC[7]) # (PC[3])))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( PC[2] & ( (\PC[5]~DUPLICATE_q  & ((!PC[3] & (PC[7] & PC[4])) 
// # (PC[3] & ((!PC[4]))))) ) ) ) # ( \PC[6]~DUPLICATE_q  & ( !PC[2] & ( (!PC[7] & (\PC[5]~DUPLICATE_q  & ((PC[4]) # (PC[3])))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( !PC[2] & ( (!PC[7] & (PC[3] & (!\PC[5]~DUPLICATE_q  $ (PC[4])))) # (PC[7] & (!PC[4] & ((!PC[3]) 
// # (!\PC[5]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[7]),
	.datab(!PC[3]),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!PC[4]),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~50 .extended_lut = "off";
defparam \imem~50 .lut_mask = 64'h7402020A03040B50;
defparam \imem~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N57
cyclonev_lcell_comb \imem~51 (
// Equation(s):
// \imem~51_combout  = ( \imem~50_combout  & ( (\imem~12_combout  & ((!PC[9]) # (\imem~26_combout ))) ) ) # ( !\imem~50_combout  & ( (\imem~26_combout  & \imem~12_combout ) ) )

	.dataa(gnd),
	.datab(!PC[9]),
	.datac(!\imem~26_combout ),
	.datad(!\imem~12_combout ),
	.datae(gnd),
	.dataf(!\imem~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~51 .extended_lut = "off";
defparam \imem~51 .lut_mask = 64'h000F000F00CF00CF;
defparam \imem~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N59
dffeas \IR[22]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~51_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IR[22]~DUPLICATE .is_wysiwyg = "true";
defparam \IR[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N12
cyclonev_lcell_comb \imem~47 (
// Equation(s):
// \imem~47_combout  = ( \PC[6]~DUPLICATE_q  & ( PC[2] & ( (!PC[3] & ((!PC[7] & ((!PC[4]))) # (PC[7] & (!\PC[5]~DUPLICATE_q )))) # (PC[3] & ((!PC[4] & ((\PC[5]~DUPLICATE_q ))) # (PC[4] & (PC[7])))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( PC[2] & ( 
// (!\PC[5]~DUPLICATE_q  & (!PC[7] & ((PC[4])))) # (\PC[5]~DUPLICATE_q  & ((!PC[3] & (PC[7])) # (PC[3] & ((!PC[4]))))) ) ) ) # ( \PC[6]~DUPLICATE_q  & ( !PC[2] & ( (!PC[7] & ((!PC[3] & (\PC[5]~DUPLICATE_q  & PC[4])) # (PC[3] & ((PC[4]) # (\PC[5]~DUPLICATE_q 
// ))))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( !PC[2] & ( (!\PC[5]~DUPLICATE_q  & (((!PC[4])))) # (\PC[5]~DUPLICATE_q  & ((!PC[7] & (PC[3] & PC[4])) # (PC[7] & (!PC[3] & !PC[4])))) ) ) )

	.dataa(!PC[7]),
	.datab(!PC[3]),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!PC[4]),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~47 .extended_lut = "off";
defparam \imem~47 .lut_mask = 64'hF402022A07A4CB51;
defparam \imem~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N30
cyclonev_lcell_comb \imem~48 (
// Equation(s):
// \imem~48_combout  = ( PC[2] & ( \imem~29_combout  & ( (!\PC[6]~DUPLICATE_q  & (!PC[4] & !PC[3])) ) ) ) # ( !PC[2] & ( \imem~29_combout  & ( (!\PC[5]~DUPLICATE_q  & ((!\PC[6]~DUPLICATE_q  & (PC[4])) # (\PC[6]~DUPLICATE_q  & (!PC[4] & PC[3])))) ) ) )

	.dataa(!\PC[6]~DUPLICATE_q ),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!PC[4]),
	.datad(!PC[3]),
	.datae(!PC[2]),
	.dataf(!\imem~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~48 .extended_lut = "off";
defparam \imem~48 .lut_mask = 64'h000000000848A000;
defparam \imem~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N51
cyclonev_lcell_comb \imem~49 (
// Equation(s):
// \imem~49_combout  = ( \imem~48_combout  & ( !\imem~12_combout  ) ) # ( !\imem~48_combout  & ( (!\imem~47_combout ) # ((!\imem~12_combout ) # (PC[9])) ) )

	.dataa(!\imem~47_combout ),
	.datab(gnd),
	.datac(!PC[9]),
	.datad(!\imem~12_combout ),
	.datae(gnd),
	.dataf(!\imem~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~49 .extended_lut = "off";
defparam \imem~49 .lut_mask = 64'hFFAFFFAFFF00FF00;
defparam \imem~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N53
dffeas \IR[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~49_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[23]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[23] .is_wysiwyg = "true";
defparam \IR[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N6
cyclonev_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = ( \IR[22]~DUPLICATE_q  & ( !IR[23] & ( (IR[20] & IR[16]) ) ) )

	.dataa(!IR[20]),
	.datab(gnd),
	.datac(!IR[16]),
	.datad(gnd),
	.datae(!\IR[22]~DUPLICATE_q ),
	.dataf(!IR[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~1 .extended_lut = "off";
defparam \Equal1~1 .lut_mask = 64'h0000050500000000;
defparam \Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y13_N54
cyclonev_lcell_comb \imem~36 (
// Equation(s):
// \imem~36_combout  = ( \PC[6]~DUPLICATE_q  & ( \PC[3]~DUPLICATE_q  & ( (!PC[9] & ((!\PC[4]~DUPLICATE_q  & ((!PC[2]) # (!\PC[5]~DUPLICATE_q ))) # (\PC[4]~DUPLICATE_q  & ((\PC[5]~DUPLICATE_q ) # (PC[2]))))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( 
// \PC[3]~DUPLICATE_q  & ( (!PC[9] & ((!\PC[4]~DUPLICATE_q  $ (!\PC[5]~DUPLICATE_q )) # (PC[2]))) ) ) ) # ( \PC[6]~DUPLICATE_q  & ( !\PC[3]~DUPLICATE_q  & ( (!PC[9] & (((!\PC[5]~DUPLICATE_q ) # (PC[2])) # (\PC[4]~DUPLICATE_q ))) ) ) ) # ( !\PC[6]~DUPLICATE_q 
//  & ( !\PC[3]~DUPLICATE_q  & ( (!PC[9] & ((!\PC[4]~DUPLICATE_q ) # ((\PC[5]~DUPLICATE_q ) # (PC[2])))) ) ) )

	.dataa(!PC[9]),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!PC[2]),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!\PC[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~36 .extended_lut = "off";
defparam \imem~36 .lut_mask = 64'h8AAAAA2A2A8A8AA2;
defparam \imem~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y13_N0
cyclonev_lcell_comb \imem~33 (
// Equation(s):
// \imem~33_combout  = ( PC[9] & ( \PC[3]~DUPLICATE_q  ) ) # ( PC[9] & ( !\PC[3]~DUPLICATE_q  & ( ((!PC[2]) # (\PC[4]~DUPLICATE_q )) # (\PC[6]~DUPLICATE_q ) ) ) )

	.dataa(!\PC[6]~DUPLICATE_q ),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!PC[2]),
	.datad(gnd),
	.datae(!PC[9]),
	.dataf(!\PC[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~33 .extended_lut = "off";
defparam \imem~33 .lut_mask = 64'h0000F7F70000FFFF;
defparam \imem~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y13_N42
cyclonev_lcell_comb \imem~34 (
// Equation(s):
// \imem~34_combout  = ( \PC[6]~DUPLICATE_q  & ( \PC[3]~DUPLICATE_q  & ( (!PC[9] & (((!PC[2]) # (\PC[5]~DUPLICATE_q )) # (\PC[4]~DUPLICATE_q ))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( \PC[3]~DUPLICATE_q  & ( (!PC[9] & (((!PC[2]) # (!\PC[5]~DUPLICATE_q )) # 
// (\PC[4]~DUPLICATE_q ))) ) ) ) # ( \PC[6]~DUPLICATE_q  & ( !\PC[3]~DUPLICATE_q  & ( (!PC[9] & !\PC[5]~DUPLICATE_q ) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( !\PC[3]~DUPLICATE_q  & ( (!PC[9] & ((!\PC[4]~DUPLICATE_q ) # ((!\PC[5]~DUPLICATE_q ) # (PC[2])))) ) ) )

	.dataa(!PC[9]),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!PC[2]),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!\PC[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~34 .extended_lut = "off";
defparam \imem~34 .lut_mask = 64'hAA8AAA00AAA2A2AA;
defparam \imem~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y13_N12
cyclonev_lcell_comb \imem~37 (
// Equation(s):
// \imem~37_combout  = ( \imem~33_combout  & ( \imem~34_combout  & ( (PC[7] & ((!PC[8] & ((!\imem~36_combout ))) # (PC[8] & (!\imem~35_combout )))) ) ) ) # ( !\imem~33_combout  & ( \imem~34_combout  & ( (!PC[7] & (((PC[8])))) # (PC[7] & ((!PC[8] & 
// ((!\imem~36_combout ))) # (PC[8] & (!\imem~35_combout )))) ) ) ) # ( \imem~33_combout  & ( !\imem~34_combout  & ( (!PC[7] & (((!PC[8])))) # (PC[7] & ((!PC[8] & ((!\imem~36_combout ))) # (PC[8] & (!\imem~35_combout )))) ) ) ) # ( !\imem~33_combout  & ( 
// !\imem~34_combout  & ( (!PC[7]) # ((!PC[8] & ((!\imem~36_combout ))) # (PC[8] & (!\imem~35_combout ))) ) ) )

	.dataa(!\imem~35_combout ),
	.datab(!PC[7]),
	.datac(!\imem~36_combout ),
	.datad(!PC[8]),
	.datae(!\imem~33_combout ),
	.dataf(!\imem~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~37 .extended_lut = "off";
defparam \imem~37 .lut_mask = 64'hFCEEFC2230EE3022;
defparam \imem~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N18
cyclonev_lcell_comb \imem~38 (
// Equation(s):
// \imem~38_combout  = ( !\imem~37_combout  & ( \imem~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~38 .extended_lut = "off";
defparam \imem~38 .lut_mask = 64'h0F0F0F0F00000000;
defparam \imem~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N20
dffeas \IR[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~38_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[14]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[14] .is_wysiwyg = "true";
defparam \IR[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N0
cyclonev_lcell_comb \imem~41 (
// Equation(s):
// \imem~41_combout  = ( PC[2] & ( \PC[3]~DUPLICATE_q  & ( (PC[4] & (!PC[7] $ (((!\PC[5]~DUPLICATE_q  & !\PC[6]~DUPLICATE_q ))))) ) ) ) # ( !PC[2] & ( \PC[3]~DUPLICATE_q  & ( (!\PC[6]~DUPLICATE_q  & ((!PC[4] & ((!PC[7]))) # (PC[4] & (!\PC[5]~DUPLICATE_q )))) 
// # (\PC[6]~DUPLICATE_q  & (\PC[5]~DUPLICATE_q  & (!PC[7]))) ) ) ) # ( PC[2] & ( !\PC[3]~DUPLICATE_q  & ( (!PC[7] & ((\PC[6]~DUPLICATE_q ))) # (PC[7] & (!\PC[5]~DUPLICATE_q  & !\PC[6]~DUPLICATE_q )) ) ) ) # ( !PC[2] & ( !\PC[3]~DUPLICATE_q  & ( (!PC[7] & 
// ((!\PC[6]~DUPLICATE_q  & ((PC[4]) # (\PC[5]~DUPLICATE_q ))) # (\PC[6]~DUPLICATE_q  & ((!PC[4]))))) # (PC[7] & (((!\PC[6]~DUPLICATE_q  & !PC[4])))) ) ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!PC[7]),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!PC[4]),
	.datae(!PC[2]),
	.dataf(!\PC[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~41 .extended_lut = "off";
defparam \imem~41 .lut_mask = 64'h7CC02C2CC4A4006C;
defparam \imem~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N42
cyclonev_lcell_comb \imem~42 (
// Equation(s):
// \imem~42_combout  = ( \PC[6]~DUPLICATE_q  & ( \PC[3]~DUPLICATE_q  & ( (!\PC[4]~DUPLICATE_q  & (!PC[7] $ (((!PC[2]) # (\PC[5]~DUPLICATE_q ))))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( \PC[3]~DUPLICATE_q  & ( (!PC[2] & (!PC[7] $ (!\PC[4]~DUPLICATE_q  $ 
// (\PC[5]~DUPLICATE_q )))) # (PC[2] & (!PC[7] & (!\PC[4]~DUPLICATE_q  & \PC[5]~DUPLICATE_q ))) ) ) ) # ( \PC[6]~DUPLICATE_q  & ( !\PC[3]~DUPLICATE_q  & ( (!PC[7] & (!\PC[4]~DUPLICATE_q  & ((\PC[5]~DUPLICATE_q )))) # (PC[7] & (!PC[2] & (!\PC[4]~DUPLICATE_q  
// $ (!\PC[5]~DUPLICATE_q )))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( !\PC[3]~DUPLICATE_q  & ( (!PC[7] & ((!\PC[5]~DUPLICATE_q  & ((PC[2]))) # (\PC[5]~DUPLICATE_q  & (\PC[4]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[7]),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!PC[2]),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!\PC[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~42 .extended_lut = "off";
defparam \imem~42 .lut_mask = 64'h0A2210C860984844;
defparam \imem~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N3
cyclonev_lcell_comb \imem~43 (
// Equation(s):
// \imem~43_combout  = ( \imem~12_combout  & ( \imem~42_combout  & ( (PC[9] & \imem~41_combout ) ) ) ) # ( \imem~12_combout  & ( !\imem~42_combout  & ( (!PC[9]) # (\imem~41_combout ) ) ) )

	.dataa(!PC[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\imem~41_combout ),
	.datae(!\imem~12_combout ),
	.dataf(!\imem~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~43 .extended_lut = "off";
defparam \imem~43 .lut_mask = 64'h0000AAFF00000055;
defparam \imem~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N5
dffeas \IR[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~43_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[10]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[10] .is_wysiwyg = "true";
defparam \IR[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N54
cyclonev_lcell_comb \imem~45 (
// Equation(s):
// \imem~45_combout  = ( PC[2] & ( \PC[5]~DUPLICATE_q  & ( (!PC[4] & ((!\PC[3]~DUPLICATE_q ) # ((\PC[6]~DUPLICATE_q  & PC[7])))) # (PC[4] & (\PC[6]~DUPLICATE_q  & ((!PC[7])))) ) ) ) # ( !PC[2] & ( \PC[5]~DUPLICATE_q  & ( (!PC[4] & (!\PC[3]~DUPLICATE_q  & 
// (!\PC[6]~DUPLICATE_q  $ (!PC[7])))) # (PC[4] & ((!PC[7] & ((!\PC[3]~DUPLICATE_q ))) # (PC[7] & (!\PC[6]~DUPLICATE_q )))) ) ) ) # ( PC[2] & ( !\PC[5]~DUPLICATE_q  & ( (!\PC[6]~DUPLICATE_q  & (PC[4] & ((!PC[7]) # (\PC[3]~DUPLICATE_q )))) # 
// (\PC[6]~DUPLICATE_q  & ((!PC[4] & (!\PC[3]~DUPLICATE_q )) # (PC[4] & (\PC[3]~DUPLICATE_q  & !PC[7])))) ) ) ) # ( !PC[2] & ( !\PC[5]~DUPLICATE_q  & ( (!\PC[6]~DUPLICATE_q  & (PC[7] & (!PC[4] $ (!\PC[3]~DUPLICATE_q )))) # (\PC[6]~DUPLICATE_q  & (PC[4] & 
// (\PC[3]~DUPLICATE_q  & !PC[7]))) ) ) )

	.dataa(!\PC[6]~DUPLICATE_q ),
	.datab(!PC[4]),
	.datac(!\PC[3]~DUPLICATE_q ),
	.datad(!PC[7]),
	.datae(!PC[2]),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~45 .extended_lut = "off";
defparam \imem~45 .lut_mask = 64'h0128634270A2D1C4;
defparam \imem~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N12
cyclonev_lcell_comb \imem~44 (
// Equation(s):
// \imem~44_combout  = ( \PC[6]~DUPLICATE_q  & ( \PC[3]~DUPLICATE_q  & ( (!PC[7] & ((!\PC[4]~DUPLICATE_q  & ((!\PC[5]~DUPLICATE_q ) # (PC[2]))) # (\PC[4]~DUPLICATE_q  & (!PC[2])))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( \PC[3]~DUPLICATE_q  & ( 
// (!\PC[5]~DUPLICATE_q ) # ((!PC[7] & ((!\PC[4]~DUPLICATE_q ) # (PC[2])))) ) ) ) # ( \PC[6]~DUPLICATE_q  & ( !\PC[3]~DUPLICATE_q  & ( (!PC[7] & (((!\PC[4]~DUPLICATE_q  & \PC[5]~DUPLICATE_q )) # (PC[2]))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( 
// !\PC[3]~DUPLICATE_q  & ( (!\PC[4]~DUPLICATE_q  & ((!\PC[5]~DUPLICATE_q ) # ((PC[7] & !PC[2])))) # (\PC[4]~DUPLICATE_q  & ((!\PC[5]~DUPLICATE_q  & ((!PC[2]))) # (\PC[5]~DUPLICATE_q  & (!PC[7])))) ) ) )

	.dataa(!PC[7]),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!PC[2]),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!\PC[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~44 .extended_lut = "off";
defparam \imem~44 .lut_mask = 64'hFC620A8AFF8AA828;
defparam \imem~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N42
cyclonev_lcell_comb \imem~46 (
// Equation(s):
// \imem~46_combout  = ( \imem~12_combout  & ( \imem~44_combout  & ( (!\imem~45_combout ) # (PC[9]) ) ) ) # ( \imem~12_combout  & ( !\imem~44_combout  & ( (!PC[9] & !\imem~45_combout ) ) ) )

	.dataa(!PC[9]),
	.datab(gnd),
	.datac(!\imem~45_combout ),
	.datad(gnd),
	.datae(!\imem~12_combout ),
	.dataf(!\imem~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~46 .extended_lut = "off";
defparam \imem~46 .lut_mask = 64'h0000A0A00000F5F5;
defparam \imem~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N44
dffeas \IR[9]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~46_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IR[9]~DUPLICATE .is_wysiwyg = "true";
defparam \IR[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N48
cyclonev_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = ( \IR[9]~DUPLICATE_q  & ( (\IR[11]~DUPLICATE_q  & (IR[14] & IR[10])) ) )

	.dataa(gnd),
	.datab(!\IR[11]~DUPLICATE_q ),
	.datac(!IR[14]),
	.datad(!IR[10]),
	.datae(gnd),
	.dataf(!\IR[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~0 .extended_lut = "off";
defparam \Equal1~0 .lut_mask = 64'h0000000000030003;
defparam \Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N39
cyclonev_lcell_comb \Equal1~3 (
// Equation(s):
// \Equal1~3_combout  = ( \Equal1~0_combout  & ( (\Equal1~2_combout  & (!IR[17] & (!\IR[21]~DUPLICATE_q  & \Equal1~1_combout ))) ) )

	.dataa(!\Equal1~2_combout ),
	.datab(!IR[17]),
	.datac(!\IR[21]~DUPLICATE_q ),
	.datad(!\Equal1~1_combout ),
	.datae(gnd),
	.dataf(!\Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~3 .extended_lut = "off";
defparam \Equal1~3 .lut_mask = 64'h0000000000400040;
defparam \Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N24
cyclonev_lcell_comb \memin[4]~1 (
// Equation(s):
// \memin[4]~1_combout  = ( \Equal1~3_combout  & ( (\Decoder3~0_combout  & ((IR[13]) # (IR[15]))) ) ) # ( !\Equal1~3_combout  & ( \Decoder3~0_combout  ) )

	.dataa(!IR[15]),
	.datab(gnd),
	.datac(!\Decoder3~0_combout ),
	.datad(!IR[13]),
	.datae(gnd),
	.dataf(!\Equal1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[4]~1 .extended_lut = "off";
defparam \memin[4]~1 .lut_mask = 64'h0F0F0F0F050F050F;
defparam \memin[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N18
cyclonev_lcell_comb \IR[25]~feeder (
// Equation(s):
// \IR[25]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR[25]~feeder .extended_lut = "off";
defparam \IR[25]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \IR[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N19
dffeas \IR[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\IR[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[25]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[25] .is_wysiwyg = "true";
defparam \IR[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N36
cyclonev_lcell_comb \Selector46~0 (
// Equation(s):
// \Selector46~0_combout  = ( IR[25] & ( IR[27] & ( (IR[28] & (!IR[23] & (!IR[29] & IR[26]))) ) ) )

	.dataa(!IR[28]),
	.datab(!IR[23]),
	.datac(!IR[29]),
	.datad(!IR[26]),
	.datae(!IR[25]),
	.dataf(!IR[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~0 .extended_lut = "off";
defparam \Selector46~0 .lut_mask = 64'h0000000000000040;
defparam \Selector46~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N6
cyclonev_lcell_comb \Selector56~0 (
// Equation(s):
// \Selector56~0_combout  = ( \Selector46~0_combout  & ( IR[31] & ( \IR[30]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IR[30]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\Selector46~0_combout ),
	.dataf(!IR[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~0 .extended_lut = "off";
defparam \Selector56~0 .lut_mask = 64'h0000000000000F0F;
defparam \Selector56~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N58
dffeas \IR[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~51_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[22]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[22] .is_wysiwyg = "true";
defparam \IR[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y17_N10
dffeas \IR[18]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~68_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IR[18]~DUPLICATE .is_wysiwyg = "true";
defparam \IR[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N52
dffeas \IR[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~64_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[19]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[19] .is_wysiwyg = "true";
defparam \IR[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N9
cyclonev_lcell_comb \Selector44~1 (
// Equation(s):
// \Selector44~1_combout  = ( IR[19] & ( (!IR[20] & (!IR[22] & \IR[18]~DUPLICATE_q )) ) )

	.dataa(!IR[20]),
	.datab(gnd),
	.datac(!IR[22]),
	.datad(!\IR[18]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!IR[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~1 .extended_lut = "off";
defparam \Selector44~1 .lut_mask = 64'h0000000000A000A0;
defparam \Selector44~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N18
cyclonev_lcell_comb \Selector44~3 (
// Equation(s):
// \Selector44~3_combout  = ( \Selector44~1_combout  & ( !\IR[21]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IR[21]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector44~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~3 .extended_lut = "off";
defparam \Selector44~3 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Selector44~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y22_N40
dffeas \A[12]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[12]~87_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[12]~DUPLICATE .is_wysiwyg = "true";
defparam \A[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y21_N2
dffeas \B[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[12]~87_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[12]),
	.prn(vcc));
// synopsys translate_off
defparam \B[12] .is_wysiwyg = "true";
defparam \B[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N9
cyclonev_lcell_comb \Selector51~2 (
// Equation(s):
// \Selector51~2_combout  = ( IR[27] & ( (!\A[12]~DUPLICATE_q  & (B[12] & !IR[26])) # (\A[12]~DUPLICATE_q  & ((!IR[26]) # (B[12]))) ) ) # ( !IR[27] & ( (IR[26] & (!\A[12]~DUPLICATE_q  $ (!B[12]))) ) )

	.dataa(!\A[12]~DUPLICATE_q ),
	.datab(!B[12]),
	.datac(!IR[26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!IR[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector51~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector51~2 .extended_lut = "off";
defparam \Selector51~2 .lut_mask = 64'h0606060671717171;
defparam \Selector51~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y20_N1
dffeas \IR[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~108_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[30]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[30] .is_wysiwyg = "true";
defparam \IR[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N3
cyclonev_lcell_comb \Selector44~4 (
// Equation(s):
// \Selector44~4_combout  = ( \IR[18]~DUPLICATE_q  & ( (!\IR[22]~DUPLICATE_q  & (IR[19] & (!IR[20] & \IR[21]~DUPLICATE_q ))) ) )

	.dataa(!\IR[22]~DUPLICATE_q ),
	.datab(!IR[19]),
	.datac(!IR[20]),
	.datad(!\IR[21]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\IR[18]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~4 .extended_lut = "off";
defparam \Selector44~4 .lut_mask = 64'h0000000000200020;
defparam \Selector44~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N12
cyclonev_lcell_comb \Selector46~4 (
// Equation(s):
// \Selector46~4_combout  = ( \Selector46~0_combout  & ( (IR[30] & \Selector44~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!IR[30]),
	.datad(!\Selector44~4_combout ),
	.datae(gnd),
	.dataf(!\Selector46~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~4 .extended_lut = "off";
defparam \Selector46~4 .lut_mask = 64'h00000000000F000F;
defparam \Selector46~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y22_N44
dffeas \A[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[11]~85_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[11]),
	.prn(vcc));
// synopsys translate_off
defparam \A[11] .is_wysiwyg = "true";
defparam \A[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N24
cyclonev_lcell_comb \Selector52~2 (
// Equation(s):
// \Selector52~2_combout  = ( B[11] & ( !IR[27] $ (((!IR[26]) # (A[11]))) ) ) # ( !B[11] & ( (A[11] & (!IR[27] $ (!IR[26]))) ) )

	.dataa(!IR[27]),
	.datab(!IR[26]),
	.datac(gnd),
	.datad(!A[11]),
	.datae(gnd),
	.dataf(!B[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~2 .extended_lut = "off";
defparam \Selector52~2 .lut_mask = 64'h0066006666556655;
defparam \Selector52~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N30
cyclonev_lcell_comb \Add2~105 (
// Equation(s):
// \Add2~105_sumout  = SUM(( \B[10]~DUPLICATE_q  ) + ( \A[10]~DUPLICATE_q  ) + ( \Add2~102  ))
// \Add2~106  = CARRY(( \B[10]~DUPLICATE_q  ) + ( \A[10]~DUPLICATE_q  ) + ( \Add2~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[10]~DUPLICATE_q ),
	.datad(!\B[10]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~105_sumout ),
	.cout(\Add2~106 ),
	.shareout());
// synopsys translate_off
defparam \Add2~105 .extended_lut = "off";
defparam \Add2~105 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N33
cyclonev_lcell_comb \Add2~109 (
// Equation(s):
// \Add2~109_sumout  = SUM(( A[11] ) + ( B[11] ) + ( \Add2~106  ))
// \Add2~110  = CARRY(( A[11] ) + ( B[11] ) + ( \Add2~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[11]),
	.datad(!A[11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~109_sumout ),
	.cout(\Add2~110 ),
	.shareout());
// synopsys translate_off
defparam \Add2~109 .extended_lut = "off";
defparam \Add2~109 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N15
cyclonev_lcell_comb \Selector52~3 (
// Equation(s):
// \Selector52~3_combout  = ( \Add2~109_sumout  & ( (!\Selector46~4_combout  & (\Selector32~3_combout  & ((!\Selector32~0_combout ) # (!\Selector52~2_combout )))) ) ) # ( !\Add2~109_sumout  & ( (!\Selector32~0_combout ) # (!\Selector52~2_combout ) ) )

	.dataa(!\Selector32~0_combout ),
	.datab(!\Selector52~2_combout ),
	.datac(!\Selector46~4_combout ),
	.datad(!\Selector32~3_combout ),
	.datae(gnd),
	.dataf(!\Add2~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~3 .extended_lut = "off";
defparam \Selector52~3 .lut_mask = 64'hEEEEEEEE00E000E0;
defparam \Selector52~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N4
dffeas \IR[10]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~43_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IR[10]~DUPLICATE .is_wysiwyg = "true";
defparam \IR[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N3
cyclonev_lcell_comb \ShOff~0 (
// Equation(s):
// \ShOff~0_combout  = ( state[4] & ( (!state[0] & (!state[3] & (!\state[2]~DUPLICATE_q  & !state[1]))) ) ) # ( !state[4] & ( (!state[0] & (state[3] & (!\state[2]~DUPLICATE_q  & state[1]))) ) )

	.dataa(!state[0]),
	.datab(!state[3]),
	.datac(!\state[2]~DUPLICATE_q ),
	.datad(!state[1]),
	.datae(gnd),
	.dataf(!state[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShOff~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShOff~0 .extended_lut = "off";
defparam \ShOff~0 .lut_mask = 64'h0020002080008000;
defparam \ShOff~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N36
cyclonev_lcell_comb \DrPC~0 (
// Equation(s):
// \DrPC~0_combout  = ( !state[4] & ( (state[3] & ((!state[0] & (!\state[2]~DUPLICATE_q  & !state[1])) # (state[0] & (\state[2]~DUPLICATE_q  & state[1])))) ) )

	.dataa(!state[0]),
	.datab(!\state[2]~DUPLICATE_q ),
	.datac(!state[1]),
	.datad(!state[3]),
	.datae(gnd),
	.dataf(!state[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DrPC~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DrPC~0 .extended_lut = "off";
defparam \DrPC~0 .lut_mask = 64'h0081008100000000;
defparam \DrPC~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N12
cyclonev_lcell_comb \memin[2]~57 (
// Equation(s):
// \memin[2]~57_combout  = ( \DrPC~0_combout  & ( PC[2] ) ) # ( !\DrPC~0_combout  & ( PC[2] & ( (!\IR[10]~DUPLICATE_q  & (((IR[8] & \ShOff~0_combout )) # (\WideOr21~0_combout ))) # (\IR[10]~DUPLICATE_q  & (IR[8] & ((\ShOff~0_combout )))) ) ) ) # ( 
// \DrPC~0_combout  & ( !PC[2] & ( (!\IR[10]~DUPLICATE_q  & (((IR[8] & \ShOff~0_combout )) # (\WideOr21~0_combout ))) # (\IR[10]~DUPLICATE_q  & (IR[8] & ((\ShOff~0_combout )))) ) ) ) # ( !\DrPC~0_combout  & ( !PC[2] & ( (!\IR[10]~DUPLICATE_q  & (((IR[8] & 
// \ShOff~0_combout )) # (\WideOr21~0_combout ))) # (\IR[10]~DUPLICATE_q  & (IR[8] & ((\ShOff~0_combout )))) ) ) )

	.dataa(!\IR[10]~DUPLICATE_q ),
	.datab(!IR[8]),
	.datac(!\WideOr21~0_combout ),
	.datad(!\ShOff~0_combout ),
	.datae(!\DrPC~0_combout ),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[2]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[2]~57 .extended_lut = "off";
defparam \memin[2]~57 .lut_mask = 64'h0A3B0A3B0A3BFFFF;
defparam \memin[2]~57 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N42
cyclonev_lcell_comb \dmem_rtl_0_bypass[33]~1 (
// Equation(s):
// \dmem_rtl_0_bypass[33]~1_combout  = ( !\memin[2]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[2]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[33]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[33]~1 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[33]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[33]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y20_N44
dffeas \dmem_rtl_0_bypass[33] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[33]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[33]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N9
cyclonev_lcell_comb \dmem_rtl_0_bypass[34]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[34]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[34]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[34]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[34]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y20_N10
dffeas \dmem_rtl_0_bypass[34] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[34]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N36
cyclonev_lcell_comb \dmem~0feeder (
// Equation(s):
// \dmem~0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~0feeder .extended_lut = "off";
defparam \dmem~0feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem~0feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N54
cyclonev_lcell_comb \LdMAR~0 (
// Equation(s):
// \LdMAR~0_combout  = ( !\state[0]~DUPLICATE_q  & ( (!state[1] & (state[4] & (!\state[3]~DUPLICATE_q  $ (!\state[2]~DUPLICATE_q )))) ) )

	.dataa(!\state[3]~DUPLICATE_q ),
	.datab(!state[1]),
	.datac(!state[4]),
	.datad(!\state[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\state[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LdMAR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LdMAR~0 .extended_lut = "off";
defparam \LdMAR~0 .lut_mask = 64'h0408040800000000;
defparam \LdMAR~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y16_N38
dffeas \dmem~0 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~0feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~0 .is_wysiwyg = "true";
defparam \dmem~0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N12
cyclonev_lcell_comb \dmem~74 (
// Equation(s):
// \dmem~74_combout  = ( !\memin[2]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[2]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~74 .extended_lut = "off";
defparam \dmem~74 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem~74 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N18
cyclonev_lcell_comb \WideOr23~1 (
// Equation(s):
// \WideOr23~1_combout  = ( !\state[3]~DUPLICATE_q  & ( (!state[1] & (\state[0]~DUPLICATE_q  & state[2])) ) )

	.dataa(gnd),
	.datab(!state[1]),
	.datac(!\state[0]~DUPLICATE_q ),
	.datad(!state[2]),
	.datae(gnd),
	.dataf(!\state[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr23~1 .extended_lut = "off";
defparam \WideOr23~1 .lut_mask = 64'h000C000C00000000;
defparam \WideOr23~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y22_N13
dffeas \A[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~97_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[15]),
	.prn(vcc));
// synopsys translate_off
defparam \A[15] .is_wysiwyg = "true";
defparam \A[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N56
dffeas \B[15]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~97_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[15]~DUPLICATE .is_wysiwyg = "true";
defparam \B[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N21
cyclonev_lcell_comb \dmem_rtl_0_bypass[58]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[58]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[58]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[58]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[58]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[58]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N23
dffeas \dmem_rtl_0_bypass[58] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[58]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[58] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[58] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N9
cyclonev_lcell_comb \dmem_rtl_0_bypass[57]~9 (
// Equation(s):
// \dmem_rtl_0_bypass[57]~9_combout  = !\memin[14]~93_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\memin[14]~93_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[57]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[57]~9 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[57]~9 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \dmem_rtl_0_bypass[57]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N11
dffeas \dmem_rtl_0_bypass[57] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[57]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[57]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[57] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[57] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N15
cyclonev_lcell_comb \dmem~82 (
// Equation(s):
// \dmem~82_combout  = !\memin[14]~93_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\memin[14]~93_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~82 .extended_lut = "off";
defparam \dmem~82 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \dmem~82 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y16_N16
dffeas \dmem~15 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~15 .is_wysiwyg = "true";
defparam \dmem~15 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N18
cyclonev_lcell_comb \imem~15 (
// Equation(s):
// \imem~15_combout  = ( PC[4] & ( PC[7] & ( (!PC[2] & ((!\PC[3]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  $ (\PC[6]~DUPLICATE_q ))) # (\PC[3]~DUPLICATE_q  & (\PC[5]~DUPLICATE_q  & !\PC[6]~DUPLICATE_q )))) ) ) ) # ( !PC[4] & ( PC[7] & ( (!PC[2] & 
// (!\PC[3]~DUPLICATE_q  & (\PC[5]~DUPLICATE_q  & \PC[6]~DUPLICATE_q ))) ) ) ) # ( PC[4] & ( !PC[7] & ( (!\PC[3]~DUPLICATE_q  & (\PC[5]~DUPLICATE_q  & ((!\PC[6]~DUPLICATE_q ) # (PC[2])))) # (\PC[3]~DUPLICATE_q  & (!PC[2] $ (((!\PC[5]~DUPLICATE_q  & 
// \PC[6]~DUPLICATE_q ))))) ) ) ) # ( !PC[4] & ( !PC[7] & ( (!\PC[3]~DUPLICATE_q  & (((PC[2] & !\PC[6]~DUPLICATE_q )) # (\PC[5]~DUPLICATE_q ))) # (\PC[3]~DUPLICATE_q  & (((\PC[6]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[2]),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!\PC[6]~DUPLICATE_q ),
	.datae(!PC[4]),
	.dataf(!PC[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~15 .extended_lut = "off";
defparam \imem~15 .lut_mask = 64'h4C3F2E1600088208;
defparam \imem~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N0
cyclonev_lcell_comb \imem~14 (
// Equation(s):
// \imem~14_combout  = ( \PC[6]~DUPLICATE_q  & ( \PC[3]~DUPLICATE_q  & ( ((\PC[4]~DUPLICATE_q  & (PC[2] & !\PC[5]~DUPLICATE_q ))) # (PC[7]) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( \PC[3]~DUPLICATE_q  & ( (!\PC[4]~DUPLICATE_q  & ((!PC[2] & ((\PC[5]~DUPLICATE_q ))) 
// # (PC[2] & (PC[7])))) # (\PC[4]~DUPLICATE_q  & (!PC[7] $ (((!PC[2]) # (\PC[5]~DUPLICATE_q ))))) ) ) ) # ( \PC[6]~DUPLICATE_q  & ( !\PC[3]~DUPLICATE_q  & ( ((!PC[2] & (!\PC[4]~DUPLICATE_q  $ (!\PC[5]~DUPLICATE_q )))) # (PC[7]) ) ) ) # ( !\PC[6]~DUPLICATE_q 
//  & ( !\PC[3]~DUPLICATE_q  & ( (PC[7] & ((!\PC[4]~DUPLICATE_q  & (PC[2] & \PC[5]~DUPLICATE_q )) # (\PC[4]~DUPLICATE_q  & ((\PC[5]~DUPLICATE_q ) # (PC[2]))))) ) ) )

	.dataa(!PC[7]),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!PC[2]),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!\PC[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~14 .extended_lut = "off";
defparam \imem~14 .lut_mask = 64'h011575D516D55755;
defparam \imem~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N27
cyclonev_lcell_comb \imem~16 (
// Equation(s):
// \imem~16_combout  = ( \imem~14_combout  & ( (!PC[9] & (!\imem~15_combout  & \imem~12_combout )) ) ) # ( !\imem~14_combout  & ( (\imem~12_combout  & ((!\imem~15_combout ) # (PC[9]))) ) )

	.dataa(!PC[9]),
	.datab(gnd),
	.datac(!\imem~15_combout ),
	.datad(!\imem~12_combout ),
	.datae(gnd),
	.dataf(!\imem~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~16 .extended_lut = "off";
defparam \imem~16 .lut_mask = 64'h00F500F500A000A0;
defparam \imem~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N28
dffeas \IR[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~16_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[3]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[3] .is_wysiwyg = "true";
defparam \IR[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N16
dffeas \IR[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~40_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[11]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[11] .is_wysiwyg = "true";
defparam \IR[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N3
cyclonev_lcell_comb \imem~84 (
// Equation(s):
// \imem~84_combout  = ( \PC[4]~DUPLICATE_q  & ( ((!PC[2] & \PC[3]~DUPLICATE_q )) # (\PC[5]~DUPLICATE_q ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( (\PC[5]~DUPLICATE_q  & ((\PC[3]~DUPLICATE_q ) # (PC[2]))) ) )

	.dataa(!PC[2]),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~84 .extended_lut = "off";
defparam \imem~84 .lut_mask = 64'h070707072F2F2F2F;
defparam \imem~84 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N24
cyclonev_lcell_comb \imem~118 (
// Equation(s):
// \imem~118_combout  = ( !PC[9] & ( \PC[4]~DUPLICATE_q  & ( (!\PC[5]~DUPLICATE_q  & (\PC[3]~DUPLICATE_q  & (PC[2] & !\PC[6]~DUPLICATE_q ))) # (\PC[5]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q  & (!PC[2] & \PC[6]~DUPLICATE_q ))) ) ) ) # ( PC[9] & ( 
// !\PC[4]~DUPLICATE_q  & ( (\PC[5]~DUPLICATE_q  & (\PC[3]~DUPLICATE_q  & (!PC[2] & !\PC[6]~DUPLICATE_q ))) ) ) ) # ( !PC[9] & ( !\PC[4]~DUPLICATE_q  & ( (\PC[5]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q  & PC[2])) ) ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!PC[2]),
	.datad(!\PC[6]~DUPLICATE_q ),
	.datae(!PC[9]),
	.dataf(!\PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~118 .extended_lut = "off";
defparam \imem~118 .lut_mask = 64'h0404100002400000;
defparam \imem~118 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N0
cyclonev_lcell_comb \imem~120 (
// Equation(s):
// \imem~120_combout  = ( !PC[2] & ( (!\PC[3]~DUPLICATE_q  & (\PC[5]~DUPLICATE_q  & \PC[6]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!\PC[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~120 .extended_lut = "off";
defparam \imem~120 .lut_mask = 64'h000C000C00000000;
defparam \imem~120 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N6
cyclonev_lcell_comb \imem~85 (
// Equation(s):
// \imem~85_combout  = ( \imem~12_combout  & ( \PC[4]~DUPLICATE_q  & ( (!\imem~120_combout ) # (!PC[7]) ) ) ) # ( \imem~12_combout  & ( !\PC[4]~DUPLICATE_q  & ( (!\imem~120_combout ) # (!PC[9]) ) ) )

	.dataa(!\imem~120_combout ),
	.datab(!PC[7]),
	.datac(!PC[9]),
	.datad(gnd),
	.datae(!\imem~12_combout ),
	.dataf(!\PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~85 .extended_lut = "off";
defparam \imem~85 .lut_mask = 64'h0000FAFA0000EEEE;
defparam \imem~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N36
cyclonev_lcell_comb \imem~86 (
// Equation(s):
// \imem~86_combout  = ( \imem~118_combout  & ( \imem~85_combout  & ( (PC[7] & ((!PC[9]) # ((!\imem~84_combout  & !\PC[6]~DUPLICATE_q )))) ) ) ) # ( !\imem~118_combout  & ( \imem~85_combout  & ( (!PC[9]) # ((!PC[7]) # ((!\imem~84_combout  & 
// !\PC[6]~DUPLICATE_q ))) ) ) )

	.dataa(!PC[9]),
	.datab(!\imem~84_combout ),
	.datac(!PC[7]),
	.datad(!\PC[6]~DUPLICATE_q ),
	.datae(!\imem~118_combout ),
	.dataf(!\imem~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~86 .extended_lut = "off";
defparam \imem~86 .lut_mask = 64'h00000000FEFA0E0A;
defparam \imem~86 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N37
dffeas \IR[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~86_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[7]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[7] .is_wysiwyg = "true";
defparam \IR[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N48
cyclonev_lcell_comb \Selector69~0 (
// Equation(s):
// \Selector69~0_combout  = ( !\state[1]~DUPLICATE_q  & ( \state[3]~DUPLICATE_q  & ( (!\state[2]~DUPLICATE_q  & (!IR[3])) # (\state[2]~DUPLICATE_q  & ((!IR[7]))) ) ) ) # ( \state[1]~DUPLICATE_q  & ( !\state[3]~DUPLICATE_q  & ( (!IR[7] & 
// !\state[2]~DUPLICATE_q ) ) ) ) # ( !\state[1]~DUPLICATE_q  & ( !\state[3]~DUPLICATE_q  & ( (!IR[11] & \state[2]~DUPLICATE_q ) ) ) )

	.dataa(!IR[3]),
	.datab(!IR[11]),
	.datac(!IR[7]),
	.datad(!\state[2]~DUPLICATE_q ),
	.datae(!\state[1]~DUPLICATE_q ),
	.dataf(!\state[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector69~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector69~0 .extended_lut = "off";
defparam \Selector69~0 .lut_mask = 64'h00CCF000AAF00000;
defparam \Selector69~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N15
cyclonev_lcell_comb \Selector69~2 (
// Equation(s):
// \Selector69~2_combout  = ( !\state[1]~DUPLICATE_q  & ( IR[3] & ( (!IR[7] & (!\state[2]~DUPLICATE_q  $ (!\state[3]~DUPLICATE_q ))) ) ) ) # ( \state[1]~DUPLICATE_q  & ( !IR[3] & ( !\state[3]~DUPLICATE_q  ) ) ) # ( !\state[1]~DUPLICATE_q  & ( !IR[3] & ( 
// (!\state[2]~DUPLICATE_q  & (\state[3]~DUPLICATE_q  & !IR[7])) # (\state[2]~DUPLICATE_q  & ((!IR[7]) # (\state[3]~DUPLICATE_q ))) ) ) )

	.dataa(gnd),
	.datab(!\state[2]~DUPLICATE_q ),
	.datac(!\state[3]~DUPLICATE_q ),
	.datad(!IR[7]),
	.datae(!\state[1]~DUPLICATE_q ),
	.dataf(!IR[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector69~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector69~2 .extended_lut = "off";
defparam \Selector69~2 .lut_mask = 64'h3F03F0F03C000000;
defparam \Selector69~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N3
cyclonev_lcell_comb \Selector69~3 (
// Equation(s):
// \Selector69~3_combout  = ( \state[2]~DUPLICATE_q  & ( !IR[3] & ( (!\state[3]~DUPLICATE_q  & !\state[1]~DUPLICATE_q ) ) ) ) # ( !\state[2]~DUPLICATE_q  & ( !IR[3] & ( (\state[3]~DUPLICATE_q  & !\state[1]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\state[3]~DUPLICATE_q ),
	.datad(!\state[1]~DUPLICATE_q ),
	.datae(!\state[2]~DUPLICATE_q ),
	.dataf(!IR[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector69~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector69~3 .extended_lut = "off";
defparam \Selector69~3 .lut_mask = 64'h0F00F00000000000;
defparam \Selector69~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N33
cyclonev_lcell_comb \Selector69~1 (
// Equation(s):
// \Selector69~1_combout  = ( !IR[7] & ( (!\state[3]~DUPLICATE_q  & \state[1]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\state[3]~DUPLICATE_q ),
	.datad(!\state[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!IR[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector69~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector69~1 .extended_lut = "off";
defparam \Selector69~1 .lut_mask = 64'h00F000F000000000;
defparam \Selector69~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N18
cyclonev_lcell_comb \Selector69~4 (
// Equation(s):
// \Selector69~4_combout  = ( \Selector69~3_combout  & ( \Selector69~1_combout  & ( ((!\state[0]~DUPLICATE_q  & (\Selector69~0_combout )) # (\state[0]~DUPLICATE_q  & ((\Selector69~2_combout )))) # (state[4]) ) ) ) # ( !\Selector69~3_combout  & ( 
// \Selector69~1_combout  & ( (!\state[0]~DUPLICATE_q  & (((\Selector69~0_combout )) # (state[4]))) # (\state[0]~DUPLICATE_q  & (!state[4] & ((\Selector69~2_combout )))) ) ) ) # ( \Selector69~3_combout  & ( !\Selector69~1_combout  & ( (!\state[0]~DUPLICATE_q 
//  & (!state[4] & (\Selector69~0_combout ))) # (\state[0]~DUPLICATE_q  & (((\Selector69~2_combout )) # (state[4]))) ) ) ) # ( !\Selector69~3_combout  & ( !\Selector69~1_combout  & ( (!state[4] & ((!\state[0]~DUPLICATE_q  & (\Selector69~0_combout )) # 
// (\state[0]~DUPLICATE_q  & ((\Selector69~2_combout ))))) ) ) )

	.dataa(!\state[0]~DUPLICATE_q ),
	.datab(!state[4]),
	.datac(!\Selector69~0_combout ),
	.datad(!\Selector69~2_combout ),
	.datae(!\Selector69~3_combout ),
	.dataf(!\Selector69~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector69~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector69~4 .extended_lut = "off";
defparam \Selector69~4 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \Selector69~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N48
cyclonev_lcell_comb \always2~0 (
// Equation(s):
// \always2~0_combout  = ( state[4] & ( state[3] & ( (!\state[1]~DUPLICATE_q  & (\state[0]~DUPLICATE_q  & !\state[2]~DUPLICATE_q )) ) ) ) # ( !state[4] & ( state[3] & ( (!\state[1]~DUPLICATE_q  & (!\state[0]~DUPLICATE_q  & !\state[2]~DUPLICATE_q )) ) ) ) # ( 
// !state[4] & ( !state[3] & ( (\state[2]~DUPLICATE_q  & (!\state[1]~DUPLICATE_q  $ (\state[0]~DUPLICATE_q ))) ) ) )

	.dataa(gnd),
	.datab(!\state[1]~DUPLICATE_q ),
	.datac(!\state[0]~DUPLICATE_q ),
	.datad(!\state[2]~DUPLICATE_q ),
	.datae(!state[4]),
	.dataf(!state[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always2~0 .extended_lut = "off";
defparam \always2~0 .lut_mask = 64'h00C30000C0000C00;
defparam \always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N12
cyclonev_lcell_comb \imem~3 (
// Equation(s):
// \imem~3_combout  = ( PC[2] & ( \PC[5]~DUPLICATE_q  & ( ((!\PC[3]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q )) # (\PC[3]~DUPLICATE_q  & ((!\PC[6]~DUPLICATE_q )))) # (PC[9]) ) ) ) # ( !PC[2] & ( \PC[5]~DUPLICATE_q  & ( ((!\PC[6]~DUPLICATE_q  & 
// (!\PC[4]~DUPLICATE_q )) # (\PC[6]~DUPLICATE_q  & ((\PC[3]~DUPLICATE_q )))) # (PC[9]) ) ) ) # ( PC[2] & ( !\PC[5]~DUPLICATE_q  & ( (!\PC[3]~DUPLICATE_q ) # ((!\PC[4]~DUPLICATE_q  $ (!\PC[6]~DUPLICATE_q )) # (PC[9])) ) ) ) # ( !PC[2] & ( !\PC[5]~DUPLICATE_q 
//  & ( (!\PC[4]~DUPLICATE_q  $ (((!\PC[3]~DUPLICATE_q  & \PC[6]~DUPLICATE_q )))) # (PC[9]) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!PC[9]),
	.datad(!\PC[6]~DUPLICATE_q ),
	.datae(!PC[2]),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~3 .extended_lut = "off";
defparam \imem~3 .lut_mask = 64'hAF6FDFEFAF3FBF8F;
defparam \imem~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y16_N30
cyclonev_lcell_comb \imem~1 (
// Equation(s):
// \imem~1_combout  = ( PC[2] & ( \PC[6]~DUPLICATE_q  & ( ((!\PC[4]~DUPLICATE_q  & ((!\PC[5]~DUPLICATE_q ))) # (\PC[4]~DUPLICATE_q  & (\PC[3]~DUPLICATE_q ))) # (PC[9]) ) ) ) # ( !PC[2] & ( \PC[6]~DUPLICATE_q  & ( (!\PC[5]~DUPLICATE_q  $ 
// (((!\PC[4]~DUPLICATE_q  & !\PC[3]~DUPLICATE_q )))) # (PC[9]) ) ) ) # ( PC[2] & ( !\PC[6]~DUPLICATE_q  & ( ((!\PC[4]~DUPLICATE_q  & (\PC[3]~DUPLICATE_q  & !\PC[5]~DUPLICATE_q )) # (\PC[4]~DUPLICATE_q  & ((!\PC[5]~DUPLICATE_q ) # (\PC[3]~DUPLICATE_q )))) # 
// (PC[9]) ) ) ) # ( !PC[2] & ( !\PC[6]~DUPLICATE_q  & ( ((\PC[5]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  $ (!\PC[3]~DUPLICATE_q )))) # (PC[9]) ) ) )

	.dataa(!PC[9]),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!\PC[3]~DUPLICATE_q ),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(!PC[2]),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~1 .extended_lut = "off";
defparam \imem~1 .lut_mask = 64'h557D7F577FD5DF57;
defparam \imem~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N12
cyclonev_lcell_comb \imem~2 (
// Equation(s):
// \imem~2_combout  = ( \PC[4]~DUPLICATE_q  & ( PC[2] & ( ((!PC[9]) # (\PC[5]~DUPLICATE_q )) # (\PC[6]~DUPLICATE_q ) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( PC[2] & ( ((!PC[9]) # (\PC[5]~DUPLICATE_q )) # (\PC[6]~DUPLICATE_q ) ) ) ) # ( \PC[4]~DUPLICATE_q  & ( 
// !PC[2] & ( ((!\PC[3]~DUPLICATE_q ) # ((!PC[9]) # (\PC[5]~DUPLICATE_q ))) # (\PC[6]~DUPLICATE_q ) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( !PC[2] & ( ((!PC[9]) # (!\PC[3]~DUPLICATE_q  $ (\PC[5]~DUPLICATE_q ))) # (\PC[6]~DUPLICATE_q ) ) ) )

	.dataa(!\PC[6]~DUPLICATE_q ),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!PC[9]),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~2 .extended_lut = "off";
defparam \imem~2 .lut_mask = 64'hFDF7FDFFF5FFF5FF;
defparam \imem~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y13_N48
cyclonev_lcell_comb \imem~0 (
// Equation(s):
// \imem~0_combout  = ( \PC[6]~DUPLICATE_q  & ( \PC[3]~DUPLICATE_q  & ( (!PC[9]) # (!\PC[5]~DUPLICATE_q  $ (((\PC[4]~DUPLICATE_q  & PC[2])))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( \PC[3]~DUPLICATE_q  & ( (!PC[9]) # ((\PC[4]~DUPLICATE_q  & (!PC[2] & 
// !\PC[5]~DUPLICATE_q ))) ) ) ) # ( \PC[6]~DUPLICATE_q  & ( !\PC[3]~DUPLICATE_q  & ( (!PC[9]) # (PC[2]) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( !\PC[3]~DUPLICATE_q  & ( (!PC[9]) # ((!\PC[4]~DUPLICATE_q ) # ((\PC[5]~DUPLICATE_q ) # (PC[2]))) ) ) )

	.dataa(!PC[9]),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!PC[2]),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!\PC[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~0 .extended_lut = "off";
defparam \imem~0 .lut_mask = 64'hEFFFAFAFBAAAFEAB;
defparam \imem~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y17_N30
cyclonev_lcell_comb \imem~125 (
// Equation(s):
// \imem~125_combout  = ( !PC[7] & ( ((!\imem~4_combout ) # ((!PC[8] & (\imem~1_combout )) # (PC[8] & ((\imem~0_combout ))))) ) ) # ( PC[7] & ( ((!\imem~4_combout ) # ((!PC[8] & (\imem~3_combout )) # (PC[8] & ((\imem~2_combout ))))) ) )

	.dataa(!\imem~3_combout ),
	.datab(!\imem~1_combout ),
	.datac(!\imem~2_combout ),
	.datad(!\imem~4_combout ),
	.datae(!PC[7]),
	.dataf(!PC[8]),
	.datag(!\imem~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~125 .extended_lut = "on";
defparam \imem~125 .lut_mask = 64'hFF33FF55FF0FFF0F;
defparam \imem~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N3
cyclonev_lcell_comb \IR[0]~0 (
// Equation(s):
// \IR[0]~0_combout  = ( !\imem~125_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~125_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR[0]~0 .extended_lut = "off";
defparam \IR[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \IR[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y17_N5
dffeas \IR[0]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\IR[0]~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IR[0]~DUPLICATE .is_wysiwyg = "true";
defparam \IR[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N0
cyclonev_lcell_comb \imem~69 (
// Equation(s):
// \imem~69_combout  = ( PC[3] & ( PC[4] & ( (!\PC[5]~DUPLICATE_q  & (!PC[2] & (!\PC[6]~DUPLICATE_q  $ (!PC[7])))) # (\PC[5]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  & (!PC[7]))) ) ) ) # ( !PC[3] & ( PC[4] & ( (!\PC[6]~DUPLICATE_q  & ((!\PC[5]~DUPLICATE_q  & 
// (PC[7] & !PC[2])) # (\PC[5]~DUPLICATE_q  & (!PC[7])))) # (\PC[6]~DUPLICATE_q  & (((!PC[7] & PC[2])))) ) ) ) # ( PC[3] & ( !PC[4] & ( (!PC[7] & (((!\PC[6]~DUPLICATE_q ) # (PC[2])) # (\PC[5]~DUPLICATE_q ))) ) ) ) # ( !PC[3] & ( !PC[4] & ( 
// (!\PC[6]~DUPLICATE_q  & ((!\PC[5]~DUPLICATE_q  & ((PC[2]))) # (\PC[5]~DUPLICATE_q  & (!PC[7] & !PC[2])))) # (\PC[6]~DUPLICATE_q  & (((!PC[7])))) ) ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!PC[7]),
	.datad(!PC[2]),
	.datae(!PC[3]),
	.dataf(!PC[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~69 .extended_lut = "off";
defparam \imem~69 .lut_mask = 64'h70B8D0F048706840;
defparam \imem~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y19_N20
dffeas \PC[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[6] .is_wysiwyg = "true";
defparam \PC[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N2
dffeas \PC[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[5] .is_wysiwyg = "true";
defparam \PC[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N3
cyclonev_lcell_comb \imem~71 (
// Equation(s):
// \imem~71_combout  = ( PC[2] & ( (!PC[6] & (PC[3] & PC[5])) ) ) # ( !PC[2] & ( (!PC[6] & PC[5]) ) )

	.dataa(!PC[6]),
	.datab(gnd),
	.datac(!PC[3]),
	.datad(!PC[5]),
	.datae(gnd),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~71 .extended_lut = "off";
defparam \imem~71 .lut_mask = 64'h00AA00AA000A000A;
defparam \imem~71 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N30
cyclonev_lcell_comb \imem~72 (
// Equation(s):
// \imem~72_combout  = ( PC[2] & ( (!PC[5] & ((PC[3]))) # (PC[5] & (PC[6])) ) ) # ( !PC[2] & ( (PC[3] & (!PC[6] $ (PC[5]))) ) )

	.dataa(!PC[6]),
	.datab(!PC[3]),
	.datac(!PC[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~72 .extended_lut = "off";
defparam \imem~72 .lut_mask = 64'h2121212135353535;
defparam \imem~72 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N33
cyclonev_lcell_comb \imem~70 (
// Equation(s):
// \imem~70_combout  = ( PC[2] & ( (PC[6] & (PC[3] & PC[5])) ) ) # ( !PC[2] & ( (PC[6] & !PC[3]) ) )

	.dataa(!PC[6]),
	.datab(!PC[3]),
	.datac(gnd),
	.datad(!PC[5]),
	.datae(gnd),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~70 .extended_lut = "off";
defparam \imem~70 .lut_mask = 64'h4444444400110011;
defparam \imem~70 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N12
cyclonev_lcell_comb \imem~73 (
// Equation(s):
// \imem~73_combout  = ( !PC[9] & ( \imem~70_combout  & ( (!PC[4] & ((!PC[7] & (!\imem~71_combout )) # (PC[7] & ((!\imem~72_combout ))))) # (PC[4] & (((!PC[7])))) ) ) ) # ( !PC[9] & ( !\imem~70_combout  & ( ((!PC[7] & (!\imem~71_combout )) # (PC[7] & 
// ((!\imem~72_combout )))) # (PC[4]) ) ) )

	.dataa(!\imem~71_combout ),
	.datab(!\imem~72_combout ),
	.datac(!PC[4]),
	.datad(!PC[7]),
	.datae(!PC[9]),
	.dataf(!\imem~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~73 .extended_lut = "off";
defparam \imem~73 .lut_mask = 64'hAFCF0000AFC00000;
defparam \imem~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N24
cyclonev_lcell_comb \imem~74 (
// Equation(s):
// \imem~74_combout  = ( PC[9] & ( !\imem~73_combout  & ( (\imem~12_combout  & \imem~69_combout ) ) ) ) # ( !PC[9] & ( !\imem~73_combout  & ( \imem~12_combout  ) ) )

	.dataa(gnd),
	.datab(!\imem~12_combout ),
	.datac(!\imem~69_combout ),
	.datad(gnd),
	.datae(!PC[9]),
	.dataf(!\imem~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~74 .extended_lut = "off";
defparam \imem~74 .lut_mask = 64'h3333030300000000;
defparam \imem~74 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y19_N26
dffeas \IR[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~74_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[4]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[4] .is_wysiwyg = "true";
defparam \IR[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N48
cyclonev_lcell_comb \Selector72~2 (
// Equation(s):
// \Selector72~2_combout  = ( \state[1]~DUPLICATE_q  & ( (!\IR[0]~DUPLICATE_q  & !\state[3]~DUPLICATE_q ) ) ) # ( !\state[1]~DUPLICATE_q  & ( (!\state[2]~DUPLICATE_q  & (((IR[4] & \state[3]~DUPLICATE_q )))) # (\state[2]~DUPLICATE_q  & 
// ((!\state[3]~DUPLICATE_q  & ((IR[4]))) # (\state[3]~DUPLICATE_q  & (!\IR[0]~DUPLICATE_q )))) ) )

	.dataa(!\state[2]~DUPLICATE_q ),
	.datab(!\IR[0]~DUPLICATE_q ),
	.datac(!IR[4]),
	.datad(!\state[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\state[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector72~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector72~2 .extended_lut = "off";
defparam \Selector72~2 .lut_mask = 64'h054E054ECC00CC00;
defparam \Selector72~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N57
cyclonev_lcell_comb \Selector72~1 (
// Equation(s):
// \Selector72~1_combout  = ( IR[4] & ( (\state[1]~DUPLICATE_q  & !\state[3]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\state[1]~DUPLICATE_q ),
	.datad(!\state[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!IR[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector72~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector72~1 .extended_lut = "off";
defparam \Selector72~1 .lut_mask = 64'h000000000F000F00;
defparam \Selector72~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N0
cyclonev_lcell_comb \Selector72~0 (
// Equation(s):
// \Selector72~0_combout  = ( !\state[3]~DUPLICATE_q  & ( \state[1]~DUPLICATE_q  & ( (IR[4] & !\state[2]~DUPLICATE_q ) ) ) ) # ( \state[3]~DUPLICATE_q  & ( !\state[1]~DUPLICATE_q  & ( (!\state[2]~DUPLICATE_q  & ((!\IR[0]~DUPLICATE_q ))) # 
// (\state[2]~DUPLICATE_q  & (IR[4])) ) ) ) # ( !\state[3]~DUPLICATE_q  & ( !\state[1]~DUPLICATE_q  & ( (IR[8] & \state[2]~DUPLICATE_q ) ) ) )

	.dataa(!IR[4]),
	.datab(!IR[8]),
	.datac(!\state[2]~DUPLICATE_q ),
	.datad(!\IR[0]~DUPLICATE_q ),
	.datae(!\state[3]~DUPLICATE_q ),
	.dataf(!\state[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector72~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector72~0 .extended_lut = "off";
defparam \Selector72~0 .lut_mask = 64'h0303F50550500000;
defparam \Selector72~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N18
cyclonev_lcell_comb \Selector72~3 (
// Equation(s):
// \Selector72~3_combout  = ( !\state[1]~DUPLICATE_q  & ( (!\IR[0]~DUPLICATE_q  & (!\state[2]~DUPLICATE_q  $ (!\state[3]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\IR[0]~DUPLICATE_q ),
	.datac(!\state[2]~DUPLICATE_q ),
	.datad(!\state[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\state[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector72~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector72~3 .extended_lut = "off";
defparam \Selector72~3 .lut_mask = 64'h0CC00CC000000000;
defparam \Selector72~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N42
cyclonev_lcell_comb \Selector72~4 (
// Equation(s):
// \Selector72~4_combout  = ( \Selector72~0_combout  & ( \Selector72~3_combout  & ( (!state[4] & ((!\state[0]~DUPLICATE_q ) # ((\Selector72~2_combout )))) # (state[4] & (((\Selector72~1_combout )) # (\state[0]~DUPLICATE_q ))) ) ) ) # ( !\Selector72~0_combout 
//  & ( \Selector72~3_combout  & ( (!state[4] & (\state[0]~DUPLICATE_q  & (\Selector72~2_combout ))) # (state[4] & (((\Selector72~1_combout )) # (\state[0]~DUPLICATE_q ))) ) ) ) # ( \Selector72~0_combout  & ( !\Selector72~3_combout  & ( (!state[4] & 
// ((!\state[0]~DUPLICATE_q ) # ((\Selector72~2_combout )))) # (state[4] & (!\state[0]~DUPLICATE_q  & ((\Selector72~1_combout )))) ) ) ) # ( !\Selector72~0_combout  & ( !\Selector72~3_combout  & ( (!state[4] & (\state[0]~DUPLICATE_q  & (\Selector72~2_combout 
// ))) # (state[4] & (!\state[0]~DUPLICATE_q  & ((\Selector72~1_combout )))) ) ) )

	.dataa(!state[4]),
	.datab(!\state[0]~DUPLICATE_q ),
	.datac(!\Selector72~2_combout ),
	.datad(!\Selector72~1_combout ),
	.datae(!\Selector72~0_combout ),
	.dataf(!\Selector72~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector72~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector72~4 .extended_lut = "off";
defparam \Selector72~4 .lut_mask = 64'h02468ACE13579BDF;
defparam \Selector72~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N33
cyclonev_lcell_comb \imem~76 (
// Equation(s):
// \imem~76_combout  = ( \PC[6]~DUPLICATE_q  & ( \PC[5]~DUPLICATE_q  & ( (!\PC[3]~DUPLICATE_q  & (PC[7] & (!PC[4] $ (!PC[2])))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( \PC[5]~DUPLICATE_q  & ( (!PC[4] & (PC[7] & ((!\PC[3]~DUPLICATE_q ) # (!PC[2])))) ) ) ) # ( 
// \PC[6]~DUPLICATE_q  & ( !\PC[5]~DUPLICATE_q  & ( (!\PC[3]~DUPLICATE_q  & (!PC[4] & ((PC[2])))) # (\PC[3]~DUPLICATE_q  & (PC[4] & (!PC[7] & !PC[2]))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( !\PC[5]~DUPLICATE_q  & ( (!\PC[3]~DUPLICATE_q  & (PC[4] & (!PC[7] & 
// PC[2]))) # (\PC[3]~DUPLICATE_q  & (!PC[4] & (PC[7]))) ) ) )

	.dataa(!\PC[3]~DUPLICATE_q ),
	.datab(!PC[4]),
	.datac(!PC[7]),
	.datad(!PC[2]),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~76 .extended_lut = "off";
defparam \imem~76 .lut_mask = 64'h042410880C080208;
defparam \imem~76 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N18
cyclonev_lcell_comb \imem~75 (
// Equation(s):
// \imem~75_combout  = ( PC[7] & ( PC[2] & ( (!\PC[6]~DUPLICATE_q  & !\PC[5]~DUPLICATE_q ) ) ) ) # ( !PC[7] & ( PC[2] & ( (!PC[4] & (!\PC[5]~DUPLICATE_q  $ (((\PC[6]~DUPLICATE_q ) # (PC[3]))))) # (PC[4] & ((!PC[3]) # ((!\PC[5]~DUPLICATE_q ) # 
// (\PC[6]~DUPLICATE_q )))) ) ) ) # ( PC[7] & ( !PC[2] & ( (!PC[3] & (!\PC[6]~DUPLICATE_q  & (!PC[4] $ (!\PC[5]~DUPLICATE_q )))) ) ) ) # ( !PC[7] & ( !PC[2] & ( (!PC[3] & ((!\PC[5]~DUPLICATE_q ) # ((!\PC[6]~DUPLICATE_q  & PC[4])))) # (PC[3] & 
// (!\PC[5]~DUPLICATE_q  $ (((\PC[6]~DUPLICATE_q  & !PC[4]))))) ) ) )

	.dataa(!PC[3]),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!PC[4]),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(!PC[7]),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~75 .extended_lut = "off";
defparam \imem~75 .lut_mask = 64'hEF1808808F7BCC00;
defparam \imem~75 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N39
cyclonev_lcell_comb \imem~77 (
// Equation(s):
// \imem~77_combout  = ( \imem~75_combout  & ( (\imem~12_combout  & ((!\imem~76_combout ) # (PC[9]))) ) ) # ( !\imem~75_combout  & ( (!\imem~76_combout  & (\imem~12_combout  & !PC[9])) ) )

	.dataa(!\imem~76_combout ),
	.datab(gnd),
	.datac(!\imem~12_combout ),
	.datad(!PC[9]),
	.datae(gnd),
	.dataf(!\imem~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~77 .extended_lut = "off";
defparam \imem~77 .lut_mask = 64'h0A000A000A0F0A0F;
defparam \imem~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N32
dffeas \IR[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~77_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[5]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[5] .is_wysiwyg = "true";
defparam \IR[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N24
cyclonev_lcell_comb \Selector71~1 (
// Equation(s):
// \Selector71~1_combout  = ( !IR[5] & ( (!\state[3]~DUPLICATE_q  & \state[1]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\state[3]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\state[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!IR[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector71~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector71~1 .extended_lut = "off";
defparam \Selector71~1 .lut_mask = 64'h00CC00CC00000000;
defparam \Selector71~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N6
cyclonev_lcell_comb \imem~7 (
// Equation(s):
// \imem~7_combout  = ( !PC[9] & ( PC[2] & ( (!PC[8] & (((!PC[3] & PC[4])) # (PC[6]))) ) ) ) # ( !PC[9] & ( !PC[2] & ( (!PC[8] & ((!PC[6] & ((PC[4]))) # (PC[6] & (!PC[3])))) ) ) )

	.dataa(!PC[6]),
	.datab(!PC[3]),
	.datac(!PC[4]),
	.datad(!PC[8]),
	.datae(!PC[9]),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~7 .extended_lut = "off";
defparam \imem~7 .lut_mask = 64'h4E0000005D000000;
defparam \imem~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N48
cyclonev_lcell_comb \imem~6 (
// Equation(s):
// \imem~6_combout  = ( PC[9] & ( PC[4] & ( (PC[8] & ((!PC[3] $ (!PC[6])) # (PC[2]))) ) ) ) # ( !PC[9] & ( PC[4] & ( (!PC[2] & (!PC[3] & (!PC[6] & !PC[8]))) ) ) ) # ( PC[9] & ( !PC[4] & ( (PC[8] & ((!PC[2]) # (PC[3]))) ) ) ) # ( !PC[9] & ( !PC[4] & ( (!PC[8] 
// & ((!PC[2] & (!PC[3] & PC[6])) # (PC[2] & (PC[3] & !PC[6])))) ) ) )

	.dataa(!PC[2]),
	.datab(!PC[3]),
	.datac(!PC[6]),
	.datad(!PC[8]),
	.datae(!PC[9]),
	.dataf(!PC[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~6 .extended_lut = "off";
defparam \imem~6 .lut_mask = 64'h180000BB8000007D;
defparam \imem~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N54
cyclonev_lcell_comb \imem~5 (
// Equation(s):
// \imem~5_combout  = ( PC[9] & ( PC[2] & ( (!PC[6] & (PC[8] & (!PC[3] $ (!PC[4])))) ) ) ) # ( !PC[9] & ( PC[2] & ( (!PC[8] & ((!PC[6] & (!PC[3] & !PC[4])) # (PC[6] & (PC[3] & PC[4])))) ) ) ) # ( PC[9] & ( !PC[2] & ( (!PC[6] & (PC[8] & ((!PC[4]) # (PC[3])))) 
// ) ) ) # ( !PC[9] & ( !PC[2] & ( (!PC[8] & (((PC[4]) # (PC[3])) # (PC[6]))) ) ) )

	.dataa(!PC[6]),
	.datab(!PC[3]),
	.datac(!PC[4]),
	.datad(!PC[8]),
	.datae(!PC[9]),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~5 .extended_lut = "off";
defparam \imem~5 .lut_mask = 64'h7F0000A281000028;
defparam \imem~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N42
cyclonev_lcell_comb \imem~124 (
// Equation(s):
// \imem~124_combout  = ( PC[9] & ( PC[2] & ( (PC[3] & PC[8]) ) ) ) # ( !PC[9] & ( PC[2] & ( (!PC[8] & (!PC[6] $ (((PC[4]) # (PC[3]))))) ) ) ) # ( PC[9] & ( !PC[2] & ( (PC[8] & ((!PC[3]) # (!PC[4]))) ) ) ) # ( !PC[9] & ( !PC[2] & ( (!PC[8] & ((!PC[6] & 
// (!PC[3] & PC[4])) # (PC[6] & ((!PC[4]))))) ) ) )

	.dataa(!PC[6]),
	.datab(!PC[3]),
	.datac(!PC[4]),
	.datad(!PC[8]),
	.datae(!PC[9]),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~124 .extended_lut = "off";
defparam \imem~124 .lut_mask = 64'h580000FC95000033;
defparam \imem~124 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N36
cyclonev_lcell_comb \imem~8 (
// Equation(s):
// \imem~8_combout  = ( \imem~5_combout  & ( \imem~124_combout  & ( (!PC[5]) # ((!PC[7] & ((\imem~6_combout ))) # (PC[7] & (\imem~7_combout ))) ) ) ) # ( !\imem~5_combout  & ( \imem~124_combout  & ( (!PC[5] & (((!PC[7])))) # (PC[5] & ((!PC[7] & 
// ((\imem~6_combout ))) # (PC[7] & (\imem~7_combout )))) ) ) ) # ( \imem~5_combout  & ( !\imem~124_combout  & ( (!PC[5] & (((PC[7])))) # (PC[5] & ((!PC[7] & ((\imem~6_combout ))) # (PC[7] & (\imem~7_combout )))) ) ) ) # ( !\imem~5_combout  & ( 
// !\imem~124_combout  & ( (PC[5] & ((!PC[7] & ((\imem~6_combout ))) # (PC[7] & (\imem~7_combout )))) ) ) )

	.dataa(!PC[5]),
	.datab(!\imem~7_combout ),
	.datac(!\imem~6_combout ),
	.datad(!PC[7]),
	.datae(!\imem~5_combout ),
	.dataf(!\imem~124_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~8 .extended_lut = "off";
defparam \imem~8 .lut_mask = 64'h051105BBAF11AFBB;
defparam \imem~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N12
cyclonev_lcell_comb \imem~9 (
// Equation(s):
// \imem~9_combout  = ( \imem~8_combout  & ( \imem~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~9 .extended_lut = "off";
defparam \imem~9 .lut_mask = 64'h000000000F0F0F0F;
defparam \imem~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N14
dffeas \IR[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~9_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[1]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[1] .is_wysiwyg = "true";
defparam \IR[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N30
cyclonev_lcell_comb \Selector71~2 (
// Equation(s):
// \Selector71~2_combout  = ( IR[1] & ( (!\state[1]~DUPLICATE_q  & ((!\state[3]~DUPLICATE_q  & (\state[2]~DUPLICATE_q  & !IR[5])) # (\state[3]~DUPLICATE_q  & ((!IR[5]) # (\state[2]~DUPLICATE_q ))))) # (\state[1]~DUPLICATE_q  & (!\state[3]~DUPLICATE_q )) ) ) 
// # ( !IR[1] & ( (!\state[1]~DUPLICATE_q  & (!IR[5] & (!\state[3]~DUPLICATE_q  $ (!\state[2]~DUPLICATE_q )))) ) )

	.dataa(!\state[1]~DUPLICATE_q ),
	.datab(!\state[3]~DUPLICATE_q ),
	.datac(!\state[2]~DUPLICATE_q ),
	.datad(!IR[5]),
	.datae(gnd),
	.dataf(!IR[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector71~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector71~2 .extended_lut = "off";
defparam \Selector71~2 .lut_mask = 64'h280028006E466E46;
defparam \Selector71~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N27
cyclonev_lcell_comb \Selector71~3 (
// Equation(s):
// \Selector71~3_combout  = ( \state[2]~DUPLICATE_q  & ( (!\state[1]~DUPLICATE_q  & (!\state[3]~DUPLICATE_q  & IR[1])) ) ) # ( !\state[2]~DUPLICATE_q  & ( (!\state[1]~DUPLICATE_q  & (\state[3]~DUPLICATE_q  & IR[1])) ) )

	.dataa(!\state[1]~DUPLICATE_q ),
	.datab(!\state[3]~DUPLICATE_q ),
	.datac(!IR[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector71~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector71~3 .extended_lut = "off";
defparam \Selector71~3 .lut_mask = 64'h0202020208080808;
defparam \Selector71~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N43
dffeas \IR[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~46_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[9]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[9] .is_wysiwyg = "true";
defparam \IR[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N42
cyclonev_lcell_comb \Selector71~0 (
// Equation(s):
// \Selector71~0_combout  = ( !\state[1]~DUPLICATE_q  & ( \state[2]~DUPLICATE_q  & ( (!\state[3]~DUPLICATE_q  & ((!IR[9]))) # (\state[3]~DUPLICATE_q  & (!IR[5])) ) ) ) # ( \state[1]~DUPLICATE_q  & ( !\state[2]~DUPLICATE_q  & ( (!IR[5] & 
// !\state[3]~DUPLICATE_q ) ) ) ) # ( !\state[1]~DUPLICATE_q  & ( !\state[2]~DUPLICATE_q  & ( (\state[3]~DUPLICATE_q  & IR[1]) ) ) )

	.dataa(!IR[5]),
	.datab(!\state[3]~DUPLICATE_q ),
	.datac(!IR[9]),
	.datad(!IR[1]),
	.datae(!\state[1]~DUPLICATE_q ),
	.dataf(!\state[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector71~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector71~0 .extended_lut = "off";
defparam \Selector71~0 .lut_mask = 64'h00338888E2E20000;
defparam \Selector71~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N6
cyclonev_lcell_comb \Selector71~4 (
// Equation(s):
// \Selector71~4_combout  = ( \Selector71~3_combout  & ( \Selector71~0_combout  & ( (!state[4] & (((!\state[0]~DUPLICATE_q ) # (\Selector71~2_combout )))) # (state[4] & (((\state[0]~DUPLICATE_q )) # (\Selector71~1_combout ))) ) ) ) # ( !\Selector71~3_combout 
//  & ( \Selector71~0_combout  & ( (!state[4] & (((!\state[0]~DUPLICATE_q ) # (\Selector71~2_combout )))) # (state[4] & (\Selector71~1_combout  & (!\state[0]~DUPLICATE_q ))) ) ) ) # ( \Selector71~3_combout  & ( !\Selector71~0_combout  & ( (!state[4] & 
// (((\state[0]~DUPLICATE_q  & \Selector71~2_combout )))) # (state[4] & (((\state[0]~DUPLICATE_q )) # (\Selector71~1_combout ))) ) ) ) # ( !\Selector71~3_combout  & ( !\Selector71~0_combout  & ( (!state[4] & (((\state[0]~DUPLICATE_q  & \Selector71~2_combout 
// )))) # (state[4] & (\Selector71~1_combout  & (!\state[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\Selector71~1_combout ),
	.datab(!state[4]),
	.datac(!\state[0]~DUPLICATE_q ),
	.datad(!\Selector71~2_combout ),
	.datae(!\Selector71~3_combout ),
	.dataf(!\Selector71~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector71~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector71~4 .extended_lut = "off";
defparam \Selector71~4 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \Selector71~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N12
cyclonev_lcell_comb \Decoder0~4 (
// Equation(s):
// \Decoder0~4_combout  = ( !\Selector71~4_combout  & ( \Selector70~4_combout  & ( (!\Selector69~4_combout  & (\always2~0_combout  & (!\Selector72~4_combout  & \myPll|pll_inst|altera_pll_i|locked_wire [0]))) ) ) )

	.dataa(!\Selector69~4_combout ),
	.datab(!\always2~0_combout ),
	.datac(!\Selector72~4_combout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!\Selector71~4_combout ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder0~4 .extended_lut = "off";
defparam \Decoder0~4 .lut_mask = 64'h0000000000200000;
defparam \Decoder0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y13_N14
dffeas \regs[4][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[19]~31_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][19] .is_wysiwyg = "true";
defparam \regs[4][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N30
cyclonev_lcell_comb \Decoder0~12 (
// Equation(s):
// \Decoder0~12_combout  = ( \Selector69~4_combout  & ( !\Selector72~4_combout  & ( (!\Selector71~4_combout  & (\always2~0_combout  & (\Selector70~4_combout  & \myPll|pll_inst|altera_pll_i|locked_wire [0]))) ) ) )

	.dataa(!\Selector71~4_combout ),
	.datab(!\always2~0_combout ),
	.datac(!\Selector70~4_combout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!\Selector69~4_combout ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder0~12 .extended_lut = "off";
defparam \Decoder0~12 .lut_mask = 64'h0000000200000000;
defparam \Decoder0~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N31
dffeas \regs[12][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[19]~31_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][19] .is_wysiwyg = "true";
defparam \regs[12][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N30
cyclonev_lcell_comb \Decoder0~8 (
// Equation(s):
// \Decoder0~8_combout  = ( \always2~0_combout  & ( !\Selector72~4_combout  & ( (!\Selector71~4_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\Selector70~4_combout  & \Selector69~4_combout ))) ) ) )

	.dataa(!\Selector71~4_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\Selector70~4_combout ),
	.datad(!\Selector69~4_combout ),
	.datae(!\always2~0_combout ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder0~8 .extended_lut = "off";
defparam \Decoder0~8 .lut_mask = 64'h0000002000000000;
defparam \Decoder0~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y16_N49
dffeas \regs[8][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[19]~31_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][19] .is_wysiwyg = "true";
defparam \regs[8][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N48
cyclonev_lcell_comb \Decoder0~0 (
// Equation(s):
// \Decoder0~0_combout  = ( !\Selector71~4_combout  & ( !\Selector72~4_combout  & ( (\always2~0_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\Selector70~4_combout  & !\Selector69~4_combout ))) ) ) )

	.dataa(!\always2~0_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\Selector70~4_combout ),
	.datad(!\Selector69~4_combout ),
	.datae(!\Selector71~4_combout ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder0~0 .extended_lut = "off";
defparam \Decoder0~0 .lut_mask = 64'h1000000000000000;
defparam \Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y16_N4
dffeas \regs[0][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[19]~31_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][19] .is_wysiwyg = "true";
defparam \regs[0][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N24
cyclonev_lcell_comb \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = ( \regs[0][19]~q  & ( \Selector69~4_combout  & ( (!\Selector70~4_combout  & ((\regs[8][19]~q ))) # (\Selector70~4_combout  & (\regs[12][19]~q )) ) ) ) # ( !\regs[0][19]~q  & ( \Selector69~4_combout  & ( (!\Selector70~4_combout  & 
// ((\regs[8][19]~q ))) # (\Selector70~4_combout  & (\regs[12][19]~q )) ) ) ) # ( \regs[0][19]~q  & ( !\Selector69~4_combout  & ( (!\Selector70~4_combout ) # (\regs[4][19]~q ) ) ) ) # ( !\regs[0][19]~q  & ( !\Selector69~4_combout  & ( (\regs[4][19]~q  & 
// \Selector70~4_combout ) ) ) )

	.dataa(!\regs[4][19]~q ),
	.datab(!\Selector70~4_combout ),
	.datac(!\regs[12][19]~q ),
	.datad(!\regs[8][19]~q ),
	.datae(!\regs[0][19]~q ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~0 .extended_lut = "off";
defparam \Mux12~0 .lut_mask = 64'h1111DDDD03CF03CF;
defparam \Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N54
cyclonev_lcell_comb \regs[2][19]~feeder (
// Equation(s):
// \regs[2][19]~feeder_combout  = ( \memin[19]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[19]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][19]~feeder .extended_lut = "off";
defparam \regs[2][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N48
cyclonev_lcell_comb \Decoder0~2 (
// Equation(s):
// \Decoder0~2_combout  = ( !\Selector69~4_combout  & ( !\Selector72~4_combout  & ( (!\Selector70~4_combout  & (\always2~0_combout  & (\Selector71~4_combout  & \myPll|pll_inst|altera_pll_i|locked_wire [0]))) ) ) )

	.dataa(!\Selector70~4_combout ),
	.datab(!\always2~0_combout ),
	.datac(!\Selector71~4_combout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!\Selector69~4_combout ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder0~2 .extended_lut = "off";
defparam \Decoder0~2 .lut_mask = 64'h0002000000000000;
defparam \Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N56
dffeas \regs[2][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][19] .is_wysiwyg = "true";
defparam \regs[2][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y17_N24
cyclonev_lcell_comb \regs[6][19]~feeder (
// Equation(s):
// \regs[6][19]~feeder_combout  = ( \memin[19]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[19]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][19]~feeder .extended_lut = "off";
defparam \regs[6][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N42
cyclonev_lcell_comb \Decoder0~6 (
// Equation(s):
// \Decoder0~6_combout  = ( \Selector70~4_combout  & ( !\Selector69~4_combout  & ( (\Selector71~4_combout  & (\always2~0_combout  & (!\Selector72~4_combout  & \myPll|pll_inst|altera_pll_i|locked_wire [0]))) ) ) )

	.dataa(!\Selector71~4_combout ),
	.datab(!\always2~0_combout ),
	.datac(!\Selector72~4_combout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!\Selector70~4_combout ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder0~6 .extended_lut = "off";
defparam \Decoder0~6 .lut_mask = 64'h0000001000000000;
defparam \Decoder0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y17_N26
dffeas \regs[6][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][19] .is_wysiwyg = "true";
defparam \regs[6][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N45
cyclonev_lcell_comb \Decoder0~10 (
// Equation(s):
// \Decoder0~10_combout  = ( \Selector69~4_combout  & ( !\Selector70~4_combout  & ( (\Selector71~4_combout  & (\always2~0_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & !\Selector72~4_combout ))) ) ) )

	.dataa(!\Selector71~4_combout ),
	.datab(!\always2~0_combout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\Selector72~4_combout ),
	.datae(!\Selector69~4_combout ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder0~10 .extended_lut = "off";
defparam \Decoder0~10 .lut_mask = 64'h0000010000000000;
defparam \Decoder0~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N38
dffeas \regs[10][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[19]~31_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][19] .is_wysiwyg = "true";
defparam \regs[10][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N39
cyclonev_lcell_comb \Decoder0~14 (
// Equation(s):
// \Decoder0~14_combout  = ( \Selector71~4_combout  & ( !\Selector72~4_combout  & ( (\Selector69~4_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\always2~0_combout  & \Selector70~4_combout ))) ) ) )

	.dataa(!\Selector69~4_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\always2~0_combout ),
	.datad(!\Selector70~4_combout ),
	.datae(!\Selector71~4_combout ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder0~14 .extended_lut = "off";
defparam \Decoder0~14 .lut_mask = 64'h0000000100000000;
defparam \Decoder0~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N34
dffeas \regs[14][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[19]~31_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][19] .is_wysiwyg = "true";
defparam \regs[14][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N33
cyclonev_lcell_comb \Mux12~2 (
// Equation(s):
// \Mux12~2_combout  = ( \regs[14][19]~q  & ( \Selector69~4_combout  & ( (\regs[10][19]~q ) # (\Selector70~4_combout ) ) ) ) # ( !\regs[14][19]~q  & ( \Selector69~4_combout  & ( (!\Selector70~4_combout  & \regs[10][19]~q ) ) ) ) # ( \regs[14][19]~q  & ( 
// !\Selector69~4_combout  & ( (!\Selector70~4_combout  & (\regs[2][19]~q )) # (\Selector70~4_combout  & ((\regs[6][19]~q ))) ) ) ) # ( !\regs[14][19]~q  & ( !\Selector69~4_combout  & ( (!\Selector70~4_combout  & (\regs[2][19]~q )) # (\Selector70~4_combout  
// & ((\regs[6][19]~q ))) ) ) )

	.dataa(!\regs[2][19]~q ),
	.datab(!\regs[6][19]~q ),
	.datac(!\Selector70~4_combout ),
	.datad(!\regs[10][19]~q ),
	.datae(!\regs[14][19]~q ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~2 .extended_lut = "off";
defparam \Mux12~2 .lut_mask = 64'h5353535300F00FFF;
defparam \Mux12~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N12
cyclonev_lcell_comb \Decoder0~9 (
// Equation(s):
// \Decoder0~9_combout  = ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( \Selector72~4_combout  & ( (!\Selector71~4_combout  & (\always2~0_combout  & (\Selector69~4_combout  & !\Selector70~4_combout ))) ) ) )

	.dataa(!\Selector71~4_combout ),
	.datab(!\always2~0_combout ),
	.datac(!\Selector69~4_combout ),
	.datad(!\Selector70~4_combout ),
	.datae(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder0~9 .extended_lut = "off";
defparam \Decoder0~9 .lut_mask = 64'h0000000000000200;
defparam \Decoder0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N37
dffeas \regs[9][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[19]~31_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][19] .is_wysiwyg = "true";
defparam \regs[9][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N54
cyclonev_lcell_comb \Decoder0~1 (
// Equation(s):
// \Decoder0~1_combout  = ( \always2~0_combout  & ( \Selector72~4_combout  & ( (!\Selector70~4_combout  & (!\Selector71~4_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & !\Selector69~4_combout ))) ) ) )

	.dataa(!\Selector70~4_combout ),
	.datab(!\Selector71~4_combout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\Selector69~4_combout ),
	.datae(!\always2~0_combout ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder0~1 .extended_lut = "off";
defparam \Decoder0~1 .lut_mask = 64'h0000000000000800;
defparam \Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N4
dffeas \regs[1][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[19]~31_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][19] .is_wysiwyg = "true";
defparam \regs[1][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N18
cyclonev_lcell_comb \regs[5][19]~feeder (
// Equation(s):
// \regs[5][19]~feeder_combout  = ( \memin[19]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[19]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][19]~feeder .extended_lut = "off";
defparam \regs[5][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N33
cyclonev_lcell_comb \Decoder0~5 (
// Equation(s):
// \Decoder0~5_combout  = ( \always2~0_combout  & ( \Selector72~4_combout  & ( (!\Selector71~4_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\Selector70~4_combout  & !\Selector69~4_combout ))) ) ) )

	.dataa(!\Selector71~4_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\Selector70~4_combout ),
	.datad(!\Selector69~4_combout ),
	.datae(!\always2~0_combout ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder0~5 .extended_lut = "off";
defparam \Decoder0~5 .lut_mask = 64'h0000000000000200;
defparam \Decoder0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N19
dffeas \regs[5][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[5][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][19] .is_wysiwyg = "true";
defparam \regs[5][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N36
cyclonev_lcell_comb \Decoder0~13 (
// Equation(s):
// \Decoder0~13_combout  = ( \Selector72~4_combout  & ( !\Selector71~4_combout  & ( (\Selector69~4_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\Selector70~4_combout  & \always2~0_combout ))) ) ) )

	.dataa(!\Selector69~4_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\Selector70~4_combout ),
	.datad(!\always2~0_combout ),
	.datae(!\Selector72~4_combout ),
	.dataf(!\Selector71~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder0~13 .extended_lut = "off";
defparam \Decoder0~13 .lut_mask = 64'h0000000100000000;
defparam \Decoder0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N4
dffeas \regs[13][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[19]~31_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][19] .is_wysiwyg = "true";
defparam \regs[13][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N3
cyclonev_lcell_comb \Mux12~1 (
// Equation(s):
// \Mux12~1_combout  = ( \regs[13][19]~q  & ( \Selector70~4_combout  & ( (\regs[5][19]~q ) # (\Selector69~4_combout ) ) ) ) # ( !\regs[13][19]~q  & ( \Selector70~4_combout  & ( (!\Selector69~4_combout  & \regs[5][19]~q ) ) ) ) # ( \regs[13][19]~q  & ( 
// !\Selector70~4_combout  & ( (!\Selector69~4_combout  & ((\regs[1][19]~q ))) # (\Selector69~4_combout  & (\regs[9][19]~q )) ) ) ) # ( !\regs[13][19]~q  & ( !\Selector70~4_combout  & ( (!\Selector69~4_combout  & ((\regs[1][19]~q ))) # (\Selector69~4_combout 
//  & (\regs[9][19]~q )) ) ) )

	.dataa(!\regs[9][19]~q ),
	.datab(!\regs[1][19]~q ),
	.datac(!\Selector69~4_combout ),
	.datad(!\regs[5][19]~q ),
	.datae(!\regs[13][19]~q ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~1 .extended_lut = "off";
defparam \Mux12~1 .lut_mask = 64'h3535353500F00FFF;
defparam \Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y14_N48
cyclonev_lcell_comb \regs[7][19]~feeder (
// Equation(s):
// \regs[7][19]~feeder_combout  = ( \memin[19]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[19]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[7][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[7][19]~feeder .extended_lut = "off";
defparam \regs[7][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[7][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N24
cyclonev_lcell_comb \Decoder0~7 (
// Equation(s):
// \Decoder0~7_combout  = ( \Selector71~4_combout  & ( \Selector70~4_combout  & ( (\Selector72~4_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\always2~0_combout  & !\Selector69~4_combout ))) ) ) )

	.dataa(!\Selector72~4_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\always2~0_combout ),
	.datad(!\Selector69~4_combout ),
	.datae(!\Selector71~4_combout ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder0~7 .extended_lut = "off";
defparam \Decoder0~7 .lut_mask = 64'h0000000000000100;
defparam \Decoder0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y14_N49
dffeas \regs[7][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[7][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][19] .is_wysiwyg = "true";
defparam \regs[7][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N24
cyclonev_lcell_comb \Decoder0~11 (
// Equation(s):
// \Decoder0~11_combout  = ( \Selector69~4_combout  & ( \Selector72~4_combout  & ( (!\Selector70~4_combout  & (\always2~0_combout  & (\Selector71~4_combout  & \myPll|pll_inst|altera_pll_i|locked_wire [0]))) ) ) )

	.dataa(!\Selector70~4_combout ),
	.datab(!\always2~0_combout ),
	.datac(!\Selector71~4_combout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!\Selector69~4_combout ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder0~11 .extended_lut = "off";
defparam \Decoder0~11 .lut_mask = 64'h0000000000000002;
defparam \Decoder0~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N47
dffeas \regs[11][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[19]~31_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][19] .is_wysiwyg = "true";
defparam \regs[11][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N24
cyclonev_lcell_comb \regs[3][19]~feeder (
// Equation(s):
// \regs[3][19]~feeder_combout  = ( \memin[19]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[19]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][19]~feeder .extended_lut = "off";
defparam \regs[3][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N18
cyclonev_lcell_comb \Decoder0~3 (
// Equation(s):
// \Decoder0~3_combout  = ( !\Selector69~4_combout  & ( \Selector72~4_combout  & ( (!\Selector70~4_combout  & (\always2~0_combout  & (\Selector71~4_combout  & \myPll|pll_inst|altera_pll_i|locked_wire [0]))) ) ) )

	.dataa(!\Selector70~4_combout ),
	.datab(!\always2~0_combout ),
	.datac(!\Selector71~4_combout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!\Selector69~4_combout ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder0~3 .extended_lut = "off";
defparam \Decoder0~3 .lut_mask = 64'h0000000000020000;
defparam \Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N26
dffeas \regs[3][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][19] .is_wysiwyg = "true";
defparam \regs[3][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N48
cyclonev_lcell_comb \Decoder0~15 (
// Equation(s):
// \Decoder0~15_combout  = ( \Selector69~4_combout  & ( \Selector70~4_combout  & ( (\Selector72~4_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\Selector71~4_combout  & \always2~0_combout ))) ) ) )

	.dataa(!\Selector72~4_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\Selector71~4_combout ),
	.datad(!\always2~0_combout ),
	.datae(!\Selector69~4_combout ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder0~15 .extended_lut = "off";
defparam \Decoder0~15 .lut_mask = 64'h0000000000000001;
defparam \Decoder0~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N29
dffeas \regs[15][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[19]~31_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][19] .is_wysiwyg = "true";
defparam \regs[15][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N27
cyclonev_lcell_comb \Mux12~3 (
// Equation(s):
// \Mux12~3_combout  = ( \regs[15][19]~q  & ( \Selector70~4_combout  & ( (\Selector69~4_combout ) # (\regs[7][19]~q ) ) ) ) # ( !\regs[15][19]~q  & ( \Selector70~4_combout  & ( (\regs[7][19]~q  & !\Selector69~4_combout ) ) ) ) # ( \regs[15][19]~q  & ( 
// !\Selector70~4_combout  & ( (!\Selector69~4_combout  & ((\regs[3][19]~q ))) # (\Selector69~4_combout  & (\regs[11][19]~q )) ) ) ) # ( !\regs[15][19]~q  & ( !\Selector70~4_combout  & ( (!\Selector69~4_combout  & ((\regs[3][19]~q ))) # 
// (\Selector69~4_combout  & (\regs[11][19]~q )) ) ) )

	.dataa(!\regs[7][19]~q ),
	.datab(!\regs[11][19]~q ),
	.datac(!\regs[3][19]~q ),
	.datad(!\Selector69~4_combout ),
	.datae(!\regs[15][19]~q ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~3 .extended_lut = "off";
defparam \Mux12~3 .lut_mask = 64'h0F330F33550055FF;
defparam \Mux12~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N12
cyclonev_lcell_comb \Mux12~4 (
// Equation(s):
// \Mux12~4_combout  = ( \Mux12~1_combout  & ( \Mux12~3_combout  & ( ((!\Selector71~4_combout  & (\Mux12~0_combout )) # (\Selector71~4_combout  & ((\Mux12~2_combout )))) # (\Selector72~4_combout ) ) ) ) # ( !\Mux12~1_combout  & ( \Mux12~3_combout  & ( 
// (!\Selector72~4_combout  & ((!\Selector71~4_combout  & (\Mux12~0_combout )) # (\Selector71~4_combout  & ((\Mux12~2_combout ))))) # (\Selector72~4_combout  & (((\Selector71~4_combout )))) ) ) ) # ( \Mux12~1_combout  & ( !\Mux12~3_combout  & ( 
// (!\Selector72~4_combout  & ((!\Selector71~4_combout  & (\Mux12~0_combout )) # (\Selector71~4_combout  & ((\Mux12~2_combout ))))) # (\Selector72~4_combout  & (((!\Selector71~4_combout )))) ) ) ) # ( !\Mux12~1_combout  & ( !\Mux12~3_combout  & ( 
// (!\Selector72~4_combout  & ((!\Selector71~4_combout  & (\Mux12~0_combout )) # (\Selector71~4_combout  & ((\Mux12~2_combout ))))) ) ) )

	.dataa(!\Mux12~0_combout ),
	.datab(!\Selector72~4_combout ),
	.datac(!\Mux12~2_combout ),
	.datad(!\Selector71~4_combout ),
	.datae(!\Mux12~1_combout ),
	.dataf(!\Mux12~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~4 .extended_lut = "off";
defparam \Mux12~4 .lut_mask = 64'h440C770C443F773F;
defparam \Mux12~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y20_N29
dffeas \A[19]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[19]~31_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[19]~DUPLICATE .is_wysiwyg = "true";
defparam \A[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N29
dffeas \B[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[19]~31_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[19]),
	.prn(vcc));
// synopsys translate_off
defparam \B[19] .is_wysiwyg = "true";
defparam \B[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N52
dffeas \regs[1][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~97_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][15] .is_wysiwyg = "true";
defparam \regs[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N41
dffeas \regs[5][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~97_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][15] .is_wysiwyg = "true";
defparam \regs[5][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N45
cyclonev_lcell_comb \regs[9][15]~feeder (
// Equation(s):
// \regs[9][15]~feeder_combout  = ( \memin[15]~97_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[15]~97_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][15]~feeder .extended_lut = "off";
defparam \regs[9][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y14_N47
dffeas \regs[9][15]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][15]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[9][15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N1
dffeas \regs[13][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~97_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][15] .is_wysiwyg = "true";
defparam \regs[13][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N0
cyclonev_lcell_comb \Mux16~1 (
// Equation(s):
// \Mux16~1_combout  = ( \regs[13][15]~q  & ( \Selector70~4_combout  & ( (\Selector69~4_combout ) # (\regs[5][15]~q ) ) ) ) # ( !\regs[13][15]~q  & ( \Selector70~4_combout  & ( (\regs[5][15]~q  & !\Selector69~4_combout ) ) ) ) # ( \regs[13][15]~q  & ( 
// !\Selector70~4_combout  & ( (!\Selector69~4_combout  & (\regs[1][15]~q )) # (\Selector69~4_combout  & ((\regs[9][15]~DUPLICATE_q ))) ) ) ) # ( !\regs[13][15]~q  & ( !\Selector70~4_combout  & ( (!\Selector69~4_combout  & (\regs[1][15]~q )) # 
// (\Selector69~4_combout  & ((\regs[9][15]~DUPLICATE_q ))) ) ) )

	.dataa(!\regs[1][15]~q ),
	.datab(!\regs[5][15]~q ),
	.datac(!\Selector69~4_combout ),
	.datad(!\regs[9][15]~DUPLICATE_q ),
	.datae(!\regs[13][15]~q ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~1 .extended_lut = "off";
defparam \Mux16~1 .lut_mask = 64'h505F505F30303F3F;
defparam \Mux16~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N49
dffeas \regs[4][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~97_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][15] .is_wysiwyg = "true";
defparam \regs[4][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y16_N59
dffeas \regs[0][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~97_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][15] .is_wysiwyg = "true";
defparam \regs[0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N53
dffeas \regs[8][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~97_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][15] .is_wysiwyg = "true";
defparam \regs[8][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N11
dffeas \regs[12][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~97_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][15] .is_wysiwyg = "true";
defparam \regs[12][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N9
cyclonev_lcell_comb \Mux16~0 (
// Equation(s):
// \Mux16~0_combout  = ( \regs[12][15]~q  & ( \Selector69~4_combout  & ( (\regs[8][15]~q ) # (\Selector70~4_combout ) ) ) ) # ( !\regs[12][15]~q  & ( \Selector69~4_combout  & ( (!\Selector70~4_combout  & \regs[8][15]~q ) ) ) ) # ( \regs[12][15]~q  & ( 
// !\Selector69~4_combout  & ( (!\Selector70~4_combout  & ((\regs[0][15]~q ))) # (\Selector70~4_combout  & (\regs[4][15]~q )) ) ) ) # ( !\regs[12][15]~q  & ( !\Selector69~4_combout  & ( (!\Selector70~4_combout  & ((\regs[0][15]~q ))) # (\Selector70~4_combout 
//  & (\regs[4][15]~q )) ) ) )

	.dataa(!\regs[4][15]~q ),
	.datab(!\regs[0][15]~q ),
	.datac(!\Selector70~4_combout ),
	.datad(!\regs[8][15]~q ),
	.datae(!\regs[12][15]~q ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~0 .extended_lut = "off";
defparam \Mux16~0 .lut_mask = 64'h3535353500F00FFF;
defparam \Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N22
dffeas \regs[7][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~97_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][15] .is_wysiwyg = "true";
defparam \regs[7][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y14_N14
dffeas \regs[11][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~97_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][15] .is_wysiwyg = "true";
defparam \regs[11][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N14
dffeas \regs[3][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~97_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][15] .is_wysiwyg = "true";
defparam \regs[3][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y14_N11
dffeas \regs[15][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~97_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][15] .is_wysiwyg = "true";
defparam \regs[15][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N9
cyclonev_lcell_comb \Mux16~3 (
// Equation(s):
// \Mux16~3_combout  = ( \regs[15][15]~q  & ( \Selector69~4_combout  & ( (\Selector70~4_combout ) # (\regs[11][15]~q ) ) ) ) # ( !\regs[15][15]~q  & ( \Selector69~4_combout  & ( (\regs[11][15]~q  & !\Selector70~4_combout ) ) ) ) # ( \regs[15][15]~q  & ( 
// !\Selector69~4_combout  & ( (!\Selector70~4_combout  & ((\regs[3][15]~q ))) # (\Selector70~4_combout  & (\regs[7][15]~q )) ) ) ) # ( !\regs[15][15]~q  & ( !\Selector69~4_combout  & ( (!\Selector70~4_combout  & ((\regs[3][15]~q ))) # (\Selector70~4_combout 
//  & (\regs[7][15]~q )) ) ) )

	.dataa(!\regs[7][15]~q ),
	.datab(!\regs[11][15]~q ),
	.datac(!\regs[3][15]~q ),
	.datad(!\Selector70~4_combout ),
	.datae(!\regs[15][15]~q ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~3 .extended_lut = "off";
defparam \Mux16~3 .lut_mask = 64'h0F550F55330033FF;
defparam \Mux16~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y16_N38
dffeas \regs[6][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~97_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][15] .is_wysiwyg = "true";
defparam \regs[6][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N25
dffeas \regs[10][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~97_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][15] .is_wysiwyg = "true";
defparam \regs[10][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y16_N58
dffeas \regs[2][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~97_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][15] .is_wysiwyg = "true";
defparam \regs[2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y16_N31
dffeas \regs[14][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~97_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][15] .is_wysiwyg = "true";
defparam \regs[14][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y16_N30
cyclonev_lcell_comb \Mux16~2 (
// Equation(s):
// \Mux16~2_combout  = ( \regs[14][15]~q  & ( \Selector69~4_combout  & ( (\Selector70~4_combout ) # (\regs[10][15]~q ) ) ) ) # ( !\regs[14][15]~q  & ( \Selector69~4_combout  & ( (\regs[10][15]~q  & !\Selector70~4_combout ) ) ) ) # ( \regs[14][15]~q  & ( 
// !\Selector69~4_combout  & ( (!\Selector70~4_combout  & ((\regs[2][15]~q ))) # (\Selector70~4_combout  & (\regs[6][15]~q )) ) ) ) # ( !\regs[14][15]~q  & ( !\Selector69~4_combout  & ( (!\Selector70~4_combout  & ((\regs[2][15]~q ))) # (\Selector70~4_combout 
//  & (\regs[6][15]~q )) ) ) )

	.dataa(!\regs[6][15]~q ),
	.datab(!\regs[10][15]~q ),
	.datac(!\regs[2][15]~q ),
	.datad(!\Selector70~4_combout ),
	.datae(!\regs[14][15]~q ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~2 .extended_lut = "off";
defparam \Mux16~2 .lut_mask = 64'h0F550F55330033FF;
defparam \Mux16~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N48
cyclonev_lcell_comb \Mux16~4 (
// Equation(s):
// \Mux16~4_combout  = ( \Mux16~3_combout  & ( \Mux16~2_combout  & ( ((!\Selector72~4_combout  & ((\Mux16~0_combout ))) # (\Selector72~4_combout  & (\Mux16~1_combout ))) # (\Selector71~4_combout ) ) ) ) # ( !\Mux16~3_combout  & ( \Mux16~2_combout  & ( 
// (!\Selector72~4_combout  & (((\Selector71~4_combout ) # (\Mux16~0_combout )))) # (\Selector72~4_combout  & (\Mux16~1_combout  & ((!\Selector71~4_combout )))) ) ) ) # ( \Mux16~3_combout  & ( !\Mux16~2_combout  & ( (!\Selector72~4_combout  & 
// (((\Mux16~0_combout  & !\Selector71~4_combout )))) # (\Selector72~4_combout  & (((\Selector71~4_combout )) # (\Mux16~1_combout ))) ) ) ) # ( !\Mux16~3_combout  & ( !\Mux16~2_combout  & ( (!\Selector71~4_combout  & ((!\Selector72~4_combout  & 
// ((\Mux16~0_combout ))) # (\Selector72~4_combout  & (\Mux16~1_combout )))) ) ) )

	.dataa(!\Selector72~4_combout ),
	.datab(!\Mux16~1_combout ),
	.datac(!\Mux16~0_combout ),
	.datad(!\Selector71~4_combout ),
	.datae(!\Mux16~3_combout ),
	.dataf(!\Mux16~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~4 .extended_lut = "off";
defparam \Mux16~4 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \Mux16~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N30
cyclonev_lcell_comb \dmem_rtl_0_bypass[59]~10 (
// Equation(s):
// \dmem_rtl_0_bypass[59]~10_combout  = ( !\memin[15]~97_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memin[15]~97_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[59]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[59]~10 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[59]~10 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \dmem_rtl_0_bypass[59]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N31
dffeas \dmem_rtl_0_bypass[59] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[59]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[59]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[59] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[59] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N12
cyclonev_lcell_comb \memin[15]~95 (
// Equation(s):
// \memin[15]~95_combout  = ( \WideOr21~0_combout  & ( \ShOff~0_combout  & ( (IR[23] & (\IR[21]~DUPLICATE_q  & ((!PC[15]) # (!\DrPC~0_combout )))) ) ) ) # ( !\WideOr21~0_combout  & ( \ShOff~0_combout  & ( (\IR[21]~DUPLICATE_q  & ((!PC[15]) # 
// (!\DrPC~0_combout ))) ) ) ) # ( \WideOr21~0_combout  & ( !\ShOff~0_combout  & ( (IR[23] & ((!PC[15]) # (!\DrPC~0_combout ))) ) ) ) # ( !\WideOr21~0_combout  & ( !\ShOff~0_combout  & ( (!PC[15]) # (!\DrPC~0_combout ) ) ) )

	.dataa(!IR[23]),
	.datab(!\IR[21]~DUPLICATE_q ),
	.datac(!PC[15]),
	.datad(!\DrPC~0_combout ),
	.datae(!\WideOr21~0_combout ),
	.dataf(!\ShOff~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[15]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[15]~95 .extended_lut = "off";
defparam \memin[15]~95 .lut_mask = 64'hFFF0555033301110;
defparam \memin[15]~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N3
cyclonev_lcell_comb \dmem_rtl_0_bypass[60]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[60]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[60]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[60]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[60]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[60]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y16_N5
dffeas \dmem_rtl_0_bypass[60] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[60]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[60] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[60] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N44
dffeas \dmem_rtl_0|auto_generated|addr_store_b[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[15]~97_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem_rtl_0|auto_generated|addr_store_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|addr_store_b[0] .is_wysiwyg = "true";
defparam \dmem_rtl_0|auto_generated|addr_store_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N36
cyclonev_lcell_comb \Selector62~2 (
// Equation(s):
// \Selector62~2_combout  = ( \IR[18]~DUPLICATE_q  & ( (\IR[22]~DUPLICATE_q  & (IR[19] & (\IR[21]~DUPLICATE_q  & !IR[20]))) ) )

	.dataa(!\IR[22]~DUPLICATE_q ),
	.datab(!IR[19]),
	.datac(!\IR[21]~DUPLICATE_q ),
	.datad(!IR[20]),
	.datae(gnd),
	.dataf(!\IR[18]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector62~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector62~2 .extended_lut = "off";
defparam \Selector62~2 .lut_mask = 64'h0000000001000100;
defparam \Selector62~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y14_N31
dffeas \regs[9][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[31]~42_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][31] .is_wysiwyg = "true";
defparam \regs[9][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N36
cyclonev_lcell_comb \regs[1][31]~feeder (
// Equation(s):
// \regs[1][31]~feeder_combout  = ( \memin[31]~42_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[31]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][31]~feeder .extended_lut = "off";
defparam \regs[1][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y16_N37
dffeas \regs[1][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[1][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][31] .is_wysiwyg = "true";
defparam \regs[1][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N42
cyclonev_lcell_comb \regs[5][31]~feeder (
// Equation(s):
// \regs[5][31]~feeder_combout  = ( \memin[31]~42_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[31]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][31]~feeder .extended_lut = "off";
defparam \regs[5][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y15_N43
dffeas \regs[5][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[5][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][31] .is_wysiwyg = "true";
defparam \regs[5][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y15_N44
dffeas \regs[13][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[31]~42_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][31] .is_wysiwyg = "true";
defparam \regs[13][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N42
cyclonev_lcell_comb \Mux0~1 (
// Equation(s):
// \Mux0~1_combout  = ( \regs[13][31]~q  & ( \Selector69~4_combout  & ( (\Selector70~4_combout ) # (\regs[9][31]~q ) ) ) ) # ( !\regs[13][31]~q  & ( \Selector69~4_combout  & ( (\regs[9][31]~q  & !\Selector70~4_combout ) ) ) ) # ( \regs[13][31]~q  & ( 
// !\Selector69~4_combout  & ( (!\Selector70~4_combout  & (\regs[1][31]~q )) # (\Selector70~4_combout  & ((\regs[5][31]~q ))) ) ) ) # ( !\regs[13][31]~q  & ( !\Selector69~4_combout  & ( (!\Selector70~4_combout  & (\regs[1][31]~q )) # (\Selector70~4_combout  
// & ((\regs[5][31]~q ))) ) ) )

	.dataa(!\regs[9][31]~q ),
	.datab(!\Selector70~4_combout ),
	.datac(!\regs[1][31]~q ),
	.datad(!\regs[5][31]~q ),
	.datae(!\regs[13][31]~q ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~1 .extended_lut = "off";
defparam \Mux0~1 .lut_mask = 64'h0C3F0C3F44447777;
defparam \Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N24
cyclonev_lcell_comb \regs[6][31]~feeder (
// Equation(s):
// \regs[6][31]~feeder_combout  = ( \memin[31]~42_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[31]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][31]~feeder .extended_lut = "off";
defparam \regs[6][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y20_N25
dffeas \regs[6][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][31] .is_wysiwyg = "true";
defparam \regs[6][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N17
dffeas \regs[10][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[31]~42_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][31] .is_wysiwyg = "true";
defparam \regs[10][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N22
dffeas \regs[2][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[31]~42_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][31] .is_wysiwyg = "true";
defparam \regs[2][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N44
dffeas \regs[14][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[31]~42_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][31] .is_wysiwyg = "true";
defparam \regs[14][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N42
cyclonev_lcell_comb \Mux0~2 (
// Equation(s):
// \Mux0~2_combout  = ( \regs[14][31]~q  & ( \Selector70~4_combout  & ( (\Selector69~4_combout ) # (\regs[6][31]~q ) ) ) ) # ( !\regs[14][31]~q  & ( \Selector70~4_combout  & ( (\regs[6][31]~q  & !\Selector69~4_combout ) ) ) ) # ( \regs[14][31]~q  & ( 
// !\Selector70~4_combout  & ( (!\Selector69~4_combout  & ((\regs[2][31]~q ))) # (\Selector69~4_combout  & (\regs[10][31]~q )) ) ) ) # ( !\regs[14][31]~q  & ( !\Selector70~4_combout  & ( (!\Selector69~4_combout  & ((\regs[2][31]~q ))) # 
// (\Selector69~4_combout  & (\regs[10][31]~q )) ) ) )

	.dataa(!\regs[6][31]~q ),
	.datab(!\regs[10][31]~q ),
	.datac(!\regs[2][31]~q ),
	.datad(!\Selector69~4_combout ),
	.datae(!\regs[14][31]~q ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~2 .extended_lut = "off";
defparam \Mux0~2 .lut_mask = 64'h0F330F33550055FF;
defparam \Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y19_N31
dffeas \regs[15][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[31]~42_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][31] .is_wysiwyg = "true";
defparam \regs[15][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N36
cyclonev_lcell_comb \regs[11][31]~feeder (
// Equation(s):
// \regs[11][31]~feeder_combout  = ( \memin[31]~42_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[31]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[11][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[11][31]~feeder .extended_lut = "off";
defparam \regs[11][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[11][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y14_N37
dffeas \regs[11][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[11][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][31] .is_wysiwyg = "true";
defparam \regs[11][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N2
dffeas \regs[3][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[31]~42_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][31] .is_wysiwyg = "true";
defparam \regs[3][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N20
dffeas \regs[7][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[31]~42_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][31] .is_wysiwyg = "true";
defparam \regs[7][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N18
cyclonev_lcell_comb \Mux0~3 (
// Equation(s):
// \Mux0~3_combout  = ( \regs[7][31]~q  & ( \Selector70~4_combout  & ( (!\Selector69~4_combout ) # (\regs[15][31]~q ) ) ) ) # ( !\regs[7][31]~q  & ( \Selector70~4_combout  & ( (\regs[15][31]~q  & \Selector69~4_combout ) ) ) ) # ( \regs[7][31]~q  & ( 
// !\Selector70~4_combout  & ( (!\Selector69~4_combout  & ((\regs[3][31]~q ))) # (\Selector69~4_combout  & (\regs[11][31]~q )) ) ) ) # ( !\regs[7][31]~q  & ( !\Selector70~4_combout  & ( (!\Selector69~4_combout  & ((\regs[3][31]~q ))) # (\Selector69~4_combout 
//  & (\regs[11][31]~q )) ) ) )

	.dataa(!\regs[15][31]~q ),
	.datab(!\regs[11][31]~q ),
	.datac(!\regs[3][31]~q ),
	.datad(!\Selector69~4_combout ),
	.datae(!\regs[7][31]~q ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~3 .extended_lut = "off";
defparam \Mux0~3 .lut_mask = 64'h0F330F330055FF55;
defparam \Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N54
cyclonev_lcell_comb \regs[0][31]~feeder (
// Equation(s):
// \regs[0][31]~feeder_combout  = ( \memin[31]~42_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[31]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][31]~feeder .extended_lut = "off";
defparam \regs[0][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N55
dffeas \regs[0][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][31] .is_wysiwyg = "true";
defparam \regs[0][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N56
dffeas \regs[8][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[31]~42_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][31] .is_wysiwyg = "true";
defparam \regs[8][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N0
cyclonev_lcell_comb \regs[4][31]~feeder (
// Equation(s):
// \regs[4][31]~feeder_combout  = ( \memin[31]~42_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[31]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[4][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[4][31]~feeder .extended_lut = "off";
defparam \regs[4][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[4][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N1
dffeas \regs[4][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[4][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][31] .is_wysiwyg = "true";
defparam \regs[4][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N44
dffeas \regs[12][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[31]~42_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][31] .is_wysiwyg = "true";
defparam \regs[12][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N42
cyclonev_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = ( \regs[12][31]~q  & ( \Selector69~4_combout  & ( (\regs[8][31]~q ) # (\Selector70~4_combout ) ) ) ) # ( !\regs[12][31]~q  & ( \Selector69~4_combout  & ( (!\Selector70~4_combout  & \regs[8][31]~q ) ) ) ) # ( \regs[12][31]~q  & ( 
// !\Selector69~4_combout  & ( (!\Selector70~4_combout  & (\regs[0][31]~q )) # (\Selector70~4_combout  & ((\regs[4][31]~q ))) ) ) ) # ( !\regs[12][31]~q  & ( !\Selector69~4_combout  & ( (!\Selector70~4_combout  & (\regs[0][31]~q )) # (\Selector70~4_combout  
// & ((\regs[4][31]~q ))) ) ) )

	.dataa(!\regs[0][31]~q ),
	.datab(!\Selector70~4_combout ),
	.datac(!\regs[8][31]~q ),
	.datad(!\regs[4][31]~q ),
	.datae(!\regs[12][31]~q ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~0 .extended_lut = "off";
defparam \Mux0~0 .lut_mask = 64'h447744770C0C3F3F;
defparam \Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N54
cyclonev_lcell_comb \memin[31]~141 (
// Equation(s):
// \memin[31]~141_combout  = ( !\Selector71~4_combout  & ( (\WideOr23~0_combout  & ((!\Selector72~4_combout  & (((\Mux0~0_combout )))) # (\Selector72~4_combout  & (\Mux0~1_combout )))) ) ) # ( \Selector71~4_combout  & ( (\WideOr23~0_combout  & 
// (((!\Selector72~4_combout  & (\Mux0~2_combout )) # (\Selector72~4_combout  & ((\Mux0~3_combout )))))) ) )

	.dataa(!\WideOr23~0_combout ),
	.datab(!\Mux0~1_combout ),
	.datac(!\Mux0~2_combout ),
	.datad(!\Selector72~4_combout ),
	.datae(!\Selector71~4_combout ),
	.dataf(!\Mux0~3_combout ),
	.datag(!\Mux0~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[31]~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[31]~141 .extended_lut = "on";
defparam \memin[31]~141 .lut_mask = 64'h0511050005110555;
defparam \memin[31]~141 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y21_N44
dffeas \B[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[31]~42_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[31]),
	.prn(vcc));
// synopsys translate_off
defparam \B[31] .is_wysiwyg = "true";
defparam \B[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y16_N17
dffeas \dmem_rtl_0_bypass[89] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[30]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[89]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[89] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[89] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N21
cyclonev_lcell_comb \dmem_rtl_0_bypass[90]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[90]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[90]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[90]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[90]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[90]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y16_N23
dffeas \dmem_rtl_0_bypass[90] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[90]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[90]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[90] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[90] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y16_N6
cyclonev_lcell_comb \dmem~31feeder (
// Equation(s):
// \dmem~31feeder_combout  = ( \memin[30]~45_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[30]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~31feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~31feeder .extended_lut = "off";
defparam \dmem~31feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem~31feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y16_N8
dffeas \dmem~31 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~31feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~31 .is_wysiwyg = "true";
defparam \dmem~31 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N37
dffeas \dmem~0DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~0feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~0DUPLICATE .is_wysiwyg = "true";
defparam \dmem~0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y15_N30
cyclonev_lcell_comb \regs[3][25]~feeder (
// Equation(s):
// \regs[3][25]~feeder_combout  = ( \memin[25]~48_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[25]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][25]~feeder .extended_lut = "off";
defparam \regs[3][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y15_N31
dffeas \regs[3][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][25] .is_wysiwyg = "true";
defparam \regs[3][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N42
cyclonev_lcell_comb \regs[11][25]~feeder (
// Equation(s):
// \regs[11][25]~feeder_combout  = ( \memin[25]~48_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[25]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[11][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[11][25]~feeder .extended_lut = "off";
defparam \regs[11][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[11][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y13_N43
dffeas \regs[11][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[11][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][25] .is_wysiwyg = "true";
defparam \regs[11][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N11
dffeas \regs[7][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[25]~48_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][25] .is_wysiwyg = "true";
defparam \regs[7][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N30
cyclonev_lcell_comb \regs[15][25]~feeder (
// Equation(s):
// \regs[15][25]~feeder_combout  = ( \memin[25]~48_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[25]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[15][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[15][25]~feeder .extended_lut = "off";
defparam \regs[15][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[15][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y14_N31
dffeas \regs[15][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[15][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][25] .is_wysiwyg = "true";
defparam \regs[15][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N42
cyclonev_lcell_comb \Mux6~3 (
// Equation(s):
// \Mux6~3_combout  = ( \regs[15][25]~q  & ( \Selector69~4_combout  & ( (\Selector70~4_combout ) # (\regs[11][25]~q ) ) ) ) # ( !\regs[15][25]~q  & ( \Selector69~4_combout  & ( (\regs[11][25]~q  & !\Selector70~4_combout ) ) ) ) # ( \regs[15][25]~q  & ( 
// !\Selector69~4_combout  & ( (!\Selector70~4_combout  & (\regs[3][25]~q )) # (\Selector70~4_combout  & ((\regs[7][25]~q ))) ) ) ) # ( !\regs[15][25]~q  & ( !\Selector69~4_combout  & ( (!\Selector70~4_combout  & (\regs[3][25]~q )) # (\Selector70~4_combout  
// & ((\regs[7][25]~q ))) ) ) )

	.dataa(!\regs[3][25]~q ),
	.datab(!\regs[11][25]~q ),
	.datac(!\regs[7][25]~q ),
	.datad(!\Selector70~4_combout ),
	.datae(!\regs[15][25]~q ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~3 .extended_lut = "off";
defparam \Mux6~3 .lut_mask = 64'h550F550F330033FF;
defparam \Mux6~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N47
dffeas \regs[10][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[25]~48_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][25] .is_wysiwyg = "true";
defparam \regs[10][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N15
cyclonev_lcell_comb \regs[2][25]~feeder (
// Equation(s):
// \regs[2][25]~feeder_combout  = ( \memin[25]~48_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[25]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][25]~feeder .extended_lut = "off";
defparam \regs[2][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y14_N17
dffeas \regs[2][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][25] .is_wysiwyg = "true";
defparam \regs[2][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N50
dffeas \regs[14][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[25]~48_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][25] .is_wysiwyg = "true";
defparam \regs[14][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N36
cyclonev_lcell_comb \regs[6][25]~feeder (
// Equation(s):
// \regs[6][25]~feeder_combout  = ( \memin[25]~48_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[25]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][25]~feeder .extended_lut = "off";
defparam \regs[6][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N37
dffeas \regs[6][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][25] .is_wysiwyg = "true";
defparam \regs[6][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N30
cyclonev_lcell_comb \Mux6~2 (
// Equation(s):
// \Mux6~2_combout  = ( \regs[6][25]~q  & ( \Selector69~4_combout  & ( (!\Selector70~4_combout  & (\regs[10][25]~q )) # (\Selector70~4_combout  & ((\regs[14][25]~q ))) ) ) ) # ( !\regs[6][25]~q  & ( \Selector69~4_combout  & ( (!\Selector70~4_combout  & 
// (\regs[10][25]~q )) # (\Selector70~4_combout  & ((\regs[14][25]~q ))) ) ) ) # ( \regs[6][25]~q  & ( !\Selector69~4_combout  & ( (\Selector70~4_combout ) # (\regs[2][25]~q ) ) ) ) # ( !\regs[6][25]~q  & ( !\Selector69~4_combout  & ( (\regs[2][25]~q  & 
// !\Selector70~4_combout ) ) ) )

	.dataa(!\regs[10][25]~q ),
	.datab(!\regs[2][25]~q ),
	.datac(!\Selector70~4_combout ),
	.datad(!\regs[14][25]~q ),
	.datae(!\regs[6][25]~q ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~2 .extended_lut = "off";
defparam \Mux6~2 .lut_mask = 64'h30303F3F505F505F;
defparam \Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y14_N35
dffeas \regs[9][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[25]~48_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][25] .is_wysiwyg = "true";
defparam \regs[9][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N4
dffeas \regs[5][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[25]~48_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][25] .is_wysiwyg = "true";
defparam \regs[5][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N1
dffeas \regs[1][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[25]~48_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][25] .is_wysiwyg = "true";
defparam \regs[1][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N20
dffeas \regs[13][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[25]~48_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][25] .is_wysiwyg = "true";
defparam \regs[13][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N18
cyclonev_lcell_comb \Mux6~1 (
// Equation(s):
// \Mux6~1_combout  = ( \regs[13][25]~q  & ( \Selector70~4_combout  & ( (\Selector69~4_combout ) # (\regs[5][25]~q ) ) ) ) # ( !\regs[13][25]~q  & ( \Selector70~4_combout  & ( (\regs[5][25]~q  & !\Selector69~4_combout ) ) ) ) # ( \regs[13][25]~q  & ( 
// !\Selector70~4_combout  & ( (!\Selector69~4_combout  & ((\regs[1][25]~q ))) # (\Selector69~4_combout  & (\regs[9][25]~q )) ) ) ) # ( !\regs[13][25]~q  & ( !\Selector70~4_combout  & ( (!\Selector69~4_combout  & ((\regs[1][25]~q ))) # (\Selector69~4_combout 
//  & (\regs[9][25]~q )) ) ) )

	.dataa(!\regs[9][25]~q ),
	.datab(!\regs[5][25]~q ),
	.datac(!\Selector69~4_combout ),
	.datad(!\regs[1][25]~q ),
	.datae(!\regs[13][25]~q ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~1 .extended_lut = "off";
defparam \Mux6~1 .lut_mask = 64'h05F505F530303F3F;
defparam \Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N53
dffeas \regs[8][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[25]~48_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][25] .is_wysiwyg = "true";
defparam \regs[8][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N6
cyclonev_lcell_comb \regs[0][25]~feeder (
// Equation(s):
// \regs[0][25]~feeder_combout  = ( \memin[25]~48_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[25]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][25]~feeder .extended_lut = "off";
defparam \regs[0][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N7
dffeas \regs[0][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][25] .is_wysiwyg = "true";
defparam \regs[0][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y15_N5
dffeas \regs[12][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[25]~48_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][25] .is_wysiwyg = "true";
defparam \regs[12][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N18
cyclonev_lcell_comb \regs[4][25]~feeder (
// Equation(s):
// \regs[4][25]~feeder_combout  = ( \memin[25]~48_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[25]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[4][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[4][25]~feeder .extended_lut = "off";
defparam \regs[4][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[4][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y12_N19
dffeas \regs[4][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[4][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][25] .is_wysiwyg = "true";
defparam \regs[4][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N0
cyclonev_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = ( \regs[4][25]~q  & ( \Selector69~4_combout  & ( (!\Selector70~4_combout  & (\regs[8][25]~q )) # (\Selector70~4_combout  & ((\regs[12][25]~q ))) ) ) ) # ( !\regs[4][25]~q  & ( \Selector69~4_combout  & ( (!\Selector70~4_combout  & 
// (\regs[8][25]~q )) # (\Selector70~4_combout  & ((\regs[12][25]~q ))) ) ) ) # ( \regs[4][25]~q  & ( !\Selector69~4_combout  & ( (\Selector70~4_combout ) # (\regs[0][25]~q ) ) ) ) # ( !\regs[4][25]~q  & ( !\Selector69~4_combout  & ( (\regs[0][25]~q  & 
// !\Selector70~4_combout ) ) ) )

	.dataa(!\regs[8][25]~q ),
	.datab(!\regs[0][25]~q ),
	.datac(!\regs[12][25]~q ),
	.datad(!\Selector70~4_combout ),
	.datae(!\regs[4][25]~q ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~0 .extended_lut = "off";
defparam \Mux6~0 .lut_mask = 64'h330033FF550F550F;
defparam \Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N24
cyclonev_lcell_comb \memin[25]~133 (
// Equation(s):
// \memin[25]~133_combout  = ( !\Selector71~4_combout  & ( (\WideOr23~0_combout  & (((!\Selector72~4_combout  & (\Mux6~0_combout )) # (\Selector72~4_combout  & ((\Mux6~1_combout )))))) ) ) # ( \Selector71~4_combout  & ( (\WideOr23~0_combout  & 
// ((!\Selector72~4_combout  & (((\Mux6~2_combout )))) # (\Selector72~4_combout  & (\Mux6~3_combout )))) ) )

	.dataa(!\WideOr23~0_combout ),
	.datab(!\Mux6~3_combout ),
	.datac(!\Mux6~2_combout ),
	.datad(!\Selector72~4_combout ),
	.datae(!\Selector71~4_combout ),
	.dataf(!\Mux6~1_combout ),
	.datag(!\Mux6~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[25]~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[25]~133 .extended_lut = "on";
defparam \memin[25]~133 .lut_mask = 64'h0500051105550511;
defparam \memin[25]~133 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y17_N22
dffeas \A[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[25]~48_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[25]),
	.prn(vcc));
// synopsys translate_off
defparam \A[25] .is_wysiwyg = "true";
defparam \A[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y21_N47
dffeas \B[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[25]~48_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[25]),
	.prn(vcc));
// synopsys translate_off
defparam \B[25] .is_wysiwyg = "true";
defparam \B[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N30
cyclonev_lcell_comb \Selector38~5 (
// Equation(s):
// \Selector38~5_combout  = ( B[25] & ( IR[26] & ( !A[25] $ (IR[27]) ) ) ) # ( !B[25] & ( IR[26] & ( (A[25] & !IR[27]) ) ) ) # ( B[25] & ( !IR[26] & ( IR[27] ) ) ) # ( !B[25] & ( !IR[26] & ( (A[25] & IR[27]) ) ) )

	.dataa(gnd),
	.datab(!A[25]),
	.datac(gnd),
	.datad(!IR[27]),
	.datae(!B[25]),
	.dataf(!IR[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~5 .extended_lut = "off";
defparam \Selector38~5 .lut_mask = 64'h003300FF3300CC33;
defparam \Selector38~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N48
cyclonev_lcell_comb \memin[17]~6 (
// Equation(s):
// \memin[17]~6_combout  = ( \ShOff~0_combout  & ( !IR[23] ) ) # ( !\ShOff~0_combout  & ( (!IR[23] & \WideOr21~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!IR[23]),
	.datad(!\WideOr21~0_combout ),
	.datae(gnd),
	.dataf(!\ShOff~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[17]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[17]~6 .extended_lut = "off";
defparam \memin[17]~6 .lut_mask = 64'h00F000F0F0F0F0F0;
defparam \memin[17]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N18
cyclonev_lcell_comb \regs[10][24]~feeder (
// Equation(s):
// \regs[10][24]~feeder_combout  = ( \memin[24]~51_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[24]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[10][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[10][24]~feeder .extended_lut = "off";
defparam \regs[10][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[10][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y13_N19
dffeas \regs[10][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[10][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][24] .is_wysiwyg = "true";
defparam \regs[10][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N54
cyclonev_lcell_comb \regs[9][24]~feeder (
// Equation(s):
// \regs[9][24]~feeder_combout  = ( \memin[24]~51_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[24]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][24]~feeder .extended_lut = "off";
defparam \regs[9][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N56
dffeas \regs[9][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][24] .is_wysiwyg = "true";
defparam \regs[9][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N31
dffeas \regs[8][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[24]~51_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][24] .is_wysiwyg = "true";
defparam \regs[8][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N50
dffeas \regs[11][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[24]~51_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][24] .is_wysiwyg = "true";
defparam \regs[11][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N48
cyclonev_lcell_comb \Mux7~2 (
// Equation(s):
// \Mux7~2_combout  = ( \regs[11][24]~q  & ( \Selector71~4_combout  & ( (\Selector72~4_combout ) # (\regs[10][24]~q ) ) ) ) # ( !\regs[11][24]~q  & ( \Selector71~4_combout  & ( (\regs[10][24]~q  & !\Selector72~4_combout ) ) ) ) # ( \regs[11][24]~q  & ( 
// !\Selector71~4_combout  & ( (!\Selector72~4_combout  & ((\regs[8][24]~q ))) # (\Selector72~4_combout  & (\regs[9][24]~q )) ) ) ) # ( !\regs[11][24]~q  & ( !\Selector71~4_combout  & ( (!\Selector72~4_combout  & ((\regs[8][24]~q ))) # (\Selector72~4_combout 
//  & (\regs[9][24]~q )) ) ) )

	.dataa(!\regs[10][24]~q ),
	.datab(!\regs[9][24]~q ),
	.datac(!\regs[8][24]~q ),
	.datad(!\Selector72~4_combout ),
	.datae(!\regs[11][24]~q ),
	.dataf(!\Selector71~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~2 .extended_lut = "off";
defparam \Mux7~2 .lut_mask = 64'h0F330F33550055FF;
defparam \Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N10
dffeas \regs[14][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[24]~51_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][24] .is_wysiwyg = "true";
defparam \regs[14][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N53
dffeas \regs[15][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[24]~51_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][24] .is_wysiwyg = "true";
defparam \regs[15][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N28
dffeas \regs[12][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[24]~51_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][24] .is_wysiwyg = "true";
defparam \regs[12][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N38
dffeas \regs[13][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[24]~51_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][24] .is_wysiwyg = "true";
defparam \regs[13][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N36
cyclonev_lcell_comb \Mux7~3 (
// Equation(s):
// \Mux7~3_combout  = ( \regs[13][24]~q  & ( \Selector72~4_combout  & ( (!\Selector71~4_combout ) # (\regs[15][24]~q ) ) ) ) # ( !\regs[13][24]~q  & ( \Selector72~4_combout  & ( (\Selector71~4_combout  & \regs[15][24]~q ) ) ) ) # ( \regs[13][24]~q  & ( 
// !\Selector72~4_combout  & ( (!\Selector71~4_combout  & ((\regs[12][24]~q ))) # (\Selector71~4_combout  & (\regs[14][24]~q )) ) ) ) # ( !\regs[13][24]~q  & ( !\Selector72~4_combout  & ( (!\Selector71~4_combout  & ((\regs[12][24]~q ))) # 
// (\Selector71~4_combout  & (\regs[14][24]~q )) ) ) )

	.dataa(!\Selector71~4_combout ),
	.datab(!\regs[14][24]~q ),
	.datac(!\regs[15][24]~q ),
	.datad(!\regs[12][24]~q ),
	.datae(!\regs[13][24]~q ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~3 .extended_lut = "off";
defparam \Mux7~3 .lut_mask = 64'h11BB11BB0505AFAF;
defparam \Mux7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N6
cyclonev_lcell_comb \regs[7][24]~feeder (
// Equation(s):
// \regs[7][24]~feeder_combout  = ( \memin[24]~51_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[24]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[7][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[7][24]~feeder .extended_lut = "off";
defparam \regs[7][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[7][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y13_N7
dffeas \regs[7][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[7][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][24] .is_wysiwyg = "true";
defparam \regs[7][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N23
dffeas \regs[5][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[24]~51_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][24] .is_wysiwyg = "true";
defparam \regs[5][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N38
dffeas \regs[6][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[24]~51_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][24] .is_wysiwyg = "true";
defparam \regs[6][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N4
dffeas \regs[4][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[24]~51_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][24] .is_wysiwyg = "true";
defparam \regs[4][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N30
cyclonev_lcell_comb \Mux7~1 (
// Equation(s):
// \Mux7~1_combout  = ( \Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[7][24]~q  ) ) ) # ( !\Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[5][24]~q  ) ) ) # ( \Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[6][24]~q  ) 
// ) ) # ( !\Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[4][24]~q  ) ) )

	.dataa(!\regs[7][24]~q ),
	.datab(!\regs[5][24]~q ),
	.datac(!\regs[6][24]~q ),
	.datad(!\regs[4][24]~q ),
	.datae(!\Selector71~4_combout ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~1 .extended_lut = "off";
defparam \Mux7~1 .lut_mask = 64'h00FF0F0F33335555;
defparam \Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y19_N44
dffeas \regs[0][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[24]~51_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][24] .is_wysiwyg = "true";
defparam \regs[0][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N56
dffeas \regs[2][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[24]~51_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][24] .is_wysiwyg = "true";
defparam \regs[2][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N40
dffeas \regs[1][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[24]~51_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][24] .is_wysiwyg = "true";
defparam \regs[1][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N29
dffeas \regs[3][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[24]~51_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][24] .is_wysiwyg = "true";
defparam \regs[3][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N27
cyclonev_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = ( \regs[3][24]~q  & ( \Selector72~4_combout  & ( (\regs[1][24]~q ) # (\Selector71~4_combout ) ) ) ) # ( !\regs[3][24]~q  & ( \Selector72~4_combout  & ( (!\Selector71~4_combout  & \regs[1][24]~q ) ) ) ) # ( \regs[3][24]~q  & ( 
// !\Selector72~4_combout  & ( (!\Selector71~4_combout  & (\regs[0][24]~q )) # (\Selector71~4_combout  & ((\regs[2][24]~q ))) ) ) ) # ( !\regs[3][24]~q  & ( !\Selector72~4_combout  & ( (!\Selector71~4_combout  & (\regs[0][24]~q )) # (\Selector71~4_combout  & 
// ((\regs[2][24]~q ))) ) ) )

	.dataa(!\regs[0][24]~q ),
	.datab(!\Selector71~4_combout ),
	.datac(!\regs[2][24]~q ),
	.datad(!\regs[1][24]~q ),
	.datae(!\regs[3][24]~q ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~0 .extended_lut = "off";
defparam \Mux7~0 .lut_mask = 64'h4747474700CC33FF;
defparam \Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N0
cyclonev_lcell_comb \memin[24]~129 (
// Equation(s):
// \memin[24]~129_combout  = ( !\Selector69~4_combout  & ( (\WideOr23~0_combout  & ((!\Selector70~4_combout  & (\Mux7~0_combout )) # (\Selector70~4_combout  & (((\Mux7~1_combout )))))) ) ) # ( \Selector69~4_combout  & ( (\WideOr23~0_combout  & 
// ((!\Selector70~4_combout  & (\Mux7~2_combout )) # (\Selector70~4_combout  & (((\Mux7~3_combout )))))) ) )

	.dataa(!\WideOr23~0_combout ),
	.datab(!\Selector70~4_combout ),
	.datac(!\Mux7~2_combout ),
	.datad(!\Mux7~3_combout ),
	.datae(!\Selector69~4_combout ),
	.dataf(!\Mux7~1_combout ),
	.datag(!\Mux7~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[24]~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[24]~129 .extended_lut = "on";
defparam \memin[24]~129 .lut_mask = 64'h0404041515150415;
defparam \memin[24]~129 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y19_N13
dffeas \A[24]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[24]~51_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[24]~DUPLICATE .is_wysiwyg = "true";
defparam \A[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N18
cyclonev_lcell_comb \Selector39~5 (
// Equation(s):
// \Selector39~5_combout  = ( IR[27] & ( (!IR[26] & ((\B[24]~DUPLICATE_q ) # (\A[24]~DUPLICATE_q ))) # (IR[26] & (\A[24]~DUPLICATE_q  & \B[24]~DUPLICATE_q )) ) ) # ( !IR[27] & ( (IR[26] & (!\A[24]~DUPLICATE_q  $ (!\B[24]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!IR[26]),
	.datac(!\A[24]~DUPLICATE_q ),
	.datad(!\B[24]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!IR[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~5 .extended_lut = "off";
defparam \Selector39~5 .lut_mask = 64'h033003300CCF0CCF;
defparam \Selector39~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N38
dffeas \IR[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~28_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[21]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[21] .is_wysiwyg = "true";
defparam \IR[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y17_N37
dffeas \A[23]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[23]~8_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[23]~DUPLICATE .is_wysiwyg = "true";
defparam \A[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N31
dffeas \regs[6][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[22]~11_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][22] .is_wysiwyg = "true";
defparam \regs[6][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N49
dffeas \regs[5][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[22]~11_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][22] .is_wysiwyg = "true";
defparam \regs[5][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N49
dffeas \regs[4][22]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[22]~11_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][22]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[4][22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y15_N20
dffeas \regs[7][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[22]~11_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][22] .is_wysiwyg = "true";
defparam \regs[7][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N18
cyclonev_lcell_comb \Mux9~1 (
// Equation(s):
// \Mux9~1_combout  = ( \regs[7][22]~q  & ( \Selector71~4_combout  & ( (\Selector72~4_combout ) # (\regs[6][22]~q ) ) ) ) # ( !\regs[7][22]~q  & ( \Selector71~4_combout  & ( (\regs[6][22]~q  & !\Selector72~4_combout ) ) ) ) # ( \regs[7][22]~q  & ( 
// !\Selector71~4_combout  & ( (!\Selector72~4_combout  & ((\regs[4][22]~DUPLICATE_q ))) # (\Selector72~4_combout  & (\regs[5][22]~q )) ) ) ) # ( !\regs[7][22]~q  & ( !\Selector71~4_combout  & ( (!\Selector72~4_combout  & ((\regs[4][22]~DUPLICATE_q ))) # 
// (\Selector72~4_combout  & (\regs[5][22]~q )) ) ) )

	.dataa(!\regs[6][22]~q ),
	.datab(!\regs[5][22]~q ),
	.datac(!\regs[4][22]~DUPLICATE_q ),
	.datad(!\Selector72~4_combout ),
	.datae(!\regs[7][22]~q ),
	.dataf(!\Selector71~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~1 .extended_lut = "off";
defparam \Mux9~1 .lut_mask = 64'h0F330F33550055FF;
defparam \Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N29
dffeas \regs[8][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[22]~11_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][22] .is_wysiwyg = "true";
defparam \regs[8][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N36
cyclonev_lcell_comb \regs[11][22]~feeder (
// Equation(s):
// \regs[11][22]~feeder_combout  = ( \memin[22]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[22]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[11][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[11][22]~feeder .extended_lut = "off";
defparam \regs[11][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[11][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y14_N38
dffeas \regs[11][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[11][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][22] .is_wysiwyg = "true";
defparam \regs[11][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y14_N59
dffeas \regs[10][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[22]~11_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][22] .is_wysiwyg = "true";
defparam \regs[10][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N50
dffeas \regs[9][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[22]~11_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][22] .is_wysiwyg = "true";
defparam \regs[9][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N18
cyclonev_lcell_comb \Mux9~2 (
// Equation(s):
// \Mux9~2_combout  = ( \regs[9][22]~q  & ( \Selector71~4_combout  & ( (!\Selector72~4_combout  & ((\regs[10][22]~q ))) # (\Selector72~4_combout  & (\regs[11][22]~q )) ) ) ) # ( !\regs[9][22]~q  & ( \Selector71~4_combout  & ( (!\Selector72~4_combout  & 
// ((\regs[10][22]~q ))) # (\Selector72~4_combout  & (\regs[11][22]~q )) ) ) ) # ( \regs[9][22]~q  & ( !\Selector71~4_combout  & ( (\regs[8][22]~q ) # (\Selector72~4_combout ) ) ) ) # ( !\regs[9][22]~q  & ( !\Selector71~4_combout  & ( (!\Selector72~4_combout 
//  & \regs[8][22]~q ) ) ) )

	.dataa(!\Selector72~4_combout ),
	.datab(!\regs[8][22]~q ),
	.datac(!\regs[11][22]~q ),
	.datad(!\regs[10][22]~q ),
	.datae(!\regs[9][22]~q ),
	.dataf(!\Selector71~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~2 .extended_lut = "off";
defparam \Mux9~2 .lut_mask = 64'h2222777705AF05AF;
defparam \Mux9~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N36
cyclonev_lcell_comb \regs[13][22]~feeder (
// Equation(s):
// \regs[13][22]~feeder_combout  = ( \memin[22]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[22]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][22]~feeder .extended_lut = "off";
defparam \regs[13][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y15_N37
dffeas \regs[13][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][22] .is_wysiwyg = "true";
defparam \regs[13][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y17_N22
dffeas \regs[14][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[22]~11_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][22] .is_wysiwyg = "true";
defparam \regs[14][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y15_N20
dffeas \regs[15][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[22]~11_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][22] .is_wysiwyg = "true";
defparam \regs[15][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y15_N22
dffeas \regs[12][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[22]~11_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][22] .is_wysiwyg = "true";
defparam \regs[12][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y15_N0
cyclonev_lcell_comb \Mux9~3 (
// Equation(s):
// \Mux9~3_combout  = ( \regs[12][22]~q  & ( \Selector72~4_combout  & ( (!\Selector71~4_combout  & (\regs[13][22]~q )) # (\Selector71~4_combout  & ((\regs[15][22]~q ))) ) ) ) # ( !\regs[12][22]~q  & ( \Selector72~4_combout  & ( (!\Selector71~4_combout  & 
// (\regs[13][22]~q )) # (\Selector71~4_combout  & ((\regs[15][22]~q ))) ) ) ) # ( \regs[12][22]~q  & ( !\Selector72~4_combout  & ( (!\Selector71~4_combout ) # (\regs[14][22]~q ) ) ) ) # ( !\regs[12][22]~q  & ( !\Selector72~4_combout  & ( (\regs[14][22]~q  & 
// \Selector71~4_combout ) ) ) )

	.dataa(!\regs[13][22]~q ),
	.datab(!\regs[14][22]~q ),
	.datac(!\regs[15][22]~q ),
	.datad(!\Selector71~4_combout ),
	.datae(!\regs[12][22]~q ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~3 .extended_lut = "off";
defparam \Mux9~3 .lut_mask = 64'h0033FF33550F550F;
defparam \Mux9~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y14_N22
dffeas \regs[2][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[22]~11_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][22] .is_wysiwyg = "true";
defparam \regs[2][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y19_N0
cyclonev_lcell_comb \regs[0][22]~feeder (
// Equation(s):
// \regs[0][22]~feeder_combout  = ( \memin[22]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[22]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][22]~feeder .extended_lut = "off";
defparam \regs[0][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y19_N1
dffeas \regs[0][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][22] .is_wysiwyg = "true";
defparam \regs[0][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y15_N49
dffeas \regs[1][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[22]~11_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][22] .is_wysiwyg = "true";
defparam \regs[1][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y15_N1
dffeas \regs[3][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[22]~11_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][22] .is_wysiwyg = "true";
defparam \regs[3][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y15_N0
cyclonev_lcell_comb \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = ( \regs[3][22]~q  & ( \Selector71~4_combout  & ( (\Selector72~4_combout ) # (\regs[2][22]~q ) ) ) ) # ( !\regs[3][22]~q  & ( \Selector71~4_combout  & ( (\regs[2][22]~q  & !\Selector72~4_combout ) ) ) ) # ( \regs[3][22]~q  & ( 
// !\Selector71~4_combout  & ( (!\Selector72~4_combout  & (\regs[0][22]~q )) # (\Selector72~4_combout  & ((\regs[1][22]~q ))) ) ) ) # ( !\regs[3][22]~q  & ( !\Selector71~4_combout  & ( (!\Selector72~4_combout  & (\regs[0][22]~q )) # (\Selector72~4_combout  & 
// ((\regs[1][22]~q ))) ) ) )

	.dataa(!\regs[2][22]~q ),
	.datab(!\regs[0][22]~q ),
	.datac(!\regs[1][22]~q ),
	.datad(!\Selector72~4_combout ),
	.datae(!\regs[3][22]~q ),
	.dataf(!\Selector71~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~0 .extended_lut = "off";
defparam \Mux9~0 .lut_mask = 64'h330F330F550055FF;
defparam \Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N24
cyclonev_lcell_comb \memin[22]~165 (
// Equation(s):
// \memin[22]~165_combout  = ( !\Selector69~4_combout  & ( (\WideOr23~0_combout  & ((!\Selector70~4_combout  & (((\Mux9~0_combout )))) # (\Selector70~4_combout  & (\Mux9~1_combout )))) ) ) # ( \Selector69~4_combout  & ( ((\WideOr23~0_combout  & 
// ((!\Selector70~4_combout  & (\Mux9~2_combout )) # (\Selector70~4_combout  & ((\Mux9~3_combout )))))) ) )

	.dataa(!\Mux9~1_combout ),
	.datab(!\Selector70~4_combout ),
	.datac(!\Mux9~2_combout ),
	.datad(!\WideOr23~0_combout ),
	.datae(!\Selector69~4_combout ),
	.dataf(!\Mux9~3_combout ),
	.datag(!\Mux9~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[22]~165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[22]~165 .extended_lut = "on";
defparam \memin[22]~165 .lut_mask = 64'h001D000C001D003F;
defparam \memin[22]~165 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y20_N16
dffeas \A[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[22]~11_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[22]),
	.prn(vcc));
// synopsys translate_off
defparam \A[22] .is_wysiwyg = "true";
defparam \A[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y18_N48
cyclonev_lcell_comb \Selector41~4 (
// Equation(s):
// \Selector41~4_combout  = ( B[22] & ( !IR[27] $ (((!IR[26]) # (A[22]))) ) ) # ( !B[22] & ( (A[22] & (!IR[27] $ (!IR[26]))) ) )

	.dataa(!A[22]),
	.datab(gnd),
	.datac(!IR[27]),
	.datad(!IR[26]),
	.datae(gnd),
	.dataf(!B[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~4 .extended_lut = "off";
defparam \Selector41~4 .lut_mask = 64'h055005500FA50FA5;
defparam \Selector41~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y20_N17
dffeas \A[22]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[22]~11_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[22]~DUPLICATE .is_wysiwyg = "true";
defparam \A[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N58
dffeas \B[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[21]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[21]),
	.prn(vcc));
// synopsys translate_off
defparam \B[21] .is_wysiwyg = "true";
defparam \B[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y20_N10
dffeas \A[21]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[21]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[21]~DUPLICATE .is_wysiwyg = "true";
defparam \A[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y21_N24
cyclonev_lcell_comb \Selector42~4 (
// Equation(s):
// \Selector42~4_combout  = ( \A[21]~DUPLICATE_q  & ( \Selector32~0_combout  & ( !IR[27] $ (((!IR[26]) # (B[21]))) ) ) ) # ( !\A[21]~DUPLICATE_q  & ( \Selector32~0_combout  & ( (B[21] & (!IR[27] $ (!IR[26]))) ) ) )

	.dataa(!IR[27]),
	.datab(!IR[26]),
	.datac(!B[21]),
	.datad(gnd),
	.datae(!\A[21]~DUPLICATE_q ),
	.dataf(!\Selector32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~4 .extended_lut = "off";
defparam \Selector42~4 .lut_mask = 64'h0000000006066565;
defparam \Selector42~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y17_N23
dffeas \dmem_rtl_0_bypass[69] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[20]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[69]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[69] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[69] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N57
cyclonev_lcell_comb \dmem_rtl_0_bypass[70]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[70]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[70]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[70]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[70]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[70]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y17_N59
dffeas \dmem_rtl_0_bypass[70] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[70]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[70]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[70] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[70] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N14
dffeas \dmem_rtl_0|auto_generated|addrstall_reg_b[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem_rtl_0|auto_generated|addrstall_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|addrstall_reg_b[0] .is_wysiwyg = "true";
defparam \dmem_rtl_0|auto_generated|addrstall_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N12
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|_~0 (
// Equation(s):
// \dmem_rtl_0|auto_generated|_~0_combout  = ( \dmem_rtl_0|auto_generated|addrstall_reg_b [0] & ( \Mux16~4_combout  & ( (!\memin[15]~96_combout ) # ((!\LdMAR~0_combout ) # ((\WideOr23~0_combout ) # (\memin[15]~94_combout ))) ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|addrstall_reg_b [0] & ( \Mux16~4_combout  & ( (\LdMAR~0_combout  & ((!\memin[15]~96_combout ) # ((\WideOr23~0_combout ) # (\memin[15]~94_combout )))) ) ) ) # ( \dmem_rtl_0|auto_generated|addrstall_reg_b [0] & ( 
// !\Mux16~4_combout  & ( (!\memin[15]~96_combout ) # ((!\LdMAR~0_combout ) # (\memin[15]~94_combout )) ) ) ) # ( !\dmem_rtl_0|auto_generated|addrstall_reg_b [0] & ( !\Mux16~4_combout  & ( (\LdMAR~0_combout  & ((!\memin[15]~96_combout ) # 
// (\memin[15]~94_combout ))) ) ) )

	.dataa(!\memin[15]~96_combout ),
	.datab(!\LdMAR~0_combout ),
	.datac(!\memin[15]~94_combout ),
	.datad(!\WideOr23~0_combout ),
	.datae(!\dmem_rtl_0|auto_generated|addrstall_reg_b [0]),
	.dataf(!\Mux16~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|_~0 .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|_~0 .lut_mask = 64'h2323EFEF2333EFFF;
defparam \dmem_rtl_0|auto_generated|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N2
dffeas \MAR[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[2]~58_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[2]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[2] .is_wysiwyg = "true";
defparam \MAR[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N28
dffeas \MAR[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[3]~62_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[3]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[3] .is_wysiwyg = "true";
defparam \MAR[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N30
cyclonev_lcell_comb \memin[4]~64 (
// Equation(s):
// \memin[4]~64_combout  = ( !\DrPC~0_combout  & ( PC[4] & ( (!\IR[10]~DUPLICATE_q  & (!\ShOff~0_combout  & ((!\WideOr21~0_combout ) # (IR[12])))) # (\IR[10]~DUPLICATE_q  & (((!\WideOr21~0_combout )) # (IR[12]))) ) ) ) # ( \DrPC~0_combout  & ( !PC[4] & ( 
// (!\IR[10]~DUPLICATE_q  & (!\ShOff~0_combout  & ((!\WideOr21~0_combout ) # (IR[12])))) # (\IR[10]~DUPLICATE_q  & (((!\WideOr21~0_combout )) # (IR[12]))) ) ) ) # ( !\DrPC~0_combout  & ( !PC[4] & ( (!\IR[10]~DUPLICATE_q  & (!\ShOff~0_combout  & 
// ((!\WideOr21~0_combout ) # (IR[12])))) # (\IR[10]~DUPLICATE_q  & (((!\WideOr21~0_combout )) # (IR[12]))) ) ) )

	.dataa(!\IR[10]~DUPLICATE_q ),
	.datab(!IR[12]),
	.datac(!\WideOr21~0_combout ),
	.datad(!\ShOff~0_combout ),
	.datae(!\DrPC~0_combout ),
	.dataf(!PC[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[4]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[4]~64 .extended_lut = "off";
defparam \memin[4]~64 .lut_mask = 64'hF351F351F3510000;
defparam \memin[4]~64 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y18_N51
cyclonev_lcell_comb \dmem_rtl_0_bypass[38]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[38]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[38]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[38]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[38]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y18_N53
dffeas \dmem_rtl_0_bypass[38] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[38]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y18_N32
dffeas \dmem_rtl_0_bypass[37] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[37]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N5
dffeas \B[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[5]~68_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[5]),
	.prn(vcc));
// synopsys translate_off
defparam \B[5] .is_wysiwyg = "true";
defparam \B[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N23
dffeas \A[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[5]~68_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[5]),
	.prn(vcc));
// synopsys translate_off
defparam \A[5] .is_wysiwyg = "true";
defparam \A[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N57
cyclonev_lcell_comb \Selector58~6 (
// Equation(s):
// \Selector58~6_combout  = ( IR[27] & ( (!B[5] & (!IR[26] & A[5])) # (B[5] & ((!IR[26]) # (A[5]))) ) ) # ( !IR[27] & ( (IR[26] & (!B[5] $ (!A[5]))) ) )

	.dataa(!B[5]),
	.datab(gnd),
	.datac(!IR[26]),
	.datad(!A[5]),
	.datae(gnd),
	.dataf(!IR[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector58~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector58~6 .extended_lut = "off";
defparam \Selector58~6 .lut_mask = 64'h050A050A50F550F5;
defparam \Selector58~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N4
dffeas \B[5]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[5]~68_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[5]~DUPLICATE .is_wysiwyg = "true";
defparam \B[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N22
dffeas \A[5]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[5]~68_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[5]~DUPLICATE .is_wysiwyg = "true";
defparam \A[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N37
dffeas \A[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~65_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[4]),
	.prn(vcc));
// synopsys translate_off
defparam \A[4] .is_wysiwyg = "true";
defparam \A[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N34
dffeas \B[4]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~65_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[4]~DUPLICATE .is_wysiwyg = "true";
defparam \B[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y20_N59
dffeas \B[3]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[3]~62_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[3]~DUPLICATE .is_wysiwyg = "true";
defparam \B[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N41
dffeas \A[3]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[3]~62_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[3]~DUPLICATE .is_wysiwyg = "true";
defparam \A[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N31
dffeas \A[2]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[2]~58_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[2]~DUPLICATE .is_wysiwyg = "true";
defparam \A[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y20_N29
dffeas \B[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[2]~58_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[2]),
	.prn(vcc));
// synopsys translate_off
defparam \B[2] .is_wysiwyg = "true";
defparam \B[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y17_N17
dffeas \PC[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~54_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdPC~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[1] .is_wysiwyg = "true";
defparam \PC[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N24
cyclonev_lcell_comb \memin[1]~53 (
// Equation(s):
// \memin[1]~53_combout  = ( \DrPC~0_combout  & ( ((\WideOr21~0_combout  & !IR[9])) # (PC[1]) ) ) # ( !\DrPC~0_combout  & ( (\WideOr21~0_combout  & !IR[9]) ) )

	.dataa(!\WideOr21~0_combout ),
	.datab(!PC[1]),
	.datac(!IR[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DrPC~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[1]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[1]~53 .extended_lut = "off";
defparam \memin[1]~53 .lut_mask = 64'h5050505073737373;
defparam \memin[1]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N0
cyclonev_lcell_comb \dmem_rtl_0_bypass[30]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[30]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[30]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y20_N2
dffeas \dmem_rtl_0_bypass[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[30]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N9
cyclonev_lcell_comb \dmem_rtl_0_bypass[29]~0 (
// Equation(s):
// \dmem_rtl_0_bypass[29]~0_combout  = ( !\memin[0]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[29]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[29]~0 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[29]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[29]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y20_N10
dffeas \dmem_rtl_0_bypass[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[29]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[29]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N52
dffeas \PC[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[0]~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LdPC~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[0] .is_wysiwyg = "true";
defparam \PC[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N45
cyclonev_lcell_comb \memin[0]~3 (
// Equation(s):
// \memin[0]~3_combout  = ( PC[0] & ( ((IR[8] & \WideOr21~0_combout )) # (\DrPC~0_combout ) ) ) # ( !PC[0] & ( (IR[8] & \WideOr21~0_combout ) ) )

	.dataa(gnd),
	.datab(!IR[8]),
	.datac(!\DrPC~0_combout ),
	.datad(!\WideOr21~0_combout ),
	.datae(gnd),
	.dataf(!PC[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[0]~3 .extended_lut = "off";
defparam \memin[0]~3 .lut_mask = 64'h003300330F3F0F3F;
defparam \memin[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N36
cyclonev_lcell_comb \dmem~73 (
// Equation(s):
// \dmem~73_combout  = !\memin[0]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memin[0]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~73 .extended_lut = "off";
defparam \dmem~73 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \dmem~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y20_N38
dffeas \dmem~1 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~1 .is_wysiwyg = "true";
defparam \dmem~1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N42
cyclonev_lcell_comb \memin[7]~73 (
// Equation(s):
// \memin[7]~73_combout  = ( \DrPC~0_combout  & ( \WideOr21~0_combout  & ( (IR[15] & (!PC[7] & ((!\ShOff~0_combout ) # (!IR[13])))) ) ) ) # ( !\DrPC~0_combout  & ( \WideOr21~0_combout  & ( (IR[15] & ((!\ShOff~0_combout ) # (!IR[13]))) ) ) ) # ( 
// \DrPC~0_combout  & ( !\WideOr21~0_combout  & ( (!PC[7] & ((!\ShOff~0_combout ) # (!IR[13]))) ) ) ) # ( !\DrPC~0_combout  & ( !\WideOr21~0_combout  & ( (!\ShOff~0_combout ) # (!IR[13]) ) ) )

	.dataa(!IR[15]),
	.datab(!\ShOff~0_combout ),
	.datac(!PC[7]),
	.datad(!IR[13]),
	.datae(!\DrPC~0_combout ),
	.dataf(!\WideOr21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~73 .extended_lut = "off";
defparam \memin[7]~73 .lut_mask = 64'hFFCCF0C055445040;
defparam \memin[7]~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y16_N55
dffeas \regs[0][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~74_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][7] .is_wysiwyg = "true";
defparam \regs[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y17_N5
dffeas \regs[8][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~74_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][7] .is_wysiwyg = "true";
defparam \regs[8][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y16_N49
dffeas \regs[12][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~74_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][7] .is_wysiwyg = "true";
defparam \regs[12][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N58
dffeas \regs[4][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~74_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][7] .is_wysiwyg = "true";
defparam \regs[4][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N57
cyclonev_lcell_comb \Mux24~0 (
// Equation(s):
// \Mux24~0_combout  = ( \regs[4][7]~q  & ( \Selector69~4_combout  & ( (!\Selector70~4_combout  & (\regs[8][7]~q )) # (\Selector70~4_combout  & ((\regs[12][7]~q ))) ) ) ) # ( !\regs[4][7]~q  & ( \Selector69~4_combout  & ( (!\Selector70~4_combout  & 
// (\regs[8][7]~q )) # (\Selector70~4_combout  & ((\regs[12][7]~q ))) ) ) ) # ( \regs[4][7]~q  & ( !\Selector69~4_combout  & ( (\Selector70~4_combout ) # (\regs[0][7]~q ) ) ) ) # ( !\regs[4][7]~q  & ( !\Selector69~4_combout  & ( (\regs[0][7]~q  & 
// !\Selector70~4_combout ) ) ) )

	.dataa(!\regs[0][7]~q ),
	.datab(!\regs[8][7]~q ),
	.datac(!\Selector70~4_combout ),
	.datad(!\regs[12][7]~q ),
	.datae(!\regs[4][7]~q ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~0 .extended_lut = "off";
defparam \Mux24~0 .lut_mask = 64'h50505F5F303F303F;
defparam \Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N45
cyclonev_lcell_comb \regs[2][7]~feeder (
// Equation(s):
// \regs[2][7]~feeder_combout  = ( \memin[7]~74_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[7]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][7]~feeder .extended_lut = "off";
defparam \regs[2][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N46
dffeas \regs[2][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][7] .is_wysiwyg = "true";
defparam \regs[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N32
dffeas \regs[10][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~74_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][7] .is_wysiwyg = "true";
defparam \regs[10][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N0
cyclonev_lcell_comb \regs[6][7]~feeder (
// Equation(s):
// \regs[6][7]~feeder_combout  = ( \memin[7]~74_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[7]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][7]~feeder .extended_lut = "off";
defparam \regs[6][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y16_N1
dffeas \regs[6][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][7] .is_wysiwyg = "true";
defparam \regs[6][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N2
dffeas \regs[14][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~74_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][7] .is_wysiwyg = "true";
defparam \regs[14][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N0
cyclonev_lcell_comb \Mux24~2 (
// Equation(s):
// \Mux24~2_combout  = ( \regs[14][7]~q  & ( \Selector69~4_combout  & ( (\Selector70~4_combout ) # (\regs[10][7]~q ) ) ) ) # ( !\regs[14][7]~q  & ( \Selector69~4_combout  & ( (\regs[10][7]~q  & !\Selector70~4_combout ) ) ) ) # ( \regs[14][7]~q  & ( 
// !\Selector69~4_combout  & ( (!\Selector70~4_combout  & (\regs[2][7]~q )) # (\Selector70~4_combout  & ((\regs[6][7]~q ))) ) ) ) # ( !\regs[14][7]~q  & ( !\Selector69~4_combout  & ( (!\Selector70~4_combout  & (\regs[2][7]~q )) # (\Selector70~4_combout  & 
// ((\regs[6][7]~q ))) ) ) )

	.dataa(!\regs[2][7]~q ),
	.datab(!\regs[10][7]~q ),
	.datac(!\regs[6][7]~q ),
	.datad(!\Selector70~4_combout ),
	.datae(!\regs[14][7]~q ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~2 .extended_lut = "off";
defparam \Mux24~2 .lut_mask = 64'h550F550F330033FF;
defparam \Mux24~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N2
dffeas \regs[11][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~74_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][7] .is_wysiwyg = "true";
defparam \regs[11][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N48
cyclonev_lcell_comb \regs[7][7]~feeder (
// Equation(s):
// \regs[7][7]~feeder_combout  = ( \memin[7]~74_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[7]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[7][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[7][7]~feeder .extended_lut = "off";
defparam \regs[7][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[7][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N49
dffeas \regs[7][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[7][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][7] .is_wysiwyg = "true";
defparam \regs[7][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N12
cyclonev_lcell_comb \regs[3][7]~feeder (
// Equation(s):
// \regs[3][7]~feeder_combout  = ( \memin[7]~74_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[7]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][7]~feeder .extended_lut = "off";
defparam \regs[3][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N13
dffeas \regs[3][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][7] .is_wysiwyg = "true";
defparam \regs[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y14_N20
dffeas \regs[15][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~74_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][7] .is_wysiwyg = "true";
defparam \regs[15][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N18
cyclonev_lcell_comb \Mux24~3 (
// Equation(s):
// \Mux24~3_combout  = ( \regs[15][7]~q  & ( \Selector70~4_combout  & ( (\Selector69~4_combout ) # (\regs[7][7]~q ) ) ) ) # ( !\regs[15][7]~q  & ( \Selector70~4_combout  & ( (\regs[7][7]~q  & !\Selector69~4_combout ) ) ) ) # ( \regs[15][7]~q  & ( 
// !\Selector70~4_combout  & ( (!\Selector69~4_combout  & ((\regs[3][7]~q ))) # (\Selector69~4_combout  & (\regs[11][7]~q )) ) ) ) # ( !\regs[15][7]~q  & ( !\Selector70~4_combout  & ( (!\Selector69~4_combout  & ((\regs[3][7]~q ))) # (\Selector69~4_combout  & 
// (\regs[11][7]~q )) ) ) )

	.dataa(!\regs[11][7]~q ),
	.datab(!\regs[7][7]~q ),
	.datac(!\Selector69~4_combout ),
	.datad(!\regs[3][7]~q ),
	.datae(!\regs[15][7]~q ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~3 .extended_lut = "off";
defparam \Mux24~3 .lut_mask = 64'h05F505F530303F3F;
defparam \Mux24~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y16_N20
dffeas \regs[1][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~74_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][7] .is_wysiwyg = "true";
defparam \regs[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N40
dffeas \regs[13][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~74_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][7] .is_wysiwyg = "true";
defparam \regs[13][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N6
cyclonev_lcell_comb \regs[9][7]~feeder (
// Equation(s):
// \regs[9][7]~feeder_combout  = ( \memin[7]~74_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[7]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][7]~feeder .extended_lut = "off";
defparam \regs[9][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y14_N7
dffeas \regs[9][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][7] .is_wysiwyg = "true";
defparam \regs[9][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N14
dffeas \regs[5][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~74_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][7] .is_wysiwyg = "true";
defparam \regs[5][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N12
cyclonev_lcell_comb \Mux24~1 (
// Equation(s):
// \Mux24~1_combout  = ( \regs[5][7]~q  & ( \Selector69~4_combout  & ( (!\Selector70~4_combout  & ((\regs[9][7]~q ))) # (\Selector70~4_combout  & (\regs[13][7]~q )) ) ) ) # ( !\regs[5][7]~q  & ( \Selector69~4_combout  & ( (!\Selector70~4_combout  & 
// ((\regs[9][7]~q ))) # (\Selector70~4_combout  & (\regs[13][7]~q )) ) ) ) # ( \regs[5][7]~q  & ( !\Selector69~4_combout  & ( (\Selector70~4_combout ) # (\regs[1][7]~q ) ) ) ) # ( !\regs[5][7]~q  & ( !\Selector69~4_combout  & ( (\regs[1][7]~q  & 
// !\Selector70~4_combout ) ) ) )

	.dataa(!\regs[1][7]~q ),
	.datab(!\Selector70~4_combout ),
	.datac(!\regs[13][7]~q ),
	.datad(!\regs[9][7]~q ),
	.datae(!\regs[5][7]~q ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~1 .extended_lut = "off";
defparam \Mux24~1 .lut_mask = 64'h4444777703CF03CF;
defparam \Mux24~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N42
cyclonev_lcell_comb \Mux24~4 (
// Equation(s):
// \Mux24~4_combout  = ( \Mux24~3_combout  & ( \Mux24~1_combout  & ( ((!\Selector71~4_combout  & (\Mux24~0_combout )) # (\Selector71~4_combout  & ((\Mux24~2_combout )))) # (\Selector72~4_combout ) ) ) ) # ( !\Mux24~3_combout  & ( \Mux24~1_combout  & ( 
// (!\Selector72~4_combout  & ((!\Selector71~4_combout  & (\Mux24~0_combout )) # (\Selector71~4_combout  & ((\Mux24~2_combout ))))) # (\Selector72~4_combout  & (((!\Selector71~4_combout )))) ) ) ) # ( \Mux24~3_combout  & ( !\Mux24~1_combout  & ( 
// (!\Selector72~4_combout  & ((!\Selector71~4_combout  & (\Mux24~0_combout )) # (\Selector71~4_combout  & ((\Mux24~2_combout ))))) # (\Selector72~4_combout  & (((\Selector71~4_combout )))) ) ) ) # ( !\Mux24~3_combout  & ( !\Mux24~1_combout  & ( 
// (!\Selector72~4_combout  & ((!\Selector71~4_combout  & (\Mux24~0_combout )) # (\Selector71~4_combout  & ((\Mux24~2_combout ))))) ) ) )

	.dataa(!\Selector72~4_combout ),
	.datab(!\Mux24~0_combout ),
	.datac(!\Selector71~4_combout ),
	.datad(!\Mux24~2_combout ),
	.datae(!\Mux24~3_combout ),
	.dataf(!\Mux24~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~4 .extended_lut = "off";
defparam \Mux24~4 .lut_mask = 64'h202A252F707A757F;
defparam \Mux24~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N39
cyclonev_lcell_comb \Selector24~0 (
// Equation(s):
// \Selector24~0_combout  = ( !\IR[22]~DUPLICATE_q  & ( IR[19] ) )

	.dataa(gnd),
	.datab(!IR[19]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IR[22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~0 .extended_lut = "off";
defparam \Selector24~0 .lut_mask = 64'h3333333300000000;
defparam \Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y22_N4
dffeas \A[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~74_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[7]),
	.prn(vcc));
// synopsys translate_off
defparam \A[7] .is_wysiwyg = "true";
defparam \A[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N15
cyclonev_lcell_comb \Selector21~0 (
// Equation(s):
// \Selector21~0_combout  = ( IR[20] & ( (!IR[19] & (!IR[22] & \IR[18]~DUPLICATE_q )) ) )

	.dataa(!IR[19]),
	.datab(gnd),
	.datac(!IR[22]),
	.datad(!\IR[18]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!IR[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~0 .extended_lut = "off";
defparam \Selector21~0 .lut_mask = 64'h0000000000A000A0;
defparam \Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y22_N14
dffeas \B[7]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~74_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[7]~DUPLICATE .is_wysiwyg = "true";
defparam \B[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N45
cyclonev_lcell_comb \Selector24~5 (
// Equation(s):
// \Selector24~5_combout  = ( \IR[21]~DUPLICATE_q  & ( (\Selector21~0_combout  & (!A[7] $ (!\B[7]~DUPLICATE_q ))) ) ) # ( !\IR[21]~DUPLICATE_q  & ( (\Selector21~0_combout  & (!A[7] $ (\B[7]~DUPLICATE_q ))) ) )

	.dataa(!A[7]),
	.datab(gnd),
	.datac(!\Selector21~0_combout ),
	.datad(!\B[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\IR[21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~5 .extended_lut = "off";
defparam \Selector24~5 .lut_mask = 64'h0A050A05050A050A;
defparam \Selector24~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y22_N5
dffeas \A[7]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~74_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[7]~DUPLICATE .is_wysiwyg = "true";
defparam \A[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N18
cyclonev_lcell_comb \Selector56~1 (
// Equation(s):
// \Selector56~1_combout  = ( IR[27] & ( (!\B[7]~DUPLICATE_q  & (\A[7]~DUPLICATE_q  & !IR[26])) # (\B[7]~DUPLICATE_q  & ((!IR[26]) # (\A[7]~DUPLICATE_q ))) ) ) # ( !IR[27] & ( (IR[26] & (!\B[7]~DUPLICATE_q  $ (!\A[7]~DUPLICATE_q ))) ) )

	.dataa(!\B[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\A[7]~DUPLICATE_q ),
	.datad(!IR[26]),
	.datae(gnd),
	.dataf(!IR[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~1 .extended_lut = "off";
defparam \Selector56~1 .lut_mask = 64'h005A005A5F055F05;
defparam \Selector56~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y20_N53
dffeas \A[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[6]~71_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[6]),
	.prn(vcc));
// synopsys translate_off
defparam \A[6] .is_wysiwyg = "true";
defparam \A[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y21_N49
dffeas \B[6]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[6]~71_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[6]~DUPLICATE .is_wysiwyg = "true";
defparam \B[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N15
cyclonev_lcell_comb \Add2~85 (
// Equation(s):
// \Add2~85_sumout  = SUM(( \A[5]~DUPLICATE_q  ) + ( \B[5]~DUPLICATE_q  ) + ( \Add2~82  ))
// \Add2~86  = CARRY(( \A[5]~DUPLICATE_q  ) + ( \B[5]~DUPLICATE_q  ) + ( \Add2~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[5]~DUPLICATE_q ),
	.datad(!\A[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~85_sumout ),
	.cout(\Add2~86 ),
	.shareout());
// synopsys translate_off
defparam \Add2~85 .extended_lut = "off";
defparam \Add2~85 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N18
cyclonev_lcell_comb \Add2~89 (
// Equation(s):
// \Add2~89_sumout  = SUM(( \B[6]~DUPLICATE_q  ) + ( A[6] ) + ( \Add2~86  ))
// \Add2~90  = CARRY(( \B[6]~DUPLICATE_q  ) + ( A[6] ) + ( \Add2~86  ))

	.dataa(!A[6]),
	.datab(gnd),
	.datac(!\B[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~89_sumout ),
	.cout(\Add2~90 ),
	.shareout());
// synopsys translate_off
defparam \Add2~89 .extended_lut = "off";
defparam \Add2~89 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add2~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N21
cyclonev_lcell_comb \Add2~93 (
// Equation(s):
// \Add2~93_sumout  = SUM(( \A[7]~DUPLICATE_q  ) + ( \B[7]~DUPLICATE_q  ) + ( \Add2~90  ))
// \Add2~94  = CARRY(( \A[7]~DUPLICATE_q  ) + ( \B[7]~DUPLICATE_q  ) + ( \Add2~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[7]~DUPLICATE_q ),
	.datad(!\A[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~93_sumout ),
	.cout(\Add2~94 ),
	.shareout());
// synopsys translate_off
defparam \Add2~93 .extended_lut = "off";
defparam \Add2~93 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N42
cyclonev_lcell_comb \Selector56~2 (
// Equation(s):
// \Selector56~2_combout  = ( \Selector32~3_combout  & ( (\Selector56~1_combout  & \Selector32~0_combout ) ) ) # ( !\Selector32~3_combout  & ( ((\Selector56~1_combout  & \Selector32~0_combout )) # (\Add2~93_sumout ) ) )

	.dataa(gnd),
	.datab(!\Selector56~1_combout ),
	.datac(!\Selector32~0_combout ),
	.datad(!\Add2~93_sumout ),
	.datae(gnd),
	.dataf(!\Selector32~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~2 .extended_lut = "off";
defparam \Selector56~2 .lut_mask = 64'h03FF03FF03030303;
defparam \Selector56~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y22_N13
dffeas \B[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~74_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[7]),
	.prn(vcc));
// synopsys translate_off
defparam \B[7] .is_wysiwyg = "true";
defparam \B[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N38
dffeas \A[4]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~65_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[4]~DUPLICATE .is_wysiwyg = "true";
defparam \A[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N40
dffeas \A[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[3]~62_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \A[3] .is_wysiwyg = "true";
defparam \A[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N43
dffeas \A[1]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~54_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[1]~DUPLICATE .is_wysiwyg = "true";
defparam \A[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N29
dffeas \A[0]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[0]~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[0]~DUPLICATE .is_wysiwyg = "true";
defparam \A[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N0
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( !\A[0]~DUPLICATE_q  $ (!\B[0]~DUPLICATE_q ) ) + ( !VCC ) + ( !VCC ))
// \Add1~2  = CARRY(( !\A[0]~DUPLICATE_q  $ (!\B[0]~DUPLICATE_q ) ) + ( !VCC ) + ( !VCC ))
// \Add1~3  = SHARE((!\B[0]~DUPLICATE_q ) # (\A[0]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[0]~DUPLICATE_q ),
	.datad(!\B[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout(\Add1~3 ));
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000FF0F00000FF0;
defparam \Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N3
cyclonev_lcell_comb \Add1~69 (
// Equation(s):
// \Add1~69_sumout  = SUM(( !\B[1]~DUPLICATE_q  $ (\A[1]~DUPLICATE_q ) ) + ( \Add1~3  ) + ( \Add1~2  ))
// \Add1~70  = CARRY(( !\B[1]~DUPLICATE_q  $ (\A[1]~DUPLICATE_q ) ) + ( \Add1~3  ) + ( \Add1~2  ))
// \Add1~71  = SHARE((!\B[1]~DUPLICATE_q  & \A[1]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[1]~DUPLICATE_q ),
	.datad(!\A[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(\Add1~3 ),
	.combout(),
	.sumout(\Add1~69_sumout ),
	.cout(\Add1~70 ),
	.shareout(\Add1~71 ));
// synopsys translate_off
defparam \Add1~69 .extended_lut = "off";
defparam \Add1~69 .lut_mask = 64'h000000F00000F00F;
defparam \Add1~69 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N6
cyclonev_lcell_comb \Add1~73 (
// Equation(s):
// \Add1~73_sumout  = SUM(( !\A[2]~DUPLICATE_q  $ (\B[2]~DUPLICATE_q ) ) + ( \Add1~71  ) + ( \Add1~70  ))
// \Add1~74  = CARRY(( !\A[2]~DUPLICATE_q  $ (\B[2]~DUPLICATE_q ) ) + ( \Add1~71  ) + ( \Add1~70  ))
// \Add1~75  = SHARE((\A[2]~DUPLICATE_q  & !\B[2]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[2]~DUPLICATE_q ),
	.datad(!\B[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~70 ),
	.sharein(\Add1~71 ),
	.combout(),
	.sumout(\Add1~73_sumout ),
	.cout(\Add1~74 ),
	.shareout(\Add1~75 ));
// synopsys translate_off
defparam \Add1~73 .extended_lut = "off";
defparam \Add1~73 .lut_mask = 64'h00000F000000F00F;
defparam \Add1~73 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N9
cyclonev_lcell_comb \Add1~77 (
// Equation(s):
// \Add1~77_sumout  = SUM(( !A[3] $ (\B[3]~DUPLICATE_q ) ) + ( \Add1~75  ) + ( \Add1~74  ))
// \Add1~78  = CARRY(( !A[3] $ (\B[3]~DUPLICATE_q ) ) + ( \Add1~75  ) + ( \Add1~74  ))
// \Add1~79  = SHARE((A[3] & !\B[3]~DUPLICATE_q ))

	.dataa(!A[3]),
	.datab(gnd),
	.datac(!\B[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~74 ),
	.sharein(\Add1~75 ),
	.combout(),
	.sumout(\Add1~77_sumout ),
	.cout(\Add1~78 ),
	.shareout(\Add1~79 ));
// synopsys translate_off
defparam \Add1~77 .extended_lut = "off";
defparam \Add1~77 .lut_mask = 64'h000050500000A5A5;
defparam \Add1~77 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N12
cyclonev_lcell_comb \Add1~81 (
// Equation(s):
// \Add1~81_sumout  = SUM(( !\B[4]~DUPLICATE_q  $ (\A[4]~DUPLICATE_q ) ) + ( \Add1~79  ) + ( \Add1~78  ))
// \Add1~82  = CARRY(( !\B[4]~DUPLICATE_q  $ (\A[4]~DUPLICATE_q ) ) + ( \Add1~79  ) + ( \Add1~78  ))
// \Add1~83  = SHARE((!\B[4]~DUPLICATE_q  & \A[4]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[4]~DUPLICATE_q ),
	.datad(!\A[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~78 ),
	.sharein(\Add1~79 ),
	.combout(),
	.sumout(\Add1~81_sumout ),
	.cout(\Add1~82 ),
	.shareout(\Add1~83 ));
// synopsys translate_off
defparam \Add1~81 .extended_lut = "off";
defparam \Add1~81 .lut_mask = 64'h000000F00000F00F;
defparam \Add1~81 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N15
cyclonev_lcell_comb \Add1~85 (
// Equation(s):
// \Add1~85_sumout  = SUM(( !\B[5]~DUPLICATE_q  $ (\A[5]~DUPLICATE_q ) ) + ( \Add1~83  ) + ( \Add1~82  ))
// \Add1~86  = CARRY(( !\B[5]~DUPLICATE_q  $ (\A[5]~DUPLICATE_q ) ) + ( \Add1~83  ) + ( \Add1~82  ))
// \Add1~87  = SHARE((!\B[5]~DUPLICATE_q  & \A[5]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[5]~DUPLICATE_q ),
	.datad(!\A[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~82 ),
	.sharein(\Add1~83 ),
	.combout(),
	.sumout(\Add1~85_sumout ),
	.cout(\Add1~86 ),
	.shareout(\Add1~87 ));
// synopsys translate_off
defparam \Add1~85 .extended_lut = "off";
defparam \Add1~85 .lut_mask = 64'h000000F00000F00F;
defparam \Add1~85 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N18
cyclonev_lcell_comb \Add1~89 (
// Equation(s):
// \Add1~89_sumout  = SUM(( !\B[6]~DUPLICATE_q  $ (A[6]) ) + ( \Add1~87  ) + ( \Add1~86  ))
// \Add1~90  = CARRY(( !\B[6]~DUPLICATE_q  $ (A[6]) ) + ( \Add1~87  ) + ( \Add1~86  ))
// \Add1~91  = SHARE((!\B[6]~DUPLICATE_q  & A[6]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[6]~DUPLICATE_q ),
	.datad(!A[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~86 ),
	.sharein(\Add1~87 ),
	.combout(),
	.sumout(\Add1~89_sumout ),
	.cout(\Add1~90 ),
	.shareout(\Add1~91 ));
// synopsys translate_off
defparam \Add1~89 .extended_lut = "off";
defparam \Add1~89 .lut_mask = 64'h000000F00000F00F;
defparam \Add1~89 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N21
cyclonev_lcell_comb \Add1~93 (
// Equation(s):
// \Add1~93_sumout  = SUM(( !A[7] $ (B[7]) ) + ( \Add1~91  ) + ( \Add1~90  ))
// \Add1~94  = CARRY(( !A[7] $ (B[7]) ) + ( \Add1~91  ) + ( \Add1~90  ))
// \Add1~95  = SHARE((A[7] & !B[7]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!A[7]),
	.datad(!B[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~90 ),
	.sharein(\Add1~91 ),
	.combout(),
	.sumout(\Add1~93_sumout ),
	.cout(\Add1~94 ),
	.shareout(\Add1~95 ));
// synopsys translate_off
defparam \Add1~93 .extended_lut = "off";
defparam \Add1~93 .lut_mask = 64'h00000F000000F00F;
defparam \Add1~93 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N36
cyclonev_lcell_comb \Selector24~6 (
// Equation(s):
// \Selector24~6_combout  = ( !IR[20] & ( ((\IR[18]~DUPLICATE_q  & ((!\IR[21]~DUPLICATE_q  & ((\Add1~93_sumout ))) # (\IR[21]~DUPLICATE_q  & (\Add2~93_sumout ))))) ) ) # ( IR[20] & ( !\IR[21]~DUPLICATE_q  $ (((!\B[7]~DUPLICATE_q  & (!\IR[18]~DUPLICATE_q  & 
// (A[7]))) # (\B[7]~DUPLICATE_q  & ((!\IR[18]~DUPLICATE_q ) # ((A[7])))))) ) )

	.dataa(!\B[7]~DUPLICATE_q ),
	.datab(!\IR[18]~DUPLICATE_q ),
	.datac(!A[7]),
	.datad(!\IR[21]~DUPLICATE_q ),
	.datae(!IR[20]),
	.dataf(!\Add1~93_sumout ),
	.datag(!\Add2~93_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~6 .extended_lut = "on";
defparam \Selector24~6 .lut_mask = 64'h0003B24D3303B24D;
defparam \Selector24~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y20_N58
dffeas \B[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[3]~62_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[3]),
	.prn(vcc));
// synopsys translate_off
defparam \B[3] .is_wysiwyg = "true";
defparam \B[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N35
dffeas \B[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~65_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[4]),
	.prn(vcc));
// synopsys translate_off
defparam \B[4] .is_wysiwyg = "true";
defparam \B[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N9
cyclonev_lcell_comb \regs[9][28]~feeder (
// Equation(s):
// \regs[9][28]~feeder_combout  = ( \memin[28]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[28]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][28]~feeder .extended_lut = "off";
defparam \regs[9][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N10
dffeas \regs[9][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][28] .is_wysiwyg = "true";
defparam \regs[9][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y14_N12
cyclonev_lcell_comb \regs[10][28]~feeder (
// Equation(s):
// \regs[10][28]~feeder_combout  = ( \memin[28]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[28]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[10][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[10][28]~feeder .extended_lut = "off";
defparam \regs[10][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[10][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y14_N13
dffeas \regs[10][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[10][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][28] .is_wysiwyg = "true";
defparam \regs[10][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N16
dffeas \regs[8][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[28]~23_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][28] .is_wysiwyg = "true";
defparam \regs[8][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y15_N56
dffeas \regs[11][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[28]~23_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][28] .is_wysiwyg = "true";
defparam \regs[11][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N54
cyclonev_lcell_comb \Mux3~2 (
// Equation(s):
// \Mux3~2_combout  = ( \regs[11][28]~q  & ( \Selector72~4_combout  & ( (\Selector71~4_combout ) # (\regs[9][28]~q ) ) ) ) # ( !\regs[11][28]~q  & ( \Selector72~4_combout  & ( (\regs[9][28]~q  & !\Selector71~4_combout ) ) ) ) # ( \regs[11][28]~q  & ( 
// !\Selector72~4_combout  & ( (!\Selector71~4_combout  & ((\regs[8][28]~q ))) # (\Selector71~4_combout  & (\regs[10][28]~q )) ) ) ) # ( !\regs[11][28]~q  & ( !\Selector72~4_combout  & ( (!\Selector71~4_combout  & ((\regs[8][28]~q ))) # 
// (\Selector71~4_combout  & (\regs[10][28]~q )) ) ) )

	.dataa(!\regs[9][28]~q ),
	.datab(!\regs[10][28]~q ),
	.datac(!\Selector71~4_combout ),
	.datad(!\regs[8][28]~q ),
	.datae(!\regs[11][28]~q ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~2 .extended_lut = "off";
defparam \Mux3~2 .lut_mask = 64'h03F303F350505F5F;
defparam \Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N22
dffeas \regs[15][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[28]~23_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][28] .is_wysiwyg = "true";
defparam \regs[15][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N36
cyclonev_lcell_comb \regs[14][28]~feeder (
// Equation(s):
// \regs[14][28]~feeder_combout  = ( \memin[28]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[28]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[14][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[14][28]~feeder .extended_lut = "off";
defparam \regs[14][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[14][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y17_N38
dffeas \regs[14][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[14][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][28] .is_wysiwyg = "true";
defparam \regs[14][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y17_N49
dffeas \regs[12][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[28]~23_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][28] .is_wysiwyg = "true";
defparam \regs[12][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y15_N14
dffeas \regs[13][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[28]~23_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][28] .is_wysiwyg = "true";
defparam \regs[13][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N12
cyclonev_lcell_comb \Mux3~3 (
// Equation(s):
// \Mux3~3_combout  = ( \regs[13][28]~q  & ( \Selector72~4_combout  & ( (!\Selector71~4_combout ) # (\regs[15][28]~q ) ) ) ) # ( !\regs[13][28]~q  & ( \Selector72~4_combout  & ( (\Selector71~4_combout  & \regs[15][28]~q ) ) ) ) # ( \regs[13][28]~q  & ( 
// !\Selector72~4_combout  & ( (!\Selector71~4_combout  & ((\regs[12][28]~q ))) # (\Selector71~4_combout  & (\regs[14][28]~q )) ) ) ) # ( !\regs[13][28]~q  & ( !\Selector72~4_combout  & ( (!\Selector71~4_combout  & ((\regs[12][28]~q ))) # 
// (\Selector71~4_combout  & (\regs[14][28]~q )) ) ) )

	.dataa(!\Selector71~4_combout ),
	.datab(!\regs[15][28]~q ),
	.datac(!\regs[14][28]~q ),
	.datad(!\regs[12][28]~q ),
	.datae(!\regs[13][28]~q ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~3 .extended_lut = "off";
defparam \Mux3~3 .lut_mask = 64'h05AF05AF1111BBBB;
defparam \Mux3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N12
cyclonev_lcell_comb \regs[6][28]~feeder (
// Equation(s):
// \regs[6][28]~feeder_combout  = ( \memin[28]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[28]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][28]~feeder .extended_lut = "off";
defparam \regs[6][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y18_N13
dffeas \regs[6][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][28] .is_wysiwyg = "true";
defparam \regs[6][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N30
cyclonev_lcell_comb \regs[4][28]~feeder (
// Equation(s):
// \regs[4][28]~feeder_combout  = ( \memin[28]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[28]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[4][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[4][28]~feeder .extended_lut = "off";
defparam \regs[4][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[4][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N32
dffeas \regs[4][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[4][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][28] .is_wysiwyg = "true";
defparam \regs[4][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N24
cyclonev_lcell_comb \regs[5][28]~feeder (
// Equation(s):
// \regs[5][28]~feeder_combout  = ( \memin[28]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[28]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][28]~feeder .extended_lut = "off";
defparam \regs[5][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y18_N25
dffeas \regs[5][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[5][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][28] .is_wysiwyg = "true";
defparam \regs[5][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y15_N50
dffeas \regs[7][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[28]~23_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][28] .is_wysiwyg = "true";
defparam \regs[7][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N48
cyclonev_lcell_comb \Mux3~1 (
// Equation(s):
// \Mux3~1_combout  = ( \regs[7][28]~q  & ( \Selector71~4_combout  & ( (\Selector72~4_combout ) # (\regs[6][28]~q ) ) ) ) # ( !\regs[7][28]~q  & ( \Selector71~4_combout  & ( (\regs[6][28]~q  & !\Selector72~4_combout ) ) ) ) # ( \regs[7][28]~q  & ( 
// !\Selector71~4_combout  & ( (!\Selector72~4_combout  & (\regs[4][28]~q )) # (\Selector72~4_combout  & ((\regs[5][28]~q ))) ) ) ) # ( !\regs[7][28]~q  & ( !\Selector71~4_combout  & ( (!\Selector72~4_combout  & (\regs[4][28]~q )) # (\Selector72~4_combout  & 
// ((\regs[5][28]~q ))) ) ) )

	.dataa(!\regs[6][28]~q ),
	.datab(!\regs[4][28]~q ),
	.datac(!\regs[5][28]~q ),
	.datad(!\Selector72~4_combout ),
	.datae(!\regs[7][28]~q ),
	.dataf(!\Selector71~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~1 .extended_lut = "off";
defparam \Mux3~1 .lut_mask = 64'h330F330F550055FF;
defparam \Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N36
cyclonev_lcell_comb \regs[2][28]~feeder (
// Equation(s):
// \regs[2][28]~feeder_combout  = ( \memin[28]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[28]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][28]~feeder .extended_lut = "off";
defparam \regs[2][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y14_N37
dffeas \regs[2][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][28] .is_wysiwyg = "true";
defparam \regs[2][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y18_N53
dffeas \regs[3][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[28]~23_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][28] .is_wysiwyg = "true";
defparam \regs[3][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y19_N4
dffeas \regs[0][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[28]~23_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][28] .is_wysiwyg = "true";
defparam \regs[0][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N6
cyclonev_lcell_comb \regs[1][28]~feeder (
// Equation(s):
// \regs[1][28]~feeder_combout  = ( \memin[28]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[28]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][28]~feeder .extended_lut = "off";
defparam \regs[1][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N7
dffeas \regs[1][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[1][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][28] .is_wysiwyg = "true";
defparam \regs[1][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N0
cyclonev_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = ( \regs[1][28]~q  & ( \Selector72~4_combout  & ( (!\Selector71~4_combout ) # (\regs[3][28]~q ) ) ) ) # ( !\regs[1][28]~q  & ( \Selector72~4_combout  & ( (\Selector71~4_combout  & \regs[3][28]~q ) ) ) ) # ( \regs[1][28]~q  & ( 
// !\Selector72~4_combout  & ( (!\Selector71~4_combout  & ((\regs[0][28]~q ))) # (\Selector71~4_combout  & (\regs[2][28]~q )) ) ) ) # ( !\regs[1][28]~q  & ( !\Selector72~4_combout  & ( (!\Selector71~4_combout  & ((\regs[0][28]~q ))) # (\Selector71~4_combout  
// & (\regs[2][28]~q )) ) ) )

	.dataa(!\Selector71~4_combout ),
	.datab(!\regs[2][28]~q ),
	.datac(!\regs[3][28]~q ),
	.datad(!\regs[0][28]~q ),
	.datae(!\regs[1][28]~q ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~0 .extended_lut = "off";
defparam \Mux3~0 .lut_mask = 64'h11BB11BB0505AFAF;
defparam \Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N30
cyclonev_lcell_comb \memin[28]~153 (
// Equation(s):
// \memin[28]~153_combout  = ( !\Selector69~4_combout  & ( (\WideOr23~0_combout  & ((!\Selector70~4_combout  & (\Mux3~0_combout )) # (\Selector70~4_combout  & (((\Mux3~1_combout )))))) ) ) # ( \Selector69~4_combout  & ( (\WideOr23~0_combout  & 
// ((!\Selector70~4_combout  & (\Mux3~2_combout )) # (\Selector70~4_combout  & (((\Mux3~3_combout )))))) ) )

	.dataa(!\Selector70~4_combout ),
	.datab(!\WideOr23~0_combout ),
	.datac(!\Mux3~2_combout ),
	.datad(!\Mux3~3_combout ),
	.datae(!\Selector69~4_combout ),
	.dataf(!\Mux3~1_combout ),
	.datag(!\Mux3~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[28]~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[28]~153 .extended_lut = "on";
defparam \memin[28]~153 .lut_mask = 64'h0202021313130213;
defparam \memin[28]~153 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y21_N41
dffeas \B[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[28]~23_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[28]),
	.prn(vcc));
// synopsys translate_off
defparam \B[28] .is_wysiwyg = "true";
defparam \B[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y17_N42
cyclonev_lcell_comb \dmem_rtl_0_bypass[84]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[84]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[84]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[84]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[84]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[84]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y17_N43
dffeas \dmem_rtl_0_bypass[84] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[84]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[84]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[84] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[84] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y16_N11
dffeas \dmem_rtl_0_bypass[83] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[27]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[83]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[83] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[83] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y16_N42
cyclonev_lcell_comb \dmem~28feeder (
// Equation(s):
// \dmem~28feeder_combout  = ( \memin[27]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[27]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~28feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~28feeder .extended_lut = "off";
defparam \dmem~28feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem~28feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y16_N44
dffeas \dmem~28 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~28feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~28 .is_wysiwyg = "true";
defparam \dmem~28 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N18
cyclonev_lcell_comb \dmem_rtl_0_bypass[46]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[46]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[46]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[46]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[46]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[46]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y18_N19
dffeas \dmem_rtl_0_bypass[46] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[46]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[46] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[46] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N0
cyclonev_lcell_comb \memin[8]~75 (
// Equation(s):
// \memin[8]~75_combout  = ( \DrPC~0_combout  & ( \ShOff~0_combout  & ( (IR[14] & (PC[8] & ((!\WideOr21~0_combout ) # (IR[16])))) ) ) ) # ( !\DrPC~0_combout  & ( \ShOff~0_combout  & ( (IR[14] & ((!\WideOr21~0_combout ) # (IR[16]))) ) ) ) # ( \DrPC~0_combout  
// & ( !\ShOff~0_combout  & ( (PC[8] & ((!\WideOr21~0_combout ) # (IR[16]))) ) ) ) # ( !\DrPC~0_combout  & ( !\ShOff~0_combout  & ( (!\WideOr21~0_combout ) # (IR[16]) ) ) )

	.dataa(!IR[14]),
	.datab(!IR[16]),
	.datac(!\WideOr21~0_combout ),
	.datad(!PC[8]),
	.datae(!\DrPC~0_combout ),
	.dataf(!\ShOff~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[8]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[8]~75 .extended_lut = "off";
defparam \memin[8]~75 .lut_mask = 64'hF3F300F351510051;
defparam \memin[8]~75 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y18_N5
dffeas \dmem_rtl_0_bypass[45] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[8]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[45]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[45] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[45] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N1
dffeas \MAR[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[9]~80_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[9]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[9] .is_wysiwyg = "true";
defparam \MAR[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y14_N16
dffeas \MAR[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[10]~83_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[10]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[10] .is_wysiwyg = "true";
defparam \MAR[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N49
dffeas \MAR[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[11]~85_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[11]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[11] .is_wysiwyg = "true";
defparam \MAR[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N27
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( PC[11] ) + ( GND ) + ( \Add0~54  ))
// \Add0~50  = CARRY(( PC[11] ) + ( GND ) + ( \Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y17_N24
cyclonev_lcell_comb \PC~11 (
// Equation(s):
// \PC~11_combout  = ( \Add0~49_sumout  & ( (!\LdPC~1_combout ) # (\memin[11]~85_combout ) ) ) # ( !\Add0~49_sumout  & ( (\LdPC~1_combout  & \memin[11]~85_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LdPC~1_combout ),
	.datad(!\memin[11]~85_combout ),
	.datae(gnd),
	.dataf(!\Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~11 .extended_lut = "off";
defparam \PC~11 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \PC~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y17_N25
dffeas \PC[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~11_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[11] .is_wysiwyg = "true";
defparam \PC[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N30
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( PC[12] ) + ( GND ) + ( \Add0~50  ))
// \Add0~46  = CARRY(( PC[12] ) + ( GND ) + ( \Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N3
cyclonev_lcell_comb \PC~10 (
// Equation(s):
// \PC~10_combout  = ( \memin[12]~87_combout  & ( (\Add0~45_sumout ) # (\LdPC~1_combout ) ) ) # ( !\memin[12]~87_combout  & ( (!\LdPC~1_combout  & \Add0~45_sumout ) ) )

	.dataa(gnd),
	.datab(!\LdPC~1_combout ),
	.datac(!\Add0~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[12]~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~10 .extended_lut = "off";
defparam \PC~10 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \PC~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y19_N4
dffeas \PC[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~10_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[12] .is_wysiwyg = "true";
defparam \PC[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N33
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( PC[13] ) + ( GND ) + ( \Add0~46  ))
// \Add0~42  = CARRY(( PC[13] ) + ( GND ) + ( \Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N9
cyclonev_lcell_comb \PC~9 (
// Equation(s):
// \PC~9_combout  = ( \memin[13]~90_combout  & ( (\Add0~41_sumout ) # (\LdPC~1_combout ) ) ) # ( !\memin[13]~90_combout  & ( (!\LdPC~1_combout  & \Add0~41_sumout ) ) )

	.dataa(gnd),
	.datab(!\LdPC~1_combout ),
	.datac(!\Add0~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[13]~90_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~9 .extended_lut = "off";
defparam \PC~9 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \PC~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y19_N11
dffeas \PC[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~9_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[13] .is_wysiwyg = "true";
defparam \PC[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N24
cyclonev_lcell_comb \memin[13]~89 (
// Equation(s):
// \memin[13]~89_combout  = ( \ShOff~0_combout  & ( \WideOr21~0_combout  & ( (\IR[21]~DUPLICATE_q  & (IR[19] & ((!\DrPC~0_combout ) # (!PC[13])))) ) ) ) # ( !\ShOff~0_combout  & ( \WideOr21~0_combout  & ( (\IR[21]~DUPLICATE_q  & ((!\DrPC~0_combout ) # 
// (!PC[13]))) ) ) ) # ( \ShOff~0_combout  & ( !\WideOr21~0_combout  & ( (IR[19] & ((!\DrPC~0_combout ) # (!PC[13]))) ) ) ) # ( !\ShOff~0_combout  & ( !\WideOr21~0_combout  & ( (!\DrPC~0_combout ) # (!PC[13]) ) ) )

	.dataa(!\DrPC~0_combout ),
	.datab(!PC[13]),
	.datac(!\IR[21]~DUPLICATE_q ),
	.datad(!IR[19]),
	.datae(!\ShOff~0_combout ),
	.dataf(!\WideOr21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[13]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[13]~89 .extended_lut = "off";
defparam \memin[13]~89 .lut_mask = 64'hEEEE00EE0E0E000E;
defparam \memin[13]~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y16_N23
dffeas \regs[2][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~90_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][13] .is_wysiwyg = "true";
defparam \regs[2][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N43
dffeas \regs[10][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~90_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][13] .is_wysiwyg = "true";
defparam \regs[10][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N30
cyclonev_lcell_comb \regs[6][13]~feeder (
// Equation(s):
// \regs[6][13]~feeder_combout  = ( \memin[13]~90_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[13]~90_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][13]~feeder .extended_lut = "off";
defparam \regs[6][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y17_N31
dffeas \regs[6][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][13] .is_wysiwyg = "true";
defparam \regs[6][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N38
dffeas \regs[14][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~90_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][13] .is_wysiwyg = "true";
defparam \regs[14][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N36
cyclonev_lcell_comb \Mux18~2 (
// Equation(s):
// \Mux18~2_combout  = ( \regs[14][13]~q  & ( \Selector69~4_combout  & ( (\Selector70~4_combout ) # (\regs[10][13]~q ) ) ) ) # ( !\regs[14][13]~q  & ( \Selector69~4_combout  & ( (\regs[10][13]~q  & !\Selector70~4_combout ) ) ) ) # ( \regs[14][13]~q  & ( 
// !\Selector69~4_combout  & ( (!\Selector70~4_combout  & (\regs[2][13]~q )) # (\Selector70~4_combout  & ((\regs[6][13]~q ))) ) ) ) # ( !\regs[14][13]~q  & ( !\Selector69~4_combout  & ( (!\Selector70~4_combout  & (\regs[2][13]~q )) # (\Selector70~4_combout  
// & ((\regs[6][13]~q ))) ) ) )

	.dataa(!\regs[2][13]~q ),
	.datab(!\regs[10][13]~q ),
	.datac(!\regs[6][13]~q ),
	.datad(!\Selector70~4_combout ),
	.datae(!\regs[14][13]~q ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~2 .extended_lut = "off";
defparam \Mux18~2 .lut_mask = 64'h550F550F330033FF;
defparam \Mux18~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N37
dffeas \regs[1][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~90_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][13] .is_wysiwyg = "true";
defparam \regs[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N41
dffeas \regs[9][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~90_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][13] .is_wysiwyg = "true";
defparam \regs[9][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y15_N38
dffeas \regs[13][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~90_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][13] .is_wysiwyg = "true";
defparam \regs[13][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N20
dffeas \regs[5][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~90_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][13] .is_wysiwyg = "true";
defparam \regs[5][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N18
cyclonev_lcell_comb \Mux18~1 (
// Equation(s):
// \Mux18~1_combout  = ( \regs[5][13]~q  & ( \Selector69~4_combout  & ( (!\Selector70~4_combout  & (\regs[9][13]~q )) # (\Selector70~4_combout  & ((\regs[13][13]~q ))) ) ) ) # ( !\regs[5][13]~q  & ( \Selector69~4_combout  & ( (!\Selector70~4_combout  & 
// (\regs[9][13]~q )) # (\Selector70~4_combout  & ((\regs[13][13]~q ))) ) ) ) # ( \regs[5][13]~q  & ( !\Selector69~4_combout  & ( (\regs[1][13]~q ) # (\Selector70~4_combout ) ) ) ) # ( !\regs[5][13]~q  & ( !\Selector69~4_combout  & ( (!\Selector70~4_combout  
// & \regs[1][13]~q ) ) ) )

	.dataa(!\Selector70~4_combout ),
	.datab(!\regs[1][13]~q ),
	.datac(!\regs[9][13]~q ),
	.datad(!\regs[13][13]~q ),
	.datae(!\regs[5][13]~q ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~1 .extended_lut = "off";
defparam \Mux18~1 .lut_mask = 64'h222277770A5F0A5F;
defparam \Mux18~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N14
dffeas \regs[7][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~90_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][13] .is_wysiwyg = "true";
defparam \regs[7][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N37
dffeas \regs[15][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~90_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][13] .is_wysiwyg = "true";
defparam \regs[15][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N10
dffeas \regs[11][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~90_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][13] .is_wysiwyg = "true";
defparam \regs[11][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N4
dffeas \regs[3][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~90_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][13] .is_wysiwyg = "true";
defparam \regs[3][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N3
cyclonev_lcell_comb \Mux18~3 (
// Equation(s):
// \Mux18~3_combout  = ( \Selector70~4_combout  & ( \Selector69~4_combout  & ( \regs[15][13]~q  ) ) ) # ( !\Selector70~4_combout  & ( \Selector69~4_combout  & ( \regs[11][13]~q  ) ) ) # ( \Selector70~4_combout  & ( !\Selector69~4_combout  & ( \regs[7][13]~q  
// ) ) ) # ( !\Selector70~4_combout  & ( !\Selector69~4_combout  & ( \regs[3][13]~q  ) ) )

	.dataa(!\regs[7][13]~q ),
	.datab(!\regs[15][13]~q ),
	.datac(!\regs[11][13]~q ),
	.datad(!\regs[3][13]~q ),
	.datae(!\Selector70~4_combout ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~3 .extended_lut = "off";
defparam \Mux18~3 .lut_mask = 64'h00FF55550F0F3333;
defparam \Mux18~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N21
cyclonev_lcell_comb \regs[8][13]~feeder (
// Equation(s):
// \regs[8][13]~feeder_combout  = ( \memin[13]~90_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[13]~90_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][13]~feeder .extended_lut = "off";
defparam \regs[8][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N22
dffeas \regs[8][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][13] .is_wysiwyg = "true";
defparam \regs[8][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y17_N13
dffeas \regs[12][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~90_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][13] .is_wysiwyg = "true";
defparam \regs[12][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y18_N25
dffeas \regs[0][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~90_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][13] .is_wysiwyg = "true";
defparam \regs[0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N14
dffeas \regs[4][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~90_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][13] .is_wysiwyg = "true";
defparam \regs[4][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N12
cyclonev_lcell_comb \Mux18~0 (
// Equation(s):
// \Mux18~0_combout  = ( \regs[4][13]~q  & ( \Selector70~4_combout  & ( (!\Selector69~4_combout ) # (\regs[12][13]~q ) ) ) ) # ( !\regs[4][13]~q  & ( \Selector70~4_combout  & ( (\regs[12][13]~q  & \Selector69~4_combout ) ) ) ) # ( \regs[4][13]~q  & ( 
// !\Selector70~4_combout  & ( (!\Selector69~4_combout  & ((\regs[0][13]~q ))) # (\Selector69~4_combout  & (\regs[8][13]~q )) ) ) ) # ( !\regs[4][13]~q  & ( !\Selector70~4_combout  & ( (!\Selector69~4_combout  & ((\regs[0][13]~q ))) # (\Selector69~4_combout  
// & (\regs[8][13]~q )) ) ) )

	.dataa(!\regs[8][13]~q ),
	.datab(!\regs[12][13]~q ),
	.datac(!\regs[0][13]~q ),
	.datad(!\Selector69~4_combout ),
	.datae(!\regs[4][13]~q ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~0 .extended_lut = "off";
defparam \Mux18~0 .lut_mask = 64'h0F550F550033FF33;
defparam \Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N6
cyclonev_lcell_comb \Mux18~4 (
// Equation(s):
// \Mux18~4_combout  = ( \Mux18~3_combout  & ( \Mux18~0_combout  & ( (!\Selector71~4_combout  & (((!\Selector72~4_combout ) # (\Mux18~1_combout )))) # (\Selector71~4_combout  & (((\Selector72~4_combout )) # (\Mux18~2_combout ))) ) ) ) # ( !\Mux18~3_combout  
// & ( \Mux18~0_combout  & ( (!\Selector71~4_combout  & (((!\Selector72~4_combout ) # (\Mux18~1_combout )))) # (\Selector71~4_combout  & (\Mux18~2_combout  & (!\Selector72~4_combout ))) ) ) ) # ( \Mux18~3_combout  & ( !\Mux18~0_combout  & ( 
// (!\Selector71~4_combout  & (((\Selector72~4_combout  & \Mux18~1_combout )))) # (\Selector71~4_combout  & (((\Selector72~4_combout )) # (\Mux18~2_combout ))) ) ) ) # ( !\Mux18~3_combout  & ( !\Mux18~0_combout  & ( (!\Selector71~4_combout  & 
// (((\Selector72~4_combout  & \Mux18~1_combout )))) # (\Selector71~4_combout  & (\Mux18~2_combout  & (!\Selector72~4_combout ))) ) ) )

	.dataa(!\Selector71~4_combout ),
	.datab(!\Mux18~2_combout ),
	.datac(!\Selector72~4_combout ),
	.datad(!\Mux18~1_combout ),
	.datae(!\Mux18~3_combout ),
	.dataf(!\Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~4 .extended_lut = "off";
defparam \Mux18~4 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \Mux18~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N45
cyclonev_lcell_comb \Selector63~3 (
// Equation(s):
// \Selector63~3_combout  = ( \IR[22]~DUPLICATE_q  & ( (\IR[19]~DUPLICATE_q  & (!IR[20] & IR[21])) ) )

	.dataa(!\IR[19]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!IR[20]),
	.datad(!IR[21]),
	.datae(gnd),
	.dataf(!\IR[22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector63~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector63~3 .extended_lut = "off";
defparam \Selector63~3 .lut_mask = 64'h0000000000500050;
defparam \Selector63~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y22_N49
dffeas \B[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~54_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[1]),
	.prn(vcc));
// synopsys translate_off
defparam \B[1] .is_wysiwyg = "true";
defparam \B[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N2
dffeas \regs[10][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[17]~36_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][17] .is_wysiwyg = "true";
defparam \regs[10][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y16_N48
cyclonev_lcell_comb \regs[6][17]~feeder (
// Equation(s):
// \regs[6][17]~feeder_combout  = ( \memin[17]~36_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[17]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][17]~feeder .extended_lut = "off";
defparam \regs[6][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y16_N49
dffeas \regs[6][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][17] .is_wysiwyg = "true";
defparam \regs[6][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N9
cyclonev_lcell_comb \regs[2][17]~feeder (
// Equation(s):
// \regs[2][17]~feeder_combout  = ( \memin[17]~36_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[17]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][17]~feeder .extended_lut = "off";
defparam \regs[2][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y14_N11
dffeas \regs[2][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][17] .is_wysiwyg = "true";
defparam \regs[2][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N55
dffeas \regs[14][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[17]~36_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][17] .is_wysiwyg = "true";
defparam \regs[14][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N54
cyclonev_lcell_comb \Mux14~2 (
// Equation(s):
// \Mux14~2_combout  = ( \regs[14][17]~q  & ( \Selector69~4_combout  & ( (\Selector70~4_combout ) # (\regs[10][17]~q ) ) ) ) # ( !\regs[14][17]~q  & ( \Selector69~4_combout  & ( (\regs[10][17]~q  & !\Selector70~4_combout ) ) ) ) # ( \regs[14][17]~q  & ( 
// !\Selector69~4_combout  & ( (!\Selector70~4_combout  & ((\regs[2][17]~q ))) # (\Selector70~4_combout  & (\regs[6][17]~q )) ) ) ) # ( !\regs[14][17]~q  & ( !\Selector69~4_combout  & ( (!\Selector70~4_combout  & ((\regs[2][17]~q ))) # (\Selector70~4_combout 
//  & (\regs[6][17]~q )) ) ) )

	.dataa(!\regs[10][17]~q ),
	.datab(!\Selector70~4_combout ),
	.datac(!\regs[6][17]~q ),
	.datad(!\regs[2][17]~q ),
	.datae(!\regs[14][17]~q ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~2 .extended_lut = "off";
defparam \Mux14~2 .lut_mask = 64'h03CF03CF44447777;
defparam \Mux14~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N9
cyclonev_lcell_comb \regs[13][17]~feeder (
// Equation(s):
// \regs[13][17]~feeder_combout  = ( \memin[17]~36_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[17]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][17]~feeder .extended_lut = "off";
defparam \regs[13][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N10
dffeas \regs[13][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][17] .is_wysiwyg = "true";
defparam \regs[13][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N48
cyclonev_lcell_comb \regs[1][17]~feeder (
// Equation(s):
// \regs[1][17]~feeder_combout  = ( \memin[17]~36_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[17]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][17]~feeder .extended_lut = "off";
defparam \regs[1][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N49
dffeas \regs[1][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[1][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][17] .is_wysiwyg = "true";
defparam \regs[1][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N26
dffeas \regs[5][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[17]~36_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][17] .is_wysiwyg = "true";
defparam \regs[5][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N42
cyclonev_lcell_comb \regs[9][17]~feeder (
// Equation(s):
// \regs[9][17]~feeder_combout  = ( \memin[17]~36_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[17]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][17]~feeder .extended_lut = "off";
defparam \regs[9][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N43
dffeas \regs[9][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][17] .is_wysiwyg = "true";
defparam \regs[9][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N30
cyclonev_lcell_comb \Mux14~1 (
// Equation(s):
// \Mux14~1_combout  = ( \Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs[13][17]~q  ) ) ) # ( !\Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs[5][17]~q  ) ) ) # ( \Selector69~4_combout  & ( !\Selector70~4_combout  & ( \regs[9][17]~q  
// ) ) ) # ( !\Selector69~4_combout  & ( !\Selector70~4_combout  & ( \regs[1][17]~q  ) ) )

	.dataa(!\regs[13][17]~q ),
	.datab(!\regs[1][17]~q ),
	.datac(!\regs[5][17]~q ),
	.datad(!\regs[9][17]~q ),
	.datae(!\Selector69~4_combout ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~1 .extended_lut = "off";
defparam \Mux14~1 .lut_mask = 64'h333300FF0F0F5555;
defparam \Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N38
dffeas \regs[7][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[17]~36_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][17] .is_wysiwyg = "true";
defparam \regs[7][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N24
cyclonev_lcell_comb \regs[11][17]~feeder (
// Equation(s):
// \regs[11][17]~feeder_combout  = ( \memin[17]~36_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[17]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[11][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[11][17]~feeder .extended_lut = "off";
defparam \regs[11][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[11][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N26
dffeas \regs[11][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[11][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][17] .is_wysiwyg = "true";
defparam \regs[11][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N30
cyclonev_lcell_comb \regs[15][17]~feeder (
// Equation(s):
// \regs[15][17]~feeder_combout  = ( \memin[17]~36_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[17]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[15][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[15][17]~feeder .extended_lut = "off";
defparam \regs[15][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[15][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N32
dffeas \regs[15][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[15][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][17] .is_wysiwyg = "true";
defparam \regs[15][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N42
cyclonev_lcell_comb \regs[3][17]~feeder (
// Equation(s):
// \regs[3][17]~feeder_combout  = ( \memin[17]~36_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[17]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][17]~feeder .extended_lut = "off";
defparam \regs[3][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N44
dffeas \regs[3][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][17] .is_wysiwyg = "true";
defparam \regs[3][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N18
cyclonev_lcell_comb \Mux14~3 (
// Equation(s):
// \Mux14~3_combout  = ( \regs[3][17]~q  & ( \Selector70~4_combout  & ( (!\Selector69~4_combout  & (\regs[7][17]~q )) # (\Selector69~4_combout  & ((\regs[15][17]~q ))) ) ) ) # ( !\regs[3][17]~q  & ( \Selector70~4_combout  & ( (!\Selector69~4_combout  & 
// (\regs[7][17]~q )) # (\Selector69~4_combout  & ((\regs[15][17]~q ))) ) ) ) # ( \regs[3][17]~q  & ( !\Selector70~4_combout  & ( (!\Selector69~4_combout ) # (\regs[11][17]~q ) ) ) ) # ( !\regs[3][17]~q  & ( !\Selector70~4_combout  & ( (\regs[11][17]~q  & 
// \Selector69~4_combout ) ) ) )

	.dataa(!\regs[7][17]~q ),
	.datab(!\regs[11][17]~q ),
	.datac(!\regs[15][17]~q ),
	.datad(!\Selector69~4_combout ),
	.datae(!\regs[3][17]~q ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~3 .extended_lut = "off";
defparam \Mux14~3 .lut_mask = 64'h0033FF33550F550F;
defparam \Mux14~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y13_N36
cyclonev_lcell_comb \regs[0][17]~feeder (
// Equation(s):
// \regs[0][17]~feeder_combout  = ( \memin[17]~36_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[17]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][17]~feeder .extended_lut = "off";
defparam \regs[0][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y13_N37
dffeas \regs[0][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][17] .is_wysiwyg = "true";
defparam \regs[0][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N19
dffeas \regs[4][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[17]~36_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][17] .is_wysiwyg = "true";
defparam \regs[4][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N40
dffeas \regs[8][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[17]~36_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][17] .is_wysiwyg = "true";
defparam \regs[8][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y15_N25
dffeas \regs[12][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[17]~36_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][17] .is_wysiwyg = "true";
defparam \regs[12][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N24
cyclonev_lcell_comb \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = ( \regs[12][17]~q  & ( \Selector69~4_combout  & ( (\Selector70~4_combout ) # (\regs[8][17]~q ) ) ) ) # ( !\regs[12][17]~q  & ( \Selector69~4_combout  & ( (\regs[8][17]~q  & !\Selector70~4_combout ) ) ) ) # ( \regs[12][17]~q  & ( 
// !\Selector69~4_combout  & ( (!\Selector70~4_combout  & (\regs[0][17]~q )) # (\Selector70~4_combout  & ((\regs[4][17]~q ))) ) ) ) # ( !\regs[12][17]~q  & ( !\Selector69~4_combout  & ( (!\Selector70~4_combout  & (\regs[0][17]~q )) # (\Selector70~4_combout  
// & ((\regs[4][17]~q ))) ) ) )

	.dataa(!\regs[0][17]~q ),
	.datab(!\regs[4][17]~q ),
	.datac(!\regs[8][17]~q ),
	.datad(!\Selector70~4_combout ),
	.datae(!\regs[12][17]~q ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~0 .extended_lut = "off";
defparam \Mux14~0 .lut_mask = 64'h553355330F000FFF;
defparam \Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N42
cyclonev_lcell_comb \Mux14~4 (
// Equation(s):
// \Mux14~4_combout  = ( \Mux14~3_combout  & ( \Mux14~0_combout  & ( (!\Selector72~4_combout  & (((!\Selector71~4_combout )) # (\Mux14~2_combout ))) # (\Selector72~4_combout  & (((\Selector71~4_combout ) # (\Mux14~1_combout )))) ) ) ) # ( !\Mux14~3_combout  
// & ( \Mux14~0_combout  & ( (!\Selector72~4_combout  & (((!\Selector71~4_combout )) # (\Mux14~2_combout ))) # (\Selector72~4_combout  & (((\Mux14~1_combout  & !\Selector71~4_combout )))) ) ) ) # ( \Mux14~3_combout  & ( !\Mux14~0_combout  & ( 
// (!\Selector72~4_combout  & (\Mux14~2_combout  & ((\Selector71~4_combout )))) # (\Selector72~4_combout  & (((\Selector71~4_combout ) # (\Mux14~1_combout )))) ) ) ) # ( !\Mux14~3_combout  & ( !\Mux14~0_combout  & ( (!\Selector72~4_combout  & 
// (\Mux14~2_combout  & ((\Selector71~4_combout )))) # (\Selector72~4_combout  & (((\Mux14~1_combout  & !\Selector71~4_combout )))) ) ) )

	.dataa(!\Mux14~2_combout ),
	.datab(!\Selector72~4_combout ),
	.datac(!\Mux14~1_combout ),
	.datad(!\Selector71~4_combout ),
	.datae(!\Mux14~3_combout ),
	.dataf(!\Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~4 .extended_lut = "off";
defparam \Mux14~4 .lut_mask = 64'h03440377CF44CF77;
defparam \Mux14~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N30
cyclonev_lcell_comb \Selector44~0 (
// Equation(s):
// \Selector44~0_combout  = ( B[4] ) # ( !B[4] & ( IR[18] ) )

	.dataa(gnd),
	.datab(!IR[18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!B[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~0 .extended_lut = "off";
defparam \Selector44~0 .lut_mask = 64'h33333333FFFFFFFF;
defparam \Selector44~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N22
dffeas \regs[9][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[26]~29_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][26] .is_wysiwyg = "true";
defparam \regs[9][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N1
dffeas \regs[10][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[26]~29_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][26] .is_wysiwyg = "true";
defparam \regs[10][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N5
dffeas \regs[8][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[26]~29_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][26] .is_wysiwyg = "true";
defparam \regs[8][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y15_N20
dffeas \regs[11][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[26]~29_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][26] .is_wysiwyg = "true";
defparam \regs[11][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N18
cyclonev_lcell_comb \Mux5~2 (
// Equation(s):
// \Mux5~2_combout  = ( \regs[11][26]~q  & ( \Selector72~4_combout  & ( (\Selector71~4_combout ) # (\regs[9][26]~q ) ) ) ) # ( !\regs[11][26]~q  & ( \Selector72~4_combout  & ( (\regs[9][26]~q  & !\Selector71~4_combout ) ) ) ) # ( \regs[11][26]~q  & ( 
// !\Selector72~4_combout  & ( (!\Selector71~4_combout  & ((\regs[8][26]~q ))) # (\Selector71~4_combout  & (\regs[10][26]~q )) ) ) ) # ( !\regs[11][26]~q  & ( !\Selector72~4_combout  & ( (!\Selector71~4_combout  & ((\regs[8][26]~q ))) # 
// (\Selector71~4_combout  & (\regs[10][26]~q )) ) ) )

	.dataa(!\regs[9][26]~q ),
	.datab(!\regs[10][26]~q ),
	.datac(!\Selector71~4_combout ),
	.datad(!\regs[8][26]~q ),
	.datae(!\regs[11][26]~q ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~2 .extended_lut = "off";
defparam \Mux5~2 .lut_mask = 64'h03F303F350505F5F;
defparam \Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N8
dffeas \regs[12][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[26]~29_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][26] .is_wysiwyg = "true";
defparam \regs[12][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y15_N42
cyclonev_lcell_comb \regs[15][26]~feeder (
// Equation(s):
// \regs[15][26]~feeder_combout  = ( \memin[26]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[26]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[15][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[15][26]~feeder .extended_lut = "off";
defparam \regs[15][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[15][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y15_N44
dffeas \regs[15][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[15][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][26] .is_wysiwyg = "true";
defparam \regs[15][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N6
cyclonev_lcell_comb \regs[14][26]~feeder (
// Equation(s):
// \regs[14][26]~feeder_combout  = ( \memin[26]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[26]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[14][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[14][26]~feeder .extended_lut = "off";
defparam \regs[14][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[14][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y15_N7
dffeas \regs[14][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[14][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][26] .is_wysiwyg = "true";
defparam \regs[14][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N56
dffeas \regs[13][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[26]~29_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][26] .is_wysiwyg = "true";
defparam \regs[13][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N54
cyclonev_lcell_comb \Mux5~3 (
// Equation(s):
// \Mux5~3_combout  = ( \regs[13][26]~q  & ( \Selector72~4_combout  & ( (!\Selector71~4_combout ) # (\regs[15][26]~q ) ) ) ) # ( !\regs[13][26]~q  & ( \Selector72~4_combout  & ( (\Selector71~4_combout  & \regs[15][26]~q ) ) ) ) # ( \regs[13][26]~q  & ( 
// !\Selector72~4_combout  & ( (!\Selector71~4_combout  & (\regs[12][26]~q )) # (\Selector71~4_combout  & ((\regs[14][26]~q ))) ) ) ) # ( !\regs[13][26]~q  & ( !\Selector72~4_combout  & ( (!\Selector71~4_combout  & (\regs[12][26]~q )) # 
// (\Selector71~4_combout  & ((\regs[14][26]~q ))) ) ) )

	.dataa(!\Selector71~4_combout ),
	.datab(!\regs[12][26]~q ),
	.datac(!\regs[15][26]~q ),
	.datad(!\regs[14][26]~q ),
	.datae(!\regs[13][26]~q ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~3 .extended_lut = "off";
defparam \Mux5~3 .lut_mask = 64'h227722770505AFAF;
defparam \Mux5~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N17
dffeas \regs[4][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[26]~29_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][26] .is_wysiwyg = "true";
defparam \regs[4][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N28
dffeas \regs[5][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[26]~29_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][26] .is_wysiwyg = "true";
defparam \regs[5][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N8
dffeas \regs[7][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[26]~29_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][26] .is_wysiwyg = "true";
defparam \regs[7][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N48
cyclonev_lcell_comb \regs[6][26]~feeder (
// Equation(s):
// \regs[6][26]~feeder_combout  = ( \memin[26]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[26]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][26]~feeder .extended_lut = "off";
defparam \regs[6][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y15_N49
dffeas \regs[6][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][26] .is_wysiwyg = "true";
defparam \regs[6][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N6
cyclonev_lcell_comb \Mux5~1 (
// Equation(s):
// \Mux5~1_combout  = ( \regs[7][26]~q  & ( \regs[6][26]~q  & ( ((!\Selector72~4_combout  & (\regs[4][26]~q )) # (\Selector72~4_combout  & ((\regs[5][26]~q )))) # (\Selector71~4_combout ) ) ) ) # ( !\regs[7][26]~q  & ( \regs[6][26]~q  & ( 
// (!\Selector72~4_combout  & (((\Selector71~4_combout )) # (\regs[4][26]~q ))) # (\Selector72~4_combout  & (((!\Selector71~4_combout  & \regs[5][26]~q )))) ) ) ) # ( \regs[7][26]~q  & ( !\regs[6][26]~q  & ( (!\Selector72~4_combout  & (\regs[4][26]~q  & 
// (!\Selector71~4_combout ))) # (\Selector72~4_combout  & (((\regs[5][26]~q ) # (\Selector71~4_combout )))) ) ) ) # ( !\regs[7][26]~q  & ( !\regs[6][26]~q  & ( (!\Selector71~4_combout  & ((!\Selector72~4_combout  & (\regs[4][26]~q )) # 
// (\Selector72~4_combout  & ((\regs[5][26]~q ))))) ) ) )

	.dataa(!\regs[4][26]~q ),
	.datab(!\Selector72~4_combout ),
	.datac(!\Selector71~4_combout ),
	.datad(!\regs[5][26]~q ),
	.datae(!\regs[7][26]~q ),
	.dataf(!\regs[6][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~1 .extended_lut = "off";
defparam \Mux5~1 .lut_mask = 64'h407043734C7C4F7F;
defparam \Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y13_N52
dffeas \regs[0][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[26]~29_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][26] .is_wysiwyg = "true";
defparam \regs[0][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N6
cyclonev_lcell_comb \regs[1][26]~feeder (
// Equation(s):
// \regs[1][26]~feeder_combout  = ( \memin[26]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[26]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][26]~feeder .extended_lut = "off";
defparam \regs[1][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y14_N8
dffeas \regs[1][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[1][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][26] .is_wysiwyg = "true";
defparam \regs[1][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y17_N25
dffeas \regs[2][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[26]~29_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][26] .is_wysiwyg = "true";
defparam \regs[2][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y14_N17
dffeas \regs[3][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[26]~29_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][26] .is_wysiwyg = "true";
defparam \regs[3][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N15
cyclonev_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = ( \regs[3][26]~q  & ( \Selector72~4_combout  & ( (\Selector71~4_combout ) # (\regs[1][26]~q ) ) ) ) # ( !\regs[3][26]~q  & ( \Selector72~4_combout  & ( (\regs[1][26]~q  & !\Selector71~4_combout ) ) ) ) # ( \regs[3][26]~q  & ( 
// !\Selector72~4_combout  & ( (!\Selector71~4_combout  & (\regs[0][26]~q )) # (\Selector71~4_combout  & ((\regs[2][26]~q ))) ) ) ) # ( !\regs[3][26]~q  & ( !\Selector72~4_combout  & ( (!\Selector71~4_combout  & (\regs[0][26]~q )) # (\Selector71~4_combout  & 
// ((\regs[2][26]~q ))) ) ) )

	.dataa(!\regs[0][26]~q ),
	.datab(!\regs[1][26]~q ),
	.datac(!\Selector71~4_combout ),
	.datad(!\regs[2][26]~q ),
	.datae(!\regs[3][26]~q ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~0 .extended_lut = "off";
defparam \Mux5~0 .lut_mask = 64'h505F505F30303F3F;
defparam \Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N48
cyclonev_lcell_comb \memin[26]~145 (
// Equation(s):
// \memin[26]~145_combout  = ( !\Selector69~4_combout  & ( (\WideOr23~0_combout  & ((!\Selector70~4_combout  & (\Mux5~0_combout )) # (\Selector70~4_combout  & (((\Mux5~1_combout )))))) ) ) # ( \Selector69~4_combout  & ( (\WideOr23~0_combout  & 
// ((!\Selector70~4_combout  & (\Mux5~2_combout )) # (\Selector70~4_combout  & (((\Mux5~3_combout )))))) ) )

	.dataa(!\Selector70~4_combout ),
	.datab(!\WideOr23~0_combout ),
	.datac(!\Mux5~2_combout ),
	.datad(!\Mux5~3_combout ),
	.datae(!\Selector69~4_combout ),
	.dataf(!\Mux5~1_combout ),
	.datag(!\Mux5~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[26]~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[26]~145 .extended_lut = "on";
defparam \memin[26]~145 .lut_mask = 64'h0202021313130213;
defparam \memin[26]~145 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y15_N47
dffeas \dmem_rtl_0_bypass[81] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[26]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[81]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[81] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[81] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N14
dffeas \MAR[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[14]~93_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[14]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[14] .is_wysiwyg = "true";
defparam \MAR[14] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\dmem~72_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~72_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[26]~29_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020008000000100008000000000000000000";
// synopsys translate_on

// Location: FF_X39_Y15_N2
dffeas \dmem~27 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[26]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~27 .is_wysiwyg = "true";
defparam \dmem~27 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a58 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[26]~29_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X39_Y15_N0
cyclonev_lcell_comb \dmem~47 (
// Equation(s):
// \dmem~47_combout  = ( \dmem~27_q  & ( \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  & ( (!\dmem~0DUPLICATE_q ) # ((\dmem_rtl_0|auto_generated|ram_block1a26~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !\dmem~27_q  & 
// ( \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  & ( (\dmem~0DUPLICATE_q  & ((\dmem_rtl_0|auto_generated|ram_block1a26~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \dmem~27_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  & ( (!\dmem~0DUPLICATE_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout )) ) ) ) # ( !\dmem~27_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  & ( (\dmem~0DUPLICATE_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout )) ) ) )

	.dataa(!\dmem~0DUPLICATE_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.datad(gnd),
	.datae(!\dmem~27_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a58~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~47 .extended_lut = "off";
defparam \dmem~47 .lut_mask = 64'h0404AEAE1515BFBF;
defparam \dmem~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y15_N18
cyclonev_lcell_comb \dmem_rtl_0_bypass[82]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[82]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[82]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[82]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[82]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[82]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y15_N19
dffeas \dmem_rtl_0_bypass[82] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[82]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[82]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[82] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[82] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y15_N48
cyclonev_lcell_comb \memin[26]~27 (
// Equation(s):
// \memin[26]~27_combout  = ( \dmem~47_combout  & ( dmem_rtl_0_bypass[82] & ( (\memin[4]~1_combout  & ((!\dmem~39_combout ) # (dmem_rtl_0_bypass[81]))) ) ) ) # ( !\dmem~47_combout  & ( dmem_rtl_0_bypass[82] & ( (\dmem~39_combout  & (dmem_rtl_0_bypass[81] & 
// \memin[4]~1_combout )) ) ) ) # ( \dmem~47_combout  & ( !dmem_rtl_0_bypass[82] & ( (dmem_rtl_0_bypass[81] & \memin[4]~1_combout ) ) ) ) # ( !\dmem~47_combout  & ( !dmem_rtl_0_bypass[82] & ( (dmem_rtl_0_bypass[81] & \memin[4]~1_combout ) ) ) )

	.dataa(!\dmem~39_combout ),
	.datab(!dmem_rtl_0_bypass[81]),
	.datac(!\memin[4]~1_combout ),
	.datad(gnd),
	.datae(!\dmem~47_combout ),
	.dataf(!dmem_rtl_0_bypass[82]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[26]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[26]~27 .extended_lut = "off";
defparam \memin[26]~27 .lut_mask = 64'h0303030301010B0B;
defparam \memin[26]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y19_N1
dffeas \A[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[26]~29_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[26]),
	.prn(vcc));
// synopsys translate_off
defparam \A[26] .is_wysiwyg = "true";
defparam \A[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N54
cyclonev_lcell_comb \Selector37~5 (
// Equation(s):
// \Selector37~5_combout  = ( \Selector32~0_combout  & ( (!A[26] & (B[26] & (!IR[27] $ (!IR[26])))) # (A[26] & (!IR[27] $ (((!IR[26]) # (B[26]))))) ) )

	.dataa(!A[26]),
	.datab(!IR[27]),
	.datac(!B[26]),
	.datad(!IR[26]),
	.datae(gnd),
	.dataf(!\Selector32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~5 .extended_lut = "off";
defparam \Selector37~5 .lut_mask = 64'h0000000013491349;
defparam \Selector37~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y19_N2
dffeas \A[26]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[26]~29_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[26]~DUPLICATE .is_wysiwyg = "true";
defparam \A[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N15
cyclonev_lcell_comb \Add2~61 (
// Equation(s):
// \Add2~61_sumout  = SUM(( B[25] ) + ( A[25] ) + ( \Add2~66  ))
// \Add2~62  = CARRY(( B[25] ) + ( A[25] ) + ( \Add2~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!A[25]),
	.datad(!B[25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~61_sumout ),
	.cout(\Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \Add2~61 .extended_lut = "off";
defparam \Add2~61 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N18
cyclonev_lcell_comb \Add2~33 (
// Equation(s):
// \Add2~33_sumout  = SUM(( \A[26]~DUPLICATE_q  ) + ( B[26] ) + ( \Add2~62  ))
// \Add2~34  = CARRY(( \A[26]~DUPLICATE_q  ) + ( B[26] ) + ( \Add2~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[26]),
	.datad(!\A[26]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~33_sumout ),
	.cout(\Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \Add2~33 .extended_lut = "off";
defparam \Add2~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N27
cyclonev_lcell_comb \Selector37~6 (
// Equation(s):
// \Selector37~6_combout  = ( \Add2~33_sumout  & ( (!\Selector32~3_combout ) # (\Selector37~5_combout ) ) ) # ( !\Add2~33_sumout  & ( \Selector37~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector37~5_combout ),
	.datad(!\Selector32~3_combout ),
	.datae(gnd),
	.dataf(!\Add2~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~6 .extended_lut = "off";
defparam \Selector37~6 .lut_mask = 64'h0F0F0F0FFF0FFF0F;
defparam \Selector37~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N20
dffeas \regs[14][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[29]~20_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][29] .is_wysiwyg = "true";
defparam \regs[14][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N16
dffeas \regs[10][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[29]~20_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][29] .is_wysiwyg = "true";
defparam \regs[10][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N39
cyclonev_lcell_comb \regs[2][29]~feeder (
// Equation(s):
// \regs[2][29]~feeder_combout  = ( \memin[29]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[29]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][29]~feeder .extended_lut = "off";
defparam \regs[2][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y14_N40
dffeas \regs[2][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][29] .is_wysiwyg = "true";
defparam \regs[2][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N6
cyclonev_lcell_comb \regs[6][29]~feeder (
// Equation(s):
// \regs[6][29]~feeder_combout  = ( \memin[29]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[29]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][29]~feeder .extended_lut = "off";
defparam \regs[6][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N7
dffeas \regs[6][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][29] .is_wysiwyg = "true";
defparam \regs[6][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N51
cyclonev_lcell_comb \Mux2~2 (
// Equation(s):
// \Mux2~2_combout  = ( \regs[6][29]~q  & ( \Selector69~4_combout  & ( (!\Selector70~4_combout  & ((\regs[10][29]~q ))) # (\Selector70~4_combout  & (\regs[14][29]~q )) ) ) ) # ( !\regs[6][29]~q  & ( \Selector69~4_combout  & ( (!\Selector70~4_combout  & 
// ((\regs[10][29]~q ))) # (\Selector70~4_combout  & (\regs[14][29]~q )) ) ) ) # ( \regs[6][29]~q  & ( !\Selector69~4_combout  & ( (\Selector70~4_combout ) # (\regs[2][29]~q ) ) ) ) # ( !\regs[6][29]~q  & ( !\Selector69~4_combout  & ( (\regs[2][29]~q  & 
// !\Selector70~4_combout ) ) ) )

	.dataa(!\regs[14][29]~q ),
	.datab(!\regs[10][29]~q ),
	.datac(!\regs[2][29]~q ),
	.datad(!\Selector70~4_combout ),
	.datae(!\regs[6][29]~q ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~2 .extended_lut = "off";
defparam \Mux2~2 .lut_mask = 64'h0F000FFF33553355;
defparam \Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y16_N43
dffeas \regs[1][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[29]~20_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][29] .is_wysiwyg = "true";
defparam \regs[1][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N4
dffeas \regs[13][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[29]~20_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][29] .is_wysiwyg = "true";
defparam \regs[13][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N43
dffeas \regs[9][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[29]~20_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][29] .is_wysiwyg = "true";
defparam \regs[9][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N31
dffeas \regs[5][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[29]~20_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][29] .is_wysiwyg = "true";
defparam \regs[5][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N54
cyclonev_lcell_comb \Mux2~1 (
// Equation(s):
// \Mux2~1_combout  = ( \regs[5][29]~q  & ( \Selector69~4_combout  & ( (!\Selector70~4_combout  & ((\regs[9][29]~q ))) # (\Selector70~4_combout  & (\regs[13][29]~q )) ) ) ) # ( !\regs[5][29]~q  & ( \Selector69~4_combout  & ( (!\Selector70~4_combout  & 
// ((\regs[9][29]~q ))) # (\Selector70~4_combout  & (\regs[13][29]~q )) ) ) ) # ( \regs[5][29]~q  & ( !\Selector69~4_combout  & ( (\Selector70~4_combout ) # (\regs[1][29]~q ) ) ) ) # ( !\regs[5][29]~q  & ( !\Selector69~4_combout  & ( (\regs[1][29]~q  & 
// !\Selector70~4_combout ) ) ) )

	.dataa(!\regs[1][29]~q ),
	.datab(!\regs[13][29]~q ),
	.datac(!\Selector70~4_combout ),
	.datad(!\regs[9][29]~q ),
	.datae(!\regs[5][29]~q ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~1 .extended_lut = "off";
defparam \Mux2~1 .lut_mask = 64'h50505F5F03F303F3;
defparam \Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N50
dffeas \regs[11][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[29]~20_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][29] .is_wysiwyg = "true";
defparam \regs[11][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N58
dffeas \regs[15][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[29]~20_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][29] .is_wysiwyg = "true";
defparam \regs[15][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N31
dffeas \regs[3][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[29]~20_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][29] .is_wysiwyg = "true";
defparam \regs[3][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N8
dffeas \regs[7][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[29]~20_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][29] .is_wysiwyg = "true";
defparam \regs[7][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N6
cyclonev_lcell_comb \Mux2~3 (
// Equation(s):
// \Mux2~3_combout  = ( \regs[7][29]~q  & ( \Selector69~4_combout  & ( (!\Selector70~4_combout  & (\regs[11][29]~q )) # (\Selector70~4_combout  & ((\regs[15][29]~q ))) ) ) ) # ( !\regs[7][29]~q  & ( \Selector69~4_combout  & ( (!\Selector70~4_combout  & 
// (\regs[11][29]~q )) # (\Selector70~4_combout  & ((\regs[15][29]~q ))) ) ) ) # ( \regs[7][29]~q  & ( !\Selector69~4_combout  & ( (\regs[3][29]~q ) # (\Selector70~4_combout ) ) ) ) # ( !\regs[7][29]~q  & ( !\Selector69~4_combout  & ( (!\Selector70~4_combout 
//  & \regs[3][29]~q ) ) ) )

	.dataa(!\regs[11][29]~q ),
	.datab(!\regs[15][29]~q ),
	.datac(!\Selector70~4_combout ),
	.datad(!\regs[3][29]~q ),
	.datae(!\regs[7][29]~q ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~3 .extended_lut = "off";
defparam \Mux2~3 .lut_mask = 64'h00F00FFF53535353;
defparam \Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y15_N1
dffeas \regs[4][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[29]~20_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][29] .is_wysiwyg = "true";
defparam \regs[4][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y13_N30
cyclonev_lcell_comb \regs[0][29]~feeder (
// Equation(s):
// \regs[0][29]~feeder_combout  = ( \memin[29]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[29]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][29]~feeder .extended_lut = "off";
defparam \regs[0][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y13_N31
dffeas \regs[0][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][29] .is_wysiwyg = "true";
defparam \regs[0][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y17_N46
dffeas \regs[8][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[29]~20_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][29] .is_wysiwyg = "true";
defparam \regs[8][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y15_N50
dffeas \regs[12][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[29]~20_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][29] .is_wysiwyg = "true";
defparam \regs[12][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N48
cyclonev_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = ( \regs[12][29]~q  & ( \Selector69~4_combout  & ( (\regs[8][29]~q ) # (\Selector70~4_combout ) ) ) ) # ( !\regs[12][29]~q  & ( \Selector69~4_combout  & ( (!\Selector70~4_combout  & \regs[8][29]~q ) ) ) ) # ( \regs[12][29]~q  & ( 
// !\Selector69~4_combout  & ( (!\Selector70~4_combout  & ((\regs[0][29]~q ))) # (\Selector70~4_combout  & (\regs[4][29]~q )) ) ) ) # ( !\regs[12][29]~q  & ( !\Selector69~4_combout  & ( (!\Selector70~4_combout  & ((\regs[0][29]~q ))) # (\Selector70~4_combout 
//  & (\regs[4][29]~q )) ) ) )

	.dataa(!\regs[4][29]~q ),
	.datab(!\Selector70~4_combout ),
	.datac(!\regs[0][29]~q ),
	.datad(!\regs[8][29]~q ),
	.datae(!\regs[12][29]~q ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~0 .extended_lut = "off";
defparam \Mux2~0 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N42
cyclonev_lcell_comb \memin[29]~157 (
// Equation(s):
// \memin[29]~157_combout  = ( !\Selector71~4_combout  & ( (\WideOr23~0_combout  & ((!\Selector72~4_combout  & (\Mux2~0_combout )) # (\Selector72~4_combout  & (((\Mux2~1_combout )))))) ) ) # ( \Selector71~4_combout  & ( (\WideOr23~0_combout  & 
// ((!\Selector72~4_combout  & (\Mux2~2_combout )) # (\Selector72~4_combout  & (((\Mux2~3_combout )))))) ) )

	.dataa(!\Selector72~4_combout ),
	.datab(!\WideOr23~0_combout ),
	.datac(!\Mux2~2_combout ),
	.datad(!\Mux2~1_combout ),
	.datae(!\Selector71~4_combout ),
	.dataf(!\Mux2~3_combout ),
	.datag(!\Mux2~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[29]~157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[29]~157 .extended_lut = "on";
defparam \memin[29]~157 .lut_mask = 64'h0213020202131313;
defparam \memin[29]~157 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y21_N1
dffeas \B[29]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[29]~20_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[29]~DUPLICATE .is_wysiwyg = "true";
defparam \B[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N54
cyclonev_lcell_comb \Selector34~5 (
// Equation(s):
// \Selector34~5_combout  = ( \A[29]~DUPLICATE_q  & ( !IR[27] $ (((!IR[26]) # (\B[29]~DUPLICATE_q ))) ) ) # ( !\A[29]~DUPLICATE_q  & ( (\B[29]~DUPLICATE_q  & (!IR[26] $ (!IR[27]))) ) )

	.dataa(!\B[29]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!IR[26]),
	.datad(!IR[27]),
	.datae(gnd),
	.dataf(!\A[29]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~5 .extended_lut = "off";
defparam \Selector34~5 .lut_mask = 64'h055005500AF50AF5;
defparam \Selector34~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y19_N19
dffeas \A[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[28]~23_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[28]),
	.prn(vcc));
// synopsys translate_off
defparam \A[28] .is_wysiwyg = "true";
defparam \A[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y21_N49
dffeas \B[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[27]~26_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[27]),
	.prn(vcc));
// synopsys translate_off
defparam \B[27] .is_wysiwyg = "true";
defparam \B[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y19_N37
dffeas \A[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[27]~26_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[27]),
	.prn(vcc));
// synopsys translate_off
defparam \A[27] .is_wysiwyg = "true";
defparam \A[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N21
cyclonev_lcell_comb \Add2~29 (
// Equation(s):
// \Add2~29_sumout  = SUM(( A[27] ) + ( B[27] ) + ( \Add2~34  ))
// \Add2~30  = CARRY(( A[27] ) + ( B[27] ) + ( \Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[27]),
	.datad(!A[27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~29_sumout ),
	.cout(\Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \Add2~29 .extended_lut = "off";
defparam \Add2~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N24
cyclonev_lcell_comb \Add2~25 (
// Equation(s):
// \Add2~25_sumout  = SUM(( A[28] ) + ( B[28] ) + ( \Add2~30  ))
// \Add2~26  = CARRY(( A[28] ) + ( B[28] ) + ( \Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[28]),
	.datad(!A[28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~25_sumout ),
	.cout(\Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \Add2~25 .extended_lut = "off";
defparam \Add2~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N27
cyclonev_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_sumout  = SUM(( \B[29]~DUPLICATE_q  ) + ( \A[29]~DUPLICATE_q  ) + ( \Add2~26  ))
// \Add2~22  = CARRY(( \B[29]~DUPLICATE_q  ) + ( \A[29]~DUPLICATE_q  ) + ( \Add2~26  ))

	.dataa(gnd),
	.datab(!\A[29]~DUPLICATE_q ),
	.datac(!\B[29]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~21_sumout ),
	.cout(\Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \Add2~21 .extended_lut = "off";
defparam \Add2~21 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N48
cyclonev_lcell_comb \Selector34~6 (
// Equation(s):
// \Selector34~6_combout  = ( \Add2~21_sumout  & ( (!\Selector32~3_combout ) # ((\Selector32~0_combout  & \Selector34~5_combout )) ) ) # ( !\Add2~21_sumout  & ( (\Selector32~0_combout  & \Selector34~5_combout ) ) )

	.dataa(gnd),
	.datab(!\Selector32~0_combout ),
	.datac(!\Selector34~5_combout ),
	.datad(!\Selector32~3_combout ),
	.datae(gnd),
	.dataf(!\Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~6 .extended_lut = "off";
defparam \Selector34~6 .lut_mask = 64'h03030303FF03FF03;
defparam \Selector34~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N24
cyclonev_lcell_comb \PC~31 (
// Equation(s):
// \PC~31_combout  = ( \Selector34~6_combout  & ( (\memin[29]~19_combout  & (!\memin[29]~157_combout  & !\WideOr19~0_combout )) ) ) # ( !\Selector34~6_combout  & ( (\memin[29]~19_combout  & !\memin[29]~157_combout ) ) )

	.dataa(!\memin[29]~19_combout ),
	.datab(gnd),
	.datac(!\memin[29]~157_combout ),
	.datad(!\WideOr19~0_combout ),
	.datae(gnd),
	.dataf(!\Selector34~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~31 .extended_lut = "off";
defparam \PC~31 .lut_mask = 64'h5050505050005000;
defparam \PC~31 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\dmem~72_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~72_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[29]~20_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006B95B34ED819B068195D8C59040000000000000000";
// synopsys translate_on

// Location: FF_X34_Y17_N26
dffeas \dmem~30 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[29]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~30 .is_wysiwyg = "true";
defparam \dmem~30 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a61 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[29]~20_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N24
cyclonev_lcell_comb \dmem~44 (
// Equation(s):
// \dmem~44_combout  = ( \dmem~30_q  & ( \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  & ( ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|ram_block1a29~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\dmem~30_q  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  & ( (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|ram_block1a29~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \dmem~30_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout )) ) ) ) # ( !\dmem~30_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem~0_q  & \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout )) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.datad(gnd),
	.datae(!\dmem~30_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a61~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~44 .extended_lut = "off";
defparam \dmem~44 .lut_mask = 64'h0202CECE1313DFDF;
defparam \dmem~44 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N45
cyclonev_lcell_comb \dmem_rtl_0_bypass[88]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[88]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[88]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[88]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[88]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[88]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y17_N47
dffeas \dmem_rtl_0_bypass[88] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[88]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[88]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[88] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[88] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y15_N22
dffeas \dmem_rtl_0_bypass[87] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[29]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[87]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[87] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[87] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N36
cyclonev_lcell_comb \memin[29]~18 (
// Equation(s):
// \memin[29]~18_combout  = ( \dmem~39_combout  & ( (\memin[4]~1_combout  & dmem_rtl_0_bypass[87]) ) ) # ( !\dmem~39_combout  & ( (\memin[4]~1_combout  & ((!dmem_rtl_0_bypass[88] & ((dmem_rtl_0_bypass[87]))) # (dmem_rtl_0_bypass[88] & (\dmem~44_combout )))) 
// ) )

	.dataa(!\dmem~44_combout ),
	.datab(!dmem_rtl_0_bypass[88]),
	.datac(!\memin[4]~1_combout ),
	.datad(!dmem_rtl_0_bypass[87]),
	.datae(!\dmem~39_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[29]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[29]~18 .extended_lut = "off";
defparam \memin[29]~18 .lut_mask = 64'h010D000F010D000F;
defparam \memin[29]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y19_N34
dffeas \A[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[20]~17_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[20]),
	.prn(vcc));
// synopsys translate_off
defparam \A[20] .is_wysiwyg = "true";
defparam \A[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N22
dffeas \B[18]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[18]~34_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[18]~DUPLICATE .is_wysiwyg = "true";
defparam \B[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y20_N37
dffeas \A[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[18]~34_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[18]),
	.prn(vcc));
// synopsys translate_off
defparam \A[18] .is_wysiwyg = "true";
defparam \A[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N41
dffeas \B[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[17]~36_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[17]),
	.prn(vcc));
// synopsys translate_off
defparam \B[17] .is_wysiwyg = "true";
defparam \B[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N28
dffeas \A[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[17]~36_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[17]),
	.prn(vcc));
// synopsys translate_off
defparam \A[17] .is_wysiwyg = "true";
defparam \A[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N8
dffeas \B[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[16]~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[16]),
	.prn(vcc));
// synopsys translate_off
defparam \B[16] .is_wysiwyg = "true";
defparam \B[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N54
cyclonev_lcell_comb \Selector47~2 (
// Equation(s):
// \Selector47~2_combout  = ( \A[16]~DUPLICATE_q  & ( !IR[27] $ (((!IR[26]) # (B[16]))) ) ) # ( !\A[16]~DUPLICATE_q  & ( (B[16] & (!IR[26] $ (!IR[27]))) ) )

	.dataa(gnd),
	.datab(!IR[26]),
	.datac(!B[16]),
	.datad(!IR[27]),
	.datae(gnd),
	.dataf(!\A[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector47~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector47~2 .extended_lut = "off";
defparam \Selector47~2 .lut_mask = 64'h030C030C30CF30CF;
defparam \Selector47~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y20_N55
dffeas \A[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[16]~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[16]),
	.prn(vcc));
// synopsys translate_off
defparam \A[16] .is_wysiwyg = "true";
defparam \A[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N45
cyclonev_lcell_comb \Add2~125 (
// Equation(s):
// \Add2~125_sumout  = SUM(( \B[15]~DUPLICATE_q  ) + ( A[15] ) + ( \Add2~122  ))
// \Add2~126  = CARRY(( \B[15]~DUPLICATE_q  ) + ( A[15] ) + ( \Add2~122  ))

	.dataa(gnd),
	.datab(!A[15]),
	.datac(!\B[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~125_sumout ),
	.cout(\Add2~126 ),
	.shareout());
// synopsys translate_off
defparam \Add2~125 .extended_lut = "off";
defparam \Add2~125 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add2~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N48
cyclonev_lcell_comb \Add2~49 (
// Equation(s):
// \Add2~49_sumout  = SUM(( B[16] ) + ( A[16] ) + ( \Add2~126  ))
// \Add2~50  = CARRY(( B[16] ) + ( A[16] ) + ( \Add2~126  ))

	.dataa(!A[16]),
	.datab(gnd),
	.datac(gnd),
	.datad(!B[16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~49_sumout ),
	.cout(\Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \Add2~49 .extended_lut = "off";
defparam \Add2~49 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N51
cyclonev_lcell_comb \Selector46~5 (
// Equation(s):
// \Selector46~5_combout  = ( \Selector32~3_combout  & ( !\Selector46~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Selector46~4_combout ),
	.datae(gnd),
	.dataf(!\Selector32~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~5 .extended_lut = "off";
defparam \Selector46~5 .lut_mask = 64'h00000000FF00FF00;
defparam \Selector46~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N3
cyclonev_lcell_comb \Selector47~3 (
// Equation(s):
// \Selector47~3_combout  = ( \Add2~49_sumout  & ( \Selector46~5_combout  & ( (\Selector32~0_combout  & \Selector47~2_combout ) ) ) ) # ( !\Add2~49_sumout  & ( \Selector46~5_combout  & ( (\Selector32~0_combout  & \Selector47~2_combout ) ) ) ) # ( 
// \Add2~49_sumout  & ( !\Selector46~5_combout  ) ) # ( !\Add2~49_sumout  & ( !\Selector46~5_combout  & ( (\Selector32~0_combout  & \Selector47~2_combout ) ) ) )

	.dataa(!\Selector32~0_combout ),
	.datab(!\Selector47~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add2~49_sumout ),
	.dataf(!\Selector46~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector47~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector47~3 .extended_lut = "off";
defparam \Selector47~3 .lut_mask = 64'h1111FFFF11111111;
defparam \Selector47~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N24
cyclonev_lcell_comb \memin[16]~37 (
// Equation(s):
// \memin[16]~37_combout  = ( \DrPC~0_combout  & ( \ShOff~0_combout  & ( (!PC[16] & (!IR[22] & ((!\WideOr21~0_combout ) # (IR[23])))) ) ) ) # ( !\DrPC~0_combout  & ( \ShOff~0_combout  & ( (!IR[22] & ((!\WideOr21~0_combout ) # (IR[23]))) ) ) ) # ( 
// \DrPC~0_combout  & ( !\ShOff~0_combout  & ( (!PC[16] & ((!\WideOr21~0_combout ) # (IR[23]))) ) ) ) # ( !\DrPC~0_combout  & ( !\ShOff~0_combout  & ( (!\WideOr21~0_combout ) # (IR[23]) ) ) )

	.dataa(!PC[16]),
	.datab(!IR[22]),
	.datac(!IR[23]),
	.datad(!\WideOr21~0_combout ),
	.datae(!\DrPC~0_combout ),
	.dataf(!\ShOff~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[16]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[16]~37 .extended_lut = "off";
defparam \memin[16]~37 .lut_mask = 64'hFF0FAA0ACC0C8808;
defparam \memin[16]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N27
cyclonev_lcell_comb \dmem_rtl_0_bypass[62]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[62]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[62]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[62]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[62]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[62]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y17_N28
dffeas \dmem_rtl_0_bypass[62] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[62]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[62] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[62] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y17_N35
dffeas \dmem_rtl_0_bypass[61] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[16]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[61]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[61] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[61] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y21_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a48 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[16]~39_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X34_Y17_N23
dffeas \dmem~17 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[16]~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~17 .is_wysiwyg = "true";
defparam \dmem~17 .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\dmem~72_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~72_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[16]~39_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000020208400006120008000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N21
cyclonev_lcell_comb \dmem~53 (
// Equation(s):
// \dmem~53_combout  = ( \dmem~17_q  & ( \dmem_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout )) ) ) ) # ( !\dmem~17_q  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout ))) ) ) ) # ( \dmem~17_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a48~portbdataout )) ) ) ) # ( !\dmem~17_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem~0_q  & \dmem_rtl_0|auto_generated|ram_block1a48~portbdataout )) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(gnd),
	.datac(!\dmem~0_q ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout ),
	.datae(!\dmem~17_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~53 .extended_lut = "off";
defparam \dmem~53 .lut_mask = 64'h0005F0F50A0FFAFF;
defparam \dmem~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N6
cyclonev_lcell_comb \memin[16]~38 (
// Equation(s):
// \memin[16]~38_combout  = ( \dmem~39_combout  & ( \dmem~53_combout  & ( (\memin[16]~37_combout  & ((!dmem_rtl_0_bypass[61]) # (!\memin[4]~1_combout ))) ) ) ) # ( !\dmem~39_combout  & ( \dmem~53_combout  & ( (\memin[16]~37_combout  & ((!\memin[4]~1_combout 
// ) # ((!dmem_rtl_0_bypass[62] & !dmem_rtl_0_bypass[61])))) ) ) ) # ( \dmem~39_combout  & ( !\dmem~53_combout  & ( (\memin[16]~37_combout  & ((!dmem_rtl_0_bypass[61]) # (!\memin[4]~1_combout ))) ) ) ) # ( !\dmem~39_combout  & ( !\dmem~53_combout  & ( 
// (\memin[16]~37_combout  & (((!dmem_rtl_0_bypass[61]) # (!\memin[4]~1_combout )) # (dmem_rtl_0_bypass[62]))) ) ) )

	.dataa(!\memin[16]~37_combout ),
	.datab(!dmem_rtl_0_bypass[62]),
	.datac(!dmem_rtl_0_bypass[61]),
	.datad(!\memin[4]~1_combout ),
	.datae(!\dmem~39_combout ),
	.dataf(!\dmem~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[16]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[16]~38 .extended_lut = "off";
defparam \memin[16]~38 .lut_mask = 64'h5551555055405550;
defparam \memin[16]~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y17_N56
dffeas \regs[7][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[16]~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][16] .is_wysiwyg = "true";
defparam \regs[7][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N8
dffeas \regs[5][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[16]~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][16] .is_wysiwyg = "true";
defparam \regs[5][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N6
cyclonev_lcell_comb \regs[6][16]~feeder (
// Equation(s):
// \regs[6][16]~feeder_combout  = ( \memin[16]~39_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[16]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][16]~feeder .extended_lut = "off";
defparam \regs[6][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N7
dffeas \regs[6][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][16] .is_wysiwyg = "true";
defparam \regs[6][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N16
dffeas \regs[4][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[16]~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][16] .is_wysiwyg = "true";
defparam \regs[4][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N36
cyclonev_lcell_comb \Mux15~1 (
// Equation(s):
// \Mux15~1_combout  = ( \regs[4][16]~q  & ( \Selector72~4_combout  & ( (!\Selector71~4_combout  & ((\regs[5][16]~q ))) # (\Selector71~4_combout  & (\regs[7][16]~q )) ) ) ) # ( !\regs[4][16]~q  & ( \Selector72~4_combout  & ( (!\Selector71~4_combout  & 
// ((\regs[5][16]~q ))) # (\Selector71~4_combout  & (\regs[7][16]~q )) ) ) ) # ( \regs[4][16]~q  & ( !\Selector72~4_combout  & ( (!\Selector71~4_combout ) # (\regs[6][16]~q ) ) ) ) # ( !\regs[4][16]~q  & ( !\Selector72~4_combout  & ( (\Selector71~4_combout  
// & \regs[6][16]~q ) ) ) )

	.dataa(!\regs[7][16]~q ),
	.datab(!\regs[5][16]~q ),
	.datac(!\Selector71~4_combout ),
	.datad(!\regs[6][16]~q ),
	.datae(!\regs[4][16]~q ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~1 .extended_lut = "off";
defparam \Mux15~1 .lut_mask = 64'h000FF0FF35353535;
defparam \Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y17_N41
dffeas \regs[0][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[16]~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][16] .is_wysiwyg = "true";
defparam \regs[0][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N58
dffeas \regs[1][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[16]~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][16] .is_wysiwyg = "true";
defparam \regs[1][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N48
cyclonev_lcell_comb \regs[2][16]~feeder (
// Equation(s):
// \regs[2][16]~feeder_combout  = ( \memin[16]~39_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[16]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][16]~feeder .extended_lut = "off";
defparam \regs[2][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N49
dffeas \regs[2][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][16] .is_wysiwyg = "true";
defparam \regs[2][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N16
dffeas \regs[3][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[16]~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][16] .is_wysiwyg = "true";
defparam \regs[3][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N15
cyclonev_lcell_comb \Mux15~0 (
// Equation(s):
// \Mux15~0_combout  = ( \regs[3][16]~q  & ( \Selector71~4_combout  & ( (\Selector72~4_combout ) # (\regs[2][16]~q ) ) ) ) # ( !\regs[3][16]~q  & ( \Selector71~4_combout  & ( (\regs[2][16]~q  & !\Selector72~4_combout ) ) ) ) # ( \regs[3][16]~q  & ( 
// !\Selector71~4_combout  & ( (!\Selector72~4_combout  & (\regs[0][16]~q )) # (\Selector72~4_combout  & ((\regs[1][16]~q ))) ) ) ) # ( !\regs[3][16]~q  & ( !\Selector71~4_combout  & ( (!\Selector72~4_combout  & (\regs[0][16]~q )) # (\Selector72~4_combout  & 
// ((\regs[1][16]~q ))) ) ) )

	.dataa(!\regs[0][16]~q ),
	.datab(!\regs[1][16]~q ),
	.datac(!\regs[2][16]~q ),
	.datad(!\Selector72~4_combout ),
	.datae(!\regs[3][16]~q ),
	.dataf(!\Selector71~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~0 .extended_lut = "off";
defparam \Mux15~0 .lut_mask = 64'h553355330F000FFF;
defparam \Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N52
dffeas \regs[9][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[16]~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][16] .is_wysiwyg = "true";
defparam \regs[9][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N25
dffeas \regs[10][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[16]~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][16] .is_wysiwyg = "true";
defparam \regs[10][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N35
dffeas \regs[8][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[16]~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][16] .is_wysiwyg = "true";
defparam \regs[8][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y14_N50
dffeas \regs[11][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[16]~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][16] .is_wysiwyg = "true";
defparam \regs[11][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N48
cyclonev_lcell_comb \Mux15~2 (
// Equation(s):
// \Mux15~2_combout  = ( \regs[11][16]~q  & ( \Selector71~4_combout  & ( (\regs[10][16]~q ) # (\Selector72~4_combout ) ) ) ) # ( !\regs[11][16]~q  & ( \Selector71~4_combout  & ( (!\Selector72~4_combout  & \regs[10][16]~q ) ) ) ) # ( \regs[11][16]~q  & ( 
// !\Selector71~4_combout  & ( (!\Selector72~4_combout  & ((\regs[8][16]~q ))) # (\Selector72~4_combout  & (\regs[9][16]~q )) ) ) ) # ( !\regs[11][16]~q  & ( !\Selector71~4_combout  & ( (!\Selector72~4_combout  & ((\regs[8][16]~q ))) # (\Selector72~4_combout 
//  & (\regs[9][16]~q )) ) ) )

	.dataa(!\regs[9][16]~q ),
	.datab(!\Selector72~4_combout ),
	.datac(!\regs[10][16]~q ),
	.datad(!\regs[8][16]~q ),
	.datae(!\regs[11][16]~q ),
	.dataf(!\Selector71~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~2 .extended_lut = "off";
defparam \Mux15~2 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N6
cyclonev_lcell_comb \regs[13][16]~feeder (
// Equation(s):
// \regs[13][16]~feeder_combout  = ( \memin[16]~39_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[16]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][16]~feeder .extended_lut = "off";
defparam \regs[13][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N7
dffeas \regs[13][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][16] .is_wysiwyg = "true";
defparam \regs[13][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y12_N13
dffeas \regs[12][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[16]~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][16] .is_wysiwyg = "true";
defparam \regs[12][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N26
dffeas \regs[14][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[16]~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][16] .is_wysiwyg = "true";
defparam \regs[14][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N55
dffeas \regs[15][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[16]~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][16] .is_wysiwyg = "true";
defparam \regs[15][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N54
cyclonev_lcell_comb \Mux15~3 (
// Equation(s):
// \Mux15~3_combout  = ( \regs[15][16]~q  & ( \Selector72~4_combout  & ( (\Selector71~4_combout ) # (\regs[13][16]~q ) ) ) ) # ( !\regs[15][16]~q  & ( \Selector72~4_combout  & ( (\regs[13][16]~q  & !\Selector71~4_combout ) ) ) ) # ( \regs[15][16]~q  & ( 
// !\Selector72~4_combout  & ( (!\Selector71~4_combout  & (\regs[12][16]~q )) # (\Selector71~4_combout  & ((\regs[14][16]~q ))) ) ) ) # ( !\regs[15][16]~q  & ( !\Selector72~4_combout  & ( (!\Selector71~4_combout  & (\regs[12][16]~q )) # 
// (\Selector71~4_combout  & ((\regs[14][16]~q ))) ) ) )

	.dataa(!\regs[13][16]~q ),
	.datab(!\regs[12][16]~q ),
	.datac(!\regs[14][16]~q ),
	.datad(!\Selector71~4_combout ),
	.datae(!\regs[15][16]~q ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~3 .extended_lut = "off";
defparam \Mux15~3 .lut_mask = 64'h330F330F550055FF;
defparam \Mux15~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N39
cyclonev_lcell_comb \Mux15~4 (
// Equation(s):
// \Mux15~4_combout  = ( \Mux15~2_combout  & ( \Mux15~3_combout  & ( ((!\Selector70~4_combout  & ((\Mux15~0_combout ))) # (\Selector70~4_combout  & (\Mux15~1_combout ))) # (\Selector69~4_combout ) ) ) ) # ( !\Mux15~2_combout  & ( \Mux15~3_combout  & ( 
// (!\Selector70~4_combout  & (((\Mux15~0_combout  & !\Selector69~4_combout )))) # (\Selector70~4_combout  & (((\Selector69~4_combout )) # (\Mux15~1_combout ))) ) ) ) # ( \Mux15~2_combout  & ( !\Mux15~3_combout  & ( (!\Selector70~4_combout  & 
// (((\Selector69~4_combout ) # (\Mux15~0_combout )))) # (\Selector70~4_combout  & (\Mux15~1_combout  & ((!\Selector69~4_combout )))) ) ) ) # ( !\Mux15~2_combout  & ( !\Mux15~3_combout  & ( (!\Selector69~4_combout  & ((!\Selector70~4_combout  & 
// ((\Mux15~0_combout ))) # (\Selector70~4_combout  & (\Mux15~1_combout )))) ) ) )

	.dataa(!\Mux15~1_combout ),
	.datab(!\Mux15~0_combout ),
	.datac(!\Selector70~4_combout ),
	.datad(!\Selector69~4_combout ),
	.datae(!\Mux15~2_combout ),
	.dataf(!\Mux15~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~4 .extended_lut = "off";
defparam \Mux15~4 .lut_mask = 64'h350035F0350F35FF;
defparam \Mux15~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N3
cyclonev_lcell_comb \Selector46~9 (
// Equation(s):
// \Selector46~9_combout  = ( \ShiftRight0~6_combout  & ( !\IR[18]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IR[18]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~9 .extended_lut = "off";
defparam \Selector46~9 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Selector46~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N33
cyclonev_lcell_comb \Selector44~2 (
// Equation(s):
// \Selector44~2_combout  = ( !\IR[22]~DUPLICATE_q  & ( (IR[20] & IR[19]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!IR[20]),
	.datad(!IR[19]),
	.datae(gnd),
	.dataf(!\IR[22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~2 .extended_lut = "off";
defparam \Selector44~2 .lut_mask = 64'h000F000F00000000;
defparam \Selector44~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N27
cyclonev_lcell_comb \Selector47~0 (
// Equation(s):
// \Selector47~0_combout  = ( B[16] & ( \A[16]~DUPLICATE_q  & ( (!\IR[21]~DUPLICATE_q  & (\Selector21~0_combout )) # (\IR[21]~DUPLICATE_q  & ((\Selector44~2_combout ))) ) ) ) # ( !B[16] & ( \A[16]~DUPLICATE_q  & ( (!\IR[21]~DUPLICATE_q  & 
// (\IR[18]~DUPLICATE_q  & ((\Selector44~2_combout )))) # (\IR[21]~DUPLICATE_q  & (((!\IR[18]~DUPLICATE_q  & \Selector44~2_combout )) # (\Selector21~0_combout ))) ) ) ) # ( B[16] & ( !\A[16]~DUPLICATE_q  & ( (!\IR[21]~DUPLICATE_q  & (\IR[18]~DUPLICATE_q  & 
// ((\Selector44~2_combout )))) # (\IR[21]~DUPLICATE_q  & (((!\IR[18]~DUPLICATE_q  & \Selector44~2_combout )) # (\Selector21~0_combout ))) ) ) ) # ( !B[16] & ( !\A[16]~DUPLICATE_q  & ( (!\IR[21]~DUPLICATE_q  & ((\Selector44~2_combout ) # 
// (\Selector21~0_combout ))) ) ) )

	.dataa(!\IR[21]~DUPLICATE_q ),
	.datab(!\IR[18]~DUPLICATE_q ),
	.datac(!\Selector21~0_combout ),
	.datad(!\Selector44~2_combout ),
	.datae(!B[16]),
	.dataf(!\A[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector47~0 .extended_lut = "off";
defparam \Selector47~0 .lut_mask = 64'h0AAA056705670A5F;
defparam \Selector47~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y22_N47
dffeas \A[14]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[14]~93_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[14]~DUPLICATE .is_wysiwyg = "true";
defparam \A[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y22_N1
dffeas \A[13]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~90_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[13]~DUPLICATE .is_wysiwyg = "true";
defparam \A[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y21_N14
dffeas \B[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~90_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[13]),
	.prn(vcc));
// synopsys translate_off
defparam \B[13] .is_wysiwyg = "true";
defparam \B[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y22_N41
dffeas \A[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[12]~87_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[12]),
	.prn(vcc));
// synopsys translate_off
defparam \A[12] .is_wysiwyg = "true";
defparam \A[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y21_N52
dffeas \B[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[10]~83_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[10]),
	.prn(vcc));
// synopsys translate_off
defparam \B[10] .is_wysiwyg = "true";
defparam \B[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y20_N4
dffeas \B[9]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[9]~80_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[9]~DUPLICATE .is_wysiwyg = "true";
defparam \B[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y22_N11
dffeas \A[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[9]~80_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[9]),
	.prn(vcc));
// synopsys translate_off
defparam \A[9] .is_wysiwyg = "true";
defparam \A[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y22_N26
dffeas \A[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[8]~77_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[8]),
	.prn(vcc));
// synopsys translate_off
defparam \A[8] .is_wysiwyg = "true";
defparam \A[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y22_N23
dffeas \B[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[8]~77_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[8]),
	.prn(vcc));
// synopsys translate_off
defparam \B[8] .is_wysiwyg = "true";
defparam \B[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N24
cyclonev_lcell_comb \Add1~97 (
// Equation(s):
// \Add1~97_sumout  = SUM(( !A[8] $ (B[8]) ) + ( \Add1~95  ) + ( \Add1~94  ))
// \Add1~98  = CARRY(( !A[8] $ (B[8]) ) + ( \Add1~95  ) + ( \Add1~94  ))
// \Add1~99  = SHARE((A[8] & !B[8]))

	.dataa(gnd),
	.datab(!A[8]),
	.datac(gnd),
	.datad(!B[8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~94 ),
	.sharein(\Add1~95 ),
	.combout(),
	.sumout(\Add1~97_sumout ),
	.cout(\Add1~98 ),
	.shareout(\Add1~99 ));
// synopsys translate_off
defparam \Add1~97 .extended_lut = "off";
defparam \Add1~97 .lut_mask = 64'h000033000000CC33;
defparam \Add1~97 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N27
cyclonev_lcell_comb \Add1~101 (
// Equation(s):
// \Add1~101_sumout  = SUM(( !\B[9]~DUPLICATE_q  $ (A[9]) ) + ( \Add1~99  ) + ( \Add1~98  ))
// \Add1~102  = CARRY(( !\B[9]~DUPLICATE_q  $ (A[9]) ) + ( \Add1~99  ) + ( \Add1~98  ))
// \Add1~103  = SHARE((!\B[9]~DUPLICATE_q  & A[9]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[9]~DUPLICATE_q ),
	.datad(!A[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~98 ),
	.sharein(\Add1~99 ),
	.combout(),
	.sumout(\Add1~101_sumout ),
	.cout(\Add1~102 ),
	.shareout(\Add1~103 ));
// synopsys translate_off
defparam \Add1~101 .extended_lut = "off";
defparam \Add1~101 .lut_mask = 64'h000000F00000F00F;
defparam \Add1~101 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N30
cyclonev_lcell_comb \Add1~105 (
// Equation(s):
// \Add1~105_sumout  = SUM(( !\A[10]~DUPLICATE_q  $ (B[10]) ) + ( \Add1~103  ) + ( \Add1~102  ))
// \Add1~106  = CARRY(( !\A[10]~DUPLICATE_q  $ (B[10]) ) + ( \Add1~103  ) + ( \Add1~102  ))
// \Add1~107  = SHARE((\A[10]~DUPLICATE_q  & !B[10]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[10]~DUPLICATE_q ),
	.datad(!B[10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~102 ),
	.sharein(\Add1~103 ),
	.combout(),
	.sumout(\Add1~105_sumout ),
	.cout(\Add1~106 ),
	.shareout(\Add1~107 ));
// synopsys translate_off
defparam \Add1~105 .extended_lut = "off";
defparam \Add1~105 .lut_mask = 64'h00000F000000F00F;
defparam \Add1~105 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N33
cyclonev_lcell_comb \Add1~109 (
// Equation(s):
// \Add1~109_sumout  = SUM(( !B[11] $ (A[11]) ) + ( \Add1~107  ) + ( \Add1~106  ))
// \Add1~110  = CARRY(( !B[11] $ (A[11]) ) + ( \Add1~107  ) + ( \Add1~106  ))
// \Add1~111  = SHARE((!B[11] & A[11]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[11]),
	.datad(!A[11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~106 ),
	.sharein(\Add1~107 ),
	.combout(),
	.sumout(\Add1~109_sumout ),
	.cout(\Add1~110 ),
	.shareout(\Add1~111 ));
// synopsys translate_off
defparam \Add1~109 .extended_lut = "off";
defparam \Add1~109 .lut_mask = 64'h000000F00000F00F;
defparam \Add1~109 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N36
cyclonev_lcell_comb \Add1~113 (
// Equation(s):
// \Add1~113_sumout  = SUM(( !A[12] $ (B[12]) ) + ( \Add1~111  ) + ( \Add1~110  ))
// \Add1~114  = CARRY(( !A[12] $ (B[12]) ) + ( \Add1~111  ) + ( \Add1~110  ))
// \Add1~115  = SHARE((A[12] & !B[12]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!A[12]),
	.datad(!B[12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~110 ),
	.sharein(\Add1~111 ),
	.combout(),
	.sumout(\Add1~113_sumout ),
	.cout(\Add1~114 ),
	.shareout(\Add1~115 ));
// synopsys translate_off
defparam \Add1~113 .extended_lut = "off";
defparam \Add1~113 .lut_mask = 64'h00000F000000F00F;
defparam \Add1~113 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N39
cyclonev_lcell_comb \Add1~117 (
// Equation(s):
// \Add1~117_sumout  = SUM(( !\A[13]~DUPLICATE_q  $ (B[13]) ) + ( \Add1~115  ) + ( \Add1~114  ))
// \Add1~118  = CARRY(( !\A[13]~DUPLICATE_q  $ (B[13]) ) + ( \Add1~115  ) + ( \Add1~114  ))
// \Add1~119  = SHARE((\A[13]~DUPLICATE_q  & !B[13]))

	.dataa(gnd),
	.datab(!\A[13]~DUPLICATE_q ),
	.datac(!B[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~114 ),
	.sharein(\Add1~115 ),
	.combout(),
	.sumout(\Add1~117_sumout ),
	.cout(\Add1~118 ),
	.shareout(\Add1~119 ));
// synopsys translate_off
defparam \Add1~117 .extended_lut = "off";
defparam \Add1~117 .lut_mask = 64'h000030300000C3C3;
defparam \Add1~117 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N42
cyclonev_lcell_comb \Add1~121 (
// Equation(s):
// \Add1~121_sumout  = SUM(( !\A[14]~DUPLICATE_q  $ (\B[14]~DUPLICATE_q ) ) + ( \Add1~119  ) + ( \Add1~118  ))
// \Add1~122  = CARRY(( !\A[14]~DUPLICATE_q  $ (\B[14]~DUPLICATE_q ) ) + ( \Add1~119  ) + ( \Add1~118  ))
// \Add1~123  = SHARE((\A[14]~DUPLICATE_q  & !\B[14]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[14]~DUPLICATE_q ),
	.datad(!\B[14]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~118 ),
	.sharein(\Add1~119 ),
	.combout(),
	.sumout(\Add1~121_sumout ),
	.cout(\Add1~122 ),
	.shareout(\Add1~123 ));
// synopsys translate_off
defparam \Add1~121 .extended_lut = "off";
defparam \Add1~121 .lut_mask = 64'h00000F000000F00F;
defparam \Add1~121 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N45
cyclonev_lcell_comb \Add1~125 (
// Equation(s):
// \Add1~125_sumout  = SUM(( !A[15] $ (\B[15]~DUPLICATE_q ) ) + ( \Add1~123  ) + ( \Add1~122  ))
// \Add1~126  = CARRY(( !A[15] $ (\B[15]~DUPLICATE_q ) ) + ( \Add1~123  ) + ( \Add1~122  ))
// \Add1~127  = SHARE((A[15] & !\B[15]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!A[15]),
	.datac(!\B[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~122 ),
	.sharein(\Add1~123 ),
	.combout(),
	.sumout(\Add1~125_sumout ),
	.cout(\Add1~126 ),
	.shareout(\Add1~127 ));
// synopsys translate_off
defparam \Add1~125 .extended_lut = "off";
defparam \Add1~125 .lut_mask = 64'h000030300000C3C3;
defparam \Add1~125 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N48
cyclonev_lcell_comb \Add1~49 (
// Equation(s):
// \Add1~49_sumout  = SUM(( !\A[16]~DUPLICATE_q  $ (B[16]) ) + ( \Add1~127  ) + ( \Add1~126  ))
// \Add1~50  = CARRY(( !\A[16]~DUPLICATE_q  $ (B[16]) ) + ( \Add1~127  ) + ( \Add1~126  ))
// \Add1~51  = SHARE((\A[16]~DUPLICATE_q  & !B[16]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[16]~DUPLICATE_q ),
	.datad(!B[16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~126 ),
	.sharein(\Add1~127 ),
	.combout(),
	.sumout(\Add1~49_sumout ),
	.cout(\Add1~50 ),
	.shareout(\Add1~51 ));
// synopsys translate_off
defparam \Add1~49 .extended_lut = "off";
defparam \Add1~49 .lut_mask = 64'h00000F000000F00F;
defparam \Add1~49 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X37_Y22_N15
cyclonev_lcell_comb \ShiftLeft0~29 (
// Equation(s):
// \ShiftLeft0~29_combout  = ( B[1] & ( \A[16]~DUPLICATE_q  & ( (!\B[0]~DUPLICATE_q  & (\A[14]~DUPLICATE_q )) # (\B[0]~DUPLICATE_q  & ((\A[13]~DUPLICATE_q ))) ) ) ) # ( !B[1] & ( \A[16]~DUPLICATE_q  & ( (!\B[0]~DUPLICATE_q ) # (A[15]) ) ) ) # ( B[1] & ( 
// !\A[16]~DUPLICATE_q  & ( (!\B[0]~DUPLICATE_q  & (\A[14]~DUPLICATE_q )) # (\B[0]~DUPLICATE_q  & ((\A[13]~DUPLICATE_q ))) ) ) ) # ( !B[1] & ( !\A[16]~DUPLICATE_q  & ( (\B[0]~DUPLICATE_q  & A[15]) ) ) )

	.dataa(!\B[0]~DUPLICATE_q ),
	.datab(!\A[14]~DUPLICATE_q ),
	.datac(!\A[13]~DUPLICATE_q ),
	.datad(!A[15]),
	.datae(!B[1]),
	.dataf(!\A[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~29 .extended_lut = "off";
defparam \ShiftLeft0~29 .lut_mask = 64'h00552727AAFF2727;
defparam \ShiftLeft0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N6
cyclonev_lcell_comb \ShiftLeft0~31 (
// Equation(s):
// \ShiftLeft0~31_combout  = ( A[6] & ( \A[5]~DUPLICATE_q  & ( ((!\B[0]~DUPLICATE_q  & (A[8])) # (\B[0]~DUPLICATE_q  & ((\A[7]~DUPLICATE_q )))) # (\B[1]~DUPLICATE_q ) ) ) ) # ( !A[6] & ( \A[5]~DUPLICATE_q  & ( (!\B[0]~DUPLICATE_q  & (A[8] & 
// (!\B[1]~DUPLICATE_q ))) # (\B[0]~DUPLICATE_q  & (((\A[7]~DUPLICATE_q ) # (\B[1]~DUPLICATE_q )))) ) ) ) # ( A[6] & ( !\A[5]~DUPLICATE_q  & ( (!\B[0]~DUPLICATE_q  & (((\B[1]~DUPLICATE_q )) # (A[8]))) # (\B[0]~DUPLICATE_q  & (((!\B[1]~DUPLICATE_q  & 
// \A[7]~DUPLICATE_q )))) ) ) ) # ( !A[6] & ( !\A[5]~DUPLICATE_q  & ( (!\B[1]~DUPLICATE_q  & ((!\B[0]~DUPLICATE_q  & (A[8])) # (\B[0]~DUPLICATE_q  & ((\A[7]~DUPLICATE_q ))))) ) ) )

	.dataa(!A[8]),
	.datab(!\B[0]~DUPLICATE_q ),
	.datac(!\B[1]~DUPLICATE_q ),
	.datad(!\A[7]~DUPLICATE_q ),
	.datae(!A[6]),
	.dataf(!\A[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~31 .extended_lut = "off";
defparam \ShiftLeft0~31 .lut_mask = 64'h40704C7C43734F7F;
defparam \ShiftLeft0~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y22_N43
dffeas \A[11]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[11]~85_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[11]~DUPLICATE .is_wysiwyg = "true";
defparam \A[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y22_N34
dffeas \A[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[10]~83_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[10]),
	.prn(vcc));
// synopsys translate_off
defparam \A[10] .is_wysiwyg = "true";
defparam \A[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y22_N24
cyclonev_lcell_comb \ShiftLeft0~30 (
// Equation(s):
// \ShiftLeft0~30_combout  = ( A[10] & ( \B[0]~DUPLICATE_q  & ( (!B[1] & (\A[11]~DUPLICATE_q )) # (B[1] & ((\A[9]~DUPLICATE_q ))) ) ) ) # ( !A[10] & ( \B[0]~DUPLICATE_q  & ( (!B[1] & (\A[11]~DUPLICATE_q )) # (B[1] & ((\A[9]~DUPLICATE_q ))) ) ) ) # ( A[10] & 
// ( !\B[0]~DUPLICATE_q  & ( (B[1]) # (\A[12]~DUPLICATE_q ) ) ) ) # ( !A[10] & ( !\B[0]~DUPLICATE_q  & ( (\A[12]~DUPLICATE_q  & !B[1]) ) ) )

	.dataa(!\A[12]~DUPLICATE_q ),
	.datab(!B[1]),
	.datac(!\A[11]~DUPLICATE_q ),
	.datad(!\A[9]~DUPLICATE_q ),
	.datae(!A[10]),
	.dataf(!\B[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~30 .extended_lut = "off";
defparam \ShiftLeft0~30 .lut_mask = 64'h444477770C3F0C3F;
defparam \ShiftLeft0~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y22_N44
dffeas \A[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~54_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \A[1] .is_wysiwyg = "true";
defparam \A[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N33
cyclonev_lcell_comb \ShiftLeft0~26 (
// Equation(s):
// \ShiftLeft0~26_combout  = ( B[1] & ( \A[4]~DUPLICATE_q  & ( (!\B[0]~DUPLICATE_q  & ((\A[2]~DUPLICATE_q ))) # (\B[0]~DUPLICATE_q  & (A[1])) ) ) ) # ( !B[1] & ( \A[4]~DUPLICATE_q  & ( (!\B[0]~DUPLICATE_q ) # (\A[3]~DUPLICATE_q ) ) ) ) # ( B[1] & ( 
// !\A[4]~DUPLICATE_q  & ( (!\B[0]~DUPLICATE_q  & ((\A[2]~DUPLICATE_q ))) # (\B[0]~DUPLICATE_q  & (A[1])) ) ) ) # ( !B[1] & ( !\A[4]~DUPLICATE_q  & ( (\B[0]~DUPLICATE_q  & \A[3]~DUPLICATE_q ) ) ) )

	.dataa(!\B[0]~DUPLICATE_q ),
	.datab(!A[1]),
	.datac(!\A[3]~DUPLICATE_q ),
	.datad(!\A[2]~DUPLICATE_q ),
	.datae(!B[1]),
	.dataf(!\A[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~26 .extended_lut = "off";
defparam \ShiftLeft0~26 .lut_mask = 64'h050511BBAFAF11BB;
defparam \ShiftLeft0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N30
cyclonev_lcell_comb \ShiftLeft0~50 (
// Equation(s):
// \ShiftLeft0~50_combout  = ( B[2] & ( \ShiftLeft0~26_combout  & ( (\ShiftLeft0~30_combout ) # (\B[3]~DUPLICATE_q ) ) ) ) # ( !B[2] & ( \ShiftLeft0~26_combout  & ( (!\B[3]~DUPLICATE_q  & (\ShiftLeft0~29_combout )) # (\B[3]~DUPLICATE_q  & 
// ((\ShiftLeft0~31_combout ))) ) ) ) # ( B[2] & ( !\ShiftLeft0~26_combout  & ( (!\B[3]~DUPLICATE_q  & \ShiftLeft0~30_combout ) ) ) ) # ( !B[2] & ( !\ShiftLeft0~26_combout  & ( (!\B[3]~DUPLICATE_q  & (\ShiftLeft0~29_combout )) # (\B[3]~DUPLICATE_q  & 
// ((\ShiftLeft0~31_combout ))) ) ) )

	.dataa(!\ShiftLeft0~29_combout ),
	.datab(!\B[3]~DUPLICATE_q ),
	.datac(!\ShiftLeft0~31_combout ),
	.datad(!\ShiftLeft0~30_combout ),
	.datae(!B[2]),
	.dataf(!\ShiftLeft0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~50 .extended_lut = "off";
defparam \ShiftLeft0~50 .lut_mask = 64'h474700CC474733FF;
defparam \ShiftLeft0~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y22_N13
dffeas \B[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[0]~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[0]),
	.prn(vcc));
// synopsys translate_off
defparam \B[0] .is_wysiwyg = "true";
defparam \B[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N28
dffeas \A[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[0]~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \A[0] .is_wysiwyg = "true";
defparam \A[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N18
cyclonev_lcell_comb \ShiftLeft0~1 (
// Equation(s):
// \ShiftLeft0~1_combout  = ( A[0] & ( (!B[1] & !B[0]) ) )

	.dataa(gnd),
	.datab(!B[1]),
	.datac(!B[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~1 .extended_lut = "off";
defparam \ShiftLeft0~1 .lut_mask = 64'h00000000C0C0C0C0;
defparam \ShiftLeft0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N30
cyclonev_lcell_comb \ShiftRight0~12 (
// Equation(s):
// \ShiftRight0~12_combout  = ( \A[17]~DUPLICATE_q  & ( \B[1]~DUPLICATE_q  & ( (!\B[0]~DUPLICATE_q  & (\A[18]~DUPLICATE_q )) # (\B[0]~DUPLICATE_q  & ((\A[19]~DUPLICATE_q ))) ) ) ) # ( !\A[17]~DUPLICATE_q  & ( \B[1]~DUPLICATE_q  & ( (!\B[0]~DUPLICATE_q  & 
// (\A[18]~DUPLICATE_q )) # (\B[0]~DUPLICATE_q  & ((\A[19]~DUPLICATE_q ))) ) ) ) # ( \A[17]~DUPLICATE_q  & ( !\B[1]~DUPLICATE_q  & ( (\B[0]~DUPLICATE_q ) # (A[16]) ) ) ) # ( !\A[17]~DUPLICATE_q  & ( !\B[1]~DUPLICATE_q  & ( (A[16] & !\B[0]~DUPLICATE_q ) ) ) )

	.dataa(!\A[18]~DUPLICATE_q ),
	.datab(!A[16]),
	.datac(!\B[0]~DUPLICATE_q ),
	.datad(!\A[19]~DUPLICATE_q ),
	.datae(!\A[17]~DUPLICATE_q ),
	.dataf(!\B[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~12 .extended_lut = "off";
defparam \ShiftRight0~12 .lut_mask = 64'h30303F3F505F505F;
defparam \ShiftRight0~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y19_N38
dffeas \A[27]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[27]~26_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[27]~DUPLICATE .is_wysiwyg = "true";
defparam \A[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y19_N39
cyclonev_lcell_comb \ShiftRight0~14 (
// Equation(s):
// \ShiftRight0~14_combout  = ( B[1] & ( \B[0]~DUPLICATE_q  & ( \A[27]~DUPLICATE_q  ) ) ) # ( !B[1] & ( \B[0]~DUPLICATE_q  & ( A[25] ) ) ) # ( B[1] & ( !\B[0]~DUPLICATE_q  & ( \A[26]~DUPLICATE_q  ) ) ) # ( !B[1] & ( !\B[0]~DUPLICATE_q  & ( \A[24]~DUPLICATE_q 
//  ) ) )

	.dataa(!\A[27]~DUPLICATE_q ),
	.datab(!A[25]),
	.datac(!\A[24]~DUPLICATE_q ),
	.datad(!\A[26]~DUPLICATE_q ),
	.datae(!B[1]),
	.dataf(!\B[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~14 .extended_lut = "off";
defparam \ShiftRight0~14 .lut_mask = 64'h0F0F00FF33335555;
defparam \ShiftRight0~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y19_N44
dffeas \A[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[30]~45_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[30]),
	.prn(vcc));
// synopsys translate_off
defparam \A[30] .is_wysiwyg = "true";
defparam \A[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y19_N45
cyclonev_lcell_comb \ShiftRight0~15 (
// Equation(s):
// \ShiftRight0~15_combout  = ( B[1] & ( \A[28]~DUPLICATE_q  & ( (!\B[0]~DUPLICATE_q  & (A[30])) # (\B[0]~DUPLICATE_q  & ((A[31]))) ) ) ) # ( !B[1] & ( \A[28]~DUPLICATE_q  & ( (!\B[0]~DUPLICATE_q ) # (\A[29]~DUPLICATE_q ) ) ) ) # ( B[1] & ( 
// !\A[28]~DUPLICATE_q  & ( (!\B[0]~DUPLICATE_q  & (A[30])) # (\B[0]~DUPLICATE_q  & ((A[31]))) ) ) ) # ( !B[1] & ( !\A[28]~DUPLICATE_q  & ( (\B[0]~DUPLICATE_q  & \A[29]~DUPLICATE_q ) ) ) )

	.dataa(!\B[0]~DUPLICATE_q ),
	.datab(!A[30]),
	.datac(!\A[29]~DUPLICATE_q ),
	.datad(!A[31]),
	.datae(!B[1]),
	.dataf(!\A[28]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~15 .extended_lut = "off";
defparam \ShiftRight0~15 .lut_mask = 64'h05052277AFAF2277;
defparam \ShiftRight0~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N57
cyclonev_lcell_comb \ShiftRight0~13 (
// Equation(s):
// \ShiftRight0~13_combout  = ( \B[0]~DUPLICATE_q  & ( \B[1]~DUPLICATE_q  & ( \A[23]~DUPLICATE_q  ) ) ) # ( !\B[0]~DUPLICATE_q  & ( \B[1]~DUPLICATE_q  & ( \A[22]~DUPLICATE_q  ) ) ) # ( \B[0]~DUPLICATE_q  & ( !\B[1]~DUPLICATE_q  & ( \A[21]~DUPLICATE_q  ) ) ) 
// # ( !\B[0]~DUPLICATE_q  & ( !\B[1]~DUPLICATE_q  & ( A[20] ) ) )

	.dataa(!\A[21]~DUPLICATE_q ),
	.datab(!\A[22]~DUPLICATE_q ),
	.datac(!\A[23]~DUPLICATE_q ),
	.datad(!A[20]),
	.datae(!\B[0]~DUPLICATE_q ),
	.dataf(!\B[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~13 .extended_lut = "off";
defparam \ShiftRight0~13 .lut_mask = 64'h00FF555533330F0F;
defparam \ShiftRight0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y19_N24
cyclonev_lcell_comb \ShiftRight0~16 (
// Equation(s):
// \ShiftRight0~16_combout  = ( \ShiftRight0~15_combout  & ( \ShiftRight0~13_combout  & ( ((!B[3] & (\ShiftRight0~12_combout )) # (B[3] & ((\ShiftRight0~14_combout )))) # (\B[2]~DUPLICATE_q ) ) ) ) # ( !\ShiftRight0~15_combout  & ( \ShiftRight0~13_combout  & 
// ( (!B[3] & (((\ShiftRight0~12_combout )) # (\B[2]~DUPLICATE_q ))) # (B[3] & (!\B[2]~DUPLICATE_q  & ((\ShiftRight0~14_combout )))) ) ) ) # ( \ShiftRight0~15_combout  & ( !\ShiftRight0~13_combout  & ( (!B[3] & (!\B[2]~DUPLICATE_q  & (\ShiftRight0~12_combout 
// ))) # (B[3] & (((\ShiftRight0~14_combout )) # (\B[2]~DUPLICATE_q ))) ) ) ) # ( !\ShiftRight0~15_combout  & ( !\ShiftRight0~13_combout  & ( (!\B[2]~DUPLICATE_q  & ((!B[3] & (\ShiftRight0~12_combout )) # (B[3] & ((\ShiftRight0~14_combout ))))) ) ) )

	.dataa(!B[3]),
	.datab(!\B[2]~DUPLICATE_q ),
	.datac(!\ShiftRight0~12_combout ),
	.datad(!\ShiftRight0~14_combout ),
	.datae(!\ShiftRight0~15_combout ),
	.dataf(!\ShiftRight0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~16 .extended_lut = "off";
defparam \ShiftRight0~16 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \ShiftRight0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y19_N54
cyclonev_lcell_comb \Selector47~4 (
// Equation(s):
// \Selector47~4_combout  = ( \ShiftLeft0~0_combout  & ( \ShiftRight0~16_combout  & ( (!\IR[18]~DUPLICATE_q  & (((\ShiftLeft0~1_combout  & B[4])))) # (\IR[18]~DUPLICATE_q  & (((!B[4])) # (A[31]))) ) ) ) # ( !\ShiftLeft0~0_combout  & ( \ShiftRight0~16_combout 
//  & ( (\IR[18]~DUPLICATE_q  & ((!B[4]) # (A[31]))) ) ) ) # ( \ShiftLeft0~0_combout  & ( !\ShiftRight0~16_combout  & ( (B[4] & ((!\IR[18]~DUPLICATE_q  & ((\ShiftLeft0~1_combout ))) # (\IR[18]~DUPLICATE_q  & (A[31])))) ) ) ) # ( !\ShiftLeft0~0_combout  & ( 
// !\ShiftRight0~16_combout  & ( (A[31] & (\IR[18]~DUPLICATE_q  & B[4])) ) ) )

	.dataa(!A[31]),
	.datab(!\IR[18]~DUPLICATE_q ),
	.datac(!\ShiftLeft0~1_combout ),
	.datad(!B[4]),
	.datae(!\ShiftLeft0~0_combout ),
	.dataf(!\ShiftRight0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector47~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector47~4 .extended_lut = "off";
defparam \Selector47~4 .lut_mask = 64'h0011001D3311331D;
defparam \Selector47~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N36
cyclonev_lcell_comb \Selector47~5 (
// Equation(s):
// \Selector47~5_combout  = ( \ShiftLeft0~50_combout  & ( \Selector47~4_combout  & ( (\Selector63~3_combout  & ((!\ShiftRight0~6_combout ) # (A[31]))) ) ) ) # ( !\ShiftLeft0~50_combout  & ( \Selector47~4_combout  & ( (\Selector63~3_combout  & 
// ((!\ShiftRight0~6_combout ) # (A[31]))) ) ) ) # ( \ShiftLeft0~50_combout  & ( !\Selector47~4_combout  & ( (\Selector63~3_combout  & ((!\ShiftRight0~6_combout  & (!\Selector44~0_combout )) # (\ShiftRight0~6_combout  & ((A[31]))))) ) ) ) # ( 
// !\ShiftLeft0~50_combout  & ( !\Selector47~4_combout  & ( (\Selector63~3_combout  & (A[31] & \ShiftRight0~6_combout )) ) ) )

	.dataa(!\Selector63~3_combout ),
	.datab(!\Selector44~0_combout ),
	.datac(!A[31]),
	.datad(!\ShiftRight0~6_combout ),
	.datae(!\ShiftLeft0~50_combout ),
	.dataf(!\Selector47~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector47~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector47~5 .extended_lut = "off";
defparam \Selector47~5 .lut_mask = 64'h0005440555055505;
defparam \Selector47~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N48
cyclonev_lcell_comb \Selector47~1 (
// Equation(s):
// \Selector47~1_combout  = ( \Add1~49_sumout  & ( \Selector47~5_combout  & ( (\Selector56~0_combout  & ((!\Selector46~9_combout ) # ((\Selector47~0_combout ) # (\Selector44~3_combout )))) ) ) ) # ( !\Add1~49_sumout  & ( \Selector47~5_combout  & ( 
// (\Selector56~0_combout  & ((!\Selector46~9_combout ) # (\Selector47~0_combout ))) ) ) ) # ( \Add1~49_sumout  & ( !\Selector47~5_combout  & ( (\Selector56~0_combout  & ((\Selector47~0_combout ) # (\Selector44~3_combout ))) ) ) ) # ( !\Add1~49_sumout  & ( 
// !\Selector47~5_combout  & ( (\Selector47~0_combout  & \Selector56~0_combout ) ) ) )

	.dataa(!\Selector46~9_combout ),
	.datab(!\Selector44~3_combout ),
	.datac(!\Selector47~0_combout ),
	.datad(!\Selector56~0_combout ),
	.datae(!\Add1~49_sumout ),
	.dataf(!\Selector47~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector47~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector47~1 .extended_lut = "off";
defparam \Selector47~1 .lut_mask = 64'h000F003F00AF00BF;
defparam \Selector47~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N33
cyclonev_lcell_comb \memin[16]~39 (
// Equation(s):
// \memin[16]~39_combout  = ( \Mux15~4_combout  & ( \Selector47~1_combout  & ( ((!\memin[16]~38_combout ) # (\WideOr23~0_combout )) # (\WideOr19~0_combout ) ) ) ) # ( !\Mux15~4_combout  & ( \Selector47~1_combout  & ( (!\memin[16]~38_combout ) # 
// (\WideOr19~0_combout ) ) ) ) # ( \Mux15~4_combout  & ( !\Selector47~1_combout  & ( (!\memin[16]~38_combout ) # (((\Selector47~3_combout  & \WideOr19~0_combout )) # (\WideOr23~0_combout )) ) ) ) # ( !\Mux15~4_combout  & ( !\Selector47~1_combout  & ( 
// (!\memin[16]~38_combout ) # ((\Selector47~3_combout  & \WideOr19~0_combout )) ) ) )

	.dataa(!\Selector47~3_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\memin[16]~38_combout ),
	.datad(!\WideOr23~0_combout ),
	.datae(!\Mux15~4_combout ),
	.dataf(!\Selector47~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[16]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[16]~39 .extended_lut = "off";
defparam \memin[16]~39 .lut_mask = 64'hF1F1F1FFF3F3F3FF;
defparam \memin[16]~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y20_N56
dffeas \A[16]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[16]~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[16]~DUPLICATE .is_wysiwyg = "true";
defparam \A[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N51
cyclonev_lcell_comb \Add1~45 (
// Equation(s):
// \Add1~45_sumout  = SUM(( !B[17] $ (A[17]) ) + ( \Add1~51  ) + ( \Add1~50  ))
// \Add1~46  = CARRY(( !B[17] $ (A[17]) ) + ( \Add1~51  ) + ( \Add1~50  ))
// \Add1~47  = SHARE((!B[17] & A[17]))

	.dataa(!B[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(!A[17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~50 ),
	.sharein(\Add1~51 ),
	.combout(),
	.sumout(\Add1~45_sumout ),
	.cout(\Add1~46 ),
	.shareout(\Add1~47 ));
// synopsys translate_off
defparam \Add1~45 .extended_lut = "off";
defparam \Add1~45 .lut_mask = 64'h000000AA0000AA55;
defparam \Add1~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N54
cyclonev_lcell_comb \Add1~41 (
// Equation(s):
// \Add1~41_sumout  = SUM(( !\B[18]~DUPLICATE_q  $ (A[18]) ) + ( \Add1~47  ) + ( \Add1~46  ))
// \Add1~42  = CARRY(( !\B[18]~DUPLICATE_q  $ (A[18]) ) + ( \Add1~47  ) + ( \Add1~46  ))
// \Add1~43  = SHARE((!\B[18]~DUPLICATE_q  & A[18]))

	.dataa(gnd),
	.datab(!\B[18]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!A[18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~46 ),
	.sharein(\Add1~47 ),
	.combout(),
	.sumout(\Add1~41_sumout ),
	.cout(\Add1~42 ),
	.shareout(\Add1~43 ));
// synopsys translate_off
defparam \Add1~41 .extended_lut = "off";
defparam \Add1~41 .lut_mask = 64'h000000CC0000CC33;
defparam \Add1~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N57
cyclonev_lcell_comb \Add1~37 (
// Equation(s):
// \Add1~37_sumout  = SUM(( !\A[19]~DUPLICATE_q  $ (B[19]) ) + ( \Add1~43  ) + ( \Add1~42  ))
// \Add1~38  = CARRY(( !\A[19]~DUPLICATE_q  $ (B[19]) ) + ( \Add1~43  ) + ( \Add1~42  ))
// \Add1~39  = SHARE((\A[19]~DUPLICATE_q  & !B[19]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[19]~DUPLICATE_q ),
	.datad(!B[19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~42 ),
	.sharein(\Add1~43 ),
	.combout(),
	.sumout(\Add1~37_sumout ),
	.cout(\Add1~38 ),
	.shareout(\Add1~39 ));
// synopsys translate_off
defparam \Add1~37 .extended_lut = "off";
defparam \Add1~37 .lut_mask = 64'h00000F000000F00F;
defparam \Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N0
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( !\B[20]~DUPLICATE_q  $ (A[20]) ) + ( \Add1~39  ) + ( \Add1~38  ))
// \Add1~18  = CARRY(( !\B[20]~DUPLICATE_q  $ (A[20]) ) + ( \Add1~39  ) + ( \Add1~38  ))
// \Add1~19  = SHARE((!\B[20]~DUPLICATE_q  & A[20]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[20]~DUPLICATE_q ),
	.datad(!A[20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~38 ),
	.sharein(\Add1~39 ),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout(\Add1~19 ));
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h000000F00000F00F;
defparam \Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N3
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( !\A[21]~DUPLICATE_q  $ (B[21]) ) + ( \Add1~19  ) + ( \Add1~18  ))
// \Add1~14  = CARRY(( !\A[21]~DUPLICATE_q  $ (B[21]) ) + ( \Add1~19  ) + ( \Add1~18  ))
// \Add1~15  = SHARE((\A[21]~DUPLICATE_q  & !B[21]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[21]~DUPLICATE_q ),
	.datad(!B[21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(\Add1~19 ),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout(\Add1~15 ));
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h00000F000000F00F;
defparam \Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N6
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( !A[22] $ (B[22]) ) + ( \Add1~15  ) + ( \Add1~14  ))
// \Add1~10  = CARRY(( !A[22] $ (B[22]) ) + ( \Add1~15  ) + ( \Add1~14  ))
// \Add1~11  = SHARE((A[22] & !B[22]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!A[22]),
	.datad(!B[22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(\Add1~15 ),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout(\Add1~11 ));
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h00000F000000F00F;
defparam \Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N9
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( !\A[23]~DUPLICATE_q  $ (B[23]) ) + ( \Add1~11  ) + ( \Add1~10  ))
// \Add1~6  = CARRY(( !\A[23]~DUPLICATE_q  $ (B[23]) ) + ( \Add1~11  ) + ( \Add1~10  ))
// \Add1~7  = SHARE((\A[23]~DUPLICATE_q  & !B[23]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[23]~DUPLICATE_q ),
	.datad(!B[23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(\Add1~11 ),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h00000F000000F00F;
defparam \Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N12
cyclonev_lcell_comb \Add1~65 (
// Equation(s):
// \Add1~65_sumout  = SUM(( !\B[24]~DUPLICATE_q  $ (\A[24]~DUPLICATE_q ) ) + ( \Add1~7  ) + ( \Add1~6  ))
// \Add1~66  = CARRY(( !\B[24]~DUPLICATE_q  $ (\A[24]~DUPLICATE_q ) ) + ( \Add1~7  ) + ( \Add1~6  ))
// \Add1~67  = SHARE((!\B[24]~DUPLICATE_q  & \A[24]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[24]~DUPLICATE_q ),
	.datad(!\A[24]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(\Add1~7 ),
	.combout(),
	.sumout(\Add1~65_sumout ),
	.cout(\Add1~66 ),
	.shareout(\Add1~67 ));
// synopsys translate_off
defparam \Add1~65 .extended_lut = "off";
defparam \Add1~65 .lut_mask = 64'h000000F00000F00F;
defparam \Add1~65 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N15
cyclonev_lcell_comb \Add1~61 (
// Equation(s):
// \Add1~61_sumout  = SUM(( !A[25] $ (B[25]) ) + ( \Add1~67  ) + ( \Add1~66  ))
// \Add1~62  = CARRY(( !A[25] $ (B[25]) ) + ( \Add1~67  ) + ( \Add1~66  ))
// \Add1~63  = SHARE((A[25] & !B[25]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!A[25]),
	.datad(!B[25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~66 ),
	.sharein(\Add1~67 ),
	.combout(),
	.sumout(\Add1~61_sumout ),
	.cout(\Add1~62 ),
	.shareout(\Add1~63 ));
// synopsys translate_off
defparam \Add1~61 .extended_lut = "off";
defparam \Add1~61 .lut_mask = 64'h00000F000000F00F;
defparam \Add1~61 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N18
cyclonev_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_sumout  = SUM(( !A[26] $ (B[26]) ) + ( \Add1~63  ) + ( \Add1~62  ))
// \Add1~34  = CARRY(( !A[26] $ (B[26]) ) + ( \Add1~63  ) + ( \Add1~62  ))
// \Add1~35  = SHARE((A[26] & !B[26]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!A[26]),
	.datad(!B[26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~62 ),
	.sharein(\Add1~63 ),
	.combout(),
	.sumout(\Add1~33_sumout ),
	.cout(\Add1~34 ),
	.shareout(\Add1~35 ));
// synopsys translate_off
defparam \Add1~33 .extended_lut = "off";
defparam \Add1~33 .lut_mask = 64'h00000F000000F00F;
defparam \Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X39_Y15_N54
cyclonev_lcell_comb \Selector37~4 (
// Equation(s):
// \Selector37~4_combout  = ( \Add1~33_sumout  & ( \Add2~33_sumout  & ( (\Selector56~0_combout  & ((\Selector44~1_combout ) # (\Selector37~3_combout ))) ) ) ) # ( !\Add1~33_sumout  & ( \Add2~33_sumout  & ( (\Selector56~0_combout  & (((\IR[21]~DUPLICATE_q  & 
// \Selector44~1_combout )) # (\Selector37~3_combout ))) ) ) ) # ( \Add1~33_sumout  & ( !\Add2~33_sumout  & ( (\Selector56~0_combout  & (((!\IR[21]~DUPLICATE_q  & \Selector44~1_combout )) # (\Selector37~3_combout ))) ) ) ) # ( !\Add1~33_sumout  & ( 
// !\Add2~33_sumout  & ( (\Selector56~0_combout  & \Selector37~3_combout ) ) ) )

	.dataa(!\Selector56~0_combout ),
	.datab(!\IR[21]~DUPLICATE_q ),
	.datac(!\Selector37~3_combout ),
	.datad(!\Selector44~1_combout ),
	.datae(!\Add1~33_sumout ),
	.dataf(!\Add2~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~4 .extended_lut = "off";
defparam \Selector37~4 .lut_mask = 64'h0505054505150555;
defparam \Selector37~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N43
dffeas \PC[24]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~28_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[24]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N1
dffeas \PC[23]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~13_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[23]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N48
cyclonev_lcell_comb \memin[22]~10 (
// Equation(s):
// \memin[22]~10_combout  = ( !\memin[17]~6_combout  & ( (!PC[22]) # (!\DrPC~0_combout ) ) )

	.dataa(gnd),
	.datab(!PC[22]),
	.datac(!\DrPC~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[17]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[22]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[22]~10 .extended_lut = "off";
defparam \memin[22]~10 .lut_mask = 64'hFCFCFCFC00000000;
defparam \memin[22]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N18
cyclonev_lcell_comb \PC~38 (
// Equation(s):
// \PC~38_combout  = ( \Selector41~5_combout  & ( (!\WideOr19~0_combout  & (\memin[22]~10_combout  & !\memin[22]~165_combout )) ) ) # ( !\Selector41~5_combout  & ( (\memin[22]~10_combout  & !\memin[22]~165_combout ) ) )

	.dataa(gnd),
	.datab(!\WideOr19~0_combout ),
	.datac(!\memin[22]~10_combout ),
	.datad(!\memin[22]~165_combout ),
	.datae(gnd),
	.dataf(!\Selector41~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~38 .extended_lut = "off";
defparam \PC~38 .lut_mask = 64'h0F000F000C000C00;
defparam \PC~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y17_N7
dffeas \PC[20]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~16_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[20]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N48
cyclonev_lcell_comb \Add0~93 (
// Equation(s):
// \Add0~93_sumout  = SUM(( PC[18] ) + ( GND ) + ( \Add0~98  ))
// \Add0~94  = CARRY(( PC[18] ) + ( GND ) + ( \Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~93_sumout ),
	.cout(\Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \Add0~93 .extended_lut = "off";
defparam \Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N51
cyclonev_lcell_comb \Add0~89 (
// Equation(s):
// \Add0~89_sumout  = SUM(( \PC[19]~DUPLICATE_q  ) + ( GND ) + ( \Add0~94  ))
// \Add0~90  = CARRY(( \PC[19]~DUPLICATE_q  ) + ( GND ) + ( \Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[19]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~89_sumout ),
	.cout(\Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \Add0~89 .extended_lut = "off";
defparam \Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N57
cyclonev_lcell_comb \PC~21 (
// Equation(s):
// \PC~21_combout  = ( \Add0~89_sumout  & ( \memin[19]~31_combout  ) ) # ( !\Add0~89_sumout  & ( \memin[19]~31_combout  & ( \LdPC~1_combout  ) ) ) # ( \Add0~89_sumout  & ( !\memin[19]~31_combout  & ( !\LdPC~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LdPC~1_combout ),
	.datad(gnd),
	.datae(!\Add0~89_sumout ),
	.dataf(!\memin[19]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~21 .extended_lut = "off";
defparam \PC~21 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \PC~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y19_N59
dffeas \PC[19]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~21_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[19]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N54
cyclonev_lcell_comb \Add0~69 (
// Equation(s):
// \Add0~69_sumout  = SUM(( \PC[20]~DUPLICATE_q  ) + ( GND ) + ( \Add0~90  ))
// \Add0~70  = CARRY(( \PC[20]~DUPLICATE_q  ) + ( GND ) + ( \Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[20]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~69_sumout ),
	.cout(\Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \Add0~69 .extended_lut = "off";
defparam \Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N57
cyclonev_lcell_comb \Add0~65 (
// Equation(s):
// \Add0~65_sumout  = SUM(( PC[21] ) + ( GND ) + ( \Add0~70  ))
// \Add0~66  = CARRY(( PC[21] ) + ( GND ) + ( \Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~65_sumout ),
	.cout(\Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \Add0~65 .extended_lut = "off";
defparam \Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N30
cyclonev_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_sumout  = SUM(( PC[22] ) + ( GND ) + ( \Add0~66  ))
// \Add0~62  = CARRY(( PC[22] ) + ( GND ) + ( \Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~61_sumout ),
	.cout(\Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Add0~61 .extended_lut = "off";
defparam \Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N54
cyclonev_lcell_comb \Selector41~1 (
// Equation(s):
// \Selector41~1_combout  = ( B[22] & ( \Selector21~0_combout  & ( (!\Selector44~2_combout  & (!\IR[21]~DUPLICATE_q  $ (((!A[22]))))) # (\Selector44~2_combout  & (((A[22]) # (\IR[18]~DUPLICATE_q )) # (\IR[21]~DUPLICATE_q ))) ) ) ) # ( !B[22] & ( 
// \Selector21~0_combout  & ( (!\IR[21]~DUPLICATE_q  & ((!A[22]) # ((\Selector44~2_combout  & \IR[18]~DUPLICATE_q )))) # (\IR[21]~DUPLICATE_q  & (((A[22])))) ) ) ) # ( B[22] & ( !\Selector21~0_combout  & ( (\Selector44~2_combout  & (!\IR[21]~DUPLICATE_q  $ 
// (((!\IR[18]~DUPLICATE_q ) # (A[22]))))) ) ) ) # ( !B[22] & ( !\Selector21~0_combout  & ( (\Selector44~2_combout  & (!\IR[21]~DUPLICATE_q  $ (((!\IR[18]~DUPLICATE_q  & A[22]))))) ) ) )

	.dataa(!\Selector44~2_combout ),
	.datab(!\IR[21]~DUPLICATE_q ),
	.datac(!\IR[18]~DUPLICATE_q ),
	.datad(!A[22]),
	.datae(!B[22]),
	.dataf(!\Selector21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~1 .extended_lut = "off";
defparam \Selector41~1 .lut_mask = 64'h44141411CC3737DD;
defparam \Selector41~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y19_N23
dffeas \A[31]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[31]~42_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[31]~DUPLICATE .is_wysiwyg = "true";
defparam \A[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y19_N36
cyclonev_lcell_comb \ShiftRight0~22 (
// Equation(s):
// \ShiftRight0~22_combout  = ( B[1] & ( \A[31]~DUPLICATE_q  ) ) # ( !B[1] & ( (!\B[0]~DUPLICATE_q  & (A[30])) # (\B[0]~DUPLICATE_q  & ((\A[31]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!A[30]),
	.datac(!\A[31]~DUPLICATE_q ),
	.datad(!\B[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!B[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~22 .extended_lut = "off";
defparam \ShiftRight0~22 .lut_mask = 64'h330F330F0F0F0F0F;
defparam \ShiftRight0~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y17_N23
dffeas \A[25]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[25]~48_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[25]~DUPLICATE .is_wysiwyg = "true";
defparam \A[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N48
cyclonev_lcell_comb \ShiftRight0~20 (
// Equation(s):
// \ShiftRight0~20_combout  = ( B[1] & ( \A[24]~DUPLICATE_q  & ( (!\B[0]~DUPLICATE_q ) # (\A[25]~DUPLICATE_q ) ) ) ) # ( !B[1] & ( \A[24]~DUPLICATE_q  & ( (!\B[0]~DUPLICATE_q  & ((\A[22]~DUPLICATE_q ))) # (\B[0]~DUPLICATE_q  & (\A[23]~DUPLICATE_q )) ) ) ) # 
// ( B[1] & ( !\A[24]~DUPLICATE_q  & ( (\A[25]~DUPLICATE_q  & \B[0]~DUPLICATE_q ) ) ) ) # ( !B[1] & ( !\A[24]~DUPLICATE_q  & ( (!\B[0]~DUPLICATE_q  & ((\A[22]~DUPLICATE_q ))) # (\B[0]~DUPLICATE_q  & (\A[23]~DUPLICATE_q )) ) ) )

	.dataa(!\A[25]~DUPLICATE_q ),
	.datab(!\A[23]~DUPLICATE_q ),
	.datac(!\A[22]~DUPLICATE_q ),
	.datad(!\B[0]~DUPLICATE_q ),
	.datae(!B[1]),
	.dataf(!\A[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~20 .extended_lut = "off";
defparam \ShiftRight0~20 .lut_mask = 64'h0F3300550F33FF55;
defparam \ShiftRight0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N12
cyclonev_lcell_comb \ShiftRight0~23 (
// Equation(s):
// \ShiftRight0~23_combout  = ( \ShiftRight0~22_combout  & ( \ShiftRight0~20_combout  & ( (!B[2]) # ((!\B[3]~DUPLICATE_q  & (\ShiftRight0~21_combout )) # (\B[3]~DUPLICATE_q  & ((A[31])))) ) ) ) # ( !\ShiftRight0~22_combout  & ( \ShiftRight0~20_combout  & ( 
// (!\B[3]~DUPLICATE_q  & (((!B[2])) # (\ShiftRight0~21_combout ))) # (\B[3]~DUPLICATE_q  & (((B[2] & A[31])))) ) ) ) # ( \ShiftRight0~22_combout  & ( !\ShiftRight0~20_combout  & ( (!\B[3]~DUPLICATE_q  & (\ShiftRight0~21_combout  & (B[2]))) # 
// (\B[3]~DUPLICATE_q  & (((!B[2]) # (A[31])))) ) ) ) # ( !\ShiftRight0~22_combout  & ( !\ShiftRight0~20_combout  & ( (B[2] & ((!\B[3]~DUPLICATE_q  & (\ShiftRight0~21_combout )) # (\B[3]~DUPLICATE_q  & ((A[31]))))) ) ) )

	.dataa(!\ShiftRight0~21_combout ),
	.datab(!\B[3]~DUPLICATE_q ),
	.datac(!B[2]),
	.datad(!A[31]),
	.datae(!\ShiftRight0~22_combout ),
	.dataf(!\ShiftRight0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~23 .extended_lut = "off";
defparam \ShiftRight0~23 .lut_mask = 64'h04073437C4C7F4F7;
defparam \ShiftRight0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N36
cyclonev_lcell_comb \ShiftLeft0~11 (
// Equation(s):
// \ShiftLeft0~11_combout  = ( !\B[0]~DUPLICATE_q  & ( B[1] & ( \A[0]~DUPLICATE_q  ) ) ) # ( \B[0]~DUPLICATE_q  & ( !B[1] & ( A[1] ) ) ) # ( !\B[0]~DUPLICATE_q  & ( !B[1] & ( \A[2]~DUPLICATE_q  ) ) )

	.dataa(!\A[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\A[2]~DUPLICATE_q ),
	.datad(!A[1]),
	.datae(!\B[0]~DUPLICATE_q ),
	.dataf(!B[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~11 .extended_lut = "off";
defparam \ShiftLeft0~11 .lut_mask = 64'h0F0F00FF55550000;
defparam \ShiftLeft0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N42
cyclonev_lcell_comb \ShiftLeft0~10 (
// Equation(s):
// \ShiftLeft0~10_combout  = ( \A[5]~DUPLICATE_q  & ( \A[4]~DUPLICATE_q  & ( (!\B[0]~DUPLICATE_q  & (((A[6])) # (B[1]))) # (\B[0]~DUPLICATE_q  & ((!B[1]) # ((\A[3]~DUPLICATE_q )))) ) ) ) # ( !\A[5]~DUPLICATE_q  & ( \A[4]~DUPLICATE_q  & ( (!\B[0]~DUPLICATE_q  
// & (((A[6])) # (B[1]))) # (\B[0]~DUPLICATE_q  & (B[1] & ((\A[3]~DUPLICATE_q )))) ) ) ) # ( \A[5]~DUPLICATE_q  & ( !\A[4]~DUPLICATE_q  & ( (!\B[0]~DUPLICATE_q  & (!B[1] & (A[6]))) # (\B[0]~DUPLICATE_q  & ((!B[1]) # ((\A[3]~DUPLICATE_q )))) ) ) ) # ( 
// !\A[5]~DUPLICATE_q  & ( !\A[4]~DUPLICATE_q  & ( (!\B[0]~DUPLICATE_q  & (!B[1] & (A[6]))) # (\B[0]~DUPLICATE_q  & (B[1] & ((\A[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\B[0]~DUPLICATE_q ),
	.datab(!B[1]),
	.datac(!A[6]),
	.datad(!\A[3]~DUPLICATE_q ),
	.datae(!\A[5]~DUPLICATE_q ),
	.dataf(!\A[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~10 .extended_lut = "off";
defparam \ShiftLeft0~10 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \ShiftLeft0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N57
cyclonev_lcell_comb \ShiftLeft0~12 (
// Equation(s):
// \ShiftLeft0~12_combout  = ( \ShiftLeft0~10_combout  & ( (!\B[3]~DUPLICATE_q  & ((!\B[2]~DUPLICATE_q ) # (\ShiftLeft0~11_combout ))) ) ) # ( !\ShiftLeft0~10_combout  & ( (!\B[3]~DUPLICATE_q  & (\B[2]~DUPLICATE_q  & \ShiftLeft0~11_combout )) ) )

	.dataa(!\B[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\B[2]~DUPLICATE_q ),
	.datad(!\ShiftLeft0~11_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~12 .extended_lut = "off";
defparam \ShiftLeft0~12 .lut_mask = 64'h000A000AA0AAA0AA;
defparam \ShiftLeft0~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y22_N2
dffeas \A[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~90_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[13]),
	.prn(vcc));
// synopsys translate_off
defparam \A[13] .is_wysiwyg = "true";
defparam \A[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N27
cyclonev_lcell_comb \ShiftLeft0~15 (
// Equation(s):
// \ShiftLeft0~15_combout  = ( A[13] & ( A[12] & ( (!\B[1]~DUPLICATE_q  & (((\A[14]~DUPLICATE_q )) # (\B[0]~DUPLICATE_q ))) # (\B[1]~DUPLICATE_q  & ((!\B[0]~DUPLICATE_q ) # ((A[11])))) ) ) ) # ( !A[13] & ( A[12] & ( (!\B[1]~DUPLICATE_q  & (!\B[0]~DUPLICATE_q 
//  & ((\A[14]~DUPLICATE_q )))) # (\B[1]~DUPLICATE_q  & ((!\B[0]~DUPLICATE_q ) # ((A[11])))) ) ) ) # ( A[13] & ( !A[12] & ( (!\B[1]~DUPLICATE_q  & (((\A[14]~DUPLICATE_q )) # (\B[0]~DUPLICATE_q ))) # (\B[1]~DUPLICATE_q  & (\B[0]~DUPLICATE_q  & (A[11]))) ) ) ) 
// # ( !A[13] & ( !A[12] & ( (!\B[1]~DUPLICATE_q  & (!\B[0]~DUPLICATE_q  & ((\A[14]~DUPLICATE_q )))) # (\B[1]~DUPLICATE_q  & (\B[0]~DUPLICATE_q  & (A[11]))) ) ) )

	.dataa(!\B[1]~DUPLICATE_q ),
	.datab(!\B[0]~DUPLICATE_q ),
	.datac(!A[11]),
	.datad(!\A[14]~DUPLICATE_q ),
	.datae(!A[13]),
	.dataf(!A[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~15 .extended_lut = "off";
defparam \ShiftLeft0~15 .lut_mask = 64'h018923AB45CD67EF;
defparam \ShiftLeft0~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N12
cyclonev_lcell_comb \ShiftLeft0~13 (
// Equation(s):
// \ShiftLeft0~13_combout  = ( \B[0]~DUPLICATE_q  & ( \B[1]~DUPLICATE_q  & ( \A[19]~DUPLICATE_q  ) ) ) # ( !\B[0]~DUPLICATE_q  & ( \B[1]~DUPLICATE_q  & ( A[20] ) ) ) # ( \B[0]~DUPLICATE_q  & ( !\B[1]~DUPLICATE_q  & ( \A[21]~DUPLICATE_q  ) ) ) # ( 
// !\B[0]~DUPLICATE_q  & ( !\B[1]~DUPLICATE_q  & ( \A[22]~DUPLICATE_q  ) ) )

	.dataa(!A[20]),
	.datab(!\A[22]~DUPLICATE_q ),
	.datac(!\A[21]~DUPLICATE_q ),
	.datad(!\A[19]~DUPLICATE_q ),
	.datae(!\B[0]~DUPLICATE_q ),
	.dataf(!\B[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~13 .extended_lut = "off";
defparam \ShiftLeft0~13 .lut_mask = 64'h33330F0F555500FF;
defparam \ShiftLeft0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y22_N14
dffeas \A[15]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~97_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[15]~DUPLICATE .is_wysiwyg = "true";
defparam \A[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y22_N42
cyclonev_lcell_comb \ShiftLeft0~14 (
// Equation(s):
// \ShiftLeft0~14_combout  = ( B[1] & ( A[18] & ( (!\B[0]~DUPLICATE_q  & (\A[16]~DUPLICATE_q )) # (\B[0]~DUPLICATE_q  & ((\A[15]~DUPLICATE_q ))) ) ) ) # ( !B[1] & ( A[18] & ( (!\B[0]~DUPLICATE_q ) # (\A[17]~DUPLICATE_q ) ) ) ) # ( B[1] & ( !A[18] & ( 
// (!\B[0]~DUPLICATE_q  & (\A[16]~DUPLICATE_q )) # (\B[0]~DUPLICATE_q  & ((\A[15]~DUPLICATE_q ))) ) ) ) # ( !B[1] & ( !A[18] & ( (\A[17]~DUPLICATE_q  & \B[0]~DUPLICATE_q ) ) ) )

	.dataa(!\A[17]~DUPLICATE_q ),
	.datab(!\B[0]~DUPLICATE_q ),
	.datac(!\A[16]~DUPLICATE_q ),
	.datad(!\A[15]~DUPLICATE_q ),
	.datae(!B[1]),
	.dataf(!A[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~14 .extended_lut = "off";
defparam \ShiftLeft0~14 .lut_mask = 64'h11110C3FDDDD0C3F;
defparam \ShiftLeft0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N6
cyclonev_lcell_comb \ShiftLeft0~16 (
// Equation(s):
// \ShiftLeft0~16_combout  = ( B[1] & ( \A[10]~DUPLICATE_q  & ( (!\B[0]~DUPLICATE_q  & ((A[8]))) # (\B[0]~DUPLICATE_q  & (\A[7]~DUPLICATE_q )) ) ) ) # ( !B[1] & ( \A[10]~DUPLICATE_q  & ( (!\B[0]~DUPLICATE_q ) # (A[9]) ) ) ) # ( B[1] & ( !\A[10]~DUPLICATE_q  
// & ( (!\B[0]~DUPLICATE_q  & ((A[8]))) # (\B[0]~DUPLICATE_q  & (\A[7]~DUPLICATE_q )) ) ) ) # ( !B[1] & ( !\A[10]~DUPLICATE_q  & ( (\B[0]~DUPLICATE_q  & A[9]) ) ) )

	.dataa(!\B[0]~DUPLICATE_q ),
	.datab(!\A[7]~DUPLICATE_q ),
	.datac(!A[8]),
	.datad(!A[9]),
	.datae(!B[1]),
	.dataf(!\A[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~16 .extended_lut = "off";
defparam \ShiftLeft0~16 .lut_mask = 64'h00551B1BAAFF1B1B;
defparam \ShiftLeft0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N15
cyclonev_lcell_comb \ShiftLeft0~17 (
// Equation(s):
// \ShiftLeft0~17_combout  = ( \ShiftLeft0~14_combout  & ( \ShiftLeft0~16_combout  & ( ((!B[3] & ((\ShiftLeft0~13_combout ))) # (B[3] & (\ShiftLeft0~15_combout ))) # (\B[2]~DUPLICATE_q ) ) ) ) # ( !\ShiftLeft0~14_combout  & ( \ShiftLeft0~16_combout  & ( 
// (!B[3] & (((!\B[2]~DUPLICATE_q  & \ShiftLeft0~13_combout )))) # (B[3] & (((\B[2]~DUPLICATE_q )) # (\ShiftLeft0~15_combout ))) ) ) ) # ( \ShiftLeft0~14_combout  & ( !\ShiftLeft0~16_combout  & ( (!B[3] & (((\ShiftLeft0~13_combout ) # (\B[2]~DUPLICATE_q )))) 
// # (B[3] & (\ShiftLeft0~15_combout  & (!\B[2]~DUPLICATE_q ))) ) ) ) # ( !\ShiftLeft0~14_combout  & ( !\ShiftLeft0~16_combout  & ( (!\B[2]~DUPLICATE_q  & ((!B[3] & ((\ShiftLeft0~13_combout ))) # (B[3] & (\ShiftLeft0~15_combout )))) ) ) )

	.dataa(!\ShiftLeft0~15_combout ),
	.datab(!B[3]),
	.datac(!\B[2]~DUPLICATE_q ),
	.datad(!\ShiftLeft0~13_combout ),
	.datae(!\ShiftLeft0~14_combout ),
	.dataf(!\ShiftLeft0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~17 .extended_lut = "off";
defparam \ShiftLeft0~17 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \ShiftLeft0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N0
cyclonev_lcell_comb \Selector41~0 (
// Equation(s):
// \Selector41~0_combout  = ( !\ShiftRight0~6_combout  & ( \B[4]~DUPLICATE_q  & ( (!\IR[18]~DUPLICATE_q  & \ShiftLeft0~12_combout ) ) ) ) # ( !\ShiftRight0~6_combout  & ( !\B[4]~DUPLICATE_q  & ( (!\IR[18]~DUPLICATE_q  & \ShiftLeft0~17_combout ) ) ) )

	.dataa(!\IR[18]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\ShiftLeft0~12_combout ),
	.datad(!\ShiftLeft0~17_combout ),
	.datae(!\ShiftRight0~6_combout ),
	.dataf(!\B[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~0 .extended_lut = "off";
defparam \Selector41~0 .lut_mask = 64'h00AA00000A0A0000;
defparam \Selector41~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N15
cyclonev_lcell_comb \Selector31~6 (
// Equation(s):
// \Selector31~6_combout  = ( !\ShiftRight0~6_combout  & ( (\IR[18]~DUPLICATE_q  & !B[4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IR[18]~DUPLICATE_q ),
	.datad(!B[4]),
	.datae(gnd),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~6 .extended_lut = "off";
defparam \Selector31~6 .lut_mask = 64'h0F000F0000000000;
defparam \Selector31~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N30
cyclonev_lcell_comb \Selector41~2 (
// Equation(s):
// \Selector41~2_combout  = ( \Selector41~0_combout  & ( \Selector31~6_combout  & ( (!\Selector63~3_combout  & !\Selector41~1_combout ) ) ) ) # ( !\Selector41~0_combout  & ( \Selector31~6_combout  & ( (!\Selector41~1_combout  & ((!\Selector63~3_combout ) # 
// (!\ShiftRight0~23_combout ))) ) ) ) # ( \Selector41~0_combout  & ( !\Selector31~6_combout  & ( (!\Selector63~3_combout  & !\Selector41~1_combout ) ) ) ) # ( !\Selector41~0_combout  & ( !\Selector31~6_combout  & ( (!\Selector41~1_combout  & 
// ((!\Selector32~1_combout ) # (!\Selector63~3_combout ))) ) ) )

	.dataa(!\Selector32~1_combout ),
	.datab(!\Selector63~3_combout ),
	.datac(!\Selector41~1_combout ),
	.datad(!\ShiftRight0~23_combout ),
	.datae(!\Selector41~0_combout ),
	.dataf(!\Selector31~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~2 .extended_lut = "off";
defparam \Selector41~2 .lut_mask = 64'hE0E0C0C0F0C0C0C0;
defparam \Selector41~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N39
cyclonev_lcell_comb \Selector41~3 (
// Equation(s):
// \Selector41~3_combout  = ( \Add1~9_sumout  & ( \Selector41~2_combout  & ( (\Selector44~1_combout  & (\Selector56~0_combout  & ((!IR[21]) # (\Add2~9_sumout )))) ) ) ) # ( !\Add1~9_sumout  & ( \Selector41~2_combout  & ( (IR[21] & (\Add2~9_sumout  & 
// (\Selector44~1_combout  & \Selector56~0_combout ))) ) ) ) # ( \Add1~9_sumout  & ( !\Selector41~2_combout  & ( \Selector56~0_combout  ) ) ) # ( !\Add1~9_sumout  & ( !\Selector41~2_combout  & ( \Selector56~0_combout  ) ) )

	.dataa(!IR[21]),
	.datab(!\Add2~9_sumout ),
	.datac(!\Selector44~1_combout ),
	.datad(!\Selector56~0_combout ),
	.datae(!\Add1~9_sumout ),
	.dataf(!\Selector41~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~3 .extended_lut = "off";
defparam \Selector41~3 .lut_mask = 64'h00FF00FF0001000B;
defparam \Selector41~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\dmem~72_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~72_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[22]~11_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000025208A029055E0048040000000000000000";
// synopsys translate_on

// Location: FF_X32_Y14_N53
dffeas \dmem~23 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[22]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~23 .is_wysiwyg = "true";
defparam \dmem~23 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a54 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[22]~11_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N51
cyclonev_lcell_comb \dmem~41 (
// Equation(s):
// \dmem~41_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a54~portbdataout  & ( (!\dmem~0_q  & (((\dmem~23_q )))) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a22~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a54~portbdataout  & ( (!\dmem~0_q  & (((\dmem~23_q )))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a22~portbdataout ))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datad(!\dmem~23_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a54~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~41 .extended_lut = "off";
defparam \dmem~41 .lut_mask = 64'h04AE04AE15BF15BF;
defparam \dmem~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y14_N2
dffeas \dmem_rtl_0_bypass[73] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[22]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[73]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[73] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[73] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N21
cyclonev_lcell_comb \dmem_rtl_0_bypass[74]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[74]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[74]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[74]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[74]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[74]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y14_N22
dffeas \dmem_rtl_0_bypass[74] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[74]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[74]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[74] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[74] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N9
cyclonev_lcell_comb \memin[22]~9 (
// Equation(s):
// \memin[22]~9_combout  = ( dmem_rtl_0_bypass[74] & ( (\memin[4]~1_combout  & ((!\dmem~39_combout  & (\dmem~41_combout )) # (\dmem~39_combout  & ((dmem_rtl_0_bypass[73]))))) ) ) # ( !dmem_rtl_0_bypass[74] & ( (\memin[4]~1_combout  & dmem_rtl_0_bypass[73]) ) 
// )

	.dataa(!\dmem~41_combout ),
	.datab(!\dmem~39_combout ),
	.datac(!\memin[4]~1_combout ),
	.datad(!dmem_rtl_0_bypass[73]),
	.datae(gnd),
	.dataf(!dmem_rtl_0_bypass[74]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[22]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[22]~9 .extended_lut = "off";
defparam \memin[22]~9 .lut_mask = 64'h000F000F04070407;
defparam \memin[22]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N54
cyclonev_lcell_comb \PC~14 (
// Equation(s):
// \PC~14_combout  = ( \Selector41~3_combout  & ( \memin[22]~9_combout  & ( (\Add0~61_sumout ) # (\LdPC~1_combout ) ) ) ) # ( !\Selector41~3_combout  & ( \memin[22]~9_combout  & ( (\Add0~61_sumout ) # (\LdPC~1_combout ) ) ) ) # ( \Selector41~3_combout  & ( 
// !\memin[22]~9_combout  & ( (!\LdPC~1_combout  & (((\Add0~61_sumout )))) # (\LdPC~1_combout  & (((!\PC~38_combout )) # (\WideOr19~0_combout ))) ) ) ) # ( !\Selector41~3_combout  & ( !\memin[22]~9_combout  & ( (!\LdPC~1_combout  & ((\Add0~61_sumout ))) # 
// (\LdPC~1_combout  & (!\PC~38_combout )) ) ) )

	.dataa(!\LdPC~1_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\PC~38_combout ),
	.datad(!\Add0~61_sumout ),
	.datae(!\Selector41~3_combout ),
	.dataf(!\memin[22]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~14 .extended_lut = "off";
defparam \PC~14 .lut_mask = 64'h50FA51FB55FF55FF;
defparam \PC~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y14_N55
dffeas \PC[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~14_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[22]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[22] .is_wysiwyg = "true";
defparam \PC[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N33
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( \PC[23]~DUPLICATE_q  ) + ( GND ) + ( \Add0~62  ))
// \Add0~58  = CARRY(( \PC[23]~DUPLICATE_q  ) + ( GND ) + ( \Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[23]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N36
cyclonev_lcell_comb \Add0~117 (
// Equation(s):
// \Add0~117_sumout  = SUM(( \PC[24]~DUPLICATE_q  ) + ( GND ) + ( \Add0~58  ))
// \Add0~118  = CARRY(( \PC[24]~DUPLICATE_q  ) + ( GND ) + ( \Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[24]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~117_sumout ),
	.cout(\Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \Add0~117 .extended_lut = "off";
defparam \Add0~117 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N39
cyclonev_lcell_comb \Add0~113 (
// Equation(s):
// \Add0~113_sumout  = SUM(( PC[25] ) + ( GND ) + ( \Add0~118  ))
// \Add0~114  = CARRY(( PC[25] ) + ( GND ) + ( \Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~113_sumout ),
	.cout(\Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \Add0~113 .extended_lut = "off";
defparam \Add0~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N42
cyclonev_lcell_comb \Add0~85 (
// Equation(s):
// \Add0~85_sumout  = SUM(( PC[26] ) + ( GND ) + ( \Add0~114  ))
// \Add0~86  = CARRY(( PC[26] ) + ( GND ) + ( \Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~85_sumout ),
	.cout(\Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \Add0~85 .extended_lut = "off";
defparam \Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y17_N18
cyclonev_lcell_comb \memin[26]~28 (
// Equation(s):
// \memin[26]~28_combout  = ( PC[26] & ( !\memin[17]~6_combout  & ( !\DrPC~0_combout  ) ) ) # ( !PC[26] & ( !\memin[17]~6_combout  ) )

	.dataa(!\DrPC~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!PC[26]),
	.dataf(!\memin[17]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[26]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[26]~28 .extended_lut = "off";
defparam \memin[26]~28 .lut_mask = 64'hFFFFAAAA00000000;
defparam \memin[26]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y15_N36
cyclonev_lcell_comb \PC~34 (
// Equation(s):
// \PC~34_combout  = ( !\memin[26]~145_combout  & ( \Selector37~6_combout  & ( (\memin[26]~28_combout  & !\WideOr19~0_combout ) ) ) ) # ( !\memin[26]~145_combout  & ( !\Selector37~6_combout  & ( \memin[26]~28_combout  ) ) )

	.dataa(!\memin[26]~28_combout ),
	.datab(gnd),
	.datac(!\WideOr19~0_combout ),
	.datad(gnd),
	.datae(!\memin[26]~145_combout ),
	.dataf(!\Selector37~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~34 .extended_lut = "off";
defparam \PC~34 .lut_mask = 64'h5555000050500000;
defparam \PC~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y15_N30
cyclonev_lcell_comb \PC~20 (
// Equation(s):
// \PC~20_combout  = ( \PC~34_combout  & ( \memin[26]~27_combout  & ( (\LdPC~1_combout ) # (\Add0~85_sumout ) ) ) ) # ( !\PC~34_combout  & ( \memin[26]~27_combout  & ( (\LdPC~1_combout ) # (\Add0~85_sumout ) ) ) ) # ( \PC~34_combout  & ( 
// !\memin[26]~27_combout  & ( (!\LdPC~1_combout  & (((\Add0~85_sumout )))) # (\LdPC~1_combout  & (\Selector37~4_combout  & ((\WideOr19~0_combout )))) ) ) ) # ( !\PC~34_combout  & ( !\memin[26]~27_combout  & ( (\LdPC~1_combout ) # (\Add0~85_sumout ) ) ) )

	.dataa(!\Selector37~4_combout ),
	.datab(!\Add0~85_sumout ),
	.datac(!\WideOr19~0_combout ),
	.datad(!\LdPC~1_combout ),
	.datae(!\PC~34_combout ),
	.dataf(!\memin[26]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~20 .extended_lut = "off";
defparam \PC~20 .lut_mask = 64'h33FF330533FF33FF;
defparam \PC~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y15_N31
dffeas \PC[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~20_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[26]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[26] .is_wysiwyg = "true";
defparam \PC[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N45
cyclonev_lcell_comb \Add0~81 (
// Equation(s):
// \Add0~81_sumout  = SUM(( PC[27] ) + ( GND ) + ( \Add0~86  ))
// \Add0~82  = CARRY(( PC[27] ) + ( GND ) + ( \Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~81_sumout ),
	.cout(\Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \Add0~81 .extended_lut = "off";
defparam \Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N21
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( !\B[27]~DUPLICATE_q  $ (\A[27]~DUPLICATE_q ) ) + ( \Add1~35  ) + ( \Add1~34  ))
// \Add1~30  = CARRY(( !\B[27]~DUPLICATE_q  $ (\A[27]~DUPLICATE_q ) ) + ( \Add1~35  ) + ( \Add1~34  ))
// \Add1~31  = SHARE((!\B[27]~DUPLICATE_q  & \A[27]~DUPLICATE_q ))

	.dataa(!\B[27]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\A[27]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~34 ),
	.sharein(\Add1~35 ),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout(\Add1~31 ));
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N39
cyclonev_lcell_comb \Selector36~1 (
// Equation(s):
// \Selector36~1_combout  = ( \ShiftRight0~6_combout  & ( \ShiftRight0~18_combout  & ( (IR[18] & \A[31]~DUPLICATE_q ) ) ) ) # ( !\ShiftRight0~6_combout  & ( \ShiftRight0~18_combout  & ( (IR[18] & (((!B[4] & \ShiftLeft0~0_combout )) # (\A[31]~DUPLICATE_q ))) 
// ) ) ) # ( \ShiftRight0~6_combout  & ( !\ShiftRight0~18_combout  & ( (IR[18] & \A[31]~DUPLICATE_q ) ) ) ) # ( !\ShiftRight0~6_combout  & ( !\ShiftRight0~18_combout  & ( (IR[18] & (\A[31]~DUPLICATE_q  & ((!\ShiftLeft0~0_combout ) # (B[4])))) ) ) )

	.dataa(!B[4]),
	.datab(!IR[18]),
	.datac(!\A[31]~DUPLICATE_q ),
	.datad(!\ShiftLeft0~0_combout ),
	.datae(!\ShiftRight0~6_combout ),
	.dataf(!\ShiftRight0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~1 .extended_lut = "off";
defparam \Selector36~1 .lut_mask = 64'h0301030303230303;
defparam \Selector36~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N36
cyclonev_lcell_comb \ShiftLeft0~8 (
// Equation(s):
// \ShiftLeft0~8_combout  = ( A[9] & ( \A[10]~DUPLICATE_q  & ( (!\B[1]~DUPLICATE_q  & (((A[11])) # (\B[0]~DUPLICATE_q ))) # (\B[1]~DUPLICATE_q  & ((!\B[0]~DUPLICATE_q ) # ((A[8])))) ) ) ) # ( !A[9] & ( \A[10]~DUPLICATE_q  & ( (!\B[1]~DUPLICATE_q  & 
// (((A[11])) # (\B[0]~DUPLICATE_q ))) # (\B[1]~DUPLICATE_q  & (\B[0]~DUPLICATE_q  & (A[8]))) ) ) ) # ( A[9] & ( !\A[10]~DUPLICATE_q  & ( (!\B[1]~DUPLICATE_q  & (!\B[0]~DUPLICATE_q  & ((A[11])))) # (\B[1]~DUPLICATE_q  & ((!\B[0]~DUPLICATE_q ) # ((A[8])))) ) 
// ) ) # ( !A[9] & ( !\A[10]~DUPLICATE_q  & ( (!\B[1]~DUPLICATE_q  & (!\B[0]~DUPLICATE_q  & ((A[11])))) # (\B[1]~DUPLICATE_q  & (\B[0]~DUPLICATE_q  & (A[8]))) ) ) )

	.dataa(!\B[1]~DUPLICATE_q ),
	.datab(!\B[0]~DUPLICATE_q ),
	.datac(!A[8]),
	.datad(!A[11]),
	.datae(!A[9]),
	.dataf(!\A[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~8 .extended_lut = "off";
defparam \ShiftLeft0~8 .lut_mask = 64'h018945CD23AB67EF;
defparam \ShiftLeft0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N18
cyclonev_lcell_comb \ShiftLeft0~2 (
// Equation(s):
// \ShiftLeft0~2_combout  = ( A[5] & ( \A[4]~DUPLICATE_q  & ( ((!\B[0]~DUPLICATE_q  & (\A[7]~DUPLICATE_q )) # (\B[0]~DUPLICATE_q  & ((A[6])))) # (B[1]) ) ) ) # ( !A[5] & ( \A[4]~DUPLICATE_q  & ( (!B[1] & ((!\B[0]~DUPLICATE_q  & (\A[7]~DUPLICATE_q )) # 
// (\B[0]~DUPLICATE_q  & ((A[6]))))) # (B[1] & (((\B[0]~DUPLICATE_q )))) ) ) ) # ( A[5] & ( !\A[4]~DUPLICATE_q  & ( (!B[1] & ((!\B[0]~DUPLICATE_q  & (\A[7]~DUPLICATE_q )) # (\B[0]~DUPLICATE_q  & ((A[6]))))) # (B[1] & (((!\B[0]~DUPLICATE_q )))) ) ) ) # ( 
// !A[5] & ( !\A[4]~DUPLICATE_q  & ( (!B[1] & ((!\B[0]~DUPLICATE_q  & (\A[7]~DUPLICATE_q )) # (\B[0]~DUPLICATE_q  & ((A[6]))))) ) ) )

	.dataa(!\A[7]~DUPLICATE_q ),
	.datab(!B[1]),
	.datac(!\B[0]~DUPLICATE_q ),
	.datad(!A[6]),
	.datae(!A[5]),
	.dataf(!\A[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~2 .extended_lut = "off";
defparam \ShiftLeft0~2 .lut_mask = 64'h404C707C434F737F;
defparam \ShiftLeft0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N36
cyclonev_lcell_comb \ShiftLeft0~3 (
// Equation(s):
// \ShiftLeft0~3_combout  = ( \A[2]~DUPLICATE_q  & ( \B[0]~DUPLICATE_q  & ( (!\B[1]~DUPLICATE_q ) # (\A[0]~DUPLICATE_q ) ) ) ) # ( !\A[2]~DUPLICATE_q  & ( \B[0]~DUPLICATE_q  & ( (\A[0]~DUPLICATE_q  & \B[1]~DUPLICATE_q ) ) ) ) # ( \A[2]~DUPLICATE_q  & ( 
// !\B[0]~DUPLICATE_q  & ( (!\B[1]~DUPLICATE_q  & (\A[3]~DUPLICATE_q )) # (\B[1]~DUPLICATE_q  & ((\A[1]~DUPLICATE_q ))) ) ) ) # ( !\A[2]~DUPLICATE_q  & ( !\B[0]~DUPLICATE_q  & ( (!\B[1]~DUPLICATE_q  & (\A[3]~DUPLICATE_q )) # (\B[1]~DUPLICATE_q  & 
// ((\A[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\A[0]~DUPLICATE_q ),
	.datab(!\A[3]~DUPLICATE_q ),
	.datac(!\B[1]~DUPLICATE_q ),
	.datad(!\A[1]~DUPLICATE_q ),
	.datae(!\A[2]~DUPLICATE_q ),
	.dataf(!\B[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~3 .extended_lut = "off";
defparam \ShiftLeft0~3 .lut_mask = 64'h303F303F0505F5F5;
defparam \ShiftLeft0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y21_N36
cyclonev_lcell_comb \ShiftLeft0~43 (
// Equation(s):
// \ShiftLeft0~43_combout  = ( \ShiftLeft0~2_combout  & ( \ShiftLeft0~3_combout  & ( (!B[3] & ((B[2]) # (\ShiftLeft0~8_combout ))) # (B[3] & ((!B[2]))) ) ) ) # ( !\ShiftLeft0~2_combout  & ( \ShiftLeft0~3_combout  & ( (!B[2] & ((B[3]) # (\ShiftLeft0~8_combout 
// ))) ) ) ) # ( \ShiftLeft0~2_combout  & ( !\ShiftLeft0~3_combout  & ( (!B[3] & ((B[2]) # (\ShiftLeft0~8_combout ))) ) ) ) # ( !\ShiftLeft0~2_combout  & ( !\ShiftLeft0~3_combout  & ( (\ShiftLeft0~8_combout  & (!B[3] & !B[2])) ) ) )

	.dataa(!\ShiftLeft0~8_combout ),
	.datab(gnd),
	.datac(!B[3]),
	.datad(!B[2]),
	.datae(!\ShiftLeft0~2_combout ),
	.dataf(!\ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~43 .extended_lut = "off";
defparam \ShiftLeft0~43 .lut_mask = 64'h500050F05F005FF0;
defparam \ShiftLeft0~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y21_N48
cyclonev_lcell_comb \ShiftLeft0~41 (
// Equation(s):
// \ShiftLeft0~41_combout  = ( \B[0]~DUPLICATE_q  & ( A[25] & ( (!\B[1]~DUPLICATE_q  & (A[26])) # (\B[1]~DUPLICATE_q  & ((\A[24]~DUPLICATE_q ))) ) ) ) # ( !\B[0]~DUPLICATE_q  & ( A[25] & ( (\A[27]~DUPLICATE_q ) # (\B[1]~DUPLICATE_q ) ) ) ) # ( 
// \B[0]~DUPLICATE_q  & ( !A[25] & ( (!\B[1]~DUPLICATE_q  & (A[26])) # (\B[1]~DUPLICATE_q  & ((\A[24]~DUPLICATE_q ))) ) ) ) # ( !\B[0]~DUPLICATE_q  & ( !A[25] & ( (!\B[1]~DUPLICATE_q  & \A[27]~DUPLICATE_q ) ) ) )

	.dataa(!A[26]),
	.datab(!\B[1]~DUPLICATE_q ),
	.datac(!\A[24]~DUPLICATE_q ),
	.datad(!\A[27]~DUPLICATE_q ),
	.datae(!\B[0]~DUPLICATE_q ),
	.dataf(!A[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~41 .extended_lut = "off";
defparam \ShiftLeft0~41 .lut_mask = 64'h00CC474733FF4747;
defparam \ShiftLeft0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y22_N48
cyclonev_lcell_comb \ShiftLeft0~7 (
// Equation(s):
// \ShiftLeft0~7_combout  = ( B[1] & ( \A[15]~DUPLICATE_q  & ( (!B[0] & ((\A[13]~DUPLICATE_q ))) # (B[0] & (\A[12]~DUPLICATE_q )) ) ) ) # ( !B[1] & ( \A[15]~DUPLICATE_q  & ( (!B[0]) # (\A[14]~DUPLICATE_q ) ) ) ) # ( B[1] & ( !\A[15]~DUPLICATE_q  & ( (!B[0] & 
// ((\A[13]~DUPLICATE_q ))) # (B[0] & (\A[12]~DUPLICATE_q )) ) ) ) # ( !B[1] & ( !\A[15]~DUPLICATE_q  & ( (\A[14]~DUPLICATE_q  & B[0]) ) ) )

	.dataa(!\A[12]~DUPLICATE_q ),
	.datab(!\A[14]~DUPLICATE_q ),
	.datac(!B[0]),
	.datad(!\A[13]~DUPLICATE_q ),
	.datae(!B[1]),
	.dataf(!\A[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~7 .extended_lut = "off";
defparam \ShiftLeft0~7 .lut_mask = 64'h030305F5F3F305F5;
defparam \ShiftLeft0~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N0
cyclonev_lcell_comb \ShiftLeft0~6 (
// Equation(s):
// \ShiftLeft0~6_combout  = ( B[1] & ( B[0] & ( A[16] ) ) ) # ( !B[1] & ( B[0] & ( \A[18]~DUPLICATE_q  ) ) ) # ( B[1] & ( !B[0] & ( \A[17]~DUPLICATE_q  ) ) ) # ( !B[1] & ( !B[0] & ( \A[19]~DUPLICATE_q  ) ) )

	.dataa(!\A[18]~DUPLICATE_q ),
	.datab(!A[16]),
	.datac(!\A[17]~DUPLICATE_q ),
	.datad(!\A[19]~DUPLICATE_q ),
	.datae(!B[1]),
	.dataf(!B[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~6 .extended_lut = "off";
defparam \ShiftLeft0~6 .lut_mask = 64'h00FF0F0F55553333;
defparam \ShiftLeft0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y20_N6
cyclonev_lcell_comb \ShiftLeft0~5 (
// Equation(s):
// \ShiftLeft0~5_combout  = ( \A[21]~DUPLICATE_q  & ( A[20] & ( ((!B[0] & ((\A[23]~DUPLICATE_q ))) # (B[0] & (A[22]))) # (B[1]) ) ) ) # ( !\A[21]~DUPLICATE_q  & ( A[20] & ( (!B[1] & ((!B[0] & ((\A[23]~DUPLICATE_q ))) # (B[0] & (A[22])))) # (B[1] & 
// (((B[0])))) ) ) ) # ( \A[21]~DUPLICATE_q  & ( !A[20] & ( (!B[1] & ((!B[0] & ((\A[23]~DUPLICATE_q ))) # (B[0] & (A[22])))) # (B[1] & (((!B[0])))) ) ) ) # ( !\A[21]~DUPLICATE_q  & ( !A[20] & ( (!B[1] & ((!B[0] & ((\A[23]~DUPLICATE_q ))) # (B[0] & (A[22])))) 
// ) ) )

	.dataa(!A[22]),
	.datab(!B[1]),
	.datac(!B[0]),
	.datad(!\A[23]~DUPLICATE_q ),
	.datae(!\A[21]~DUPLICATE_q ),
	.dataf(!A[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~5 .extended_lut = "off";
defparam \ShiftLeft0~5 .lut_mask = 64'h04C434F407C737F7;
defparam \ShiftLeft0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y21_N6
cyclonev_lcell_comb \ShiftLeft0~42 (
// Equation(s):
// \ShiftLeft0~42_combout  = ( \ShiftLeft0~6_combout  & ( \ShiftLeft0~5_combout  & ( (!B[2] & (((B[3])) # (\ShiftLeft0~41_combout ))) # (B[2] & (((!B[3]) # (\ShiftLeft0~7_combout )))) ) ) ) # ( !\ShiftLeft0~6_combout  & ( \ShiftLeft0~5_combout  & ( (!B[2] & 
// (\ShiftLeft0~41_combout  & (!B[3]))) # (B[2] & (((!B[3]) # (\ShiftLeft0~7_combout )))) ) ) ) # ( \ShiftLeft0~6_combout  & ( !\ShiftLeft0~5_combout  & ( (!B[2] & (((B[3])) # (\ShiftLeft0~41_combout ))) # (B[2] & (((B[3] & \ShiftLeft0~7_combout )))) ) ) ) # 
// ( !\ShiftLeft0~6_combout  & ( !\ShiftLeft0~5_combout  & ( (!B[2] & (\ShiftLeft0~41_combout  & (!B[3]))) # (B[2] & (((B[3] & \ShiftLeft0~7_combout )))) ) ) )

	.dataa(!\ShiftLeft0~41_combout ),
	.datab(!B[2]),
	.datac(!B[3]),
	.datad(!\ShiftLeft0~7_combout ),
	.datae(!\ShiftLeft0~6_combout ),
	.dataf(!\ShiftLeft0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~42 .extended_lut = "off";
defparam \ShiftLeft0~42 .lut_mask = 64'h40434C4F70737C7F;
defparam \ShiftLeft0~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y21_N42
cyclonev_lcell_comb \Selector36~0 (
// Equation(s):
// \Selector36~0_combout  = ( \ShiftLeft0~43_combout  & ( \ShiftLeft0~42_combout  & ( (!\ShiftRight0~6_combout  & !\IR[18]~DUPLICATE_q ) ) ) ) # ( !\ShiftLeft0~43_combout  & ( \ShiftLeft0~42_combout  & ( (!\ShiftRight0~6_combout  & (!B[4] & 
// !\IR[18]~DUPLICATE_q )) ) ) ) # ( \ShiftLeft0~43_combout  & ( !\ShiftLeft0~42_combout  & ( (!\ShiftRight0~6_combout  & (B[4] & !\IR[18]~DUPLICATE_q )) ) ) )

	.dataa(!\ShiftRight0~6_combout ),
	.datab(!B[4]),
	.datac(gnd),
	.datad(!\IR[18]~DUPLICATE_q ),
	.datae(!\ShiftLeft0~43_combout ),
	.dataf(!\ShiftLeft0~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~0 .extended_lut = "off";
defparam \Selector36~0 .lut_mask = 64'h000022008800AA00;
defparam \Selector36~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N48
cyclonev_lcell_comb \Selector36~2 (
// Equation(s):
// \Selector36~2_combout  = ( \Selector44~2_combout  & ( \Selector21~0_combout  & ( (!\IR[21]~DUPLICATE_q  & ((!B[27] $ (A[27])) # (\IR[18]~DUPLICATE_q ))) # (\IR[21]~DUPLICATE_q  & (((A[27])) # (B[27]))) ) ) ) # ( !\Selector44~2_combout  & ( 
// \Selector21~0_combout  & ( !B[27] $ (!A[27] $ (!\IR[21]~DUPLICATE_q )) ) ) ) # ( \Selector44~2_combout  & ( !\Selector21~0_combout  & ( !\IR[21]~DUPLICATE_q  $ (((!B[27] & (!\IR[18]~DUPLICATE_q  & A[27])) # (B[27] & ((!\IR[18]~DUPLICATE_q ) # (A[27]))))) 
// ) ) )

	.dataa(!B[27]),
	.datab(!\IR[18]~DUPLICATE_q ),
	.datac(!A[27]),
	.datad(!\IR[21]~DUPLICATE_q ),
	.datae(!\Selector44~2_combout ),
	.dataf(!\Selector21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~2 .extended_lut = "off";
defparam \Selector36~2 .lut_mask = 64'h0000B24DA55AB75F;
defparam \Selector36~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N33
cyclonev_lcell_comb \Selector36~3 (
// Equation(s):
// \Selector36~3_combout  = ( \Selector36~2_combout  ) # ( !\Selector36~2_combout  & ( (\Selector63~3_combout  & ((\Selector36~0_combout ) # (\Selector36~1_combout ))) ) )

	.dataa(!\Selector63~3_combout ),
	.datab(gnd),
	.datac(!\Selector36~1_combout ),
	.datad(!\Selector36~0_combout ),
	.datae(gnd),
	.dataf(!\Selector36~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~3 .extended_lut = "off";
defparam \Selector36~3 .lut_mask = 64'h05550555FFFFFFFF;
defparam \Selector36~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N54
cyclonev_lcell_comb \Selector36~4 (
// Equation(s):
// \Selector36~4_combout  = ( \Add1~29_sumout  & ( \Selector36~3_combout  & ( \Selector56~0_combout  ) ) ) # ( !\Add1~29_sumout  & ( \Selector36~3_combout  & ( \Selector56~0_combout  ) ) ) # ( \Add1~29_sumout  & ( !\Selector36~3_combout  & ( 
// (\Selector56~0_combout  & (\Selector44~1_combout  & ((!IR[21]) # (\Add2~29_sumout )))) ) ) ) # ( !\Add1~29_sumout  & ( !\Selector36~3_combout  & ( (\Selector56~0_combout  & (IR[21] & (\Add2~29_sumout  & \Selector44~1_combout ))) ) ) )

	.dataa(!\Selector56~0_combout ),
	.datab(!IR[21]),
	.datac(!\Add2~29_sumout ),
	.datad(!\Selector44~1_combout ),
	.datae(!\Add1~29_sumout ),
	.dataf(!\Selector36~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~4 .extended_lut = "off";
defparam \Selector36~4 .lut_mask = 64'h0001004555555555;
defparam \Selector36~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N42
cyclonev_lcell_comb \memin[27]~25 (
// Equation(s):
// \memin[27]~25_combout  = ( PC[27] & ( !\memin[17]~6_combout  & ( !\DrPC~0_combout  ) ) ) # ( !PC[27] & ( !\memin[17]~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DrPC~0_combout ),
	.datad(gnd),
	.datae(!PC[27]),
	.dataf(!\memin[17]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[27]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[27]~25 .extended_lut = "off";
defparam \memin[27]~25 .lut_mask = 64'hFFFFF0F000000000;
defparam \memin[27]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y16_N42
cyclonev_lcell_comb \regs[15][27]~feeder (
// Equation(s):
// \regs[15][27]~feeder_combout  = ( \memin[27]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[27]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[15][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[15][27]~feeder .extended_lut = "off";
defparam \regs[15][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[15][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y16_N43
dffeas \regs[15][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[15][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][27] .is_wysiwyg = "true";
defparam \regs[15][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N35
dffeas \regs[11][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[27]~26_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][27] .is_wysiwyg = "true";
defparam \regs[11][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N1
dffeas \regs[3][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[27]~26_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][27] .is_wysiwyg = "true";
defparam \regs[3][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N2
dffeas \regs[7][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[27]~26_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][27] .is_wysiwyg = "true";
defparam \regs[7][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N0
cyclonev_lcell_comb \Mux4~3 (
// Equation(s):
// \Mux4~3_combout  = ( \regs[7][27]~q  & ( \Selector69~4_combout  & ( (!\Selector70~4_combout  & ((\regs[11][27]~q ))) # (\Selector70~4_combout  & (\regs[15][27]~q )) ) ) ) # ( !\regs[7][27]~q  & ( \Selector69~4_combout  & ( (!\Selector70~4_combout  & 
// ((\regs[11][27]~q ))) # (\Selector70~4_combout  & (\regs[15][27]~q )) ) ) ) # ( \regs[7][27]~q  & ( !\Selector69~4_combout  & ( (\regs[3][27]~q ) # (\Selector70~4_combout ) ) ) ) # ( !\regs[7][27]~q  & ( !\Selector69~4_combout  & ( (!\Selector70~4_combout 
//  & \regs[3][27]~q ) ) ) )

	.dataa(!\Selector70~4_combout ),
	.datab(!\regs[15][27]~q ),
	.datac(!\regs[11][27]~q ),
	.datad(!\regs[3][27]~q ),
	.datae(!\regs[7][27]~q ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~3 .extended_lut = "off";
defparam \Mux4~3 .lut_mask = 64'h00AA55FF1B1B1B1B;
defparam \Mux4~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N26
dffeas \regs[5][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[27]~26_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][27] .is_wysiwyg = "true";
defparam \regs[5][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y15_N13
dffeas \regs[13][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[27]~26_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][27] .is_wysiwyg = "true";
defparam \regs[13][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y13_N32
dffeas \regs[1][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[27]~26_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][27] .is_wysiwyg = "true";
defparam \regs[1][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N20
dffeas \regs[9][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[27]~26_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][27] .is_wysiwyg = "true";
defparam \regs[9][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N6
cyclonev_lcell_comb \Mux4~1 (
// Equation(s):
// \Mux4~1_combout  = ( \regs[9][27]~q  & ( \Selector69~4_combout  & ( (!\Selector70~4_combout ) # (\regs[13][27]~q ) ) ) ) # ( !\regs[9][27]~q  & ( \Selector69~4_combout  & ( (\Selector70~4_combout  & \regs[13][27]~q ) ) ) ) # ( \regs[9][27]~q  & ( 
// !\Selector69~4_combout  & ( (!\Selector70~4_combout  & ((\regs[1][27]~q ))) # (\Selector70~4_combout  & (\regs[5][27]~q )) ) ) ) # ( !\regs[9][27]~q  & ( !\Selector69~4_combout  & ( (!\Selector70~4_combout  & ((\regs[1][27]~q ))) # (\Selector70~4_combout  
// & (\regs[5][27]~q )) ) ) )

	.dataa(!\regs[5][27]~q ),
	.datab(!\Selector70~4_combout ),
	.datac(!\regs[13][27]~q ),
	.datad(!\regs[1][27]~q ),
	.datae(!\regs[9][27]~q ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~1 .extended_lut = "off";
defparam \Mux4~1 .lut_mask = 64'h11DD11DD0303CFCF;
defparam \Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y14_N42
cyclonev_lcell_comb \regs[10][27]~feeder (
// Equation(s):
// \regs[10][27]~feeder_combout  = ( \memin[27]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[27]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[10][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[10][27]~feeder .extended_lut = "off";
defparam \regs[10][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[10][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y14_N43
dffeas \regs[10][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[10][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][27] .is_wysiwyg = "true";
defparam \regs[10][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N54
cyclonev_lcell_comb \regs[6][27]~feeder (
// Equation(s):
// \regs[6][27]~feeder_combout  = ( \memin[27]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[27]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][27]~feeder .extended_lut = "off";
defparam \regs[6][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y18_N55
dffeas \regs[6][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][27] .is_wysiwyg = "true";
defparam \regs[6][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N54
cyclonev_lcell_comb \regs[14][27]~feeder (
// Equation(s):
// \regs[14][27]~feeder_combout  = ( \memin[27]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[27]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[14][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[14][27]~feeder .extended_lut = "off";
defparam \regs[14][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[14][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N55
dffeas \regs[14][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[14][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][27] .is_wysiwyg = "true";
defparam \regs[14][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N42
cyclonev_lcell_comb \regs[2][27]~feeder (
// Equation(s):
// \regs[2][27]~feeder_combout  = ( \memin[27]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[27]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][27]~feeder .extended_lut = "off";
defparam \regs[2][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y14_N43
dffeas \regs[2][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][27] .is_wysiwyg = "true";
defparam \regs[2][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N18
cyclonev_lcell_comb \Mux4~2 (
// Equation(s):
// \Mux4~2_combout  = ( \regs[2][27]~q  & ( \Selector70~4_combout  & ( (!\Selector69~4_combout  & (\regs[6][27]~q )) # (\Selector69~4_combout  & ((\regs[14][27]~q ))) ) ) ) # ( !\regs[2][27]~q  & ( \Selector70~4_combout  & ( (!\Selector69~4_combout  & 
// (\regs[6][27]~q )) # (\Selector69~4_combout  & ((\regs[14][27]~q ))) ) ) ) # ( \regs[2][27]~q  & ( !\Selector70~4_combout  & ( (!\Selector69~4_combout ) # (\regs[10][27]~q ) ) ) ) # ( !\regs[2][27]~q  & ( !\Selector70~4_combout  & ( (\Selector69~4_combout 
//  & \regs[10][27]~q ) ) ) )

	.dataa(!\Selector69~4_combout ),
	.datab(!\regs[10][27]~q ),
	.datac(!\regs[6][27]~q ),
	.datad(!\regs[14][27]~q ),
	.datae(!\regs[2][27]~q ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~2 .extended_lut = "off";
defparam \Mux4~2 .lut_mask = 64'h1111BBBB0A5F0A5F;
defparam \Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N6
cyclonev_lcell_comb \regs[4][27]~feeder (
// Equation(s):
// \regs[4][27]~feeder_combout  = ( \memin[27]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[27]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[4][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[4][27]~feeder .extended_lut = "off";
defparam \regs[4][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[4][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N8
dffeas \regs[4][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[4][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][27] .is_wysiwyg = "true";
defparam \regs[4][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N30
cyclonev_lcell_comb \regs[0][27]~feeder (
// Equation(s):
// \regs[0][27]~feeder_combout  = ( \memin[27]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[27]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][27]~feeder .extended_lut = "off";
defparam \regs[0][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N31
dffeas \regs[0][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][27] .is_wysiwyg = "true";
defparam \regs[0][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N2
dffeas \regs[8][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[27]~26_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][27] .is_wysiwyg = "true";
defparam \regs[8][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y15_N56
dffeas \regs[12][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[27]~26_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][27] .is_wysiwyg = "true";
defparam \regs[12][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N54
cyclonev_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = ( \regs[12][27]~q  & ( \Selector69~4_combout  & ( (\regs[8][27]~q ) # (\Selector70~4_combout ) ) ) ) # ( !\regs[12][27]~q  & ( \Selector69~4_combout  & ( (!\Selector70~4_combout  & \regs[8][27]~q ) ) ) ) # ( \regs[12][27]~q  & ( 
// !\Selector69~4_combout  & ( (!\Selector70~4_combout  & ((\regs[0][27]~q ))) # (\Selector70~4_combout  & (\regs[4][27]~q )) ) ) ) # ( !\regs[12][27]~q  & ( !\Selector69~4_combout  & ( (!\Selector70~4_combout  & ((\regs[0][27]~q ))) # (\Selector70~4_combout 
//  & (\regs[4][27]~q )) ) ) )

	.dataa(!\regs[4][27]~q ),
	.datab(!\regs[0][27]~q ),
	.datac(!\Selector70~4_combout ),
	.datad(!\regs[8][27]~q ),
	.datae(!\regs[12][27]~q ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~0 .extended_lut = "off";
defparam \Mux4~0 .lut_mask = 64'h3535353500F00FFF;
defparam \Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N36
cyclonev_lcell_comb \memin[27]~149 (
// Equation(s):
// \memin[27]~149_combout  = ( !\Selector71~4_combout  & ( ((\WideOr23~0_combout  & ((!\Selector72~4_combout  & ((\Mux4~0_combout ))) # (\Selector72~4_combout  & (\Mux4~1_combout ))))) ) ) # ( \Selector71~4_combout  & ( ((\WideOr23~0_combout  & 
// ((!\Selector72~4_combout  & ((\Mux4~2_combout ))) # (\Selector72~4_combout  & (\Mux4~3_combout ))))) ) )

	.dataa(!\Mux4~3_combout ),
	.datab(!\Mux4~1_combout ),
	.datac(!\Mux4~2_combout ),
	.datad(!\WideOr23~0_combout ),
	.datae(!\Selector71~4_combout ),
	.dataf(!\Selector72~4_combout ),
	.datag(!\Mux4~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[27]~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[27]~149 .extended_lut = "on";
defparam \memin[27]~149 .lut_mask = 64'h000F000F00330055;
defparam \memin[27]~149 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N3
cyclonev_lcell_comb \Selector36~5 (
// Equation(s):
// \Selector36~5_combout  = ( B[27] & ( !IR[27] $ (((!IR[26]) # (\A[27]~DUPLICATE_q ))) ) ) # ( !B[27] & ( (\A[27]~DUPLICATE_q  & (!IR[26] $ (!IR[27]))) ) )

	.dataa(!IR[26]),
	.datab(gnd),
	.datac(!IR[27]),
	.datad(!\A[27]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!B[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~5 .extended_lut = "off";
defparam \Selector36~5 .lut_mask = 64'h005A005A5A0F5A0F;
defparam \Selector36~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N6
cyclonev_lcell_comb \Selector36~6 (
// Equation(s):
// \Selector36~6_combout  = ( \Add2~29_sumout  & ( (!\Selector32~3_combout ) # ((\Selector32~0_combout  & \Selector36~5_combout )) ) ) # ( !\Add2~29_sumout  & ( (\Selector32~0_combout  & \Selector36~5_combout ) ) )

	.dataa(gnd),
	.datab(!\Selector32~0_combout ),
	.datac(!\Selector32~3_combout ),
	.datad(!\Selector36~5_combout ),
	.datae(gnd),
	.dataf(!\Add2~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~6 .extended_lut = "off";
defparam \Selector36~6 .lut_mask = 64'h00330033F0F3F0F3;
defparam \Selector36~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y17_N30
cyclonev_lcell_comb \PC~33 (
// Equation(s):
// \PC~33_combout  = ( !\memin[27]~149_combout  & ( \Selector36~6_combout  & ( (\memin[27]~25_combout  & !\WideOr19~0_combout ) ) ) ) # ( !\memin[27]~149_combout  & ( !\Selector36~6_combout  & ( \memin[27]~25_combout  ) ) )

	.dataa(gnd),
	.datab(!\memin[27]~25_combout ),
	.datac(gnd),
	.datad(!\WideOr19~0_combout ),
	.datae(!\memin[27]~149_combout ),
	.dataf(!\Selector36~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~33 .extended_lut = "off";
defparam \PC~33 .lut_mask = 64'h3333000033000000;
defparam \PC~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y17_N36
cyclonev_lcell_comb \PC~19 (
// Equation(s):
// \PC~19_combout  = ( \Selector36~4_combout  & ( \PC~33_combout  & ( (!\LdPC~1_combout  & (((\Add0~81_sumout )))) # (\LdPC~1_combout  & (((\memin[27]~24_combout )) # (\WideOr19~0_combout ))) ) ) ) # ( !\Selector36~4_combout  & ( \PC~33_combout  & ( 
// (!\LdPC~1_combout  & ((\Add0~81_sumout ))) # (\LdPC~1_combout  & (\memin[27]~24_combout )) ) ) ) # ( \Selector36~4_combout  & ( !\PC~33_combout  & ( (\Add0~81_sumout ) # (\LdPC~1_combout ) ) ) ) # ( !\Selector36~4_combout  & ( !\PC~33_combout  & ( 
// (\Add0~81_sumout ) # (\LdPC~1_combout ) ) ) )

	.dataa(!\LdPC~1_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\memin[27]~24_combout ),
	.datad(!\Add0~81_sumout ),
	.datae(!\Selector36~4_combout ),
	.dataf(!\PC~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~19 .extended_lut = "off";
defparam \PC~19 .lut_mask = 64'h55FF55FF05AF15BF;
defparam \PC~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y17_N37
dffeas \PC[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~19_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[27]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[27] .is_wysiwyg = "true";
defparam \PC[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N48
cyclonev_lcell_comb \Add0~77 (
// Equation(s):
// \Add0~77_sumout  = SUM(( PC[28] ) + ( GND ) + ( \Add0~82  ))
// \Add0~78  = CARRY(( PC[28] ) + ( GND ) + ( \Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~77_sumout ),
	.cout(\Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \Add0~77 .extended_lut = "off";
defparam \Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y17_N35
dffeas \dmem_rtl_0_bypass[85] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[28]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[85]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[85] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[85] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N15
cyclonev_lcell_comb \dmem_rtl_0_bypass[86]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[86]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[86]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[86]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[86]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[86]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y17_N17
dffeas \dmem_rtl_0_bypass[86] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[86]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[86]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[86] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[86] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\dmem~72_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~72_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[28]~23_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000680190048011004010018C10000000000000000000";
// synopsys translate_on

// Location: FF_X34_Y17_N53
dffeas \dmem~29 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[28]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~29 .is_wysiwyg = "true";
defparam \dmem~29 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a60 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[28]~23_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N51
cyclonev_lcell_comb \dmem~45 (
// Equation(s):
// \dmem~45_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout  & ( (!\dmem~0_q  & (((\dmem~29_q )))) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem_rtl_0|auto_generated|ram_block1a28~portbdataout ))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a60~portbdataout  & ( (!\dmem~0_q  & (((\dmem~29_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|ram_block1a28~portbdataout  & (!\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem~29_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a60~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~45 .extended_lut = "off";
defparam \dmem~45 .lut_mask = 64'h10DC10DC13DF13DF;
defparam \dmem~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N12
cyclonev_lcell_comb \memin[28]~21 (
// Equation(s):
// \memin[28]~21_combout  = ( \dmem~45_combout  & ( (\memin[4]~1_combout  & (((dmem_rtl_0_bypass[86] & !\dmem~39_combout )) # (dmem_rtl_0_bypass[85]))) ) ) # ( !\dmem~45_combout  & ( (dmem_rtl_0_bypass[85] & (\memin[4]~1_combout  & ((!dmem_rtl_0_bypass[86]) 
// # (\dmem~39_combout )))) ) )

	.dataa(!dmem_rtl_0_bypass[85]),
	.datab(!dmem_rtl_0_bypass[86]),
	.datac(!\dmem~39_combout ),
	.datad(!\memin[4]~1_combout ),
	.datae(gnd),
	.dataf(!\dmem~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[28]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[28]~21 .extended_lut = "off";
defparam \memin[28]~21 .lut_mask = 64'h0045004500750075;
defparam \memin[28]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N0
cyclonev_lcell_comb \Selector35~2 (
// Equation(s):
// \Selector35~2_combout  = ( \Selector21~0_combout  & ( \Selector44~2_combout  & ( (!\IR[21]~DUPLICATE_q  & ((!B[28] $ (\A[28]~DUPLICATE_q )) # (\IR[18]~DUPLICATE_q ))) # (\IR[21]~DUPLICATE_q  & (((\A[28]~DUPLICATE_q )) # (B[28]))) ) ) ) # ( 
// !\Selector21~0_combout  & ( \Selector44~2_combout  & ( !\IR[21]~DUPLICATE_q  $ (((!B[28] & (\A[28]~DUPLICATE_q  & !\IR[18]~DUPLICATE_q )) # (B[28] & ((!\IR[18]~DUPLICATE_q ) # (\A[28]~DUPLICATE_q ))))) ) ) ) # ( \Selector21~0_combout  & ( 
// !\Selector44~2_combout  & ( !B[28] $ (!\IR[21]~DUPLICATE_q  $ (!\A[28]~DUPLICATE_q )) ) ) )

	.dataa(!B[28]),
	.datab(!\IR[21]~DUPLICATE_q ),
	.datac(!\A[28]~DUPLICATE_q ),
	.datad(!\IR[18]~DUPLICATE_q ),
	.datae(!\Selector21~0_combout ),
	.dataf(!\Selector44~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~2 .extended_lut = "off";
defparam \Selector35~2 .lut_mask = 64'h0000969693C997DF;
defparam \Selector35~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N36
cyclonev_lcell_comb \Selector35~1 (
// Equation(s):
// \Selector35~1_combout  = ( \ShiftRight0~6_combout  & ( \ShiftRight0~15_combout  & ( (IR[18] & \A[31]~DUPLICATE_q ) ) ) ) # ( !\ShiftRight0~6_combout  & ( \ShiftRight0~15_combout  & ( (IR[18] & (((!B[4] & \ShiftLeft0~0_combout )) # (\A[31]~DUPLICATE_q ))) 
// ) ) ) # ( \ShiftRight0~6_combout  & ( !\ShiftRight0~15_combout  & ( (IR[18] & \A[31]~DUPLICATE_q ) ) ) ) # ( !\ShiftRight0~6_combout  & ( !\ShiftRight0~15_combout  & ( (IR[18] & (\A[31]~DUPLICATE_q  & ((!\ShiftLeft0~0_combout ) # (B[4])))) ) ) )

	.dataa(!B[4]),
	.datab(!IR[18]),
	.datac(!\ShiftLeft0~0_combout ),
	.datad(!\A[31]~DUPLICATE_q ),
	.datae(!\ShiftRight0~6_combout ),
	.dataf(!\ShiftRight0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~1 .extended_lut = "off";
defparam \Selector35~1 .lut_mask = 64'h0031003302330033;
defparam \Selector35~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N42
cyclonev_lcell_comb \ShiftLeft0~39 (
// Equation(s):
// \ShiftLeft0~39_combout  = ( B[1] & ( \B[0]~DUPLICATE_q  & ( \A[21]~DUPLICATE_q  ) ) ) # ( !B[1] & ( \B[0]~DUPLICATE_q  & ( \A[23]~DUPLICATE_q  ) ) ) # ( B[1] & ( !\B[0]~DUPLICATE_q  & ( \A[22]~DUPLICATE_q  ) ) ) # ( !B[1] & ( !\B[0]~DUPLICATE_q  & ( 
// \A[24]~DUPLICATE_q  ) ) )

	.dataa(!\A[22]~DUPLICATE_q ),
	.datab(!\A[24]~DUPLICATE_q ),
	.datac(!\A[21]~DUPLICATE_q ),
	.datad(!\A[23]~DUPLICATE_q ),
	.datae(!B[1]),
	.dataf(!\B[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~39 .extended_lut = "off";
defparam \ShiftLeft0~39 .lut_mask = 64'h3333555500FF0F0F;
defparam \ShiftLeft0~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N18
cyclonev_lcell_comb \ShiftLeft0~38 (
// Equation(s):
// \ShiftLeft0~38_combout  = ( A[25] & ( B[1] & ( (A[26]) # (\B[0]~DUPLICATE_q ) ) ) ) # ( !A[25] & ( B[1] & ( (!\B[0]~DUPLICATE_q  & A[26]) ) ) ) # ( A[25] & ( !B[1] & ( (!\B[0]~DUPLICATE_q  & ((A[28]))) # (\B[0]~DUPLICATE_q  & (A[27])) ) ) ) # ( !A[25] & ( 
// !B[1] & ( (!\B[0]~DUPLICATE_q  & ((A[28]))) # (\B[0]~DUPLICATE_q  & (A[27])) ) ) )

	.dataa(!A[27]),
	.datab(!A[28]),
	.datac(!\B[0]~DUPLICATE_q ),
	.datad(!A[26]),
	.datae(!A[25]),
	.dataf(!B[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~38 .extended_lut = "off";
defparam \ShiftLeft0~38 .lut_mask = 64'h3535353500F00FFF;
defparam \ShiftLeft0~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N24
cyclonev_lcell_comb \ShiftLeft0~28 (
// Equation(s):
// \ShiftLeft0~28_combout  = ( \A[17]~DUPLICATE_q  & ( \B[1]~DUPLICATE_q  & ( (B[0]) # (\A[18]~DUPLICATE_q ) ) ) ) # ( !\A[17]~DUPLICATE_q  & ( \B[1]~DUPLICATE_q  & ( (\A[18]~DUPLICATE_q  & !B[0]) ) ) ) # ( \A[17]~DUPLICATE_q  & ( !\B[1]~DUPLICATE_q  & ( 
// (!B[0] & ((A[20]))) # (B[0] & (\A[19]~DUPLICATE_q )) ) ) ) # ( !\A[17]~DUPLICATE_q  & ( !\B[1]~DUPLICATE_q  & ( (!B[0] & ((A[20]))) # (B[0] & (\A[19]~DUPLICATE_q )) ) ) )

	.dataa(!\A[18]~DUPLICATE_q ),
	.datab(!\A[19]~DUPLICATE_q ),
	.datac(!A[20]),
	.datad(!B[0]),
	.datae(!\A[17]~DUPLICATE_q ),
	.dataf(!\B[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~28 .extended_lut = "off";
defparam \ShiftLeft0~28 .lut_mask = 64'h0F330F33550055FF;
defparam \ShiftLeft0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y21_N0
cyclonev_lcell_comb \ShiftLeft0~40 (
// Equation(s):
// \ShiftLeft0~40_combout  = ( \ShiftLeft0~28_combout  & ( \ShiftLeft0~29_combout  & ( ((!B[2] & ((\ShiftLeft0~38_combout ))) # (B[2] & (\ShiftLeft0~39_combout ))) # (B[3]) ) ) ) # ( !\ShiftLeft0~28_combout  & ( \ShiftLeft0~29_combout  & ( (!B[2] & (((!B[3] 
// & \ShiftLeft0~38_combout )))) # (B[2] & (((B[3])) # (\ShiftLeft0~39_combout ))) ) ) ) # ( \ShiftLeft0~28_combout  & ( !\ShiftLeft0~29_combout  & ( (!B[2] & (((\ShiftLeft0~38_combout ) # (B[3])))) # (B[2] & (\ShiftLeft0~39_combout  & (!B[3]))) ) ) ) # ( 
// !\ShiftLeft0~28_combout  & ( !\ShiftLeft0~29_combout  & ( (!B[3] & ((!B[2] & ((\ShiftLeft0~38_combout ))) # (B[2] & (\ShiftLeft0~39_combout )))) ) ) )

	.dataa(!\ShiftLeft0~39_combout ),
	.datab(!B[2]),
	.datac(!B[3]),
	.datad(!\ShiftLeft0~38_combout ),
	.datae(!\ShiftLeft0~28_combout ),
	.dataf(!\ShiftLeft0~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~40 .extended_lut = "off";
defparam \ShiftLeft0~40 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \ShiftLeft0~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N48
cyclonev_lcell_comb \ShiftLeft0~37 (
// Equation(s):
// \ShiftLeft0~37_combout  = ( \ShiftLeft0~26_combout  & ( \ShiftLeft0~31_combout  & ( (!B[2] & (((\ShiftLeft0~30_combout ) # (B[3])))) # (B[2] & (((!B[3])) # (\ShiftLeft0~1_combout ))) ) ) ) # ( !\ShiftLeft0~26_combout  & ( \ShiftLeft0~31_combout  & ( 
// (!B[2] & (((!B[3] & \ShiftLeft0~30_combout )))) # (B[2] & (((!B[3])) # (\ShiftLeft0~1_combout ))) ) ) ) # ( \ShiftLeft0~26_combout  & ( !\ShiftLeft0~31_combout  & ( (!B[2] & (((\ShiftLeft0~30_combout ) # (B[3])))) # (B[2] & (\ShiftLeft0~1_combout  & 
// (B[3]))) ) ) ) # ( !\ShiftLeft0~26_combout  & ( !\ShiftLeft0~31_combout  & ( (!B[2] & (((!B[3] & \ShiftLeft0~30_combout )))) # (B[2] & (\ShiftLeft0~1_combout  & (B[3]))) ) ) )

	.dataa(!\ShiftLeft0~1_combout ),
	.datab(!B[2]),
	.datac(!B[3]),
	.datad(!\ShiftLeft0~30_combout ),
	.datae(!\ShiftLeft0~26_combout ),
	.dataf(!\ShiftLeft0~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~37 .extended_lut = "off";
defparam \ShiftLeft0~37 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \ShiftLeft0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y21_N54
cyclonev_lcell_comb \Selector35~0 (
// Equation(s):
// \Selector35~0_combout  = ( \ShiftLeft0~40_combout  & ( \ShiftLeft0~37_combout  & ( (!\IR[18]~DUPLICATE_q  & !\ShiftRight0~6_combout ) ) ) ) # ( !\ShiftLeft0~40_combout  & ( \ShiftLeft0~37_combout  & ( (!\IR[18]~DUPLICATE_q  & (!\ShiftRight0~6_combout  & 
// B[4])) ) ) ) # ( \ShiftLeft0~40_combout  & ( !\ShiftLeft0~37_combout  & ( (!\IR[18]~DUPLICATE_q  & (!\ShiftRight0~6_combout  & !B[4])) ) ) )

	.dataa(gnd),
	.datab(!\IR[18]~DUPLICATE_q ),
	.datac(!\ShiftRight0~6_combout ),
	.datad(!B[4]),
	.datae(!\ShiftLeft0~40_combout ),
	.dataf(!\ShiftLeft0~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~0 .extended_lut = "off";
defparam \Selector35~0 .lut_mask = 64'h0000C00000C0C0C0;
defparam \Selector35~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N0
cyclonev_lcell_comb \Selector35~3 (
// Equation(s):
// \Selector35~3_combout  = ( \Selector35~0_combout  & ( (!\Selector63~3_combout  & !\Selector35~2_combout ) ) ) # ( !\Selector35~0_combout  & ( (!\Selector35~2_combout  & ((!\Selector63~3_combout ) # (!\Selector35~1_combout ))) ) )

	.dataa(!\Selector63~3_combout ),
	.datab(gnd),
	.datac(!\Selector35~2_combout ),
	.datad(!\Selector35~1_combout ),
	.datae(gnd),
	.dataf(!\Selector35~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~3 .extended_lut = "off";
defparam \Selector35~3 .lut_mask = 64'hF0A0F0A0A0A0A0A0;
defparam \Selector35~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N54
cyclonev_lcell_comb \Selector35~4 (
// Equation(s):
// \Selector35~4_combout  = ( \Selector56~0_combout  & ( \Add1~25_sumout  & ( (!\Selector35~3_combout ) # ((\Selector44~1_combout  & ((!IR[21]) # (\Add2~25_sumout )))) ) ) ) # ( \Selector56~0_combout  & ( !\Add1~25_sumout  & ( (!\Selector35~3_combout ) # 
// ((\Add2~25_sumout  & (\Selector44~1_combout  & IR[21]))) ) ) )

	.dataa(!\Add2~25_sumout ),
	.datab(!\Selector35~3_combout ),
	.datac(!\Selector44~1_combout ),
	.datad(!IR[21]),
	.datae(!\Selector56~0_combout ),
	.dataf(!\Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~4 .extended_lut = "off";
defparam \Selector35~4 .lut_mask = 64'h0000CCCD0000CFCD;
defparam \Selector35~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N9
cyclonev_lcell_comb \memin[28]~22 (
// Equation(s):
// \memin[28]~22_combout  = ( \DrPC~0_combout  & ( (!PC[28] & !\memin[17]~6_combout ) ) ) # ( !\DrPC~0_combout  & ( !\memin[17]~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[28]),
	.datad(!\memin[17]~6_combout ),
	.datae(gnd),
	.dataf(!\DrPC~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[28]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[28]~22 .extended_lut = "off";
defparam \memin[28]~22 .lut_mask = 64'hFF00FF00F000F000;
defparam \memin[28]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N36
cyclonev_lcell_comb \Selector35~5 (
// Equation(s):
// \Selector35~5_combout  = ( B[28] & ( !IR[27] $ (((!IR[26]) # (\A[28]~DUPLICATE_q ))) ) ) # ( !B[28] & ( (\A[28]~DUPLICATE_q  & (!IR[27] $ (!IR[26]))) ) )

	.dataa(gnd),
	.datab(!\A[28]~DUPLICATE_q ),
	.datac(!IR[27]),
	.datad(!IR[26]),
	.datae(gnd),
	.dataf(!B[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~5 .extended_lut = "off";
defparam \Selector35~5 .lut_mask = 64'h033003300FC30FC3;
defparam \Selector35~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N18
cyclonev_lcell_comb \Selector35~6 (
// Equation(s):
// \Selector35~6_combout  = ( \Selector32~0_combout  & ( \Add2~25_sumout  & ( (!\Selector32~3_combout ) # (\Selector35~5_combout ) ) ) ) # ( !\Selector32~0_combout  & ( \Add2~25_sumout  & ( !\Selector32~3_combout  ) ) ) # ( \Selector32~0_combout  & ( 
// !\Add2~25_sumout  & ( \Selector35~5_combout  ) ) )

	.dataa(!\Selector35~5_combout ),
	.datab(gnd),
	.datac(!\Selector32~3_combout ),
	.datad(gnd),
	.datae(!\Selector32~0_combout ),
	.dataf(!\Add2~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~6 .extended_lut = "off";
defparam \Selector35~6 .lut_mask = 64'h00005555F0F0F5F5;
defparam \Selector35~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N0
cyclonev_lcell_comb \PC~32 (
// Equation(s):
// \PC~32_combout  = ( \memin[28]~22_combout  & ( \Selector35~6_combout  & ( (!\memin[28]~153_combout  & !\WideOr19~0_combout ) ) ) ) # ( \memin[28]~22_combout  & ( !\Selector35~6_combout  & ( !\memin[28]~153_combout  ) ) )

	.dataa(!\memin[28]~153_combout ),
	.datab(gnd),
	.datac(!\WideOr19~0_combout ),
	.datad(gnd),
	.datae(!\memin[28]~22_combout ),
	.dataf(!\Selector35~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~32 .extended_lut = "off";
defparam \PC~32 .lut_mask = 64'h0000AAAA0000A0A0;
defparam \PC~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N30
cyclonev_lcell_comb \PC~18 (
// Equation(s):
// \PC~18_combout  = ( \Selector35~4_combout  & ( \PC~32_combout  & ( (!\LdPC~1_combout  & (((\Add0~77_sumout )))) # (\LdPC~1_combout  & (((\memin[28]~21_combout )) # (\WideOr19~0_combout ))) ) ) ) # ( !\Selector35~4_combout  & ( \PC~32_combout  & ( 
// (!\LdPC~1_combout  & (\Add0~77_sumout )) # (\LdPC~1_combout  & ((\memin[28]~21_combout ))) ) ) ) # ( \Selector35~4_combout  & ( !\PC~32_combout  & ( (\LdPC~1_combout ) # (\Add0~77_sumout ) ) ) ) # ( !\Selector35~4_combout  & ( !\PC~32_combout  & ( 
// (\LdPC~1_combout ) # (\Add0~77_sumout ) ) ) )

	.dataa(!\WideOr19~0_combout ),
	.datab(!\Add0~77_sumout ),
	.datac(!\LdPC~1_combout ),
	.datad(!\memin[28]~21_combout ),
	.datae(!\Selector35~4_combout ),
	.dataf(!\PC~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~18 .extended_lut = "off";
defparam \PC~18 .lut_mask = 64'h3F3F3F3F303F353F;
defparam \PC~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y15_N32
dffeas \PC[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~18_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[28]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[28] .is_wysiwyg = "true";
defparam \PC[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N51
cyclonev_lcell_comb \Add0~73 (
// Equation(s):
// \Add0~73_sumout  = SUM(( PC[29] ) + ( GND ) + ( \Add0~78  ))
// \Add0~74  = CARRY(( PC[29] ) + ( GND ) + ( \Add0~78  ))

	.dataa(!PC[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~73_sumout ),
	.cout(\Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \Add0~73 .extended_lut = "off";
defparam \Add0~73 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N24
cyclonev_lcell_comb \Selector34~2 (
// Equation(s):
// \Selector34~2_combout  = ( \B[29]~DUPLICATE_q  & ( \A[29]~DUPLICATE_q  & ( (!\IR[21]~DUPLICATE_q  & (\Selector21~0_combout )) # (\IR[21]~DUPLICATE_q  & ((\Selector44~2_combout ))) ) ) ) # ( !\B[29]~DUPLICATE_q  & ( \A[29]~DUPLICATE_q  & ( 
// (!\IR[21]~DUPLICATE_q  & (((\IR[18]~DUPLICATE_q  & \Selector44~2_combout )))) # (\IR[21]~DUPLICATE_q  & (((!\IR[18]~DUPLICATE_q  & \Selector44~2_combout )) # (\Selector21~0_combout ))) ) ) ) # ( \B[29]~DUPLICATE_q  & ( !\A[29]~DUPLICATE_q  & ( 
// (!\IR[21]~DUPLICATE_q  & (((\IR[18]~DUPLICATE_q  & \Selector44~2_combout )))) # (\IR[21]~DUPLICATE_q  & (((!\IR[18]~DUPLICATE_q  & \Selector44~2_combout )) # (\Selector21~0_combout ))) ) ) ) # ( !\B[29]~DUPLICATE_q  & ( !\A[29]~DUPLICATE_q  & ( 
// (!\IR[21]~DUPLICATE_q  & ((\Selector44~2_combout ) # (\Selector21~0_combout ))) ) ) )

	.dataa(!\Selector21~0_combout ),
	.datab(!\IR[18]~DUPLICATE_q ),
	.datac(!\Selector44~2_combout ),
	.datad(!\IR[21]~DUPLICATE_q ),
	.datae(!\B[29]~DUPLICATE_q ),
	.dataf(!\A[29]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~2 .extended_lut = "off";
defparam \Selector34~2 .lut_mask = 64'h5F00035D035D550F;
defparam \Selector34~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N15
cyclonev_lcell_comb \Selector34~1 (
// Equation(s):
// \Selector34~1_combout  = ( \ShiftLeft0~0_combout  & ( (!\ShiftRight0~6_combout  & (\IR[18]~DUPLICATE_q  & (!\B[1]~DUPLICATE_q  & !B[4]))) ) )

	.dataa(!\ShiftRight0~6_combout ),
	.datab(!\IR[18]~DUPLICATE_q ),
	.datac(!\B[1]~DUPLICATE_q ),
	.datad(!B[4]),
	.datae(gnd),
	.dataf(!\ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~1 .extended_lut = "off";
defparam \Selector34~1 .lut_mask = 64'h0000000020002000;
defparam \Selector34~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N45
cyclonev_lcell_comb \ShiftRight0~29 (
// Equation(s):
// \ShiftRight0~29_combout  = ( \B[0]~DUPLICATE_q  & ( A[30] ) ) # ( !\B[0]~DUPLICATE_q  & ( \A[29]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[29]~DUPLICATE_q ),
	.datad(!A[30]),
	.datae(gnd),
	.dataf(!\B[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~29 .extended_lut = "off";
defparam \ShiftRight0~29 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \ShiftRight0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N3
cyclonev_lcell_comb \ShiftLeft0~23 (
// Equation(s):
// \ShiftLeft0~23_combout  = ( A[13] & ( \B[0]~DUPLICATE_q  & ( (!\B[1]~DUPLICATE_q  & ((A[12]))) # (\B[1]~DUPLICATE_q  & (\A[10]~DUPLICATE_q )) ) ) ) # ( !A[13] & ( \B[0]~DUPLICATE_q  & ( (!\B[1]~DUPLICATE_q  & ((A[12]))) # (\B[1]~DUPLICATE_q  & 
// (\A[10]~DUPLICATE_q )) ) ) ) # ( A[13] & ( !\B[0]~DUPLICATE_q  & ( (!\B[1]~DUPLICATE_q ) # (A[11]) ) ) ) # ( !A[13] & ( !\B[0]~DUPLICATE_q  & ( (A[11] & \B[1]~DUPLICATE_q ) ) ) )

	.dataa(!\A[10]~DUPLICATE_q ),
	.datab(!A[12]),
	.datac(!A[11]),
	.datad(!\B[1]~DUPLICATE_q ),
	.datae(!A[13]),
	.dataf(!\B[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~23 .extended_lut = "off";
defparam \ShiftLeft0~23 .lut_mask = 64'h000FFF0F33553355;
defparam \ShiftLeft0~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y22_N25
dffeas \A[8]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[8]~77_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[8]~DUPLICATE .is_wysiwyg = "true";
defparam \A[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y22_N36
cyclonev_lcell_comb \ShiftLeft0~24 (
// Equation(s):
// \ShiftLeft0~24_combout  = ( B[1] & ( A[6] & ( (\A[7]~DUPLICATE_q ) # (\B[0]~DUPLICATE_q ) ) ) ) # ( !B[1] & ( A[6] & ( (!\B[0]~DUPLICATE_q  & ((\A[9]~DUPLICATE_q ))) # (\B[0]~DUPLICATE_q  & (\A[8]~DUPLICATE_q )) ) ) ) # ( B[1] & ( !A[6] & ( 
// (!\B[0]~DUPLICATE_q  & \A[7]~DUPLICATE_q ) ) ) ) # ( !B[1] & ( !A[6] & ( (!\B[0]~DUPLICATE_q  & ((\A[9]~DUPLICATE_q ))) # (\B[0]~DUPLICATE_q  & (\A[8]~DUPLICATE_q )) ) ) )

	.dataa(!\A[8]~DUPLICATE_q ),
	.datab(!\B[0]~DUPLICATE_q ),
	.datac(!\A[9]~DUPLICATE_q ),
	.datad(!\A[7]~DUPLICATE_q ),
	.datae(!B[1]),
	.dataf(!A[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~24 .extended_lut = "off";
defparam \ShiftLeft0~24 .lut_mask = 64'h1D1D00CC1D1D33FF;
defparam \ShiftLeft0~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y22_N30
cyclonev_lcell_comb \ShiftLeft0~19 (
// Equation(s):
// \ShiftLeft0~19_combout  = ( \A[1]~DUPLICATE_q  & ( A[0] & ( !B[1] ) ) ) # ( !\A[1]~DUPLICATE_q  & ( A[0] & ( (!B[1] & \B[0]~DUPLICATE_q ) ) ) ) # ( \A[1]~DUPLICATE_q  & ( !A[0] & ( (!B[1] & !\B[0]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!B[1]),
	.datac(gnd),
	.datad(!\B[0]~DUPLICATE_q ),
	.datae(!\A[1]~DUPLICATE_q ),
	.dataf(!A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~19 .extended_lut = "off";
defparam \ShiftLeft0~19 .lut_mask = 64'h0000CC0000CCCCCC;
defparam \ShiftLeft0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y22_N18
cyclonev_lcell_comb \ShiftLeft0~18 (
// Equation(s):
// \ShiftLeft0~18_combout  = ( \A[4]~DUPLICATE_q  & ( A[5] & ( (!B[1]) # ((!\B[0]~DUPLICATE_q  & (A[3])) # (\B[0]~DUPLICATE_q  & ((\A[2]~DUPLICATE_q )))) ) ) ) # ( !\A[4]~DUPLICATE_q  & ( A[5] & ( (!B[1] & (((!\B[0]~DUPLICATE_q )))) # (B[1] & 
// ((!\B[0]~DUPLICATE_q  & (A[3])) # (\B[0]~DUPLICATE_q  & ((\A[2]~DUPLICATE_q ))))) ) ) ) # ( \A[4]~DUPLICATE_q  & ( !A[5] & ( (!B[1] & (((\B[0]~DUPLICATE_q )))) # (B[1] & ((!\B[0]~DUPLICATE_q  & (A[3])) # (\B[0]~DUPLICATE_q  & ((\A[2]~DUPLICATE_q ))))) ) ) 
// ) # ( !\A[4]~DUPLICATE_q  & ( !A[5] & ( (B[1] & ((!\B[0]~DUPLICATE_q  & (A[3])) # (\B[0]~DUPLICATE_q  & ((\A[2]~DUPLICATE_q ))))) ) ) )

	.dataa(!A[3]),
	.datab(!B[1]),
	.datac(!\A[2]~DUPLICATE_q ),
	.datad(!\B[0]~DUPLICATE_q ),
	.datae(!\A[4]~DUPLICATE_q ),
	.dataf(!A[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~18 .extended_lut = "off";
defparam \ShiftLeft0~18 .lut_mask = 64'h110311CFDD03DDCF;
defparam \ShiftLeft0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y22_N30
cyclonev_lcell_comb \ShiftLeft0~33 (
// Equation(s):
// \ShiftLeft0~33_combout  = ( \ShiftLeft0~19_combout  & ( \ShiftLeft0~18_combout  & ( ((!\B[2]~DUPLICATE_q  & (\ShiftLeft0~23_combout )) # (\B[2]~DUPLICATE_q  & ((\ShiftLeft0~24_combout )))) # (\B[3]~DUPLICATE_q ) ) ) ) # ( !\ShiftLeft0~19_combout  & ( 
// \ShiftLeft0~18_combout  & ( (!\B[2]~DUPLICATE_q  & (((\B[3]~DUPLICATE_q )) # (\ShiftLeft0~23_combout ))) # (\B[2]~DUPLICATE_q  & (((\ShiftLeft0~24_combout  & !\B[3]~DUPLICATE_q )))) ) ) ) # ( \ShiftLeft0~19_combout  & ( !\ShiftLeft0~18_combout  & ( 
// (!\B[2]~DUPLICATE_q  & (\ShiftLeft0~23_combout  & ((!\B[3]~DUPLICATE_q )))) # (\B[2]~DUPLICATE_q  & (((\B[3]~DUPLICATE_q ) # (\ShiftLeft0~24_combout )))) ) ) ) # ( !\ShiftLeft0~19_combout  & ( !\ShiftLeft0~18_combout  & ( (!\B[3]~DUPLICATE_q  & 
// ((!\B[2]~DUPLICATE_q  & (\ShiftLeft0~23_combout )) # (\B[2]~DUPLICATE_q  & ((\ShiftLeft0~24_combout ))))) ) ) )

	.dataa(!\ShiftLeft0~23_combout ),
	.datab(!\B[2]~DUPLICATE_q ),
	.datac(!\ShiftLeft0~24_combout ),
	.datad(!\B[3]~DUPLICATE_q ),
	.datae(!\ShiftLeft0~19_combout ),
	.dataf(!\ShiftLeft0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~33 .extended_lut = "off";
defparam \ShiftLeft0~33 .lut_mask = 64'h4700473347CC47FF;
defparam \ShiftLeft0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y19_N16
dffeas \A[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[29]~20_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[29]),
	.prn(vcc));
// synopsys translate_off
defparam \A[29] .is_wysiwyg = "true";
defparam \A[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N0
cyclonev_lcell_comb \ShiftLeft0~34 (
// Equation(s):
// \ShiftLeft0~34_combout  = ( A[28] & ( \B[0]~DUPLICATE_q  & ( (!B[1]) # (A[26]) ) ) ) # ( !A[28] & ( \B[0]~DUPLICATE_q  & ( (A[26] & B[1]) ) ) ) # ( A[28] & ( !\B[0]~DUPLICATE_q  & ( (!B[1] & ((A[29]))) # (B[1] & (A[27])) ) ) ) # ( !A[28] & ( 
// !\B[0]~DUPLICATE_q  & ( (!B[1] & ((A[29]))) # (B[1] & (A[27])) ) ) )

	.dataa(!A[27]),
	.datab(!A[26]),
	.datac(!B[1]),
	.datad(!A[29]),
	.datae(!A[28]),
	.dataf(!\B[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~34 .extended_lut = "off";
defparam \ShiftLeft0~34 .lut_mask = 64'h05F505F50303F3F3;
defparam \ShiftLeft0~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N6
cyclonev_lcell_comb \ShiftLeft0~21 (
// Equation(s):
// \ShiftLeft0~21_combout  = ( \A[19]~DUPLICATE_q  & ( A[20] & ( (!B[1] & (((B[0])) # (\A[21]~DUPLICATE_q ))) # (B[1] & (((!B[0]) # (A[18])))) ) ) ) # ( !\A[19]~DUPLICATE_q  & ( A[20] & ( (!B[1] & (((B[0])) # (\A[21]~DUPLICATE_q ))) # (B[1] & (((B[0] & 
// A[18])))) ) ) ) # ( \A[19]~DUPLICATE_q  & ( !A[20] & ( (!B[1] & (\A[21]~DUPLICATE_q  & (!B[0]))) # (B[1] & (((!B[0]) # (A[18])))) ) ) ) # ( !\A[19]~DUPLICATE_q  & ( !A[20] & ( (!B[1] & (\A[21]~DUPLICATE_q  & (!B[0]))) # (B[1] & (((B[0] & A[18])))) ) ) )

	.dataa(!\A[21]~DUPLICATE_q ),
	.datab(!B[1]),
	.datac(!B[0]),
	.datad(!A[18]),
	.datae(!\A[19]~DUPLICATE_q ),
	.dataf(!A[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~21 .extended_lut = "off";
defparam \ShiftLeft0~21 .lut_mask = 64'h404370734C4F7C7F;
defparam \ShiftLeft0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y22_N36
cyclonev_lcell_comb \ShiftLeft0~22 (
// Equation(s):
// \ShiftLeft0~22_combout  = ( \A[14]~DUPLICATE_q  & ( \A[16]~DUPLICATE_q  & ( ((!B[1] & (\A[17]~DUPLICATE_q )) # (B[1] & ((\A[15]~DUPLICATE_q )))) # (\B[0]~DUPLICATE_q ) ) ) ) # ( !\A[14]~DUPLICATE_q  & ( \A[16]~DUPLICATE_q  & ( (!B[1] & 
// (((\B[0]~DUPLICATE_q )) # (\A[17]~DUPLICATE_q ))) # (B[1] & (((!\B[0]~DUPLICATE_q  & \A[15]~DUPLICATE_q )))) ) ) ) # ( \A[14]~DUPLICATE_q  & ( !\A[16]~DUPLICATE_q  & ( (!B[1] & (\A[17]~DUPLICATE_q  & (!\B[0]~DUPLICATE_q ))) # (B[1] & (((\A[15]~DUPLICATE_q 
// ) # (\B[0]~DUPLICATE_q )))) ) ) ) # ( !\A[14]~DUPLICATE_q  & ( !\A[16]~DUPLICATE_q  & ( (!\B[0]~DUPLICATE_q  & ((!B[1] & (\A[17]~DUPLICATE_q )) # (B[1] & ((\A[15]~DUPLICATE_q ))))) ) ) )

	.dataa(!\A[17]~DUPLICATE_q ),
	.datab(!B[1]),
	.datac(!\B[0]~DUPLICATE_q ),
	.datad(!\A[15]~DUPLICATE_q ),
	.datae(!\A[14]~DUPLICATE_q ),
	.dataf(!\A[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~22 .extended_lut = "off";
defparam \ShiftLeft0~22 .lut_mask = 64'h407043734C7C4F7F;
defparam \ShiftLeft0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N12
cyclonev_lcell_comb \ShiftLeft0~35 (
// Equation(s):
// \ShiftLeft0~35_combout  = ( \A[22]~DUPLICATE_q  & ( \B[1]~DUPLICATE_q  & ( (\B[0]~DUPLICATE_q ) # (\A[23]~DUPLICATE_q ) ) ) ) # ( !\A[22]~DUPLICATE_q  & ( \B[1]~DUPLICATE_q  & ( (\A[23]~DUPLICATE_q  & !\B[0]~DUPLICATE_q ) ) ) ) # ( \A[22]~DUPLICATE_q  & ( 
// !\B[1]~DUPLICATE_q  & ( (!\B[0]~DUPLICATE_q  & (\A[25]~DUPLICATE_q )) # (\B[0]~DUPLICATE_q  & ((\A[24]~DUPLICATE_q ))) ) ) ) # ( !\A[22]~DUPLICATE_q  & ( !\B[1]~DUPLICATE_q  & ( (!\B[0]~DUPLICATE_q  & (\A[25]~DUPLICATE_q )) # (\B[0]~DUPLICATE_q  & 
// ((\A[24]~DUPLICATE_q ))) ) ) )

	.dataa(!\A[25]~DUPLICATE_q ),
	.datab(!\A[23]~DUPLICATE_q ),
	.datac(!\A[24]~DUPLICATE_q ),
	.datad(!\B[0]~DUPLICATE_q ),
	.datae(!\A[22]~DUPLICATE_q ),
	.dataf(!\B[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~35 .extended_lut = "off";
defparam \ShiftLeft0~35 .lut_mask = 64'h550F550F330033FF;
defparam \ShiftLeft0~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N18
cyclonev_lcell_comb \ShiftLeft0~36 (
// Equation(s):
// \ShiftLeft0~36_combout  = ( \ShiftLeft0~22_combout  & ( \ShiftLeft0~35_combout  & ( ((!B[3] & (\ShiftLeft0~34_combout )) # (B[3] & ((\ShiftLeft0~21_combout )))) # (B[2]) ) ) ) # ( !\ShiftLeft0~22_combout  & ( \ShiftLeft0~35_combout  & ( (!B[2] & ((!B[3] & 
// (\ShiftLeft0~34_combout )) # (B[3] & ((\ShiftLeft0~21_combout ))))) # (B[2] & (!B[3])) ) ) ) # ( \ShiftLeft0~22_combout  & ( !\ShiftLeft0~35_combout  & ( (!B[2] & ((!B[3] & (\ShiftLeft0~34_combout )) # (B[3] & ((\ShiftLeft0~21_combout ))))) # (B[2] & 
// (B[3])) ) ) ) # ( !\ShiftLeft0~22_combout  & ( !\ShiftLeft0~35_combout  & ( (!B[2] & ((!B[3] & (\ShiftLeft0~34_combout )) # (B[3] & ((\ShiftLeft0~21_combout ))))) ) ) )

	.dataa(!B[2]),
	.datab(!B[3]),
	.datac(!\ShiftLeft0~34_combout ),
	.datad(!\ShiftLeft0~21_combout ),
	.datae(!\ShiftLeft0~22_combout ),
	.dataf(!\ShiftLeft0~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~36 .extended_lut = "off";
defparam \ShiftLeft0~36 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \ShiftLeft0~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N12
cyclonev_lcell_comb \Selector34~0 (
// Equation(s):
// \Selector34~0_combout  = ( \ShiftLeft0~36_combout  & ( (!\ShiftRight0~6_combout  & (!\IR[18]~DUPLICATE_q  & ((!B[4]) # (\ShiftLeft0~33_combout )))) ) ) # ( !\ShiftLeft0~36_combout  & ( (!\ShiftRight0~6_combout  & (!\IR[18]~DUPLICATE_q  & 
// (\ShiftLeft0~33_combout  & B[4]))) ) )

	.dataa(!\ShiftRight0~6_combout ),
	.datab(!\IR[18]~DUPLICATE_q ),
	.datac(!\ShiftLeft0~33_combout ),
	.datad(!B[4]),
	.datae(gnd),
	.dataf(!\ShiftLeft0~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~0 .extended_lut = "off";
defparam \Selector34~0 .lut_mask = 64'h0008000888088808;
defparam \Selector34~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N18
cyclonev_lcell_comb \Selector34~3 (
// Equation(s):
// \Selector34~3_combout  = ( \ShiftRight0~29_combout  & ( \Selector34~0_combout  & ( (!\Selector63~3_combout  & !\Selector34~2_combout ) ) ) ) # ( !\ShiftRight0~29_combout  & ( \Selector34~0_combout  & ( (!\Selector63~3_combout  & !\Selector34~2_combout ) ) 
// ) ) # ( \ShiftRight0~29_combout  & ( !\Selector34~0_combout  & ( (!\Selector34~2_combout  & ((!\Selector63~3_combout ) # ((!\Selector32~1_combout  & !\Selector34~1_combout )))) ) ) ) # ( !\ShiftRight0~29_combout  & ( !\Selector34~0_combout  & ( 
// (!\Selector34~2_combout  & ((!\Selector32~1_combout ) # ((!\Selector63~3_combout ) # (\Selector34~1_combout )))) ) ) )

	.dataa(!\Selector32~1_combout ),
	.datab(!\Selector63~3_combout ),
	.datac(!\Selector34~2_combout ),
	.datad(!\Selector34~1_combout ),
	.datae(!\ShiftRight0~29_combout ),
	.dataf(!\Selector34~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~3 .extended_lut = "off";
defparam \Selector34~3 .lut_mask = 64'hE0F0E0C0C0C0C0C0;
defparam \Selector34~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N24
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( !B[28] $ (\A[28]~DUPLICATE_q ) ) + ( \Add1~31  ) + ( \Add1~30  ))
// \Add1~26  = CARRY(( !B[28] $ (\A[28]~DUPLICATE_q ) ) + ( \Add1~31  ) + ( \Add1~30  ))
// \Add1~27  = SHARE((!B[28] & \A[28]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!B[28]),
	.datac(!\A[28]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(\Add1~31 ),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout(\Add1~27 ));
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h00000C0C0000C3C3;
defparam \Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N27
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( !\B[29]~DUPLICATE_q  $ (A[29]) ) + ( \Add1~27  ) + ( \Add1~26  ))
// \Add1~22  = CARRY(( !\B[29]~DUPLICATE_q  $ (A[29]) ) + ( \Add1~27  ) + ( \Add1~26  ))
// \Add1~23  = SHARE((!\B[29]~DUPLICATE_q  & A[29]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[29]~DUPLICATE_q ),
	.datad(!A[29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(\Add1~27 ),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout(\Add1~23 ));
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h000000F00000F00F;
defparam \Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N54
cyclonev_lcell_comb \Selector34~4 (
// Equation(s):
// \Selector34~4_combout  = ( \Add2~21_sumout  & ( \Add1~21_sumout  & ( (\Selector56~0_combout  & ((!\Selector34~3_combout ) # (\Selector44~1_combout ))) ) ) ) # ( !\Add2~21_sumout  & ( \Add1~21_sumout  & ( (\Selector56~0_combout  & ((!\Selector34~3_combout 
// ) # ((!IR[21] & \Selector44~1_combout )))) ) ) ) # ( \Add2~21_sumout  & ( !\Add1~21_sumout  & ( (\Selector56~0_combout  & ((!\Selector34~3_combout ) # ((IR[21] & \Selector44~1_combout )))) ) ) ) # ( !\Add2~21_sumout  & ( !\Add1~21_sumout  & ( 
// (!\Selector34~3_combout  & \Selector56~0_combout ) ) ) )

	.dataa(!\Selector34~3_combout ),
	.datab(!IR[21]),
	.datac(!\Selector56~0_combout ),
	.datad(!\Selector44~1_combout ),
	.datae(!\Add2~21_sumout ),
	.dataf(!\Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~4 .extended_lut = "off";
defparam \Selector34~4 .lut_mask = 64'h0A0A0A0B0A0E0A0F;
defparam \Selector34~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N42
cyclonev_lcell_comb \PC~17 (
// Equation(s):
// \PC~17_combout  = ( \WideOr19~0_combout  & ( \Selector34~4_combout  & ( (\Add0~73_sumout ) # (\LdPC~1_combout ) ) ) ) # ( !\WideOr19~0_combout  & ( \Selector34~4_combout  & ( (!\LdPC~1_combout  & (((\Add0~73_sumout )))) # (\LdPC~1_combout  & 
// ((!\PC~31_combout ) # ((\memin[29]~18_combout )))) ) ) ) # ( \WideOr19~0_combout  & ( !\Selector34~4_combout  & ( (!\LdPC~1_combout  & (((\Add0~73_sumout )))) # (\LdPC~1_combout  & ((!\PC~31_combout ) # ((\memin[29]~18_combout )))) ) ) ) # ( 
// !\WideOr19~0_combout  & ( !\Selector34~4_combout  & ( (!\LdPC~1_combout  & (((\Add0~73_sumout )))) # (\LdPC~1_combout  & ((!\PC~31_combout ) # ((\memin[29]~18_combout )))) ) ) )

	.dataa(!\PC~31_combout ),
	.datab(!\memin[29]~18_combout ),
	.datac(!\LdPC~1_combout ),
	.datad(!\Add0~73_sumout ),
	.datae(!\WideOr19~0_combout ),
	.dataf(!\Selector34~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~17 .extended_lut = "off";
defparam \PC~17 .lut_mask = 64'h0BFB0BFB0BFB0FFF;
defparam \PC~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y15_N44
dffeas \PC[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~17_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[29]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[29] .is_wysiwyg = "true";
defparam \PC[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N51
cyclonev_lcell_comb \memin[29]~19 (
// Equation(s):
// \memin[29]~19_combout  = ( !\memin[17]~6_combout  & ( (!\DrPC~0_combout ) # (!PC[29]) ) )

	.dataa(!\DrPC~0_combout ),
	.datab(gnd),
	.datac(!PC[29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[17]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[29]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[29]~19 .extended_lut = "off";
defparam \memin[29]~19 .lut_mask = 64'hFAFAFAFA00000000;
defparam \memin[29]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N36
cyclonev_lcell_comb \memin[29]~109 (
// Equation(s):
// \memin[29]~109_combout  = ( \Selector34~3_combout  & ( \Selector34~6_combout  & ( \WideOr19~0_combout  ) ) ) # ( !\Selector34~3_combout  & ( \Selector34~6_combout  & ( \WideOr19~0_combout  ) ) ) # ( \Selector34~3_combout  & ( !\Selector34~6_combout  & ( 
// (\WideOr19~0_combout  & (\Selector44~1_combout  & ((!IR[21]) # (\Add2~21_sumout )))) ) ) ) # ( !\Selector34~3_combout  & ( !\Selector34~6_combout  & ( \WideOr19~0_combout  ) ) )

	.dataa(!\WideOr19~0_combout ),
	.datab(!IR[21]),
	.datac(!\Selector44~1_combout ),
	.datad(!\Add2~21_sumout ),
	.datae(!\Selector34~3_combout ),
	.dataf(!\Selector34~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[29]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[29]~109 .extended_lut = "off";
defparam \memin[29]~109 .lut_mask = 64'h5555040555555555;
defparam \memin[29]~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N0
cyclonev_lcell_comb \memin[29]~110 (
// Equation(s):
// \memin[29]~110_combout  = ( !\memin[29]~109_combout  & ( \Selector34~6_combout  & ( \memin[29]~19_combout  ) ) ) # ( \memin[29]~109_combout  & ( !\Selector34~6_combout  & ( (\memin[29]~19_combout  & ((!\Selector56~0_combout ) # ((!IR[21] & 
// \Selector34~3_combout )))) ) ) ) # ( !\memin[29]~109_combout  & ( !\Selector34~6_combout  & ( \memin[29]~19_combout  ) ) )

	.dataa(!\memin[29]~19_combout ),
	.datab(!IR[21]),
	.datac(!\Selector34~3_combout ),
	.datad(!\Selector56~0_combout ),
	.datae(!\memin[29]~109_combout ),
	.dataf(!\Selector34~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[29]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[29]~110 .extended_lut = "off";
defparam \memin[29]~110 .lut_mask = 64'h5555550455550000;
defparam \memin[29]~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N21
cyclonev_lcell_comb \memin[29]~20 (
// Equation(s):
// \memin[29]~20_combout  = ( \memin[29]~109_combout  & ( \Add1~21_sumout  & ( (!\memin[29]~110_combout ) # (((\memin[29]~157_combout ) # (\Selector56~0_combout )) # (\memin[29]~18_combout )) ) ) ) # ( !\memin[29]~109_combout  & ( \Add1~21_sumout  & ( 
// (!\memin[29]~110_combout ) # ((\memin[29]~157_combout ) # (\memin[29]~18_combout )) ) ) ) # ( \memin[29]~109_combout  & ( !\Add1~21_sumout  & ( (!\memin[29]~110_combout ) # ((\memin[29]~157_combout ) # (\memin[29]~18_combout )) ) ) ) # ( 
// !\memin[29]~109_combout  & ( !\Add1~21_sumout  & ( (!\memin[29]~110_combout ) # ((\memin[29]~157_combout ) # (\memin[29]~18_combout )) ) ) )

	.dataa(!\memin[29]~110_combout ),
	.datab(!\memin[29]~18_combout ),
	.datac(!\Selector56~0_combout ),
	.datad(!\memin[29]~157_combout ),
	.datae(!\memin[29]~109_combout ),
	.dataf(!\Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[29]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[29]~20 .extended_lut = "off";
defparam \memin[29]~20 .lut_mask = 64'hBBFFBBFFBBFFBFFF;
defparam \memin[29]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y19_N17
dffeas \A[29]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[29]~20_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[29]~DUPLICATE .is_wysiwyg = "true";
defparam \A[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y19_N3
cyclonev_lcell_comb \ShiftRight0~21 (
// Equation(s):
// \ShiftRight0~21_combout  = ( B[1] & ( \B[0]~DUPLICATE_q  & ( \A[29]~DUPLICATE_q  ) ) ) # ( !B[1] & ( \B[0]~DUPLICATE_q  & ( A[27] ) ) ) # ( B[1] & ( !\B[0]~DUPLICATE_q  & ( \A[28]~DUPLICATE_q  ) ) ) # ( !B[1] & ( !\B[0]~DUPLICATE_q  & ( \A[26]~DUPLICATE_q 
//  ) ) )

	.dataa(!\A[28]~DUPLICATE_q ),
	.datab(!\A[29]~DUPLICATE_q ),
	.datac(!A[27]),
	.datad(!\A[26]~DUPLICATE_q ),
	.datae(!B[1]),
	.dataf(!\B[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~21 .extended_lut = "off";
defparam \ShiftRight0~21 .lut_mask = 64'h00FF55550F0F3333;
defparam \ShiftRight0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N30
cyclonev_lcell_comb \Selector37~1 (
// Equation(s):
// \Selector37~1_combout  = ( \ShiftRight0~22_combout  & ( \IR[18]~DUPLICATE_q  & ( (\ShiftRight0~21_combout ) # (\B[2]~DUPLICATE_q ) ) ) ) # ( !\ShiftRight0~22_combout  & ( \IR[18]~DUPLICATE_q  & ( (!\B[2]~DUPLICATE_q  & \ShiftRight0~21_combout ) ) ) )

	.dataa(gnd),
	.datab(!\B[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\ShiftRight0~21_combout ),
	.datae(!\ShiftRight0~22_combout ),
	.dataf(!\IR[18]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~1 .extended_lut = "off";
defparam \Selector37~1 .lut_mask = 64'h0000000000CC33FF;
defparam \Selector37~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N54
cyclonev_lcell_comb \ShiftLeft0~46 (
// Equation(s):
// \ShiftLeft0~46_combout  = ( \ShiftLeft0~16_combout  & ( (!\B[3]~DUPLICATE_q  & (((!B[2])) # (\ShiftLeft0~10_combout ))) # (\B[3]~DUPLICATE_q  & (((\ShiftLeft0~11_combout  & !B[2])))) ) ) # ( !\ShiftLeft0~16_combout  & ( (!\B[3]~DUPLICATE_q  & 
// (\ShiftLeft0~10_combout  & ((B[2])))) # (\B[3]~DUPLICATE_q  & (((\ShiftLeft0~11_combout  & !B[2])))) ) )

	.dataa(!\B[3]~DUPLICATE_q ),
	.datab(!\ShiftLeft0~10_combout ),
	.datac(!\ShiftLeft0~11_combout ),
	.datad(!B[2]),
	.datae(gnd),
	.dataf(!\ShiftLeft0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~46 .extended_lut = "off";
defparam \ShiftLeft0~46 .lut_mask = 64'h05220522AF22AF22;
defparam \ShiftLeft0~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y17_N38
dffeas \A[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[23]~8_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[23]),
	.prn(vcc));
// synopsys translate_off
defparam \A[23] .is_wysiwyg = "true";
defparam \A[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N18
cyclonev_lcell_comb \ShiftLeft0~44 (
// Equation(s):
// \ShiftLeft0~44_combout  = ( B[1] & ( \B[0]~DUPLICATE_q  & ( A[23] ) ) ) # ( !B[1] & ( \B[0]~DUPLICATE_q  & ( \A[25]~DUPLICATE_q  ) ) ) # ( B[1] & ( !\B[0]~DUPLICATE_q  & ( \A[24]~DUPLICATE_q  ) ) ) # ( !B[1] & ( !\B[0]~DUPLICATE_q  & ( \A[26]~DUPLICATE_q  
// ) ) )

	.dataa(!\A[25]~DUPLICATE_q ),
	.datab(!\A[24]~DUPLICATE_q ),
	.datac(!A[23]),
	.datad(!\A[26]~DUPLICATE_q ),
	.datae(!B[1]),
	.dataf(!\B[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~44 .extended_lut = "off";
defparam \ShiftLeft0~44 .lut_mask = 64'h00FF333355550F0F;
defparam \ShiftLeft0~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N30
cyclonev_lcell_comb \ShiftLeft0~45 (
// Equation(s):
// \ShiftLeft0~45_combout  = ( \ShiftLeft0~44_combout  & ( \ShiftLeft0~14_combout  & ( (!B[2]) # ((!B[3] & (\ShiftLeft0~13_combout )) # (B[3] & ((\ShiftLeft0~15_combout )))) ) ) ) # ( !\ShiftLeft0~44_combout  & ( \ShiftLeft0~14_combout  & ( (!B[3] & 
// (\ShiftLeft0~13_combout  & (B[2]))) # (B[3] & (((!B[2]) # (\ShiftLeft0~15_combout )))) ) ) ) # ( \ShiftLeft0~44_combout  & ( !\ShiftLeft0~14_combout  & ( (!B[3] & (((!B[2])) # (\ShiftLeft0~13_combout ))) # (B[3] & (((B[2] & \ShiftLeft0~15_combout )))) ) ) 
// ) # ( !\ShiftLeft0~44_combout  & ( !\ShiftLeft0~14_combout  & ( (B[2] & ((!B[3] & (\ShiftLeft0~13_combout )) # (B[3] & ((\ShiftLeft0~15_combout ))))) ) ) )

	.dataa(!B[3]),
	.datab(!\ShiftLeft0~13_combout ),
	.datac(!B[2]),
	.datad(!\ShiftLeft0~15_combout ),
	.datae(!\ShiftLeft0~44_combout ),
	.dataf(!\ShiftLeft0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~45 .extended_lut = "off";
defparam \ShiftLeft0~45 .lut_mask = 64'h0207A2A75257F2F7;
defparam \ShiftLeft0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y18_N15
cyclonev_lcell_comb \Selector37~2 (
// Equation(s):
// \Selector37~2_combout  = ( \ShiftLeft0~45_combout  & ( (!IR[18] & (!\ShiftRight0~6_combout  & ((!B[4]) # (\ShiftLeft0~46_combout )))) ) ) # ( !\ShiftLeft0~45_combout  & ( (B[4] & (!IR[18] & (\ShiftLeft0~46_combout  & !\ShiftRight0~6_combout ))) ) )

	.dataa(!B[4]),
	.datab(!IR[18]),
	.datac(!\ShiftLeft0~46_combout ),
	.datad(!\ShiftRight0~6_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~2 .extended_lut = "off";
defparam \Selector37~2 .lut_mask = 64'h040004008C008C00;
defparam \Selector37~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N36
cyclonev_lcell_comb \Selector37~0 (
// Equation(s):
// \Selector37~0_combout  = ( B[26] & ( \Selector44~2_combout  & ( (!\A[26]~DUPLICATE_q  & ((!\IR[21]~DUPLICATE_q  & ((IR[18]))) # (\IR[21]~DUPLICATE_q  & ((!IR[18]) # (\Selector21~0_combout ))))) # (\A[26]~DUPLICATE_q  & (((\Selector21~0_combout )) # 
// (\IR[21]~DUPLICATE_q ))) ) ) ) # ( !B[26] & ( \Selector44~2_combout  & ( (!\A[26]~DUPLICATE_q  & (!\IR[21]~DUPLICATE_q )) # (\A[26]~DUPLICATE_q  & ((!\IR[21]~DUPLICATE_q  & ((IR[18]))) # (\IR[21]~DUPLICATE_q  & ((!IR[18]) # (\Selector21~0_combout ))))) ) 
// ) ) # ( B[26] & ( !\Selector44~2_combout  & ( (\Selector21~0_combout  & (!\A[26]~DUPLICATE_q  $ (!\IR[21]~DUPLICATE_q ))) ) ) ) # ( !B[26] & ( !\Selector44~2_combout  & ( (\Selector21~0_combout  & (!\A[26]~DUPLICATE_q  $ (\IR[21]~DUPLICATE_q ))) ) ) )

	.dataa(!\A[26]~DUPLICATE_q ),
	.datab(!\IR[21]~DUPLICATE_q ),
	.datac(!\Selector21~0_combout ),
	.datad(!IR[18]),
	.datae(!B[26]),
	.dataf(!\Selector44~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~0 .extended_lut = "off";
defparam \Selector37~0 .lut_mask = 64'h0909060699CD379F;
defparam \Selector37~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N3
cyclonev_lcell_comb \ShiftRight0~17 (
// Equation(s):
// \ShiftRight0~17_combout  = ( !B[3] & ( (!B[4] & !\ShiftRight0~6_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[4]),
	.datad(!\ShiftRight0~6_combout ),
	.datae(gnd),
	.dataf(!B[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~17 .extended_lut = "off";
defparam \ShiftRight0~17 .lut_mask = 64'hF000F00000000000;
defparam \ShiftRight0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y18_N54
cyclonev_lcell_comb \Selector37~3 (
// Equation(s):
// \Selector37~3_combout  = ( \Selector37~0_combout  & ( \ShiftRight0~17_combout  ) ) # ( !\Selector37~0_combout  & ( \ShiftRight0~17_combout  & ( (\Selector63~3_combout  & ((\Selector37~2_combout ) # (\Selector37~1_combout ))) ) ) ) # ( 
// \Selector37~0_combout  & ( !\ShiftRight0~17_combout  ) ) # ( !\Selector37~0_combout  & ( !\ShiftRight0~17_combout  & ( (\Selector63~3_combout  & ((\Selector37~2_combout ) # (\Selector32~1_combout ))) ) ) )

	.dataa(!\Selector37~1_combout ),
	.datab(!\Selector32~1_combout ),
	.datac(!\Selector63~3_combout ),
	.datad(!\Selector37~2_combout ),
	.datae(!\Selector37~0_combout ),
	.dataf(!\ShiftRight0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~3 .extended_lut = "off";
defparam \Selector37~3 .lut_mask = 64'h030FFFFF050FFFFF;
defparam \Selector37~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y15_N6
cyclonev_lcell_comb \memin[26]~115 (
// Equation(s):
// \memin[26]~115_combout  = ( \Add2~33_sumout  & ( \Selector37~3_combout  & ( \WideOr19~0_combout  ) ) ) # ( !\Add2~33_sumout  & ( \Selector37~3_combout  & ( \WideOr19~0_combout  ) ) ) # ( \Add2~33_sumout  & ( !\Selector37~3_combout  & ( 
// (\WideOr19~0_combout  & ((\Selector44~1_combout ) # (\Selector37~6_combout ))) ) ) ) # ( !\Add2~33_sumout  & ( !\Selector37~3_combout  & ( (\WideOr19~0_combout  & (((!\IR[21]~DUPLICATE_q  & \Selector44~1_combout )) # (\Selector37~6_combout ))) ) ) )

	.dataa(!\WideOr19~0_combout ),
	.datab(!\IR[21]~DUPLICATE_q ),
	.datac(!\Selector37~6_combout ),
	.datad(!\Selector44~1_combout ),
	.datae(!\Add2~33_sumout ),
	.dataf(!\Selector37~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[26]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[26]~115 .extended_lut = "off";
defparam \memin[26]~115 .lut_mask = 64'h0545055555555555;
defparam \memin[26]~115 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y15_N24
cyclonev_lcell_comb \memin[26]~116 (
// Equation(s):
// \memin[26]~116_combout  = ( \Selector37~3_combout  & ( \memin[26]~115_combout  & ( (\memin[26]~28_combout  & (!\Selector37~6_combout  & !\Selector56~0_combout )) ) ) ) # ( !\Selector37~3_combout  & ( \memin[26]~115_combout  & ( (\memin[26]~28_combout  & 
// (!\Selector37~6_combout  & ((!\IR[21]~DUPLICATE_q ) # (!\Selector56~0_combout )))) ) ) ) # ( \Selector37~3_combout  & ( !\memin[26]~115_combout  & ( \memin[26]~28_combout  ) ) ) # ( !\Selector37~3_combout  & ( !\memin[26]~115_combout  & ( 
// \memin[26]~28_combout  ) ) )

	.dataa(!\memin[26]~28_combout ),
	.datab(!\IR[21]~DUPLICATE_q ),
	.datac(!\Selector37~6_combout ),
	.datad(!\Selector56~0_combout ),
	.datae(!\Selector37~3_combout ),
	.dataf(!\memin[26]~115_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[26]~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[26]~116 .extended_lut = "off";
defparam \memin[26]~116 .lut_mask = 64'h5555555550405000;
defparam \memin[26]~116 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y15_N42
cyclonev_lcell_comb \memin[26]~29 (
// Equation(s):
// \memin[26]~29_combout  = ( \Add1~33_sumout  & ( \memin[26]~116_combout  & ( (((\Selector56~0_combout  & \memin[26]~115_combout )) # (\memin[26]~27_combout )) # (\memin[26]~145_combout ) ) ) ) # ( !\Add1~33_sumout  & ( \memin[26]~116_combout  & ( 
// (\memin[26]~27_combout ) # (\memin[26]~145_combout ) ) ) ) # ( \Add1~33_sumout  & ( !\memin[26]~116_combout  ) ) # ( !\Add1~33_sumout  & ( !\memin[26]~116_combout  ) )

	.dataa(!\Selector56~0_combout ),
	.datab(!\memin[26]~145_combout ),
	.datac(!\memin[26]~27_combout ),
	.datad(!\memin[26]~115_combout ),
	.datae(!\Add1~33_sumout ),
	.dataf(!\memin[26]~116_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[26]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[26]~29 .extended_lut = "off";
defparam \memin[26]~29 .lut_mask = 64'hFFFFFFFF3F3F3F7F;
defparam \memin[26]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y21_N38
dffeas \B[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[26]~29_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[26]),
	.prn(vcc));
// synopsys translate_off
defparam \B[26] .is_wysiwyg = "true";
defparam \B[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N54
cyclonev_lcell_comb \ShiftRight0~2 (
// Equation(s):
// \ShiftRight0~2_combout  = ( !\B[27]~DUPLICATE_q  & ( (!B[26] & (!B[31] & !B[30])) ) )

	.dataa(!B[26]),
	.datab(!B[31]),
	.datac(!B[30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[27]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~2 .extended_lut = "off";
defparam \ShiftRight0~2 .lut_mask = 64'h8080808000000000;
defparam \ShiftRight0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N15
cyclonev_lcell_comb \ShiftRight0~5 (
// Equation(s):
// \ShiftRight0~5_combout  = ( !\B[7]~DUPLICATE_q  & ( (!\B[5]~DUPLICATE_q  & !\B[6]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[5]~DUPLICATE_q ),
	.datad(!\B[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\B[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~5 .extended_lut = "off";
defparam \ShiftRight0~5 .lut_mask = 64'hF000F00000000000;
defparam \ShiftRight0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N39
cyclonev_lcell_comb \ShiftRight0~0 (
// Equation(s):
// \ShiftRight0~0_combout  = ( !B[25] & ( !\B[20]~DUPLICATE_q  & ( (!\B[24]~DUPLICATE_q  & (!B[23] & (!\B[21]~DUPLICATE_q  & !B[22]))) ) ) )

	.dataa(!\B[24]~DUPLICATE_q ),
	.datab(!B[23]),
	.datac(!\B[21]~DUPLICATE_q ),
	.datad(!B[22]),
	.datae(!B[25]),
	.dataf(!\B[20]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~0 .extended_lut = "off";
defparam \ShiftRight0~0 .lut_mask = 64'h8000000000000000;
defparam \ShiftRight0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N36
cyclonev_lcell_comb \ShiftRight0~1 (
// Equation(s):
// \ShiftRight0~1_combout  = ( !\B[15]~DUPLICATE_q  & ( !B[17] & ( (!\B[14]~DUPLICATE_q  & (!\B[18]~DUPLICATE_q  & (!B[19] & !B[16]))) ) ) )

	.dataa(!\B[14]~DUPLICATE_q ),
	.datab(!\B[18]~DUPLICATE_q ),
	.datac(!B[19]),
	.datad(!B[16]),
	.datae(!\B[15]~DUPLICATE_q ),
	.dataf(!B[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~1 .extended_lut = "off";
defparam \ShiftRight0~1 .lut_mask = 64'h8000000000000000;
defparam \ShiftRight0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N21
cyclonev_lcell_comb \ShiftRight0~3 (
// Equation(s):
// \ShiftRight0~3_combout  = ( !B[8] & ( (!B[12] & (!B[13] & !\B[9]~DUPLICATE_q )) ) )

	.dataa(!B[12]),
	.datab(gnd),
	.datac(!B[13]),
	.datad(!\B[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!B[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~3 .extended_lut = "off";
defparam \ShiftRight0~3 .lut_mask = 64'hA000A00000000000;
defparam \ShiftRight0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N33
cyclonev_lcell_comb \ShiftRight0~4 (
// Equation(s):
// \ShiftRight0~4_combout  = ( !\B[29]~DUPLICATE_q  & ( (!B[11] & (!B[28] & !B[10])) ) )

	.dataa(!B[11]),
	.datab(gnd),
	.datac(!B[28]),
	.datad(!B[10]),
	.datae(gnd),
	.dataf(!\B[29]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~4 .extended_lut = "off";
defparam \ShiftRight0~4 .lut_mask = 64'hA000A00000000000;
defparam \ShiftRight0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N48
cyclonev_lcell_comb \ShiftRight0~6 (
// Equation(s):
// \ShiftRight0~6_combout  = ( \ShiftRight0~3_combout  & ( \ShiftRight0~4_combout  & ( (!\ShiftRight0~2_combout ) # ((!\ShiftRight0~5_combout ) # ((!\ShiftRight0~0_combout ) # (!\ShiftRight0~1_combout ))) ) ) ) # ( !\ShiftRight0~3_combout  & ( 
// \ShiftRight0~4_combout  ) ) # ( \ShiftRight0~3_combout  & ( !\ShiftRight0~4_combout  ) ) # ( !\ShiftRight0~3_combout  & ( !\ShiftRight0~4_combout  ) )

	.dataa(!\ShiftRight0~2_combout ),
	.datab(!\ShiftRight0~5_combout ),
	.datac(!\ShiftRight0~0_combout ),
	.datad(!\ShiftRight0~1_combout ),
	.datae(!\ShiftRight0~3_combout ),
	.dataf(!\ShiftRight0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~6 .extended_lut = "off";
defparam \ShiftRight0~6 .lut_mask = 64'hFFFFFFFFFFFFFFFE;
defparam \ShiftRight0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y22_N0
cyclonev_lcell_comb \ShiftLeft0~49 (
// Equation(s):
// \ShiftLeft0~49_combout  = ( \ShiftLeft0~23_combout  & ( \ShiftLeft0~22_combout  & ( (!\B[3]~DUPLICATE_q ) # ((!\B[2]~DUPLICATE_q  & (\ShiftLeft0~24_combout )) # (\B[2]~DUPLICATE_q  & ((\ShiftLeft0~18_combout )))) ) ) ) # ( !\ShiftLeft0~23_combout  & ( 
// \ShiftLeft0~22_combout  & ( (!\B[3]~DUPLICATE_q  & (((!\B[2]~DUPLICATE_q )))) # (\B[3]~DUPLICATE_q  & ((!\B[2]~DUPLICATE_q  & (\ShiftLeft0~24_combout )) # (\B[2]~DUPLICATE_q  & ((\ShiftLeft0~18_combout ))))) ) ) ) # ( \ShiftLeft0~23_combout  & ( 
// !\ShiftLeft0~22_combout  & ( (!\B[3]~DUPLICATE_q  & (((\B[2]~DUPLICATE_q )))) # (\B[3]~DUPLICATE_q  & ((!\B[2]~DUPLICATE_q  & (\ShiftLeft0~24_combout )) # (\B[2]~DUPLICATE_q  & ((\ShiftLeft0~18_combout ))))) ) ) ) # ( !\ShiftLeft0~23_combout  & ( 
// !\ShiftLeft0~22_combout  & ( (\B[3]~DUPLICATE_q  & ((!\B[2]~DUPLICATE_q  & (\ShiftLeft0~24_combout )) # (\B[2]~DUPLICATE_q  & ((\ShiftLeft0~18_combout ))))) ) ) )

	.dataa(!\ShiftLeft0~24_combout ),
	.datab(!\B[3]~DUPLICATE_q ),
	.datac(!\ShiftLeft0~18_combout ),
	.datad(!\B[2]~DUPLICATE_q ),
	.datae(!\ShiftLeft0~23_combout ),
	.dataf(!\ShiftLeft0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~49 .extended_lut = "off";
defparam \ShiftLeft0~49 .lut_mask = 64'h110311CFDD03DDCF;
defparam \ShiftLeft0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y19_N39
cyclonev_lcell_comb \ShiftRight0~26 (
// Equation(s):
// \ShiftRight0~26_combout  = ( \A[29]~DUPLICATE_q  & ( (!B[1] & (((!\B[0]~DUPLICATE_q ) # (A[30])))) # (B[1] & (\A[31]~DUPLICATE_q )) ) ) # ( !\A[29]~DUPLICATE_q  & ( (!B[1] & (((A[30] & \B[0]~DUPLICATE_q )))) # (B[1] & (\A[31]~DUPLICATE_q )) ) )

	.dataa(!\A[31]~DUPLICATE_q ),
	.datab(!A[30]),
	.datac(!B[1]),
	.datad(!\B[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\A[29]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~26 .extended_lut = "off";
defparam \ShiftRight0~26 .lut_mask = 64'h05350535F535F535;
defparam \ShiftRight0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y19_N21
cyclonev_lcell_comb \ShiftRight0~25 (
// Equation(s):
// \ShiftRight0~25_combout  = ( B[1] & ( \B[0]~DUPLICATE_q  & ( A[28] ) ) ) # ( !B[1] & ( \B[0]~DUPLICATE_q  & ( \A[26]~DUPLICATE_q  ) ) ) # ( B[1] & ( !\B[0]~DUPLICATE_q  & ( \A[27]~DUPLICATE_q  ) ) ) # ( !B[1] & ( !\B[0]~DUPLICATE_q  & ( A[25] ) ) )

	.dataa(!\A[26]~DUPLICATE_q ),
	.datab(!A[28]),
	.datac(!A[25]),
	.datad(!\A[27]~DUPLICATE_q ),
	.datae(!B[1]),
	.dataf(!\B[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~25 .extended_lut = "off";
defparam \ShiftRight0~25 .lut_mask = 64'h0F0F00FF55553333;
defparam \ShiftRight0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y19_N14
dffeas \A[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[24]~51_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[24]),
	.prn(vcc));
// synopsys translate_off
defparam \A[24] .is_wysiwyg = "true";
defparam \A[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y19_N30
cyclonev_lcell_comb \ShiftRight0~24 (
// Equation(s):
// \ShiftRight0~24_combout  = ( \B[0]~DUPLICATE_q  & ( A[22] & ( (!B[1]) # (A[24]) ) ) ) # ( !\B[0]~DUPLICATE_q  & ( A[22] & ( (!B[1] & (\A[21]~DUPLICATE_q )) # (B[1] & ((\A[23]~DUPLICATE_q ))) ) ) ) # ( \B[0]~DUPLICATE_q  & ( !A[22] & ( (A[24] & B[1]) ) ) ) 
// # ( !\B[0]~DUPLICATE_q  & ( !A[22] & ( (!B[1] & (\A[21]~DUPLICATE_q )) # (B[1] & ((\A[23]~DUPLICATE_q ))) ) ) )

	.dataa(!\A[21]~DUPLICATE_q ),
	.datab(!A[24]),
	.datac(!\A[23]~DUPLICATE_q ),
	.datad(!B[1]),
	.datae(!\B[0]~DUPLICATE_q ),
	.dataf(!A[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~24 .extended_lut = "off";
defparam \ShiftRight0~24 .lut_mask = 64'h550F0033550FFF33;
defparam \ShiftRight0~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y19_N48
cyclonev_lcell_comb \ShiftRight0~35 (
// Equation(s):
// \ShiftRight0~35_combout  = ( \ShiftRight0~25_combout  & ( \ShiftRight0~24_combout  & ( (!B[2] & (((\B[3]~DUPLICATE_q ) # (\ShiftRight0~34_combout )))) # (B[2] & (((!\B[3]~DUPLICATE_q )) # (\ShiftRight0~26_combout ))) ) ) ) # ( !\ShiftRight0~25_combout  & 
// ( \ShiftRight0~24_combout  & ( (!B[2] & (((\ShiftRight0~34_combout  & !\B[3]~DUPLICATE_q )))) # (B[2] & (((!\B[3]~DUPLICATE_q )) # (\ShiftRight0~26_combout ))) ) ) ) # ( \ShiftRight0~25_combout  & ( !\ShiftRight0~24_combout  & ( (!B[2] & 
// (((\B[3]~DUPLICATE_q ) # (\ShiftRight0~34_combout )))) # (B[2] & (\ShiftRight0~26_combout  & ((\B[3]~DUPLICATE_q )))) ) ) ) # ( !\ShiftRight0~25_combout  & ( !\ShiftRight0~24_combout  & ( (!B[2] & (((\ShiftRight0~34_combout  & !\B[3]~DUPLICATE_q )))) # 
// (B[2] & (\ShiftRight0~26_combout  & ((\B[3]~DUPLICATE_q )))) ) ) )

	.dataa(!B[2]),
	.datab(!\ShiftRight0~26_combout ),
	.datac(!\ShiftRight0~34_combout ),
	.datad(!\B[3]~DUPLICATE_q ),
	.datae(!\ShiftRight0~25_combout ),
	.dataf(!\ShiftRight0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~35 .extended_lut = "off";
defparam \ShiftRight0~35 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \ShiftRight0~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N6
cyclonev_lcell_comb \Selector46~7 (
// Equation(s):
// \Selector46~7_combout  = ( A[31] & ( \ShiftRight0~35_combout  & ( ((\ShiftLeft0~0_combout  & (\B[4]~DUPLICATE_q  & \ShiftLeft0~19_combout ))) # (\IR[18]~DUPLICATE_q ) ) ) ) # ( !A[31] & ( \ShiftRight0~35_combout  & ( (!\IR[18]~DUPLICATE_q  & 
// (\ShiftLeft0~0_combout  & (\B[4]~DUPLICATE_q  & \ShiftLeft0~19_combout ))) # (\IR[18]~DUPLICATE_q  & (((!\B[4]~DUPLICATE_q )))) ) ) ) # ( A[31] & ( !\ShiftRight0~35_combout  & ( (\B[4]~DUPLICATE_q  & (((\ShiftLeft0~0_combout  & \ShiftLeft0~19_combout )) # 
// (\IR[18]~DUPLICATE_q ))) ) ) ) # ( !A[31] & ( !\ShiftRight0~35_combout  & ( (\ShiftLeft0~0_combout  & (!\IR[18]~DUPLICATE_q  & (\B[4]~DUPLICATE_q  & \ShiftLeft0~19_combout ))) ) ) )

	.dataa(!\ShiftLeft0~0_combout ),
	.datab(!\IR[18]~DUPLICATE_q ),
	.datac(!\B[4]~DUPLICATE_q ),
	.datad(!\ShiftLeft0~19_combout ),
	.datae(!A[31]),
	.dataf(!\ShiftRight0~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~7 .extended_lut = "off";
defparam \Selector46~7 .lut_mask = 64'h0004030730343337;
defparam \Selector46~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N39
cyclonev_lcell_comb \Selector46~8 (
// Equation(s):
// \Selector46~8_combout  = ( \ShiftLeft0~49_combout  & ( \Selector46~7_combout  & ( (\Selector63~3_combout  & ((!\ShiftRight0~6_combout ) # (A[31]))) ) ) ) # ( !\ShiftLeft0~49_combout  & ( \Selector46~7_combout  & ( (\Selector63~3_combout  & 
// ((!\ShiftRight0~6_combout ) # (A[31]))) ) ) ) # ( \ShiftLeft0~49_combout  & ( !\Selector46~7_combout  & ( (\Selector63~3_combout  & ((!\ShiftRight0~6_combout  & (!\Selector44~0_combout )) # (\ShiftRight0~6_combout  & ((A[31]))))) ) ) ) # ( 
// !\ShiftLeft0~49_combout  & ( !\Selector46~7_combout  & ( (\Selector63~3_combout  & (\ShiftRight0~6_combout  & A[31])) ) ) )

	.dataa(!\Selector63~3_combout ),
	.datab(!\Selector44~0_combout ),
	.datac(!\ShiftRight0~6_combout ),
	.datad(!A[31]),
	.datae(!\ShiftLeft0~49_combout ),
	.dataf(!\Selector46~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~8 .extended_lut = "off";
defparam \Selector46~8 .lut_mask = 64'h0005404550555055;
defparam \Selector46~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y19_N40
dffeas \B[17]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[17]~36_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[17]~DUPLICATE .is_wysiwyg = "true";
defparam \B[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y19_N18
cyclonev_lcell_comb \Selector46~1 (
// Equation(s):
// \Selector46~1_combout  = ( \A[17]~DUPLICATE_q  & ( \Selector21~0_combout  & ( (!\Selector44~2_combout  & ((!\IR[21]~DUPLICATE_q  $ (!\B[17]~DUPLICATE_q )))) # (\Selector44~2_combout  & (((\B[17]~DUPLICATE_q ) # (\IR[21]~DUPLICATE_q )) # 
// (\IR[18]~DUPLICATE_q ))) ) ) ) # ( !\A[17]~DUPLICATE_q  & ( \Selector21~0_combout  & ( (!\IR[21]~DUPLICATE_q  & ((!\B[17]~DUPLICATE_q ) # ((\Selector44~2_combout  & \IR[18]~DUPLICATE_q )))) # (\IR[21]~DUPLICATE_q  & (((\B[17]~DUPLICATE_q )))) ) ) ) # ( 
// \A[17]~DUPLICATE_q  & ( !\Selector21~0_combout  & ( (\Selector44~2_combout  & (!\IR[21]~DUPLICATE_q  $ (((!\IR[18]~DUPLICATE_q ) # (\B[17]~DUPLICATE_q ))))) ) ) ) # ( !\A[17]~DUPLICATE_q  & ( !\Selector21~0_combout  & ( (\Selector44~2_combout  & 
// (!\IR[21]~DUPLICATE_q  $ (((!\IR[18]~DUPLICATE_q  & \B[17]~DUPLICATE_q ))))) ) ) )

	.dataa(!\Selector44~2_combout ),
	.datab(!\IR[18]~DUPLICATE_q ),
	.datac(!\IR[21]~DUPLICATE_q ),
	.datad(!\B[17]~DUPLICATE_q ),
	.datae(!\A[17]~DUPLICATE_q ),
	.dataf(!\Selector21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~1 .extended_lut = "off";
defparam \Selector46~1 .lut_mask = 64'h50141405F01F1FF5;
defparam \Selector46~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N30
cyclonev_lcell_comb \Selector46~2 (
// Equation(s):
// \Selector46~2_combout  = ( \Selector56~0_combout  & ( \Add1~45_sumout  & ( (((\Selector46~8_combout  & !\Selector46~9_combout )) # (\Selector46~1_combout )) # (\Selector44~3_combout ) ) ) ) # ( \Selector56~0_combout  & ( !\Add1~45_sumout  & ( 
// ((\Selector46~8_combout  & !\Selector46~9_combout )) # (\Selector46~1_combout ) ) ) )

	.dataa(!\Selector44~3_combout ),
	.datab(!\Selector46~8_combout ),
	.datac(!\Selector46~1_combout ),
	.datad(!\Selector46~9_combout ),
	.datae(!\Selector56~0_combout ),
	.dataf(!\Add1~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~2 .extended_lut = "off";
defparam \Selector46~2 .lut_mask = 64'h00003F0F00007F5F;
defparam \Selector46~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y19_N24
cyclonev_lcell_comb \Selector46~3 (
// Equation(s):
// \Selector46~3_combout  = ( \A[17]~DUPLICATE_q  & ( IR[27] & ( (!IR[26]) # (\B[17]~DUPLICATE_q ) ) ) ) # ( !\A[17]~DUPLICATE_q  & ( IR[27] & ( (\B[17]~DUPLICATE_q  & !IR[26]) ) ) ) # ( \A[17]~DUPLICATE_q  & ( !IR[27] & ( (!\B[17]~DUPLICATE_q  & IR[26]) ) ) 
// ) # ( !\A[17]~DUPLICATE_q  & ( !IR[27] & ( (\B[17]~DUPLICATE_q  & IR[26]) ) ) )

	.dataa(!\B[17]~DUPLICATE_q ),
	.datab(!IR[26]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\A[17]~DUPLICATE_q ),
	.dataf(!IR[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~3 .extended_lut = "off";
defparam \Selector46~3 .lut_mask = 64'h111122224444DDDD;
defparam \Selector46~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N51
cyclonev_lcell_comb \Add2~45 (
// Equation(s):
// \Add2~45_sumout  = SUM(( \A[17]~DUPLICATE_q  ) + ( \B[17]~DUPLICATE_q  ) + ( \Add2~50  ))
// \Add2~46  = CARRY(( \A[17]~DUPLICATE_q  ) + ( \B[17]~DUPLICATE_q  ) + ( \Add2~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[17]~DUPLICATE_q ),
	.datad(!\A[17]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~45_sumout ),
	.cout(\Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \Add2~45 .extended_lut = "off";
defparam \Add2~45 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N21
cyclonev_lcell_comb \Selector46~6 (
// Equation(s):
// \Selector46~6_combout  = ( \Selector46~5_combout  & ( (\Selector46~3_combout  & \Selector32~0_combout ) ) ) # ( !\Selector46~5_combout  & ( ((\Selector46~3_combout  & \Selector32~0_combout )) # (\Add2~45_sumout ) ) )

	.dataa(!\Selector46~3_combout ),
	.datab(gnd),
	.datac(!\Selector32~0_combout ),
	.datad(!\Add2~45_sumout ),
	.datae(gnd),
	.dataf(!\Selector46~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~6 .extended_lut = "off";
defparam \Selector46~6 .lut_mask = 64'h05FF05FF05050505;
defparam \Selector46~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N9
cyclonev_lcell_comb \dmem_rtl_0_bypass[64]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[64]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[64]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[64]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[64]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[64]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y16_N11
dffeas \dmem_rtl_0_bypass[64] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[64]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[64] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[64] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y16_N35
dffeas \dmem_rtl_0_bypass[63] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[17]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[63]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[63] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[63] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a49 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[17]~36_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X40_Y16_N14
dffeas \dmem~18 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[17]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~18 .is_wysiwyg = "true";
defparam \dmem~18 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\dmem~72_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~72_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[17]~36_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020248411044922108120000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y16_N12
cyclonev_lcell_comb \dmem~51 (
// Equation(s):
// \dmem~51_combout  = ( \dmem~18_q  & ( \dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  & ( (!\dmem~0DUPLICATE_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout )) ) ) ) # ( !\dmem~18_q  & 
// ( \dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  & ( (\dmem~0DUPLICATE_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout ))) ) ) ) # ( \dmem~18_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  & ( (!\dmem~0DUPLICATE_q ) # ((\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout  & \dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !\dmem~18_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  & ( (\dmem~0DUPLICATE_q  & (\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout  & \dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) )

	.dataa(gnd),
	.datab(!\dmem~0DUPLICATE_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout ),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\dmem~18_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~51 .extended_lut = "off";
defparam \dmem~51 .lut_mask = 64'h0003CCCF3303FFCF;
defparam \dmem~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N18
cyclonev_lcell_comb \dmem~52 (
// Equation(s):
// \dmem~52_combout  = ( \dmem~51_combout  & ( ((dmem_rtl_0_bypass[64] & !\dmem~39_combout )) # (dmem_rtl_0_bypass[63]) ) ) # ( !\dmem~51_combout  & ( (dmem_rtl_0_bypass[63] & ((!dmem_rtl_0_bypass[64]) # (\dmem~39_combout ))) ) )

	.dataa(gnd),
	.datab(!dmem_rtl_0_bypass[64]),
	.datac(!dmem_rtl_0_bypass[63]),
	.datad(!\dmem~39_combout ),
	.datae(gnd),
	.dataf(!\dmem~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~52 .extended_lut = "off";
defparam \dmem~52 .lut_mask = 64'h0C0F0C0F3F0F3F0F;
defparam \dmem~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N3
cyclonev_lcell_comb \memin[17]~35 (
// Equation(s):
// \memin[17]~35_combout  = ( \dmem~52_combout  & ( (!\memin[17]~6_combout  & (!\memin[4]~1_combout  & ((!\DrPC~0_combout ) # (!PC[17])))) ) ) # ( !\dmem~52_combout  & ( (!\memin[17]~6_combout  & ((!\DrPC~0_combout ) # (!PC[17]))) ) )

	.dataa(!\memin[17]~6_combout ),
	.datab(!\DrPC~0_combout ),
	.datac(!PC[17]),
	.datad(!\memin[4]~1_combout ),
	.datae(gnd),
	.dataf(!\dmem~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[17]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[17]~35 .extended_lut = "off";
defparam \memin[17]~35 .lut_mask = 64'hA8A8A8A8A800A800;
defparam \memin[17]~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N6
cyclonev_lcell_comb \memin[17]~36 (
// Equation(s):
// \memin[17]~36_combout  = ( \Selector46~6_combout  & ( \memin[17]~35_combout  & ( ((\Mux14~4_combout  & \WideOr23~0_combout )) # (\WideOr19~0_combout ) ) ) ) # ( !\Selector46~6_combout  & ( \memin[17]~35_combout  & ( (!\Mux14~4_combout  & 
// (((\Selector46~2_combout  & \WideOr19~0_combout )))) # (\Mux14~4_combout  & (((\Selector46~2_combout  & \WideOr19~0_combout )) # (\WideOr23~0_combout ))) ) ) ) # ( \Selector46~6_combout  & ( !\memin[17]~35_combout  ) ) # ( !\Selector46~6_combout  & ( 
// !\memin[17]~35_combout  ) )

	.dataa(!\Mux14~4_combout ),
	.datab(!\WideOr23~0_combout ),
	.datac(!\Selector46~2_combout ),
	.datad(!\WideOr19~0_combout ),
	.datae(!\Selector46~6_combout ),
	.dataf(!\memin[17]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[17]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[17]~36 .extended_lut = "off";
defparam \memin[17]~36 .lut_mask = 64'hFFFFFFFF111F11FF;
defparam \memin[17]~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y22_N29
dffeas \A[17]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[17]~36_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[17]~DUPLICATE .is_wysiwyg = "true";
defparam \A[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N39
cyclonev_lcell_comb \ShiftRight0~34 (
// Equation(s):
// \ShiftRight0~34_combout  = ( \A[17]~DUPLICATE_q  & ( A[20] & ( (!B[1] & (((!\B[0]~DUPLICATE_q )) # (\A[18]~DUPLICATE_q ))) # (B[1] & (((\B[0]~DUPLICATE_q ) # (\A[19]~DUPLICATE_q )))) ) ) ) # ( !\A[17]~DUPLICATE_q  & ( A[20] & ( (!B[1] & 
// (\A[18]~DUPLICATE_q  & ((\B[0]~DUPLICATE_q )))) # (B[1] & (((\B[0]~DUPLICATE_q ) # (\A[19]~DUPLICATE_q )))) ) ) ) # ( \A[17]~DUPLICATE_q  & ( !A[20] & ( (!B[1] & (((!\B[0]~DUPLICATE_q )) # (\A[18]~DUPLICATE_q ))) # (B[1] & (((\A[19]~DUPLICATE_q  & 
// !\B[0]~DUPLICATE_q )))) ) ) ) # ( !\A[17]~DUPLICATE_q  & ( !A[20] & ( (!B[1] & (\A[18]~DUPLICATE_q  & ((\B[0]~DUPLICATE_q )))) # (B[1] & (((\A[19]~DUPLICATE_q  & !\B[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\A[18]~DUPLICATE_q ),
	.datab(!B[1]),
	.datac(!\A[19]~DUPLICATE_q ),
	.datad(!\B[0]~DUPLICATE_q ),
	.datae(!\A[17]~DUPLICATE_q ),
	.dataf(!A[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~34 .extended_lut = "off";
defparam \ShiftRight0~34 .lut_mask = 64'h0344CF440377CF77;
defparam \ShiftRight0~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y22_N54
cyclonev_lcell_comb \ShiftRight0~39 (
// Equation(s):
// \ShiftRight0~39_combout  = ( \A[14]~DUPLICATE_q  & ( \B[0]~DUPLICATE_q  & ( (!B[1]) # (\A[16]~DUPLICATE_q ) ) ) ) # ( !\A[14]~DUPLICATE_q  & ( \B[0]~DUPLICATE_q  & ( (\A[16]~DUPLICATE_q  & B[1]) ) ) ) # ( \A[14]~DUPLICATE_q  & ( !\B[0]~DUPLICATE_q  & ( 
// (!B[1] & ((\A[13]~DUPLICATE_q ))) # (B[1] & (A[15])) ) ) ) # ( !\A[14]~DUPLICATE_q  & ( !\B[0]~DUPLICATE_q  & ( (!B[1] & ((\A[13]~DUPLICATE_q ))) # (B[1] & (A[15])) ) ) )

	.dataa(!A[15]),
	.datab(!\A[13]~DUPLICATE_q ),
	.datac(!\A[16]~DUPLICATE_q ),
	.datad(!B[1]),
	.datae(!\A[14]~DUPLICATE_q ),
	.dataf(!\B[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~39 .extended_lut = "off";
defparam \ShiftRight0~39 .lut_mask = 64'h33553355000FFF0F;
defparam \ShiftRight0~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y19_N0
cyclonev_lcell_comb \ShiftRight0~59 (
// Equation(s):
// \ShiftRight0~59_combout  = ( \ShiftRight0~25_combout  & ( \ShiftRight0~39_combout  & ( (!B[2] & ((!\B[3]~DUPLICATE_q ) # ((\ShiftRight0~24_combout )))) # (B[2] & (((\ShiftRight0~34_combout )) # (\B[3]~DUPLICATE_q ))) ) ) ) # ( !\ShiftRight0~25_combout  & 
// ( \ShiftRight0~39_combout  & ( (!B[2] & ((!\B[3]~DUPLICATE_q ) # ((\ShiftRight0~24_combout )))) # (B[2] & (!\B[3]~DUPLICATE_q  & (\ShiftRight0~34_combout ))) ) ) ) # ( \ShiftRight0~25_combout  & ( !\ShiftRight0~39_combout  & ( (!B[2] & (\B[3]~DUPLICATE_q  
// & ((\ShiftRight0~24_combout )))) # (B[2] & (((\ShiftRight0~34_combout )) # (\B[3]~DUPLICATE_q ))) ) ) ) # ( !\ShiftRight0~25_combout  & ( !\ShiftRight0~39_combout  & ( (!B[2] & (\B[3]~DUPLICATE_q  & ((\ShiftRight0~24_combout )))) # (B[2] & 
// (!\B[3]~DUPLICATE_q  & (\ShiftRight0~34_combout ))) ) ) )

	.dataa(!B[2]),
	.datab(!\B[3]~DUPLICATE_q ),
	.datac(!\ShiftRight0~34_combout ),
	.datad(!\ShiftRight0~24_combout ),
	.datae(!\ShiftRight0~25_combout ),
	.dataf(!\ShiftRight0~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~59 .extended_lut = "off";
defparam \ShiftRight0~59 .lut_mask = 64'h042615378CAE9DBF;
defparam \ShiftRight0~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N24
cyclonev_lcell_comb \Selector50~1 (
// Equation(s):
// \Selector50~1_combout  = ( \ShiftLeft0~33_combout  & ( !\ShiftRight0~6_combout  & ( (\Selector63~3_combout  & (!B[4] & ((!\IR[18]~DUPLICATE_q ) # (\ShiftRight0~59_combout )))) ) ) ) # ( !\ShiftLeft0~33_combout  & ( !\ShiftRight0~6_combout  & ( 
// (\IR[18]~DUPLICATE_q  & (\Selector63~3_combout  & (!B[4] & \ShiftRight0~59_combout ))) ) ) )

	.dataa(!\IR[18]~DUPLICATE_q ),
	.datab(!\Selector63~3_combout ),
	.datac(!B[4]),
	.datad(!\ShiftRight0~59_combout ),
	.datae(!\ShiftLeft0~33_combout ),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector50~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector50~1 .extended_lut = "off";
defparam \Selector50~1 .lut_mask = 64'h0010203000000000;
defparam \Selector50~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N9
cyclonev_lcell_comb \Selector62~4 (
// Equation(s):
// \Selector62~4_combout  = ( \Selector63~3_combout  & ( (\IR[18]~DUPLICATE_q  & B[4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IR[18]~DUPLICATE_q ),
	.datad(!B[4]),
	.datae(gnd),
	.dataf(!\Selector63~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector62~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector62~4 .extended_lut = "off";
defparam \Selector62~4 .lut_mask = 64'h00000000000F000F;
defparam \Selector62~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N54
cyclonev_lcell_comb \Selector50~3 (
// Equation(s):
// \Selector50~3_combout  = ( \IR[21]~DUPLICATE_q  & ( (\Selector21~0_combout  & (!\A[13]~DUPLICATE_q  $ (!B[13]))) ) ) # ( !\IR[21]~DUPLICATE_q  & ( (\Selector21~0_combout  & (!\A[13]~DUPLICATE_q  $ (B[13]))) ) )

	.dataa(gnd),
	.datab(!\A[13]~DUPLICATE_q ),
	.datac(!B[13]),
	.datad(!\Selector21~0_combout ),
	.datae(gnd),
	.dataf(!\IR[21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector50~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector50~3 .extended_lut = "off";
defparam \Selector50~3 .lut_mask = 64'h00C300C3003C003C;
defparam \Selector50~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N57
cyclonev_lcell_comb \Selector50~2 (
// Equation(s):
// \Selector50~2_combout  = ( \A[31]~DUPLICATE_q  & ( (!\ShiftLeft0~0_combout ) # ((\B[1]~DUPLICATE_q ) # (\ShiftRight0~29_combout )) ) ) # ( !\A[31]~DUPLICATE_q  & ( (\ShiftLeft0~0_combout  & (\ShiftRight0~29_combout  & !\B[1]~DUPLICATE_q )) ) )

	.dataa(!\ShiftLeft0~0_combout ),
	.datab(gnd),
	.datac(!\ShiftRight0~29_combout ),
	.datad(!\B[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\A[31]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector50~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector50~2 .extended_lut = "off";
defparam \Selector50~2 .lut_mask = 64'h05000500AFFFAFFF;
defparam \Selector50~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N42
cyclonev_lcell_comb \Selector50~4 (
// Equation(s):
// \Selector50~4_combout  = ( \ShiftRight0~6_combout  & ( (!\Selector62~5_combout  & !\Selector50~3_combout ) ) ) # ( !\ShiftRight0~6_combout  & ( (!\Selector50~3_combout  & ((!\Selector62~4_combout ) # (!\Selector50~2_combout ))) ) )

	.dataa(!\Selector62~5_combout ),
	.datab(!\Selector62~4_combout ),
	.datac(!\Selector50~3_combout ),
	.datad(!\Selector50~2_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector50~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector50~4 .extended_lut = "off";
defparam \Selector50~4 .lut_mask = 64'hF0C0F0C0A0A0A0A0;
defparam \Selector50~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N6
cyclonev_lcell_comb \Selector50~0 (
// Equation(s):
// \Selector50~0_combout  = ( \A[13]~DUPLICATE_q  & ( (\Selector44~2_combout  & (!IR[21] $ (((!\IR[18]~DUPLICATE_q ) # (B[13]))))) ) ) # ( !\A[13]~DUPLICATE_q  & ( (\Selector44~2_combout  & (!IR[21] $ (((!\IR[18]~DUPLICATE_q  & B[13]))))) ) )

	.dataa(!IR[21]),
	.datab(!\IR[18]~DUPLICATE_q ),
	.datac(!\Selector44~2_combout ),
	.datad(!B[13]),
	.datae(gnd),
	.dataf(!\A[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector50~0 .extended_lut = "off";
defparam \Selector50~0 .lut_mask = 64'h0A060A0606050605;
defparam \Selector50~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N42
cyclonev_lcell_comb \Selector50~5 (
// Equation(s):
// \Selector50~5_combout  = ( IR[27] & ( (!IR[26] & ((B[13]) # (\A[13]~DUPLICATE_q ))) # (IR[26] & (\A[13]~DUPLICATE_q  & B[13])) ) ) # ( !IR[27] & ( (IR[26] & (!\A[13]~DUPLICATE_q  $ (!B[13]))) ) )

	.dataa(gnd),
	.datab(!IR[26]),
	.datac(!\A[13]~DUPLICATE_q ),
	.datad(!B[13]),
	.datae(gnd),
	.dataf(!IR[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector50~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector50~5 .extended_lut = "off";
defparam \Selector50~5 .lut_mask = 64'h033003300CCF0CCF;
defparam \Selector50~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N30
cyclonev_lcell_comb \Selector50~7 (
// Equation(s):
// \Selector50~7_combout  = ( \Selector50~5_combout  & ( \Selector56~0_combout  & ( (!\Selector32~0_combout  & (\Selector32~3_combout  & ((!\Selector44~1_combout ) # (!IR[21])))) ) ) ) # ( !\Selector50~5_combout  & ( \Selector56~0_combout  & ( 
// (\Selector32~3_combout  & ((!\Selector44~1_combout ) # (!IR[21]))) ) ) ) # ( \Selector50~5_combout  & ( !\Selector56~0_combout  & ( (!\Selector32~0_combout  & \Selector32~3_combout ) ) ) ) # ( !\Selector50~5_combout  & ( !\Selector56~0_combout  & ( 
// \Selector32~3_combout  ) ) )

	.dataa(!\Selector32~0_combout ),
	.datab(!\Selector44~1_combout ),
	.datac(!IR[21]),
	.datad(!\Selector32~3_combout ),
	.datae(!\Selector50~5_combout ),
	.dataf(!\Selector56~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector50~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector50~7 .extended_lut = "off";
defparam \Selector50~7 .lut_mask = 64'h00FF00AA00FC00A8;
defparam \Selector50~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N36
cyclonev_lcell_comb \Add2~113 (
// Equation(s):
// \Add2~113_sumout  = SUM(( B[12] ) + ( \A[12]~DUPLICATE_q  ) + ( \Add2~110  ))
// \Add2~114  = CARRY(( B[12] ) + ( \A[12]~DUPLICATE_q  ) + ( \Add2~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[12]~DUPLICATE_q ),
	.datad(!B[12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~113_sumout ),
	.cout(\Add2~114 ),
	.shareout());
// synopsys translate_off
defparam \Add2~113 .extended_lut = "off";
defparam \Add2~113 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N39
cyclonev_lcell_comb \Add2~117 (
// Equation(s):
// \Add2~117_sumout  = SUM(( \A[13]~DUPLICATE_q  ) + ( B[13] ) + ( \Add2~114  ))
// \Add2~118  = CARRY(( \A[13]~DUPLICATE_q  ) + ( B[13] ) + ( \Add2~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[13]),
	.datad(!\A[13]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~117_sumout ),
	.cout(\Add2~118 ),
	.shareout());
// synopsys translate_off
defparam \Add2~117 .extended_lut = "off";
defparam \Add2~117 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N48
cyclonev_lcell_comb \Selector50~8 (
// Equation(s):
// \Selector50~8_combout  = ( \Selector50~5_combout  & ( \Add2~117_sumout  & ( (\Selector50~7_combout  & ((!\Selector50~0_combout ) # (!\Selector56~0_combout ))) ) ) ) # ( !\Selector50~5_combout  & ( \Add2~117_sumout  & ( (\Selector50~7_combout  & 
// ((!\Selector50~0_combout ) # (!\Selector56~0_combout ))) ) ) ) # ( \Selector50~5_combout  & ( !\Add2~117_sumout  & ( (!\Selector32~0_combout  & ((!\Selector50~0_combout ) # (!\Selector56~0_combout ))) ) ) ) # ( !\Selector50~5_combout  & ( 
// !\Add2~117_sumout  & ( (!\Selector50~0_combout ) # (!\Selector56~0_combout ) ) ) )

	.dataa(!\Selector32~0_combout ),
	.datab(!\Selector50~0_combout ),
	.datac(!\Selector56~0_combout ),
	.datad(!\Selector50~7_combout ),
	.datae(!\Selector50~5_combout ),
	.dataf(!\Add2~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector50~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector50~8 .extended_lut = "off";
defparam \Selector50~8 .lut_mask = 64'hFCFCA8A800FC00FC;
defparam \Selector50~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N0
cyclonev_lcell_comb \Selector50~6 (
// Equation(s):
// \Selector50~6_combout  = ( \Selector50~4_combout  & ( \Selector50~8_combout  & ( (!\Selector56~0_combout ) # ((!\Selector50~1_combout  & ((!\Selector44~3_combout ) # (!\Add1~117_sumout )))) ) ) ) # ( !\Selector50~4_combout  & ( \Selector50~8_combout  & ( 
// !\Selector56~0_combout  ) ) )

	.dataa(!\Selector50~1_combout ),
	.datab(!\Selector44~3_combout ),
	.datac(!\Add1~117_sumout ),
	.datad(!\Selector56~0_combout ),
	.datae(!\Selector50~4_combout ),
	.dataf(!\Selector50~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector50~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector50~6 .extended_lut = "off";
defparam \Selector50~6 .lut_mask = 64'h00000000FF00FFA8;
defparam \Selector50~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N27
cyclonev_lcell_comb \dmem_rtl_0_bypass[56]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[56]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[56]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[56]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[56]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[56]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y16_N29
dffeas \dmem_rtl_0_bypass[56] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[56]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[56] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[56] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N41
dffeas \dmem_rtl_0_bypass[55] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~90_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[55]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[55] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[55] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N2
dffeas \dmem~14 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~90_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~14 .is_wysiwyg = "true";
defparam \dmem~14 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\dmem~72_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~72_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[13]~90_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000024249C17055BB2918140000000000000000";
// synopsys translate_on

// Location: M10K_X30_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[13]~90_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N15
cyclonev_lcell_comb \dmem~65 (
// Equation(s):
// \dmem~65_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout  & ( (\dmem~14_q ) # (\dmem~0_q ) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout  & ( (!\dmem~0_q  & ((\dmem~14_q ))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a45~portbdataout  & ( (!\dmem~0_q  & ((\dmem~14_q ))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a45~portbdataout  & ( (!\dmem~0_q  & \dmem~14_q ) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(gnd),
	.datad(!\dmem~14_q ),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a45~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~65 .extended_lut = "off";
defparam \dmem~65 .lut_mask = 64'h00CC22EE11DD33FF;
defparam \dmem~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N39
cyclonev_lcell_comb \memin[13]~88 (
// Equation(s):
// \memin[13]~88_combout  = ( \dmem~65_combout  & ( (\memin[4]~1_combout  & (((dmem_rtl_0_bypass[56] & !\dmem~39_combout )) # (dmem_rtl_0_bypass[55]))) ) ) # ( !\dmem~65_combout  & ( (\memin[4]~1_combout  & (dmem_rtl_0_bypass[55] & ((!dmem_rtl_0_bypass[56]) 
// # (\dmem~39_combout )))) ) )

	.dataa(!dmem_rtl_0_bypass[56]),
	.datab(!\dmem~39_combout ),
	.datac(!\memin[4]~1_combout ),
	.datad(!dmem_rtl_0_bypass[55]),
	.datae(gnd),
	.dataf(!\dmem~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[13]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[13]~88 .extended_lut = "off";
defparam \memin[13]~88 .lut_mask = 64'h000B000B040F040F;
defparam \memin[13]~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N54
cyclonev_lcell_comb \memin[13]~90 (
// Equation(s):
// \memin[13]~90_combout  = ( \Selector50~6_combout  & ( \memin[13]~88_combout  ) ) # ( !\Selector50~6_combout  & ( \memin[13]~88_combout  ) ) # ( \Selector50~6_combout  & ( !\memin[13]~88_combout  & ( (!\memin[13]~89_combout ) # ((\Mux18~4_combout  & 
// \WideOr23~0_combout )) ) ) ) # ( !\Selector50~6_combout  & ( !\memin[13]~88_combout  & ( (!\memin[13]~89_combout ) # (((\Mux18~4_combout  & \WideOr23~0_combout )) # (\WideOr19~0_combout )) ) ) )

	.dataa(!\memin[13]~89_combout ),
	.datab(!\Mux18~4_combout ),
	.datac(!\WideOr23~0_combout ),
	.datad(!\WideOr19~0_combout ),
	.datae(!\Selector50~6_combout ),
	.dataf(!\memin[13]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[13]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[13]~90 .extended_lut = "off";
defparam \memin[13]~90 .lut_mask = 64'hABFFABABFFFFFFFF;
defparam \memin[13]~90 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y16_N13
dffeas \MAR[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~90_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[13]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[13] .is_wysiwyg = "true";
defparam \MAR[13] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y22_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[8]~77_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X31_Y22_N2
dffeas \dmem~9 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[8]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~9 .is_wysiwyg = "true";
defparam \dmem~9 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y25_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\dmem~72_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~72_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[8]~77_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000148403218B04008C238C12400000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N0
cyclonev_lcell_comb \dmem~62 (
// Equation(s):
// \dmem~62_combout  = ( \dmem~9_q  & ( \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a40~portbdataout )) ) ) ) # ( !\dmem~9_q  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a40~portbdataout ))) ) ) ) # ( \dmem~9_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a8~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout )) ) ) ) # ( !\dmem~9_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a8~portbdataout  & ( (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout )) ) ) )

	.dataa(gnd),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a40~portbdataout ),
	.datae(!\dmem~9_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~62 .extended_lut = "off";
defparam \dmem~62 .lut_mask = 64'h0003CCCF3033FCFF;
defparam \dmem~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N3
cyclonev_lcell_comb \memin[8]~76 (
// Equation(s):
// \memin[8]~76_combout  = ( dmem_rtl_0_bypass[45] & ( \dmem~62_combout  & ( (!\memin[4]~1_combout  & \memin[8]~75_combout ) ) ) ) # ( !dmem_rtl_0_bypass[45] & ( \dmem~62_combout  & ( (\memin[8]~75_combout  & ((!\memin[4]~1_combout ) # 
// ((!dmem_rtl_0_bypass[46]) # (\dmem~39_combout )))) ) ) ) # ( dmem_rtl_0_bypass[45] & ( !\dmem~62_combout  & ( (\memin[8]~75_combout  & ((!\memin[4]~1_combout ) # ((!\dmem~39_combout  & dmem_rtl_0_bypass[46])))) ) ) ) # ( !dmem_rtl_0_bypass[45] & ( 
// !\dmem~62_combout  & ( \memin[8]~75_combout  ) ) )

	.dataa(!\memin[4]~1_combout ),
	.datab(!\dmem~39_combout ),
	.datac(!dmem_rtl_0_bypass[46]),
	.datad(!\memin[8]~75_combout ),
	.datae(!dmem_rtl_0_bypass[45]),
	.dataf(!\dmem~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[8]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[8]~76 .extended_lut = "off";
defparam \memin[8]~76 .lut_mask = 64'h00FF00AE00FB00AA;
defparam \memin[8]~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N36
cyclonev_lcell_comb \Selector55~1 (
// Equation(s):
// \Selector55~1_combout  = ( B[8] & ( !IR[27] $ (((!IR[26]) # (\A[8]~DUPLICATE_q ))) ) ) # ( !B[8] & ( (\A[8]~DUPLICATE_q  & (!IR[26] $ (!IR[27]))) ) )

	.dataa(!IR[26]),
	.datab(gnd),
	.datac(!IR[27]),
	.datad(!\A[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!B[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector55~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector55~1 .extended_lut = "off";
defparam \Selector55~1 .lut_mask = 64'h005A005A5A0F5A0F;
defparam \Selector55~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N24
cyclonev_lcell_comb \Add2~97 (
// Equation(s):
// \Add2~97_sumout  = SUM(( B[8] ) + ( A[8] ) + ( \Add2~94  ))
// \Add2~98  = CARRY(( B[8] ) + ( A[8] ) + ( \Add2~94  ))

	.dataa(gnd),
	.datab(!A[8]),
	.datac(!B[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~97_sumout ),
	.cout(\Add2~98 ),
	.shareout());
// synopsys translate_off
defparam \Add2~97 .extended_lut = "off";
defparam \Add2~97 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add2~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N6
cyclonev_lcell_comb \Selector55~2 (
// Equation(s):
// \Selector55~2_combout  = ( \Add2~97_sumout  & ( (!\Selector32~3_combout ) # ((\Selector32~0_combout  & \Selector55~1_combout )) ) ) # ( !\Add2~97_sumout  & ( (\Selector32~0_combout  & \Selector55~1_combout ) ) )

	.dataa(!\Selector32~0_combout ),
	.datab(!\Selector55~1_combout ),
	.datac(!\Selector32~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector55~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector55~2 .extended_lut = "off";
defparam \Selector55~2 .lut_mask = 64'h11111111F1F1F1F1;
defparam \Selector55~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N6
cyclonev_lcell_comb \Selector22~0 (
// Equation(s):
// \Selector22~0_combout  = ( !\IR[21]~DUPLICATE_q  & ( \Selector24~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Selector24~0_combout ),
	.datae(gnd),
	.dataf(!\IR[21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~0 .extended_lut = "off";
defparam \Selector22~0 .lut_mask = 64'h00FF00FF00000000;
defparam \Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N54
cyclonev_lcell_comb \Selector55~3 (
// Equation(s):
// \Selector55~3_combout  = ( \Add2~97_sumout  & ( ((IR[18] & (\Selector22~0_combout  & !IR[20]))) # (\Selector44~4_combout ) ) ) # ( !\Add2~97_sumout  & ( (IR[18] & (\Selector22~0_combout  & !IR[20])) ) )

	.dataa(!IR[18]),
	.datab(!\Selector22~0_combout ),
	.datac(!IR[20]),
	.datad(!\Selector44~4_combout ),
	.datae(gnd),
	.dataf(!\Add2~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector55~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector55~3 .extended_lut = "off";
defparam \Selector55~3 .lut_mask = 64'h1010101010FF10FF;
defparam \Selector55~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N45
cyclonev_lcell_comb \Selector55~5 (
// Equation(s):
// \Selector55~5_combout  = ( \A[8]~DUPLICATE_q  & ( B[8] & ( (!IR[19] & (!IR[22] & (IR[18] & IR[20]))) ) ) ) # ( !\A[8]~DUPLICATE_q  & ( B[8] & ( (IR[19] & (!IR[22] & (IR[18] & IR[20]))) ) ) ) # ( \A[8]~DUPLICATE_q  & ( !B[8] & ( (IR[19] & (!IR[22] & 
// (IR[18] & IR[20]))) ) ) ) # ( !\A[8]~DUPLICATE_q  & ( !B[8] & ( (!IR[22] & (IR[20] & ((IR[18]) # (IR[19])))) ) ) )

	.dataa(!IR[19]),
	.datab(!IR[22]),
	.datac(!IR[18]),
	.datad(!IR[20]),
	.datae(!\A[8]~DUPLICATE_q ),
	.dataf(!B[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector55~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector55~5 .extended_lut = "off";
defparam \Selector55~5 .lut_mask = 64'h004C000400040008;
defparam \Selector55~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N51
cyclonev_lcell_comb \Selector55~6 (
// Equation(s):
// \Selector55~6_combout  = ( \A[8]~DUPLICATE_q  & ( B[8] & ( (IR[19] & (!IR[22] & IR[20])) ) ) ) # ( !\A[8]~DUPLICATE_q  & ( B[8] & ( (!IR[22] & (IR[20] & (!IR[19] $ (!IR[18])))) ) ) ) # ( \A[8]~DUPLICATE_q  & ( !B[8] & ( (!IR[22] & (IR[20] & (!IR[19] $ 
// (!IR[18])))) ) ) )

	.dataa(!IR[19]),
	.datab(!IR[22]),
	.datac(!IR[18]),
	.datad(!IR[20]),
	.datae(!\A[8]~DUPLICATE_q ),
	.dataf(!B[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector55~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector55~6 .extended_lut = "off";
defparam \Selector55~6 .lut_mask = 64'h0000004800480044;
defparam \Selector55~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N15
cyclonev_lcell_comb \Selector55~7 (
// Equation(s):
// \Selector55~7_combout  = ( \Selector55~6_combout  & ( (\Selector55~5_combout ) # (\IR[21]~DUPLICATE_q ) ) ) # ( !\Selector55~6_combout  & ( (!\IR[21]~DUPLICATE_q  & \Selector55~5_combout ) ) )

	.dataa(!\IR[21]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Selector55~5_combout ),
	.datae(gnd),
	.dataf(!\Selector55~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector55~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector55~7 .extended_lut = "off";
defparam \Selector55~7 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \Selector55~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y22_N18
cyclonev_lcell_comb \ShiftRight0~10 (
// Equation(s):
// \ShiftRight0~10_combout  = ( B[1] & ( \A[13]~DUPLICATE_q  & ( (!\B[0]~DUPLICATE_q  & (\A[14]~DUPLICATE_q )) # (\B[0]~DUPLICATE_q  & ((\A[15]~DUPLICATE_q ))) ) ) ) # ( !B[1] & ( \A[13]~DUPLICATE_q  & ( (\A[12]~DUPLICATE_q ) # (\B[0]~DUPLICATE_q ) ) ) ) # ( 
// B[1] & ( !\A[13]~DUPLICATE_q  & ( (!\B[0]~DUPLICATE_q  & (\A[14]~DUPLICATE_q )) # (\B[0]~DUPLICATE_q  & ((\A[15]~DUPLICATE_q ))) ) ) ) # ( !B[1] & ( !\A[13]~DUPLICATE_q  & ( (!\B[0]~DUPLICATE_q  & \A[12]~DUPLICATE_q ) ) ) )

	.dataa(!\B[0]~DUPLICATE_q ),
	.datab(!\A[14]~DUPLICATE_q ),
	.datac(!\A[12]~DUPLICATE_q ),
	.datad(!\A[15]~DUPLICATE_q ),
	.datae(!B[1]),
	.dataf(!\A[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~10 .extended_lut = "off";
defparam \ShiftRight0~10 .lut_mask = 64'h0A0A22775F5F2277;
defparam \ShiftRight0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y21_N12
cyclonev_lcell_comb \ShiftRight0~9 (
// Equation(s):
// \ShiftRight0~9_combout  = ( \B[0]~DUPLICATE_q  & ( A[11] & ( (\A[9]~DUPLICATE_q ) # (\B[1]~DUPLICATE_q ) ) ) ) # ( !\B[0]~DUPLICATE_q  & ( A[11] & ( (!\B[1]~DUPLICATE_q  & ((\A[8]~DUPLICATE_q ))) # (\B[1]~DUPLICATE_q  & (\A[10]~DUPLICATE_q )) ) ) ) # ( 
// \B[0]~DUPLICATE_q  & ( !A[11] & ( (!\B[1]~DUPLICATE_q  & \A[9]~DUPLICATE_q ) ) ) ) # ( !\B[0]~DUPLICATE_q  & ( !A[11] & ( (!\B[1]~DUPLICATE_q  & ((\A[8]~DUPLICATE_q ))) # (\B[1]~DUPLICATE_q  & (\A[10]~DUPLICATE_q )) ) ) )

	.dataa(!\A[10]~DUPLICATE_q ),
	.datab(!\B[1]~DUPLICATE_q ),
	.datac(!\A[8]~DUPLICATE_q ),
	.datad(!\A[9]~DUPLICATE_q ),
	.datae(!\B[0]~DUPLICATE_q ),
	.dataf(!A[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~9 .extended_lut = "off";
defparam \ShiftRight0~9 .lut_mask = 64'h1D1D00CC1D1D33FF;
defparam \ShiftRight0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N42
cyclonev_lcell_comb \ShiftRight0~54 (
// Equation(s):
// \ShiftRight0~54_combout  = ( B[2] & ( \ShiftRight0~9_combout  & ( (!B[3] & ((\ShiftRight0~10_combout ))) # (B[3] & (\ShiftRight0~13_combout )) ) ) ) # ( !B[2] & ( \ShiftRight0~9_combout  & ( (!B[3]) # (\ShiftRight0~12_combout ) ) ) ) # ( B[2] & ( 
// !\ShiftRight0~9_combout  & ( (!B[3] & ((\ShiftRight0~10_combout ))) # (B[3] & (\ShiftRight0~13_combout )) ) ) ) # ( !B[2] & ( !\ShiftRight0~9_combout  & ( (B[3] & \ShiftRight0~12_combout ) ) ) )

	.dataa(!B[3]),
	.datab(!\ShiftRight0~13_combout ),
	.datac(!\ShiftRight0~12_combout ),
	.datad(!\ShiftRight0~10_combout ),
	.datae(!B[2]),
	.dataf(!\ShiftRight0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~54 .extended_lut = "off";
defparam \ShiftRight0~54 .lut_mask = 64'h050511BBAFAF11BB;
defparam \ShiftRight0~54 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y18_N9
cyclonev_lcell_comb \Selector23~0 (
// Equation(s):
// \Selector23~0_combout  = ( \Selector62~2_combout  & ( \ShiftRight0~54_combout  & ( (!\ShiftRight0~6_combout  & ((!B[4]) # ((A[31] & \B[3]~DUPLICATE_q )))) ) ) ) # ( \Selector62~2_combout  & ( !\ShiftRight0~54_combout  & ( (A[31] & (!\ShiftRight0~6_combout 
//  & (\B[3]~DUPLICATE_q  & B[4]))) ) ) )

	.dataa(!A[31]),
	.datab(!\ShiftRight0~6_combout ),
	.datac(!\B[3]~DUPLICATE_q ),
	.datad(!B[4]),
	.datae(!\Selector62~2_combout ),
	.dataf(!\ShiftRight0~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~0 .extended_lut = "off";
defparam \Selector23~0 .lut_mask = 64'h000000040000CC04;
defparam \Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y19_N9
cyclonev_lcell_comb \Selector23~1 (
// Equation(s):
// \Selector23~1_combout  = ( \ShiftRight0~14_combout  & ( \ShiftRight0~15_combout  & ( (!\B[3]~DUPLICATE_q  & (!\ShiftRight0~6_combout  & \Selector62~4_combout )) ) ) ) # ( !\ShiftRight0~14_combout  & ( \ShiftRight0~15_combout  & ( (B[2] & 
// (!\B[3]~DUPLICATE_q  & (!\ShiftRight0~6_combout  & \Selector62~4_combout ))) ) ) ) # ( \ShiftRight0~14_combout  & ( !\ShiftRight0~15_combout  & ( (!B[2] & (!\B[3]~DUPLICATE_q  & (!\ShiftRight0~6_combout  & \Selector62~4_combout ))) ) ) )

	.dataa(!B[2]),
	.datab(!\B[3]~DUPLICATE_q ),
	.datac(!\ShiftRight0~6_combout ),
	.datad(!\Selector62~4_combout ),
	.datae(!\ShiftRight0~14_combout ),
	.dataf(!\ShiftRight0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~1 .extended_lut = "off";
defparam \Selector23~1 .lut_mask = 64'h00000080004000C0;
defparam \Selector23~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N27
cyclonev_lcell_comb \ShiftLeft0~61 (
// Equation(s):
// \ShiftLeft0~61_combout  = ( \ShiftLeft0~1_combout  & ( (!B[3] & ((!B[2] & (\ShiftLeft0~31_combout )) # (B[2] & ((\ShiftLeft0~26_combout ))))) # (B[3] & (!B[2])) ) ) # ( !\ShiftLeft0~1_combout  & ( (!B[3] & ((!B[2] & (\ShiftLeft0~31_combout )) # (B[2] & 
// ((\ShiftLeft0~26_combout ))))) ) )

	.dataa(!B[3]),
	.datab(!B[2]),
	.datac(!\ShiftLeft0~31_combout ),
	.datad(!\ShiftLeft0~26_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~61 .extended_lut = "off";
defparam \ShiftLeft0~61 .lut_mask = 64'h082A082A4C6E4C6E;
defparam \ShiftLeft0~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y18_N12
cyclonev_lcell_comb \Selector23~2 (
// Equation(s):
// \Selector23~2_combout  = ( \Selector63~3_combout  & ( \ShiftRight0~6_combout  & ( \Selector32~1_combout  ) ) ) # ( \Selector63~3_combout  & ( !\ShiftRight0~6_combout  & ( (!\Selector44~0_combout  & \ShiftLeft0~61_combout ) ) ) )

	.dataa(!\Selector44~0_combout ),
	.datab(!\Selector32~1_combout ),
	.datac(!\ShiftLeft0~61_combout ),
	.datad(gnd),
	.datae(!\Selector63~3_combout ),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~2 .extended_lut = "off";
defparam \Selector23~2 .lut_mask = 64'h00000A0A00003333;
defparam \Selector23~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N9
cyclonev_lcell_comb \Selector55~4 (
// Equation(s):
// \Selector55~4_combout  = ( !\Selector23~2_combout  & ( (!\Selector23~1_combout  & ((!\Selector44~4_combout ) # (!\Add2~97_sumout ))) ) )

	.dataa(!\Selector44~4_combout ),
	.datab(gnd),
	.datac(!\Add2~97_sumout ),
	.datad(!\Selector23~1_combout ),
	.datae(gnd),
	.dataf(!\Selector23~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector55~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector55~4 .extended_lut = "off";
defparam \Selector55~4 .lut_mask = 64'hFA00FA0000000000;
defparam \Selector55~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N18
cyclonev_lcell_comb \Selector55~0 (
// Equation(s):
// \Selector55~0_combout  = ( \Selector56~0_combout  & ( \Selector55~4_combout  & ( (((\Selector55~3_combout  & \Add1~97_sumout )) # (\Selector23~0_combout )) # (\Selector55~7_combout ) ) ) ) # ( \Selector56~0_combout  & ( !\Selector55~4_combout  ) )

	.dataa(!\Selector55~3_combout ),
	.datab(!\Selector55~7_combout ),
	.datac(!\Selector23~0_combout ),
	.datad(!\Add1~97_sumout ),
	.datae(!\Selector56~0_combout ),
	.dataf(!\Selector55~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector55~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector55~0 .extended_lut = "off";
defparam \Selector55~0 .lut_mask = 64'h0000FFFF00003F7F;
defparam \Selector55~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y15_N20
dffeas \regs[14][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[8]~77_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][8] .is_wysiwyg = "true";
defparam \regs[14][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N48
cyclonev_lcell_comb \regs[13][8]~feeder (
// Equation(s):
// \regs[13][8]~feeder_combout  = ( \memin[8]~77_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[8]~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][8]~feeder .extended_lut = "off";
defparam \regs[13][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y17_N49
dffeas \regs[13][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][8] .is_wysiwyg = "true";
defparam \regs[13][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N52
dffeas \regs[12][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[8]~77_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][8] .is_wysiwyg = "true";
defparam \regs[12][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N50
dffeas \regs[15][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[8]~77_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][8] .is_wysiwyg = "true";
defparam \regs[15][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N48
cyclonev_lcell_comb \Mux23~3 (
// Equation(s):
// \Mux23~3_combout  = ( \regs[15][8]~q  & ( \Selector72~4_combout  & ( (\Selector71~4_combout ) # (\regs[13][8]~q ) ) ) ) # ( !\regs[15][8]~q  & ( \Selector72~4_combout  & ( (\regs[13][8]~q  & !\Selector71~4_combout ) ) ) ) # ( \regs[15][8]~q  & ( 
// !\Selector72~4_combout  & ( (!\Selector71~4_combout  & ((\regs[12][8]~q ))) # (\Selector71~4_combout  & (\regs[14][8]~q )) ) ) ) # ( !\regs[15][8]~q  & ( !\Selector72~4_combout  & ( (!\Selector71~4_combout  & ((\regs[12][8]~q ))) # (\Selector71~4_combout  
// & (\regs[14][8]~q )) ) ) )

	.dataa(!\regs[14][8]~q ),
	.datab(!\regs[13][8]~q ),
	.datac(!\regs[12][8]~q ),
	.datad(!\Selector71~4_combout ),
	.datae(!\regs[15][8]~q ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~3 .extended_lut = "off";
defparam \Mux23~3 .lut_mask = 64'h0F550F55330033FF;
defparam \Mux23~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y18_N50
dffeas \regs[7][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[8]~77_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][8] .is_wysiwyg = "true";
defparam \regs[7][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N13
dffeas \regs[4][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[8]~77_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][8] .is_wysiwyg = "true";
defparam \regs[4][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N10
dffeas \regs[6][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[8]~77_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][8] .is_wysiwyg = "true";
defparam \regs[6][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N7
dffeas \regs[5][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[8]~77_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][8] .is_wysiwyg = "true";
defparam \regs[5][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N6
cyclonev_lcell_comb \Mux23~1 (
// Equation(s):
// \Mux23~1_combout  = ( \regs[5][8]~q  & ( \Selector71~4_combout  & ( (!\Selector72~4_combout  & ((\regs[6][8]~q ))) # (\Selector72~4_combout  & (\regs[7][8]~q )) ) ) ) # ( !\regs[5][8]~q  & ( \Selector71~4_combout  & ( (!\Selector72~4_combout  & 
// ((\regs[6][8]~q ))) # (\Selector72~4_combout  & (\regs[7][8]~q )) ) ) ) # ( \regs[5][8]~q  & ( !\Selector71~4_combout  & ( (\Selector72~4_combout ) # (\regs[4][8]~q ) ) ) ) # ( !\regs[5][8]~q  & ( !\Selector71~4_combout  & ( (\regs[4][8]~q  & 
// !\Selector72~4_combout ) ) ) )

	.dataa(!\regs[7][8]~q ),
	.datab(!\regs[4][8]~q ),
	.datac(!\regs[6][8]~q ),
	.datad(!\Selector72~4_combout ),
	.datae(!\regs[5][8]~q ),
	.dataf(!\Selector71~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~1 .extended_lut = "off";
defparam \Mux23~1 .lut_mask = 64'h330033FF0F550F55;
defparam \Mux23~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y14_N10
dffeas \regs[9][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[8]~77_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][8] .is_wysiwyg = "true";
defparam \regs[9][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y14_N32
dffeas \regs[10][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[8]~77_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][8] .is_wysiwyg = "true";
defparam \regs[10][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y18_N4
dffeas \regs[8][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[8]~77_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][8] .is_wysiwyg = "true";
defparam \regs[8][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y14_N14
dffeas \regs[11][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[8]~77_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][8] .is_wysiwyg = "true";
defparam \regs[11][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N12
cyclonev_lcell_comb \Mux23~2 (
// Equation(s):
// \Mux23~2_combout  = ( \regs[11][8]~q  & ( \Selector72~4_combout  & ( (\Selector71~4_combout ) # (\regs[9][8]~q ) ) ) ) # ( !\regs[11][8]~q  & ( \Selector72~4_combout  & ( (\regs[9][8]~q  & !\Selector71~4_combout ) ) ) ) # ( \regs[11][8]~q  & ( 
// !\Selector72~4_combout  & ( (!\Selector71~4_combout  & ((\regs[8][8]~q ))) # (\Selector71~4_combout  & (\regs[10][8]~q )) ) ) ) # ( !\regs[11][8]~q  & ( !\Selector72~4_combout  & ( (!\Selector71~4_combout  & ((\regs[8][8]~q ))) # (\Selector71~4_combout  & 
// (\regs[10][8]~q )) ) ) )

	.dataa(!\regs[9][8]~q ),
	.datab(!\regs[10][8]~q ),
	.datac(!\Selector71~4_combout ),
	.datad(!\regs[8][8]~q ),
	.datae(!\regs[11][8]~q ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~2 .extended_lut = "off";
defparam \Mux23~2 .lut_mask = 64'h03F303F350505F5F;
defparam \Mux23~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y16_N28
dffeas \regs[2][8]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[8]~77_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][8]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[2][8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N42
cyclonev_lcell_comb \regs[3][8]~feeder (
// Equation(s):
// \regs[3][8]~feeder_combout  = ( \memin[8]~77_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[8]~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][8]~feeder .extended_lut = "off";
defparam \regs[3][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y18_N44
dffeas \regs[3][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][8] .is_wysiwyg = "true";
defparam \regs[3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N50
dffeas \regs[0][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[8]~77_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][8] .is_wysiwyg = "true";
defparam \regs[0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N52
dffeas \regs[1][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[8]~77_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][8] .is_wysiwyg = "true";
defparam \regs[1][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N51
cyclonev_lcell_comb \Mux23~0 (
// Equation(s):
// \Mux23~0_combout  = ( \regs[1][8]~q  & ( \Selector71~4_combout  & ( (!\Selector72~4_combout  & (\regs[2][8]~DUPLICATE_q )) # (\Selector72~4_combout  & ((\regs[3][8]~q ))) ) ) ) # ( !\regs[1][8]~q  & ( \Selector71~4_combout  & ( (!\Selector72~4_combout  & 
// (\regs[2][8]~DUPLICATE_q )) # (\Selector72~4_combout  & ((\regs[3][8]~q ))) ) ) ) # ( \regs[1][8]~q  & ( !\Selector71~4_combout  & ( (\Selector72~4_combout ) # (\regs[0][8]~q ) ) ) ) # ( !\regs[1][8]~q  & ( !\Selector71~4_combout  & ( (\regs[0][8]~q  & 
// !\Selector72~4_combout ) ) ) )

	.dataa(!\regs[2][8]~DUPLICATE_q ),
	.datab(!\regs[3][8]~q ),
	.datac(!\regs[0][8]~q ),
	.datad(!\Selector72~4_combout ),
	.datae(!\regs[1][8]~q ),
	.dataf(!\Selector71~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~0 .extended_lut = "off";
defparam \Mux23~0 .lut_mask = 64'h0F000FFF55335533;
defparam \Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N42
cyclonev_lcell_comb \Mux23~4 (
// Equation(s):
// \Mux23~4_combout  = ( \Mux23~2_combout  & ( \Mux23~0_combout  & ( (!\Selector70~4_combout ) # ((!\Selector69~4_combout  & ((\Mux23~1_combout ))) # (\Selector69~4_combout  & (\Mux23~3_combout ))) ) ) ) # ( !\Mux23~2_combout  & ( \Mux23~0_combout  & ( 
// (!\Selector70~4_combout  & (!\Selector69~4_combout )) # (\Selector70~4_combout  & ((!\Selector69~4_combout  & ((\Mux23~1_combout ))) # (\Selector69~4_combout  & (\Mux23~3_combout )))) ) ) ) # ( \Mux23~2_combout  & ( !\Mux23~0_combout  & ( 
// (!\Selector70~4_combout  & (\Selector69~4_combout )) # (\Selector70~4_combout  & ((!\Selector69~4_combout  & ((\Mux23~1_combout ))) # (\Selector69~4_combout  & (\Mux23~3_combout )))) ) ) ) # ( !\Mux23~2_combout  & ( !\Mux23~0_combout  & ( 
// (\Selector70~4_combout  & ((!\Selector69~4_combout  & ((\Mux23~1_combout ))) # (\Selector69~4_combout  & (\Mux23~3_combout )))) ) ) )

	.dataa(!\Selector70~4_combout ),
	.datab(!\Selector69~4_combout ),
	.datac(!\Mux23~3_combout ),
	.datad(!\Mux23~1_combout ),
	.datae(!\Mux23~2_combout ),
	.dataf(!\Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~4 .extended_lut = "off";
defparam \Mux23~4 .lut_mask = 64'h0145236789CDABEF;
defparam \Mux23~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N18
cyclonev_lcell_comb \memin[8]~77 (
// Equation(s):
// \memin[8]~77_combout  = ( \WideOr19~0_combout  & ( \Mux23~4_combout  & ( (!\memin[8]~76_combout ) # (((\Selector55~0_combout ) # (\Selector55~2_combout )) # (\WideOr23~0_combout )) ) ) ) # ( !\WideOr19~0_combout  & ( \Mux23~4_combout  & ( 
// (!\memin[8]~76_combout ) # (\WideOr23~0_combout ) ) ) ) # ( \WideOr19~0_combout  & ( !\Mux23~4_combout  & ( (!\memin[8]~76_combout ) # ((\Selector55~0_combout ) # (\Selector55~2_combout )) ) ) ) # ( !\WideOr19~0_combout  & ( !\Mux23~4_combout  & ( 
// !\memin[8]~76_combout  ) ) )

	.dataa(!\memin[8]~76_combout ),
	.datab(!\WideOr23~0_combout ),
	.datac(!\Selector55~2_combout ),
	.datad(!\Selector55~0_combout ),
	.datae(!\WideOr19~0_combout ),
	.dataf(!\Mux23~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[8]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[8]~77 .extended_lut = "off";
defparam \memin[8]~77 .lut_mask = 64'hAAAAAFFFBBBBBFFF;
defparam \memin[8]~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y18_N52
dffeas \MAR[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[8]~77_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[8]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[8] .is_wysiwyg = "true";
defparam \MAR[8] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a59 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[27]~26_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X22_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\dmem~72_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~72_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[27]~26_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E023925448A92C415C2149160000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y16_N24
cyclonev_lcell_comb \dmem~46 (
// Equation(s):
// \dmem~46_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a59~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( (\dmem~0DUPLICATE_q ) # (\dmem~28_q ) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( (!\dmem~0DUPLICATE_q  & (\dmem~28_q )) # (\dmem~0DUPLICATE_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a59~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( (!\dmem~0DUPLICATE_q  & (\dmem~28_q )) # (\dmem~0DUPLICATE_q  & ((\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( (\dmem~28_q  & !\dmem~0DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\dmem~28_q ),
	.datac(!\dmem~0DUPLICATE_q ),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~46 .extended_lut = "off";
defparam \dmem~46 .lut_mask = 64'h3030303F3F303F3F;
defparam \dmem~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y16_N18
cyclonev_lcell_comb \memin[27]~24 (
// Equation(s):
// \memin[27]~24_combout  = ( \dmem~39_combout  & ( \dmem~46_combout  & ( (dmem_rtl_0_bypass[83] & \memin[4]~1_combout ) ) ) ) # ( !\dmem~39_combout  & ( \dmem~46_combout  & ( (\memin[4]~1_combout  & ((dmem_rtl_0_bypass[83]) # (dmem_rtl_0_bypass[84]))) ) ) ) 
// # ( \dmem~39_combout  & ( !\dmem~46_combout  & ( (dmem_rtl_0_bypass[83] & \memin[4]~1_combout ) ) ) ) # ( !\dmem~39_combout  & ( !\dmem~46_combout  & ( (!dmem_rtl_0_bypass[84] & (dmem_rtl_0_bypass[83] & \memin[4]~1_combout )) ) ) )

	.dataa(gnd),
	.datab(!dmem_rtl_0_bypass[84]),
	.datac(!dmem_rtl_0_bypass[83]),
	.datad(!\memin[4]~1_combout ),
	.datae(!\dmem~39_combout ),
	.dataf(!\dmem~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[27]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[27]~24 .extended_lut = "off";
defparam \memin[27]~24 .lut_mask = 64'h000C000F003F000F;
defparam \memin[27]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N0
cyclonev_lcell_comb \memin[27]~113 (
// Equation(s):
// \memin[27]~113_combout  = ( IR[21] & ( \Selector36~6_combout  & ( \WideOr19~0_combout  ) ) ) # ( !IR[21] & ( \Selector36~6_combout  & ( \WideOr19~0_combout  ) ) ) # ( IR[21] & ( !\Selector36~6_combout  & ( (\WideOr19~0_combout  & (((\Selector44~1_combout  
// & \Add2~29_sumout )) # (\Selector36~3_combout ))) ) ) ) # ( !IR[21] & ( !\Selector36~6_combout  & ( (\WideOr19~0_combout  & ((\Selector44~1_combout ) # (\Selector36~3_combout ))) ) ) )

	.dataa(!\Selector36~3_combout ),
	.datab(!\Selector44~1_combout ),
	.datac(!\WideOr19~0_combout ),
	.datad(!\Add2~29_sumout ),
	.datae(!IR[21]),
	.dataf(!\Selector36~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[27]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[27]~113 .extended_lut = "off";
defparam \memin[27]~113 .lut_mask = 64'h070705070F0F0F0F;
defparam \memin[27]~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N42
cyclonev_lcell_comb \memin[27]~114 (
// Equation(s):
// \memin[27]~114_combout  = ( \memin[27]~113_combout  & ( \Selector36~3_combout  & ( (!\Selector56~0_combout  & (!\Selector36~6_combout  & \memin[27]~25_combout )) ) ) ) # ( !\memin[27]~113_combout  & ( \Selector36~3_combout  & ( \memin[27]~25_combout  ) ) 
// ) # ( \memin[27]~113_combout  & ( !\Selector36~3_combout  & ( (!\Selector36~6_combout  & (\memin[27]~25_combout  & ((!\Selector56~0_combout ) # (!IR[21])))) ) ) ) # ( !\memin[27]~113_combout  & ( !\Selector36~3_combout  & ( \memin[27]~25_combout  ) ) )

	.dataa(!\Selector56~0_combout ),
	.datab(!IR[21]),
	.datac(!\Selector36~6_combout ),
	.datad(!\memin[27]~25_combout ),
	.datae(!\memin[27]~113_combout ),
	.dataf(!\Selector36~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[27]~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[27]~114 .extended_lut = "off";
defparam \memin[27]~114 .lut_mask = 64'h00FF00E000FF00A0;
defparam \memin[27]~114 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N6
cyclonev_lcell_comb \memin[27]~26 (
// Equation(s):
// \memin[27]~26_combout  = ( \memin[27]~113_combout  & ( \memin[27]~114_combout  & ( (((\Selector56~0_combout  & \Add1~29_sumout )) # (\memin[27]~149_combout )) # (\memin[27]~24_combout ) ) ) ) # ( !\memin[27]~113_combout  & ( \memin[27]~114_combout  & ( 
// (\memin[27]~149_combout ) # (\memin[27]~24_combout ) ) ) ) # ( \memin[27]~113_combout  & ( !\memin[27]~114_combout  ) ) # ( !\memin[27]~113_combout  & ( !\memin[27]~114_combout  ) )

	.dataa(!\Selector56~0_combout ),
	.datab(!\memin[27]~24_combout ),
	.datac(!\Add1~29_sumout ),
	.datad(!\memin[27]~149_combout ),
	.datae(!\memin[27]~113_combout ),
	.dataf(!\memin[27]~114_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[27]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[27]~26 .extended_lut = "off";
defparam \memin[27]~26 .lut_mask = 64'hFFFFFFFF33FF37FF;
defparam \memin[27]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y21_N50
dffeas \B[27]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[27]~26_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[27]~DUPLICATE .is_wysiwyg = "true";
defparam \B[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N24
cyclonev_lcell_comb \memin[28]~111 (
// Equation(s):
// \memin[28]~111_combout  = ( \Add2~25_sumout  & ( \Selector35~6_combout  & ( \WideOr19~0_combout  ) ) ) # ( !\Add2~25_sumout  & ( \Selector35~6_combout  & ( \WideOr19~0_combout  ) ) ) # ( \Add2~25_sumout  & ( !\Selector35~6_combout  & ( 
// (\WideOr19~0_combout  & ((!\Selector35~3_combout ) # (\Selector44~1_combout ))) ) ) ) # ( !\Add2~25_sumout  & ( !\Selector35~6_combout  & ( (\WideOr19~0_combout  & ((!\Selector35~3_combout ) # ((!IR[21] & \Selector44~1_combout )))) ) ) )

	.dataa(!\WideOr19~0_combout ),
	.datab(!IR[21]),
	.datac(!\Selector35~3_combout ),
	.datad(!\Selector44~1_combout ),
	.datae(!\Add2~25_sumout ),
	.dataf(!\Selector35~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[28]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[28]~111 .extended_lut = "off";
defparam \memin[28]~111 .lut_mask = 64'h5054505555555555;
defparam \memin[28]~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N48
cyclonev_lcell_comb \memin[28]~112 (
// Equation(s):
// \memin[28]~112_combout  = ( \Selector35~3_combout  & ( \memin[28]~111_combout  & ( (!\Selector35~6_combout  & (\memin[28]~22_combout  & ((!\Selector56~0_combout ) # (!IR[21])))) ) ) ) # ( !\Selector35~3_combout  & ( \memin[28]~111_combout  & ( 
// (!\Selector56~0_combout  & (!\Selector35~6_combout  & \memin[28]~22_combout )) ) ) ) # ( \Selector35~3_combout  & ( !\memin[28]~111_combout  & ( \memin[28]~22_combout  ) ) ) # ( !\Selector35~3_combout  & ( !\memin[28]~111_combout  & ( 
// \memin[28]~22_combout  ) ) )

	.dataa(!\Selector56~0_combout ),
	.datab(!IR[21]),
	.datac(!\Selector35~6_combout ),
	.datad(!\memin[28]~22_combout ),
	.datae(!\Selector35~3_combout ),
	.dataf(!\memin[28]~111_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[28]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[28]~112 .extended_lut = "off";
defparam \memin[28]~112 .lut_mask = 64'h00FF00FF00A000E0;
defparam \memin[28]~112 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N30
cyclonev_lcell_comb \memin[28]~23 (
// Equation(s):
// \memin[28]~23_combout  = ( \memin[28]~112_combout  & ( \memin[28]~21_combout  ) ) # ( !\memin[28]~112_combout  & ( \memin[28]~21_combout  ) ) # ( \memin[28]~112_combout  & ( !\memin[28]~21_combout  & ( ((\Selector56~0_combout  & (\Add1~25_sumout  & 
// \memin[28]~111_combout ))) # (\memin[28]~153_combout ) ) ) ) # ( !\memin[28]~112_combout  & ( !\memin[28]~21_combout  ) )

	.dataa(!\memin[28]~153_combout ),
	.datab(!\Selector56~0_combout ),
	.datac(!\Add1~25_sumout ),
	.datad(!\memin[28]~111_combout ),
	.datae(!\memin[28]~112_combout ),
	.dataf(!\memin[28]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[28]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[28]~23 .extended_lut = "off";
defparam \memin[28]~23 .lut_mask = 64'hFFFF5557FFFFFFFF;
defparam \memin[28]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y19_N20
dffeas \A[28]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[28]~23_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[28]~DUPLICATE .is_wysiwyg = "true";
defparam \A[28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y19_N6
cyclonev_lcell_comb \ShiftRight0~18 (
// Equation(s):
// \ShiftRight0~18_combout  = ( B[1] & ( \B[0]~DUPLICATE_q  & ( A[30] ) ) ) # ( !B[1] & ( \B[0]~DUPLICATE_q  & ( \A[28]~DUPLICATE_q  ) ) ) # ( B[1] & ( !\B[0]~DUPLICATE_q  & ( \A[29]~DUPLICATE_q  ) ) ) # ( !B[1] & ( !\B[0]~DUPLICATE_q  & ( \A[27]~DUPLICATE_q 
//  ) ) )

	.dataa(!\A[28]~DUPLICATE_q ),
	.datab(!\A[29]~DUPLICATE_q ),
	.datac(!\A[27]~DUPLICATE_q ),
	.datad(!A[30]),
	.datae(!B[1]),
	.dataf(!\B[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~18 .extended_lut = "off";
defparam \ShiftRight0~18 .lut_mask = 64'h0F0F3333555500FF;
defparam \ShiftRight0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N30
cyclonev_lcell_comb \ShiftRight0~19 (
// Equation(s):
// \ShiftRight0~19_combout  = ( B[1] & ( \B[0]~DUPLICATE_q  & ( \A[26]~DUPLICATE_q  ) ) ) # ( !B[1] & ( \B[0]~DUPLICATE_q  & ( \A[24]~DUPLICATE_q  ) ) ) # ( B[1] & ( !\B[0]~DUPLICATE_q  & ( \A[25]~DUPLICATE_q  ) ) ) # ( !B[1] & ( !\B[0]~DUPLICATE_q  & ( 
// A[23] ) ) )

	.dataa(!\A[25]~DUPLICATE_q ),
	.datab(!\A[24]~DUPLICATE_q ),
	.datac(!A[23]),
	.datad(!\A[26]~DUPLICATE_q ),
	.datae(!B[1]),
	.dataf(!\B[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~19 .extended_lut = "off";
defparam \ShiftRight0~19 .lut_mask = 64'h0F0F5555333300FF;
defparam \ShiftRight0~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y17_N36
cyclonev_lcell_comb \Selector24~1 (
// Equation(s):
// \Selector24~1_combout  = ( \ShiftRight0~18_combout  & ( \ShiftRight0~19_combout  ) ) # ( !\ShiftRight0~18_combout  & ( \ShiftRight0~19_combout  & ( !\B[2]~DUPLICATE_q  ) ) ) # ( \ShiftRight0~18_combout  & ( !\ShiftRight0~19_combout  & ( \B[2]~DUPLICATE_q  
// ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\ShiftRight0~18_combout ),
	.dataf(!\ShiftRight0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~1 .extended_lut = "off";
defparam \Selector24~1 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \Selector24~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y17_N42
cyclonev_lcell_comb \Selector24~2 (
// Equation(s):
// \Selector24~2_combout  = ( \Selector24~1_combout  & ( !\ShiftRight0~6_combout  & ( (\IR[18]~DUPLICATE_q  & (B[4] & ((!B[3]) # (A[31])))) ) ) ) # ( !\Selector24~1_combout  & ( !\ShiftRight0~6_combout  & ( (A[31] & (\IR[18]~DUPLICATE_q  & (B[3] & B[4]))) ) 
// ) )

	.dataa(!A[31]),
	.datab(!\IR[18]~DUPLICATE_q ),
	.datac(!B[3]),
	.datad(!B[4]),
	.datae(!\Selector24~1_combout ),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~2 .extended_lut = "off";
defparam \Selector24~2 .lut_mask = 64'h0001003100000000;
defparam \Selector24~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N54
cyclonev_lcell_comb \ShiftLeft0~4 (
// Equation(s):
// \ShiftLeft0~4_combout  = ( \ShiftLeft0~2_combout  & ( (!\B[3]~DUPLICATE_q  & ((!\B[2]~DUPLICATE_q ) # (\ShiftLeft0~3_combout ))) ) ) # ( !\ShiftLeft0~2_combout  & ( (!\B[3]~DUPLICATE_q  & (\B[2]~DUPLICATE_q  & \ShiftLeft0~3_combout )) ) )

	.dataa(gnd),
	.datab(!\B[3]~DUPLICATE_q ),
	.datac(!\B[2]~DUPLICATE_q ),
	.datad(!\ShiftLeft0~3_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~4 .extended_lut = "off";
defparam \ShiftLeft0~4 .lut_mask = 64'h000C000CC0CCC0CC;
defparam \ShiftLeft0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y18_N39
cyclonev_lcell_comb \Selector24~3 (
// Equation(s):
// \Selector24~3_combout  = ( \ShiftLeft0~4_combout  & ( (!\ShiftRight0~6_combout  & ((!\Selector44~0_combout ))) # (\ShiftRight0~6_combout  & (\Selector32~1_combout )) ) ) # ( !\ShiftLeft0~4_combout  & ( (\Selector32~1_combout  & \ShiftRight0~6_combout ) ) 
// )

	.dataa(gnd),
	.datab(!\Selector32~1_combout ),
	.datac(!\Selector44~0_combout ),
	.datad(!\ShiftRight0~6_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~3 .extended_lut = "off";
defparam \Selector24~3 .lut_mask = 64'h00330033F033F033;
defparam \Selector24~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y22_N6
cyclonev_lcell_comb \ShiftRight0~48 (
// Equation(s):
// \ShiftRight0~48_combout  = ( B[1] & ( \A[13]~DUPLICATE_q  & ( (!\B[0]~DUPLICATE_q ) # (\A[14]~DUPLICATE_q ) ) ) ) # ( !B[1] & ( \A[13]~DUPLICATE_q  & ( (!\B[0]~DUPLICATE_q  & (\A[11]~DUPLICATE_q )) # (\B[0]~DUPLICATE_q  & ((\A[12]~DUPLICATE_q ))) ) ) ) # 
// ( B[1] & ( !\A[13]~DUPLICATE_q  & ( (\B[0]~DUPLICATE_q  & \A[14]~DUPLICATE_q ) ) ) ) # ( !B[1] & ( !\A[13]~DUPLICATE_q  & ( (!\B[0]~DUPLICATE_q  & (\A[11]~DUPLICATE_q )) # (\B[0]~DUPLICATE_q  & ((\A[12]~DUPLICATE_q ))) ) ) )

	.dataa(!\A[11]~DUPLICATE_q ),
	.datab(!\B[0]~DUPLICATE_q ),
	.datac(!\A[12]~DUPLICATE_q ),
	.datad(!\A[14]~DUPLICATE_q ),
	.datae(!B[1]),
	.dataf(!\A[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~48 .extended_lut = "off";
defparam \ShiftRight0~48 .lut_mask = 64'h474700334747CCFF;
defparam \ShiftRight0~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y20_N11
dffeas \A[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[21]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[21]),
	.prn(vcc));
// synopsys translate_off
defparam \A[21] .is_wysiwyg = "true";
defparam \A[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N48
cyclonev_lcell_comb \ShiftRight0~30 (
// Equation(s):
// \ShiftRight0~30_combout  = ( \B[0]~DUPLICATE_q  & ( \A[22]~DUPLICATE_q  & ( (A[20]) # (\B[1]~DUPLICATE_q ) ) ) ) # ( !\B[0]~DUPLICATE_q  & ( \A[22]~DUPLICATE_q  & ( (!\B[1]~DUPLICATE_q  & (\A[19]~DUPLICATE_q )) # (\B[1]~DUPLICATE_q  & ((A[21]))) ) ) ) # ( 
// \B[0]~DUPLICATE_q  & ( !\A[22]~DUPLICATE_q  & ( (!\B[1]~DUPLICATE_q  & A[20]) ) ) ) # ( !\B[0]~DUPLICATE_q  & ( !\A[22]~DUPLICATE_q  & ( (!\B[1]~DUPLICATE_q  & (\A[19]~DUPLICATE_q )) # (\B[1]~DUPLICATE_q  & ((A[21]))) ) ) )

	.dataa(!\B[1]~DUPLICATE_q ),
	.datab(!\A[19]~DUPLICATE_q ),
	.datac(!A[20]),
	.datad(!A[21]),
	.datae(!\B[0]~DUPLICATE_q ),
	.dataf(!\A[22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~30 .extended_lut = "off";
defparam \ShiftRight0~30 .lut_mask = 64'h22770A0A22775F5F;
defparam \ShiftRight0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N51
cyclonev_lcell_comb \ShiftRight0~47 (
// Equation(s):
// \ShiftRight0~47_combout  = ( A[9] & ( \A[7]~DUPLICATE_q  & ( (!\B[0]~DUPLICATE_q ) # ((!\B[1]~DUPLICATE_q  & (\A[8]~DUPLICATE_q )) # (\B[1]~DUPLICATE_q  & ((\A[10]~DUPLICATE_q )))) ) ) ) # ( !A[9] & ( \A[7]~DUPLICATE_q  & ( (!\B[1]~DUPLICATE_q  & 
// (((!\B[0]~DUPLICATE_q )) # (\A[8]~DUPLICATE_q ))) # (\B[1]~DUPLICATE_q  & (((\B[0]~DUPLICATE_q  & \A[10]~DUPLICATE_q )))) ) ) ) # ( A[9] & ( !\A[7]~DUPLICATE_q  & ( (!\B[1]~DUPLICATE_q  & (\A[8]~DUPLICATE_q  & (\B[0]~DUPLICATE_q ))) # (\B[1]~DUPLICATE_q  
// & (((!\B[0]~DUPLICATE_q ) # (\A[10]~DUPLICATE_q )))) ) ) ) # ( !A[9] & ( !\A[7]~DUPLICATE_q  & ( (\B[0]~DUPLICATE_q  & ((!\B[1]~DUPLICATE_q  & (\A[8]~DUPLICATE_q )) # (\B[1]~DUPLICATE_q  & ((\A[10]~DUPLICATE_q ))))) ) ) )

	.dataa(!\B[1]~DUPLICATE_q ),
	.datab(!\A[8]~DUPLICATE_q ),
	.datac(!\B[0]~DUPLICATE_q ),
	.datad(!\A[10]~DUPLICATE_q ),
	.datae(!A[9]),
	.dataf(!\A[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~47 .extended_lut = "off";
defparam \ShiftRight0~47 .lut_mask = 64'h02075257A2A7F2F7;
defparam \ShiftRight0~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N54
cyclonev_lcell_comb \ShiftRight0~49 (
// Equation(s):
// \ShiftRight0~49_combout  = ( \A[16]~DUPLICATE_q  & ( A[18] & ( ((!\B[1]~DUPLICATE_q  & ((\A[15]~DUPLICATE_q ))) # (\B[1]~DUPLICATE_q  & (\A[17]~DUPLICATE_q ))) # (\B[0]~DUPLICATE_q ) ) ) ) # ( !\A[16]~DUPLICATE_q  & ( A[18] & ( (!\B[1]~DUPLICATE_q  & 
// (((\A[15]~DUPLICATE_q  & !\B[0]~DUPLICATE_q )))) # (\B[1]~DUPLICATE_q  & (((\B[0]~DUPLICATE_q )) # (\A[17]~DUPLICATE_q ))) ) ) ) # ( \A[16]~DUPLICATE_q  & ( !A[18] & ( (!\B[1]~DUPLICATE_q  & (((\B[0]~DUPLICATE_q ) # (\A[15]~DUPLICATE_q )))) # 
// (\B[1]~DUPLICATE_q  & (\A[17]~DUPLICATE_q  & ((!\B[0]~DUPLICATE_q )))) ) ) ) # ( !\A[16]~DUPLICATE_q  & ( !A[18] & ( (!\B[0]~DUPLICATE_q  & ((!\B[1]~DUPLICATE_q  & ((\A[15]~DUPLICATE_q ))) # (\B[1]~DUPLICATE_q  & (\A[17]~DUPLICATE_q )))) ) ) )

	.dataa(!\A[17]~DUPLICATE_q ),
	.datab(!\A[15]~DUPLICATE_q ),
	.datac(!\B[1]~DUPLICATE_q ),
	.datad(!\B[0]~DUPLICATE_q ),
	.datae(!\A[16]~DUPLICATE_q ),
	.dataf(!A[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~49 .extended_lut = "off";
defparam \ShiftRight0~49 .lut_mask = 64'h350035F0350F35FF;
defparam \ShiftRight0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y18_N0
cyclonev_lcell_comb \ShiftRight0~53 (
// Equation(s):
// \ShiftRight0~53_combout  = ( \ShiftRight0~47_combout  & ( \ShiftRight0~49_combout  & ( (!B[2]) # ((!\B[3]~DUPLICATE_q  & (\ShiftRight0~48_combout )) # (\B[3]~DUPLICATE_q  & ((\ShiftRight0~30_combout )))) ) ) ) # ( !\ShiftRight0~47_combout  & ( 
// \ShiftRight0~49_combout  & ( (!B[2] & (((\B[3]~DUPLICATE_q )))) # (B[2] & ((!\B[3]~DUPLICATE_q  & (\ShiftRight0~48_combout )) # (\B[3]~DUPLICATE_q  & ((\ShiftRight0~30_combout ))))) ) ) ) # ( \ShiftRight0~47_combout  & ( !\ShiftRight0~49_combout  & ( 
// (!B[2] & (((!\B[3]~DUPLICATE_q )))) # (B[2] & ((!\B[3]~DUPLICATE_q  & (\ShiftRight0~48_combout )) # (\B[3]~DUPLICATE_q  & ((\ShiftRight0~30_combout ))))) ) ) ) # ( !\ShiftRight0~47_combout  & ( !\ShiftRight0~49_combout  & ( (B[2] & ((!\B[3]~DUPLICATE_q  & 
// (\ShiftRight0~48_combout )) # (\B[3]~DUPLICATE_q  & ((\ShiftRight0~30_combout ))))) ) ) )

	.dataa(!\ShiftRight0~48_combout ),
	.datab(!\ShiftRight0~30_combout ),
	.datac(!B[2]),
	.datad(!\B[3]~DUPLICATE_q ),
	.datae(!\ShiftRight0~47_combout ),
	.dataf(!\ShiftRight0~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~53 .extended_lut = "off";
defparam \ShiftRight0~53 .lut_mask = 64'h0503F50305F3F5F3;
defparam \ShiftRight0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y18_N18
cyclonev_lcell_comb \Selector24~4 (
// Equation(s):
// \Selector24~4_combout  = ( \ShiftRight0~53_combout  & ( \Selector31~6_combout  & ( \Selector63~3_combout  ) ) ) # ( !\ShiftRight0~53_combout  & ( \Selector31~6_combout  & ( (\Selector63~3_combout  & ((\Selector24~3_combout ) # (\Selector24~2_combout ))) ) 
// ) ) # ( \ShiftRight0~53_combout  & ( !\Selector31~6_combout  & ( (\Selector63~3_combout  & ((\Selector24~3_combout ) # (\Selector24~2_combout ))) ) ) ) # ( !\ShiftRight0~53_combout  & ( !\Selector31~6_combout  & ( (\Selector63~3_combout  & 
// ((\Selector24~3_combout ) # (\Selector24~2_combout ))) ) ) )

	.dataa(!\Selector24~2_combout ),
	.datab(gnd),
	.datac(!\Selector63~3_combout ),
	.datad(!\Selector24~3_combout ),
	.datae(!\ShiftRight0~53_combout ),
	.dataf(!\Selector31~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~4 .extended_lut = "off";
defparam \Selector24~4 .lut_mask = 64'h050F050F050F0F0F;
defparam \Selector24~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N48
cyclonev_lcell_comb \Selector56~3 (
// Equation(s):
// \Selector56~3_combout  = ( \Selector24~6_combout  & ( \Selector24~4_combout  & ( (!\Selector56~0_combout  & !\Selector56~2_combout ) ) ) ) # ( !\Selector24~6_combout  & ( \Selector24~4_combout  & ( (!\Selector56~0_combout  & !\Selector56~2_combout ) ) ) ) 
// # ( \Selector24~6_combout  & ( !\Selector24~4_combout  & ( (!\Selector56~2_combout  & ((!\Selector56~0_combout ) # ((!\Selector24~0_combout  & !\Selector24~5_combout )))) ) ) ) # ( !\Selector24~6_combout  & ( !\Selector24~4_combout  & ( 
// (!\Selector56~2_combout  & ((!\Selector24~5_combout ) # (!\Selector56~0_combout ))) ) ) )

	.dataa(!\Selector24~0_combout ),
	.datab(!\Selector24~5_combout ),
	.datac(!\Selector56~0_combout ),
	.datad(!\Selector56~2_combout ),
	.datae(!\Selector24~6_combout ),
	.dataf(!\Selector24~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~3 .extended_lut = "off";
defparam \Selector56~3 .lut_mask = 64'hFC00F800F000F000;
defparam \Selector56~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N36
cyclonev_lcell_comb \dmem_rtl_0_bypass[43]~4 (
// Equation(s):
// \dmem_rtl_0_bypass[43]~4_combout  = ( !\memin[7]~74_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[7]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[43]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[43]~4 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[43]~4 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[43]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y16_N38
dffeas \dmem_rtl_0_bypass[43] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[43]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[43]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N18
cyclonev_lcell_comb \dmem_rtl_0_bypass[44]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[44]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[44]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[44]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[44]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[44]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y16_N20
dffeas \dmem_rtl_0_bypass[44] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[44]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N3
cyclonev_lcell_comb \dmem~77 (
// Equation(s):
// \dmem~77_combout  = ( !\memin[7]~74_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[7]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~77 .extended_lut = "off";
defparam \dmem~77 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y16_N5
dffeas \dmem~8 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~8 .is_wysiwyg = "true";
defparam \dmem~8 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\dmem~72_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~72_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[7]~74_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE40010004001000000012000280FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[7]~74_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N24
cyclonev_lcell_comb \dmem~61 (
// Equation(s):
// \dmem~61_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a39~portbdataout  & ( (!\dmem~0_q  & (!\dmem~8_q )) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a7~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0])))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a39~portbdataout  & ( (!\dmem~0_q  & (!\dmem~8_q )) # (\dmem~0_q  & (((!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout )))) ) )

	.dataa(!\dmem~8_q ),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a39~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~61 .extended_lut = "off";
defparam \dmem~61 .lut_mask = 64'h88B888B88BBB8BBB;
defparam \dmem~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N30
cyclonev_lcell_comb \memin[7]~72 (
// Equation(s):
// \memin[7]~72_combout  = ( \dmem~61_combout  & ( (\memin[4]~1_combout  & ((!dmem_rtl_0_bypass[43]) # ((!\dmem~39_combout  & dmem_rtl_0_bypass[44])))) ) ) # ( !\dmem~61_combout  & ( (!dmem_rtl_0_bypass[43] & (\memin[4]~1_combout  & ((!dmem_rtl_0_bypass[44]) 
// # (\dmem~39_combout )))) ) )

	.dataa(!dmem_rtl_0_bypass[43]),
	.datab(!\dmem~39_combout ),
	.datac(!dmem_rtl_0_bypass[44]),
	.datad(!\memin[4]~1_combout ),
	.datae(gnd),
	.dataf(!\dmem~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~72 .extended_lut = "off";
defparam \memin[7]~72 .lut_mask = 64'h00A200A200AE00AE;
defparam \memin[7]~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N48
cyclonev_lcell_comb \memin[7]~74 (
// Equation(s):
// \memin[7]~74_combout  = ( \Selector56~3_combout  & ( \memin[7]~72_combout  ) ) # ( !\Selector56~3_combout  & ( \memin[7]~72_combout  ) ) # ( \Selector56~3_combout  & ( !\memin[7]~72_combout  & ( (!\memin[7]~73_combout ) # ((\Mux24~4_combout  & 
// \WideOr23~0_combout )) ) ) ) # ( !\Selector56~3_combout  & ( !\memin[7]~72_combout  & ( (!\memin[7]~73_combout ) # (((\Mux24~4_combout  & \WideOr23~0_combout )) # (\WideOr19~0_combout )) ) ) )

	.dataa(!\memin[7]~73_combout ),
	.datab(!\Mux24~4_combout ),
	.datac(!\WideOr23~0_combout ),
	.datad(!\WideOr19~0_combout ),
	.datae(!\Selector56~3_combout ),
	.dataf(!\memin[7]~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~74 .extended_lut = "off";
defparam \memin[7]~74 .lut_mask = 64'hABFFABABFFFFFFFF;
defparam \memin[7]~74 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y16_N1
dffeas \MAR[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~74_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[7]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[7] .is_wysiwyg = "true";
defparam \MAR[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y8_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[6]~71_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X32_Y14_N50
dffeas \dmem~7 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[6]~71_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~7 .is_wysiwyg = "true";
defparam \dmem~7 .power_up = "low";
// synopsys translate_on

// Location: M10K_X51_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\dmem~72_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~72_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[6]~71_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000057FD0504001010000C00000D200000000000000000";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N48
cyclonev_lcell_comb \dmem~60 (
// Equation(s):
// \dmem~60_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( (!\dmem~0_q  & (((\dmem~7_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a38~portbdataout )))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( (!\dmem~0_q  & (((\dmem~7_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a38~portbdataout ))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a38~portbdataout ),
	.datad(!\dmem~7_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~60 .extended_lut = "off";
defparam \dmem~60 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \dmem~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N6
cyclonev_lcell_comb \dmem_rtl_0_bypass[42]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[42]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[42]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[42]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[42]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[42]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y14_N8
dffeas \dmem_rtl_0_bypass[42] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[42]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N53
dffeas \IR[12]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~59_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IR[12]~DUPLICATE .is_wysiwyg = "true";
defparam \IR[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N57
cyclonev_lcell_comb \memin[6]~69 (
// Equation(s):
// \memin[6]~69_combout  = ( \DrPC~0_combout  & ( \WideOr21~0_combout  & ( (IR[14] & (!\PC[6]~DUPLICATE_q  & ((!\ShOff~0_combout ) # (\IR[12]~DUPLICATE_q )))) ) ) ) # ( !\DrPC~0_combout  & ( \WideOr21~0_combout  & ( (IR[14] & ((!\ShOff~0_combout ) # 
// (\IR[12]~DUPLICATE_q ))) ) ) ) # ( \DrPC~0_combout  & ( !\WideOr21~0_combout  & ( (!\PC[6]~DUPLICATE_q  & ((!\ShOff~0_combout ) # (\IR[12]~DUPLICATE_q ))) ) ) ) # ( !\DrPC~0_combout  & ( !\WideOr21~0_combout  & ( (!\ShOff~0_combout ) # 
// (\IR[12]~DUPLICATE_q ) ) ) )

	.dataa(!IR[14]),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!\ShOff~0_combout ),
	.datad(!\IR[12]~DUPLICATE_q ),
	.datae(!\DrPC~0_combout ),
	.dataf(!\WideOr21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[6]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[6]~69 .extended_lut = "off";
defparam \memin[6]~69 .lut_mask = 64'hF0FFC0CC50554044;
defparam \memin[6]~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y14_N41
dffeas \dmem_rtl_0_bypass[41] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[6]~71_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[41]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N39
cyclonev_lcell_comb \memin[6]~70 (
// Equation(s):
// \memin[6]~70_combout  = ( dmem_rtl_0_bypass[41] & ( \memin[4]~1_combout  & ( (!\dmem~60_combout  & (!\dmem~39_combout  & (dmem_rtl_0_bypass[42] & \memin[6]~69_combout ))) ) ) ) # ( !dmem_rtl_0_bypass[41] & ( \memin[4]~1_combout  & ( (\memin[6]~69_combout  
// & ((!\dmem~60_combout ) # ((!dmem_rtl_0_bypass[42]) # (\dmem~39_combout )))) ) ) ) # ( dmem_rtl_0_bypass[41] & ( !\memin[4]~1_combout  & ( \memin[6]~69_combout  ) ) ) # ( !dmem_rtl_0_bypass[41] & ( !\memin[4]~1_combout  & ( \memin[6]~69_combout  ) ) )

	.dataa(!\dmem~60_combout ),
	.datab(!\dmem~39_combout ),
	.datac(!dmem_rtl_0_bypass[42]),
	.datad(!\memin[6]~69_combout ),
	.datae(!dmem_rtl_0_bypass[41]),
	.dataf(!\memin[4]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[6]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[6]~70 .extended_lut = "off";
defparam \memin[6]~70 .lut_mask = 64'h00FF00FF00FB0008;
defparam \memin[6]~70 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y21_N50
dffeas \B[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[6]~71_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[6]),
	.prn(vcc));
// synopsys translate_off
defparam \B[6] .is_wysiwyg = "true";
defparam \B[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N21
cyclonev_lcell_comb \Selector57~3 (
// Equation(s):
// \Selector57~3_combout  = ( B[6] & ( !IR[27] $ (((!IR[26]) # (A[6]))) ) ) # ( !B[6] & ( (A[6] & (!IR[27] $ (!IR[26]))) ) )

	.dataa(!IR[27]),
	.datab(gnd),
	.datac(!A[6]),
	.datad(!IR[26]),
	.datae(gnd),
	.dataf(!B[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector57~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector57~3 .extended_lut = "off";
defparam \Selector57~3 .lut_mask = 64'h050A050A55A555A5;
defparam \Selector57~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N21
cyclonev_lcell_comb \Selector57~4 (
// Equation(s):
// \Selector57~4_combout  = ( \Add2~89_sumout  & ( (!\Selector32~3_combout ) # ((\Selector32~0_combout  & \Selector57~3_combout )) ) ) # ( !\Add2~89_sumout  & ( (\Selector32~0_combout  & \Selector57~3_combout ) ) )

	.dataa(!\Selector32~0_combout ),
	.datab(gnd),
	.datac(!\Selector57~3_combout ),
	.datad(!\Selector32~3_combout ),
	.datae(gnd),
	.dataf(!\Add2~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector57~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector57~4 .extended_lut = "off";
defparam \Selector57~4 .lut_mask = 64'h05050505FF05FF05;
defparam \Selector57~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y17_N2
dffeas \regs[7][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[6]~71_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][6] .is_wysiwyg = "true";
defparam \regs[7][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N54
cyclonev_lcell_comb \regs[6][6]~feeder (
// Equation(s):
// \regs[6][6]~feeder_combout  = ( \memin[6]~71_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[6]~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][6]~feeder .extended_lut = "off";
defparam \regs[6][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N55
dffeas \regs[6][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][6] .is_wysiwyg = "true";
defparam \regs[6][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N24
cyclonev_lcell_comb \regs[5][6]~feeder (
// Equation(s):
// \regs[5][6]~feeder_combout  = ( \memin[6]~71_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[6]~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][6]~feeder .extended_lut = "off";
defparam \regs[5][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N26
dffeas \regs[5][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[5][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][6] .is_wysiwyg = "true";
defparam \regs[5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N26
dffeas \regs[4][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[6]~71_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][6] .is_wysiwyg = "true";
defparam \regs[4][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N12
cyclonev_lcell_comb \Mux25~1 (
// Equation(s):
// \Mux25~1_combout  = ( \Selector71~4_combout  & ( \regs[4][6]~q  & ( (!\Selector72~4_combout  & ((\regs[6][6]~q ))) # (\Selector72~4_combout  & (\regs[7][6]~q )) ) ) ) # ( !\Selector71~4_combout  & ( \regs[4][6]~q  & ( (!\Selector72~4_combout ) # 
// (\regs[5][6]~q ) ) ) ) # ( \Selector71~4_combout  & ( !\regs[4][6]~q  & ( (!\Selector72~4_combout  & ((\regs[6][6]~q ))) # (\Selector72~4_combout  & (\regs[7][6]~q )) ) ) ) # ( !\Selector71~4_combout  & ( !\regs[4][6]~q  & ( (\regs[5][6]~q  & 
// \Selector72~4_combout ) ) ) )

	.dataa(!\regs[7][6]~q ),
	.datab(!\regs[6][6]~q ),
	.datac(!\regs[5][6]~q ),
	.datad(!\Selector72~4_combout ),
	.datae(!\Selector71~4_combout ),
	.dataf(!\regs[4][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux25~1 .extended_lut = "off";
defparam \Mux25~1 .lut_mask = 64'h000F3355FF0F3355;
defparam \Mux25~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y17_N7
dffeas \regs[14][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[6]~71_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][6] .is_wysiwyg = "true";
defparam \regs[14][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N26
dffeas \regs[13][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[6]~71_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][6] .is_wysiwyg = "true";
defparam \regs[13][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y21_N55
dffeas \regs[12][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[6]~71_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][6] .is_wysiwyg = "true";
defparam \regs[12][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N19
dffeas \regs[15][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[6]~71_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][6] .is_wysiwyg = "true";
defparam \regs[15][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N18
cyclonev_lcell_comb \Mux25~3 (
// Equation(s):
// \Mux25~3_combout  = ( \Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[15][6]~q  ) ) ) # ( !\Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[13][6]~q  ) ) ) # ( \Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[14][6]~q  ) 
// ) ) # ( !\Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[12][6]~q  ) ) )

	.dataa(!\regs[14][6]~q ),
	.datab(!\regs[13][6]~q ),
	.datac(!\regs[12][6]~q ),
	.datad(!\regs[15][6]~q ),
	.datae(!\Selector71~4_combout ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux25~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux25~3 .extended_lut = "off";
defparam \Mux25~3 .lut_mask = 64'h0F0F5555333300FF;
defparam \Mux25~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N14
dffeas \regs[0][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[6]~71_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][6] .is_wysiwyg = "true";
defparam \regs[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N37
dffeas \regs[3][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[6]~71_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][6] .is_wysiwyg = "true";
defparam \regs[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N47
dffeas \regs[2][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[6]~71_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][6] .is_wysiwyg = "true";
defparam \regs[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N56
dffeas \regs[1][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[6]~71_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][6] .is_wysiwyg = "true";
defparam \regs[1][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N54
cyclonev_lcell_comb \Mux25~0 (
// Equation(s):
// \Mux25~0_combout  = ( \regs[1][6]~q  & ( \Selector71~4_combout  & ( (!\Selector72~4_combout  & ((\regs[2][6]~q ))) # (\Selector72~4_combout  & (\regs[3][6]~q )) ) ) ) # ( !\regs[1][6]~q  & ( \Selector71~4_combout  & ( (!\Selector72~4_combout  & 
// ((\regs[2][6]~q ))) # (\Selector72~4_combout  & (\regs[3][6]~q )) ) ) ) # ( \regs[1][6]~q  & ( !\Selector71~4_combout  & ( (\regs[0][6]~q ) # (\Selector72~4_combout ) ) ) ) # ( !\regs[1][6]~q  & ( !\Selector71~4_combout  & ( (!\Selector72~4_combout  & 
// \regs[0][6]~q ) ) ) )

	.dataa(!\Selector72~4_combout ),
	.datab(!\regs[0][6]~q ),
	.datac(!\regs[3][6]~q ),
	.datad(!\regs[2][6]~q ),
	.datae(!\regs[1][6]~q ),
	.dataf(!\Selector71~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux25~0 .extended_lut = "off";
defparam \Mux25~0 .lut_mask = 64'h2222777705AF05AF;
defparam \Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y13_N5
dffeas \regs[10][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[6]~71_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][6] .is_wysiwyg = "true";
defparam \regs[10][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N16
dffeas \regs[9][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[6]~71_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][6] .is_wysiwyg = "true";
defparam \regs[9][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N16
dffeas \regs[8][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[6]~71_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][6] .is_wysiwyg = "true";
defparam \regs[8][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N32
dffeas \regs[11][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[6]~71_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][6] .is_wysiwyg = "true";
defparam \regs[11][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N30
cyclonev_lcell_comb \Mux25~2 (
// Equation(s):
// \Mux25~2_combout  = ( \regs[11][6]~q  & ( \Selector71~4_combout  & ( (\Selector72~4_combout ) # (\regs[10][6]~q ) ) ) ) # ( !\regs[11][6]~q  & ( \Selector71~4_combout  & ( (\regs[10][6]~q  & !\Selector72~4_combout ) ) ) ) # ( \regs[11][6]~q  & ( 
// !\Selector71~4_combout  & ( (!\Selector72~4_combout  & ((\regs[8][6]~q ))) # (\Selector72~4_combout  & (\regs[9][6]~q )) ) ) ) # ( !\regs[11][6]~q  & ( !\Selector71~4_combout  & ( (!\Selector72~4_combout  & ((\regs[8][6]~q ))) # (\Selector72~4_combout  & 
// (\regs[9][6]~q )) ) ) )

	.dataa(!\regs[10][6]~q ),
	.datab(!\regs[9][6]~q ),
	.datac(!\regs[8][6]~q ),
	.datad(!\Selector72~4_combout ),
	.datae(!\regs[11][6]~q ),
	.dataf(!\Selector71~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux25~2 .extended_lut = "off";
defparam \Mux25~2 .lut_mask = 64'h0F330F33550055FF;
defparam \Mux25~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N30
cyclonev_lcell_comb \Mux25~4 (
// Equation(s):
// \Mux25~4_combout  = ( \Mux25~0_combout  & ( \Mux25~2_combout  & ( (!\Selector70~4_combout ) # ((!\Selector69~4_combout  & (\Mux25~1_combout )) # (\Selector69~4_combout  & ((\Mux25~3_combout )))) ) ) ) # ( !\Mux25~0_combout  & ( \Mux25~2_combout  & ( 
// (!\Selector69~4_combout  & (\Mux25~1_combout  & ((\Selector70~4_combout )))) # (\Selector69~4_combout  & (((!\Selector70~4_combout ) # (\Mux25~3_combout )))) ) ) ) # ( \Mux25~0_combout  & ( !\Mux25~2_combout  & ( (!\Selector69~4_combout  & 
// (((!\Selector70~4_combout )) # (\Mux25~1_combout ))) # (\Selector69~4_combout  & (((\Mux25~3_combout  & \Selector70~4_combout )))) ) ) ) # ( !\Mux25~0_combout  & ( !\Mux25~2_combout  & ( (\Selector70~4_combout  & ((!\Selector69~4_combout  & 
// (\Mux25~1_combout )) # (\Selector69~4_combout  & ((\Mux25~3_combout ))))) ) ) )

	.dataa(!\Mux25~1_combout ),
	.datab(!\Mux25~3_combout ),
	.datac(!\Selector69~4_combout ),
	.datad(!\Selector70~4_combout ),
	.datae(!\Mux25~0_combout ),
	.dataf(!\Mux25~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux25~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux25~4 .extended_lut = "off";
defparam \Mux25~4 .lut_mask = 64'h0053F0530F53FF53;
defparam \Mux25~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N18
cyclonev_lcell_comb \Selector57~0 (
// Equation(s):
// \Selector57~0_combout  = ( \IR[18]~DUPLICATE_q  & ( !\IR[21]~DUPLICATE_q  $ (((B[6] & A[6]))) ) ) # ( !\IR[18]~DUPLICATE_q  & ( !\IR[21]~DUPLICATE_q  $ (((A[6]) # (B[6]))) ) )

	.dataa(!B[6]),
	.datab(gnd),
	.datac(!\IR[21]~DUPLICATE_q ),
	.datad(!A[6]),
	.datae(gnd),
	.dataf(!\IR[18]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector57~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector57~0 .extended_lut = "off";
defparam \Selector57~0 .lut_mask = 64'hA50FA50FF0A5F0A5;
defparam \Selector57~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N15
cyclonev_lcell_comb \Selector57~1 (
// Equation(s):
// \Selector57~1_combout  = ( \Selector21~0_combout  & ( !A[6] $ (!\B[6]~DUPLICATE_q  $ (!\IR[21]~DUPLICATE_q )) ) )

	.dataa(!A[6]),
	.datab(gnd),
	.datac(!\B[6]~DUPLICATE_q ),
	.datad(!\IR[21]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Selector21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector57~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector57~1 .extended_lut = "off";
defparam \Selector57~1 .lut_mask = 64'h00000000A55AA55A;
defparam \Selector57~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N6
cyclonev_lcell_comb \Selector57~2 (
// Equation(s):
// \Selector57~2_combout  = ( \Selector57~1_combout  ) # ( !\Selector57~1_combout  & ( (!\Selector62~5_combout  & (\Selector44~2_combout  & ((\Selector57~0_combout )))) # (\Selector62~5_combout  & (((\Selector44~2_combout  & \Selector57~0_combout )) # 
// (\ShiftRight0~6_combout ))) ) )

	.dataa(!\Selector62~5_combout ),
	.datab(!\Selector44~2_combout ),
	.datac(!\ShiftRight0~6_combout ),
	.datad(!\Selector57~0_combout ),
	.datae(gnd),
	.dataf(!\Selector57~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector57~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector57~2 .extended_lut = "off";
defparam \Selector57~2 .lut_mask = 64'h05370537FFFFFFFF;
defparam \Selector57~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N45
cyclonev_lcell_comb \ShiftRight0~43 (
// Equation(s):
// \ShiftRight0~43_combout  = ( A[13] & ( \B[0]~DUPLICATE_q  & ( (\B[1]~DUPLICATE_q ) # (A[11]) ) ) ) # ( !A[13] & ( \B[0]~DUPLICATE_q  & ( (A[11] & !\B[1]~DUPLICATE_q ) ) ) ) # ( A[13] & ( !\B[0]~DUPLICATE_q  & ( (!\B[1]~DUPLICATE_q  & (\A[10]~DUPLICATE_q 
// )) # (\B[1]~DUPLICATE_q  & ((A[12]))) ) ) ) # ( !A[13] & ( !\B[0]~DUPLICATE_q  & ( (!\B[1]~DUPLICATE_q  & (\A[10]~DUPLICATE_q )) # (\B[1]~DUPLICATE_q  & ((A[12]))) ) ) )

	.dataa(!\A[10]~DUPLICATE_q ),
	.datab(!A[11]),
	.datac(!A[12]),
	.datad(!\B[1]~DUPLICATE_q ),
	.datae(!A[13]),
	.dataf(!\B[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~43 .extended_lut = "off";
defparam \ShiftRight0~43 .lut_mask = 64'h550F550F330033FF;
defparam \ShiftRight0~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N36
cyclonev_lcell_comb \ShiftRight0~42 (
// Equation(s):
// \ShiftRight0~42_combout  = ( \B[1]~DUPLICATE_q  & ( \A[7]~DUPLICATE_q  & ( (!\B[0]~DUPLICATE_q  & ((\A[8]~DUPLICATE_q ))) # (\B[0]~DUPLICATE_q  & (\A[9]~DUPLICATE_q )) ) ) ) # ( !\B[1]~DUPLICATE_q  & ( \A[7]~DUPLICATE_q  & ( (\B[0]~DUPLICATE_q ) # (A[6]) 
// ) ) ) # ( \B[1]~DUPLICATE_q  & ( !\A[7]~DUPLICATE_q  & ( (!\B[0]~DUPLICATE_q  & ((\A[8]~DUPLICATE_q ))) # (\B[0]~DUPLICATE_q  & (\A[9]~DUPLICATE_q )) ) ) ) # ( !\B[1]~DUPLICATE_q  & ( !\A[7]~DUPLICATE_q  & ( (A[6] & !\B[0]~DUPLICATE_q ) ) ) )

	.dataa(!\A[9]~DUPLICATE_q ),
	.datab(!\A[8]~DUPLICATE_q ),
	.datac(!A[6]),
	.datad(!\B[0]~DUPLICATE_q ),
	.datae(!\B[1]~DUPLICATE_q ),
	.dataf(!\A[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~42 .extended_lut = "off";
defparam \ShiftRight0~42 .lut_mask = 64'h0F0033550FFF3355;
defparam \ShiftRight0~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y20_N28
dffeas \A[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[19]~31_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[19]),
	.prn(vcc));
// synopsys translate_off
defparam \A[19] .is_wysiwyg = "true";
defparam \A[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N42
cyclonev_lcell_comb \ShiftRight0~32 (
// Equation(s):
// \ShiftRight0~32_combout  = ( B[1] & ( B[0] & ( A[21] ) ) ) # ( !B[1] & ( B[0] & ( A[19] ) ) ) # ( B[1] & ( !B[0] & ( A[20] ) ) ) # ( !B[1] & ( !B[0] & ( \A[18]~DUPLICATE_q  ) ) )

	.dataa(!\A[18]~DUPLICATE_q ),
	.datab(!A[19]),
	.datac(!A[20]),
	.datad(!A[21]),
	.datae(!B[1]),
	.dataf(!B[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~32 .extended_lut = "off";
defparam \ShiftRight0~32 .lut_mask = 64'h55550F0F333300FF;
defparam \ShiftRight0~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y22_N0
cyclonev_lcell_comb \ShiftRight0~44 (
// Equation(s):
// \ShiftRight0~44_combout  = ( B[1] & ( \A[16]~DUPLICATE_q  & ( (!B[0]) # (\A[17]~DUPLICATE_q ) ) ) ) # ( !B[1] & ( \A[16]~DUPLICATE_q  & ( (!B[0] & ((\A[14]~DUPLICATE_q ))) # (B[0] & (\A[15]~DUPLICATE_q )) ) ) ) # ( B[1] & ( !\A[16]~DUPLICATE_q  & ( 
// (\A[17]~DUPLICATE_q  & B[0]) ) ) ) # ( !B[1] & ( !\A[16]~DUPLICATE_q  & ( (!B[0] & ((\A[14]~DUPLICATE_q ))) # (B[0] & (\A[15]~DUPLICATE_q )) ) ) )

	.dataa(!\A[17]~DUPLICATE_q ),
	.datab(!\A[15]~DUPLICATE_q ),
	.datac(!B[0]),
	.datad(!\A[14]~DUPLICATE_q ),
	.datae(!B[1]),
	.dataf(!\A[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~44 .extended_lut = "off";
defparam \ShiftRight0~44 .lut_mask = 64'h03F3050503F3F5F5;
defparam \ShiftRight0~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N42
cyclonev_lcell_comb \ShiftRight0~52 (
// Equation(s):
// \ShiftRight0~52_combout  = ( \ShiftRight0~32_combout  & ( \ShiftRight0~44_combout  & ( ((!B[2] & ((\ShiftRight0~42_combout ))) # (B[2] & (\ShiftRight0~43_combout ))) # (\B[3]~DUPLICATE_q ) ) ) ) # ( !\ShiftRight0~32_combout  & ( \ShiftRight0~44_combout  & 
// ( (!B[2] & (((\B[3]~DUPLICATE_q ) # (\ShiftRight0~42_combout )))) # (B[2] & (\ShiftRight0~43_combout  & ((!\B[3]~DUPLICATE_q )))) ) ) ) # ( \ShiftRight0~32_combout  & ( !\ShiftRight0~44_combout  & ( (!B[2] & (((\ShiftRight0~42_combout  & 
// !\B[3]~DUPLICATE_q )))) # (B[2] & (((\B[3]~DUPLICATE_q )) # (\ShiftRight0~43_combout ))) ) ) ) # ( !\ShiftRight0~32_combout  & ( !\ShiftRight0~44_combout  & ( (!\B[3]~DUPLICATE_q  & ((!B[2] & ((\ShiftRight0~42_combout ))) # (B[2] & 
// (\ShiftRight0~43_combout )))) ) ) )

	.dataa(!B[2]),
	.datab(!\ShiftRight0~43_combout ),
	.datac(!\ShiftRight0~42_combout ),
	.datad(!\B[3]~DUPLICATE_q ),
	.datae(!\ShiftRight0~32_combout ),
	.dataf(!\ShiftRight0~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~52 .extended_lut = "off";
defparam \ShiftRight0~52 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \ShiftRight0~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N18
cyclonev_lcell_comb \Selector57~5 (
// Equation(s):
// \Selector57~5_combout  = ( \ShiftLeft0~12_combout  & ( \ShiftRight0~52_combout  & ( (!\Selector63~3_combout  & (!\B[4]~DUPLICATE_q  & ((\Selector62~2_combout )))) # (\Selector63~3_combout  & ((!\Selector44~0_combout ) # ((!\B[4]~DUPLICATE_q  & 
// \Selector62~2_combout )))) ) ) ) # ( !\ShiftLeft0~12_combout  & ( \ShiftRight0~52_combout  & ( (!\B[4]~DUPLICATE_q  & \Selector62~2_combout ) ) ) ) # ( \ShiftLeft0~12_combout  & ( !\ShiftRight0~52_combout  & ( (\Selector63~3_combout  & 
// !\Selector44~0_combout ) ) ) )

	.dataa(!\Selector63~3_combout ),
	.datab(!\B[4]~DUPLICATE_q ),
	.datac(!\Selector44~0_combout ),
	.datad(!\Selector62~2_combout ),
	.datae(!\ShiftLeft0~12_combout ),
	.dataf(!\ShiftRight0~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector57~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector57~5 .extended_lut = "off";
defparam \Selector57~5 .lut_mask = 64'h0000505000CC50DC;
defparam \Selector57~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y20_N48
cyclonev_lcell_comb \Selector57~6 (
// Equation(s):
// \Selector57~6_combout  = ( \Selector57~5_combout  & ( \ShiftRight0~23_combout  & ( !\ShiftRight0~6_combout  ) ) ) # ( !\Selector57~5_combout  & ( \ShiftRight0~23_combout  & ( (\Selector62~4_combout  & !\ShiftRight0~6_combout ) ) ) ) # ( 
// \Selector57~5_combout  & ( !\ShiftRight0~23_combout  & ( !\ShiftRight0~6_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector62~4_combout ),
	.datad(!\ShiftRight0~6_combout ),
	.datae(!\Selector57~5_combout ),
	.dataf(!\ShiftRight0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector57~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector57~6 .extended_lut = "off";
defparam \Selector57~6 .lut_mask = 64'h0000FF000F00FF00;
defparam \Selector57~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N42
cyclonev_lcell_comb \Selector57~7 (
// Equation(s):
// \Selector57~7_combout  = ( !\IR[21]~DUPLICATE_q  & ( (\Selector56~0_combout  & ((((\Selector44~1_combout  & \Add1~89_sumout )) # (\Selector57~6_combout )) # (\Selector57~2_combout ))) ) ) # ( \IR[21]~DUPLICATE_q  & ( (\Selector56~0_combout  & 
// ((((\Selector44~1_combout  & \Add2~89_sumout )) # (\Selector57~6_combout )) # (\Selector57~2_combout ))) ) )

	.dataa(!\Selector44~1_combout ),
	.datab(!\Selector57~2_combout ),
	.datac(!\Add2~89_sumout ),
	.datad(!\Selector56~0_combout ),
	.datae(!\IR[21]~DUPLICATE_q ),
	.dataf(!\Selector57~6_combout ),
	.datag(!\Add1~89_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector57~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector57~7 .extended_lut = "on";
defparam \Selector57~7 .lut_mask = 64'h0037003700FF00FF;
defparam \Selector57~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N27
cyclonev_lcell_comb \memin[6]~71 (
// Equation(s):
// \memin[6]~71_combout  = ( \Mux25~4_combout  & ( \Selector57~7_combout  & ( ((!\memin[6]~70_combout ) # (\WideOr19~0_combout )) # (\WideOr23~0_combout ) ) ) ) # ( !\Mux25~4_combout  & ( \Selector57~7_combout  & ( (!\memin[6]~70_combout ) # 
// (\WideOr19~0_combout ) ) ) ) # ( \Mux25~4_combout  & ( !\Selector57~7_combout  & ( ((!\memin[6]~70_combout ) # ((\WideOr19~0_combout  & \Selector57~4_combout ))) # (\WideOr23~0_combout ) ) ) ) # ( !\Mux25~4_combout  & ( !\Selector57~7_combout  & ( 
// (!\memin[6]~70_combout ) # ((\WideOr19~0_combout  & \Selector57~4_combout )) ) ) )

	.dataa(!\WideOr23~0_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\memin[6]~70_combout ),
	.datad(!\Selector57~4_combout ),
	.datae(!\Mux25~4_combout ),
	.dataf(!\Selector57~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[6]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[6]~71 .extended_lut = "off";
defparam \memin[6]~71 .lut_mask = 64'hF0F3F5F7F3F3F7F7;
defparam \memin[6]~71 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y17_N26
dffeas \MAR[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[6]~71_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[6]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[6] .is_wysiwyg = "true";
defparam \MAR[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[0]~4_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X30_Y26_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\dmem~72_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~72_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[0]~4_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE11A26E3363463E8FA781DE94A8FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N42
cyclonev_lcell_comb \memin[0]~0 (
// Equation(s):
// \memin[0]~0_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\dmem~1_q ) # (\dmem~0DUPLICATE_q ) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\dmem~0DUPLICATE_q  & (!\dmem~1_q )) # (\dmem~0DUPLICATE_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\dmem~0DUPLICATE_q  & (!\dmem~1_q )) # (\dmem~0DUPLICATE_q  & ((\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\dmem~1_q  & !\dmem~0DUPLICATE_q ) ) ) )

	.dataa(!\dmem~1_q ),
	.datab(!\dmem~0DUPLICATE_q ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a32~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[0]~0 .extended_lut = "off";
defparam \memin[0]~0 .lut_mask = 64'h88888B8BB8B8BBBB;
defparam \memin[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N42
cyclonev_lcell_comb \memin[0]~2 (
// Equation(s):
// \memin[0]~2_combout  = ( \state[0]~DUPLICATE_q  & ( !\KEY[0]~input_o  & ( (state[3] & (state[4] & (!\state[2]~DUPLICATE_q  & !\state[1]~DUPLICATE_q ))) ) ) )

	.dataa(!state[3]),
	.datab(!state[4]),
	.datac(!\state[2]~DUPLICATE_q ),
	.datad(!\state[1]~DUPLICATE_q ),
	.datae(!\state[0]~DUPLICATE_q ),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[0]~2 .extended_lut = "off";
defparam \memin[0]~2 .lut_mask = 64'h0000100000000000;
defparam \memin[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N24
cyclonev_lcell_comb \memin[0]~173 (
// Equation(s):
// \memin[0]~173_combout  = ( !\memin[4]~1_combout  & ( ((((\memin[0]~3_combout )) # (\memin[0]~2_combout ))) ) ) # ( \memin[4]~1_combout  & ( ((!dmem_rtl_0_bypass[30] & (((!dmem_rtl_0_bypass[29])))) # (dmem_rtl_0_bypass[30] & ((!\dmem~39_combout  & 
// ((\memin[0]~0_combout ))) # (\dmem~39_combout  & (!dmem_rtl_0_bypass[29]))))) # (\memin[0]~3_combout ) ) )

	.dataa(!dmem_rtl_0_bypass[30]),
	.datab(!\dmem~39_combout ),
	.datac(!dmem_rtl_0_bypass[29]),
	.datad(!\memin[0]~3_combout ),
	.datae(!\memin[4]~1_combout ),
	.dataf(!\memin[0]~0_combout ),
	.datag(!\memin[0]~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[0]~173_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[0]~173 .extended_lut = "on";
defparam \memin[0]~173 .lut_mask = 64'h0FFFB0FF0FFFF4FF;
defparam \memin[0]~173 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N1
dffeas \regs[12][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[0]~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][0] .is_wysiwyg = "true";
defparam \regs[12][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N5
dffeas \regs[15][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[0]~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][0] .is_wysiwyg = "true";
defparam \regs[15][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N12
cyclonev_lcell_comb \regs[13][0]~feeder (
// Equation(s):
// \regs[13][0]~feeder_combout  = ( \memin[0]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][0]~feeder .extended_lut = "off";
defparam \regs[13][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y14_N13
dffeas \regs[13][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][0] .is_wysiwyg = "true";
defparam \regs[13][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N19
dffeas \regs[14][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[0]~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][0] .is_wysiwyg = "true";
defparam \regs[14][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N12
cyclonev_lcell_comb \Mux31~3 (
// Equation(s):
// \Mux31~3_combout  = ( \regs[14][0]~q  & ( \Selector72~4_combout  & ( (!\Selector71~4_combout  & ((\regs[13][0]~q ))) # (\Selector71~4_combout  & (\regs[15][0]~q )) ) ) ) # ( !\regs[14][0]~q  & ( \Selector72~4_combout  & ( (!\Selector71~4_combout  & 
// ((\regs[13][0]~q ))) # (\Selector71~4_combout  & (\regs[15][0]~q )) ) ) ) # ( \regs[14][0]~q  & ( !\Selector72~4_combout  & ( (\Selector71~4_combout ) # (\regs[12][0]~q ) ) ) ) # ( !\regs[14][0]~q  & ( !\Selector72~4_combout  & ( (\regs[12][0]~q  & 
// !\Selector71~4_combout ) ) ) )

	.dataa(!\regs[12][0]~q ),
	.datab(!\Selector71~4_combout ),
	.datac(!\regs[15][0]~q ),
	.datad(!\regs[13][0]~q ),
	.datae(!\regs[14][0]~q ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~3 .extended_lut = "off";
defparam \Mux31~3 .lut_mask = 64'h4444777703CF03CF;
defparam \Mux31~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N0
cyclonev_lcell_comb \regs[8][0]~feeder (
// Equation(s):
// \regs[8][0]~feeder_combout  = ( \memin[0]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][0]~feeder .extended_lut = "off";
defparam \regs[8][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N2
dffeas \regs[8][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][0] .is_wysiwyg = "true";
defparam \regs[8][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N46
dffeas \regs[9][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[0]~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][0] .is_wysiwyg = "true";
defparam \regs[9][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N13
dffeas \regs[10][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[0]~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][0] .is_wysiwyg = "true";
defparam \regs[10][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N40
dffeas \regs[11][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[0]~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][0] .is_wysiwyg = "true";
defparam \regs[11][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N39
cyclonev_lcell_comb \Mux31~2 (
// Equation(s):
// \Mux31~2_combout  = ( \regs[11][0]~q  & ( \Selector72~4_combout  & ( (\regs[9][0]~q ) # (\Selector71~4_combout ) ) ) ) # ( !\regs[11][0]~q  & ( \Selector72~4_combout  & ( (!\Selector71~4_combout  & \regs[9][0]~q ) ) ) ) # ( \regs[11][0]~q  & ( 
// !\Selector72~4_combout  & ( (!\Selector71~4_combout  & (\regs[8][0]~q )) # (\Selector71~4_combout  & ((\regs[10][0]~q ))) ) ) ) # ( !\regs[11][0]~q  & ( !\Selector72~4_combout  & ( (!\Selector71~4_combout  & (\regs[8][0]~q )) # (\Selector71~4_combout  & 
// ((\regs[10][0]~q ))) ) ) )

	.dataa(!\Selector71~4_combout ),
	.datab(!\regs[8][0]~q ),
	.datac(!\regs[9][0]~q ),
	.datad(!\regs[10][0]~q ),
	.datae(!\regs[11][0]~q ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~2 .extended_lut = "off";
defparam \Mux31~2 .lut_mask = 64'h227722770A0A5F5F;
defparam \Mux31~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N37
dffeas \regs[6][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[0]~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][0] .is_wysiwyg = "true";
defparam \regs[6][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N37
dffeas \regs[5][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[0]~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][0] .is_wysiwyg = "true";
defparam \regs[5][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y20_N46
dffeas \regs[4][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[0]~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][0] .is_wysiwyg = "true";
defparam \regs[4][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N37
dffeas \regs[7][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[0]~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][0] .is_wysiwyg = "true";
defparam \regs[7][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N36
cyclonev_lcell_comb \Mux31~1 (
// Equation(s):
// \Mux31~1_combout  = ( \regs[7][0]~q  & ( \Selector72~4_combout  & ( (\Selector71~4_combout ) # (\regs[5][0]~q ) ) ) ) # ( !\regs[7][0]~q  & ( \Selector72~4_combout  & ( (\regs[5][0]~q  & !\Selector71~4_combout ) ) ) ) # ( \regs[7][0]~q  & ( 
// !\Selector72~4_combout  & ( (!\Selector71~4_combout  & ((\regs[4][0]~q ))) # (\Selector71~4_combout  & (\regs[6][0]~q )) ) ) ) # ( !\regs[7][0]~q  & ( !\Selector72~4_combout  & ( (!\Selector71~4_combout  & ((\regs[4][0]~q ))) # (\Selector71~4_combout  & 
// (\regs[6][0]~q )) ) ) )

	.dataa(!\regs[6][0]~q ),
	.datab(!\regs[5][0]~q ),
	.datac(!\Selector71~4_combout ),
	.datad(!\regs[4][0]~q ),
	.datae(!\regs[7][0]~q ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~1 .extended_lut = "off";
defparam \Mux31~1 .lut_mask = 64'h05F505F530303F3F;
defparam \Mux31~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y16_N29
dffeas \regs[0][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[0]~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][0] .is_wysiwyg = "true";
defparam \regs[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N34
dffeas \regs[2][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[0]~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][0] .is_wysiwyg = "true";
defparam \regs[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N17
dffeas \regs[1][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[0]~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][0] .is_wysiwyg = "true";
defparam \regs[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N23
dffeas \regs[3][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[0]~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][0] .is_wysiwyg = "true";
defparam \regs[3][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N21
cyclonev_lcell_comb \Mux31~0 (
// Equation(s):
// \Mux31~0_combout  = ( \regs[3][0]~q  & ( \Selector71~4_combout  & ( (\Selector72~4_combout ) # (\regs[2][0]~q ) ) ) ) # ( !\regs[3][0]~q  & ( \Selector71~4_combout  & ( (\regs[2][0]~q  & !\Selector72~4_combout ) ) ) ) # ( \regs[3][0]~q  & ( 
// !\Selector71~4_combout  & ( (!\Selector72~4_combout  & (\regs[0][0]~q )) # (\Selector72~4_combout  & ((\regs[1][0]~q ))) ) ) ) # ( !\regs[3][0]~q  & ( !\Selector71~4_combout  & ( (!\Selector72~4_combout  & (\regs[0][0]~q )) # (\Selector72~4_combout  & 
// ((\regs[1][0]~q ))) ) ) )

	.dataa(!\regs[0][0]~q ),
	.datab(!\regs[2][0]~q ),
	.datac(!\regs[1][0]~q ),
	.datad(!\Selector72~4_combout ),
	.datae(!\regs[3][0]~q ),
	.dataf(!\Selector71~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~0 .extended_lut = "off";
defparam \Mux31~0 .lut_mask = 64'h550F550F330033FF;
defparam \Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N0
cyclonev_lcell_comb \memin[0]~177 (
// Equation(s):
// \memin[0]~177_combout  = ( !\Selector69~4_combout  & ( ((\WideOr23~0_combout  & ((!\Selector70~4_combout  & (\Mux31~0_combout )) # (\Selector70~4_combout  & ((\Mux31~1_combout )))))) ) ) # ( \Selector69~4_combout  & ( ((\WideOr23~0_combout  & 
// ((!\Selector70~4_combout  & ((\Mux31~2_combout ))) # (\Selector70~4_combout  & (\Mux31~3_combout ))))) ) )

	.dataa(!\Selector70~4_combout ),
	.datab(!\Mux31~3_combout ),
	.datac(!\Mux31~2_combout ),
	.datad(!\Mux31~1_combout ),
	.datae(!\Selector69~4_combout ),
	.dataf(!\WideOr23~0_combout ),
	.datag(!\Mux31~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[0]~177_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[0]~177 .extended_lut = "on";
defparam \memin[0]~177 .lut_mask = 64'h000000000A5F1B1B;
defparam \memin[0]~177 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N21
cyclonev_lcell_comb \Selector63~13 (
// Equation(s):
// \Selector63~13_combout  = ( IR[30] & ( IR[26] ) )

	.dataa(gnd),
	.datab(!IR[26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!IR[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector63~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector63~13 .extended_lut = "off";
defparam \Selector63~13 .lut_mask = 64'h0000000033333333;
defparam \Selector63~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N33
cyclonev_lcell_comb \ALUout~0 (
// Equation(s):
// \ALUout~0_combout  = ( !A[0] & ( !\B[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\B[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUout~0 .extended_lut = "off";
defparam \ALUout~0 .lut_mask = 64'hFF00FF0000000000;
defparam \ALUout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N0
cyclonev_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_sumout  = SUM(( A[0] ) + ( \B[0]~DUPLICATE_q  ) + ( !VCC ))
// \Add2~2  = CARRY(( A[0] ) + ( \B[0]~DUPLICATE_q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[0]~DUPLICATE_q ),
	.datad(!A[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~1_sumout ),
	.cout(\Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \Add2~1 .extended_lut = "off";
defparam \Add2~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N54
cyclonev_lcell_comb \Selector63~14 (
// Equation(s):
// \Selector63~14_combout  = ( IR[26] & ( \Add2~1_sumout  & ( \Mux34~0_combout  ) ) ) # ( !IR[26] & ( \Add2~1_sumout  & ( ((IR[27] & (\Selector32~0_combout  & !\ALUout~0_combout ))) # (\Mux34~0_combout ) ) ) ) # ( !IR[26] & ( !\Add2~1_sumout  & ( (IR[27] & 
// (\Selector32~0_combout  & !\ALUout~0_combout )) ) ) )

	.dataa(!IR[27]),
	.datab(!\Selector32~0_combout ),
	.datac(!\ALUout~0_combout ),
	.datad(!\Mux34~0_combout ),
	.datae(!IR[26]),
	.dataf(!\Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector63~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector63~14 .extended_lut = "off";
defparam \Selector63~14 .lut_mask = 64'h1010000010FF00FF;
defparam \Selector63~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N0
cyclonev_lcell_comb \Equal0~9 (
// Equation(s):
// \Equal0~9_combout  = ( \A[3]~DUPLICATE_q  & ( (B[3] & (!\B[2]~DUPLICATE_q  $ (\A[2]~DUPLICATE_q ))) ) ) # ( !\A[3]~DUPLICATE_q  & ( (!B[3] & (!\B[2]~DUPLICATE_q  $ (\A[2]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\B[2]~DUPLICATE_q ),
	.datac(!B[3]),
	.datad(!\A[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\A[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~9 .extended_lut = "off";
defparam \Equal0~9 .lut_mask = 64'hC030C0300C030C03;
defparam \Equal0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N30
cyclonev_lcell_comb \Equal0~6 (
// Equation(s):
// \Equal0~6_combout  = ( \B[7]~DUPLICATE_q  & ( (A[7] & (!B[6] $ (A[6]))) ) ) # ( !\B[7]~DUPLICATE_q  & ( (!A[7] & (!B[6] $ (A[6]))) ) )

	.dataa(!B[6]),
	.datab(gnd),
	.datac(!A[7]),
	.datad(!A[6]),
	.datae(gnd),
	.dataf(!\B[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~6 .extended_lut = "off";
defparam \Equal0~6 .lut_mask = 64'hA050A0500A050A05;
defparam \Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N9
cyclonev_lcell_comb \Equal0~10 (
// Equation(s):
// \Equal0~10_combout  = ( A[1] & ( (B[1] & (!\A[0]~DUPLICATE_q  $ (\B[0]~DUPLICATE_q ))) ) ) # ( !A[1] & ( (!B[1] & (!\A[0]~DUPLICATE_q  $ (\B[0]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!B[1]),
	.datac(!\A[0]~DUPLICATE_q ),
	.datad(!\B[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~10 .extended_lut = "off";
defparam \Equal0~10 .lut_mask = 64'hC00CC00C30033003;
defparam \Equal0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N21
cyclonev_lcell_comb \Equal0~7 (
// Equation(s):
// \Equal0~7_combout  = ( B[4] & ( (\A[4]~DUPLICATE_q  & (!\A[5]~DUPLICATE_q  $ (\B[5]~DUPLICATE_q ))) ) ) # ( !B[4] & ( (!\A[4]~DUPLICATE_q  & (!\A[5]~DUPLICATE_q  $ (\B[5]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\A[5]~DUPLICATE_q ),
	.datac(!\B[5]~DUPLICATE_q ),
	.datad(!\A[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!B[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~7 .extended_lut = "off";
defparam \Equal0~7 .lut_mask = 64'hC300C30000C300C3;
defparam \Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N48
cyclonev_lcell_comb \LessThan1~2 (
// Equation(s):
// \LessThan1~2_combout  = ( \B[9]~DUPLICATE_q  & ( A[9] & ( !\A[8]~DUPLICATE_q  $ (B[8]) ) ) ) # ( !\B[9]~DUPLICATE_q  & ( !A[9] & ( !\A[8]~DUPLICATE_q  $ (B[8]) ) ) )

	.dataa(!\A[8]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!B[8]),
	.datad(gnd),
	.datae(!\B[9]~DUPLICATE_q ),
	.dataf(!A[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~2 .extended_lut = "off";
defparam \LessThan1~2 .lut_mask = 64'hA5A500000000A5A5;
defparam \LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N42
cyclonev_lcell_comb \Equal0~11 (
// Equation(s):
// \Equal0~11_combout  = ( \LessThan1~2_combout  & ( (\Equal0~9_combout  & (\Equal0~6_combout  & (\Equal0~10_combout  & \Equal0~7_combout ))) ) )

	.dataa(!\Equal0~9_combout ),
	.datab(!\Equal0~6_combout ),
	.datac(!\Equal0~10_combout ),
	.datad(!\Equal0~7_combout ),
	.datae(gnd),
	.dataf(!\LessThan1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~11 .extended_lut = "off";
defparam \Equal0~11 .lut_mask = 64'h0000000000010001;
defparam \Equal0~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y21_N2
dffeas \B[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[29]~20_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[29]),
	.prn(vcc));
// synopsys translate_off
defparam \B[29] .is_wysiwyg = "true";
defparam \B[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N30
cyclonev_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = ( B[31] & ( A[30] & ( (A[31] & B[30]) ) ) ) # ( !B[31] & ( A[30] & ( (!A[31] & B[30]) ) ) ) # ( B[31] & ( !A[30] & ( (A[31] & !B[30]) ) ) ) # ( !B[31] & ( !A[30] & ( (!A[31] & !B[30]) ) ) )

	.dataa(!A[31]),
	.datab(gnd),
	.datac(!B[30]),
	.datad(gnd),
	.datae(!B[31]),
	.dataf(!A[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~0 .extended_lut = "off";
defparam \LessThan1~0 .lut_mask = 64'hA0A050500A0A0505;
defparam \LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N39
cyclonev_lcell_comb \LessThan1~1 (
// Equation(s):
// \LessThan1~1_combout  = ( \B[27]~DUPLICATE_q  & ( (\A[27]~DUPLICATE_q  & (!\A[28]~DUPLICATE_q  $ (B[28]))) ) ) # ( !\B[27]~DUPLICATE_q  & ( (!\A[27]~DUPLICATE_q  & (!\A[28]~DUPLICATE_q  $ (B[28]))) ) )

	.dataa(!\A[28]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\A[27]~DUPLICATE_q ),
	.datad(!B[28]),
	.datae(gnd),
	.dataf(!\B[27]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~1 .extended_lut = "off";
defparam \LessThan1~1 .lut_mask = 64'hA050A0500A050A05;
defparam \LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N57
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( A[25] & ( (B[25] & (!B[26] $ (A[26]))) ) ) # ( !A[25] & ( (!B[25] & (!B[26] $ (A[26]))) ) )

	.dataa(!B[26]),
	.datab(gnd),
	.datac(!B[25]),
	.datad(!A[26]),
	.datae(gnd),
	.dataf(!A[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'hA050A0500A050A05;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N48
cyclonev_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = ( \A[24]~DUPLICATE_q  & ( B[22] & ( (\B[24]~DUPLICATE_q  & (\A[22]~DUPLICATE_q  & (!B[23] $ (\A[23]~DUPLICATE_q )))) ) ) ) # ( !\A[24]~DUPLICATE_q  & ( B[22] & ( (!\B[24]~DUPLICATE_q  & (\A[22]~DUPLICATE_q  & (!B[23] $ 
// (\A[23]~DUPLICATE_q )))) ) ) ) # ( \A[24]~DUPLICATE_q  & ( !B[22] & ( (\B[24]~DUPLICATE_q  & (!\A[22]~DUPLICATE_q  & (!B[23] $ (\A[23]~DUPLICATE_q )))) ) ) ) # ( !\A[24]~DUPLICATE_q  & ( !B[22] & ( (!\B[24]~DUPLICATE_q  & (!\A[22]~DUPLICATE_q  & (!B[23] $ 
// (\A[23]~DUPLICATE_q )))) ) ) )

	.dataa(!\B[24]~DUPLICATE_q ),
	.datab(!B[23]),
	.datac(!\A[22]~DUPLICATE_q ),
	.datad(!\A[23]~DUPLICATE_q ),
	.datae(!\A[24]~DUPLICATE_q ),
	.dataf(!B[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~1 .extended_lut = "off";
defparam \Equal0~1 .lut_mask = 64'h8020401008020401;
defparam \Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N36
cyclonev_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = ( A[29] & ( \Equal0~1_combout  & ( (B[29] & (\LessThan1~0_combout  & (\LessThan1~1_combout  & \Equal0~0_combout ))) ) ) ) # ( !A[29] & ( \Equal0~1_combout  & ( (!B[29] & (\LessThan1~0_combout  & (\LessThan1~1_combout  & 
// \Equal0~0_combout ))) ) ) )

	.dataa(!B[29]),
	.datab(!\LessThan1~0_combout ),
	.datac(!\LessThan1~1_combout ),
	.datad(!\Equal0~0_combout ),
	.datae(!A[29]),
	.dataf(!\Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~2 .extended_lut = "off";
defparam \Equal0~2 .lut_mask = 64'h0000000000020001;
defparam \Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N57
cyclonev_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = ( \A[16]~DUPLICATE_q  & ( \A[17]~DUPLICATE_q  & ( (B[17] & B[16]) ) ) ) # ( !\A[16]~DUPLICATE_q  & ( \A[17]~DUPLICATE_q  & ( (B[17] & !B[16]) ) ) ) # ( \A[16]~DUPLICATE_q  & ( !\A[17]~DUPLICATE_q  & ( (!B[17] & B[16]) ) ) ) # ( 
// !\A[16]~DUPLICATE_q  & ( !\A[17]~DUPLICATE_q  & ( (!B[17] & !B[16]) ) ) )

	.dataa(gnd),
	.datab(!B[17]),
	.datac(!B[16]),
	.datad(gnd),
	.datae(!\A[16]~DUPLICATE_q ),
	.dataf(!\A[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~2 .extended_lut = "off";
defparam \LessThan0~2 .lut_mask = 64'hC0C00C0C30300303;
defparam \LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N24
cyclonev_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = ( \B[10]~DUPLICATE_q  & ( (\A[10]~DUPLICATE_q  & (!A[11] $ (B[11]))) ) ) # ( !\B[10]~DUPLICATE_q  & ( (!\A[10]~DUPLICATE_q  & (!A[11] $ (B[11]))) ) )

	.dataa(!A[11]),
	.datab(gnd),
	.datac(!\A[10]~DUPLICATE_q ),
	.datad(!B[11]),
	.datae(gnd),
	.dataf(!\B[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~3 .extended_lut = "off";
defparam \Equal0~3 .lut_mask = 64'hA050A0500A050A05;
defparam \Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y19_N23
dffeas \B[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[18]~34_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[18]),
	.prn(vcc));
// synopsys translate_off
defparam \B[18] .is_wysiwyg = "true";
defparam \B[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N9
cyclonev_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = ( \A[19]~DUPLICATE_q  & ( (B[19] & (!B[18] $ (\A[18]~DUPLICATE_q ))) ) ) # ( !\A[19]~DUPLICATE_q  & ( (!B[19] & (!B[18] $ (\A[18]~DUPLICATE_q ))) ) )

	.dataa(!B[18]),
	.datab(gnd),
	.datac(!\A[18]~DUPLICATE_q ),
	.datad(!B[19]),
	.datae(gnd),
	.dataf(!\A[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~1 .extended_lut = "off";
defparam \LessThan0~1 .lut_mask = 64'hA500A50000A500A5;
defparam \LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N18
cyclonev_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = ( B[21] & ( \A[21]~DUPLICATE_q  & ( !\B[20]~DUPLICATE_q  $ (A[20]) ) ) ) # ( !B[21] & ( !\A[21]~DUPLICATE_q  & ( !\B[20]~DUPLICATE_q  $ (A[20]) ) ) )

	.dataa(gnd),
	.datab(!\B[20]~DUPLICATE_q ),
	.datac(!A[20]),
	.datad(gnd),
	.datae(!B[21]),
	.dataf(!\A[21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~0 .extended_lut = "off";
defparam \LessThan0~0 .lut_mask = 64'hC3C300000000C3C3;
defparam \LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y22_N46
dffeas \A[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[14]~93_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[14]),
	.prn(vcc));
// synopsys translate_off
defparam \A[14] .is_wysiwyg = "true";
defparam \A[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N45
cyclonev_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = ( A[15] & ( (\B[15]~DUPLICATE_q  & (!\B[14]~DUPLICATE_q  $ (A[14]))) ) ) # ( !A[15] & ( (!\B[15]~DUPLICATE_q  & (!\B[14]~DUPLICATE_q  $ (A[14]))) ) )

	.dataa(!\B[14]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!A[14]),
	.datad(!\B[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!A[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~4 .extended_lut = "off";
defparam \Equal0~4 .lut_mask = 64'hA500A50000A500A5;
defparam \Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N18
cyclonev_lcell_comb \LessThan0~3 (
// Equation(s):
// \LessThan0~3_combout  = ( \A[12]~DUPLICATE_q  & ( (B[12] & (!B[13] $ (\A[13]~DUPLICATE_q ))) ) ) # ( !\A[12]~DUPLICATE_q  & ( (!B[12] & (!B[13] $ (\A[13]~DUPLICATE_q ))) ) )

	.dataa(!B[12]),
	.datab(!B[13]),
	.datac(gnd),
	.datad(!\A[13]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\A[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~3 .extended_lut = "off";
defparam \LessThan0~3 .lut_mask = 64'h8822882244114411;
defparam \LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N36
cyclonev_lcell_comb \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = ( \Equal0~4_combout  & ( \LessThan0~3_combout  & ( (\LessThan0~2_combout  & (\Equal0~3_combout  & (\LessThan0~1_combout  & \LessThan0~0_combout ))) ) ) )

	.dataa(!\LessThan0~2_combout ),
	.datab(!\Equal0~3_combout ),
	.datac(!\LessThan0~1_combout ),
	.datad(!\LessThan0~0_combout ),
	.datae(!\Equal0~4_combout ),
	.dataf(!\LessThan0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~5 .extended_lut = "off";
defparam \Equal0~5 .lut_mask = 64'h0000000000000001;
defparam \Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N33
cyclonev_lcell_comb \Selector63~15 (
// Equation(s):
// \Selector63~15_combout  = ( \Equal0~5_combout  & ( (!\Decoder8~0_combout  & (((\Equal0~11_combout  & \Equal0~2_combout )) # (IR[27]))) ) ) # ( !\Equal0~5_combout  & ( (!\Decoder8~0_combout  & IR[27]) ) )

	.dataa(!\Decoder8~0_combout ),
	.datab(!\Equal0~11_combout ),
	.datac(!\Equal0~2_combout ),
	.datad(!IR[27]),
	.datae(gnd),
	.dataf(!\Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector63~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector63~15 .extended_lut = "off";
defparam \Selector63~15 .lut_mask = 64'h00AA00AA02AA02AA;
defparam \Selector63~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N57
cyclonev_lcell_comb \LessThan0~14 (
// Equation(s):
// \LessThan0~14_combout  = ( B[8] & ( (!\A[9]~DUPLICATE_q  & ((!A[8]) # (\B[9]~DUPLICATE_q ))) # (\A[9]~DUPLICATE_q  & (!A[8] & \B[9]~DUPLICATE_q )) ) ) # ( !B[8] & ( (!\A[9]~DUPLICATE_q  & \B[9]~DUPLICATE_q ) ) )

	.dataa(!\A[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!A[8]),
	.datad(!\B[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!B[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~14 .extended_lut = "off";
defparam \LessThan0~14 .lut_mask = 64'h00AA00AAA0FAA0FA;
defparam \LessThan0~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N3
cyclonev_lcell_comb \LessThan0~12 (
// Equation(s):
// \LessThan0~12_combout  = ( \A[1]~DUPLICATE_q  & ( (\B[0]~DUPLICATE_q  & (!\A[0]~DUPLICATE_q  & \B[1]~DUPLICATE_q )) ) ) # ( !\A[1]~DUPLICATE_q  & ( ((\B[0]~DUPLICATE_q  & !\A[0]~DUPLICATE_q )) # (\B[1]~DUPLICATE_q ) ) )

	.dataa(!\B[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\A[0]~DUPLICATE_q ),
	.datad(!\B[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\A[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~12 .extended_lut = "off";
defparam \LessThan0~12 .lut_mask = 64'h50FF50FF00500050;
defparam \LessThan0~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N9
cyclonev_lcell_comb \LessThan0~13 (
// Equation(s):
// \LessThan0~13_combout  = ( \B[3]~DUPLICATE_q  & ( (!\A[3]~DUPLICATE_q ) # ((!\B[2]~DUPLICATE_q  & (!\A[2]~DUPLICATE_q  & \LessThan0~12_combout )) # (\B[2]~DUPLICATE_q  & ((!\A[2]~DUPLICATE_q ) # (\LessThan0~12_combout )))) ) ) # ( !\B[3]~DUPLICATE_q  & ( 
// (!\A[3]~DUPLICATE_q  & ((!\B[2]~DUPLICATE_q  & (!\A[2]~DUPLICATE_q  & \LessThan0~12_combout )) # (\B[2]~DUPLICATE_q  & ((!\A[2]~DUPLICATE_q ) # (\LessThan0~12_combout ))))) ) )

	.dataa(!\B[2]~DUPLICATE_q ),
	.datab(!\A[3]~DUPLICATE_q ),
	.datac(!\A[2]~DUPLICATE_q ),
	.datad(!\LessThan0~12_combout ),
	.datae(gnd),
	.dataf(!\B[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~13 .extended_lut = "off";
defparam \LessThan0~13 .lut_mask = 64'h40C440C4DCFDDCFD;
defparam \LessThan0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N27
cyclonev_lcell_comb \Equal0~8 (
// Equation(s):
// \Equal0~8_combout  = ( \LessThan1~2_combout  & ( (\Equal0~6_combout  & \Equal0~7_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Equal0~6_combout ),
	.datad(!\Equal0~7_combout ),
	.datae(gnd),
	.dataf(!\LessThan1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~8 .extended_lut = "off";
defparam \Equal0~8 .lut_mask = 64'h00000000000F000F;
defparam \Equal0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N6
cyclonev_lcell_comb \LessThan0~15 (
// Equation(s):
// \LessThan0~15_combout  = ( B[4] & ( (!\A[4]~DUPLICATE_q  & ((!\A[5]~DUPLICATE_q ) # (\B[5]~DUPLICATE_q ))) # (\A[4]~DUPLICATE_q  & (\B[5]~DUPLICATE_q  & !\A[5]~DUPLICATE_q )) ) ) # ( !B[4] & ( (\B[5]~DUPLICATE_q  & !\A[5]~DUPLICATE_q ) ) )

	.dataa(!\A[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\B[5]~DUPLICATE_q ),
	.datad(!\A[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!B[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~15 .extended_lut = "off";
defparam \LessThan0~15 .lut_mask = 64'h0F000F00AF0AAF0A;
defparam \LessThan0~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N51
cyclonev_lcell_comb \LessThan0~16 (
// Equation(s):
// \LessThan0~16_combout  = ( A[6] & ( \LessThan1~2_combout  & ( (!A[7] & (((\B[6]~DUPLICATE_q  & \LessThan0~15_combout )) # (\B[7]~DUPLICATE_q ))) # (A[7] & (\B[6]~DUPLICATE_q  & (\LessThan0~15_combout  & \B[7]~DUPLICATE_q ))) ) ) ) # ( !A[6] & ( 
// \LessThan1~2_combout  & ( (!A[7] & (((\B[7]~DUPLICATE_q ) # (\LessThan0~15_combout )) # (\B[6]~DUPLICATE_q ))) # (A[7] & (\B[7]~DUPLICATE_q  & ((\LessThan0~15_combout ) # (\B[6]~DUPLICATE_q )))) ) ) )

	.dataa(!A[7]),
	.datab(!\B[6]~DUPLICATE_q ),
	.datac(!\LessThan0~15_combout ),
	.datad(!\B[7]~DUPLICATE_q ),
	.datae(!A[6]),
	.dataf(!\LessThan1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~16 .extended_lut = "off";
defparam \LessThan0~16 .lut_mask = 64'h000000002ABF02AB;
defparam \LessThan0~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N33
cyclonev_lcell_comb \LessThan0~17 (
// Equation(s):
// \LessThan0~17_combout  = ( !\LessThan0~16_combout  & ( (!\LessThan0~14_combout  & ((!\LessThan0~13_combout ) # (!\Equal0~8_combout ))) ) )

	.dataa(gnd),
	.datab(!\LessThan0~14_combout ),
	.datac(!\LessThan0~13_combout ),
	.datad(!\Equal0~8_combout ),
	.datae(gnd),
	.dataf(!\LessThan0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~17 .extended_lut = "off";
defparam \LessThan0~17 .lut_mask = 64'hCCC0CCC000000000;
defparam \LessThan0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N54
cyclonev_lcell_comb \LessThan0~6 (
// Equation(s):
// \LessThan0~6_combout  = ( A[30] & ( (A[31] & !B[31]) ) ) # ( !A[30] & ( (!B[30] & (A[31] & !B[31])) # (B[30] & ((!B[31]) # (A[31]))) ) )

	.dataa(!B[30]),
	.datab(gnd),
	.datac(!A[31]),
	.datad(!B[31]),
	.datae(gnd),
	.dataf(!A[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~6 .extended_lut = "off";
defparam \LessThan0~6 .lut_mask = 64'h5F055F050F000F00;
defparam \LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N36
cyclonev_lcell_comb \LessThan0~8 (
// Equation(s):
// \LessThan0~8_combout  = ( A[25] & ( (!A[26] & B[26]) ) ) # ( !A[25] & ( (!B[25] & (!A[26] & B[26])) # (B[25] & ((!A[26]) # (B[26]))) ) )

	.dataa(gnd),
	.datab(!B[25]),
	.datac(!A[26]),
	.datad(!B[26]),
	.datae(gnd),
	.dataf(!A[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~8 .extended_lut = "off";
defparam \LessThan0~8 .lut_mask = 64'h30F330F300F000F0;
defparam \LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N45
cyclonev_lcell_comb \LessThan0~7 (
// Equation(s):
// \LessThan0~7_combout  = (!\A[28]~DUPLICATE_q  & (((!\A[27]~DUPLICATE_q  & \B[27]~DUPLICATE_q )) # (B[28]))) # (\A[28]~DUPLICATE_q  & (B[28] & (!\A[27]~DUPLICATE_q  & \B[27]~DUPLICATE_q )))

	.dataa(!\A[28]~DUPLICATE_q ),
	.datab(!B[28]),
	.datac(!\A[27]~DUPLICATE_q ),
	.datad(!\B[27]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~7 .extended_lut = "off";
defparam \LessThan0~7 .lut_mask = 64'h22B222B222B222B2;
defparam \LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N51
cyclonev_lcell_comb \LessThan0~9 (
// Equation(s):
// \LessThan0~9_combout  = ( \A[24]~DUPLICATE_q  & ( A[22] & ( (B[23] & (!\A[23]~DUPLICATE_q  & \B[24]~DUPLICATE_q )) ) ) ) # ( !\A[24]~DUPLICATE_q  & ( A[22] & ( ((B[23] & !\A[23]~DUPLICATE_q )) # (\B[24]~DUPLICATE_q ) ) ) ) # ( \A[24]~DUPLICATE_q  & ( 
// !A[22] & ( (\B[24]~DUPLICATE_q  & ((!B[23] & (B[22] & !\A[23]~DUPLICATE_q )) # (B[23] & ((!\A[23]~DUPLICATE_q ) # (B[22]))))) ) ) ) # ( !\A[24]~DUPLICATE_q  & ( !A[22] & ( ((!B[23] & (B[22] & !\A[23]~DUPLICATE_q )) # (B[23] & ((!\A[23]~DUPLICATE_q ) # 
// (B[22])))) # (\B[24]~DUPLICATE_q ) ) ) )

	.dataa(!B[23]),
	.datab(!B[22]),
	.datac(!\A[23]~DUPLICATE_q ),
	.datad(!\B[24]~DUPLICATE_q ),
	.datae(!\A[24]~DUPLICATE_q ),
	.dataf(!A[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~9 .extended_lut = "off";
defparam \LessThan0~9 .lut_mask = 64'h71FF007150FF0050;
defparam \LessThan0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N21
cyclonev_lcell_comb \LessThan0~10 (
// Equation(s):
// \LessThan0~10_combout  = ( \LessThan0~9_combout  & ( (!\LessThan0~7_combout  & ((!\LessThan1~1_combout ) # ((!\Equal0~0_combout  & !\LessThan0~8_combout )))) ) ) # ( !\LessThan0~9_combout  & ( (!\LessThan0~7_combout  & ((!\LessThan1~1_combout ) # 
// (!\LessThan0~8_combout ))) ) )

	.dataa(!\LessThan1~1_combout ),
	.datab(!\Equal0~0_combout ),
	.datac(!\LessThan0~8_combout ),
	.datad(!\LessThan0~7_combout ),
	.datae(gnd),
	.dataf(!\LessThan0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~10 .extended_lut = "off";
defparam \LessThan0~10 .lut_mask = 64'hFA00FA00EA00EA00;
defparam \LessThan0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N12
cyclonev_lcell_comb \LessThan0~11 (
// Equation(s):
// \LessThan0~11_combout  = ( \LessThan0~10_combout  & ( (!\LessThan0~6_combout  & (((!\LessThan1~0_combout ) # (!B[29])) # (A[29]))) ) ) # ( !\LessThan0~10_combout  & ( (!\LessThan0~6_combout  & ((!\LessThan1~0_combout ) # ((A[29] & !B[29])))) ) )

	.dataa(!A[29]),
	.datab(!\LessThan1~0_combout ),
	.datac(!\LessThan0~6_combout ),
	.datad(!B[29]),
	.datae(gnd),
	.dataf(!\LessThan0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~11 .extended_lut = "off";
defparam \LessThan0~11 .lut_mask = 64'hD0C0D0C0F0D0F0D0;
defparam \LessThan0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N51
cyclonev_lcell_comb \LessThan0~4 (
// Equation(s):
// \LessThan0~4_combout  = ( \LessThan0~0_combout  & ( (\LessThan0~1_combout  & \LessThan0~2_combout ) ) )

	.dataa(gnd),
	.datab(!\LessThan0~1_combout ),
	.datac(!\LessThan0~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~4 .extended_lut = "off";
defparam \LessThan0~4 .lut_mask = 64'h0000000003030303;
defparam \LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y19_N42
cyclonev_lcell_comb \LessThan0~19 (
// Equation(s):
// \LessThan0~19_combout  = ( \A[16]~DUPLICATE_q  & ( (\B[17]~DUPLICATE_q  & !\A[17]~DUPLICATE_q ) ) ) # ( !\A[16]~DUPLICATE_q  & ( (!B[16] & (\B[17]~DUPLICATE_q  & !\A[17]~DUPLICATE_q )) # (B[16] & ((!\A[17]~DUPLICATE_q ) # (\B[17]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!B[16]),
	.datac(!\B[17]~DUPLICATE_q ),
	.datad(!\A[17]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\A[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~19 .extended_lut = "off";
defparam \LessThan0~19 .lut_mask = 64'h3F033F030F000F00;
defparam \LessThan0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N15
cyclonev_lcell_comb \LessThan0~20 (
// Equation(s):
// \LessThan0~20_combout  = ( B[19] & ( \LessThan0~0_combout  & ( (!\A[19]~DUPLICATE_q ) # ((!B[18] & (!\A[18]~DUPLICATE_q  & \LessThan0~19_combout )) # (B[18] & ((!\A[18]~DUPLICATE_q ) # (\LessThan0~19_combout )))) ) ) ) # ( !B[19] & ( \LessThan0~0_combout  
// & ( (!\A[19]~DUPLICATE_q  & ((!B[18] & (!\A[18]~DUPLICATE_q  & \LessThan0~19_combout )) # (B[18] & ((!\A[18]~DUPLICATE_q ) # (\LessThan0~19_combout ))))) ) ) )

	.dataa(!B[18]),
	.datab(!\A[19]~DUPLICATE_q ),
	.datac(!\A[18]~DUPLICATE_q ),
	.datad(!\LessThan0~19_combout ),
	.datae(!B[19]),
	.dataf(!\LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~20 .extended_lut = "off";
defparam \LessThan0~20 .lut_mask = 64'h0000000040C4DCFD;
defparam \LessThan0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N48
cyclonev_lcell_comb \LessThan0~5 (
// Equation(s):
// \LessThan0~5_combout  = ( \LessThan0~3_combout  & ( (\LessThan0~0_combout  & (\LessThan0~1_combout  & (\LessThan0~2_combout  & \Equal0~4_combout ))) ) )

	.dataa(!\LessThan0~0_combout ),
	.datab(!\LessThan0~1_combout ),
	.datac(!\LessThan0~2_combout ),
	.datad(!\Equal0~4_combout ),
	.datae(gnd),
	.dataf(!\LessThan0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~5 .extended_lut = "off";
defparam \LessThan0~5 .lut_mask = 64'h0000000000010001;
defparam \LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N42
cyclonev_lcell_comb \LessThan0~23 (
// Equation(s):
// \LessThan0~23_combout  = ( A[20] & ( (!\A[21]~DUPLICATE_q  & B[21]) ) ) # ( !A[20] & ( (!\B[20]~DUPLICATE_q  & (!\A[21]~DUPLICATE_q  & B[21])) # (\B[20]~DUPLICATE_q  & ((!\A[21]~DUPLICATE_q ) # (B[21]))) ) )

	.dataa(gnd),
	.datab(!\B[20]~DUPLICATE_q ),
	.datac(!\A[21]~DUPLICATE_q ),
	.datad(!B[21]),
	.datae(gnd),
	.dataf(!A[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~23 .extended_lut = "off";
defparam \LessThan0~23 .lut_mask = 64'h30F330F300F000F0;
defparam \LessThan0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N30
cyclonev_lcell_comb \LessThan0~18 (
// Equation(s):
// \LessThan0~18_combout  = ( A[11] & ( (B[11] & (B[10] & !\A[10]~DUPLICATE_q )) ) ) # ( !A[11] & ( ((B[10] & !\A[10]~DUPLICATE_q )) # (B[11]) ) )

	.dataa(!B[11]),
	.datab(!B[10]),
	.datac(!\A[10]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!A[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~18 .extended_lut = "off";
defparam \LessThan0~18 .lut_mask = 64'h7575757510101010;
defparam \LessThan0~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y19_N55
dffeas \B[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~97_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[15]),
	.prn(vcc));
// synopsys translate_off
defparam \B[15] .is_wysiwyg = "true";
defparam \B[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N12
cyclonev_lcell_comb \LessThan0~21 (
// Equation(s):
// \LessThan0~21_combout  = ( \A[12]~DUPLICATE_q  & ( (!\A[13]~DUPLICATE_q  & B[13]) ) ) # ( !\A[12]~DUPLICATE_q  & ( (!\A[13]~DUPLICATE_q  & ((B[13]) # (B[12]))) # (\A[13]~DUPLICATE_q  & (B[12] & B[13])) ) )

	.dataa(gnd),
	.datab(!\A[13]~DUPLICATE_q ),
	.datac(!B[12]),
	.datad(!B[13]),
	.datae(gnd),
	.dataf(!\A[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~21 .extended_lut = "off";
defparam \LessThan0~21 .lut_mask = 64'h0CCF0CCF00CC00CC;
defparam \LessThan0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N33
cyclonev_lcell_comb \LessThan0~22 (
// Equation(s):
// \LessThan0~22_combout  = ( \LessThan0~21_combout  & ( (!A[15] & (((!A[14]) # (\B[14]~DUPLICATE_q )) # (B[15]))) # (A[15] & (B[15] & ((!A[14]) # (\B[14]~DUPLICATE_q )))) ) ) # ( !\LessThan0~21_combout  & ( (!A[15] & (((!A[14] & \B[14]~DUPLICATE_q )) # 
// (B[15]))) # (A[15] & (B[15] & (!A[14] & \B[14]~DUPLICATE_q ))) ) )

	.dataa(!A[15]),
	.datab(!B[15]),
	.datac(!A[14]),
	.datad(!\B[14]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\LessThan0~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~22 .extended_lut = "off";
defparam \LessThan0~22 .lut_mask = 64'h22B222B2B2BBB2BB;
defparam \LessThan0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N24
cyclonev_lcell_comb \LessThan0~24 (
// Equation(s):
// \LessThan0~24_combout  = ( \LessThan0~18_combout  & ( \LessThan0~22_combout  & ( (!\LessThan0~4_combout  & (!\LessThan0~20_combout  & (!\LessThan0~5_combout  & !\LessThan0~23_combout ))) ) ) ) # ( !\LessThan0~18_combout  & ( \LessThan0~22_combout  & ( 
// (!\LessThan0~4_combout  & (!\LessThan0~20_combout  & !\LessThan0~23_combout )) ) ) ) # ( \LessThan0~18_combout  & ( !\LessThan0~22_combout  & ( (!\LessThan0~20_combout  & (!\LessThan0~5_combout  & !\LessThan0~23_combout )) ) ) ) # ( !\LessThan0~18_combout 
//  & ( !\LessThan0~22_combout  & ( (!\LessThan0~20_combout  & !\LessThan0~23_combout ) ) ) )

	.dataa(!\LessThan0~4_combout ),
	.datab(!\LessThan0~20_combout ),
	.datac(!\LessThan0~5_combout ),
	.datad(!\LessThan0~23_combout ),
	.datae(!\LessThan0~18_combout ),
	.dataf(!\LessThan0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~24 .extended_lut = "off";
defparam \LessThan0~24 .lut_mask = 64'hCC00C00088008000;
defparam \LessThan0~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N36
cyclonev_lcell_comb \LessThan0~25 (
// Equation(s):
// \LessThan0~25_combout  = ( \LessThan0~24_combout  & ( (\LessThan0~11_combout  & (((!\Equal0~5_combout ) # (!\Equal0~2_combout )) # (\LessThan0~17_combout ))) ) ) # ( !\LessThan0~24_combout  & ( (\LessThan0~11_combout  & !\Equal0~2_combout ) ) )

	.dataa(!\LessThan0~17_combout ),
	.datab(!\LessThan0~11_combout ),
	.datac(!\Equal0~5_combout ),
	.datad(!\Equal0~2_combout ),
	.datae(gnd),
	.dataf(!\LessThan0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~25 .extended_lut = "off";
defparam \LessThan0~25 .lut_mask = 64'h3300330033313331;
defparam \LessThan0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N22
dffeas \IR[28]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~106_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR[28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IR[28]~DUPLICATE .is_wysiwyg = "true";
defparam \IR[28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N57
cyclonev_lcell_comb \Selector63~16 (
// Equation(s):
// \Selector63~16_combout  = ( IR[29] & ( (IR[31] & (!IR[26] & \IR[30]~DUPLICATE_q )) ) )

	.dataa(!IR[31]),
	.datab(!IR[26]),
	.datac(gnd),
	.datad(!\IR[30]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!IR[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector63~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector63~16 .extended_lut = "off";
defparam \Selector63~16 .lut_mask = 64'h0000000000440044;
defparam \Selector63~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N30
cyclonev_lcell_comb \Selector63~17 (
// Equation(s):
// \Selector63~17_combout  = ( \Add2~1_sumout  & ( (\IR[28]~DUPLICATE_q  & \Selector63~16_combout ) ) ) # ( !\Add2~1_sumout  & ( (!\Decoder8~0_combout  & (\IR[28]~DUPLICATE_q  & \Selector63~16_combout )) ) )

	.dataa(!\Decoder8~0_combout ),
	.datab(gnd),
	.datac(!\IR[28]~DUPLICATE_q ),
	.datad(!\Selector63~16_combout ),
	.datae(gnd),
	.dataf(!\Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector63~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector63~17 .extended_lut = "off";
defparam \Selector63~17 .lut_mask = 64'h000A000A000F000F;
defparam \Selector63~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N42
cyclonev_lcell_comb \Selector63~18 (
// Equation(s):
// \Selector63~18_combout  = ( \Selector63~17_combout  & ( (!\Selector63~14_combout  & (\Selector63~15_combout  & ((!IR[27]) # (\LessThan0~25_combout )))) ) ) # ( !\Selector63~17_combout  & ( !\Selector63~14_combout  ) )

	.dataa(!IR[27]),
	.datab(!\Selector63~14_combout ),
	.datac(!\Selector63~15_combout ),
	.datad(!\LessThan0~25_combout ),
	.datae(gnd),
	.dataf(!\Selector63~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector63~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector63~18 .extended_lut = "off";
defparam \Selector63~18 .lut_mask = 64'hCCCCCCCC080C080C;
defparam \Selector63~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N57
cyclonev_lcell_comb \LessThan1~16 (
// Equation(s):
// \LessThan1~16_combout  = ( A[30] & ( (!B[30] & ((!A[31]) # (B[31]))) # (B[30] & (B[31] & !A[31])) ) ) # ( !A[30] & ( (B[31] & !A[31]) ) )

	.dataa(!B[30]),
	.datab(gnd),
	.datac(!B[31]),
	.datad(!A[31]),
	.datae(gnd),
	.dataf(!A[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~16 .extended_lut = "off";
defparam \LessThan1~16 .lut_mask = 64'h0F000F00AF0AAF0A;
defparam \LessThan1~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N24
cyclonev_lcell_comb \LessThan1~17 (
// Equation(s):
// \LessThan1~17_combout  = ( B[26] & ( \A[24]~DUPLICATE_q  & ( (A[26] & ((!B[25] & ((!\B[24]~DUPLICATE_q ) # (A[25]))) # (B[25] & (!\B[24]~DUPLICATE_q  & A[25])))) ) ) ) # ( !B[26] & ( \A[24]~DUPLICATE_q  & ( ((!B[25] & ((!\B[24]~DUPLICATE_q ) # (A[25]))) # 
// (B[25] & (!\B[24]~DUPLICATE_q  & A[25]))) # (A[26]) ) ) ) # ( B[26] & ( !\A[24]~DUPLICATE_q  & ( (A[26] & (!B[25] & A[25])) ) ) ) # ( !B[26] & ( !\A[24]~DUPLICATE_q  & ( ((!B[25] & A[25])) # (A[26]) ) ) )

	.dataa(!A[26]),
	.datab(!B[25]),
	.datac(!\B[24]~DUPLICATE_q ),
	.datad(!A[25]),
	.datae(!B[26]),
	.dataf(!\A[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~17 .extended_lut = "off";
defparam \LessThan1~17 .lut_mask = 64'h55DD0044D5FD4054;
defparam \LessThan1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N42
cyclonev_lcell_comb \LessThan1~18 (
// Equation(s):
// \LessThan1~18_combout  = (!\A[28]~DUPLICATE_q  & (!B[28] & (!\B[27]~DUPLICATE_q  & \A[27]~DUPLICATE_q ))) # (\A[28]~DUPLICATE_q  & ((!B[28]) # ((!\B[27]~DUPLICATE_q  & \A[27]~DUPLICATE_q ))))

	.dataa(!\A[28]~DUPLICATE_q ),
	.datab(!B[28]),
	.datac(!\B[27]~DUPLICATE_q ),
	.datad(!\A[27]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~18 .extended_lut = "off";
defparam \LessThan1~18 .lut_mask = 64'h44D444D444D444D4;
defparam \LessThan1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N45
cyclonev_lcell_comb \LessThan1~19 (
// Equation(s):
// \LessThan1~19_combout  = ( \A[24]~DUPLICATE_q  & ( \A[22]~DUPLICATE_q  & ( (\B[24]~DUPLICATE_q  & ((!\A[23]~DUPLICATE_q  & (!B[23] & !B[22])) # (\A[23]~DUPLICATE_q  & ((!B[23]) # (!B[22]))))) ) ) ) # ( !\A[24]~DUPLICATE_q  & ( \A[22]~DUPLICATE_q  & ( 
// (!\B[24]~DUPLICATE_q  & ((!\A[23]~DUPLICATE_q  & (!B[23] & !B[22])) # (\A[23]~DUPLICATE_q  & ((!B[23]) # (!B[22]))))) ) ) ) # ( \A[24]~DUPLICATE_q  & ( !\A[22]~DUPLICATE_q  & ( (\B[24]~DUPLICATE_q  & (\A[23]~DUPLICATE_q  & !B[23])) ) ) ) # ( 
// !\A[24]~DUPLICATE_q  & ( !\A[22]~DUPLICATE_q  & ( (!\B[24]~DUPLICATE_q  & (\A[23]~DUPLICATE_q  & !B[23])) ) ) )

	.dataa(!\B[24]~DUPLICATE_q ),
	.datab(!\A[23]~DUPLICATE_q ),
	.datac(!B[23]),
	.datad(!B[22]),
	.datae(!\A[24]~DUPLICATE_q ),
	.dataf(!\A[22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~19 .extended_lut = "off";
defparam \LessThan1~19 .lut_mask = 64'h20201010A2205110;
defparam \LessThan1~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N18
cyclonev_lcell_comb \LessThan1~20 (
// Equation(s):
// \LessThan1~20_combout  = ( \LessThan1~19_combout  & ( (!\LessThan1~18_combout  & ((!\LessThan1~1_combout ) # ((!\Equal0~0_combout  & !\LessThan1~17_combout )))) ) ) # ( !\LessThan1~19_combout  & ( (!\LessThan1~18_combout  & ((!\LessThan1~1_combout ) # 
// (!\LessThan1~17_combout ))) ) )

	.dataa(!\LessThan1~1_combout ),
	.datab(!\Equal0~0_combout ),
	.datac(!\LessThan1~17_combout ),
	.datad(!\LessThan1~18_combout ),
	.datae(gnd),
	.dataf(!\LessThan1~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~20 .extended_lut = "off";
defparam \LessThan1~20 .lut_mask = 64'hFA00FA00EA00EA00;
defparam \LessThan1~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N15
cyclonev_lcell_comb \LessThan1~21 (
// Equation(s):
// \LessThan1~21_combout  = ( \LessThan1~20_combout  & ( (!\LessThan1~16_combout  & ((!A[29]) # ((!\LessThan1~0_combout ) # (B[29])))) ) ) # ( !\LessThan1~20_combout  & ( (!\LessThan1~16_combout  & ((!\LessThan1~0_combout ) # ((!A[29] & B[29])))) ) )

	.dataa(!A[29]),
	.datab(!\LessThan1~0_combout ),
	.datac(!\LessThan1~16_combout ),
	.datad(!B[29]),
	.datae(gnd),
	.dataf(!\LessThan1~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~21 .extended_lut = "off";
defparam \LessThan1~21 .lut_mask = 64'hC0E0C0E0E0F0E0F0;
defparam \LessThan1~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N57
cyclonev_lcell_comb \Selector63~5 (
// Equation(s):
// \Selector63~5_combout  = ( \Add2~1_sumout  & ( (IR[29] & IR[31]) ) ) # ( !\Add2~1_sumout  & ( (IR[29] & (IR[31] & !\Decoder8~0_combout )) ) )

	.dataa(gnd),
	.datab(!IR[29]),
	.datac(!IR[31]),
	.datad(!\Decoder8~0_combout ),
	.datae(gnd),
	.dataf(!\Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector63~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector63~5 .extended_lut = "off";
defparam \Selector63~5 .lut_mask = 64'h0300030003030303;
defparam \Selector63~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N24
cyclonev_lcell_comb \LessThan1~5 (
// Equation(s):
// \LessThan1~5_combout  = ( \A[9]~DUPLICATE_q  & ( (!\B[9]~DUPLICATE_q ) # ((A[8] & !B[8])) ) ) # ( !\A[9]~DUPLICATE_q  & ( (A[8] & (!B[8] & !\B[9]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!A[8]),
	.datac(!B[8]),
	.datad(!\B[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\A[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~5 .extended_lut = "off";
defparam \LessThan1~5 .lut_mask = 64'h30003000FF30FF30;
defparam \LessThan1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N24
cyclonev_lcell_comb \LessThan1~3 (
// Equation(s):
// \LessThan1~3_combout  = ( A[0] & ( (!A[1] & (!B[1] & !\B[0]~DUPLICATE_q )) # (A[1] & ((!B[1]) # (!\B[0]~DUPLICATE_q ))) ) ) # ( !A[0] & ( (A[1] & !B[1]) ) )

	.dataa(gnd),
	.datab(!A[1]),
	.datac(!B[1]),
	.datad(!\B[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~3 .extended_lut = "off";
defparam \LessThan1~3 .lut_mask = 64'h30303030F330F330;
defparam \LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N6
cyclonev_lcell_comb \LessThan1~4 (
// Equation(s):
// \LessThan1~4_combout  = ( \LessThan1~3_combout  & ( (!\A[3]~DUPLICATE_q  & (!B[3] & ((!\B[2]~DUPLICATE_q ) # (\A[2]~DUPLICATE_q )))) # (\A[3]~DUPLICATE_q  & ((!\B[2]~DUPLICATE_q ) # ((!B[3]) # (\A[2]~DUPLICATE_q )))) ) ) # ( !\LessThan1~3_combout  & ( 
// (!\A[3]~DUPLICATE_q  & (!\B[2]~DUPLICATE_q  & (!B[3] & \A[2]~DUPLICATE_q ))) # (\A[3]~DUPLICATE_q  & ((!B[3]) # ((!\B[2]~DUPLICATE_q  & \A[2]~DUPLICATE_q )))) ) )

	.dataa(!\B[2]~DUPLICATE_q ),
	.datab(!\A[3]~DUPLICATE_q ),
	.datac(!B[3]),
	.datad(!\A[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\LessThan1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~4 .extended_lut = "off";
defparam \LessThan1~4 .lut_mask = 64'h30B230B2B2F3B2F3;
defparam \LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N45
cyclonev_lcell_comb \LessThan1~6 (
// Equation(s):
// \LessThan1~6_combout  = ( \B[5]~DUPLICATE_q  & ( (\A[4]~DUPLICATE_q  & (!B[4] & A[5])) ) ) # ( !\B[5]~DUPLICATE_q  & ( ((\A[4]~DUPLICATE_q  & !B[4])) # (A[5]) ) )

	.dataa(!\A[4]~DUPLICATE_q ),
	.datab(!B[4]),
	.datac(gnd),
	.datad(!A[5]),
	.datae(!\B[5]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~6 .extended_lut = "off";
defparam \LessThan1~6 .lut_mask = 64'h44FF004444FF0044;
defparam \LessThan1~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N15
cyclonev_lcell_comb \LessThan1~7 (
// Equation(s):
// \LessThan1~7_combout  = ( \LessThan1~6_combout  & ( \LessThan1~2_combout  & ( (!\A[7]~DUPLICATE_q  & (!\B[7]~DUPLICATE_q  & ((!\B[6]~DUPLICATE_q ) # (A[6])))) # (\A[7]~DUPLICATE_q  & ((!\B[7]~DUPLICATE_q ) # ((!\B[6]~DUPLICATE_q ) # (A[6])))) ) ) ) # ( 
// !\LessThan1~6_combout  & ( \LessThan1~2_combout  & ( (!\A[7]~DUPLICATE_q  & (!\B[7]~DUPLICATE_q  & (A[6] & !\B[6]~DUPLICATE_q ))) # (\A[7]~DUPLICATE_q  & ((!\B[7]~DUPLICATE_q ) # ((A[6] & !\B[6]~DUPLICATE_q )))) ) ) )

	.dataa(!\A[7]~DUPLICATE_q ),
	.datab(!\B[7]~DUPLICATE_q ),
	.datac(!A[6]),
	.datad(!\B[6]~DUPLICATE_q ),
	.datae(!\LessThan1~6_combout ),
	.dataf(!\LessThan1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~7 .extended_lut = "off";
defparam \LessThan1~7 .lut_mask = 64'h000000004D44DD4D;
defparam \LessThan1~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N12
cyclonev_lcell_comb \LessThan1~8 (
// Equation(s):
// \LessThan1~8_combout  = ( \Equal0~5_combout  & ( (((\LessThan1~4_combout  & \Equal0~8_combout )) # (\LessThan1~7_combout )) # (\LessThan1~5_combout ) ) )

	.dataa(!\LessThan1~5_combout ),
	.datab(!\LessThan1~4_combout ),
	.datac(!\LessThan1~7_combout ),
	.datad(!\Equal0~8_combout ),
	.datae(gnd),
	.dataf(!\Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~8 .extended_lut = "off";
defparam \LessThan1~8 .lut_mask = 64'h000000005F7F5F7F;
defparam \LessThan1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N57
cyclonev_lcell_comb \LessThan1~9 (
// Equation(s):
// \LessThan1~9_combout  = ( B[11] & ( (!\B[10]~DUPLICATE_q  & (A[11] & \A[10]~DUPLICATE_q )) ) ) # ( !B[11] & ( ((!\B[10]~DUPLICATE_q  & \A[10]~DUPLICATE_q )) # (A[11]) ) )

	.dataa(!\B[10]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!A[11]),
	.datad(!\A[10]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!B[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~9 .extended_lut = "off";
defparam \LessThan1~9 .lut_mask = 64'h0FAF0FAF000A000A;
defparam \LessThan1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y19_N13
dffeas \B[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[20]~17_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[20]),
	.prn(vcc));
// synopsys translate_off
defparam \B[20] .is_wysiwyg = "true";
defparam \B[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y19_N33
cyclonev_lcell_comb \LessThan1~14 (
// Equation(s):
// \LessThan1~14_combout  = ( B[20] & ( (\A[21]~DUPLICATE_q  & !B[21]) ) ) # ( !B[20] & ( (!\A[21]~DUPLICATE_q  & (A[20] & !B[21])) # (\A[21]~DUPLICATE_q  & ((!B[21]) # (A[20]))) ) )

	.dataa(!\A[21]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!A[20]),
	.datad(!B[21]),
	.datae(gnd),
	.dataf(!B[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~14 .extended_lut = "off";
defparam \LessThan1~14 .lut_mask = 64'h5F055F0555005500;
defparam \LessThan1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N6
cyclonev_lcell_comb \LessThan1~10 (
// Equation(s):
// \LessThan1~10_combout  = ( \A[17]~DUPLICATE_q  & ( (!B[17]) # ((\A[16]~DUPLICATE_q  & !B[16])) ) ) # ( !\A[17]~DUPLICATE_q  & ( (!B[17] & (\A[16]~DUPLICATE_q  & !B[16])) ) )

	.dataa(gnd),
	.datab(!B[17]),
	.datac(!\A[16]~DUPLICATE_q ),
	.datad(!B[16]),
	.datae(gnd),
	.dataf(!\A[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~10 .extended_lut = "off";
defparam \LessThan1~10 .lut_mask = 64'h0C000C00CFCCCFCC;
defparam \LessThan1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N3
cyclonev_lcell_comb \LessThan1~11 (
// Equation(s):
// \LessThan1~11_combout  = ( \LessThan1~10_combout  & ( \LessThan0~0_combout  & ( (!\A[19]~DUPLICATE_q  & (!B[19] & ((!B[18]) # (\A[18]~DUPLICATE_q )))) # (\A[19]~DUPLICATE_q  & ((!B[18]) # ((!B[19]) # (\A[18]~DUPLICATE_q )))) ) ) ) # ( 
// !\LessThan1~10_combout  & ( \LessThan0~0_combout  & ( (!\A[19]~DUPLICATE_q  & (!B[18] & (\A[18]~DUPLICATE_q  & !B[19]))) # (\A[19]~DUPLICATE_q  & ((!B[19]) # ((!B[18] & \A[18]~DUPLICATE_q )))) ) ) )

	.dataa(!B[18]),
	.datab(!\A[19]~DUPLICATE_q ),
	.datac(!\A[18]~DUPLICATE_q ),
	.datad(!B[19]),
	.datae(!\LessThan1~10_combout ),
	.dataf(!\LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~11 .extended_lut = "off";
defparam \LessThan1~11 .lut_mask = 64'h000000003B02BF23;
defparam \LessThan1~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N0
cyclonev_lcell_comb \LessThan1~12 (
// Equation(s):
// \LessThan1~12_combout  = ( B[13] & ( (\A[13]~DUPLICATE_q  & (\A[12]~DUPLICATE_q  & !B[12])) ) ) # ( !B[13] & ( ((\A[12]~DUPLICATE_q  & !B[12])) # (\A[13]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\A[13]~DUPLICATE_q ),
	.datac(!\A[12]~DUPLICATE_q ),
	.datad(!B[12]),
	.datae(gnd),
	.dataf(!B[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~12 .extended_lut = "off";
defparam \LessThan1~12 .lut_mask = 64'h3F333F3303000300;
defparam \LessThan1~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N30
cyclonev_lcell_comb \LessThan1~13 (
// Equation(s):
// \LessThan1~13_combout  = ( A[14] & ( (!A[15] & (!B[15] & ((!\B[14]~DUPLICATE_q ) # (\LessThan1~12_combout )))) # (A[15] & ((!B[15]) # ((!\B[14]~DUPLICATE_q ) # (\LessThan1~12_combout )))) ) ) # ( !A[14] & ( (!A[15] & (!B[15] & (!\B[14]~DUPLICATE_q  & 
// \LessThan1~12_combout ))) # (A[15] & ((!B[15]) # ((!\B[14]~DUPLICATE_q  & \LessThan1~12_combout )))) ) )

	.dataa(!A[15]),
	.datab(!B[15]),
	.datac(!\B[14]~DUPLICATE_q ),
	.datad(!\LessThan1~12_combout ),
	.datae(gnd),
	.dataf(!A[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~13 .extended_lut = "off";
defparam \LessThan1~13 .lut_mask = 64'h44D444D4D4DDD4DD;
defparam \LessThan1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N54
cyclonev_lcell_comb \LessThan1~15 (
// Equation(s):
// \LessThan1~15_combout  = ( !\LessThan1~11_combout  & ( \LessThan1~13_combout  & ( (!\LessThan0~4_combout  & (!\LessThan1~14_combout  & ((!\LessThan1~9_combout ) # (!\LessThan0~5_combout )))) ) ) ) # ( !\LessThan1~11_combout  & ( !\LessThan1~13_combout  & 
// ( (!\LessThan1~14_combout  & ((!\LessThan1~9_combout ) # (!\LessThan0~5_combout ))) ) ) )

	.dataa(!\LessThan0~4_combout ),
	.datab(!\LessThan1~9_combout ),
	.datac(!\LessThan1~14_combout ),
	.datad(!\LessThan0~5_combout ),
	.datae(!\LessThan1~11_combout ),
	.dataf(!\LessThan1~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~15 .extended_lut = "off";
defparam \LessThan1~15 .lut_mask = 64'hF0C00000A0800000;
defparam \LessThan1~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N48
cyclonev_lcell_comb \Selector63~10 (
// Equation(s):
// \Selector63~10_combout  = ( \LessThan1~8_combout  & ( \LessThan1~15_combout  & ( (\Selector63~5_combout  & (((!\Equal0~2_combout  & \LessThan1~21_combout )) # (\Decoder8~0_combout ))) ) ) ) # ( !\LessThan1~8_combout  & ( \LessThan1~15_combout  & ( 
// (\Selector63~5_combout  & ((\Decoder8~0_combout ) # (\LessThan1~21_combout ))) ) ) ) # ( \LessThan1~8_combout  & ( !\LessThan1~15_combout  & ( (\Selector63~5_combout  & (((!\Equal0~2_combout  & \LessThan1~21_combout )) # (\Decoder8~0_combout ))) ) ) ) # ( 
// !\LessThan1~8_combout  & ( !\LessThan1~15_combout  & ( (\Selector63~5_combout  & (((!\Equal0~2_combout  & \LessThan1~21_combout )) # (\Decoder8~0_combout ))) ) ) )

	.dataa(!\Equal0~2_combout ),
	.datab(!\LessThan1~21_combout ),
	.datac(!\Decoder8~0_combout ),
	.datad(!\Selector63~5_combout ),
	.datae(!\LessThan1~8_combout ),
	.dataf(!\LessThan1~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector63~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector63~10 .extended_lut = "off";
defparam \Selector63~10 .lut_mask = 64'h002F002F003F002F;
defparam \Selector63~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N45
cyclonev_lcell_comb \Selector63~4 (
// Equation(s):
// \Selector63~4_combout  = ( \Add2~1_sumout  & ( (!IR[31] & !IR[29]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!IR[31]),
	.datad(!IR[29]),
	.datae(gnd),
	.dataf(!\Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector63~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector63~4 .extended_lut = "off";
defparam \Selector63~4 .lut_mask = 64'h00000000F000F000;
defparam \Selector63~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N30
cyclonev_lcell_comb \Selector63~11 (
// Equation(s):
// \Selector63~11_combout  = ( \Add2~1_sumout  & ( (!IR[31] & (A[0] & (\B[0]~DUPLICATE_q  & !IR[29]))) # (IR[31] & (((IR[29])))) ) ) # ( !\Add2~1_sumout  & ( (A[0] & (\B[0]~DUPLICATE_q  & (!IR[31] & !IR[29]))) ) )

	.dataa(!A[0]),
	.datab(!\B[0]~DUPLICATE_q ),
	.datac(!IR[31]),
	.datad(!IR[29]),
	.datae(gnd),
	.dataf(!\Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector63~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector63~11 .extended_lut = "off";
defparam \Selector63~11 .lut_mask = 64'h10001000100F100F;
defparam \Selector63~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N6
cyclonev_lcell_comb \Selector31~0 (
// Equation(s):
// \Selector31~0_combout  = ( \Equal0~2_combout  & ( \LessThan1~15_combout  & ( (!IR[19] & (\IR[18]~DUPLICATE_q  & (!\LessThan1~8_combout  & \LessThan1~21_combout ))) ) ) ) # ( !\Equal0~2_combout  & ( \LessThan1~15_combout  & ( (!IR[19] & 
// (\IR[18]~DUPLICATE_q  & \LessThan1~21_combout )) ) ) ) # ( !\Equal0~2_combout  & ( !\LessThan1~15_combout  & ( (!IR[19] & (\IR[18]~DUPLICATE_q  & \LessThan1~21_combout )) ) ) )

	.dataa(!IR[19]),
	.datab(!\IR[18]~DUPLICATE_q ),
	.datac(!\LessThan1~8_combout ),
	.datad(!\LessThan1~21_combout ),
	.datae(!\Equal0~2_combout ),
	.dataf(!\LessThan1~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~0 .extended_lut = "off";
defparam \Selector31~0 .lut_mask = 64'h0022000000220020;
defparam \Selector31~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N39
cyclonev_lcell_comb \Selector31~1 (
// Equation(s):
// \Selector31~1_combout  = ( !\IR[18]~DUPLICATE_q  & ( IR[19] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!IR[19]),
	.datae(gnd),
	.dataf(!\IR[18]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~1 .extended_lut = "off";
defparam \Selector31~1 .lut_mask = 64'h00FF00FF00000000;
defparam \Selector31~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N15
cyclonev_lcell_comb \Selector31~2 (
// Equation(s):
// \Selector31~2_combout  = ( \Equal0~5_combout  & ( (!IR[19] & (!\IR[18]~DUPLICATE_q  & ((!\Equal0~11_combout ) # (!\Equal0~2_combout )))) # (IR[19] & (\IR[18]~DUPLICATE_q  & (\Equal0~11_combout  & \Equal0~2_combout ))) ) ) # ( !\Equal0~5_combout  & ( 
// (!IR[19] & !\IR[18]~DUPLICATE_q ) ) )

	.dataa(!IR[19]),
	.datab(!\IR[18]~DUPLICATE_q ),
	.datac(!\Equal0~11_combout ),
	.datad(!\Equal0~2_combout ),
	.datae(gnd),
	.dataf(!\Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~2 .extended_lut = "off";
defparam \Selector31~2 .lut_mask = 64'h8888888888818881;
defparam \Selector31~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N54
cyclonev_lcell_comb \Selector63~0 (
// Equation(s):
// \Selector63~0_combout  = ( !IR[20] & ( (!IR[29] & (IR[25] & !\IR[21]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!IR[29]),
	.datac(!IR[25]),
	.datad(!\IR[21]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!IR[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector63~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector63~0 .extended_lut = "off";
defparam \Selector63~0 .lut_mask = 64'h0C000C0000000000;
defparam \Selector63~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N54
cyclonev_lcell_comb \Selector63~1 (
// Equation(s):
// \Selector63~1_combout  = ( IR[23] & ( (IR[31] & (!\IR[22]~DUPLICATE_q  & \Selector63~0_combout )) ) )

	.dataa(gnd),
	.datab(!IR[31]),
	.datac(!\IR[22]~DUPLICATE_q ),
	.datad(!\Selector63~0_combout ),
	.datae(gnd),
	.dataf(!IR[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector63~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector63~1 .extended_lut = "off";
defparam \Selector63~1 .lut_mask = 64'h0000000000300030;
defparam \Selector63~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N48
cyclonev_lcell_comb \Selector63~7 (
// Equation(s):
// \Selector63~7_combout  = ( IR[25] & ( !IR[29] & ( (!IR[23] & IR[31]) ) ) )

	.dataa(gnd),
	.datab(!IR[23]),
	.datac(!IR[31]),
	.datad(gnd),
	.datae(!IR[25]),
	.dataf(!IR[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector63~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector63~7 .extended_lut = "off";
defparam \Selector63~7 .lut_mask = 64'h00000C0C00000000;
defparam \Selector63~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N0
cyclonev_lcell_comb \Selector63~6 (
// Equation(s):
// \Selector63~6_combout  = ( !\Selector63~4_combout  & ( \Equal0~11_combout  & ( (!\Selector63~5_combout ) # ((!\Decoder8~0_combout  & ((!\Equal0~5_combout ) # (!\Equal0~2_combout )))) ) ) ) # ( !\Selector63~4_combout  & ( !\Equal0~11_combout  & ( 
// (!\Decoder8~0_combout ) # (!\Selector63~5_combout ) ) ) )

	.dataa(!\Decoder8~0_combout ),
	.datab(!\Selector63~5_combout ),
	.datac(!\Equal0~5_combout ),
	.datad(!\Equal0~2_combout ),
	.datae(!\Selector63~4_combout ),
	.dataf(!\Equal0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector63~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector63~6 .extended_lut = "off";
defparam \Selector63~6 .lut_mask = 64'hEEEE0000EEEC0000;
defparam \Selector63~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N24
cyclonev_lcell_comb \Selector31~4 (
// Equation(s):
// \Selector31~4_combout  = ( \IR[21]~DUPLICATE_q  & ( \Add2~1_sumout  & ( (IR[20] & ((!\IR[18]~DUPLICATE_q  & (IR[19] & !\ALUout~0_combout )) # (\IR[18]~DUPLICATE_q  & (!IR[19])))) ) ) ) # ( !\IR[21]~DUPLICATE_q  & ( \Add2~1_sumout  & ( (IR[20] & 
// (!\IR[18]~DUPLICATE_q  & (IR[19] & \ALUout~0_combout ))) ) ) ) # ( \IR[21]~DUPLICATE_q  & ( !\Add2~1_sumout  & ( (IR[20] & (!\IR[18]~DUPLICATE_q  & (IR[19] & !\ALUout~0_combout ))) ) ) ) # ( !\IR[21]~DUPLICATE_q  & ( !\Add2~1_sumout  & ( (IR[20] & 
// ((!\IR[18]~DUPLICATE_q  & (IR[19] & \ALUout~0_combout )) # (\IR[18]~DUPLICATE_q  & (!IR[19])))) ) ) )

	.dataa(!IR[20]),
	.datab(!\IR[18]~DUPLICATE_q ),
	.datac(!IR[19]),
	.datad(!\ALUout~0_combout ),
	.datae(!\IR[21]~DUPLICATE_q ),
	.dataf(!\Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~4 .extended_lut = "off";
defparam \Selector31~4 .lut_mask = 64'h1014040000041410;
defparam \Selector31~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N18
cyclonev_lcell_comb \Selector31~3 (
// Equation(s):
// \Selector31~3_combout  = ( \Add1~1_sumout  & ( \Add2~1_sumout  & ( (!IR[20]) # (!\IR[21]~DUPLICATE_q  $ (((\B[0]~DUPLICATE_q  & A[0])))) ) ) ) # ( !\Add1~1_sumout  & ( \Add2~1_sumout  & ( !\IR[21]~DUPLICATE_q  $ (((!IR[20]) # ((\B[0]~DUPLICATE_q  & 
// A[0])))) ) ) ) # ( \Add1~1_sumout  & ( !\Add2~1_sumout  & ( !\IR[21]~DUPLICATE_q  $ (((\B[0]~DUPLICATE_q  & (IR[20] & A[0])))) ) ) ) # ( !\Add1~1_sumout  & ( !\Add2~1_sumout  & ( (IR[20] & (!\IR[21]~DUPLICATE_q  $ (((\B[0]~DUPLICATE_q  & A[0]))))) ) ) )

	.dataa(!\B[0]~DUPLICATE_q ),
	.datab(!\IR[21]~DUPLICATE_q ),
	.datac(!IR[20]),
	.datad(!A[0]),
	.datae(!\Add1~1_sumout ),
	.dataf(!\Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~3 .extended_lut = "off";
defparam \Selector31~3 .lut_mask = 64'h0C09CCC93C39FCF9;
defparam \Selector31~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N12
cyclonev_lcell_comb \Selector63~2 (
// Equation(s):
// \Selector63~2_combout  = ( \Selector31~3_combout  & ( (!\IR[22]~DUPLICATE_q  & (((IR[19] & \IR[18]~DUPLICATE_q )) # (\Selector31~4_combout ))) ) ) # ( !\Selector31~3_combout  & ( (\Selector31~4_combout  & !\IR[22]~DUPLICATE_q ) ) )

	.dataa(!IR[19]),
	.datab(!\IR[18]~DUPLICATE_q ),
	.datac(!\Selector31~4_combout ),
	.datad(!\IR[22]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Selector31~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector63~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector63~2 .extended_lut = "off";
defparam \Selector63~2 .lut_mask = 64'h0F000F001F001F00;
defparam \Selector63~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y22_N24
cyclonev_lcell_comb \ShiftRight0~7 (
// Equation(s):
// \ShiftRight0~7_combout  = ( \A[1]~DUPLICATE_q  & ( A[3] & ( ((!B[1] & ((A[0]))) # (B[1] & (\A[2]~DUPLICATE_q ))) # (\B[0]~DUPLICATE_q ) ) ) ) # ( !\A[1]~DUPLICATE_q  & ( A[3] & ( (!B[1] & (((A[0] & !\B[0]~DUPLICATE_q )))) # (B[1] & (((\B[0]~DUPLICATE_q )) 
// # (\A[2]~DUPLICATE_q ))) ) ) ) # ( \A[1]~DUPLICATE_q  & ( !A[3] & ( (!B[1] & (((\B[0]~DUPLICATE_q ) # (A[0])))) # (B[1] & (\A[2]~DUPLICATE_q  & ((!\B[0]~DUPLICATE_q )))) ) ) ) # ( !\A[1]~DUPLICATE_q  & ( !A[3] & ( (!\B[0]~DUPLICATE_q  & ((!B[1] & 
// ((A[0]))) # (B[1] & (\A[2]~DUPLICATE_q )))) ) ) )

	.dataa(!\A[2]~DUPLICATE_q ),
	.datab(!B[1]),
	.datac(!A[0]),
	.datad(!\B[0]~DUPLICATE_q ),
	.datae(!\A[1]~DUPLICATE_q ),
	.dataf(!A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~7 .extended_lut = "off";
defparam \ShiftRight0~7 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \ShiftRight0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N54
cyclonev_lcell_comb \ShiftRight0~8 (
// Equation(s):
// \ShiftRight0~8_combout  = ( A[6] & ( B[1] & ( (!\B[0]~DUPLICATE_q ) # (A[7]) ) ) ) # ( !A[6] & ( B[1] & ( (\B[0]~DUPLICATE_q  & A[7]) ) ) ) # ( A[6] & ( !B[1] & ( (!\B[0]~DUPLICATE_q  & (A[4])) # (\B[0]~DUPLICATE_q  & ((\A[5]~DUPLICATE_q ))) ) ) ) # ( 
// !A[6] & ( !B[1] & ( (!\B[0]~DUPLICATE_q  & (A[4])) # (\B[0]~DUPLICATE_q  & ((\A[5]~DUPLICATE_q ))) ) ) )

	.dataa(!\B[0]~DUPLICATE_q ),
	.datab(!A[4]),
	.datac(!\A[5]~DUPLICATE_q ),
	.datad(!A[7]),
	.datae(!A[6]),
	.dataf(!B[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~8 .extended_lut = "off";
defparam \ShiftRight0~8 .lut_mask = 64'h272727270055AAFF;
defparam \ShiftRight0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y21_N18
cyclonev_lcell_comb \ShiftRight0~11 (
// Equation(s):
// \ShiftRight0~11_combout  = ( \ShiftRight0~7_combout  & ( \ShiftRight0~8_combout  & ( (!B[3]) # ((!B[2] & ((\ShiftRight0~9_combout ))) # (B[2] & (\ShiftRight0~10_combout ))) ) ) ) # ( !\ShiftRight0~7_combout  & ( \ShiftRight0~8_combout  & ( (!B[3] & 
// (((B[2])))) # (B[3] & ((!B[2] & ((\ShiftRight0~9_combout ))) # (B[2] & (\ShiftRight0~10_combout )))) ) ) ) # ( \ShiftRight0~7_combout  & ( !\ShiftRight0~8_combout  & ( (!B[3] & (((!B[2])))) # (B[3] & ((!B[2] & ((\ShiftRight0~9_combout ))) # (B[2] & 
// (\ShiftRight0~10_combout )))) ) ) ) # ( !\ShiftRight0~7_combout  & ( !\ShiftRight0~8_combout  & ( (B[3] & ((!B[2] & ((\ShiftRight0~9_combout ))) # (B[2] & (\ShiftRight0~10_combout )))) ) ) )

	.dataa(!\ShiftRight0~10_combout ),
	.datab(!\ShiftRight0~9_combout ),
	.datac(!B[3]),
	.datad(!B[2]),
	.datae(!\ShiftRight0~7_combout ),
	.dataf(!\ShiftRight0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~11 .extended_lut = "off";
defparam \ShiftRight0~11 .lut_mask = 64'h0305F30503F5F3F5;
defparam \ShiftRight0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N36
cyclonev_lcell_comb \Selector31~5 (
// Equation(s):
// \Selector31~5_combout  = ( !\ShiftRight0~6_combout  & ( \ShiftRight0~11_combout  & ( (!\B[4]~DUPLICATE_q  & \IR[18]~DUPLICATE_q ) ) ) )

	.dataa(!\B[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\IR[18]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\ShiftRight0~6_combout ),
	.dataf(!\ShiftRight0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~5 .extended_lut = "off";
defparam \Selector31~5 .lut_mask = 64'h000000000A0A0000;
defparam \Selector31~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y19_N54
cyclonev_lcell_comb \Selector31~7 (
// Equation(s):
// \Selector31~7_combout  = ( !\ShiftRight0~6_combout  & ( (!\IR[18]~DUPLICATE_q  & (\ShiftLeft0~0_combout  & (!B[4] & (\ShiftLeft0~1_combout )))) # (\IR[18]~DUPLICATE_q  & (((B[4] & ((\ShiftRight0~16_combout )))))) ) ) # ( \ShiftRight0~6_combout  & ( 
// ((\IR[18]~DUPLICATE_q  & (\A[31]~DUPLICATE_q ))) ) )

	.dataa(!\ShiftLeft0~0_combout ),
	.datab(!\IR[18]~DUPLICATE_q ),
	.datac(!\A[31]~DUPLICATE_q ),
	.datad(!\ShiftLeft0~1_combout ),
	.datae(!\ShiftRight0~6_combout ),
	.dataf(!\ShiftRight0~16_combout ),
	.datag(!B[4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~7 .extended_lut = "on";
defparam \Selector31~7 .lut_mask = 64'h0040030303430303;
defparam \Selector31~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N6
cyclonev_lcell_comb \Selector63~8 (
// Equation(s):
// \Selector63~8_combout  = ( \Selector31~5_combout  & ( \Selector31~7_combout  & ( (\Selector63~6_combout  & ((!\Selector63~7_combout ) # ((!\Selector63~3_combout  & !\Selector63~2_combout )))) ) ) ) # ( !\Selector31~5_combout  & ( \Selector31~7_combout  & 
// ( (\Selector63~6_combout  & ((!\Selector63~7_combout ) # ((!\Selector63~3_combout  & !\Selector63~2_combout )))) ) ) ) # ( \Selector31~5_combout  & ( !\Selector31~7_combout  & ( (\Selector63~6_combout  & ((!\Selector63~7_combout ) # 
// ((!\Selector63~3_combout  & !\Selector63~2_combout )))) ) ) ) # ( !\Selector31~5_combout  & ( !\Selector31~7_combout  & ( (\Selector63~6_combout  & ((!\Selector63~7_combout ) # (!\Selector63~2_combout ))) ) ) )

	.dataa(!\Selector63~3_combout ),
	.datab(!\Selector63~7_combout ),
	.datac(!\Selector63~6_combout ),
	.datad(!\Selector63~2_combout ),
	.datae(!\Selector31~5_combout ),
	.dataf(!\Selector31~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector63~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector63~8 .extended_lut = "off";
defparam \Selector63~8 .lut_mask = 64'h0F0C0E0C0E0C0E0C;
defparam \Selector63~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N48
cyclonev_lcell_comb \Selector63~9 (
// Equation(s):
// \Selector63~9_combout  = ( \Selector63~1_combout  & ( \Selector63~8_combout  & ( (!\Selector31~0_combout  & (!\Selector31~2_combout  & ((!\Selector31~1_combout ) # (\LessThan0~25_combout )))) ) ) ) # ( !\Selector63~1_combout  & ( \Selector63~8_combout  ) 
// )

	.dataa(!\Selector31~0_combout ),
	.datab(!\Selector31~1_combout ),
	.datac(!\LessThan0~25_combout ),
	.datad(!\Selector31~2_combout ),
	.datae(!\Selector63~1_combout ),
	.dataf(!\Selector63~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector63~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector63~9 .extended_lut = "off";
defparam \Selector63~9 .lut_mask = 64'h00000000FFFF8A00;
defparam \Selector63~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N12
cyclonev_lcell_comb \Selector63~12 (
// Equation(s):
// \Selector63~12_combout  = ( IR[28] & ( \Selector63~9_combout  & ( (\Selector63~10_combout  & !IR[27]) ) ) ) # ( !IR[28] & ( \Selector63~9_combout  & ( (!IR[27] & (\Selector63~4_combout )) # (IR[27] & ((\Selector63~11_combout ))) ) ) ) # ( IR[28] & ( 
// !\Selector63~9_combout  & ( (IR[27]) # (\Selector63~10_combout ) ) ) ) # ( !IR[28] & ( !\Selector63~9_combout  & ( (!IR[27] & (\Selector63~4_combout )) # (IR[27] & ((\Selector63~11_combout ))) ) ) )

	.dataa(!\Selector63~10_combout ),
	.datab(!\Selector63~4_combout ),
	.datac(!IR[27]),
	.datad(!\Selector63~11_combout ),
	.datae(!IR[28]),
	.dataf(!\Selector63~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector63~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector63~12 .extended_lut = "off";
defparam \Selector63~12 .lut_mask = 64'h303F5F5F303F5050;
defparam \Selector63~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N51
cyclonev_lcell_comb \memin[0]~4 (
// Equation(s):
// \memin[0]~4_combout  = ( \Selector63~18_combout  & ( \Selector63~12_combout  & ( (((\WideOr19~0_combout  & \Selector63~13_combout )) # (\memin[0]~177_combout )) # (\memin[0]~173_combout ) ) ) ) # ( !\Selector63~18_combout  & ( \Selector63~12_combout  & ( 
// ((\memin[0]~177_combout ) # (\WideOr19~0_combout )) # (\memin[0]~173_combout ) ) ) ) # ( \Selector63~18_combout  & ( !\Selector63~12_combout  & ( (\memin[0]~177_combout ) # (\memin[0]~173_combout ) ) ) ) # ( !\Selector63~18_combout  & ( 
// !\Selector63~12_combout  & ( ((\memin[0]~177_combout ) # (\WideOr19~0_combout )) # (\memin[0]~173_combout ) ) ) )

	.dataa(!\memin[0]~173_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\memin[0]~177_combout ),
	.datad(!\Selector63~13_combout ),
	.datae(!\Selector63~18_combout ),
	.dataf(!\Selector63~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[0]~4 .extended_lut = "off";
defparam \memin[0]~4 .lut_mask = 64'h7F7F5F5F7F7F5F7F;
defparam \memin[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y22_N14
dffeas \B[0]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[0]~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[0]~DUPLICATE .is_wysiwyg = "true";
defparam \B[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N24
cyclonev_lcell_comb \ShiftRight0~36 (
// Equation(s):
// \ShiftRight0~36_combout  = ( A[1] & ( \A[4]~DUPLICATE_q  & ( (!\B[0]~DUPLICATE_q  & ((!B[1]) # ((\A[3]~DUPLICATE_q )))) # (\B[0]~DUPLICATE_q  & (((\A[2]~DUPLICATE_q )) # (B[1]))) ) ) ) # ( !A[1] & ( \A[4]~DUPLICATE_q  & ( (!\B[0]~DUPLICATE_q  & (B[1] & 
// ((\A[3]~DUPLICATE_q )))) # (\B[0]~DUPLICATE_q  & (((\A[2]~DUPLICATE_q )) # (B[1]))) ) ) ) # ( A[1] & ( !\A[4]~DUPLICATE_q  & ( (!\B[0]~DUPLICATE_q  & ((!B[1]) # ((\A[3]~DUPLICATE_q )))) # (\B[0]~DUPLICATE_q  & (!B[1] & (\A[2]~DUPLICATE_q ))) ) ) ) # ( 
// !A[1] & ( !\A[4]~DUPLICATE_q  & ( (!\B[0]~DUPLICATE_q  & (B[1] & ((\A[3]~DUPLICATE_q )))) # (\B[0]~DUPLICATE_q  & (!B[1] & (\A[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\B[0]~DUPLICATE_q ),
	.datab(!B[1]),
	.datac(!\A[2]~DUPLICATE_q ),
	.datad(!\A[3]~DUPLICATE_q ),
	.datae(!A[1]),
	.dataf(!\A[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~36 .extended_lut = "off";
defparam \ShiftRight0~36 .lut_mask = 64'h04268CAE15379DBF;
defparam \ShiftRight0~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N30
cyclonev_lcell_comb \ShiftRight0~38 (
// Equation(s):
// \ShiftRight0~38_combout  = ( A[9] & ( A[11] & ( (!\B[0]~DUPLICATE_q ) # ((!\B[1]~DUPLICATE_q  & ((\A[10]~DUPLICATE_q ))) # (\B[1]~DUPLICATE_q  & (A[12]))) ) ) ) # ( !A[9] & ( A[11] & ( (!\B[1]~DUPLICATE_q  & (((\A[10]~DUPLICATE_q  & \B[0]~DUPLICATE_q )))) 
// # (\B[1]~DUPLICATE_q  & (((!\B[0]~DUPLICATE_q )) # (A[12]))) ) ) ) # ( A[9] & ( !A[11] & ( (!\B[1]~DUPLICATE_q  & (((!\B[0]~DUPLICATE_q ) # (\A[10]~DUPLICATE_q )))) # (\B[1]~DUPLICATE_q  & (A[12] & ((\B[0]~DUPLICATE_q )))) ) ) ) # ( !A[9] & ( !A[11] & ( 
// (\B[0]~DUPLICATE_q  & ((!\B[1]~DUPLICATE_q  & ((\A[10]~DUPLICATE_q ))) # (\B[1]~DUPLICATE_q  & (A[12])))) ) ) )

	.dataa(!\B[1]~DUPLICATE_q ),
	.datab(!A[12]),
	.datac(!\A[10]~DUPLICATE_q ),
	.datad(!\B[0]~DUPLICATE_q ),
	.datae(!A[9]),
	.dataf(!A[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~38 .extended_lut = "off";
defparam \ShiftRight0~38 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \ShiftRight0~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N18
cyclonev_lcell_comb \ShiftRight0~37 (
// Equation(s):
// \ShiftRight0~37_combout  = ( A[6] & ( \A[5]~DUPLICATE_q  & ( (!\B[1]~DUPLICATE_q ) # ((!\B[0]~DUPLICATE_q  & ((\A[7]~DUPLICATE_q ))) # (\B[0]~DUPLICATE_q  & (A[8]))) ) ) ) # ( !A[6] & ( \A[5]~DUPLICATE_q  & ( (!\B[0]~DUPLICATE_q  & (((!\B[1]~DUPLICATE_q ) 
// # (\A[7]~DUPLICATE_q )))) # (\B[0]~DUPLICATE_q  & (A[8] & (\B[1]~DUPLICATE_q ))) ) ) ) # ( A[6] & ( !\A[5]~DUPLICATE_q  & ( (!\B[0]~DUPLICATE_q  & (((\B[1]~DUPLICATE_q  & \A[7]~DUPLICATE_q )))) # (\B[0]~DUPLICATE_q  & (((!\B[1]~DUPLICATE_q )) # (A[8]))) ) 
// ) ) # ( !A[6] & ( !\A[5]~DUPLICATE_q  & ( (\B[1]~DUPLICATE_q  & ((!\B[0]~DUPLICATE_q  & ((\A[7]~DUPLICATE_q ))) # (\B[0]~DUPLICATE_q  & (A[8])))) ) ) )

	.dataa(!A[8]),
	.datab(!\B[0]~DUPLICATE_q ),
	.datac(!\B[1]~DUPLICATE_q ),
	.datad(!\A[7]~DUPLICATE_q ),
	.datae(!A[6]),
	.dataf(!\A[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~37 .extended_lut = "off";
defparam \ShiftRight0~37 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \ShiftRight0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N24
cyclonev_lcell_comb \ShiftRight0~40 (
// Equation(s):
// \ShiftRight0~40_combout  = ( \ShiftRight0~39_combout  & ( \ShiftRight0~37_combout  & ( ((!\B[3]~DUPLICATE_q  & (\ShiftRight0~36_combout )) # (\B[3]~DUPLICATE_q  & ((\ShiftRight0~38_combout )))) # (\B[2]~DUPLICATE_q ) ) ) ) # ( !\ShiftRight0~39_combout  & 
// ( \ShiftRight0~37_combout  & ( (!\B[3]~DUPLICATE_q  & (((\B[2]~DUPLICATE_q )) # (\ShiftRight0~36_combout ))) # (\B[3]~DUPLICATE_q  & (((\ShiftRight0~38_combout  & !\B[2]~DUPLICATE_q )))) ) ) ) # ( \ShiftRight0~39_combout  & ( !\ShiftRight0~37_combout  & ( 
// (!\B[3]~DUPLICATE_q  & (\ShiftRight0~36_combout  & ((!\B[2]~DUPLICATE_q )))) # (\B[3]~DUPLICATE_q  & (((\B[2]~DUPLICATE_q ) # (\ShiftRight0~38_combout )))) ) ) ) # ( !\ShiftRight0~39_combout  & ( !\ShiftRight0~37_combout  & ( (!\B[2]~DUPLICATE_q  & 
// ((!\B[3]~DUPLICATE_q  & (\ShiftRight0~36_combout )) # (\B[3]~DUPLICATE_q  & ((\ShiftRight0~38_combout ))))) ) ) )

	.dataa(!\B[3]~DUPLICATE_q ),
	.datab(!\ShiftRight0~36_combout ),
	.datac(!\ShiftRight0~38_combout ),
	.datad(!\B[2]~DUPLICATE_q ),
	.datae(!\ShiftRight0~39_combout ),
	.dataf(!\ShiftRight0~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~40 .extended_lut = "off";
defparam \ShiftRight0~40 .lut_mask = 64'h2700275527AA27FF;
defparam \ShiftRight0~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N3
cyclonev_lcell_comb \Selector62~3 (
// Equation(s):
// \Selector62~3_combout  = ( \Selector62~2_combout  & ( (!\B[4]~DUPLICATE_q  & (\ShiftRight0~40_combout  & !\ShiftRight0~6_combout )) ) )

	.dataa(!\B[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\ShiftRight0~40_combout ),
	.datad(!\ShiftRight0~6_combout ),
	.datae(gnd),
	.dataf(!\Selector62~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector62~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector62~3 .extended_lut = "off";
defparam \Selector62~3 .lut_mask = 64'h000000000A000A00;
defparam \Selector62~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N0
cyclonev_lcell_comb \Selector62~7 (
// Equation(s):
// \Selector62~7_combout  = ( \B[1]~DUPLICATE_q  & ( !IR[27] $ (((!IR[26]) # (A[1]))) ) ) # ( !\B[1]~DUPLICATE_q  & ( (A[1] & (!IR[26] $ (!IR[27]))) ) )

	.dataa(gnd),
	.datab(!IR[26]),
	.datac(!A[1]),
	.datad(!IR[27]),
	.datae(gnd),
	.dataf(!\B[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector62~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector62~7 .extended_lut = "off";
defparam \Selector62~7 .lut_mask = 64'h030C030C30CF30CF;
defparam \Selector62~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N18
cyclonev_lcell_comb \Selector62~9 (
// Equation(s):
// \Selector62~9_combout  = ( \ShiftRight0~6_combout  & ( \ShiftRight0~35_combout  & ( (\Selector62~7_combout  & \Selector32~0_combout ) ) ) ) # ( !\ShiftRight0~6_combout  & ( \ShiftRight0~35_combout  & ( (!\Selector62~4_combout  & (((\Selector62~7_combout  
// & \Selector32~0_combout )))) # (\Selector62~4_combout  & (((\Selector62~7_combout  & \Selector32~0_combout )) # (\Selector56~0_combout ))) ) ) ) # ( \ShiftRight0~6_combout  & ( !\ShiftRight0~35_combout  & ( (\Selector62~7_combout  & \Selector32~0_combout 
// ) ) ) ) # ( !\ShiftRight0~6_combout  & ( !\ShiftRight0~35_combout  & ( (\Selector62~7_combout  & \Selector32~0_combout ) ) ) )

	.dataa(!\Selector62~4_combout ),
	.datab(!\Selector56~0_combout ),
	.datac(!\Selector62~7_combout ),
	.datad(!\Selector32~0_combout ),
	.datae(!\ShiftRight0~6_combout ),
	.dataf(!\ShiftRight0~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector62~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector62~9 .extended_lut = "off";
defparam \Selector62~9 .lut_mask = 64'h000F000F111F000F;
defparam \Selector62~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N3
cyclonev_lcell_comb \Add2~69 (
// Equation(s):
// \Add2~69_sumout  = SUM(( \A[1]~DUPLICATE_q  ) + ( \B[1]~DUPLICATE_q  ) + ( \Add2~2  ))
// \Add2~70  = CARRY(( \A[1]~DUPLICATE_q  ) + ( \B[1]~DUPLICATE_q  ) + ( \Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[1]~DUPLICATE_q ),
	.datad(!\A[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~69_sumout ),
	.cout(\Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \Add2~69 .extended_lut = "off";
defparam \Add2~69 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N42
cyclonev_lcell_comb \Selector62~6 (
// Equation(s):
// \Selector62~6_combout  = ( \B[1]~DUPLICATE_q  & ( (\Selector21~0_combout  & (!A[1] $ (!IR[21]))) ) ) # ( !\B[1]~DUPLICATE_q  & ( (\Selector21~0_combout  & (!A[1] $ (IR[21]))) ) )

	.dataa(!A[1]),
	.datab(gnd),
	.datac(!IR[21]),
	.datad(!\Selector21~0_combout ),
	.datae(gnd),
	.dataf(!\B[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector62~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector62~6 .extended_lut = "off";
defparam \Selector62~6 .lut_mask = 64'h00A500A5005A005A;
defparam \Selector62~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N48
cyclonev_lcell_comb \Selector62~11 (
// Equation(s):
// \Selector62~11_combout  = ( !\ShiftRight0~6_combout  & ( ((\ShiftLeft0~0_combout  & (!\Selector44~0_combout  & (\ShiftLeft0~19_combout  & \Selector63~3_combout )))) # (\Selector62~6_combout ) ) ) # ( \ShiftRight0~6_combout  & ( ((((\Selector32~1_combout  
// & \Selector63~3_combout )) # (\Selector62~6_combout ))) ) )

	.dataa(!\ShiftLeft0~0_combout ),
	.datab(!\Selector44~0_combout ),
	.datac(!\Selector32~1_combout ),
	.datad(!\Selector63~3_combout ),
	.datae(!\ShiftRight0~6_combout ),
	.dataf(!\Selector62~6_combout ),
	.datag(!\ShiftLeft0~19_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector62~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector62~11 .extended_lut = "on";
defparam \Selector62~11 .lut_mask = 64'h0004000FFFFFFFFF;
defparam \Selector62~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N45
cyclonev_lcell_comb \Selector62~10 (
// Equation(s):
// \Selector62~10_combout  = ( \Selector62~11_combout  & ( ((!\Selector32~3_combout  & \Add2~69_sumout )) # (\Selector56~0_combout ) ) ) # ( !\Selector62~11_combout  & ( (!\Selector32~3_combout  & \Add2~69_sumout ) ) )

	.dataa(gnd),
	.datab(!\Selector32~3_combout ),
	.datac(!\Selector56~0_combout ),
	.datad(!\Add2~69_sumout ),
	.datae(gnd),
	.dataf(!\Selector62~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector62~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector62~10 .extended_lut = "off";
defparam \Selector62~10 .lut_mask = 64'h00CC00CC0FCF0FCF;
defparam \Selector62~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N12
cyclonev_lcell_comb \Selector62~15 (
// Equation(s):
// \Selector62~15_combout  = ( !IR[20] & ( ((\IR[18]~DUPLICATE_q  & ((!IR[21] & ((\Add1~69_sumout ))) # (IR[21] & (\Add2~69_sumout ))))) ) ) # ( IR[20] & ( !IR[21] $ (((!\B[1]~DUPLICATE_q  & (A[1] & (!\IR[18]~DUPLICATE_q ))) # (\B[1]~DUPLICATE_q  & 
// (((!\IR[18]~DUPLICATE_q )) # (A[1]))))) ) )

	.dataa(!IR[21]),
	.datab(!\B[1]~DUPLICATE_q ),
	.datac(!A[1]),
	.datad(!\IR[18]~DUPLICATE_q ),
	.datae(!IR[20]),
	.dataf(!\Add1~69_sumout ),
	.datag(!\Add2~69_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector62~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector62~15 .extended_lut = "on";
defparam \Selector62~15 .lut_mask = 64'h000595A900AF95A9;
defparam \Selector62~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N57
cyclonev_lcell_comb \Selector62~8 (
// Equation(s):
// \Selector62~8_combout  = ( !\Selector62~10_combout  & ( \Selector62~15_combout  & ( (!\Selector62~9_combout  & ((!\Selector56~0_combout ) # ((!\Selector62~3_combout  & !\Selector24~0_combout )))) ) ) ) # ( !\Selector62~10_combout  & ( 
// !\Selector62~15_combout  & ( (!\Selector62~9_combout  & ((!\Selector62~3_combout ) # (!\Selector56~0_combout ))) ) ) )

	.dataa(!\Selector62~3_combout ),
	.datab(!\Selector56~0_combout ),
	.datac(!\Selector24~0_combout ),
	.datad(!\Selector62~9_combout ),
	.datae(!\Selector62~10_combout ),
	.dataf(!\Selector62~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector62~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector62~8 .extended_lut = "off";
defparam \Selector62~8 .lut_mask = 64'hEE000000EC000000;
defparam \Selector62~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N48
cyclonev_lcell_comb \regs[2][1]~feeder (
// Equation(s):
// \regs[2][1]~feeder_combout  = ( \memin[1]~54_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[1]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][1]~feeder .extended_lut = "off";
defparam \regs[2][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y14_N49
dffeas \regs[2][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][1] .is_wysiwyg = "true";
defparam \regs[2][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N24
cyclonev_lcell_comb \regs[6][1]~feeder (
// Equation(s):
// \regs[6][1]~feeder_combout  = ( \memin[1]~54_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[1]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][1]~feeder .extended_lut = "off";
defparam \regs[6][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y17_N26
dffeas \regs[6][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][1] .is_wysiwyg = "true";
defparam \regs[6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N50
dffeas \regs[10][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~54_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][1] .is_wysiwyg = "true";
defparam \regs[10][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N32
dffeas \regs[14][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~54_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][1] .is_wysiwyg = "true";
defparam \regs[14][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N30
cyclonev_lcell_comb \Mux30~2 (
// Equation(s):
// \Mux30~2_combout  = ( \regs[14][1]~q  & ( \Selector70~4_combout  & ( (\Selector69~4_combout ) # (\regs[6][1]~q ) ) ) ) # ( !\regs[14][1]~q  & ( \Selector70~4_combout  & ( (\regs[6][1]~q  & !\Selector69~4_combout ) ) ) ) # ( \regs[14][1]~q  & ( 
// !\Selector70~4_combout  & ( (!\Selector69~4_combout  & (\regs[2][1]~q )) # (\Selector69~4_combout  & ((\regs[10][1]~q ))) ) ) ) # ( !\regs[14][1]~q  & ( !\Selector70~4_combout  & ( (!\Selector69~4_combout  & (\regs[2][1]~q )) # (\Selector69~4_combout  & 
// ((\regs[10][1]~q ))) ) ) )

	.dataa(!\regs[2][1]~q ),
	.datab(!\regs[6][1]~q ),
	.datac(!\regs[10][1]~q ),
	.datad(!\Selector69~4_combout ),
	.datae(!\regs[14][1]~q ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux30~2 .extended_lut = "off";
defparam \Mux30~2 .lut_mask = 64'h550F550F330033FF;
defparam \Mux30~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y16_N53
dffeas \regs[0][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~54_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][1] .is_wysiwyg = "true";
defparam \regs[0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N57
cyclonev_lcell_comb \regs[8][1]~feeder (
// Equation(s):
// \regs[8][1]~feeder_combout  = ( \memin[1]~54_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[1]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][1]~feeder .extended_lut = "off";
defparam \regs[8][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N59
dffeas \regs[8][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][1] .is_wysiwyg = "true";
defparam \regs[8][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N19
dffeas \regs[4][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~54_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][1] .is_wysiwyg = "true";
defparam \regs[4][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N26
dffeas \regs[12][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~54_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][1] .is_wysiwyg = "true";
defparam \regs[12][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N24
cyclonev_lcell_comb \Mux30~0 (
// Equation(s):
// \Mux30~0_combout  = ( \regs[12][1]~q  & ( \Selector69~4_combout  & ( (\Selector70~4_combout ) # (\regs[8][1]~q ) ) ) ) # ( !\regs[12][1]~q  & ( \Selector69~4_combout  & ( (\regs[8][1]~q  & !\Selector70~4_combout ) ) ) ) # ( \regs[12][1]~q  & ( 
// !\Selector69~4_combout  & ( (!\Selector70~4_combout  & (\regs[0][1]~q )) # (\Selector70~4_combout  & ((\regs[4][1]~q ))) ) ) ) # ( !\regs[12][1]~q  & ( !\Selector69~4_combout  & ( (!\Selector70~4_combout  & (\regs[0][1]~q )) # (\Selector70~4_combout  & 
// ((\regs[4][1]~q ))) ) ) )

	.dataa(!\regs[0][1]~q ),
	.datab(!\regs[8][1]~q ),
	.datac(!\Selector70~4_combout ),
	.datad(!\regs[4][1]~q ),
	.datae(!\regs[12][1]~q ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux30~0 .extended_lut = "off";
defparam \Mux30~0 .lut_mask = 64'h505F505F30303F3F;
defparam \Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N24
cyclonev_lcell_comb \regs[9][1]~feeder (
// Equation(s):
// \regs[9][1]~feeder_combout  = ( \memin[1]~54_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[1]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][1]~feeder .extended_lut = "off";
defparam \regs[9][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N25
dffeas \regs[9][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][1] .is_wysiwyg = "true";
defparam \regs[9][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N25
dffeas \regs[1][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~54_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][1] .is_wysiwyg = "true";
defparam \regs[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N31
dffeas \regs[5][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~54_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][1] .is_wysiwyg = "true";
defparam \regs[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y15_N37
dffeas \regs[13][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~54_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][1] .is_wysiwyg = "true";
defparam \regs[13][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N36
cyclonev_lcell_comb \Mux30~1 (
// Equation(s):
// \Mux30~1_combout  = ( \regs[13][1]~q  & ( \Selector69~4_combout  & ( (\Selector70~4_combout ) # (\regs[9][1]~q ) ) ) ) # ( !\regs[13][1]~q  & ( \Selector69~4_combout  & ( (\regs[9][1]~q  & !\Selector70~4_combout ) ) ) ) # ( \regs[13][1]~q  & ( 
// !\Selector69~4_combout  & ( (!\Selector70~4_combout  & (\regs[1][1]~q )) # (\Selector70~4_combout  & ((\regs[5][1]~q ))) ) ) ) # ( !\regs[13][1]~q  & ( !\Selector69~4_combout  & ( (!\Selector70~4_combout  & (\regs[1][1]~q )) # (\Selector70~4_combout  & 
// ((\regs[5][1]~q ))) ) ) )

	.dataa(!\regs[9][1]~q ),
	.datab(!\regs[1][1]~q ),
	.datac(!\Selector70~4_combout ),
	.datad(!\regs[5][1]~q ),
	.datae(!\regs[13][1]~q ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux30~1 .extended_lut = "off";
defparam \Mux30~1 .lut_mask = 64'h303F303F50505F5F;
defparam \Mux30~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y16_N38
dffeas \regs[3][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~54_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][1] .is_wysiwyg = "true";
defparam \regs[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N22
dffeas \regs[7][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~54_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][1] .is_wysiwyg = "true";
defparam \regs[7][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y16_N52
dffeas \regs[11][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~54_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][1] .is_wysiwyg = "true";
defparam \regs[11][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y16_N19
dffeas \regs[15][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~54_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][1] .is_wysiwyg = "true";
defparam \regs[15][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y16_N18
cyclonev_lcell_comb \Mux30~3 (
// Equation(s):
// \Mux30~3_combout  = ( \regs[15][1]~q  & ( \Selector69~4_combout  & ( (\Selector70~4_combout ) # (\regs[11][1]~q ) ) ) ) # ( !\regs[15][1]~q  & ( \Selector69~4_combout  & ( (\regs[11][1]~q  & !\Selector70~4_combout ) ) ) ) # ( \regs[15][1]~q  & ( 
// !\Selector69~4_combout  & ( (!\Selector70~4_combout  & (\regs[3][1]~q )) # (\Selector70~4_combout  & ((\regs[7][1]~q ))) ) ) ) # ( !\regs[15][1]~q  & ( !\Selector69~4_combout  & ( (!\Selector70~4_combout  & (\regs[3][1]~q )) # (\Selector70~4_combout  & 
// ((\regs[7][1]~q ))) ) ) )

	.dataa(!\regs[3][1]~q ),
	.datab(!\regs[7][1]~q ),
	.datac(!\regs[11][1]~q ),
	.datad(!\Selector70~4_combout ),
	.datae(!\regs[15][1]~q ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux30~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux30~3 .extended_lut = "off";
defparam \Mux30~3 .lut_mask = 64'h553355330F000FFF;
defparam \Mux30~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N36
cyclonev_lcell_comb \Mux30~4 (
// Equation(s):
// \Mux30~4_combout  = ( \Mux30~1_combout  & ( \Mux30~3_combout  & ( ((!\Selector71~4_combout  & ((\Mux30~0_combout ))) # (\Selector71~4_combout  & (\Mux30~2_combout ))) # (\Selector72~4_combout ) ) ) ) # ( !\Mux30~1_combout  & ( \Mux30~3_combout  & ( 
// (!\Selector71~4_combout  & (((!\Selector72~4_combout  & \Mux30~0_combout )))) # (\Selector71~4_combout  & (((\Selector72~4_combout )) # (\Mux30~2_combout ))) ) ) ) # ( \Mux30~1_combout  & ( !\Mux30~3_combout  & ( (!\Selector71~4_combout  & 
// (((\Mux30~0_combout ) # (\Selector72~4_combout )))) # (\Selector71~4_combout  & (\Mux30~2_combout  & (!\Selector72~4_combout ))) ) ) ) # ( !\Mux30~1_combout  & ( !\Mux30~3_combout  & ( (!\Selector72~4_combout  & ((!\Selector71~4_combout  & 
// ((\Mux30~0_combout ))) # (\Selector71~4_combout  & (\Mux30~2_combout )))) ) ) )

	.dataa(!\Selector71~4_combout ),
	.datab(!\Mux30~2_combout ),
	.datac(!\Selector72~4_combout ),
	.datad(!\Mux30~0_combout ),
	.datae(!\Mux30~1_combout ),
	.dataf(!\Mux30~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux30~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux30~4 .extended_lut = "off";
defparam \Mux30~4 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \Mux30~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y17_N19
dffeas \dmem_rtl_0_bypass[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[31]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N48
cyclonev_lcell_comb \dmem_rtl_0_bypass[32]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[32]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[32]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[32]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[32]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y17_N50
dffeas \dmem_rtl_0_bypass[32] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[32]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X30_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\dmem~72_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~72_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[1]~54_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006DBD9DED9DBBD5705601AD18120000000000000000";
// synopsys translate_on

// Location: FF_X32_Y16_N14
dffeas \dmem~2 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~2 .is_wysiwyg = "true";
defparam \dmem~2 .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y19_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[1]~54_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N12
cyclonev_lcell_comb \memin[1]~52 (
// Equation(s):
// \memin[1]~52_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout  & ( (!\dmem~0DUPLICATE_q  & (((\dmem~2_q )))) # (\dmem~0DUPLICATE_q  & (((\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b 
// [0]))) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout  & ( (!\dmem~0DUPLICATE_q  & (((\dmem~2_q )))) # (\dmem~0DUPLICATE_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0DUPLICATE_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datad(!\dmem~2_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[1]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[1]~52 .extended_lut = "off";
defparam \memin[1]~52 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \memin[1]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N18
cyclonev_lcell_comb \memin[1]~125 (
// Equation(s):
// \memin[1]~125_combout  = ( !\memin[4]~1_combout  & ( (((\Decoder3~0_combout  & (!\KEY[1]~input_o )))) ) ) # ( \memin[4]~1_combout  & ( (!\dmem~39_combout  & ((!dmem_rtl_0_bypass[32] & (dmem_rtl_0_bypass[31])) # (dmem_rtl_0_bypass[32] & 
// (((\memin[1]~52_combout )))))) # (\dmem~39_combout  & (dmem_rtl_0_bypass[31])) ) )

	.dataa(!\dmem~39_combout ),
	.datab(!dmem_rtl_0_bypass[31]),
	.datac(!dmem_rtl_0_bypass[32]),
	.datad(!\KEY[1]~input_o ),
	.datae(!\memin[4]~1_combout ),
	.dataf(!\memin[1]~52_combout ),
	.datag(!\Decoder3~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[1]~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[1]~125 .extended_lut = "on";
defparam \memin[1]~125 .lut_mask = 64'h0F0031310F003B3B;
defparam \memin[1]~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N12
cyclonev_lcell_comb \memin[1]~54 (
// Equation(s):
// \memin[1]~54_combout  = ( \Mux30~4_combout  & ( \memin[1]~125_combout  ) ) # ( !\Mux30~4_combout  & ( \memin[1]~125_combout  ) ) # ( \Mux30~4_combout  & ( !\memin[1]~125_combout  & ( (((!\Selector62~8_combout  & \WideOr19~0_combout )) # 
// (\WideOr23~0_combout )) # (\memin[1]~53_combout ) ) ) ) # ( !\Mux30~4_combout  & ( !\memin[1]~125_combout  & ( ((!\Selector62~8_combout  & \WideOr19~0_combout )) # (\memin[1]~53_combout ) ) ) )

	.dataa(!\memin[1]~53_combout ),
	.datab(!\WideOr23~0_combout ),
	.datac(!\Selector62~8_combout ),
	.datad(!\WideOr19~0_combout ),
	.datae(!\Mux30~4_combout ),
	.dataf(!\memin[1]~125_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[1]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[1]~54 .extended_lut = "off";
defparam \memin[1]~54 .lut_mask = 64'h55F577F7FFFFFFFF;
defparam \memin[1]~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y22_N50
dffeas \B[1]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~54_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[1]~DUPLICATE .is_wysiwyg = "true";
defparam \B[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N6
cyclonev_lcell_comb \Add2~73 (
// Equation(s):
// \Add2~73_sumout  = SUM(( B[2] ) + ( \A[2]~DUPLICATE_q  ) + ( \Add2~70  ))
// \Add2~74  = CARRY(( B[2] ) + ( \A[2]~DUPLICATE_q  ) + ( \Add2~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[2]~DUPLICATE_q ),
	.datad(!B[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~73_sumout ),
	.cout(\Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \Add2~73 .extended_lut = "off";
defparam \Add2~73 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N9
cyclonev_lcell_comb \Add2~77 (
// Equation(s):
// \Add2~77_sumout  = SUM(( \A[3]~DUPLICATE_q  ) + ( \B[3]~DUPLICATE_q  ) + ( \Add2~74  ))
// \Add2~78  = CARRY(( \A[3]~DUPLICATE_q  ) + ( \B[3]~DUPLICATE_q  ) + ( \Add2~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[3]~DUPLICATE_q ),
	.datad(!\A[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~77_sumout ),
	.cout(\Add2~78 ),
	.shareout());
// synopsys translate_off
defparam \Add2~77 .extended_lut = "off";
defparam \Add2~77 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N12
cyclonev_lcell_comb \Add2~81 (
// Equation(s):
// \Add2~81_sumout  = SUM(( \B[4]~DUPLICATE_q  ) + ( A[4] ) + ( \Add2~78  ))
// \Add2~82  = CARRY(( \B[4]~DUPLICATE_q  ) + ( A[4] ) + ( \Add2~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!A[4]),
	.datad(!\B[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~81_sumout ),
	.cout(\Add2~82 ),
	.shareout());
// synopsys translate_off
defparam \Add2~81 .extended_lut = "off";
defparam \Add2~81 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N6
cyclonev_lcell_comb \Selector58~7 (
// Equation(s):
// \Selector58~7_combout  = ( \Selector32~3_combout  & ( (\Selector32~0_combout  & \Selector58~6_combout ) ) ) # ( !\Selector32~3_combout  & ( ((\Selector32~0_combout  & \Selector58~6_combout )) # (\Add2~85_sumout ) ) )

	.dataa(!\Selector32~0_combout ),
	.datab(gnd),
	.datac(!\Selector58~6_combout ),
	.datad(!\Add2~85_sumout ),
	.datae(gnd),
	.dataf(!\Selector32~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector58~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector58~7 .extended_lut = "off";
defparam \Selector58~7 .lut_mask = 64'h05FF05FF05050505;
defparam \Selector58~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N21
cyclonev_lcell_comb \ShiftLeft0~20 (
// Equation(s):
// \ShiftLeft0~20_combout  = ( \ShiftLeft0~18_combout  & ( (!B[3] & ((!B[2]) # (\ShiftLeft0~19_combout ))) ) ) # ( !\ShiftLeft0~18_combout  & ( (!B[3] & (B[2] & \ShiftLeft0~19_combout )) ) )

	.dataa(!B[3]),
	.datab(gnd),
	.datac(!B[2]),
	.datad(!\ShiftLeft0~19_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~20 .extended_lut = "off";
defparam \ShiftLeft0~20 .lut_mask = 64'h000A000AA0AAA0AA;
defparam \ShiftLeft0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N39
cyclonev_lcell_comb \Selector58~0 (
// Equation(s):
// \Selector58~0_combout  = ( \ShiftLeft0~20_combout  & ( !\ShiftRight0~6_combout  & ( (\Selector63~3_combout  & !\Selector44~0_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector63~3_combout ),
	.datad(!\Selector44~0_combout ),
	.datae(!\ShiftLeft0~20_combout ),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector58~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector58~0 .extended_lut = "off";
defparam \Selector58~0 .lut_mask = 64'h00000F0000000000;
defparam \Selector58~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N39
cyclonev_lcell_comb \Selector58~1 (
// Equation(s):
// \Selector58~1_combout  = ( \Add1~85_sumout  & ( (\Selector44~1_combout  & ((!IR[21]) # (\Add2~85_sumout ))) ) ) # ( !\Add1~85_sumout  & ( (IR[21] & (\Selector44~1_combout  & \Add2~85_sumout )) ) )

	.dataa(gnd),
	.datab(!IR[21]),
	.datac(!\Selector44~1_combout ),
	.datad(!\Add2~85_sumout ),
	.datae(gnd),
	.dataf(!\Add1~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector58~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector58~1 .extended_lut = "off";
defparam \Selector58~1 .lut_mask = 64'h000300030C0F0C0F;
defparam \Selector58~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N27
cyclonev_lcell_comb \Selector58~3 (
// Equation(s):
// \Selector58~3_combout  = ( IR[21] & ( (!\A[5]~DUPLICATE_q  & (B[5] & !\IR[18]~DUPLICATE_q )) # (\A[5]~DUPLICATE_q  & ((!\IR[18]~DUPLICATE_q ) # (B[5]))) ) ) # ( !IR[21] & ( (!\A[5]~DUPLICATE_q  & ((!B[5]) # (\IR[18]~DUPLICATE_q ))) # (\A[5]~DUPLICATE_q  & 
// (!B[5] & \IR[18]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\A[5]~DUPLICATE_q ),
	.datac(!B[5]),
	.datad(!\IR[18]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!IR[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector58~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector58~3 .extended_lut = "off";
defparam \Selector58~3 .lut_mask = 64'hC0FCC0FC3F033F03;
defparam \Selector58~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N3
cyclonev_lcell_comb \Selector58~4 (
// Equation(s):
// \Selector58~4_combout  = ( \Selector21~0_combout  & ( !\A[5]~DUPLICATE_q  $ (!B[5] $ (!\IR[21]~DUPLICATE_q )) ) )

	.dataa(!\A[5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!B[5]),
	.datad(!\IR[21]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Selector21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector58~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector58~4 .extended_lut = "off";
defparam \Selector58~4 .lut_mask = 64'h00000000A55AA55A;
defparam \Selector58~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N9
cyclonev_lcell_comb \Selector58~5 (
// Equation(s):
// \Selector58~5_combout  = ( \ShiftRight0~6_combout  & ( (!\Selector62~5_combout  & (!\Selector58~4_combout  & ((!\Selector44~2_combout ) # (!\Selector58~3_combout )))) ) ) # ( !\ShiftRight0~6_combout  & ( (!\Selector58~4_combout  & ((!\Selector44~2_combout 
// ) # (!\Selector58~3_combout ))) ) )

	.dataa(!\Selector62~5_combout ),
	.datab(!\Selector44~2_combout ),
	.datac(!\Selector58~3_combout ),
	.datad(!\Selector58~4_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector58~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector58~5 .extended_lut = "off";
defparam \Selector58~5 .lut_mask = 64'hFC00FC00A800A800;
defparam \Selector58~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y19_N18
cyclonev_lcell_comb \ShiftRight0~27 (
// Equation(s):
// \ShiftRight0~27_combout  = ( \ShiftRight0~25_combout  & ( \ShiftRight0~24_combout  & ( (!\B[3]~DUPLICATE_q ) # ((!B[2] & ((\ShiftRight0~26_combout ))) # (B[2] & (\A[31]~DUPLICATE_q ))) ) ) ) # ( !\ShiftRight0~25_combout  & ( \ShiftRight0~24_combout  & ( 
// (!B[2] & ((!\B[3]~DUPLICATE_q ) # ((\ShiftRight0~26_combout )))) # (B[2] & (\B[3]~DUPLICATE_q  & (\A[31]~DUPLICATE_q ))) ) ) ) # ( \ShiftRight0~25_combout  & ( !\ShiftRight0~24_combout  & ( (!B[2] & (\B[3]~DUPLICATE_q  & ((\ShiftRight0~26_combout )))) # 
// (B[2] & ((!\B[3]~DUPLICATE_q ) # ((\A[31]~DUPLICATE_q )))) ) ) ) # ( !\ShiftRight0~25_combout  & ( !\ShiftRight0~24_combout  & ( (\B[3]~DUPLICATE_q  & ((!B[2] & ((\ShiftRight0~26_combout ))) # (B[2] & (\A[31]~DUPLICATE_q )))) ) ) )

	.dataa(!B[2]),
	.datab(!\B[3]~DUPLICATE_q ),
	.datac(!\A[31]~DUPLICATE_q ),
	.datad(!\ShiftRight0~26_combout ),
	.datae(!\ShiftRight0~25_combout ),
	.dataf(!\ShiftRight0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~27 .extended_lut = "off";
defparam \ShiftRight0~27 .lut_mask = 64'h0123456789ABCDEF;
defparam \ShiftRight0~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N6
cyclonev_lcell_comb \ShiftRight0~51 (
// Equation(s):
// \ShiftRight0~51_combout  = ( \ShiftRight0~38_combout  & ( \ShiftRight0~39_combout  & ( (!B[2] & (((\ShiftRight0~37_combout ) # (B[3])))) # (B[2] & (((!B[3])) # (\ShiftRight0~34_combout ))) ) ) ) # ( !\ShiftRight0~38_combout  & ( \ShiftRight0~39_combout  & 
// ( (!B[2] & (((\ShiftRight0~37_combout ) # (B[3])))) # (B[2] & (\ShiftRight0~34_combout  & (B[3]))) ) ) ) # ( \ShiftRight0~38_combout  & ( !\ShiftRight0~39_combout  & ( (!B[2] & (((!B[3] & \ShiftRight0~37_combout )))) # (B[2] & (((!B[3])) # 
// (\ShiftRight0~34_combout ))) ) ) ) # ( !\ShiftRight0~38_combout  & ( !\ShiftRight0~39_combout  & ( (!B[2] & (((!B[3] & \ShiftRight0~37_combout )))) # (B[2] & (\ShiftRight0~34_combout  & (B[3]))) ) ) )

	.dataa(!B[2]),
	.datab(!\ShiftRight0~34_combout ),
	.datac(!B[3]),
	.datad(!\ShiftRight0~37_combout ),
	.datae(!\ShiftRight0~38_combout ),
	.dataf(!\ShiftRight0~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~51 .extended_lut = "off";
defparam \ShiftRight0~51 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \ShiftRight0~51 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y19_N24
cyclonev_lcell_comb \Selector58~2 (
// Equation(s):
// \Selector58~2_combout  = ( !\ShiftRight0~6_combout  & ( \ShiftRight0~51_combout  & ( (\Selector62~2_combout  & ((!B[4]) # (\ShiftRight0~27_combout ))) ) ) ) # ( !\ShiftRight0~6_combout  & ( !\ShiftRight0~51_combout  & ( (B[4] & (\ShiftRight0~27_combout  & 
// \Selector62~2_combout )) ) ) )

	.dataa(!B[4]),
	.datab(gnd),
	.datac(!\ShiftRight0~27_combout ),
	.datad(!\Selector62~2_combout ),
	.datae(!\ShiftRight0~6_combout ),
	.dataf(!\ShiftRight0~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector58~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector58~2 .extended_lut = "off";
defparam \Selector58~2 .lut_mask = 64'h0005000000AF0000;
defparam \Selector58~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N48
cyclonev_lcell_comb \Selector58~8 (
// Equation(s):
// \Selector58~8_combout  = ( \Selector58~5_combout  & ( \Selector58~2_combout  & ( (!\Selector56~0_combout  & !\Selector58~7_combout ) ) ) ) # ( !\Selector58~5_combout  & ( \Selector58~2_combout  & ( (!\Selector56~0_combout  & !\Selector58~7_combout ) ) ) ) 
// # ( \Selector58~5_combout  & ( !\Selector58~2_combout  & ( (!\Selector58~7_combout  & ((!\Selector56~0_combout ) # ((!\Selector58~0_combout  & !\Selector58~1_combout )))) ) ) ) # ( !\Selector58~5_combout  & ( !\Selector58~2_combout  & ( 
// (!\Selector56~0_combout  & !\Selector58~7_combout ) ) ) )

	.dataa(!\Selector56~0_combout ),
	.datab(!\Selector58~7_combout ),
	.datac(!\Selector58~0_combout ),
	.datad(!\Selector58~1_combout ),
	.datae(!\Selector58~5_combout ),
	.dataf(!\Selector58~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector58~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector58~8 .extended_lut = "off";
defparam \Selector58~8 .lut_mask = 64'h8888C88888888888;
defparam \Selector58~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N24
cyclonev_lcell_comb \memin[5]~67 (
// Equation(s):
// \memin[5]~67_combout  = ( \ShOff~0_combout  & ( \WideOr21~0_combout  & ( (\IR[11]~DUPLICATE_q  & (!IR[13] & ((!\PC[5]~DUPLICATE_q ) # (!\DrPC~0_combout )))) ) ) ) # ( !\ShOff~0_combout  & ( \WideOr21~0_combout  & ( (!IR[13] & ((!\PC[5]~DUPLICATE_q ) # 
// (!\DrPC~0_combout ))) ) ) ) # ( \ShOff~0_combout  & ( !\WideOr21~0_combout  & ( (\IR[11]~DUPLICATE_q  & ((!\PC[5]~DUPLICATE_q ) # (!\DrPC~0_combout ))) ) ) ) # ( !\ShOff~0_combout  & ( !\WideOr21~0_combout  & ( (!\PC[5]~DUPLICATE_q ) # (!\DrPC~0_combout ) 
// ) ) )

	.dataa(!\IR[11]~DUPLICATE_q ),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!\DrPC~0_combout ),
	.datad(!IR[13]),
	.datae(!\ShOff~0_combout ),
	.dataf(!\WideOr21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[5]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[5]~67 .extended_lut = "off";
defparam \memin[5]~67 .lut_mask = 64'hFCFC5454FC005400;
defparam \memin[5]~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N27
cyclonev_lcell_comb \dmem_rtl_0_bypass[40]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[40]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[40]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[40]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[40]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y16_N29
dffeas \dmem_rtl_0_bypass[40] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[40]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N57
cyclonev_lcell_comb \dmem_rtl_0_bypass[39]~3 (
// Equation(s):
// \dmem_rtl_0_bypass[39]~3_combout  = !\memin[5]~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\memin[5]~68_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[39]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[39]~3 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[39]~3 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \dmem_rtl_0_bypass[39]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y16_N59
dffeas \dmem_rtl_0_bypass[39] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[39]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[39]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N9
cyclonev_lcell_comb \dmem~76 (
// Equation(s):
// \dmem~76_combout  = !\memin[5]~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\memin[5]~68_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~76 .extended_lut = "off";
defparam \dmem~76 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \dmem~76 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y16_N11
dffeas \dmem~6 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~6 .is_wysiwyg = "true";
defparam \dmem~6 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[5]~68_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X11_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\dmem~72_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~72_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[5]~68_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE45510EC7081202070C00420020FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N42
cyclonev_lcell_comb \dmem~59 (
// Equation(s):
// \dmem~59_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( (!\dmem~6_q ) # (\dmem~0_q ) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( (!\dmem~0_q  & ((!\dmem~6_q ))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( (!\dmem~0_q  & ((!\dmem~6_q ))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( (!\dmem~0_q  & !\dmem~6_q ) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(gnd),
	.datac(!\dmem~0_q ),
	.datad(!\dmem~6_q ),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a37~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~59 .extended_lut = "off";
defparam \dmem~59 .lut_mask = 64'hF000F505FA0AFF0F;
defparam \dmem~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N24
cyclonev_lcell_comb \memin[5]~66 (
// Equation(s):
// \memin[5]~66_combout  = ( \dmem~59_combout  & ( (\memin[4]~1_combout  & ((!dmem_rtl_0_bypass[39]) # ((!\dmem~39_combout  & dmem_rtl_0_bypass[40])))) ) ) # ( !\dmem~59_combout  & ( (\memin[4]~1_combout  & (!dmem_rtl_0_bypass[39] & ((!dmem_rtl_0_bypass[40]) 
// # (\dmem~39_combout )))) ) )

	.dataa(!\dmem~39_combout ),
	.datab(!\memin[4]~1_combout ),
	.datac(!dmem_rtl_0_bypass[40]),
	.datad(!dmem_rtl_0_bypass[39]),
	.datae(gnd),
	.dataf(!\dmem~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[5]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[5]~66 .extended_lut = "off";
defparam \memin[5]~66 .lut_mask = 64'h3100310033023302;
defparam \memin[5]~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N24
cyclonev_lcell_comb \regs[9][5]~feeder (
// Equation(s):
// \regs[9][5]~feeder_combout  = ( \memin[5]~68_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[5]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][5]~feeder .extended_lut = "off";
defparam \regs[9][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y14_N25
dffeas \regs[9][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][5] .is_wysiwyg = "true";
defparam \regs[9][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N15
cyclonev_lcell_comb \regs[13][5]~feeder (
// Equation(s):
// \regs[13][5]~feeder_combout  = ( \memin[5]~68_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[5]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][5]~feeder .extended_lut = "off";
defparam \regs[13][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y14_N17
dffeas \regs[13][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][5] .is_wysiwyg = "true";
defparam \regs[13][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N35
dffeas \regs[1][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[5]~68_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][5] .is_wysiwyg = "true";
defparam \regs[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N29
dffeas \regs[5][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[5]~68_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][5] .is_wysiwyg = "true";
defparam \regs[5][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N27
cyclonev_lcell_comb \Mux26~1 (
// Equation(s):
// \Mux26~1_combout  = ( \regs[5][5]~q  & ( \Selector69~4_combout  & ( (!\Selector70~4_combout  & (\regs[9][5]~q )) # (\Selector70~4_combout  & ((\regs[13][5]~q ))) ) ) ) # ( !\regs[5][5]~q  & ( \Selector69~4_combout  & ( (!\Selector70~4_combout  & 
// (\regs[9][5]~q )) # (\Selector70~4_combout  & ((\regs[13][5]~q ))) ) ) ) # ( \regs[5][5]~q  & ( !\Selector69~4_combout  & ( (\regs[1][5]~q ) # (\Selector70~4_combout ) ) ) ) # ( !\regs[5][5]~q  & ( !\Selector69~4_combout  & ( (!\Selector70~4_combout  & 
// \regs[1][5]~q ) ) ) )

	.dataa(!\regs[9][5]~q ),
	.datab(!\regs[13][5]~q ),
	.datac(!\Selector70~4_combout ),
	.datad(!\regs[1][5]~q ),
	.datae(!\regs[5][5]~q ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux26~1 .extended_lut = "off";
defparam \Mux26~1 .lut_mask = 64'h00F00FFF53535353;
defparam \Mux26~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N16
dffeas \regs[0][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[5]~68_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][5] .is_wysiwyg = "true";
defparam \regs[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N14
dffeas \regs[8][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[5]~68_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][5] .is_wysiwyg = "true";
defparam \regs[8][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N42
cyclonev_lcell_comb \regs[12][5]~feeder (
// Equation(s):
// \regs[12][5]~feeder_combout  = ( \memin[5]~68_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[5]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][5]~feeder .extended_lut = "off";
defparam \regs[12][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y12_N43
dffeas \regs[12][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][5] .is_wysiwyg = "true";
defparam \regs[12][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N18
cyclonev_lcell_comb \regs[4][5]~feeder (
// Equation(s):
// \regs[4][5]~feeder_combout  = ( \memin[5]~68_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[5]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[4][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[4][5]~feeder .extended_lut = "off";
defparam \regs[4][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[4][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N19
dffeas \regs[4][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[4][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][5] .is_wysiwyg = "true";
defparam \regs[4][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N57
cyclonev_lcell_comb \Mux26~0 (
// Equation(s):
// \Mux26~0_combout  = ( \regs[4][5]~q  & ( \Selector70~4_combout  & ( (!\Selector69~4_combout ) # (\regs[12][5]~q ) ) ) ) # ( !\regs[4][5]~q  & ( \Selector70~4_combout  & ( (\Selector69~4_combout  & \regs[12][5]~q ) ) ) ) # ( \regs[4][5]~q  & ( 
// !\Selector70~4_combout  & ( (!\Selector69~4_combout  & (\regs[0][5]~q )) # (\Selector69~4_combout  & ((\regs[8][5]~q ))) ) ) ) # ( !\regs[4][5]~q  & ( !\Selector70~4_combout  & ( (!\Selector69~4_combout  & (\regs[0][5]~q )) # (\Selector69~4_combout  & 
// ((\regs[8][5]~q ))) ) ) )

	.dataa(!\regs[0][5]~q ),
	.datab(!\Selector69~4_combout ),
	.datac(!\regs[8][5]~q ),
	.datad(!\regs[12][5]~q ),
	.datae(!\regs[4][5]~q ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux26~0 .extended_lut = "off";
defparam \Mux26~0 .lut_mask = 64'h474747470033CCFF;
defparam \Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y12_N2
dffeas \regs[10][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[5]~68_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][5] .is_wysiwyg = "true";
defparam \regs[10][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N17
dffeas \regs[6][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[5]~68_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][5] .is_wysiwyg = "true";
defparam \regs[6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N13
dffeas \regs[2][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[5]~68_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][5] .is_wysiwyg = "true";
defparam \regs[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N8
dffeas \regs[14][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[5]~68_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][5] .is_wysiwyg = "true";
defparam \regs[14][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N6
cyclonev_lcell_comb \Mux26~2 (
// Equation(s):
// \Mux26~2_combout  = ( \regs[14][5]~q  & ( \Selector69~4_combout  & ( (\Selector70~4_combout ) # (\regs[10][5]~q ) ) ) ) # ( !\regs[14][5]~q  & ( \Selector69~4_combout  & ( (\regs[10][5]~q  & !\Selector70~4_combout ) ) ) ) # ( \regs[14][5]~q  & ( 
// !\Selector69~4_combout  & ( (!\Selector70~4_combout  & ((\regs[2][5]~q ))) # (\Selector70~4_combout  & (\regs[6][5]~q )) ) ) ) # ( !\regs[14][5]~q  & ( !\Selector69~4_combout  & ( (!\Selector70~4_combout  & ((\regs[2][5]~q ))) # (\Selector70~4_combout  & 
// (\regs[6][5]~q )) ) ) )

	.dataa(!\regs[10][5]~q ),
	.datab(!\regs[6][5]~q ),
	.datac(!\Selector70~4_combout ),
	.datad(!\regs[2][5]~q ),
	.datae(!\regs[14][5]~q ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux26~2 .extended_lut = "off";
defparam \Mux26~2 .lut_mask = 64'h03F303F350505F5F;
defparam \Mux26~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N18
cyclonev_lcell_comb \regs[3][5]~feeder (
// Equation(s):
// \regs[3][5]~feeder_combout  = ( \memin[5]~68_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[5]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][5]~feeder .extended_lut = "off";
defparam \regs[3][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y12_N19
dffeas \regs[3][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][5] .is_wysiwyg = "true";
defparam \regs[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y13_N49
dffeas \regs[11][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[5]~68_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][5] .is_wysiwyg = "true";
defparam \regs[11][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N12
cyclonev_lcell_comb \regs[7][5]~feeder (
// Equation(s):
// \regs[7][5]~feeder_combout  = ( \memin[5]~68_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[5]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[7][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[7][5]~feeder .extended_lut = "off";
defparam \regs[7][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[7][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N13
dffeas \regs[7][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[7][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][5] .is_wysiwyg = "true";
defparam \regs[7][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y13_N8
dffeas \regs[15][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[5]~68_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][5] .is_wysiwyg = "true";
defparam \regs[15][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N6
cyclonev_lcell_comb \Mux26~3 (
// Equation(s):
// \Mux26~3_combout  = ( \regs[15][5]~q  & ( \Selector69~4_combout  & ( (\Selector70~4_combout ) # (\regs[11][5]~q ) ) ) ) # ( !\regs[15][5]~q  & ( \Selector69~4_combout  & ( (\regs[11][5]~q  & !\Selector70~4_combout ) ) ) ) # ( \regs[15][5]~q  & ( 
// !\Selector69~4_combout  & ( (!\Selector70~4_combout  & (\regs[3][5]~q )) # (\Selector70~4_combout  & ((\regs[7][5]~q ))) ) ) ) # ( !\regs[15][5]~q  & ( !\Selector69~4_combout  & ( (!\Selector70~4_combout  & (\regs[3][5]~q )) # (\Selector70~4_combout  & 
// ((\regs[7][5]~q ))) ) ) )

	.dataa(!\regs[3][5]~q ),
	.datab(!\regs[11][5]~q ),
	.datac(!\Selector70~4_combout ),
	.datad(!\regs[7][5]~q ),
	.datae(!\regs[15][5]~q ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux26~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux26~3 .extended_lut = "off";
defparam \Mux26~3 .lut_mask = 64'h505F505F30303F3F;
defparam \Mux26~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N15
cyclonev_lcell_comb \Mux26~4 (
// Equation(s):
// \Mux26~4_combout  = ( \Mux26~2_combout  & ( \Mux26~3_combout  & ( ((!\Selector72~4_combout  & ((\Mux26~0_combout ))) # (\Selector72~4_combout  & (\Mux26~1_combout ))) # (\Selector71~4_combout ) ) ) ) # ( !\Mux26~2_combout  & ( \Mux26~3_combout  & ( 
// (!\Selector71~4_combout  & ((!\Selector72~4_combout  & ((\Mux26~0_combout ))) # (\Selector72~4_combout  & (\Mux26~1_combout )))) # (\Selector71~4_combout  & (((\Selector72~4_combout )))) ) ) ) # ( \Mux26~2_combout  & ( !\Mux26~3_combout  & ( 
// (!\Selector71~4_combout  & ((!\Selector72~4_combout  & ((\Mux26~0_combout ))) # (\Selector72~4_combout  & (\Mux26~1_combout )))) # (\Selector71~4_combout  & (((!\Selector72~4_combout )))) ) ) ) # ( !\Mux26~2_combout  & ( !\Mux26~3_combout  & ( 
// (!\Selector71~4_combout  & ((!\Selector72~4_combout  & ((\Mux26~0_combout ))) # (\Selector72~4_combout  & (\Mux26~1_combout )))) ) ) )

	.dataa(!\Mux26~1_combout ),
	.datab(!\Selector71~4_combout ),
	.datac(!\Mux26~0_combout ),
	.datad(!\Selector72~4_combout ),
	.datae(!\Mux26~2_combout ),
	.dataf(!\Mux26~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux26~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux26~4 .extended_lut = "off";
defparam \Mux26~4 .lut_mask = 64'h0C443F440C773F77;
defparam \Mux26~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N21
cyclonev_lcell_comb \memin[5]~68 (
// Equation(s):
// \memin[5]~68_combout  = ( \WideOr19~0_combout  & ( \Mux26~4_combout  & ( (!\Selector58~8_combout ) # ((!\memin[5]~67_combout ) # ((\memin[5]~66_combout ) # (\WideOr23~0_combout ))) ) ) ) # ( !\WideOr19~0_combout  & ( \Mux26~4_combout  & ( 
// (!\memin[5]~67_combout ) # ((\memin[5]~66_combout ) # (\WideOr23~0_combout )) ) ) ) # ( \WideOr19~0_combout  & ( !\Mux26~4_combout  & ( (!\Selector58~8_combout ) # ((!\memin[5]~67_combout ) # (\memin[5]~66_combout )) ) ) ) # ( !\WideOr19~0_combout  & ( 
// !\Mux26~4_combout  & ( (!\memin[5]~67_combout ) # (\memin[5]~66_combout ) ) ) )

	.dataa(!\Selector58~8_combout ),
	.datab(!\memin[5]~67_combout ),
	.datac(!\WideOr23~0_combout ),
	.datad(!\memin[5]~66_combout ),
	.datae(!\WideOr19~0_combout ),
	.dataf(!\Mux26~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[5]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[5]~68 .extended_lut = "off";
defparam \memin[5]~68 .lut_mask = 64'hCCFFEEFFCFFFEFFF;
defparam \memin[5]~68 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y16_N19
dffeas \MAR[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[5]~68_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[5]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[5] .is_wysiwyg = "true";
defparam \MAR[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y18_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[4]~65_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X37_Y18_N26
dffeas \dmem~5 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~5 .is_wysiwyg = "true";
defparam \dmem~5 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y27_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\dmem~72_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~72_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[4]~65_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000522F6BFD0E9E18000C00000D000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X37_Y18_N24
cyclonev_lcell_comb \dmem~58 (
// Equation(s):
// \dmem~58_combout  = ( \dmem~5_q  & ( \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((!\dmem~0DUPLICATE_q ) # (\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout )) ) ) ) # ( !\dmem~5_q  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( (\dmem~0DUPLICATE_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout ))) ) ) ) # ( \dmem~5_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( (!\dmem~0DUPLICATE_q ) # ((\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout )) ) ) ) # ( !\dmem~5_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem~0DUPLICATE_q  & \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout )) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0DUPLICATE_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout ),
	.datad(gnd),
	.datae(!\dmem~5_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~58 .extended_lut = "off";
defparam \dmem~58 .lut_mask = 64'h0101CDCD2323EFEF;
defparam \dmem~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y18_N30
cyclonev_lcell_comb \memin[4]~63 (
// Equation(s):
// \memin[4]~63_combout  = ( dmem_rtl_0_bypass[37] & ( \dmem~58_combout  & ( \memin[4]~1_combout  ) ) ) # ( !dmem_rtl_0_bypass[37] & ( \dmem~58_combout  & ( (dmem_rtl_0_bypass[38] & (\memin[4]~1_combout  & !\dmem~39_combout )) ) ) ) # ( dmem_rtl_0_bypass[37] 
// & ( !\dmem~58_combout  & ( (\memin[4]~1_combout  & ((!dmem_rtl_0_bypass[38]) # (\dmem~39_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[38]),
	.datab(gnd),
	.datac(!\memin[4]~1_combout ),
	.datad(!\dmem~39_combout ),
	.datae(!dmem_rtl_0_bypass[37]),
	.dataf(!\dmem~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[4]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[4]~63 .extended_lut = "off";
defparam \memin[4]~63 .lut_mask = 64'h00000A0F05000F0F;
defparam \memin[4]~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y19_N12
cyclonev_lcell_comb \ShiftRight0~28 (
// Equation(s):
// \ShiftRight0~28_combout  = ( \B[2]~DUPLICATE_q  & ( \ShiftRight0~13_combout  & ( (!B[3] & ((\ShiftRight0~14_combout ))) # (B[3] & (A[31])) ) ) ) # ( !\B[2]~DUPLICATE_q  & ( \ShiftRight0~13_combout  & ( (!B[3]) # (\ShiftRight0~15_combout ) ) ) ) # ( 
// \B[2]~DUPLICATE_q  & ( !\ShiftRight0~13_combout  & ( (!B[3] & ((\ShiftRight0~14_combout ))) # (B[3] & (A[31])) ) ) ) # ( !\B[2]~DUPLICATE_q  & ( !\ShiftRight0~13_combout  & ( (B[3] & \ShiftRight0~15_combout ) ) ) )

	.dataa(!B[3]),
	.datab(!\ShiftRight0~15_combout ),
	.datac(!A[31]),
	.datad(!\ShiftRight0~14_combout ),
	.datae(!\B[2]~DUPLICATE_q ),
	.dataf(!\ShiftRight0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~28 .extended_lut = "off";
defparam \ShiftRight0~28 .lut_mask = 64'h111105AFBBBB05AF;
defparam \ShiftRight0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N12
cyclonev_lcell_comb \ShiftRight0~50 (
// Equation(s):
// \ShiftRight0~50_combout  = ( \ShiftRight0~9_combout  & ( \ShiftRight0~12_combout  & ( ((!B[3] & (\ShiftRight0~8_combout )) # (B[3] & ((\ShiftRight0~10_combout )))) # (B[2]) ) ) ) # ( !\ShiftRight0~9_combout  & ( \ShiftRight0~12_combout  & ( (!B[2] & 
// ((!B[3] & (\ShiftRight0~8_combout )) # (B[3] & ((\ShiftRight0~10_combout ))))) # (B[2] & (B[3])) ) ) ) # ( \ShiftRight0~9_combout  & ( !\ShiftRight0~12_combout  & ( (!B[2] & ((!B[3] & (\ShiftRight0~8_combout )) # (B[3] & ((\ShiftRight0~10_combout ))))) # 
// (B[2] & (!B[3])) ) ) ) # ( !\ShiftRight0~9_combout  & ( !\ShiftRight0~12_combout  & ( (!B[2] & ((!B[3] & (\ShiftRight0~8_combout )) # (B[3] & ((\ShiftRight0~10_combout ))))) ) ) )

	.dataa(!B[2]),
	.datab(!B[3]),
	.datac(!\ShiftRight0~8_combout ),
	.datad(!\ShiftRight0~10_combout ),
	.datae(!\ShiftRight0~9_combout ),
	.dataf(!\ShiftRight0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~50 .extended_lut = "off";
defparam \ShiftRight0~50 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \ShiftRight0~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y19_N48
cyclonev_lcell_comb \Selector59~2 (
// Equation(s):
// \Selector59~2_combout  = ( \Selector62~2_combout  & ( !\ShiftRight0~6_combout  & ( (!\B[4]~DUPLICATE_q  & ((\ShiftRight0~50_combout ))) # (\B[4]~DUPLICATE_q  & (\ShiftRight0~28_combout )) ) ) )

	.dataa(!\B[4]~DUPLICATE_q ),
	.datab(!\ShiftRight0~28_combout ),
	.datac(gnd),
	.datad(!\ShiftRight0~50_combout ),
	.datae(!\Selector62~2_combout ),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector59~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector59~2 .extended_lut = "off";
defparam \Selector59~2 .lut_mask = 64'h000011BB00000000;
defparam \Selector59~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y18_N42
cyclonev_lcell_comb \Selector59~6 (
// Equation(s):
// \Selector59~6_combout  = ( IR[26] & ( IR[27] & ( (A[4] & B[4]) ) ) ) # ( !IR[26] & ( IR[27] & ( (B[4]) # (A[4]) ) ) ) # ( IR[26] & ( !IR[27] & ( !A[4] $ (!B[4]) ) ) )

	.dataa(!A[4]),
	.datab(gnd),
	.datac(!B[4]),
	.datad(gnd),
	.datae(!IR[26]),
	.dataf(!IR[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector59~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector59~6 .extended_lut = "off";
defparam \Selector59~6 .lut_mask = 64'h00005A5A5F5F0505;
defparam \Selector59~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N39
cyclonev_lcell_comb \Selector59~7 (
// Equation(s):
// \Selector59~7_combout  = ( \Add2~81_sumout  & ( (!\Selector32~3_combout ) # ((\Selector59~6_combout  & \Selector32~0_combout )) ) ) # ( !\Add2~81_sumout  & ( (\Selector59~6_combout  & \Selector32~0_combout ) ) )

	.dataa(gnd),
	.datab(!\Selector59~6_combout ),
	.datac(!\Selector32~3_combout ),
	.datad(!\Selector32~0_combout ),
	.datae(gnd),
	.dataf(!\Add2~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector59~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector59~7 .extended_lut = "off";
defparam \Selector59~7 .lut_mask = 64'h00330033F0F3F0F3;
defparam \Selector59~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N12
cyclonev_lcell_comb \Selector59~4 (
// Equation(s):
// \Selector59~4_combout  = ( \Selector21~0_combout  & ( !\IR[21]~DUPLICATE_q  $ (!A[4] $ (!B[4])) ) )

	.dataa(gnd),
	.datab(!\IR[21]~DUPLICATE_q ),
	.datac(!A[4]),
	.datad(!B[4]),
	.datae(gnd),
	.dataf(!\Selector21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector59~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector59~4 .extended_lut = "off";
defparam \Selector59~4 .lut_mask = 64'h00000000C33CC33C;
defparam \Selector59~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N39
cyclonev_lcell_comb \Selector59~3 (
// Equation(s):
// \Selector59~3_combout  = ( A[4] & ( !\IR[21]~DUPLICATE_q  $ (((!\IR[18]~DUPLICATE_q ) # (B[4]))) ) ) # ( !A[4] & ( !\IR[21]~DUPLICATE_q  $ (((B[4] & !\IR[18]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!B[4]),
	.datac(!\IR[21]~DUPLICATE_q ),
	.datad(!\IR[18]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector59~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector59~3 .extended_lut = "off";
defparam \Selector59~3 .lut_mask = 64'hC3F0C3F00FC30FC3;
defparam \Selector59~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N9
cyclonev_lcell_comb \Selector59~5 (
// Equation(s):
// \Selector59~5_combout  = ( \ShiftRight0~6_combout  & ( (!\Selector59~4_combout  & (!\Selector62~5_combout  & ((!\Selector59~3_combout ) # (!\Selector44~2_combout )))) ) ) # ( !\ShiftRight0~6_combout  & ( (!\Selector59~4_combout  & ((!\Selector59~3_combout 
// ) # (!\Selector44~2_combout ))) ) )

	.dataa(!\Selector59~4_combout ),
	.datab(!\Selector59~3_combout ),
	.datac(!\Selector62~5_combout ),
	.datad(!\Selector44~2_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector59~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector59~5 .extended_lut = "off";
defparam \Selector59~5 .lut_mask = 64'hAA88AA88A080A080;
defparam \Selector59~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y18_N36
cyclonev_lcell_comb \Selector59~1 (
// Equation(s):
// \Selector59~1_combout  = ( \Add1~81_sumout  & ( \Add2~81_sumout  & ( \Selector44~1_combout  ) ) ) # ( !\Add1~81_sumout  & ( \Add2~81_sumout  & ( (\IR[21]~DUPLICATE_q  & \Selector44~1_combout ) ) ) ) # ( \Add1~81_sumout  & ( !\Add2~81_sumout  & ( 
// (!\IR[21]~DUPLICATE_q  & \Selector44~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\IR[21]~DUPLICATE_q ),
	.datac(!\Selector44~1_combout ),
	.datad(gnd),
	.datae(!\Add1~81_sumout ),
	.dataf(!\Add2~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector59~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector59~1 .extended_lut = "off";
defparam \Selector59~1 .lut_mask = 64'h00000C0C03030F0F;
defparam \Selector59~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N27
cyclonev_lcell_comb \ShiftLeft0~27 (
// Equation(s):
// \ShiftLeft0~27_combout  = ( \ShiftLeft0~1_combout  & ( (!\B[3]~DUPLICATE_q  & ((\B[2]~DUPLICATE_q ) # (\ShiftLeft0~26_combout ))) ) ) # ( !\ShiftLeft0~1_combout  & ( (\ShiftLeft0~26_combout  & (!\B[3]~DUPLICATE_q  & !\B[2]~DUPLICATE_q )) ) )

	.dataa(!\ShiftLeft0~26_combout ),
	.datab(gnd),
	.datac(!\B[3]~DUPLICATE_q ),
	.datad(!\B[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~27 .extended_lut = "off";
defparam \ShiftLeft0~27 .lut_mask = 64'h5000500050F050F0;
defparam \ShiftLeft0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N36
cyclonev_lcell_comb \Selector59~0 (
// Equation(s):
// \Selector59~0_combout  = ( \ShiftLeft0~27_combout  & ( (!\Selector44~0_combout  & (!\ShiftRight0~6_combout  & \Selector63~3_combout )) ) )

	.dataa(!\Selector44~0_combout ),
	.datab(gnd),
	.datac(!\ShiftRight0~6_combout ),
	.datad(!\Selector63~3_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector59~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector59~0 .extended_lut = "off";
defparam \Selector59~0 .lut_mask = 64'h0000000000A000A0;
defparam \Selector59~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N24
cyclonev_lcell_comb \Selector59~8 (
// Equation(s):
// \Selector59~8_combout  = ( \Selector59~1_combout  & ( \Selector59~0_combout  & ( (!\Selector59~7_combout  & !\Selector56~0_combout ) ) ) ) # ( !\Selector59~1_combout  & ( \Selector59~0_combout  & ( (!\Selector59~7_combout  & !\Selector56~0_combout ) ) ) ) 
// # ( \Selector59~1_combout  & ( !\Selector59~0_combout  & ( (!\Selector59~7_combout  & !\Selector56~0_combout ) ) ) ) # ( !\Selector59~1_combout  & ( !\Selector59~0_combout  & ( (!\Selector59~7_combout  & ((!\Selector56~0_combout ) # 
// ((!\Selector59~2_combout  & \Selector59~5_combout )))) ) ) )

	.dataa(!\Selector59~2_combout ),
	.datab(!\Selector59~7_combout ),
	.datac(!\Selector56~0_combout ),
	.datad(!\Selector59~5_combout ),
	.datae(!\Selector59~1_combout ),
	.dataf(!\Selector59~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector59~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector59~8 .extended_lut = "off";
defparam \Selector59~8 .lut_mask = 64'hC0C8C0C0C0C0C0C0;
defparam \Selector59~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N42
cyclonev_lcell_comb \regs[1][4]~feeder (
// Equation(s):
// \regs[1][4]~feeder_combout  = ( \memin[4]~65_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[4]~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][4]~feeder .extended_lut = "off";
defparam \regs[1][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N44
dffeas \regs[1][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][4] .is_wysiwyg = "true";
defparam \regs[1][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N15
cyclonev_lcell_comb \regs[3][4]~feeder (
// Equation(s):
// \regs[3][4]~feeder_combout  = ( \memin[4]~65_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[4]~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][4]~feeder .extended_lut = "off";
defparam \regs[3][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N16
dffeas \regs[3][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][4] .is_wysiwyg = "true";
defparam \regs[3][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N12
cyclonev_lcell_comb \regs[2][4]~feeder (
// Equation(s):
// \regs[2][4]~feeder_combout  = ( \memin[4]~65_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[4]~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][4]~feeder .extended_lut = "off";
defparam \regs[2][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N13
dffeas \regs[2][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][4] .is_wysiwyg = "true";
defparam \regs[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N52
dffeas \regs[0][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~65_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][4] .is_wysiwyg = "true";
defparam \regs[0][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N42
cyclonev_lcell_comb \Mux27~0 (
// Equation(s):
// \Mux27~0_combout  = ( \Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[3][4]~q  ) ) ) # ( !\Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[1][4]~q  ) ) ) # ( \Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[2][4]~q  ) ) 
// ) # ( !\Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[0][4]~q  ) ) )

	.dataa(!\regs[1][4]~q ),
	.datab(!\regs[3][4]~q ),
	.datac(!\regs[2][4]~q ),
	.datad(!\regs[0][4]~q ),
	.datae(!\Selector71~4_combout ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux27~0 .extended_lut = "off";
defparam \Mux27~0 .lut_mask = 64'h00FF0F0F55553333;
defparam \Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y12_N56
dffeas \regs[10][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~65_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][4] .is_wysiwyg = "true";
defparam \regs[10][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N51
cyclonev_lcell_comb \regs[9][4]~feeder (
// Equation(s):
// \regs[9][4]~feeder_combout  = ( \memin[4]~65_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[4]~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][4]~feeder .extended_lut = "off";
defparam \regs[9][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y14_N53
dffeas \regs[9][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][4] .is_wysiwyg = "true";
defparam \regs[9][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N53
dffeas \regs[11][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~65_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][4] .is_wysiwyg = "true";
defparam \regs[11][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N34
dffeas \regs[8][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~65_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][4] .is_wysiwyg = "true";
defparam \regs[8][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N39
cyclonev_lcell_comb \Mux27~2 (
// Equation(s):
// \Mux27~2_combout  = ( \Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[11][4]~q  ) ) ) # ( !\Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[9][4]~q  ) ) ) # ( \Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[10][4]~q  ) 
// ) ) # ( !\Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[8][4]~q  ) ) )

	.dataa(!\regs[10][4]~q ),
	.datab(!\regs[9][4]~q ),
	.datac(!\regs[11][4]~q ),
	.datad(!\regs[8][4]~q ),
	.datae(!\Selector71~4_combout ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux27~2 .extended_lut = "off";
defparam \Mux27~2 .lut_mask = 64'h00FF555533330F0F;
defparam \Mux27~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N47
dffeas \regs[13][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~65_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][4] .is_wysiwyg = "true";
defparam \regs[13][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N13
dffeas \regs[12][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~65_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][4] .is_wysiwyg = "true";
defparam \regs[12][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N34
dffeas \regs[14][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~65_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][4] .is_wysiwyg = "true";
defparam \regs[14][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N44
dffeas \regs[15][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~65_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][4] .is_wysiwyg = "true";
defparam \regs[15][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N42
cyclonev_lcell_comb \Mux27~3 (
// Equation(s):
// \Mux27~3_combout  = ( \regs[15][4]~q  & ( \Selector72~4_combout  & ( (\Selector71~4_combout ) # (\regs[13][4]~q ) ) ) ) # ( !\regs[15][4]~q  & ( \Selector72~4_combout  & ( (\regs[13][4]~q  & !\Selector71~4_combout ) ) ) ) # ( \regs[15][4]~q  & ( 
// !\Selector72~4_combout  & ( (!\Selector71~4_combout  & (\regs[12][4]~q )) # (\Selector71~4_combout  & ((\regs[14][4]~q ))) ) ) ) # ( !\regs[15][4]~q  & ( !\Selector72~4_combout  & ( (!\Selector71~4_combout  & (\regs[12][4]~q )) # (\Selector71~4_combout  & 
// ((\regs[14][4]~q ))) ) ) )

	.dataa(!\regs[13][4]~q ),
	.datab(!\regs[12][4]~q ),
	.datac(!\Selector71~4_combout ),
	.datad(!\regs[14][4]~q ),
	.datae(!\regs[15][4]~q ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux27~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux27~3 .extended_lut = "off";
defparam \Mux27~3 .lut_mask = 64'h303F303F50505F5F;
defparam \Mux27~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y20_N49
dffeas \regs[6][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~65_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][4] .is_wysiwyg = "true";
defparam \regs[6][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N33
cyclonev_lcell_comb \regs[7][4]~feeder (
// Equation(s):
// \regs[7][4]~feeder_combout  = ( \memin[4]~65_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[4]~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[7][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[7][4]~feeder .extended_lut = "off";
defparam \regs[7][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[7][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N34
dffeas \regs[7][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[7][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][4] .is_wysiwyg = "true";
defparam \regs[7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N37
dffeas \regs[4][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~65_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][4] .is_wysiwyg = "true";
defparam \regs[4][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N44
dffeas \regs[5][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~65_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][4] .is_wysiwyg = "true";
defparam \regs[5][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N42
cyclonev_lcell_comb \Mux27~1 (
// Equation(s):
// \Mux27~1_combout  = ( \regs[5][4]~q  & ( \Selector72~4_combout  & ( (!\Selector71~4_combout ) # (\regs[7][4]~q ) ) ) ) # ( !\regs[5][4]~q  & ( \Selector72~4_combout  & ( (\regs[7][4]~q  & \Selector71~4_combout ) ) ) ) # ( \regs[5][4]~q  & ( 
// !\Selector72~4_combout  & ( (!\Selector71~4_combout  & ((\regs[4][4]~q ))) # (\Selector71~4_combout  & (\regs[6][4]~q )) ) ) ) # ( !\regs[5][4]~q  & ( !\Selector72~4_combout  & ( (!\Selector71~4_combout  & ((\regs[4][4]~q ))) # (\Selector71~4_combout  & 
// (\regs[6][4]~q )) ) ) )

	.dataa(!\regs[6][4]~q ),
	.datab(!\regs[7][4]~q ),
	.datac(!\Selector71~4_combout ),
	.datad(!\regs[4][4]~q ),
	.datae(!\regs[5][4]~q ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux27~1 .extended_lut = "off";
defparam \Mux27~1 .lut_mask = 64'h05F505F50303F3F3;
defparam \Mux27~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N12
cyclonev_lcell_comb \Mux27~4 (
// Equation(s):
// \Mux27~4_combout  = ( \Mux27~3_combout  & ( \Mux27~1_combout  & ( ((!\Selector69~4_combout  & (\Mux27~0_combout )) # (\Selector69~4_combout  & ((\Mux27~2_combout )))) # (\Selector70~4_combout ) ) ) ) # ( !\Mux27~3_combout  & ( \Mux27~1_combout  & ( 
// (!\Selector70~4_combout  & ((!\Selector69~4_combout  & (\Mux27~0_combout )) # (\Selector69~4_combout  & ((\Mux27~2_combout ))))) # (\Selector70~4_combout  & (((!\Selector69~4_combout )))) ) ) ) # ( \Mux27~3_combout  & ( !\Mux27~1_combout  & ( 
// (!\Selector70~4_combout  & ((!\Selector69~4_combout  & (\Mux27~0_combout )) # (\Selector69~4_combout  & ((\Mux27~2_combout ))))) # (\Selector70~4_combout  & (((\Selector69~4_combout )))) ) ) ) # ( !\Mux27~3_combout  & ( !\Mux27~1_combout  & ( 
// (!\Selector70~4_combout  & ((!\Selector69~4_combout  & (\Mux27~0_combout )) # (\Selector69~4_combout  & ((\Mux27~2_combout ))))) ) ) )

	.dataa(!\Selector70~4_combout ),
	.datab(!\Mux27~0_combout ),
	.datac(!\Selector69~4_combout ),
	.datad(!\Mux27~2_combout ),
	.datae(!\Mux27~3_combout ),
	.dataf(!\Mux27~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux27~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux27~4 .extended_lut = "off";
defparam \Mux27~4 .lut_mask = 64'h202A252F707A757F;
defparam \Mux27~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N51
cyclonev_lcell_comb \memin[4]~65 (
// Equation(s):
// \memin[4]~65_combout  = ( \Selector59~8_combout  & ( \Mux27~4_combout  & ( (!\memin[4]~64_combout ) # ((\memin[4]~63_combout ) # (\WideOr23~0_combout )) ) ) ) # ( !\Selector59~8_combout  & ( \Mux27~4_combout  & ( (!\memin[4]~64_combout ) # 
// (((\memin[4]~63_combout ) # (\WideOr19~0_combout )) # (\WideOr23~0_combout )) ) ) ) # ( \Selector59~8_combout  & ( !\Mux27~4_combout  & ( (!\memin[4]~64_combout ) # (\memin[4]~63_combout ) ) ) ) # ( !\Selector59~8_combout  & ( !\Mux27~4_combout  & ( 
// (!\memin[4]~64_combout ) # ((\memin[4]~63_combout ) # (\WideOr19~0_combout )) ) ) )

	.dataa(!\memin[4]~64_combout ),
	.datab(!\WideOr23~0_combout ),
	.datac(!\WideOr19~0_combout ),
	.datad(!\memin[4]~63_combout ),
	.datae(!\Selector59~8_combout ),
	.dataf(!\Mux27~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[4]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[4]~65 .extended_lut = "off";
defparam \memin[4]~65 .lut_mask = 64'hAFFFAAFFBFFFBBFF;
defparam \memin[4]~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y18_N8
dffeas \MAR[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~65_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[4]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[4] .is_wysiwyg = "true";
defparam \MAR[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y19_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\dmem~72_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~72_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[20]~17_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000025228A0A8255E10C88D0000000000000000";
// synopsys translate_on

// Location: FF_X28_Y18_N47
dffeas \dmem~21 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[20]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~21 .is_wysiwyg = "true";
defparam \dmem~21 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a52 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[20]~17_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N45
cyclonev_lcell_comb \dmem~43 (
// Equation(s):
// \dmem~43_combout  = ( \dmem~21_q  & ( \dmem_rtl_0|auto_generated|ram_block1a52~portbdataout  & ( ((!\dmem~0DUPLICATE_q ) # (\dmem_rtl_0|auto_generated|ram_block1a20~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\dmem~21_q  & 
// ( \dmem_rtl_0|auto_generated|ram_block1a52~portbdataout  & ( (\dmem~0DUPLICATE_q  & ((\dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \dmem~21_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout  & ( (!\dmem~0DUPLICATE_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout )) ) ) ) # ( !\dmem~21_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem~0DUPLICATE_q  & \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout )) ) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem~0DUPLICATE_q ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datae(!\dmem~21_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~43 .extended_lut = "off";
defparam \dmem~43 .lut_mask = 64'h000CF0FC030FF3FF;
defparam \dmem~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N18
cyclonev_lcell_comb \memin[20]~15 (
// Equation(s):
// \memin[20]~15_combout  = ( dmem_rtl_0_bypass[70] & ( \dmem~43_combout  & ( (\memin[4]~1_combout  & ((!\dmem~39_combout ) # (dmem_rtl_0_bypass[69]))) ) ) ) # ( !dmem_rtl_0_bypass[70] & ( \dmem~43_combout  & ( (dmem_rtl_0_bypass[69] & \memin[4]~1_combout ) 
// ) ) ) # ( dmem_rtl_0_bypass[70] & ( !\dmem~43_combout  & ( (dmem_rtl_0_bypass[69] & (\memin[4]~1_combout  & \dmem~39_combout )) ) ) ) # ( !dmem_rtl_0_bypass[70] & ( !\dmem~43_combout  & ( (dmem_rtl_0_bypass[69] & \memin[4]~1_combout ) ) ) )

	.dataa(!dmem_rtl_0_bypass[69]),
	.datab(!\memin[4]~1_combout ),
	.datac(!\dmem~39_combout ),
	.datad(gnd),
	.datae(!dmem_rtl_0_bypass[70]),
	.dataf(!\dmem~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[20]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[20]~15 .extended_lut = "off";
defparam \memin[20]~15 .lut_mask = 64'h1111010111113131;
defparam \memin[20]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y19_N36
cyclonev_lcell_comb \Selector43~4 (
// Equation(s):
// \Selector43~4_combout  = ( B[20] & ( \Selector32~0_combout  & ( !IR[27] $ (((!IR[26]) # (A[20]))) ) ) ) # ( !B[20] & ( \Selector32~0_combout  & ( (A[20] & (!IR[27] $ (!IR[26]))) ) ) )

	.dataa(!A[20]),
	.datab(!IR[27]),
	.datac(gnd),
	.datad(!IR[26]),
	.datae(!B[20]),
	.dataf(!\Selector32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~4 .extended_lut = "off";
defparam \Selector43~4 .lut_mask = 64'h0000000011443399;
defparam \Selector43~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N57
cyclonev_lcell_comb \Add2~37 (
// Equation(s):
// \Add2~37_sumout  = SUM(( B[19] ) + ( \A[19]~DUPLICATE_q  ) + ( \Add2~42  ))
// \Add2~38  = CARRY(( B[19] ) + ( \A[19]~DUPLICATE_q  ) + ( \Add2~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[19]~DUPLICATE_q ),
	.datad(!B[19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~37_sumout ),
	.cout(\Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \Add2~37 .extended_lut = "off";
defparam \Add2~37 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N0
cyclonev_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_sumout  = SUM(( \B[20]~DUPLICATE_q  ) + ( A[20] ) + ( \Add2~38  ))
// \Add2~18  = CARRY(( \B[20]~DUPLICATE_q  ) + ( A[20] ) + ( \Add2~38  ))

	.dataa(gnd),
	.datab(!\B[20]~DUPLICATE_q ),
	.datac(!A[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~17_sumout ),
	.cout(\Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \Add2~17 .extended_lut = "off";
defparam \Add2~17 .lut_mask = 64'h0000F0F000003333;
defparam \Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N39
cyclonev_lcell_comb \Selector43~5 (
// Equation(s):
// \Selector43~5_combout  = ( \Add2~17_sumout  & ( (!\Selector43~4_combout  & \Selector32~3_combout ) ) ) # ( !\Add2~17_sumout  & ( !\Selector43~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector43~4_combout ),
	.datad(!\Selector32~3_combout ),
	.datae(gnd),
	.dataf(!\Add2~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~5 .extended_lut = "off";
defparam \Selector43~5 .lut_mask = 64'hF0F0F0F000F000F0;
defparam \Selector43~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y21_N30
cyclonev_lcell_comb \ShiftLeft0~32 (
// Equation(s):
// \ShiftLeft0~32_combout  = ( \ShiftLeft0~28_combout  & ( \ShiftLeft0~31_combout  & ( (!B[3] & ((!B[2]) # ((\ShiftLeft0~29_combout )))) # (B[3] & (((\ShiftLeft0~30_combout )) # (B[2]))) ) ) ) # ( !\ShiftLeft0~28_combout  & ( \ShiftLeft0~31_combout  & ( 
// (!B[3] & (B[2] & ((\ShiftLeft0~29_combout )))) # (B[3] & (((\ShiftLeft0~30_combout )) # (B[2]))) ) ) ) # ( \ShiftLeft0~28_combout  & ( !\ShiftLeft0~31_combout  & ( (!B[3] & ((!B[2]) # ((\ShiftLeft0~29_combout )))) # (B[3] & (!B[2] & 
// (\ShiftLeft0~30_combout ))) ) ) ) # ( !\ShiftLeft0~28_combout  & ( !\ShiftLeft0~31_combout  & ( (!B[3] & (B[2] & ((\ShiftLeft0~29_combout )))) # (B[3] & (!B[2] & (\ShiftLeft0~30_combout ))) ) ) )

	.dataa(!B[3]),
	.datab(!B[2]),
	.datac(!\ShiftLeft0~30_combout ),
	.datad(!\ShiftLeft0~29_combout ),
	.datae(!\ShiftLeft0~28_combout ),
	.dataf(!\ShiftLeft0~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~32 .extended_lut = "off";
defparam \ShiftLeft0~32 .lut_mask = 64'h04268CAE15379DBF;
defparam \ShiftLeft0~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N12
cyclonev_lcell_comb \Selector43~0 (
// Equation(s):
// \Selector43~0_combout  = ( \ShiftLeft0~32_combout  & ( (!\IR[18]~DUPLICATE_q  & (!\ShiftRight0~6_combout  & ((!B[4]) # (\ShiftLeft0~27_combout )))) ) ) # ( !\ShiftLeft0~32_combout  & ( (!\IR[18]~DUPLICATE_q  & (!\ShiftRight0~6_combout  & 
// (\ShiftLeft0~27_combout  & B[4]))) ) )

	.dataa(!\IR[18]~DUPLICATE_q ),
	.datab(!\ShiftRight0~6_combout ),
	.datac(!\ShiftLeft0~27_combout ),
	.datad(!B[4]),
	.datae(gnd),
	.dataf(!\ShiftLeft0~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~0 .extended_lut = "off";
defparam \Selector43~0 .lut_mask = 64'h0008000888088808;
defparam \Selector43~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N0
cyclonev_lcell_comb \Selector43~1 (
// Equation(s):
// \Selector43~1_combout  = ( \Selector43~0_combout  & ( \Selector63~3_combout  ) ) # ( !\Selector43~0_combout  & ( (\Selector63~3_combout  & ((!\Selector31~6_combout  & (\Selector32~1_combout )) # (\Selector31~6_combout  & ((\ShiftRight0~28_combout ))))) ) 
// )

	.dataa(!\Selector32~1_combout ),
	.datab(!\Selector31~6_combout ),
	.datac(!\Selector63~3_combout ),
	.datad(!\ShiftRight0~28_combout ),
	.datae(gnd),
	.dataf(!\Selector43~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~1 .extended_lut = "off";
defparam \Selector43~1 .lut_mask = 64'h040704070F0F0F0F;
defparam \Selector43~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y19_N30
cyclonev_lcell_comb \Selector43~2 (
// Equation(s):
// \Selector43~2_combout  = ( B[20] & ( \Selector44~2_combout  & ( (!\IR[21]~DUPLICATE_q  & ((!A[20] & (\IR[18]~DUPLICATE_q )) # (A[20] & ((\Selector21~0_combout ))))) # (\IR[21]~DUPLICATE_q  & ((!\IR[18]~DUPLICATE_q ) # ((\Selector21~0_combout ) # 
// (A[20])))) ) ) ) # ( !B[20] & ( \Selector44~2_combout  & ( (!\IR[21]~DUPLICATE_q  & (((!A[20])) # (\IR[18]~DUPLICATE_q ))) # (\IR[21]~DUPLICATE_q  & (A[20] & ((!\IR[18]~DUPLICATE_q ) # (\Selector21~0_combout )))) ) ) ) # ( B[20] & ( !\Selector44~2_combout 
//  & ( (\Selector21~0_combout  & (!\IR[21]~DUPLICATE_q  $ (!A[20]))) ) ) ) # ( !B[20] & ( !\Selector44~2_combout  & ( (\Selector21~0_combout  & (!\IR[21]~DUPLICATE_q  $ (A[20]))) ) ) )

	.dataa(!\IR[21]~DUPLICATE_q ),
	.datab(!\IR[18]~DUPLICATE_q ),
	.datac(!A[20]),
	.datad(!\Selector21~0_combout ),
	.datae(!B[20]),
	.dataf(!\Selector44~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~2 .extended_lut = "off";
defparam \Selector43~2 .lut_mask = 64'h00A5005AA6A7657F;
defparam \Selector43~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N33
cyclonev_lcell_comb \Selector43~3 (
// Equation(s):
// \Selector43~3_combout  = ( \Add2~17_sumout  & ( (!\Selector43~2_combout  & !\Selector44~4_combout ) ) ) # ( !\Add2~17_sumout  & ( !\Selector43~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector43~2_combout ),
	.datad(!\Selector44~4_combout ),
	.datae(gnd),
	.dataf(!\Add2~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~3 .extended_lut = "off";
defparam \Selector43~3 .lut_mask = 64'hF0F0F0F0F000F000;
defparam \Selector43~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N45
cyclonev_lcell_comb \Selector43~6 (
// Equation(s):
// \Selector43~6_combout  = ( \Add1~17_sumout  & ( \Selector43~3_combout  & ( (\Selector43~5_combout  & ((!\Selector56~0_combout ) # ((!\Selector44~3_combout  & !\Selector43~1_combout )))) ) ) ) # ( !\Add1~17_sumout  & ( \Selector43~3_combout  & ( 
// (\Selector43~5_combout  & ((!\Selector56~0_combout ) # (!\Selector43~1_combout ))) ) ) ) # ( \Add1~17_sumout  & ( !\Selector43~3_combout  & ( (!\Selector56~0_combout  & \Selector43~5_combout ) ) ) ) # ( !\Add1~17_sumout  & ( !\Selector43~3_combout  & ( 
// (!\Selector56~0_combout  & \Selector43~5_combout ) ) ) )

	.dataa(!\Selector56~0_combout ),
	.datab(!\Selector44~3_combout ),
	.datac(!\Selector43~5_combout ),
	.datad(!\Selector43~1_combout ),
	.datae(!\Add1~17_sumout ),
	.dataf(!\Selector43~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~6 .extended_lut = "off";
defparam \Selector43~6 .lut_mask = 64'h0A0A0A0A0F0A0E0A;
defparam \Selector43~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N37
dffeas \regs[12][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[20]~17_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][20] .is_wysiwyg = "true";
defparam \regs[12][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y12_N55
dffeas \regs[13][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[20]~17_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][20] .is_wysiwyg = "true";
defparam \regs[13][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N37
dffeas \regs[14][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[20]~17_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][20] .is_wysiwyg = "true";
defparam \regs[14][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N56
dffeas \regs[15][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[20]~17_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][20] .is_wysiwyg = "true";
defparam \regs[15][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N54
cyclonev_lcell_comb \Mux11~3 (
// Equation(s):
// \Mux11~3_combout  = ( \regs[15][20]~q  & ( \Selector72~4_combout  & ( (\Selector71~4_combout ) # (\regs[13][20]~q ) ) ) ) # ( !\regs[15][20]~q  & ( \Selector72~4_combout  & ( (\regs[13][20]~q  & !\Selector71~4_combout ) ) ) ) # ( \regs[15][20]~q  & ( 
// !\Selector72~4_combout  & ( (!\Selector71~4_combout  & (\regs[12][20]~q )) # (\Selector71~4_combout  & ((\regs[14][20]~q ))) ) ) ) # ( !\regs[15][20]~q  & ( !\Selector72~4_combout  & ( (!\Selector71~4_combout  & (\regs[12][20]~q )) # 
// (\Selector71~4_combout  & ((\regs[14][20]~q ))) ) ) )

	.dataa(!\regs[12][20]~q ),
	.datab(!\regs[13][20]~q ),
	.datac(!\Selector71~4_combout ),
	.datad(!\regs[14][20]~q ),
	.datae(!\regs[15][20]~q ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~3 .extended_lut = "off";
defparam \Mux11~3 .lut_mask = 64'h505F505F30303F3F;
defparam \Mux11~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N18
cyclonev_lcell_comb \regs[6][20]~feeder (
// Equation(s):
// \regs[6][20]~feeder_combout  = ( \memin[20]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[20]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][20]~feeder .extended_lut = "off";
defparam \regs[6][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y17_N19
dffeas \regs[6][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][20] .is_wysiwyg = "true";
defparam \regs[6][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N37
dffeas \regs[5][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[20]~17_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][20] .is_wysiwyg = "true";
defparam \regs[5][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N42
cyclonev_lcell_comb \regs[4][20]~feeder (
// Equation(s):
// \regs[4][20]~feeder_combout  = ( \memin[20]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[20]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[4][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[4][20]~feeder .extended_lut = "off";
defparam \regs[4][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[4][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y15_N44
dffeas \regs[4][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[4][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][20] .is_wysiwyg = "true";
defparam \regs[4][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N19
dffeas \regs[7][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[20]~17_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][20] .is_wysiwyg = "true";
defparam \regs[7][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N18
cyclonev_lcell_comb \Mux11~1 (
// Equation(s):
// \Mux11~1_combout  = ( \regs[7][20]~q  & ( \Selector72~4_combout  & ( (\regs[5][20]~q ) # (\Selector71~4_combout ) ) ) ) # ( !\regs[7][20]~q  & ( \Selector72~4_combout  & ( (!\Selector71~4_combout  & \regs[5][20]~q ) ) ) ) # ( \regs[7][20]~q  & ( 
// !\Selector72~4_combout  & ( (!\Selector71~4_combout  & ((\regs[4][20]~q ))) # (\Selector71~4_combout  & (\regs[6][20]~q )) ) ) ) # ( !\regs[7][20]~q  & ( !\Selector72~4_combout  & ( (!\Selector71~4_combout  & ((\regs[4][20]~q ))) # (\Selector71~4_combout  
// & (\regs[6][20]~q )) ) ) )

	.dataa(!\Selector71~4_combout ),
	.datab(!\regs[6][20]~q ),
	.datac(!\regs[5][20]~q ),
	.datad(!\regs[4][20]~q ),
	.datae(!\regs[7][20]~q ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~1 .extended_lut = "off";
defparam \Mux11~1 .lut_mask = 64'h11BB11BB0A0A5F5F;
defparam \Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y13_N6
cyclonev_lcell_comb \regs[0][20]~feeder (
// Equation(s):
// \regs[0][20]~feeder_combout  = ( \memin[20]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[20]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][20]~feeder .extended_lut = "off";
defparam \regs[0][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y13_N7
dffeas \regs[0][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][20] .is_wysiwyg = "true";
defparam \regs[0][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y13_N47
dffeas \regs[1][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[20]~17_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][20] .is_wysiwyg = "true";
defparam \regs[1][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N6
cyclonev_lcell_comb \regs[2][20]~feeder (
// Equation(s):
// \regs[2][20]~feeder_combout  = ( \memin[20]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[20]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][20]~feeder .extended_lut = "off";
defparam \regs[2][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y14_N7
dffeas \regs[2][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][20] .is_wysiwyg = "true";
defparam \regs[2][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y15_N6
cyclonev_lcell_comb \regs[3][20]~feeder (
// Equation(s):
// \regs[3][20]~feeder_combout  = ( \memin[20]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[20]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][20]~feeder .extended_lut = "off";
defparam \regs[3][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y15_N7
dffeas \regs[3][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][20] .is_wysiwyg = "true";
defparam \regs[3][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N42
cyclonev_lcell_comb \Mux11~0 (
// Equation(s):
// \Mux11~0_combout  = ( \regs[3][20]~q  & ( \Selector71~4_combout  & ( (\Selector72~4_combout ) # (\regs[2][20]~q ) ) ) ) # ( !\regs[3][20]~q  & ( \Selector71~4_combout  & ( (\regs[2][20]~q  & !\Selector72~4_combout ) ) ) ) # ( \regs[3][20]~q  & ( 
// !\Selector71~4_combout  & ( (!\Selector72~4_combout  & (\regs[0][20]~q )) # (\Selector72~4_combout  & ((\regs[1][20]~q ))) ) ) ) # ( !\regs[3][20]~q  & ( !\Selector71~4_combout  & ( (!\Selector72~4_combout  & (\regs[0][20]~q )) # (\Selector72~4_combout  & 
// ((\regs[1][20]~q ))) ) ) )

	.dataa(!\regs[0][20]~q ),
	.datab(!\regs[1][20]~q ),
	.datac(!\regs[2][20]~q ),
	.datad(!\Selector72~4_combout ),
	.datae(!\regs[3][20]~q ),
	.dataf(!\Selector71~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~0 .extended_lut = "off";
defparam \Mux11~0 .lut_mask = 64'h553355330F000FFF;
defparam \Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N42
cyclonev_lcell_comb \regs[10][20]~feeder (
// Equation(s):
// \regs[10][20]~feeder_combout  = ( \memin[20]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[20]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[10][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[10][20]~feeder .extended_lut = "off";
defparam \regs[10][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[10][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y18_N43
dffeas \regs[10][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[10][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][20] .is_wysiwyg = "true";
defparam \regs[10][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N56
dffeas \regs[9][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[20]~17_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][20] .is_wysiwyg = "true";
defparam \regs[9][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y18_N32
dffeas \regs[8][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[20]~17_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][20] .is_wysiwyg = "true";
defparam \regs[8][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N56
dffeas \regs[11][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[20]~17_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][20] .is_wysiwyg = "true";
defparam \regs[11][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N54
cyclonev_lcell_comb \Mux11~2 (
// Equation(s):
// \Mux11~2_combout  = ( \regs[11][20]~q  & ( \Selector72~4_combout  & ( (\Selector71~4_combout ) # (\regs[9][20]~q ) ) ) ) # ( !\regs[11][20]~q  & ( \Selector72~4_combout  & ( (\regs[9][20]~q  & !\Selector71~4_combout ) ) ) ) # ( \regs[11][20]~q  & ( 
// !\Selector72~4_combout  & ( (!\Selector71~4_combout  & ((\regs[8][20]~q ))) # (\Selector71~4_combout  & (\regs[10][20]~q )) ) ) ) # ( !\regs[11][20]~q  & ( !\Selector72~4_combout  & ( (!\Selector71~4_combout  & ((\regs[8][20]~q ))) # 
// (\Selector71~4_combout  & (\regs[10][20]~q )) ) ) )

	.dataa(!\regs[10][20]~q ),
	.datab(!\regs[9][20]~q ),
	.datac(!\regs[8][20]~q ),
	.datad(!\Selector71~4_combout ),
	.datae(!\regs[11][20]~q ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~2 .extended_lut = "off";
defparam \Mux11~2 .lut_mask = 64'h0F550F55330033FF;
defparam \Mux11~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N12
cyclonev_lcell_comb \Mux11~4 (
// Equation(s):
// \Mux11~4_combout  = ( \Mux11~0_combout  & ( \Mux11~2_combout  & ( (!\Selector70~4_combout ) # ((!\Selector69~4_combout  & ((\Mux11~1_combout ))) # (\Selector69~4_combout  & (\Mux11~3_combout ))) ) ) ) # ( !\Mux11~0_combout  & ( \Mux11~2_combout  & ( 
// (!\Selector70~4_combout  & (((\Selector69~4_combout )))) # (\Selector70~4_combout  & ((!\Selector69~4_combout  & ((\Mux11~1_combout ))) # (\Selector69~4_combout  & (\Mux11~3_combout )))) ) ) ) # ( \Mux11~0_combout  & ( !\Mux11~2_combout  & ( 
// (!\Selector70~4_combout  & (((!\Selector69~4_combout )))) # (\Selector70~4_combout  & ((!\Selector69~4_combout  & ((\Mux11~1_combout ))) # (\Selector69~4_combout  & (\Mux11~3_combout )))) ) ) ) # ( !\Mux11~0_combout  & ( !\Mux11~2_combout  & ( 
// (\Selector70~4_combout  & ((!\Selector69~4_combout  & ((\Mux11~1_combout ))) # (\Selector69~4_combout  & (\Mux11~3_combout )))) ) ) )

	.dataa(!\Mux11~3_combout ),
	.datab(!\Selector70~4_combout ),
	.datac(!\Mux11~1_combout ),
	.datad(!\Selector69~4_combout ),
	.datae(!\Mux11~0_combout ),
	.dataf(!\Mux11~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~4 .extended_lut = "off";
defparam \Mux11~4 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \Mux11~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N15
cyclonev_lcell_comb \PC~40 (
// Equation(s):
// \PC~40_combout  = ( \Add0~69_sumout  & ( (!\LdPC~1_combout ) # ((\WideOr23~0_combout  & \Mux11~4_combout )) ) ) # ( !\Add0~69_sumout  & ( (\WideOr23~0_combout  & (\LdPC~1_combout  & \Mux11~4_combout )) ) )

	.dataa(!\WideOr23~0_combout ),
	.datab(gnd),
	.datac(!\LdPC~1_combout ),
	.datad(!\Mux11~4_combout ),
	.datae(gnd),
	.dataf(!\Add0~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~40 .extended_lut = "off";
defparam \PC~40 .lut_mask = 64'h00050005F0F5F0F5;
defparam \PC~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N6
cyclonev_lcell_comb \PC~16 (
// Equation(s):
// \PC~16_combout  = ( \memin[20]~16_combout  & ( \PC~40_combout  ) ) # ( !\memin[20]~16_combout  & ( \PC~40_combout  ) ) # ( \memin[20]~16_combout  & ( !\PC~40_combout  & ( (\LdPC~1_combout  & (((!\Selector43~6_combout  & \WideOr19~0_combout )) # 
// (\memin[20]~15_combout ))) ) ) ) # ( !\memin[20]~16_combout  & ( !\PC~40_combout  & ( \LdPC~1_combout  ) ) )

	.dataa(!\memin[20]~15_combout ),
	.datab(!\LdPC~1_combout ),
	.datac(!\Selector43~6_combout ),
	.datad(!\WideOr19~0_combout ),
	.datae(!\memin[20]~16_combout ),
	.dataf(!\PC~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~16 .extended_lut = "off";
defparam \PC~16 .lut_mask = 64'h33331131FFFFFFFF;
defparam \PC~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y17_N8
dffeas \PC[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~16_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[20]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[20] .is_wysiwyg = "true";
defparam \PC[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N12
cyclonev_lcell_comb \memin[20]~16 (
// Equation(s):
// \memin[20]~16_combout  = ( !\memin[17]~6_combout  & ( (!PC[20]) # (!\DrPC~0_combout ) ) )

	.dataa(gnd),
	.datab(!PC[20]),
	.datac(!\DrPC~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[17]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[20]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[20]~16 .extended_lut = "off";
defparam \memin[20]~16 .lut_mask = 64'hFCFCFCFC00000000;
defparam \memin[20]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N51
cyclonev_lcell_comb \memin[20]~17 (
// Equation(s):
// \memin[20]~17_combout  = ( \Mux11~4_combout  & ( \memin[20]~15_combout  ) ) # ( !\Mux11~4_combout  & ( \memin[20]~15_combout  ) ) # ( \Mux11~4_combout  & ( !\memin[20]~15_combout  & ( ((!\memin[20]~16_combout ) # ((\WideOr19~0_combout  & 
// !\Selector43~6_combout ))) # (\WideOr23~0_combout ) ) ) ) # ( !\Mux11~4_combout  & ( !\memin[20]~15_combout  & ( (!\memin[20]~16_combout ) # ((\WideOr19~0_combout  & !\Selector43~6_combout )) ) ) )

	.dataa(!\WideOr23~0_combout ),
	.datab(!\memin[20]~16_combout ),
	.datac(!\WideOr19~0_combout ),
	.datad(!\Selector43~6_combout ),
	.datae(!\Mux11~4_combout ),
	.dataf(!\memin[20]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[20]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[20]~17 .extended_lut = "off";
defparam \memin[20]~17 .lut_mask = 64'hCFCCDFDDFFFFFFFF;
defparam \memin[20]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y19_N14
dffeas \B[20]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[20]~17_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[20]~DUPLICATE .is_wysiwyg = "true";
defparam \B[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N3
cyclonev_lcell_comb \Add2~13 (
// Equation(s):
// \Add2~13_sumout  = SUM(( \A[21]~DUPLICATE_q  ) + ( \B[21]~DUPLICATE_q  ) + ( \Add2~18  ))
// \Add2~14  = CARRY(( \A[21]~DUPLICATE_q  ) + ( \B[21]~DUPLICATE_q  ) + ( \Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[21]~DUPLICATE_q ),
	.datad(!\A[21]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~13_sumout ),
	.cout(\Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \Add2~13 .extended_lut = "off";
defparam \Add2~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N12
cyclonev_lcell_comb \Selector42~5 (
// Equation(s):
// \Selector42~5_combout  = ( \Add2~13_sumout  & ( (\Selector32~3_combout  & !\Selector42~4_combout ) ) ) # ( !\Add2~13_sumout  & ( !\Selector42~4_combout  ) )

	.dataa(gnd),
	.datab(!\Selector32~3_combout ),
	.datac(!\Selector42~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~5 .extended_lut = "off";
defparam \Selector42~5 .lut_mask = 64'hF0F0F0F030303030;
defparam \Selector42~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N46
dffeas \regs[10][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[21]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][21] .is_wysiwyg = "true";
defparam \regs[10][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N49
dffeas \regs[6][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[21]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][21] .is_wysiwyg = "true";
defparam \regs[6][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N25
dffeas \regs[2][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[21]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][21] .is_wysiwyg = "true";
defparam \regs[2][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N48
cyclonev_lcell_comb \regs[14][21]~feeder (
// Equation(s):
// \regs[14][21]~feeder_combout  = ( \memin[21]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[21]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[14][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[14][21]~feeder .extended_lut = "off";
defparam \regs[14][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[14][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N49
dffeas \regs[14][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[14][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][21] .is_wysiwyg = "true";
defparam \regs[14][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N36
cyclonev_lcell_comb \Mux10~2 (
// Equation(s):
// \Mux10~2_combout  = ( \regs[14][21]~q  & ( \Selector69~4_combout  & ( (\Selector70~4_combout ) # (\regs[10][21]~q ) ) ) ) # ( !\regs[14][21]~q  & ( \Selector69~4_combout  & ( (\regs[10][21]~q  & !\Selector70~4_combout ) ) ) ) # ( \regs[14][21]~q  & ( 
// !\Selector69~4_combout  & ( (!\Selector70~4_combout  & ((\regs[2][21]~q ))) # (\Selector70~4_combout  & (\regs[6][21]~q )) ) ) ) # ( !\regs[14][21]~q  & ( !\Selector69~4_combout  & ( (!\Selector70~4_combout  & ((\regs[2][21]~q ))) # (\Selector70~4_combout 
//  & (\regs[6][21]~q )) ) ) )

	.dataa(!\regs[10][21]~q ),
	.datab(!\regs[6][21]~q ),
	.datac(!\Selector70~4_combout ),
	.datad(!\regs[2][21]~q ),
	.datae(!\regs[14][21]~q ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~2 .extended_lut = "off";
defparam \Mux10~2 .lut_mask = 64'h03F303F350505F5F;
defparam \Mux10~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N55
dffeas \regs[5][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[21]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][21] .is_wysiwyg = "true";
defparam \regs[5][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N0
cyclonev_lcell_comb \regs[9][21]~feeder (
// Equation(s):
// \regs[9][21]~feeder_combout  = ( \memin[21]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[21]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][21]~feeder .extended_lut = "off";
defparam \regs[9][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y19_N1
dffeas \regs[9][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][21] .is_wysiwyg = "true";
defparam \regs[9][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N36
cyclonev_lcell_comb \regs[1][21]~feeder (
// Equation(s):
// \regs[1][21]~feeder_combout  = ( \memin[21]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[21]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][21]~feeder .extended_lut = "off";
defparam \regs[1][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N37
dffeas \regs[1][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[1][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][21] .is_wysiwyg = "true";
defparam \regs[1][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N16
dffeas \regs[13][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[21]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][21] .is_wysiwyg = "true";
defparam \regs[13][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N15
cyclonev_lcell_comb \Mux10~1 (
// Equation(s):
// \Mux10~1_combout  = ( \regs[13][21]~q  & ( \Selector69~4_combout  & ( (\regs[9][21]~q ) # (\Selector70~4_combout ) ) ) ) # ( !\regs[13][21]~q  & ( \Selector69~4_combout  & ( (!\Selector70~4_combout  & \regs[9][21]~q ) ) ) ) # ( \regs[13][21]~q  & ( 
// !\Selector69~4_combout  & ( (!\Selector70~4_combout  & ((\regs[1][21]~q ))) # (\Selector70~4_combout  & (\regs[5][21]~q )) ) ) ) # ( !\regs[13][21]~q  & ( !\Selector69~4_combout  & ( (!\Selector70~4_combout  & ((\regs[1][21]~q ))) # (\Selector70~4_combout 
//  & (\regs[5][21]~q )) ) ) )

	.dataa(!\regs[5][21]~q ),
	.datab(!\Selector70~4_combout ),
	.datac(!\regs[9][21]~q ),
	.datad(!\regs[1][21]~q ),
	.datae(!\regs[13][21]~q ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~1 .extended_lut = "off";
defparam \Mux10~1 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N54
cyclonev_lcell_comb \regs[11][21]~feeder (
// Equation(s):
// \regs[11][21]~feeder_combout  = ( \memin[21]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[21]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[11][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[11][21]~feeder .extended_lut = "off";
defparam \regs[11][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[11][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N56
dffeas \regs[11][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[11][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][21] .is_wysiwyg = "true";
defparam \regs[11][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N19
dffeas \regs[15][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[21]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][21] .is_wysiwyg = "true";
defparam \regs[15][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y18_N46
dffeas \regs[3][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[21]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][21] .is_wysiwyg = "true";
defparam \regs[3][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N25
dffeas \regs[7][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[21]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][21] .is_wysiwyg = "true";
defparam \regs[7][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N24
cyclonev_lcell_comb \Mux10~3 (
// Equation(s):
// \Mux10~3_combout  = ( \regs[7][21]~q  & ( \Selector69~4_combout  & ( (!\Selector70~4_combout  & (\regs[11][21]~q )) # (\Selector70~4_combout  & ((\regs[15][21]~q ))) ) ) ) # ( !\regs[7][21]~q  & ( \Selector69~4_combout  & ( (!\Selector70~4_combout  & 
// (\regs[11][21]~q )) # (\Selector70~4_combout  & ((\regs[15][21]~q ))) ) ) ) # ( \regs[7][21]~q  & ( !\Selector69~4_combout  & ( (\regs[3][21]~q ) # (\Selector70~4_combout ) ) ) ) # ( !\regs[7][21]~q  & ( !\Selector69~4_combout  & ( (!\Selector70~4_combout 
//  & \regs[3][21]~q ) ) ) )

	.dataa(!\regs[11][21]~q ),
	.datab(!\regs[15][21]~q ),
	.datac(!\Selector70~4_combout ),
	.datad(!\regs[3][21]~q ),
	.datae(!\regs[7][21]~q ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~3 .extended_lut = "off";
defparam \Mux10~3 .lut_mask = 64'h00F00FFF53535353;
defparam \Mux10~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N39
cyclonev_lcell_comb \regs[12][21]~feeder (
// Equation(s):
// \regs[12][21]~feeder_combout  = ( \memin[21]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[21]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][21]~feeder .extended_lut = "off";
defparam \regs[12][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N41
dffeas \regs[12][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][21] .is_wysiwyg = "true";
defparam \regs[12][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y18_N40
dffeas \regs[8][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[21]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][21] .is_wysiwyg = "true";
defparam \regs[8][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N55
dffeas \regs[4][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[21]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][21] .is_wysiwyg = "true";
defparam \regs[4][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N13
dffeas \regs[0][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[21]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][21] .is_wysiwyg = "true";
defparam \regs[0][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N42
cyclonev_lcell_comb \Mux10~0 (
// Equation(s):
// \Mux10~0_combout  = ( \Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs[12][21]~q  ) ) ) # ( !\Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs[4][21]~q  ) ) ) # ( \Selector69~4_combout  & ( !\Selector70~4_combout  & ( \regs[8][21]~q  
// ) ) ) # ( !\Selector69~4_combout  & ( !\Selector70~4_combout  & ( \regs[0][21]~q  ) ) )

	.dataa(!\regs[12][21]~q ),
	.datab(!\regs[8][21]~q ),
	.datac(!\regs[4][21]~q ),
	.datad(!\regs[0][21]~q ),
	.datae(!\Selector69~4_combout ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~0 .extended_lut = "off";
defparam \Mux10~0 .lut_mask = 64'h00FF33330F0F5555;
defparam \Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N30
cyclonev_lcell_comb \memin[21]~161 (
// Equation(s):
// \memin[21]~161_combout  = ( !\Selector71~4_combout  & ( (\WideOr23~0_combout  & ((!\Selector72~4_combout  & (\Mux10~0_combout )) # (\Selector72~4_combout  & (((\Mux10~1_combout )))))) ) ) # ( \Selector71~4_combout  & ( (\WideOr23~0_combout  & 
// ((!\Selector72~4_combout  & (\Mux10~2_combout )) # (\Selector72~4_combout  & (((\Mux10~3_combout )))))) ) )

	.dataa(!\WideOr23~0_combout ),
	.datab(!\Selector72~4_combout ),
	.datac(!\Mux10~2_combout ),
	.datad(!\Mux10~1_combout ),
	.datae(!\Selector71~4_combout ),
	.dataf(!\Mux10~3_combout ),
	.datag(!\Mux10~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[21]~161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[21]~161 .extended_lut = "on";
defparam \memin[21]~161 .lut_mask = 64'h0415040404151515;
defparam \memin[21]~161 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N0
cyclonev_lcell_comb \PC~39 (
// Equation(s):
// \PC~39_combout  = ( !\memin[21]~161_combout  & ( (\memin[21]~13_combout  & ((!\WideOr19~0_combout ) # (\Selector42~5_combout ))) ) )

	.dataa(gnd),
	.datab(!\WideOr19~0_combout ),
	.datac(!\memin[21]~13_combout ),
	.datad(!\Selector42~5_combout ),
	.datae(gnd),
	.dataf(!\memin[21]~161_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~39 .extended_lut = "off";
defparam \PC~39 .lut_mask = 64'h0C0F0C0F00000000;
defparam \PC~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y17_N6
cyclonev_lcell_comb \Selector42~1 (
// Equation(s):
// \Selector42~1_combout  = ( \A[21]~DUPLICATE_q  & ( \Selector44~2_combout  & ( (!\Selector21~0_combout  & (!\IR[21]~DUPLICATE_q  $ (((!\IR[18]~DUPLICATE_q ) # (B[21]))))) # (\Selector21~0_combout  & (((\IR[18]~DUPLICATE_q ) # (B[21])) # 
// (\IR[21]~DUPLICATE_q ))) ) ) ) # ( !\A[21]~DUPLICATE_q  & ( \Selector44~2_combout  & ( (!\IR[21]~DUPLICATE_q  & (((!B[21]) # (\IR[18]~DUPLICATE_q )))) # (\IR[21]~DUPLICATE_q  & (B[21] & ((!\IR[18]~DUPLICATE_q ) # (\Selector21~0_combout )))) ) ) ) # ( 
// \A[21]~DUPLICATE_q  & ( !\Selector44~2_combout  & ( (\Selector21~0_combout  & (!\IR[21]~DUPLICATE_q  $ (!B[21]))) ) ) ) # ( !\A[21]~DUPLICATE_q  & ( !\Selector44~2_combout  & ( (\Selector21~0_combout  & (!\IR[21]~DUPLICATE_q  $ (B[21]))) ) ) )

	.dataa(!\Selector21~0_combout ),
	.datab(!\IR[21]~DUPLICATE_q ),
	.datac(!B[21]),
	.datad(!\IR[18]~DUPLICATE_q ),
	.datae(!\A[21]~DUPLICATE_q ),
	.dataf(!\Selector44~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~1 .extended_lut = "off";
defparam \Selector42~1 .lut_mask = 64'h41411414C3CD37D7;
defparam \Selector42~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N12
cyclonev_lcell_comb \ShiftLeft0~25 (
// Equation(s):
// \ShiftLeft0~25_combout  = ( \ShiftLeft0~22_combout  & ( \ShiftLeft0~24_combout  & ( ((!B[3] & ((\ShiftLeft0~21_combout ))) # (B[3] & (\ShiftLeft0~23_combout ))) # (B[2]) ) ) ) # ( !\ShiftLeft0~22_combout  & ( \ShiftLeft0~24_combout  & ( (!B[2] & ((!B[3] & 
// ((\ShiftLeft0~21_combout ))) # (B[3] & (\ShiftLeft0~23_combout )))) # (B[2] & (((B[3])))) ) ) ) # ( \ShiftLeft0~22_combout  & ( !\ShiftLeft0~24_combout  & ( (!B[2] & ((!B[3] & ((\ShiftLeft0~21_combout ))) # (B[3] & (\ShiftLeft0~23_combout )))) # (B[2] & 
// (((!B[3])))) ) ) ) # ( !\ShiftLeft0~22_combout  & ( !\ShiftLeft0~24_combout  & ( (!B[2] & ((!B[3] & ((\ShiftLeft0~21_combout ))) # (B[3] & (\ShiftLeft0~23_combout )))) ) ) )

	.dataa(!\ShiftLeft0~23_combout ),
	.datab(!B[2]),
	.datac(!B[3]),
	.datad(!\ShiftLeft0~21_combout ),
	.datae(!\ShiftLeft0~22_combout ),
	.dataf(!\ShiftLeft0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~25 .extended_lut = "off";
defparam \ShiftLeft0~25 .lut_mask = 64'h04C434F407C737F7;
defparam \ShiftLeft0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N45
cyclonev_lcell_comb \Selector42~0 (
// Equation(s):
// \Selector42~0_combout  = ( \ShiftLeft0~25_combout  & ( (!\IR[18]~DUPLICATE_q  & (!\ShiftRight0~6_combout  & ((!B[4]) # (\ShiftLeft0~20_combout )))) ) ) # ( !\ShiftLeft0~25_combout  & ( (!\IR[18]~DUPLICATE_q  & (B[4] & (!\ShiftRight0~6_combout  & 
// \ShiftLeft0~20_combout ))) ) )

	.dataa(!\IR[18]~DUPLICATE_q ),
	.datab(!B[4]),
	.datac(!\ShiftRight0~6_combout ),
	.datad(!\ShiftLeft0~20_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~0 .extended_lut = "off";
defparam \Selector42~0 .lut_mask = 64'h0020002080A080A0;
defparam \Selector42~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N18
cyclonev_lcell_comb \Selector42~2 (
// Equation(s):
// \Selector42~2_combout  = ( !\Selector42~1_combout  & ( \Selector42~0_combout  & ( !\Selector63~3_combout  ) ) ) # ( !\Selector42~1_combout  & ( !\Selector42~0_combout  & ( (!\Selector63~3_combout ) # ((!\Selector31~6_combout  & (!\Selector32~1_combout )) 
// # (\Selector31~6_combout  & ((!\ShiftRight0~27_combout )))) ) ) )

	.dataa(!\Selector32~1_combout ),
	.datab(!\Selector31~6_combout ),
	.datac(!\ShiftRight0~27_combout ),
	.datad(!\Selector63~3_combout ),
	.datae(!\Selector42~1_combout ),
	.dataf(!\Selector42~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~2 .extended_lut = "off";
defparam \Selector42~2 .lut_mask = 64'hFFB80000FF000000;
defparam \Selector42~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N24
cyclonev_lcell_comb \Selector42~3 (
// Equation(s):
// \Selector42~3_combout  = ( \Add1~13_sumout  & ( \Selector42~2_combout  & ( (\Selector56~0_combout  & (\Selector44~1_combout  & ((!IR[21]) # (\Add2~13_sumout )))) ) ) ) # ( !\Add1~13_sumout  & ( \Selector42~2_combout  & ( (\Selector56~0_combout  & (IR[21] 
// & (\Selector44~1_combout  & \Add2~13_sumout ))) ) ) ) # ( \Add1~13_sumout  & ( !\Selector42~2_combout  & ( \Selector56~0_combout  ) ) ) # ( !\Add1~13_sumout  & ( !\Selector42~2_combout  & ( \Selector56~0_combout  ) ) )

	.dataa(!\Selector56~0_combout ),
	.datab(!IR[21]),
	.datac(!\Selector44~1_combout ),
	.datad(!\Add2~13_sumout ),
	.datae(!\Add1~13_sumout ),
	.dataf(!\Selector42~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~3 .extended_lut = "off";
defparam \Selector42~3 .lut_mask = 64'h5555555500010405;
defparam \Selector42~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y18_N26
dffeas \dmem_rtl_0_bypass[71] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[21]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[71]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[71] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[71] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N6
cyclonev_lcell_comb \dmem_rtl_0_bypass[72]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[72]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[72]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[72]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[72]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[72]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y18_N8
dffeas \dmem_rtl_0_bypass[72] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[72]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[72]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[72] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[72] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y18_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\dmem~72_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~72_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[21]~14_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000025208A028055E0048040000000000000000";
// synopsys translate_on

// Location: FF_X28_Y18_N53
dffeas \dmem~22 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[21]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~22 .is_wysiwyg = "true";
defparam \dmem~22 .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y18_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a53 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[21]~14_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N51
cyclonev_lcell_comb \dmem~42 (
// Equation(s):
// \dmem~42_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a53~portbdataout  & ( (!\dmem~0DUPLICATE_q  & (((\dmem~22_q )))) # (\dmem~0DUPLICATE_q  & (((\dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem_rtl_0|auto_generated|ram_block1a21~portbdataout 
// ))) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a53~portbdataout  & ( (!\dmem~0DUPLICATE_q  & (((\dmem~22_q )))) # (\dmem~0DUPLICATE_q  & (\dmem_rtl_0|auto_generated|ram_block1a21~portbdataout  & (!\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) )

	.dataa(!\dmem~0DUPLICATE_q ),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem~22_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a53~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~42 .extended_lut = "off";
defparam \dmem~42 .lut_mask = 64'h10BA10BA15BF15BF;
defparam \dmem~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N54
cyclonev_lcell_comb \memin[21]~12 (
// Equation(s):
// \memin[21]~12_combout  = ( \dmem~39_combout  & ( \dmem~42_combout  & ( (dmem_rtl_0_bypass[71] & \memin[4]~1_combout ) ) ) ) # ( !\dmem~39_combout  & ( \dmem~42_combout  & ( (\memin[4]~1_combout  & ((dmem_rtl_0_bypass[72]) # (dmem_rtl_0_bypass[71]))) ) ) ) 
// # ( \dmem~39_combout  & ( !\dmem~42_combout  & ( (dmem_rtl_0_bypass[71] & \memin[4]~1_combout ) ) ) ) # ( !\dmem~39_combout  & ( !\dmem~42_combout  & ( (dmem_rtl_0_bypass[71] & (!dmem_rtl_0_bypass[72] & \memin[4]~1_combout )) ) ) )

	.dataa(!dmem_rtl_0_bypass[71]),
	.datab(!dmem_rtl_0_bypass[72]),
	.datac(!\memin[4]~1_combout ),
	.datad(gnd),
	.datae(!\dmem~39_combout ),
	.dataf(!\dmem~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[21]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[21]~12 .extended_lut = "off";
defparam \memin[21]~12 .lut_mask = 64'h0404050507070505;
defparam \memin[21]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N36
cyclonev_lcell_comb \PC~15 (
// Equation(s):
// \PC~15_combout  = ( \memin[21]~12_combout  & ( \Add0~65_sumout  ) ) # ( !\memin[21]~12_combout  & ( \Add0~65_sumout  & ( (!\PC~39_combout ) # ((!\LdPC~1_combout ) # ((\WideOr19~0_combout  & \Selector42~3_combout ))) ) ) ) # ( \memin[21]~12_combout  & ( 
// !\Add0~65_sumout  & ( \LdPC~1_combout  ) ) ) # ( !\memin[21]~12_combout  & ( !\Add0~65_sumout  & ( (\LdPC~1_combout  & ((!\PC~39_combout ) # ((\WideOr19~0_combout  & \Selector42~3_combout )))) ) ) )

	.dataa(!\PC~39_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\Selector42~3_combout ),
	.datad(!\LdPC~1_combout ),
	.datae(!\memin[21]~12_combout ),
	.dataf(!\Add0~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~15 .extended_lut = "off";
defparam \PC~15 .lut_mask = 64'h00AB00FFFFABFFFF;
defparam \PC~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y18_N38
dffeas \PC[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~15_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[21]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[21] .is_wysiwyg = "true";
defparam \PC[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N48
cyclonev_lcell_comb \memin[21]~13 (
// Equation(s):
// \memin[21]~13_combout  = ( !\memin[17]~6_combout  & ( (!PC[21]) # (!\DrPC~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[21]),
	.datad(!\DrPC~0_combout ),
	.datae(gnd),
	.dataf(!\memin[17]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[21]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[21]~13 .extended_lut = "off";
defparam \memin[21]~13 .lut_mask = 64'hFFF0FFF000000000;
defparam \memin[21]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N24
cyclonev_lcell_comb \memin[21]~14 (
// Equation(s):
// \memin[21]~14_combout  = ( \Selector42~3_combout  & ( \memin[21]~161_combout  ) ) # ( !\Selector42~3_combout  & ( \memin[21]~161_combout  ) ) # ( \Selector42~3_combout  & ( !\memin[21]~161_combout  & ( (!\memin[21]~13_combout ) # ((\memin[21]~12_combout ) 
// # (\WideOr19~0_combout )) ) ) ) # ( !\Selector42~3_combout  & ( !\memin[21]~161_combout  & ( (!\memin[21]~13_combout ) # (((!\Selector42~5_combout  & \WideOr19~0_combout )) # (\memin[21]~12_combout )) ) ) )

	.dataa(!\memin[21]~13_combout ),
	.datab(!\Selector42~5_combout ),
	.datac(!\WideOr19~0_combout ),
	.datad(!\memin[21]~12_combout ),
	.datae(!\Selector42~3_combout ),
	.dataf(!\memin[21]~161_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[21]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[21]~14 .extended_lut = "off";
defparam \memin[21]~14 .lut_mask = 64'hAEFFAFFFFFFFFFFF;
defparam \memin[21]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y19_N59
dffeas \B[21]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[21]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[21]~DUPLICATE .is_wysiwyg = "true";
defparam \B[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N6
cyclonev_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_sumout  = SUM(( B[22] ) + ( \A[22]~DUPLICATE_q  ) + ( \Add2~14  ))
// \Add2~10  = CARRY(( B[22] ) + ( \A[22]~DUPLICATE_q  ) + ( \Add2~14  ))

	.dataa(!B[22]),
	.datab(gnd),
	.datac(!\A[22]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~9_sumout ),
	.cout(\Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \Add2~9 .extended_lut = "off";
defparam \Add2~9 .lut_mask = 64'h0000F0F000005555;
defparam \Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N0
cyclonev_lcell_comb \Selector41~5 (
// Equation(s):
// \Selector41~5_combout  = ( \Add2~9_sumout  & ( (!\Selector32~3_combout ) # ((\Selector41~4_combout  & \Selector32~0_combout )) ) ) # ( !\Add2~9_sumout  & ( (\Selector41~4_combout  & \Selector32~0_combout ) ) )

	.dataa(gnd),
	.datab(!\Selector32~3_combout ),
	.datac(!\Selector41~4_combout ),
	.datad(!\Selector32~0_combout ),
	.datae(gnd),
	.dataf(!\Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~5 .extended_lut = "off";
defparam \Selector41~5 .lut_mask = 64'h000F000FCCCFCCCF;
defparam \Selector41~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N30
cyclonev_lcell_comb \memin[22]~11 (
// Equation(s):
// \memin[22]~11_combout  = ( \memin[22]~10_combout  & ( \Selector41~3_combout  & ( ((\memin[22]~9_combout ) # (\WideOr19~0_combout )) # (\memin[22]~165_combout ) ) ) ) # ( !\memin[22]~10_combout  & ( \Selector41~3_combout  ) ) # ( \memin[22]~10_combout  & ( 
// !\Selector41~3_combout  & ( (((\Selector41~5_combout  & \WideOr19~0_combout )) # (\memin[22]~9_combout )) # (\memin[22]~165_combout ) ) ) ) # ( !\memin[22]~10_combout  & ( !\Selector41~3_combout  ) )

	.dataa(!\memin[22]~165_combout ),
	.datab(!\Selector41~5_combout ),
	.datac(!\WideOr19~0_combout ),
	.datad(!\memin[22]~9_combout ),
	.datae(!\memin[22]~10_combout ),
	.dataf(!\Selector41~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[22]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[22]~11 .extended_lut = "off";
defparam \memin[22]~11 .lut_mask = 64'hFFFF57FFFFFF5FFF;
defparam \memin[22]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y19_N53
dffeas \B[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[22]~11_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[22]),
	.prn(vcc));
// synopsys translate_off
defparam \B[22] .is_wysiwyg = "true";
defparam \B[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N9
cyclonev_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_sumout  = SUM(( \A[23]~DUPLICATE_q  ) + ( B[23] ) + ( \Add2~10  ))
// \Add2~6  = CARRY(( \A[23]~DUPLICATE_q  ) + ( B[23] ) + ( \Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[23]),
	.datad(!\A[23]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~5_sumout ),
	.cout(\Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \Add2~5 .extended_lut = "off";
defparam \Add2~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N18
cyclonev_lcell_comb \Selector40~1 (
// Equation(s):
// \Selector40~1_combout  = ( \ShiftRight0~19_combout  & ( (IR[18] & ((!B[2]) # (\ShiftRight0~18_combout ))) ) ) # ( !\ShiftRight0~19_combout  & ( (\ShiftRight0~18_combout  & (B[2] & IR[18])) ) )

	.dataa(gnd),
	.datab(!\ShiftRight0~18_combout ),
	.datac(!B[2]),
	.datad(!IR[18]),
	.datae(!\ShiftRight0~19_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~1 .extended_lut = "off";
defparam \Selector40~1 .lut_mask = 64'h000300F3000300F3;
defparam \Selector40~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N48
cyclonev_lcell_comb \Selector40~2 (
// Equation(s):
// \Selector40~2_combout  = ( \Selector21~0_combout  & ( \Selector44~2_combout  & ( (!\IR[21]~DUPLICATE_q  & ((!B[23] $ (\A[23]~DUPLICATE_q )) # (IR[18]))) # (\IR[21]~DUPLICATE_q  & (((\A[23]~DUPLICATE_q )) # (B[23]))) ) ) ) # ( !\Selector21~0_combout  & ( 
// \Selector44~2_combout  & ( !\IR[21]~DUPLICATE_q  $ (((!B[23] & (!IR[18] & \A[23]~DUPLICATE_q )) # (B[23] & ((!IR[18]) # (\A[23]~DUPLICATE_q ))))) ) ) ) # ( \Selector21~0_combout  & ( !\Selector44~2_combout  & ( !B[23] $ (!\A[23]~DUPLICATE_q  $ 
// (!\IR[21]~DUPLICATE_q )) ) ) )

	.dataa(!B[23]),
	.datab(!IR[18]),
	.datac(!\A[23]~DUPLICATE_q ),
	.datad(!\IR[21]~DUPLICATE_q ),
	.datae(!\Selector21~0_combout ),
	.dataf(!\Selector44~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~2 .extended_lut = "off";
defparam \Selector40~2 .lut_mask = 64'h0000A55AB24DB75F;
defparam \Selector40~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N24
cyclonev_lcell_comb \ShiftLeft0~9 (
// Equation(s):
// \ShiftLeft0~9_combout  = ( \ShiftLeft0~5_combout  & ( \ShiftLeft0~6_combout  & ( (!B[3]) # ((!B[2] & (\ShiftLeft0~7_combout )) # (B[2] & ((\ShiftLeft0~8_combout )))) ) ) ) # ( !\ShiftLeft0~5_combout  & ( \ShiftLeft0~6_combout  & ( (!B[3] & (((B[2])))) # 
// (B[3] & ((!B[2] & (\ShiftLeft0~7_combout )) # (B[2] & ((\ShiftLeft0~8_combout ))))) ) ) ) # ( \ShiftLeft0~5_combout  & ( !\ShiftLeft0~6_combout  & ( (!B[3] & (((!B[2])))) # (B[3] & ((!B[2] & (\ShiftLeft0~7_combout )) # (B[2] & ((\ShiftLeft0~8_combout 
// ))))) ) ) ) # ( !\ShiftLeft0~5_combout  & ( !\ShiftLeft0~6_combout  & ( (B[3] & ((!B[2] & (\ShiftLeft0~7_combout )) # (B[2] & ((\ShiftLeft0~8_combout ))))) ) ) )

	.dataa(!B[3]),
	.datab(!\ShiftLeft0~7_combout ),
	.datac(!\ShiftLeft0~8_combout ),
	.datad(!B[2]),
	.datae(!\ShiftLeft0~5_combout ),
	.dataf(!\ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~9 .extended_lut = "off";
defparam \ShiftLeft0~9 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \ShiftLeft0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y18_N12
cyclonev_lcell_comb \Selector40~0 (
// Equation(s):
// \Selector40~0_combout  = ( \ShiftLeft0~4_combout  & ( (!IR[18] & (!\ShiftRight0~6_combout  & ((\ShiftLeft0~9_combout ) # (B[4])))) ) ) # ( !\ShiftLeft0~4_combout  & ( (!B[4] & (!IR[18] & (!\ShiftRight0~6_combout  & \ShiftLeft0~9_combout ))) ) )

	.dataa(!B[4]),
	.datab(!IR[18]),
	.datac(!\ShiftRight0~6_combout ),
	.datad(!\ShiftLeft0~9_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~0 .extended_lut = "off";
defparam \Selector40~0 .lut_mask = 64'h0080008040C040C0;
defparam \Selector40~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y18_N48
cyclonev_lcell_comb \Selector40~3 (
// Equation(s):
// \Selector40~3_combout  = ( !\Selector40~2_combout  & ( \Selector40~0_combout  & ( !\Selector63~3_combout  ) ) ) # ( !\Selector40~2_combout  & ( !\Selector40~0_combout  & ( (!\Selector63~3_combout ) # ((!\ShiftRight0~17_combout  & (!\Selector32~1_combout 
// )) # (\ShiftRight0~17_combout  & ((!\Selector40~1_combout )))) ) ) )

	.dataa(!\Selector32~1_combout ),
	.datab(!\Selector40~1_combout ),
	.datac(!\Selector63~3_combout ),
	.datad(!\ShiftRight0~17_combout ),
	.datae(!\Selector40~2_combout ),
	.dataf(!\Selector40~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~3 .extended_lut = "off";
defparam \Selector40~3 .lut_mask = 64'hFAFC0000F0F00000;
defparam \Selector40~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N18
cyclonev_lcell_comb \Selector40~4 (
// Equation(s):
// \Selector40~4_combout  = ( \Add1~5_sumout  & ( \Selector40~3_combout  & ( (\Selector56~0_combout  & (\Selector44~1_combout  & ((!IR[21]) # (\Add2~5_sumout )))) ) ) ) # ( !\Add1~5_sumout  & ( \Selector40~3_combout  & ( (\Selector56~0_combout  & (IR[21] & 
// (\Add2~5_sumout  & \Selector44~1_combout ))) ) ) ) # ( \Add1~5_sumout  & ( !\Selector40~3_combout  & ( \Selector56~0_combout  ) ) ) # ( !\Add1~5_sumout  & ( !\Selector40~3_combout  & ( \Selector56~0_combout  ) ) )

	.dataa(!\Selector56~0_combout ),
	.datab(!IR[21]),
	.datac(!\Add2~5_sumout ),
	.datad(!\Selector44~1_combout ),
	.datae(!\Add1~5_sumout ),
	.dataf(!\Selector40~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~4 .extended_lut = "off";
defparam \Selector40~4 .lut_mask = 64'h5555555500010045;
defparam \Selector40~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y15_N54
cyclonev_lcell_comb \dmem_rtl_0_bypass[76]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[76]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[76]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[76]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[76]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[76]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y15_N56
dffeas \dmem_rtl_0_bypass[76] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[76]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[76]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[76] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[76] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y15_N14
dffeas \dmem_rtl_0_bypass[75] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[23]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[75]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[75] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[75] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a55 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[23]~8_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X39_Y15_N17
dffeas \dmem~24 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[23]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~24 .is_wysiwyg = "true";
defparam \dmem~24 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\dmem~72_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~72_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[23]~8_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004025288A22B055E4248A50000000000000000";
// synopsys translate_on

// Location: LABCELL_X39_Y15_N15
cyclonev_lcell_comb \dmem~40 (
// Equation(s):
// \dmem~40_combout  = ( \dmem~24_q  & ( \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  & ( (!\dmem~0DUPLICATE_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout )) ) ) ) # ( !\dmem~24_q  & 
// ( \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  & ( (\dmem~0DUPLICATE_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout ))) ) ) ) # ( \dmem~24_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  & ( (!\dmem~0DUPLICATE_q ) # ((\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout  & \dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !\dmem~24_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  & ( (\dmem~0DUPLICATE_q  & (\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout  & \dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) )

	.dataa(!\dmem~0DUPLICATE_q ),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(gnd),
	.datae(!\dmem~24_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~40 .extended_lut = "off";
defparam \dmem~40 .lut_mask = 64'h0101ABAB5151FBFB;
defparam \dmem~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y15_N12
cyclonev_lcell_comb \memin[23]~5 (
// Equation(s):
// \memin[23]~5_combout  = ( dmem_rtl_0_bypass[75] & ( \dmem~40_combout  & ( \memin[4]~1_combout  ) ) ) # ( !dmem_rtl_0_bypass[75] & ( \dmem~40_combout  & ( (dmem_rtl_0_bypass[76] & (!\dmem~39_combout  & \memin[4]~1_combout )) ) ) ) # ( dmem_rtl_0_bypass[75] 
// & ( !\dmem~40_combout  & ( (\memin[4]~1_combout  & ((!dmem_rtl_0_bypass[76]) # (\dmem~39_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[76]),
	.datab(!\dmem~39_combout ),
	.datac(!\memin[4]~1_combout ),
	.datad(gnd),
	.datae(!dmem_rtl_0_bypass[75]),
	.dataf(!\dmem~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[23]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[23]~5 .extended_lut = "off";
defparam \memin[23]~5 .lut_mask = 64'h00000B0B04040F0F;
defparam \memin[23]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N54
cyclonev_lcell_comb \Selector40~5 (
// Equation(s):
// \Selector40~5_combout  = ( IR[26] & ( \A[23]~DUPLICATE_q  & ( !B[23] $ (IR[27]) ) ) ) # ( !IR[26] & ( \A[23]~DUPLICATE_q  & ( IR[27] ) ) ) # ( IR[26] & ( !\A[23]~DUPLICATE_q  & ( (B[23] & !IR[27]) ) ) ) # ( !IR[26] & ( !\A[23]~DUPLICATE_q  & ( (B[23] & 
// IR[27]) ) ) )

	.dataa(!B[23]),
	.datab(!IR[27]),
	.datac(gnd),
	.datad(gnd),
	.datae(!IR[26]),
	.dataf(!\A[23]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~5 .extended_lut = "off";
defparam \Selector40~5 .lut_mask = 64'h1111444433339999;
defparam \Selector40~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N12
cyclonev_lcell_comb \Selector40~6 (
// Equation(s):
// \Selector40~6_combout  = ( \Add2~5_sumout  & ( (!\Selector32~3_combout ) # ((\Selector40~5_combout  & \Selector32~0_combout )) ) ) # ( !\Add2~5_sumout  & ( (\Selector40~5_combout  & \Selector32~0_combout ) ) )

	.dataa(!\Selector40~5_combout ),
	.datab(!\Selector32~3_combout ),
	.datac(!\Selector32~0_combout ),
	.datad(gnd),
	.datae(!\Add2~5_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~6 .extended_lut = "off";
defparam \Selector40~6 .lut_mask = 64'h0505CDCD0505CDCD;
defparam \Selector40~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y15_N26
dffeas \regs[5][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[23]~8_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][23] .is_wysiwyg = "true";
defparam \regs[5][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N10
dffeas \regs[9][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[23]~8_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][23] .is_wysiwyg = "true";
defparam \regs[9][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y17_N16
dffeas \regs[1][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[23]~8_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][23] .is_wysiwyg = "true";
defparam \regs[1][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y15_N31
dffeas \regs[13][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[23]~8_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][23] .is_wysiwyg = "true";
defparam \regs[13][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N30
cyclonev_lcell_comb \Mux8~1 (
// Equation(s):
// \Mux8~1_combout  = ( \regs[13][23]~q  & ( \Selector69~4_combout  & ( (\regs[9][23]~q ) # (\Selector70~4_combout ) ) ) ) # ( !\regs[13][23]~q  & ( \Selector69~4_combout  & ( (!\Selector70~4_combout  & \regs[9][23]~q ) ) ) ) # ( \regs[13][23]~q  & ( 
// !\Selector69~4_combout  & ( (!\Selector70~4_combout  & ((\regs[1][23]~q ))) # (\Selector70~4_combout  & (\regs[5][23]~q )) ) ) ) # ( !\regs[13][23]~q  & ( !\Selector69~4_combout  & ( (!\Selector70~4_combout  & ((\regs[1][23]~q ))) # (\Selector70~4_combout 
//  & (\regs[5][23]~q )) ) ) )

	.dataa(!\regs[5][23]~q ),
	.datab(!\Selector70~4_combout ),
	.datac(!\regs[9][23]~q ),
	.datad(!\regs[1][23]~q ),
	.datae(!\regs[13][23]~q ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~1 .extended_lut = "off";
defparam \Mux8~1 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y14_N20
dffeas \regs[2][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[23]~8_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][23] .is_wysiwyg = "true";
defparam \regs[2][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y14_N31
dffeas \regs[10][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[23]~8_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][23] .is_wysiwyg = "true";
defparam \regs[10][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N18
cyclonev_lcell_comb \regs[6][23]~feeder (
// Equation(s):
// \regs[6][23]~feeder_combout  = ( \memin[23]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[23]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][23]~feeder .extended_lut = "off";
defparam \regs[6][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N20
dffeas \regs[6][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][23] .is_wysiwyg = "true";
defparam \regs[6][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N34
dffeas \regs[14][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[23]~8_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][23] .is_wysiwyg = "true";
defparam \regs[14][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N33
cyclonev_lcell_comb \Mux8~2 (
// Equation(s):
// \Mux8~2_combout  = ( \regs[14][23]~q  & ( \Selector70~4_combout  & ( (\regs[6][23]~q ) # (\Selector69~4_combout ) ) ) ) # ( !\regs[14][23]~q  & ( \Selector70~4_combout  & ( (!\Selector69~4_combout  & \regs[6][23]~q ) ) ) ) # ( \regs[14][23]~q  & ( 
// !\Selector70~4_combout  & ( (!\Selector69~4_combout  & (\regs[2][23]~q )) # (\Selector69~4_combout  & ((\regs[10][23]~q ))) ) ) ) # ( !\regs[14][23]~q  & ( !\Selector70~4_combout  & ( (!\Selector69~4_combout  & (\regs[2][23]~q )) # (\Selector69~4_combout  
// & ((\regs[10][23]~q ))) ) ) )

	.dataa(!\regs[2][23]~q ),
	.datab(!\Selector69~4_combout ),
	.datac(!\regs[10][23]~q ),
	.datad(!\regs[6][23]~q ),
	.datae(!\regs[14][23]~q ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~2 .extended_lut = "off";
defparam \Mux8~2 .lut_mask = 64'h4747474700CC33FF;
defparam \Mux8~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N6
cyclonev_lcell_comb \regs[11][23]~feeder (
// Equation(s):
// \regs[11][23]~feeder_combout  = ( \memin[23]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[23]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[11][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[11][23]~feeder .extended_lut = "off";
defparam \regs[11][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[11][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y15_N7
dffeas \regs[11][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[11][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][23] .is_wysiwyg = "true";
defparam \regs[11][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y15_N44
dffeas \regs[3][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[23]~8_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][23] .is_wysiwyg = "true";
defparam \regs[3][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y15_N52
dffeas \regs[15][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[23]~8_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][23] .is_wysiwyg = "true";
defparam \regs[15][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y15_N49
dffeas \regs[7][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[23]~8_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][23] .is_wysiwyg = "true";
defparam \regs[7][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y15_N48
cyclonev_lcell_comb \Mux8~3 (
// Equation(s):
// \Mux8~3_combout  = ( \regs[7][23]~q  & ( \Selector69~4_combout  & ( (!\Selector70~4_combout  & (\regs[11][23]~q )) # (\Selector70~4_combout  & ((\regs[15][23]~q ))) ) ) ) # ( !\regs[7][23]~q  & ( \Selector69~4_combout  & ( (!\Selector70~4_combout  & 
// (\regs[11][23]~q )) # (\Selector70~4_combout  & ((\regs[15][23]~q ))) ) ) ) # ( \regs[7][23]~q  & ( !\Selector69~4_combout  & ( (\Selector70~4_combout ) # (\regs[3][23]~q ) ) ) ) # ( !\regs[7][23]~q  & ( !\Selector69~4_combout  & ( (\regs[3][23]~q  & 
// !\Selector70~4_combout ) ) ) )

	.dataa(!\regs[11][23]~q ),
	.datab(!\regs[3][23]~q ),
	.datac(!\Selector70~4_combout ),
	.datad(!\regs[15][23]~q ),
	.datae(!\regs[7][23]~q ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~3 .extended_lut = "off";
defparam \Mux8~3 .lut_mask = 64'h30303F3F505F505F;
defparam \Mux8~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y16_N10
dffeas \regs[0][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[23]~8_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][23] .is_wysiwyg = "true";
defparam \regs[0][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N8
dffeas \regs[4][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[23]~8_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][23] .is_wysiwyg = "true";
defparam \regs[4][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N43
dffeas \regs[8][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[23]~8_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][23] .is_wysiwyg = "true";
defparam \regs[8][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y15_N2
dffeas \regs[12][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[23]~8_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][23] .is_wysiwyg = "true";
defparam \regs[12][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N0
cyclonev_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = ( \regs[12][23]~q  & ( \Selector69~4_combout  & ( (\regs[8][23]~q ) # (\Selector70~4_combout ) ) ) ) # ( !\regs[12][23]~q  & ( \Selector69~4_combout  & ( (!\Selector70~4_combout  & \regs[8][23]~q ) ) ) ) # ( \regs[12][23]~q  & ( 
// !\Selector69~4_combout  & ( (!\Selector70~4_combout  & (\regs[0][23]~q )) # (\Selector70~4_combout  & ((\regs[4][23]~q ))) ) ) ) # ( !\regs[12][23]~q  & ( !\Selector69~4_combout  & ( (!\Selector70~4_combout  & (\regs[0][23]~q )) # (\Selector70~4_combout  
// & ((\regs[4][23]~q ))) ) ) )

	.dataa(!\regs[0][23]~q ),
	.datab(!\regs[4][23]~q ),
	.datac(!\Selector70~4_combout ),
	.datad(!\regs[8][23]~q ),
	.datae(!\regs[12][23]~q ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~0 .extended_lut = "off";
defparam \Mux8~0 .lut_mask = 64'h5353535300F00FFF;
defparam \Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y15_N24
cyclonev_lcell_comb \memin[23]~169 (
// Equation(s):
// \memin[23]~169_combout  = ( !\Selector71~4_combout  & ( (\WideOr23~0_combout  & ((!\Selector72~4_combout  & (((\Mux8~0_combout )))) # (\Selector72~4_combout  & (\Mux8~1_combout )))) ) ) # ( \Selector71~4_combout  & ( ((\WideOr23~0_combout  & 
// ((!\Selector72~4_combout  & (\Mux8~2_combout )) # (\Selector72~4_combout  & ((\Mux8~3_combout )))))) ) )

	.dataa(!\Mux8~1_combout ),
	.datab(!\Selector72~4_combout ),
	.datac(!\Mux8~2_combout ),
	.datad(!\WideOr23~0_combout ),
	.datae(!\Selector71~4_combout ),
	.dataf(!\Mux8~3_combout ),
	.datag(!\Mux8~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[23]~169_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[23]~169 .extended_lut = "on";
defparam \memin[23]~169 .lut_mask = 64'h001D000C001D003F;
defparam \memin[23]~169 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y15_N36
cyclonev_lcell_comb \PC~37 (
// Equation(s):
// \PC~37_combout  = ( \Selector40~6_combout  & ( !\memin[23]~169_combout  & ( (\memin[23]~7_combout  & !\WideOr19~0_combout ) ) ) ) # ( !\Selector40~6_combout  & ( !\memin[23]~169_combout  & ( \memin[23]~7_combout  ) ) )

	.dataa(gnd),
	.datab(!\memin[23]~7_combout ),
	.datac(!\WideOr19~0_combout ),
	.datad(gnd),
	.datae(!\Selector40~6_combout ),
	.dataf(!\memin[23]~169_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~37 .extended_lut = "off";
defparam \PC~37 .lut_mask = 64'h3333303000000000;
defparam \PC~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N0
cyclonev_lcell_comb \PC~13 (
// Equation(s):
// \PC~13_combout  = ( \memin[23]~5_combout  & ( \PC~37_combout  & ( (\Add0~57_sumout ) # (\LdPC~1_combout ) ) ) ) # ( !\memin[23]~5_combout  & ( \PC~37_combout  & ( (!\LdPC~1_combout  & (((\Add0~57_sumout )))) # (\LdPC~1_combout  & (\WideOr19~0_combout  & 
// (\Selector40~4_combout ))) ) ) ) # ( \memin[23]~5_combout  & ( !\PC~37_combout  & ( (\Add0~57_sumout ) # (\LdPC~1_combout ) ) ) ) # ( !\memin[23]~5_combout  & ( !\PC~37_combout  & ( (\Add0~57_sumout ) # (\LdPC~1_combout ) ) ) )

	.dataa(!\WideOr19~0_combout ),
	.datab(!\LdPC~1_combout ),
	.datac(!\Selector40~4_combout ),
	.datad(!\Add0~57_sumout ),
	.datae(!\memin[23]~5_combout ),
	.dataf(!\PC~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~13 .extended_lut = "off";
defparam \PC~13 .lut_mask = 64'h33FF33FF01CD33FF;
defparam \PC~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y17_N2
dffeas \PC[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~13_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[23]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[23] .is_wysiwyg = "true";
defparam \PC[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N39
cyclonev_lcell_comb \memin[23]~7 (
// Equation(s):
// \memin[23]~7_combout  = ( \DrPC~0_combout  & ( (!\memin[17]~6_combout  & !PC[23]) ) ) # ( !\DrPC~0_combout  & ( !\memin[17]~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memin[17]~6_combout ),
	.datad(!PC[23]),
	.datae(gnd),
	.dataf(!\DrPC~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[23]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[23]~7 .extended_lut = "off";
defparam \memin[23]~7 .lut_mask = 64'hF0F0F0F0F000F000;
defparam \memin[23]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y15_N42
cyclonev_lcell_comb \memin[23]~8 (
// Equation(s):
// \memin[23]~8_combout  = ( \Selector40~4_combout  & ( \memin[23]~5_combout  ) ) # ( !\Selector40~4_combout  & ( \memin[23]~5_combout  ) ) # ( \Selector40~4_combout  & ( !\memin[23]~5_combout  & ( ((!\memin[23]~7_combout ) # (\memin[23]~169_combout )) # 
// (\WideOr19~0_combout ) ) ) ) # ( !\Selector40~4_combout  & ( !\memin[23]~5_combout  & ( (!\memin[23]~7_combout ) # (((\WideOr19~0_combout  & \Selector40~6_combout )) # (\memin[23]~169_combout )) ) ) )

	.dataa(!\WideOr19~0_combout ),
	.datab(!\memin[23]~7_combout ),
	.datac(!\Selector40~6_combout ),
	.datad(!\memin[23]~169_combout ),
	.datae(!\Selector40~4_combout ),
	.dataf(!\memin[23]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[23]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[23]~8 .extended_lut = "off";
defparam \memin[23]~8 .lut_mask = 64'hCDFFDDFFFFFFFFFF;
defparam \memin[23]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y19_N44
dffeas \B[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[23]~8_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[23]),
	.prn(vcc));
// synopsys translate_off
defparam \B[23] .is_wysiwyg = "true";
defparam \B[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N12
cyclonev_lcell_comb \Add2~65 (
// Equation(s):
// \Add2~65_sumout  = SUM(( \A[24]~DUPLICATE_q  ) + ( \B[24]~DUPLICATE_q  ) + ( \Add2~6  ))
// \Add2~66  = CARRY(( \A[24]~DUPLICATE_q  ) + ( \B[24]~DUPLICATE_q  ) + ( \Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[24]~DUPLICATE_q ),
	.datad(!\A[24]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~65_sumout ),
	.cout(\Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \Add2~65 .extended_lut = "off";
defparam \Add2~65 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N30
cyclonev_lcell_comb \Selector39~6 (
// Equation(s):
// \Selector39~6_combout  = ( \Add2~65_sumout  & ( (!\Selector32~3_combout ) # ((\Selector39~5_combout  & \Selector32~0_combout )) ) ) # ( !\Add2~65_sumout  & ( (\Selector39~5_combout  & \Selector32~0_combout ) ) )

	.dataa(!\Selector32~3_combout ),
	.datab(gnd),
	.datac(!\Selector39~5_combout ),
	.datad(!\Selector32~0_combout ),
	.datae(gnd),
	.dataf(!\Add2~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~6 .extended_lut = "off";
defparam \Selector39~6 .lut_mask = 64'h000F000FAAAFAAAF;
defparam \Selector39~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N33
cyclonev_lcell_comb \PC~36 (
// Equation(s):
// \PC~36_combout  = ( \memin[24]~50_combout  & ( (!\memin[24]~129_combout  & ((!\Selector39~6_combout ) # (!\WideOr19~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\memin[24]~129_combout ),
	.datac(!\Selector39~6_combout ),
	.datad(!\WideOr19~0_combout ),
	.datae(gnd),
	.dataf(!\memin[24]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~36 .extended_lut = "off";
defparam \PC~36 .lut_mask = 64'h00000000CCC0CCC0;
defparam \PC~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N59
dffeas \dmem~25 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[24]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~25 .is_wysiwyg = "true";
defparam \dmem~25 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y20_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a56 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[24]~51_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X22_Y21_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\dmem~72_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~72_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[24]~51_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N39
cyclonev_lcell_comb \dmem~57 (
// Equation(s):
// \dmem~57_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout  & ( (!\dmem~0DUPLICATE_q  & (((\dmem~25_q )))) # (\dmem~0DUPLICATE_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a56~portbdataout 
// )))) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a24~portbdataout  & ( (!\dmem~0DUPLICATE_q  & (((\dmem~25_q )))) # (\dmem~0DUPLICATE_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a56~portbdataout )))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~25_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a56~portbdataout ),
	.datad(!\dmem~0DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~57 .extended_lut = "off";
defparam \dmem~57 .lut_mask = 64'h3305330533AF33AF;
defparam \dmem~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N17
dffeas \dmem_rtl_0_bypass[77] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[24]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[77]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[77] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[77] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N39
cyclonev_lcell_comb \dmem_rtl_0_bypass[78]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[78]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[78]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[78]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[78]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[78]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N40
dffeas \dmem_rtl_0_bypass[78] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[78]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[78]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[78] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[78] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N48
cyclonev_lcell_comb \memin[24]~49 (
// Equation(s):
// \memin[24]~49_combout  = ( \memin[4]~1_combout  & ( (!\dmem~39_combout  & ((!dmem_rtl_0_bypass[78] & ((dmem_rtl_0_bypass[77]))) # (dmem_rtl_0_bypass[78] & (\dmem~57_combout )))) # (\dmem~39_combout  & (((dmem_rtl_0_bypass[77])))) ) )

	.dataa(!\dmem~57_combout ),
	.datab(!dmem_rtl_0_bypass[77]),
	.datac(!\dmem~39_combout ),
	.datad(!dmem_rtl_0_bypass[78]),
	.datae(gnd),
	.dataf(!\memin[4]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[24]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[24]~49 .extended_lut = "off";
defparam \memin[24]~49 .lut_mask = 64'h0000000033533353;
defparam \memin[24]~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y19_N45
cyclonev_lcell_comb \Selector39~0 (
// Equation(s):
// \Selector39~0_combout  = ( \ShiftRight0~15_combout  & ( (\IR[18]~DUPLICATE_q  & ((\ShiftRight0~14_combout ) # (B[2]))) ) ) # ( !\ShiftRight0~15_combout  & ( (!B[2] & (\IR[18]~DUPLICATE_q  & \ShiftRight0~14_combout )) ) )

	.dataa(!B[2]),
	.datab(gnd),
	.datac(!\IR[18]~DUPLICATE_q ),
	.datad(!\ShiftRight0~14_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~0 .extended_lut = "off";
defparam \Selector39~0 .lut_mask = 64'h000A000A050F050F;
defparam \Selector39~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y19_N37
dffeas \B[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[24]~51_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[24]),
	.prn(vcc));
// synopsys translate_off
defparam \B[24] .is_wysiwyg = "true";
defparam \B[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y17_N51
cyclonev_lcell_comb \Selector39~2 (
// Equation(s):
// \Selector39~2_combout  = ( \IR[21]~DUPLICATE_q  & ( \Selector21~0_combout  & ( (!\A[24]~DUPLICATE_q  & ((B[24]))) # (\A[24]~DUPLICATE_q  & ((!B[24]) # (\Selector44~2_combout ))) ) ) ) # ( !\IR[21]~DUPLICATE_q  & ( \Selector21~0_combout  & ( 
// (!\IR[18]~DUPLICATE_q  & (!\A[24]~DUPLICATE_q  $ (((B[24]))))) # (\IR[18]~DUPLICATE_q  & ((!\A[24]~DUPLICATE_q  $ (B[24])) # (\Selector44~2_combout ))) ) ) ) # ( \IR[21]~DUPLICATE_q  & ( !\Selector21~0_combout  & ( (\Selector44~2_combout  & 
// ((!\A[24]~DUPLICATE_q  & (!\IR[18]~DUPLICATE_q  & B[24])) # (\A[24]~DUPLICATE_q  & ((!\IR[18]~DUPLICATE_q ) # (B[24]))))) ) ) ) # ( !\IR[21]~DUPLICATE_q  & ( !\Selector21~0_combout  & ( (\Selector44~2_combout  & ((!\A[24]~DUPLICATE_q  & ((!B[24]) # 
// (\IR[18]~DUPLICATE_q ))) # (\A[24]~DUPLICATE_q  & (\IR[18]~DUPLICATE_q  & !B[24])))) ) ) )

	.dataa(!\A[24]~DUPLICATE_q ),
	.datab(!\IR[18]~DUPLICATE_q ),
	.datac(!\Selector44~2_combout ),
	.datad(!B[24]),
	.datae(!\IR[21]~DUPLICATE_q ),
	.dataf(!\Selector21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~2 .extended_lut = "off";
defparam \Selector39~2 .lut_mask = 64'h0B02040DAB5755AF;
defparam \Selector39~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N39
cyclonev_lcell_comb \ShiftLeft0~60 (
// Equation(s):
// \ShiftLeft0~60_combout  = ( \ShiftLeft0~28_combout  & ( \ShiftLeft0~29_combout  & ( (!\B[2]~DUPLICATE_q  & (((B[3]) # (\ShiftLeft0~39_combout )))) # (\B[2]~DUPLICATE_q  & (((!B[3])) # (\ShiftLeft0~30_combout ))) ) ) ) # ( !\ShiftLeft0~28_combout  & ( 
// \ShiftLeft0~29_combout  & ( (!\B[2]~DUPLICATE_q  & (((B[3]) # (\ShiftLeft0~39_combout )))) # (\B[2]~DUPLICATE_q  & (\ShiftLeft0~30_combout  & ((B[3])))) ) ) ) # ( \ShiftLeft0~28_combout  & ( !\ShiftLeft0~29_combout  & ( (!\B[2]~DUPLICATE_q  & 
// (((\ShiftLeft0~39_combout  & !B[3])))) # (\B[2]~DUPLICATE_q  & (((!B[3])) # (\ShiftLeft0~30_combout ))) ) ) ) # ( !\ShiftLeft0~28_combout  & ( !\ShiftLeft0~29_combout  & ( (!\B[2]~DUPLICATE_q  & (((\ShiftLeft0~39_combout  & !B[3])))) # (\B[2]~DUPLICATE_q  
// & (\ShiftLeft0~30_combout  & ((B[3])))) ) ) )

	.dataa(!\B[2]~DUPLICATE_q ),
	.datab(!\ShiftLeft0~30_combout ),
	.datac(!\ShiftLeft0~39_combout ),
	.datad(!B[3]),
	.datae(!\ShiftLeft0~28_combout ),
	.dataf(!\ShiftLeft0~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~60 .extended_lut = "off";
defparam \ShiftLeft0~60 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \ShiftLeft0~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N0
cyclonev_lcell_comb \Selector39~1 (
// Equation(s):
// \Selector39~1_combout  = ( !\ShiftRight0~6_combout  & ( \ShiftLeft0~61_combout  & ( (!\IR[18]~DUPLICATE_q  & ((\ShiftLeft0~60_combout ) # (B[4]))) ) ) ) # ( !\ShiftRight0~6_combout  & ( !\ShiftLeft0~61_combout  & ( (!\IR[18]~DUPLICATE_q  & (!B[4] & 
// \ShiftLeft0~60_combout )) ) ) )

	.dataa(gnd),
	.datab(!\IR[18]~DUPLICATE_q ),
	.datac(!B[4]),
	.datad(!\ShiftLeft0~60_combout ),
	.datae(!\ShiftRight0~6_combout ),
	.dataf(!\ShiftLeft0~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~1 .extended_lut = "off";
defparam \Selector39~1 .lut_mask = 64'h00C000000CCC0000;
defparam \Selector39~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N54
cyclonev_lcell_comb \Selector39~3 (
// Equation(s):
// \Selector39~3_combout  = ( \Selector39~1_combout  & ( \ShiftRight0~17_combout  & ( (!\Selector39~2_combout  & !\Selector63~3_combout ) ) ) ) # ( !\Selector39~1_combout  & ( \ShiftRight0~17_combout  & ( (!\Selector39~2_combout  & ((!\Selector39~0_combout ) 
// # (!\Selector63~3_combout ))) ) ) ) # ( \Selector39~1_combout  & ( !\ShiftRight0~17_combout  & ( (!\Selector39~2_combout  & !\Selector63~3_combout ) ) ) ) # ( !\Selector39~1_combout  & ( !\ShiftRight0~17_combout  & ( (!\Selector39~2_combout  & 
// ((!\Selector32~1_combout ) # (!\Selector63~3_combout ))) ) ) )

	.dataa(!\Selector39~0_combout ),
	.datab(!\Selector32~1_combout ),
	.datac(!\Selector39~2_combout ),
	.datad(!\Selector63~3_combout ),
	.datae(!\Selector39~1_combout ),
	.dataf(!\ShiftRight0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~3 .extended_lut = "off";
defparam \Selector39~3 .lut_mask = 64'hF0C0F000F0A0F000;
defparam \Selector39~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N57
cyclonev_lcell_comb \Selector39~4 (
// Equation(s):
// \Selector39~4_combout  = ( \Add1~65_sumout  & ( \Selector39~3_combout  & ( (\Selector44~1_combout  & (\Selector56~0_combout  & ((!\IR[21]~DUPLICATE_q ) # (\Add2~65_sumout )))) ) ) ) # ( !\Add1~65_sumout  & ( \Selector39~3_combout  & ( (\IR[21]~DUPLICATE_q 
//  & (\Selector44~1_combout  & (\Add2~65_sumout  & \Selector56~0_combout ))) ) ) ) # ( \Add1~65_sumout  & ( !\Selector39~3_combout  & ( \Selector56~0_combout  ) ) ) # ( !\Add1~65_sumout  & ( !\Selector39~3_combout  & ( \Selector56~0_combout  ) ) )

	.dataa(!\IR[21]~DUPLICATE_q ),
	.datab(!\Selector44~1_combout ),
	.datac(!\Add2~65_sumout ),
	.datad(!\Selector56~0_combout ),
	.datae(!\Add1~65_sumout ),
	.dataf(!\Selector39~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~4 .extended_lut = "off";
defparam \Selector39~4 .lut_mask = 64'h00FF00FF00010023;
defparam \Selector39~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N42
cyclonev_lcell_comb \PC~28 (
// Equation(s):
// \PC~28_combout  = ( \Add0~117_sumout  & ( \Selector39~4_combout  & ( (!\PC~36_combout ) # ((!\LdPC~1_combout ) # ((\WideOr19~0_combout ) # (\memin[24]~49_combout ))) ) ) ) # ( !\Add0~117_sumout  & ( \Selector39~4_combout  & ( (\LdPC~1_combout  & 
// ((!\PC~36_combout ) # ((\WideOr19~0_combout ) # (\memin[24]~49_combout )))) ) ) ) # ( \Add0~117_sumout  & ( !\Selector39~4_combout  & ( (!\PC~36_combout ) # ((!\LdPC~1_combout ) # (\memin[24]~49_combout )) ) ) ) # ( !\Add0~117_sumout  & ( 
// !\Selector39~4_combout  & ( (\LdPC~1_combout  & ((!\PC~36_combout ) # (\memin[24]~49_combout ))) ) ) )

	.dataa(!\PC~36_combout ),
	.datab(!\LdPC~1_combout ),
	.datac(!\memin[24]~49_combout ),
	.datad(!\WideOr19~0_combout ),
	.datae(!\Add0~117_sumout ),
	.dataf(!\Selector39~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~28 .extended_lut = "off";
defparam \PC~28 .lut_mask = 64'h2323EFEF2333EFFF;
defparam \PC~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N44
dffeas \PC[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~28_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[24]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[24] .is_wysiwyg = "true";
defparam \PC[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N51
cyclonev_lcell_comb \memin[24]~50 (
// Equation(s):
// \memin[24]~50_combout  = ( PC[24] & ( (!\memin[17]~6_combout  & !\DrPC~0_combout ) ) ) # ( !PC[24] & ( !\memin[17]~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memin[17]~6_combout ),
	.datad(!\DrPC~0_combout ),
	.datae(gnd),
	.dataf(!PC[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[24]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[24]~50 .extended_lut = "off";
defparam \memin[24]~50 .lut_mask = 64'hF0F0F0F0F000F000;
defparam \memin[24]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N15
cyclonev_lcell_comb \memin[24]~51 (
// Equation(s):
// \memin[24]~51_combout  = ( \memin[24]~129_combout  & ( \Selector39~4_combout  ) ) # ( !\memin[24]~129_combout  & ( \Selector39~4_combout  & ( (!\memin[24]~50_combout ) # ((\memin[24]~49_combout ) # (\WideOr19~0_combout )) ) ) ) # ( \memin[24]~129_combout  
// & ( !\Selector39~4_combout  ) ) # ( !\memin[24]~129_combout  & ( !\Selector39~4_combout  & ( (!\memin[24]~50_combout ) # (((\WideOr19~0_combout  & \Selector39~6_combout )) # (\memin[24]~49_combout )) ) ) )

	.dataa(!\memin[24]~50_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\Selector39~6_combout ),
	.datad(!\memin[24]~49_combout ),
	.datae(!\memin[24]~129_combout ),
	.dataf(!\Selector39~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[24]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[24]~51 .extended_lut = "off";
defparam \memin[24]~51 .lut_mask = 64'hABFFFFFFBBFFFFFF;
defparam \memin[24]~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y19_N38
dffeas \B[24]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[24]~51_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[24]~DUPLICATE .is_wysiwyg = "true";
defparam \B[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N21
cyclonev_lcell_comb \Selector38~6 (
// Equation(s):
// \Selector38~6_combout  = ( \Add2~61_sumout  & ( (!\Selector32~3_combout ) # ((\Selector32~0_combout  & \Selector38~5_combout )) ) ) # ( !\Add2~61_sumout  & ( (\Selector32~0_combout  & \Selector38~5_combout ) ) )

	.dataa(!\Selector32~0_combout ),
	.datab(gnd),
	.datac(!\Selector38~5_combout ),
	.datad(!\Selector32~3_combout ),
	.datae(gnd),
	.dataf(!\Add2~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~6 .extended_lut = "off";
defparam \Selector38~6 .lut_mask = 64'h05050505FF05FF05;
defparam \Selector38~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N42
cyclonev_lcell_comb \PC~35 (
// Equation(s):
// \PC~35_combout  = ( \Selector38~6_combout  & ( (!\WideOr19~0_combout  & (!\memin[25]~133_combout  & \memin[25]~47_combout )) ) ) # ( !\Selector38~6_combout  & ( (!\memin[25]~133_combout  & \memin[25]~47_combout ) ) )

	.dataa(gnd),
	.datab(!\WideOr19~0_combout ),
	.datac(!\memin[25]~133_combout ),
	.datad(!\memin[25]~47_combout ),
	.datae(gnd),
	.dataf(!\Selector38~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~35 .extended_lut = "off";
defparam \PC~35 .lut_mask = 64'h00F000F000C000C0;
defparam \PC~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N39
cyclonev_lcell_comb \Selector38~0 (
// Equation(s):
// \Selector38~0_combout  = ( B[25] & ( A[25] & ( (!IR[21] & ((\Selector21~0_combout ))) # (IR[21] & (\Selector44~2_combout )) ) ) ) # ( !B[25] & ( A[25] & ( (!IR[21] & (\IR[18]~DUPLICATE_q  & (\Selector44~2_combout ))) # (IR[21] & (((!\IR[18]~DUPLICATE_q  & 
// \Selector44~2_combout )) # (\Selector21~0_combout ))) ) ) ) # ( B[25] & ( !A[25] & ( (!IR[21] & (\IR[18]~DUPLICATE_q  & (\Selector44~2_combout ))) # (IR[21] & (((!\IR[18]~DUPLICATE_q  & \Selector44~2_combout )) # (\Selector21~0_combout ))) ) ) ) # ( 
// !B[25] & ( !A[25] & ( (!IR[21] & ((\Selector21~0_combout ) # (\Selector44~2_combout ))) ) ) )

	.dataa(!\IR[18]~DUPLICATE_q ),
	.datab(!\Selector44~2_combout ),
	.datac(!\Selector21~0_combout ),
	.datad(!IR[21]),
	.datae(!B[25]),
	.dataf(!A[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~0 .extended_lut = "off";
defparam \Selector38~0 .lut_mask = 64'h3F00112F112F0F33;
defparam \Selector38~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y19_N30
cyclonev_lcell_comb \Selector38~1 (
// Equation(s):
// \Selector38~1_combout  = ( \ShiftRight0~26_combout  & ( (\IR[18]~DUPLICATE_q  & ((\ShiftRight0~25_combout ) # (\B[2]~DUPLICATE_q ))) ) ) # ( !\ShiftRight0~26_combout  & ( (!\B[2]~DUPLICATE_q  & (\ShiftRight0~25_combout  & \IR[18]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\B[2]~DUPLICATE_q ),
	.datac(!\ShiftRight0~25_combout ),
	.datad(!\IR[18]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ShiftRight0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~1 .extended_lut = "off";
defparam \Selector38~1 .lut_mask = 64'h000C000C003F003F;
defparam \Selector38~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N24
cyclonev_lcell_comb \ShiftLeft0~59 (
// Equation(s):
// \ShiftLeft0~59_combout  = ( \ShiftLeft0~24_combout  & ( (!B[3] & ((!B[2]) # ((\ShiftLeft0~18_combout )))) # (B[3] & (!B[2] & ((\ShiftLeft0~19_combout )))) ) ) # ( !\ShiftLeft0~24_combout  & ( (!B[3] & (B[2] & (\ShiftLeft0~18_combout ))) # (B[3] & (!B[2] & 
// ((\ShiftLeft0~19_combout )))) ) )

	.dataa(!B[3]),
	.datab(!B[2]),
	.datac(!\ShiftLeft0~18_combout ),
	.datad(!\ShiftLeft0~19_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~59 .extended_lut = "off";
defparam \ShiftLeft0~59 .lut_mask = 64'h024602468ACE8ACE;
defparam \ShiftLeft0~59 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N30
cyclonev_lcell_comb \ShiftLeft0~58 (
// Equation(s):
// \ShiftLeft0~58_combout  = ( \ShiftLeft0~22_combout  & ( \ShiftLeft0~23_combout  & ( ((!B[2] & (\ShiftLeft0~35_combout )) # (B[2] & ((\ShiftLeft0~21_combout )))) # (B[3]) ) ) ) # ( !\ShiftLeft0~22_combout  & ( \ShiftLeft0~23_combout  & ( (!B[2] & 
// (\ShiftLeft0~35_combout  & (!B[3]))) # (B[2] & (((\ShiftLeft0~21_combout ) # (B[3])))) ) ) ) # ( \ShiftLeft0~22_combout  & ( !\ShiftLeft0~23_combout  & ( (!B[2] & (((B[3])) # (\ShiftLeft0~35_combout ))) # (B[2] & (((!B[3] & \ShiftLeft0~21_combout )))) ) ) 
// ) # ( !\ShiftLeft0~22_combout  & ( !\ShiftLeft0~23_combout  & ( (!B[3] & ((!B[2] & (\ShiftLeft0~35_combout )) # (B[2] & ((\ShiftLeft0~21_combout ))))) ) ) )

	.dataa(!\ShiftLeft0~35_combout ),
	.datab(!B[2]),
	.datac(!B[3]),
	.datad(!\ShiftLeft0~21_combout ),
	.datae(!\ShiftLeft0~22_combout ),
	.dataf(!\ShiftLeft0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~58 .extended_lut = "off";
defparam \ShiftLeft0~58 .lut_mask = 64'h40704C7C43734F7F;
defparam \ShiftLeft0~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N42
cyclonev_lcell_comb \Selector38~2 (
// Equation(s):
// \Selector38~2_combout  = ( \ShiftLeft0~58_combout  & ( (!\IR[18]~DUPLICATE_q  & (!\ShiftRight0~6_combout  & ((!B[4]) # (\ShiftLeft0~59_combout )))) ) ) # ( !\ShiftLeft0~58_combout  & ( (!\IR[18]~DUPLICATE_q  & (B[4] & (\ShiftLeft0~59_combout  & 
// !\ShiftRight0~6_combout ))) ) )

	.dataa(!\IR[18]~DUPLICATE_q ),
	.datab(!B[4]),
	.datac(!\ShiftLeft0~59_combout ),
	.datad(!\ShiftRight0~6_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~2 .extended_lut = "off";
defparam \Selector38~2 .lut_mask = 64'h020002008A008A00;
defparam \Selector38~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N54
cyclonev_lcell_comb \Selector38~3 (
// Equation(s):
// \Selector38~3_combout  = ( \Selector32~1_combout  & ( \Selector38~2_combout  & ( (!\Selector63~3_combout  & !\Selector38~0_combout ) ) ) ) # ( !\Selector32~1_combout  & ( \Selector38~2_combout  & ( (!\Selector63~3_combout  & !\Selector38~0_combout ) ) ) ) 
// # ( \Selector32~1_combout  & ( !\Selector38~2_combout  & ( (!\Selector38~0_combout  & ((!\Selector63~3_combout ) # ((\ShiftRight0~17_combout  & !\Selector38~1_combout )))) ) ) ) # ( !\Selector32~1_combout  & ( !\Selector38~2_combout  & ( 
// (!\Selector38~0_combout  & ((!\ShiftRight0~17_combout ) # ((!\Selector63~3_combout ) # (!\Selector38~1_combout )))) ) ) )

	.dataa(!\ShiftRight0~17_combout ),
	.datab(!\Selector63~3_combout ),
	.datac(!\Selector38~0_combout ),
	.datad(!\Selector38~1_combout ),
	.datae(!\Selector32~1_combout ),
	.dataf(!\Selector38~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~3 .extended_lut = "off";
defparam \Selector38~3 .lut_mask = 64'hF0E0D0C0C0C0C0C0;
defparam \Selector38~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N24
cyclonev_lcell_comb \Selector38~4 (
// Equation(s):
// \Selector38~4_combout  = ( \Selector38~3_combout  & ( \Add1~61_sumout  & ( (\Selector56~0_combout  & (\Selector44~1_combout  & ((!\IR[21]~DUPLICATE_q ) # (\Add2~61_sumout )))) ) ) ) # ( !\Selector38~3_combout  & ( \Add1~61_sumout  & ( 
// \Selector56~0_combout  ) ) ) # ( \Selector38~3_combout  & ( !\Add1~61_sumout  & ( (\Selector56~0_combout  & (\IR[21]~DUPLICATE_q  & (\Add2~61_sumout  & \Selector44~1_combout ))) ) ) ) # ( !\Selector38~3_combout  & ( !\Add1~61_sumout  & ( 
// \Selector56~0_combout  ) ) )

	.dataa(!\Selector56~0_combout ),
	.datab(!\IR[21]~DUPLICATE_q ),
	.datac(!\Add2~61_sumout ),
	.datad(!\Selector44~1_combout ),
	.datae(!\Selector38~3_combout ),
	.dataf(!\Add1~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~4 .extended_lut = "off";
defparam \Selector38~4 .lut_mask = 64'h5555000155550045;
defparam \Selector38~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N27
cyclonev_lcell_comb \dmem_rtl_0_bypass[80]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[80]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[80]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[80]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[80]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[80]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y14_N29
dffeas \dmem_rtl_0_bypass[80] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[80]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[80]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[80] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[80] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N5
dffeas \dmem_rtl_0_bypass[79] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[25]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[79]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[79] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[79] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N56
dffeas \dmem~26 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[25]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~26 .is_wysiwyg = "true";
defparam \dmem~26 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a57 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[25]~48_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X22_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\dmem~72_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~72_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[25]~48_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N48
cyclonev_lcell_comb \dmem~56 (
// Equation(s):
// \dmem~56_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a25~portbdataout  & ( (\dmem~26_q ) # (\dmem~0_q ) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a25~portbdataout  & ( (!\dmem~0_q  & (\dmem~26_q )) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout  & ( (!\dmem~0_q  & (\dmem~26_q )) # (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout  & ( (!\dmem~0_q  & \dmem~26_q ) ) ) )

	.dataa(!\dmem~0_q ),
	.datab(gnd),
	.datac(!\dmem~26_q ),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a57~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~56 .extended_lut = "off";
defparam \dmem~56 .lut_mask = 64'h0A0A0A5F5F0A5F5F;
defparam \dmem~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N24
cyclonev_lcell_comb \memin[25]~46 (
// Equation(s):
// \memin[25]~46_combout  = ( \dmem~56_combout  & ( (\memin[4]~1_combout  & (((dmem_rtl_0_bypass[80] & !\dmem~39_combout )) # (dmem_rtl_0_bypass[79]))) ) ) # ( !\dmem~56_combout  & ( (\memin[4]~1_combout  & (dmem_rtl_0_bypass[79] & ((!dmem_rtl_0_bypass[80]) 
// # (\dmem~39_combout )))) ) )

	.dataa(!dmem_rtl_0_bypass[80]),
	.datab(!\memin[4]~1_combout ),
	.datac(!dmem_rtl_0_bypass[79]),
	.datad(!\dmem~39_combout ),
	.datae(gnd),
	.dataf(!\dmem~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[25]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[25]~46 .extended_lut = "off";
defparam \memin[25]~46 .lut_mask = 64'h0203020313031303;
defparam \memin[25]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N12
cyclonev_lcell_comb \PC~27 (
// Equation(s):
// \PC~27_combout  = ( \Selector38~4_combout  & ( \memin[25]~46_combout  & ( (\Add0~113_sumout ) # (\LdPC~1_combout ) ) ) ) # ( !\Selector38~4_combout  & ( \memin[25]~46_combout  & ( (\Add0~113_sumout ) # (\LdPC~1_combout ) ) ) ) # ( \Selector38~4_combout  & 
// ( !\memin[25]~46_combout  & ( (!\LdPC~1_combout  & (((\Add0~113_sumout )))) # (\LdPC~1_combout  & ((!\PC~35_combout ) # ((\WideOr19~0_combout )))) ) ) ) # ( !\Selector38~4_combout  & ( !\memin[25]~46_combout  & ( (!\LdPC~1_combout  & ((\Add0~113_sumout 
// ))) # (\LdPC~1_combout  & (!\PC~35_combout )) ) ) )

	.dataa(!\LdPC~1_combout ),
	.datab(!\PC~35_combout ),
	.datac(!\Add0~113_sumout ),
	.datad(!\WideOr19~0_combout ),
	.datae(!\Selector38~4_combout ),
	.dataf(!\memin[25]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~27 .extended_lut = "off";
defparam \PC~27 .lut_mask = 64'h4E4E4E5F5F5F5F5F;
defparam \PC~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y14_N13
dffeas \PC[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~27_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[25]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[25] .is_wysiwyg = "true";
defparam \PC[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N51
cyclonev_lcell_comb \memin[25]~47 (
// Equation(s):
// \memin[25]~47_combout  = ( !\memin[17]~6_combout  & ( (!\DrPC~0_combout ) # (!PC[25]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DrPC~0_combout ),
	.datad(!PC[25]),
	.datae(gnd),
	.dataf(!\memin[17]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[25]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[25]~47 .extended_lut = "off";
defparam \memin[25]~47 .lut_mask = 64'hFFF0FFF000000000;
defparam \memin[25]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N3
cyclonev_lcell_comb \memin[25]~48 (
// Equation(s):
// \memin[25]~48_combout  = ( \Selector38~4_combout  & ( \Selector38~6_combout  & ( (((!\memin[25]~47_combout ) # (\memin[25]~46_combout )) # (\WideOr19~0_combout )) # (\memin[25]~133_combout ) ) ) ) # ( !\Selector38~4_combout  & ( \Selector38~6_combout  & ( 
// (((!\memin[25]~47_combout ) # (\memin[25]~46_combout )) # (\WideOr19~0_combout )) # (\memin[25]~133_combout ) ) ) ) # ( \Selector38~4_combout  & ( !\Selector38~6_combout  & ( (((!\memin[25]~47_combout ) # (\memin[25]~46_combout )) # (\WideOr19~0_combout 
// )) # (\memin[25]~133_combout ) ) ) ) # ( !\Selector38~4_combout  & ( !\Selector38~6_combout  & ( ((!\memin[25]~47_combout ) # (\memin[25]~46_combout )) # (\memin[25]~133_combout ) ) ) )

	.dataa(!\memin[25]~133_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\memin[25]~47_combout ),
	.datad(!\memin[25]~46_combout ),
	.datae(!\Selector38~4_combout ),
	.dataf(!\Selector38~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[25]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[25]~48 .extended_lut = "off";
defparam \memin[25]~48 .lut_mask = 64'hF5FFF7FFF7FFF7FF;
defparam \memin[25]~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y17_N17
dffeas \MAR[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[25]~48_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[25]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[25] .is_wysiwyg = "true";
defparam \MAR[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y17_N30
cyclonev_lcell_comb \MAR[24]~feeder (
// Equation(s):
// \MAR[24]~feeder_combout  = ( \memin[24]~51_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[24]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MAR[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MAR[24]~feeder .extended_lut = "off";
defparam \MAR[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \MAR[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y17_N32
dffeas \MAR[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\MAR[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[24]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[24] .is_wysiwyg = "true";
defparam \MAR[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y17_N14
dffeas \MAR[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[30]~45_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[30]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[30] .is_wysiwyg = "true";
defparam \MAR[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N34
dffeas \MAR[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[31]~42_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[31]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[31] .is_wysiwyg = "true";
defparam \MAR[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y17_N12
cyclonev_lcell_comb \WideNor0~3 (
// Equation(s):
// \WideNor0~3_combout  = ( !MAR[30] & ( !MAR[31] & ( (!MAR[25] & !MAR[24]) ) ) )

	.dataa(gnd),
	.datab(!MAR[25]),
	.datac(gnd),
	.datad(!MAR[24]),
	.datae(!MAR[30]),
	.dataf(!MAR[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~3 .extended_lut = "off";
defparam \WideNor0~3 .lut_mask = 64'hCC00000000000000;
defparam \WideNor0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N6
cyclonev_lcell_comb \MemWE~0 (
// Equation(s):
// \MemWE~0_combout  = ( !state[1] & ( state[4] & ( (state[2] & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\state[0]~DUPLICATE_q  & !\state[3]~DUPLICATE_q ))) ) ) )

	.dataa(!state[2]),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\state[0]~DUPLICATE_q ),
	.datad(!\state[3]~DUPLICATE_q ),
	.datae(!state[1]),
	.dataf(!state[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemWE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemWE~0 .extended_lut = "off";
defparam \MemWE~0 .lut_mask = 64'h0000000001000000;
defparam \MemWE~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y17_N6
cyclonev_lcell_comb \MAR[28]~feeder (
// Equation(s):
// \MAR[28]~feeder_combout  = ( \memin[28]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[28]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MAR[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MAR[28]~feeder .extended_lut = "off";
defparam \MAR[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \MAR[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y17_N8
dffeas \MAR[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\MAR[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[28]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[28] .is_wysiwyg = "true";
defparam \MAR[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y17_N0
cyclonev_lcell_comb \MAR[26]~feeder (
// Equation(s):
// \MAR[26]~feeder_combout  = ( \memin[26]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[26]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MAR[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MAR[26]~feeder .extended_lut = "off";
defparam \MAR[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \MAR[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y17_N2
dffeas \MAR[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\MAR[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[26]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[26] .is_wysiwyg = "true";
defparam \MAR[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y17_N9
cyclonev_lcell_comb \MAR[27]~feeder (
// Equation(s):
// \MAR[27]~feeder_combout  = ( \memin[27]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[27]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MAR[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MAR[27]~feeder .extended_lut = "off";
defparam \MAR[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \MAR[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y17_N10
dffeas \MAR[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\MAR[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[27]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[27] .is_wysiwyg = "true";
defparam \MAR[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y17_N48
cyclonev_lcell_comb \MAR[29]~feeder (
// Equation(s):
// \MAR[29]~feeder_combout  = ( \memin[29]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[29]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MAR[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MAR[29]~feeder .extended_lut = "off";
defparam \MAR[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \MAR[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y17_N50
dffeas \MAR[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\MAR[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[29]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[29] .is_wysiwyg = "true";
defparam \MAR[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y17_N18
cyclonev_lcell_comb \WideNor0~1 (
// Equation(s):
// \WideNor0~1_combout  = ( !MAR[27] & ( !MAR[29] & ( (!MAR[28] & !MAR[26]) ) ) )

	.dataa(gnd),
	.datab(!MAR[28]),
	.datac(!MAR[26]),
	.datad(gnd),
	.datae(!MAR[27]),
	.dataf(!MAR[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~1 .extended_lut = "off";
defparam \WideNor0~1 .lut_mask = 64'hC0C0000000000000;
defparam \WideNor0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N11
dffeas \MAR[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[23]~8_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[23]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[23] .is_wysiwyg = "true";
defparam \MAR[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N26
dffeas \MAR[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[20]~17_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[20]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[20] .is_wysiwyg = "true";
defparam \MAR[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N29
dffeas \MAR[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[22]~11_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[22]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[22] .is_wysiwyg = "true";
defparam \MAR[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N32
dffeas \MAR[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[21]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[21]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[21] .is_wysiwyg = "true";
defparam \MAR[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N27
cyclonev_lcell_comb \WideNor0~0 (
// Equation(s):
// \WideNor0~0_combout  = ( !MAR[22] & ( !MAR[21] & ( (!MAR[23] & !MAR[20]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!MAR[23]),
	.datad(!MAR[20]),
	.datae(!MAR[22]),
	.dataf(!MAR[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~0 .extended_lut = "off";
defparam \WideNor0~0 .lut_mask = 64'hF000000000000000;
defparam \WideNor0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N48
cyclonev_lcell_comb MemWE(
// Equation(s):
// \MemWE~combout  = ( \WideNor0~0_combout  & ( (\WideNor0~3_combout  & (\MemWE~0_combout  & (\WideNor0~1_combout  & \WideNor0~2_combout ))) ) )

	.dataa(!\WideNor0~3_combout ),
	.datab(!\MemWE~0_combout ),
	.datac(!\WideNor0~1_combout ),
	.datad(!\WideNor0~2_combout ),
	.datae(gnd),
	.dataf(!\WideNor0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemWE~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam MemWE.extended_lut = "off";
defparam MemWE.lut_mask = 64'h0000000000010001;
defparam MemWE.shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N51
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|decode2|eq_node[1] (
// Equation(s):
// \dmem_rtl_0|auto_generated|decode2|eq_node [1] = ( \MemWE~combout  & ( \MAR[15]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MAR[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemWE~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1] .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1] .lut_mask = 64'h000000000F0F0F0F;
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a62 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[30]~45_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X51_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\dmem~72_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~72_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[30]~45_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000036022905440A92C414C2141160000000000000000";
// synopsys translate_on

// Location: LABCELL_X39_Y16_N54
cyclonev_lcell_comb \dmem~55 (
// Equation(s):
// \dmem~55_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout  & ( (\dmem~0DUPLICATE_q ) # (\dmem~31_q ) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout  & ( (!\dmem~0DUPLICATE_q  & (\dmem~31_q )) # (\dmem~0DUPLICATE_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a30~portbdataout  & ( (!\dmem~0DUPLICATE_q  & (\dmem~31_q )) # (\dmem~0DUPLICATE_q  & ((\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a30~portbdataout  & ( (\dmem~31_q  & !\dmem~0DUPLICATE_q ) ) ) )

	.dataa(!\dmem~31_q ),
	.datab(!\dmem~0DUPLICATE_q ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a62~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~55 .extended_lut = "off";
defparam \dmem~55 .lut_mask = 64'h4444474774747777;
defparam \dmem~55 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N18
cyclonev_lcell_comb \memin[30]~43 (
// Equation(s):
// \memin[30]~43_combout  = ( \memin[4]~1_combout  & ( (!\dmem~39_combout  & ((!dmem_rtl_0_bypass[90] & (dmem_rtl_0_bypass[89])) # (dmem_rtl_0_bypass[90] & ((\dmem~55_combout ))))) # (\dmem~39_combout  & (dmem_rtl_0_bypass[89])) ) )

	.dataa(!\dmem~39_combout ),
	.datab(!dmem_rtl_0_bypass[89]),
	.datac(!dmem_rtl_0_bypass[90]),
	.datad(!\dmem~55_combout ),
	.datae(gnd),
	.dataf(!\memin[4]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[30]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[30]~43 .extended_lut = "off";
defparam \memin[30]~43 .lut_mask = 64'h00000000313B313B;
defparam \memin[30]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N30
cyclonev_lcell_comb \Add1~57 (
// Equation(s):
// \Add1~57_sumout  = SUM(( !B[30] $ (A[30]) ) + ( \Add1~23  ) + ( \Add1~22  ))
// \Add1~58  = CARRY(( !B[30] $ (A[30]) ) + ( \Add1~23  ) + ( \Add1~22  ))
// \Add1~59  = SHARE((!B[30] & A[30]))

	.dataa(!B[30]),
	.datab(gnd),
	.datac(gnd),
	.datad(!A[30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(\Add1~23 ),
	.combout(),
	.sumout(\Add1~57_sumout ),
	.cout(\Add1~58 ),
	.shareout(\Add1~59 ));
// synopsys translate_off
defparam \Add1~57 .extended_lut = "off";
defparam \Add1~57 .lut_mask = 64'h000000AA0000AA55;
defparam \Add1~57 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N54
cyclonev_lcell_comb \Selector33~2 (
// Equation(s):
// \Selector33~2_combout  = ( B[30] & ( \Selector21~0_combout  & ( (!\IR[21]~DUPLICATE_q  & (((\IR[18]~DUPLICATE_q  & \Selector44~2_combout )) # (A[30]))) # (\IR[21]~DUPLICATE_q  & ((!A[30]) # ((\Selector44~2_combout )))) ) ) ) # ( !B[30] & ( 
// \Selector21~0_combout  & ( (!\IR[21]~DUPLICATE_q  & ((!A[30]) # ((\IR[18]~DUPLICATE_q  & \Selector44~2_combout )))) # (\IR[21]~DUPLICATE_q  & (A[30])) ) ) ) # ( B[30] & ( !\Selector21~0_combout  & ( (\Selector44~2_combout  & (!\IR[21]~DUPLICATE_q  $ 
// (((!\IR[18]~DUPLICATE_q ) # (A[30]))))) ) ) ) # ( !B[30] & ( !\Selector21~0_combout  & ( (\Selector44~2_combout  & (!\IR[21]~DUPLICATE_q  $ (((A[30] & !\IR[18]~DUPLICATE_q ))))) ) ) )

	.dataa(!\IR[21]~DUPLICATE_q ),
	.datab(!A[30]),
	.datac(!\IR[18]~DUPLICATE_q ),
	.datad(!\Selector44~2_combout ),
	.datae(!B[30]),
	.dataf(!\Selector21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~2 .extended_lut = "off";
defparam \Selector33~2 .lut_mask = 64'h009A0059999B667F;
defparam \Selector33~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N6
cyclonev_lcell_comb \ShiftLeft0~57 (
// Equation(s):
// \ShiftLeft0~57_combout  = ( !\B[1]~DUPLICATE_q  & ( (!B[2] & (!B[3] & !\B[0]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!B[2]),
	.datac(!B[3]),
	.datad(!\B[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\B[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~57 .extended_lut = "off";
defparam \ShiftLeft0~57 .lut_mask = 64'hC000C00000000000;
defparam \ShiftLeft0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N0
cyclonev_lcell_comb \Selector33~1 (
// Equation(s):
// \Selector33~1_combout  = ( \ShiftRight0~6_combout  & ( A[30] & ( (\IR[18]~DUPLICATE_q  & A[31]) ) ) ) # ( !\ShiftRight0~6_combout  & ( A[30] & ( (\IR[18]~DUPLICATE_q  & (((!\B[4]~DUPLICATE_q  & \ShiftLeft0~57_combout )) # (A[31]))) ) ) ) # ( 
// \ShiftRight0~6_combout  & ( !A[30] & ( (\IR[18]~DUPLICATE_q  & A[31]) ) ) ) # ( !\ShiftRight0~6_combout  & ( !A[30] & ( (\IR[18]~DUPLICATE_q  & (A[31] & ((!\ShiftLeft0~57_combout ) # (\B[4]~DUPLICATE_q )))) ) ) )

	.dataa(!\B[4]~DUPLICATE_q ),
	.datab(!\ShiftLeft0~57_combout ),
	.datac(!\IR[18]~DUPLICATE_q ),
	.datad(!A[31]),
	.datae(!\ShiftRight0~6_combout ),
	.dataf(!A[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~1 .extended_lut = "off";
defparam \Selector33~1 .lut_mask = 64'h000D000F020F000F;
defparam \Selector33~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N36
cyclonev_lcell_comb \ShiftLeft0~55 (
// Equation(s):
// \ShiftLeft0~55_combout  = ( \B[0]~DUPLICATE_q  & ( A[28] & ( (!\B[1]~DUPLICATE_q  & ((A[29]))) # (\B[1]~DUPLICATE_q  & (A[27])) ) ) ) # ( !\B[0]~DUPLICATE_q  & ( A[28] & ( (A[30]) # (\B[1]~DUPLICATE_q ) ) ) ) # ( \B[0]~DUPLICATE_q  & ( !A[28] & ( 
// (!\B[1]~DUPLICATE_q  & ((A[29]))) # (\B[1]~DUPLICATE_q  & (A[27])) ) ) ) # ( !\B[0]~DUPLICATE_q  & ( !A[28] & ( (!\B[1]~DUPLICATE_q  & A[30]) ) ) )

	.dataa(!A[27]),
	.datab(!A[29]),
	.datac(!\B[1]~DUPLICATE_q ),
	.datad(!A[30]),
	.datae(!\B[0]~DUPLICATE_q ),
	.dataf(!A[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~55 .extended_lut = "off";
defparam \ShiftLeft0~55 .lut_mask = 64'h00F035350FFF3535;
defparam \ShiftLeft0~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N18
cyclonev_lcell_comb \ShiftLeft0~56 (
// Equation(s):
// \ShiftLeft0~56_combout  = ( \ShiftLeft0~44_combout  & ( \ShiftLeft0~14_combout  & ( ((!B[3] & ((\ShiftLeft0~55_combout ))) # (B[3] & (\ShiftLeft0~13_combout ))) # (B[2]) ) ) ) # ( !\ShiftLeft0~44_combout  & ( \ShiftLeft0~14_combout  & ( (!B[3] & 
// (((\ShiftLeft0~55_combout  & !B[2])))) # (B[3] & (((B[2])) # (\ShiftLeft0~13_combout ))) ) ) ) # ( \ShiftLeft0~44_combout  & ( !\ShiftLeft0~14_combout  & ( (!B[3] & (((B[2]) # (\ShiftLeft0~55_combout )))) # (B[3] & (\ShiftLeft0~13_combout  & ((!B[2])))) ) 
// ) ) # ( !\ShiftLeft0~44_combout  & ( !\ShiftLeft0~14_combout  & ( (!B[2] & ((!B[3] & ((\ShiftLeft0~55_combout ))) # (B[3] & (\ShiftLeft0~13_combout )))) ) ) )

	.dataa(!B[3]),
	.datab(!\ShiftLeft0~13_combout ),
	.datac(!\ShiftLeft0~55_combout ),
	.datad(!B[2]),
	.datae(!\ShiftLeft0~44_combout ),
	.dataf(!\ShiftLeft0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~56 .extended_lut = "off";
defparam \ShiftLeft0~56 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \ShiftLeft0~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N18
cyclonev_lcell_comb \ShiftLeft0~54 (
// Equation(s):
// \ShiftLeft0~54_combout  = ( B[2] & ( \ShiftLeft0~10_combout  & ( (!\B[3]~DUPLICATE_q  & ((\ShiftLeft0~16_combout ))) # (\B[3]~DUPLICATE_q  & (\ShiftLeft0~11_combout )) ) ) ) # ( !B[2] & ( \ShiftLeft0~10_combout  & ( (\ShiftLeft0~15_combout ) # 
// (\B[3]~DUPLICATE_q ) ) ) ) # ( B[2] & ( !\ShiftLeft0~10_combout  & ( (!\B[3]~DUPLICATE_q  & ((\ShiftLeft0~16_combout ))) # (\B[3]~DUPLICATE_q  & (\ShiftLeft0~11_combout )) ) ) ) # ( !B[2] & ( !\ShiftLeft0~10_combout  & ( (!\B[3]~DUPLICATE_q  & 
// \ShiftLeft0~15_combout ) ) ) )

	.dataa(!\ShiftLeft0~11_combout ),
	.datab(!\ShiftLeft0~16_combout ),
	.datac(!\B[3]~DUPLICATE_q ),
	.datad(!\ShiftLeft0~15_combout ),
	.datae(!B[2]),
	.dataf(!\ShiftLeft0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~54 .extended_lut = "off";
defparam \ShiftLeft0~54 .lut_mask = 64'h00F035350FFF3535;
defparam \ShiftLeft0~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N12
cyclonev_lcell_comb \Selector33~0 (
// Equation(s):
// \Selector33~0_combout  = ( \ShiftLeft0~54_combout  & ( (!\IR[18]~DUPLICATE_q  & (!\ShiftRight0~6_combout  & ((\ShiftLeft0~56_combout ) # (\B[4]~DUPLICATE_q )))) ) ) # ( !\ShiftLeft0~54_combout  & ( (!\IR[18]~DUPLICATE_q  & (!\B[4]~DUPLICATE_q  & 
// (\ShiftLeft0~56_combout  & !\ShiftRight0~6_combout ))) ) )

	.dataa(!\IR[18]~DUPLICATE_q ),
	.datab(!\B[4]~DUPLICATE_q ),
	.datac(!\ShiftLeft0~56_combout ),
	.datad(!\ShiftRight0~6_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~0 .extended_lut = "off";
defparam \Selector33~0 .lut_mask = 64'h080008002A002A00;
defparam \Selector33~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N48
cyclonev_lcell_comb \Selector33~3 (
// Equation(s):
// \Selector33~3_combout  = ( \Selector33~1_combout  & ( \Selector33~0_combout  & ( (!\Selector63~3_combout  & !\Selector33~2_combout ) ) ) ) # ( !\Selector33~1_combout  & ( \Selector33~0_combout  & ( (!\Selector63~3_combout  & !\Selector33~2_combout ) ) ) ) 
// # ( \Selector33~1_combout  & ( !\Selector33~0_combout  & ( (!\Selector63~3_combout  & !\Selector33~2_combout ) ) ) ) # ( !\Selector33~1_combout  & ( !\Selector33~0_combout  & ( !\Selector33~2_combout  ) ) )

	.dataa(gnd),
	.datab(!\Selector63~3_combout ),
	.datac(!\Selector33~2_combout ),
	.datad(gnd),
	.datae(!\Selector33~1_combout ),
	.dataf(!\Selector33~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~3 .extended_lut = "off";
defparam \Selector33~3 .lut_mask = 64'hF0F0C0C0C0C0C0C0;
defparam \Selector33~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N30
cyclonev_lcell_comb \Add2~57 (
// Equation(s):
// \Add2~57_sumout  = SUM(( A[30] ) + ( B[30] ) + ( \Add2~22  ))
// \Add2~58  = CARRY(( A[30] ) + ( B[30] ) + ( \Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[30]),
	.datad(!A[30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~57_sumout ),
	.cout(\Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \Add2~57 .extended_lut = "off";
defparam \Add2~57 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N9
cyclonev_lcell_comb \Selector33~5 (
// Equation(s):
// \Selector33~5_combout  = ( IR[26] & ( (!IR[27] & (!A[30] $ (!B[30]))) # (IR[27] & (A[30] & B[30])) ) ) # ( !IR[26] & ( (IR[27] & ((B[30]) # (A[30]))) ) )

	.dataa(!IR[27]),
	.datab(gnd),
	.datac(!A[30]),
	.datad(!B[30]),
	.datae(gnd),
	.dataf(!IR[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~5 .extended_lut = "off";
defparam \Selector33~5 .lut_mask = 64'h055505550AA50AA5;
defparam \Selector33~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N51
cyclonev_lcell_comb \Selector33~6 (
// Equation(s):
// \Selector33~6_combout  = ( \Selector32~3_combout  & ( \Add2~57_sumout  & ( (\Selector32~0_combout  & \Selector33~5_combout ) ) ) ) # ( !\Selector32~3_combout  & ( \Add2~57_sumout  ) ) # ( \Selector32~3_combout  & ( !\Add2~57_sumout  & ( 
// (\Selector32~0_combout  & \Selector33~5_combout ) ) ) ) # ( !\Selector32~3_combout  & ( !\Add2~57_sumout  & ( (\Selector32~0_combout  & \Selector33~5_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Selector32~0_combout ),
	.datac(!\Selector33~5_combout ),
	.datad(gnd),
	.datae(!\Selector32~3_combout ),
	.dataf(!\Add2~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~6 .extended_lut = "off";
defparam \Selector33~6 .lut_mask = 64'h03030303FFFF0303;
defparam \Selector33~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N24
cyclonev_lcell_comb \memin[30]~107 (
// Equation(s):
// \memin[30]~107_combout  = ( \Add2~57_sumout  & ( \Selector33~6_combout  & ( \WideOr19~0_combout  ) ) ) # ( !\Add2~57_sumout  & ( \Selector33~6_combout  & ( \WideOr19~0_combout  ) ) ) # ( \Add2~57_sumout  & ( !\Selector33~6_combout  & ( 
// (\WideOr19~0_combout  & ((!\Selector33~3_combout ) # (\Selector44~1_combout ))) ) ) ) # ( !\Add2~57_sumout  & ( !\Selector33~6_combout  & ( (\WideOr19~0_combout  & ((!\Selector33~3_combout ) # ((\Selector44~1_combout  & !IR[21])))) ) ) )

	.dataa(!\WideOr19~0_combout ),
	.datab(!\Selector44~1_combout ),
	.datac(!IR[21]),
	.datad(!\Selector33~3_combout ),
	.datae(!\Add2~57_sumout ),
	.dataf(!\Selector33~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[30]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[30]~107 .extended_lut = "off";
defparam \memin[30]~107 .lut_mask = 64'h5510551155555555;
defparam \memin[30]~107 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N50
dffeas \regs[12][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[30]~45_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][30] .is_wysiwyg = "true";
defparam \regs[12][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y16_N1
dffeas \regs[15][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[30]~45_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][30] .is_wysiwyg = "true";
defparam \regs[15][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N24
cyclonev_lcell_comb \regs[14][30]~feeder (
// Equation(s):
// \regs[14][30]~feeder_combout  = ( \memin[30]~45_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[30]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[14][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[14][30]~feeder .extended_lut = "off";
defparam \regs[14][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[14][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y16_N25
dffeas \regs[14][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[14][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][30] .is_wysiwyg = "true";
defparam \regs[14][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y12_N44
dffeas \regs[13][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[30]~45_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][30] .is_wysiwyg = "true";
defparam \regs[13][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N42
cyclonev_lcell_comb \Mux1~3 (
// Equation(s):
// \Mux1~3_combout  = ( \regs[13][30]~q  & ( \Selector72~4_combout  & ( (!\Selector71~4_combout ) # (\regs[15][30]~q ) ) ) ) # ( !\regs[13][30]~q  & ( \Selector72~4_combout  & ( (\regs[15][30]~q  & \Selector71~4_combout ) ) ) ) # ( \regs[13][30]~q  & ( 
// !\Selector72~4_combout  & ( (!\Selector71~4_combout  & (\regs[12][30]~q )) # (\Selector71~4_combout  & ((\regs[14][30]~q ))) ) ) ) # ( !\regs[13][30]~q  & ( !\Selector72~4_combout  & ( (!\Selector71~4_combout  & (\regs[12][30]~q )) # 
// (\Selector71~4_combout  & ((\regs[14][30]~q ))) ) ) )

	.dataa(!\regs[12][30]~q ),
	.datab(!\regs[15][30]~q ),
	.datac(!\regs[14][30]~q ),
	.datad(!\Selector71~4_combout ),
	.datae(!\regs[13][30]~q ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~3 .extended_lut = "off";
defparam \Mux1~3 .lut_mask = 64'h550F550F0033FF33;
defparam \Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N6
cyclonev_lcell_comb \regs[9][30]~feeder (
// Equation(s):
// \regs[9][30]~feeder_combout  = ( \memin[30]~45_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[30]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][30]~feeder .extended_lut = "off";
defparam \regs[9][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N7
dffeas \regs[9][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][30] .is_wysiwyg = "true";
defparam \regs[9][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y14_N1
dffeas \regs[10][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[30]~45_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][30] .is_wysiwyg = "true";
defparam \regs[10][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N13
dffeas \regs[8][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[30]~45_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][30] .is_wysiwyg = "true";
defparam \regs[8][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N14
dffeas \regs[11][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[30]~45_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][30] .is_wysiwyg = "true";
defparam \regs[11][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N12
cyclonev_lcell_comb \Mux1~2 (
// Equation(s):
// \Mux1~2_combout  = ( \regs[11][30]~q  & ( \Selector71~4_combout  & ( (\Selector72~4_combout ) # (\regs[10][30]~q ) ) ) ) # ( !\regs[11][30]~q  & ( \Selector71~4_combout  & ( (\regs[10][30]~q  & !\Selector72~4_combout ) ) ) ) # ( \regs[11][30]~q  & ( 
// !\Selector71~4_combout  & ( (!\Selector72~4_combout  & ((\regs[8][30]~q ))) # (\Selector72~4_combout  & (\regs[9][30]~q )) ) ) ) # ( !\regs[11][30]~q  & ( !\Selector71~4_combout  & ( (!\Selector72~4_combout  & ((\regs[8][30]~q ))) # (\Selector72~4_combout 
//  & (\regs[9][30]~q )) ) ) )

	.dataa(!\regs[9][30]~q ),
	.datab(!\regs[10][30]~q ),
	.datac(!\Selector72~4_combout ),
	.datad(!\regs[8][30]~q ),
	.datae(!\regs[11][30]~q ),
	.dataf(!\Selector71~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~2 .extended_lut = "off";
defparam \Mux1~2 .lut_mask = 64'h05F505F530303F3F;
defparam \Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N10
dffeas \regs[5][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[30]~45_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][30] .is_wysiwyg = "true";
defparam \regs[5][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y16_N43
dffeas \regs[6][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[30]~45_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][30] .is_wysiwyg = "true";
defparam \regs[6][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y15_N11
dffeas \regs[4][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[30]~45_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][30] .is_wysiwyg = "true";
defparam \regs[4][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y15_N38
dffeas \regs[7][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[30]~45_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][30] .is_wysiwyg = "true";
defparam \regs[7][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N36
cyclonev_lcell_comb \Mux1~1 (
// Equation(s):
// \Mux1~1_combout  = ( \regs[7][30]~q  & ( \Selector71~4_combout  & ( (\regs[6][30]~q ) # (\Selector72~4_combout ) ) ) ) # ( !\regs[7][30]~q  & ( \Selector71~4_combout  & ( (!\Selector72~4_combout  & \regs[6][30]~q ) ) ) ) # ( \regs[7][30]~q  & ( 
// !\Selector71~4_combout  & ( (!\Selector72~4_combout  & ((\regs[4][30]~q ))) # (\Selector72~4_combout  & (\regs[5][30]~q )) ) ) ) # ( !\regs[7][30]~q  & ( !\Selector71~4_combout  & ( (!\Selector72~4_combout  & ((\regs[4][30]~q ))) # (\Selector72~4_combout  
// & (\regs[5][30]~q )) ) ) )

	.dataa(!\regs[5][30]~q ),
	.datab(!\Selector72~4_combout ),
	.datac(!\regs[6][30]~q ),
	.datad(!\regs[4][30]~q ),
	.datae(!\regs[7][30]~q ),
	.dataf(!\Selector71~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~1 .extended_lut = "off";
defparam \Mux1~1 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y18_N4
dffeas \regs[3][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[30]~45_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][30] .is_wysiwyg = "true";
defparam \regs[3][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y16_N52
dffeas \regs[0][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[30]~45_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][30] .is_wysiwyg = "true";
defparam \regs[0][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N54
cyclonev_lcell_comb \regs[2][30]~feeder (
// Equation(s):
// \regs[2][30]~feeder_combout  = ( \memin[30]~45_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[30]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][30]~feeder .extended_lut = "off";
defparam \regs[2][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y14_N55
dffeas \regs[2][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][30] .is_wysiwyg = "true";
defparam \regs[2][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N1
dffeas \regs[1][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[30]~45_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][30] .is_wysiwyg = "true";
defparam \regs[1][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N3
cyclonev_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = ( \regs[1][30]~q  & ( \Selector72~4_combout  & ( (!\Selector71~4_combout ) # (\regs[3][30]~q ) ) ) ) # ( !\regs[1][30]~q  & ( \Selector72~4_combout  & ( (\Selector71~4_combout  & \regs[3][30]~q ) ) ) ) # ( \regs[1][30]~q  & ( 
// !\Selector72~4_combout  & ( (!\Selector71~4_combout  & (\regs[0][30]~q )) # (\Selector71~4_combout  & ((\regs[2][30]~q ))) ) ) ) # ( !\regs[1][30]~q  & ( !\Selector72~4_combout  & ( (!\Selector71~4_combout  & (\regs[0][30]~q )) # (\Selector71~4_combout  & 
// ((\regs[2][30]~q ))) ) ) )

	.dataa(!\Selector71~4_combout ),
	.datab(!\regs[3][30]~q ),
	.datac(!\regs[0][30]~q ),
	.datad(!\regs[2][30]~q ),
	.datae(!\regs[1][30]~q ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~0 .extended_lut = "off";
defparam \Mux1~0 .lut_mask = 64'h0A5F0A5F1111BBBB;
defparam \Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N36
cyclonev_lcell_comb \memin[30]~137 (
// Equation(s):
// \memin[30]~137_combout  = ( !\Selector69~4_combout  & ( ((\WideOr23~0_combout  & ((!\Selector70~4_combout  & (\Mux1~0_combout )) # (\Selector70~4_combout  & ((\Mux1~1_combout )))))) ) ) # ( \Selector69~4_combout  & ( (\WideOr23~0_combout  & 
// ((!\Selector70~4_combout  & (((\Mux1~2_combout )))) # (\Selector70~4_combout  & (\Mux1~3_combout )))) ) )

	.dataa(!\Selector70~4_combout ),
	.datab(!\Mux1~3_combout ),
	.datac(!\Mux1~2_combout ),
	.datad(!\WideOr23~0_combout ),
	.datae(!\Selector69~4_combout ),
	.dataf(!\Mux1~1_combout ),
	.datag(!\Mux1~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[30]~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[30]~137 .extended_lut = "on";
defparam \memin[30]~137 .lut_mask = 64'h000A001B005F001B;
defparam \memin[30]~137 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N54
cyclonev_lcell_comb \Add0~109 (
// Equation(s):
// \Add0~109_sumout  = SUM(( PC[30] ) + ( GND ) + ( \Add0~74  ))
// \Add0~110  = CARRY(( PC[30] ) + ( GND ) + ( \Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~109_sumout ),
	.cout(\Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \Add0~109 .extended_lut = "off";
defparam \Add0~109 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N54
cyclonev_lcell_comb \PC~30 (
// Equation(s):
// \PC~30_combout  = ( \memin[30]~44_combout  & ( \Selector33~6_combout  & ( (!\WideOr19~0_combout  & !\memin[30]~137_combout ) ) ) ) # ( \memin[30]~44_combout  & ( !\Selector33~6_combout  & ( !\memin[30]~137_combout  ) ) )

	.dataa(!\WideOr19~0_combout ),
	.datab(gnd),
	.datac(!\memin[30]~137_combout ),
	.datad(gnd),
	.datae(!\memin[30]~44_combout ),
	.dataf(!\Selector33~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~30 .extended_lut = "off";
defparam \PC~30 .lut_mask = 64'h0000F0F00000A0A0;
defparam \PC~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N0
cyclonev_lcell_comb \Selector33~4 (
// Equation(s):
// \Selector33~4_combout  = ( \Add2~57_sumout  & ( \Add1~57_sumout  & ( (\Selector56~0_combout  & ((!\Selector33~3_combout ) # (\Selector44~1_combout ))) ) ) ) # ( !\Add2~57_sumout  & ( \Add1~57_sumout  & ( (\Selector56~0_combout  & ((!\Selector33~3_combout 
// ) # ((!IR[21] & \Selector44~1_combout )))) ) ) ) # ( \Add2~57_sumout  & ( !\Add1~57_sumout  & ( (\Selector56~0_combout  & ((!\Selector33~3_combout ) # ((IR[21] & \Selector44~1_combout )))) ) ) ) # ( !\Add2~57_sumout  & ( !\Add1~57_sumout  & ( 
// (\Selector56~0_combout  & !\Selector33~3_combout ) ) ) )

	.dataa(!\Selector56~0_combout ),
	.datab(!\Selector33~3_combout ),
	.datac(!IR[21]),
	.datad(!\Selector44~1_combout ),
	.datae(!\Add2~57_sumout ),
	.dataf(!\Add1~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~4 .extended_lut = "off";
defparam \Selector33~4 .lut_mask = 64'h4444444544544455;
defparam \Selector33~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N42
cyclonev_lcell_comb \PC~26 (
// Equation(s):
// \PC~26_combout  = ( \Selector33~4_combout  & ( \memin[30]~43_combout  & ( (\LdPC~1_combout ) # (\Add0~109_sumout ) ) ) ) # ( !\Selector33~4_combout  & ( \memin[30]~43_combout  & ( (\LdPC~1_combout ) # (\Add0~109_sumout ) ) ) ) # ( \Selector33~4_combout  & 
// ( !\memin[30]~43_combout  & ( (!\LdPC~1_combout  & (((\Add0~109_sumout )))) # (\LdPC~1_combout  & (((!\PC~30_combout )) # (\WideOr19~0_combout ))) ) ) ) # ( !\Selector33~4_combout  & ( !\memin[30]~43_combout  & ( (!\LdPC~1_combout  & (\Add0~109_sumout )) 
// # (\LdPC~1_combout  & ((!\PC~30_combout ))) ) ) )

	.dataa(!\WideOr19~0_combout ),
	.datab(!\Add0~109_sumout ),
	.datac(!\PC~30_combout ),
	.datad(!\LdPC~1_combout ),
	.datae(!\Selector33~4_combout ),
	.dataf(!\memin[30]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~26 .extended_lut = "off";
defparam \PC~26 .lut_mask = 64'h33F033F533FF33FF;
defparam \PC~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y16_N43
dffeas \PC[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~26_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[30]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[30] .is_wysiwyg = "true";
defparam \PC[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N48
cyclonev_lcell_comb \memin[30]~44 (
// Equation(s):
// \memin[30]~44_combout  = ( !\memin[17]~6_combout  & ( (!\DrPC~0_combout ) # (!PC[30]) ) )

	.dataa(gnd),
	.datab(!\DrPC~0_combout ),
	.datac(!PC[30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[17]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[30]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[30]~44 .extended_lut = "off";
defparam \memin[30]~44 .lut_mask = 64'hFCFCFCFC00000000;
defparam \memin[30]~44 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N48
cyclonev_lcell_comb \memin[30]~108 (
// Equation(s):
// \memin[30]~108_combout  = ( \memin[30]~44_combout  & ( \memin[30]~107_combout  & ( (!\Selector33~6_combout  & ((!\Selector56~0_combout ) # ((!IR[21] & \Selector33~3_combout )))) ) ) ) # ( \memin[30]~44_combout  & ( !\memin[30]~107_combout  ) )

	.dataa(!IR[21]),
	.datab(!\Selector33~3_combout ),
	.datac(!\Selector33~6_combout ),
	.datad(!\Selector56~0_combout ),
	.datae(!\memin[30]~44_combout ),
	.dataf(!\memin[30]~107_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[30]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[30]~108 .extended_lut = "off";
defparam \memin[30]~108 .lut_mask = 64'h0000FFFF0000F020;
defparam \memin[30]~108 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N15
cyclonev_lcell_comb \memin[30]~45 (
// Equation(s):
// \memin[30]~45_combout  = ( \memin[30]~137_combout  & ( \memin[30]~108_combout  ) ) # ( !\memin[30]~137_combout  & ( \memin[30]~108_combout  & ( ((\Selector56~0_combout  & (\Add1~57_sumout  & \memin[30]~107_combout ))) # (\memin[30]~43_combout ) ) ) ) # ( 
// \memin[30]~137_combout  & ( !\memin[30]~108_combout  ) ) # ( !\memin[30]~137_combout  & ( !\memin[30]~108_combout  ) )

	.dataa(!\memin[30]~43_combout ),
	.datab(!\Selector56~0_combout ),
	.datac(!\Add1~57_sumout ),
	.datad(!\memin[30]~107_combout ),
	.datae(!\memin[30]~137_combout ),
	.dataf(!\memin[30]~108_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[30]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[30]~45 .extended_lut = "off";
defparam \memin[30]~45 .lut_mask = 64'hFFFFFFFF5557FFFF;
defparam \memin[30]~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y21_N53
dffeas \B[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[30]~45_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[30]),
	.prn(vcc));
// synopsys translate_off
defparam \B[30] .is_wysiwyg = "true";
defparam \B[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N33
cyclonev_lcell_comb \Add1~53 (
// Equation(s):
// \Add1~53_sumout  = SUM(( !B[31] $ (A[31]) ) + ( \Add1~59  ) + ( \Add1~58  ))

	.dataa(gnd),
	.datab(!B[31]),
	.datac(gnd),
	.datad(!A[31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~58 ),
	.sharein(\Add1~59 ),
	.combout(),
	.sumout(\Add1~53_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~53 .extended_lut = "off";
defparam \Add1~53 .lut_mask = 64'h000000000000CC33;
defparam \Add1~53 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N42
cyclonev_lcell_comb \Selector32~4 (
// Equation(s):
// \Selector32~4_combout  = ( \Selector44~2_combout  & ( !IR[21] $ (((!A[31] & (B[31] & !\IR[18]~DUPLICATE_q )) # (A[31] & ((!\IR[18]~DUPLICATE_q ) # (B[31]))))) ) )

	.dataa(!A[31]),
	.datab(!IR[21]),
	.datac(!B[31]),
	.datad(!\IR[18]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Selector44~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~4 .extended_lut = "off";
defparam \Selector32~4 .lut_mask = 64'h0000000093C993C9;
defparam \Selector32~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N45
cyclonev_lcell_comb \Selector32~5 (
// Equation(s):
// \Selector32~5_combout  = ( \Selector21~0_combout  & ( !A[31] $ (!IR[21] $ (!B[31])) ) )

	.dataa(!A[31]),
	.datab(gnd),
	.datac(!IR[21]),
	.datad(!B[31]),
	.datae(gnd),
	.dataf(!\Selector21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~5 .extended_lut = "off";
defparam \Selector32~5 .lut_mask = 64'h00000000A55AA55A;
defparam \Selector32~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N54
cyclonev_lcell_comb \ShiftLeft0~51 (
// Equation(s):
// \ShiftLeft0~51_combout  = ( \ShiftLeft0~2_combout  & ( \ShiftLeft0~3_combout  & ( ((!B[2] & (\ShiftLeft0~7_combout )) # (B[2] & ((\ShiftLeft0~8_combout )))) # (\B[3]~DUPLICATE_q ) ) ) ) # ( !\ShiftLeft0~2_combout  & ( \ShiftLeft0~3_combout  & ( 
// (!\B[3]~DUPLICATE_q  & ((!B[2] & (\ShiftLeft0~7_combout )) # (B[2] & ((\ShiftLeft0~8_combout ))))) # (\B[3]~DUPLICATE_q  & (((B[2])))) ) ) ) # ( \ShiftLeft0~2_combout  & ( !\ShiftLeft0~3_combout  & ( (!\B[3]~DUPLICATE_q  & ((!B[2] & (\ShiftLeft0~7_combout 
// )) # (B[2] & ((\ShiftLeft0~8_combout ))))) # (\B[3]~DUPLICATE_q  & (((!B[2])))) ) ) ) # ( !\ShiftLeft0~2_combout  & ( !\ShiftLeft0~3_combout  & ( (!\B[3]~DUPLICATE_q  & ((!B[2] & (\ShiftLeft0~7_combout )) # (B[2] & ((\ShiftLeft0~8_combout ))))) ) ) )

	.dataa(!\ShiftLeft0~7_combout ),
	.datab(!\B[3]~DUPLICATE_q ),
	.datac(!B[2]),
	.datad(!\ShiftLeft0~8_combout ),
	.datae(!\ShiftLeft0~2_combout ),
	.dataf(!\ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~51 .extended_lut = "off";
defparam \ShiftLeft0~51 .lut_mask = 64'h404C707C434F737F;
defparam \ShiftLeft0~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y22_N54
cyclonev_lcell_comb \ShiftLeft0~52 (
// Equation(s):
// \ShiftLeft0~52_combout  = ( A[30] & ( A[31] & ( (!B[1]) # ((!\B[0]~DUPLICATE_q  & (\A[29]~DUPLICATE_q )) # (\B[0]~DUPLICATE_q  & ((\A[28]~DUPLICATE_q )))) ) ) ) # ( !A[30] & ( A[31] & ( (!\B[0]~DUPLICATE_q  & ((!B[1]) # ((\A[29]~DUPLICATE_q )))) # 
// (\B[0]~DUPLICATE_q  & (B[1] & ((\A[28]~DUPLICATE_q )))) ) ) ) # ( A[30] & ( !A[31] & ( (!\B[0]~DUPLICATE_q  & (B[1] & (\A[29]~DUPLICATE_q ))) # (\B[0]~DUPLICATE_q  & ((!B[1]) # ((\A[28]~DUPLICATE_q )))) ) ) ) # ( !A[30] & ( !A[31] & ( (B[1] & 
// ((!\B[0]~DUPLICATE_q  & (\A[29]~DUPLICATE_q )) # (\B[0]~DUPLICATE_q  & ((\A[28]~DUPLICATE_q ))))) ) ) )

	.dataa(!\B[0]~DUPLICATE_q ),
	.datab(!B[1]),
	.datac(!\A[29]~DUPLICATE_q ),
	.datad(!\A[28]~DUPLICATE_q ),
	.datae(!A[30]),
	.dataf(!A[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~52 .extended_lut = "off";
defparam \ShiftLeft0~52 .lut_mask = 64'h021346578A9BCEDF;
defparam \ShiftLeft0~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y22_N48
cyclonev_lcell_comb \ShiftLeft0~53 (
// Equation(s):
// \ShiftLeft0~53_combout  = ( \ShiftLeft0~5_combout  & ( \ShiftLeft0~6_combout  & ( ((!\B[2]~DUPLICATE_q  & ((\ShiftLeft0~52_combout ))) # (\B[2]~DUPLICATE_q  & (\ShiftLeft0~41_combout ))) # (\B[3]~DUPLICATE_q ) ) ) ) # ( !\ShiftLeft0~5_combout  & ( 
// \ShiftLeft0~6_combout  & ( (!\B[2]~DUPLICATE_q  & (((\ShiftLeft0~52_combout  & !\B[3]~DUPLICATE_q )))) # (\B[2]~DUPLICATE_q  & (((\B[3]~DUPLICATE_q )) # (\ShiftLeft0~41_combout ))) ) ) ) # ( \ShiftLeft0~5_combout  & ( !\ShiftLeft0~6_combout  & ( 
// (!\B[2]~DUPLICATE_q  & (((\B[3]~DUPLICATE_q ) # (\ShiftLeft0~52_combout )))) # (\B[2]~DUPLICATE_q  & (\ShiftLeft0~41_combout  & ((!\B[3]~DUPLICATE_q )))) ) ) ) # ( !\ShiftLeft0~5_combout  & ( !\ShiftLeft0~6_combout  & ( (!\B[3]~DUPLICATE_q  & 
// ((!\B[2]~DUPLICATE_q  & ((\ShiftLeft0~52_combout ))) # (\B[2]~DUPLICATE_q  & (\ShiftLeft0~41_combout )))) ) ) )

	.dataa(!\ShiftLeft0~41_combout ),
	.datab(!\B[2]~DUPLICATE_q ),
	.datac(!\ShiftLeft0~52_combout ),
	.datad(!\B[3]~DUPLICATE_q ),
	.datae(!\ShiftLeft0~5_combout ),
	.dataf(!\ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~53 .extended_lut = "off";
defparam \ShiftLeft0~53 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \ShiftLeft0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N30
cyclonev_lcell_comb \Selector32~6 (
// Equation(s):
// \Selector32~6_combout  = ( \ShiftLeft0~53_combout  & ( (!IR[18] & (!\ShiftRight0~6_combout  & ((!B[4]) # (\ShiftLeft0~51_combout )))) ) ) # ( !\ShiftLeft0~53_combout  & ( (B[4] & (!IR[18] & (!\ShiftRight0~6_combout  & \ShiftLeft0~51_combout ))) ) )

	.dataa(!B[4]),
	.datab(!IR[18]),
	.datac(!\ShiftRight0~6_combout ),
	.datad(!\ShiftLeft0~51_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~6 .extended_lut = "off";
defparam \Selector32~6 .lut_mask = 64'h0040004080C080C0;
defparam \Selector32~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N51
cyclonev_lcell_comb \Selector32~7 (
// Equation(s):
// \Selector32~7_combout  = ( !\Selector32~5_combout  & ( \Selector32~6_combout  & ( (!\Selector63~3_combout  & !\Selector32~4_combout ) ) ) ) # ( !\Selector32~5_combout  & ( !\Selector32~6_combout  & ( (!\Selector32~4_combout  & ((!\Selector63~3_combout ) # 
// (!\Selector32~1_combout ))) ) ) )

	.dataa(!\Selector63~3_combout ),
	.datab(!\Selector32~1_combout ),
	.datac(!\Selector32~4_combout ),
	.datad(gnd),
	.datae(!\Selector32~5_combout ),
	.dataf(!\Selector32~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~7 .extended_lut = "off";
defparam \Selector32~7 .lut_mask = 64'hE0E00000A0A00000;
defparam \Selector32~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N33
cyclonev_lcell_comb \Add2~53 (
// Equation(s):
// \Add2~53_sumout  = SUM(( B[31] ) + ( A[31] ) + ( \Add2~58  ))

	.dataa(!A[31]),
	.datab(gnd),
	.datac(!B[31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~53_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~53 .extended_lut = "off";
defparam \Add2~53 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N3
cyclonev_lcell_comb \Selector32~9 (
// Equation(s):
// \Selector32~9_combout  = ( A[31] & ( IR[26] & ( !IR[27] $ (B[31]) ) ) ) # ( !A[31] & ( IR[26] & ( (!IR[27] & B[31]) ) ) ) # ( A[31] & ( !IR[26] & ( IR[27] ) ) ) # ( !A[31] & ( !IR[26] & ( (IR[27] & B[31]) ) ) )

	.dataa(!IR[27]),
	.datab(gnd),
	.datac(!B[31]),
	.datad(gnd),
	.datae(!A[31]),
	.dataf(!IR[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~9 .extended_lut = "off";
defparam \Selector32~9 .lut_mask = 64'h050555550A0AA5A5;
defparam \Selector32~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N12
cyclonev_lcell_comb \Selector32~10 (
// Equation(s):
// \Selector32~10_combout  = ( \Selector32~3_combout  & ( \Add2~53_sumout  & ( (\Selector32~0_combout  & \Selector32~9_combout ) ) ) ) # ( !\Selector32~3_combout  & ( \Add2~53_sumout  ) ) # ( \Selector32~3_combout  & ( !\Add2~53_sumout  & ( 
// (\Selector32~0_combout  & \Selector32~9_combout ) ) ) ) # ( !\Selector32~3_combout  & ( !\Add2~53_sumout  & ( (\Selector32~0_combout  & \Selector32~9_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Selector32~0_combout ),
	.datac(gnd),
	.datad(!\Selector32~9_combout ),
	.datae(!\Selector32~3_combout ),
	.dataf(!\Add2~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~10 .extended_lut = "off";
defparam \Selector32~10 .lut_mask = 64'h00330033FFFF0033;
defparam \Selector32~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N39
cyclonev_lcell_comb \memin[31]~105 (
// Equation(s):
// \memin[31]~105_combout  = ( \Selector44~1_combout  & ( \Selector32~10_combout  & ( \WideOr19~0_combout  ) ) ) # ( !\Selector44~1_combout  & ( \Selector32~10_combout  & ( \WideOr19~0_combout  ) ) ) # ( \Selector44~1_combout  & ( !\Selector32~10_combout  & 
// ( (\WideOr19~0_combout  & ((!\Selector32~7_combout ) # ((!\IR[21]~DUPLICATE_q ) # (\Add2~53_sumout )))) ) ) ) # ( !\Selector44~1_combout  & ( !\Selector32~10_combout  & ( (!\Selector32~7_combout  & \WideOr19~0_combout ) ) ) )

	.dataa(!\Selector32~7_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\IR[21]~DUPLICATE_q ),
	.datad(!\Add2~53_sumout ),
	.datae(!\Selector44~1_combout ),
	.dataf(!\Selector32~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[31]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[31]~105 .extended_lut = "off";
defparam \memin[31]~105 .lut_mask = 64'h2222323333333333;
defparam \memin[31]~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N33
cyclonev_lcell_comb \dmem_rtl_0_bypass[92]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[92]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[92]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[92]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[92]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[92]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y19_N35
dffeas \dmem_rtl_0_bypass[92] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[92]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[92]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[92] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[92] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N48
cyclonev_lcell_comb \dmem_rtl_0_bypass[91]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[91]~feeder_combout  = ( \memin[31]~42_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[31]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[91]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[91]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[91]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[91]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y19_N49
dffeas \dmem_rtl_0_bypass[91] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[91]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[91]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[91] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[91] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N17
dffeas \dmem~32 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[31]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~32 .is_wysiwyg = "true";
defparam \dmem~32 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y19_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a63 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[31]~42_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X22_Y20_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\dmem~72_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~72_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[31]~42_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000140A482123264490A6A210A6480000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N12
cyclonev_lcell_comb \dmem~54 (
// Equation(s):
// \dmem~54_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout  & ( (!\dmem~0_q  & (\dmem~32_q )) # (\dmem~0_q  & (((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a63~portbdataout )))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a31~portbdataout  & ( (!\dmem~0_q  & (\dmem~32_q )) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout )))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem~32_q ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a63~portbdataout ),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~54 .extended_lut = "off";
defparam \dmem~54 .lut_mask = 64'h2227727722277277;
defparam \dmem~54 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N54
cyclonev_lcell_comb \memin[31]~40 (
// Equation(s):
// \memin[31]~40_combout  = ( \dmem~39_combout  & ( \dmem~54_combout  & ( (dmem_rtl_0_bypass[91] & \memin[4]~1_combout ) ) ) ) # ( !\dmem~39_combout  & ( \dmem~54_combout  & ( (\memin[4]~1_combout  & ((dmem_rtl_0_bypass[91]) # (dmem_rtl_0_bypass[92]))) ) ) ) 
// # ( \dmem~39_combout  & ( !\dmem~54_combout  & ( (dmem_rtl_0_bypass[91] & \memin[4]~1_combout ) ) ) ) # ( !\dmem~39_combout  & ( !\dmem~54_combout  & ( (!dmem_rtl_0_bypass[92] & (dmem_rtl_0_bypass[91] & \memin[4]~1_combout )) ) ) )

	.dataa(!dmem_rtl_0_bypass[92]),
	.datab(!dmem_rtl_0_bypass[91]),
	.datac(gnd),
	.datad(!\memin[4]~1_combout ),
	.datae(!\dmem~39_combout ),
	.dataf(!\dmem~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[31]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[31]~40 .extended_lut = "off";
defparam \memin[31]~40 .lut_mask = 64'h0022003300770033;
defparam \memin[31]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N57
cyclonev_lcell_comb \Add0~105 (
// Equation(s):
// \Add0~105_sumout  = SUM(( PC[31] ) + ( GND ) + ( \Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~105_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~105 .extended_lut = "off";
defparam \Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N0
cyclonev_lcell_comb \Selector32~8 (
// Equation(s):
// \Selector32~8_combout  = ( \Selector44~1_combout  & ( \Add1~53_sumout  & ( (\Selector56~0_combout  & ((!\Selector32~7_combout ) # ((!\IR[21]~DUPLICATE_q ) # (\Add2~53_sumout )))) ) ) ) # ( !\Selector44~1_combout  & ( \Add1~53_sumout  & ( 
// (!\Selector32~7_combout  & \Selector56~0_combout ) ) ) ) # ( \Selector44~1_combout  & ( !\Add1~53_sumout  & ( (\Selector56~0_combout  & ((!\Selector32~7_combout ) # ((\IR[21]~DUPLICATE_q  & \Add2~53_sumout )))) ) ) ) # ( !\Selector44~1_combout  & ( 
// !\Add1~53_sumout  & ( (!\Selector32~7_combout  & \Selector56~0_combout ) ) ) )

	.dataa(!\Selector32~7_combout ),
	.datab(!\IR[21]~DUPLICATE_q ),
	.datac(!\Add2~53_sumout ),
	.datad(!\Selector56~0_combout ),
	.datae(!\Selector44~1_combout ),
	.dataf(!\Add1~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~8 .extended_lut = "off";
defparam \Selector32~8 .lut_mask = 64'h00AA00AB00AA00EF;
defparam \Selector32~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N33
cyclonev_lcell_comb \PC~29 (
// Equation(s):
// \PC~29_combout  = ( !\memin[31]~141_combout  & ( (\memin[31]~41_combout  & ((!\WideOr19~0_combout ) # (!\Selector32~10_combout ))) ) )

	.dataa(!\memin[31]~41_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\Selector32~10_combout ),
	.datad(gnd),
	.datae(!\memin[31]~141_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~29 .extended_lut = "off";
defparam \PC~29 .lut_mask = 64'h5454000054540000;
defparam \PC~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N45
cyclonev_lcell_comb \PC~25 (
// Equation(s):
// \PC~25_combout  = ( \Selector32~8_combout  & ( \PC~29_combout  & ( (!\LdPC~1_combout  & (((\Add0~105_sumout )))) # (\LdPC~1_combout  & (((\WideOr19~0_combout )) # (\memin[31]~40_combout ))) ) ) ) # ( !\Selector32~8_combout  & ( \PC~29_combout  & ( 
// (!\LdPC~1_combout  & ((\Add0~105_sumout ))) # (\LdPC~1_combout  & (\memin[31]~40_combout )) ) ) ) # ( \Selector32~8_combout  & ( !\PC~29_combout  & ( (\Add0~105_sumout ) # (\LdPC~1_combout ) ) ) ) # ( !\Selector32~8_combout  & ( !\PC~29_combout  & ( 
// (\Add0~105_sumout ) # (\LdPC~1_combout ) ) ) )

	.dataa(!\memin[31]~40_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\LdPC~1_combout ),
	.datad(!\Add0~105_sumout ),
	.datae(!\Selector32~8_combout ),
	.dataf(!\PC~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~25 .extended_lut = "off";
defparam \PC~25 .lut_mask = 64'h0FFF0FFF05F507F7;
defparam \PC~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y19_N47
dffeas \PC[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~25_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[31]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[31] .is_wysiwyg = "true";
defparam \PC[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N24
cyclonev_lcell_comb \memin[31]~41 (
// Equation(s):
// \memin[31]~41_combout  = ( !\memin[17]~6_combout  & ( (!PC[31]) # (!\DrPC~0_combout ) ) )

	.dataa(gnd),
	.datab(!PC[31]),
	.datac(!\DrPC~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[17]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[31]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[31]~41 .extended_lut = "off";
defparam \memin[31]~41 .lut_mask = 64'hFCFCFCFC00000000;
defparam \memin[31]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N21
cyclonev_lcell_comb \memin[31]~106 (
// Equation(s):
// \memin[31]~106_combout  = ( \memin[31]~41_combout  & ( \memin[31]~105_combout  & ( (!\Selector32~10_combout  & ((!\Selector56~0_combout ) # ((\Selector32~7_combout  & !\IR[21]~DUPLICATE_q )))) ) ) ) # ( \memin[31]~41_combout  & ( !\memin[31]~105_combout  
// ) )

	.dataa(!\Selector32~7_combout ),
	.datab(!\IR[21]~DUPLICATE_q ),
	.datac(!\Selector32~10_combout ),
	.datad(!\Selector56~0_combout ),
	.datae(!\memin[31]~41_combout ),
	.dataf(!\memin[31]~105_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[31]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[31]~106 .extended_lut = "off";
defparam \memin[31]~106 .lut_mask = 64'h0000FFFF0000F040;
defparam \memin[31]~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N24
cyclonev_lcell_comb \memin[31]~42 (
// Equation(s):
// \memin[31]~42_combout  = ( \memin[31]~106_combout  & ( \memin[31]~40_combout  ) ) # ( !\memin[31]~106_combout  & ( \memin[31]~40_combout  ) ) # ( \memin[31]~106_combout  & ( !\memin[31]~40_combout  & ( ((\Selector56~0_combout  & (\Add1~53_sumout  & 
// \memin[31]~105_combout ))) # (\memin[31]~141_combout ) ) ) ) # ( !\memin[31]~106_combout  & ( !\memin[31]~40_combout  ) )

	.dataa(!\memin[31]~141_combout ),
	.datab(!\Selector56~0_combout ),
	.datac(!\Add1~53_sumout ),
	.datad(!\memin[31]~105_combout ),
	.datae(!\memin[31]~106_combout ),
	.dataf(!\memin[31]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[31]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[31]~42 .extended_lut = "off";
defparam \memin[31]~42 .lut_mask = 64'hFFFF5557FFFFFFFF;
defparam \memin[31]~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y19_N22
dffeas \A[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[31]~42_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[31]),
	.prn(vcc));
// synopsys translate_off
defparam \A[31] .is_wysiwyg = "true";
defparam \A[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y17_N0
cyclonev_lcell_comb \Selector32~1 (
// Equation(s):
// \Selector32~1_combout  = ( A[31] & ( \IR[18]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!A[31]),
	.dataf(!\IR[18]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~1 .extended_lut = "off";
defparam \Selector32~1 .lut_mask = 64'h000000000000FFFF;
defparam \Selector32~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N54
cyclonev_lcell_comb \Selector62~5 (
// Equation(s):
// \Selector62~5_combout  = ( \Selector63~3_combout  & ( \Selector32~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Selector32~1_combout ),
	.datae(gnd),
	.dataf(!\Selector63~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector62~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector62~5 .extended_lut = "off";
defparam \Selector62~5 .lut_mask = 64'h0000000000FF00FF;
defparam \Selector62~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y17_N15
cyclonev_lcell_comb \ShiftRight0~61 (
// Equation(s):
// \ShiftRight0~61_combout  = ( \ShiftRight0~18_combout  & ( \ShiftRight0~19_combout  & ( ((!\B[2]~DUPLICATE_q  & (\ShiftRight0~49_combout )) # (\B[2]~DUPLICATE_q  & ((\ShiftRight0~30_combout )))) # (B[3]) ) ) ) # ( !\ShiftRight0~18_combout  & ( 
// \ShiftRight0~19_combout  & ( (!B[3] & ((!\B[2]~DUPLICATE_q  & (\ShiftRight0~49_combout )) # (\B[2]~DUPLICATE_q  & ((\ShiftRight0~30_combout ))))) # (B[3] & (((!\B[2]~DUPLICATE_q )))) ) ) ) # ( \ShiftRight0~18_combout  & ( !\ShiftRight0~19_combout  & ( 
// (!B[3] & ((!\B[2]~DUPLICATE_q  & (\ShiftRight0~49_combout )) # (\B[2]~DUPLICATE_q  & ((\ShiftRight0~30_combout ))))) # (B[3] & (((\B[2]~DUPLICATE_q )))) ) ) ) # ( !\ShiftRight0~18_combout  & ( !\ShiftRight0~19_combout  & ( (!B[3] & ((!\B[2]~DUPLICATE_q  & 
// (\ShiftRight0~49_combout )) # (\B[2]~DUPLICATE_q  & ((\ShiftRight0~30_combout ))))) ) ) )

	.dataa(!\ShiftRight0~49_combout ),
	.datab(!B[3]),
	.datac(!\ShiftRight0~30_combout ),
	.datad(!\B[2]~DUPLICATE_q ),
	.datae(!\ShiftRight0~18_combout ),
	.dataf(!\ShiftRight0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~61 .extended_lut = "off";
defparam \ShiftRight0~61 .lut_mask = 64'h440C443F770C773F;
defparam \ShiftRight0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N0
cyclonev_lcell_comb \Selector48~3 (
// Equation(s):
// \Selector48~3_combout  = ( \ShiftRight0~6_combout  & ( \Selector62~5_combout  ) ) # ( !\ShiftRight0~6_combout  & ( (!\Selector62~2_combout  & (\Selector62~5_combout )) # (\Selector62~2_combout  & ((!B[4] & ((\ShiftRight0~61_combout ))) # (B[4] & 
// (\Selector62~5_combout )))) ) )

	.dataa(!\Selector62~2_combout ),
	.datab(!\Selector62~5_combout ),
	.datac(!B[4]),
	.datad(!\ShiftRight0~61_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~3 .extended_lut = "off";
defparam \Selector48~3 .lut_mask = 64'h2373237333333333;
defparam \Selector48~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N27
cyclonev_lcell_comb \Selector48~1 (
// Equation(s):
// \Selector48~1_combout  = ( A[15] & ( \B[15]~DUPLICATE_q  & ( (!\IR[21]~DUPLICATE_q  & (\Selector21~0_combout )) # (\IR[21]~DUPLICATE_q  & ((\Selector44~2_combout ))) ) ) ) # ( !A[15] & ( \B[15]~DUPLICATE_q  & ( (!\IR[21]~DUPLICATE_q  & 
// (((\IR[18]~DUPLICATE_q  & \Selector44~2_combout )))) # (\IR[21]~DUPLICATE_q  & (((!\IR[18]~DUPLICATE_q  & \Selector44~2_combout )) # (\Selector21~0_combout ))) ) ) ) # ( A[15] & ( !\B[15]~DUPLICATE_q  & ( (!\IR[21]~DUPLICATE_q  & (((\IR[18]~DUPLICATE_q  & 
// \Selector44~2_combout )))) # (\IR[21]~DUPLICATE_q  & (((!\IR[18]~DUPLICATE_q  & \Selector44~2_combout )) # (\Selector21~0_combout ))) ) ) ) # ( !A[15] & ( !\B[15]~DUPLICATE_q  & ( (!\IR[21]~DUPLICATE_q  & ((\Selector44~2_combout ) # (\Selector21~0_combout 
// ))) ) ) )

	.dataa(!\Selector21~0_combout ),
	.datab(!\IR[18]~DUPLICATE_q ),
	.datac(!\IR[21]~DUPLICATE_q ),
	.datad(!\Selector44~2_combout ),
	.datae(!A[15]),
	.dataf(!\B[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~1 .extended_lut = "off";
defparam \Selector48~1 .lut_mask = 64'h50F0053D053D505F;
defparam \Selector48~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N6
cyclonev_lcell_comb \Selector48~2 (
// Equation(s):
// \Selector48~2_combout  = ( \ShiftLeft0~51_combout  & ( !\Selector48~1_combout  & ( (!\Selector63~3_combout ) # ((\Selector44~0_combout ) # (\ShiftRight0~6_combout )) ) ) ) # ( !\ShiftLeft0~51_combout  & ( !\Selector48~1_combout  ) )

	.dataa(gnd),
	.datab(!\Selector63~3_combout ),
	.datac(!\ShiftRight0~6_combout ),
	.datad(!\Selector44~0_combout ),
	.datae(!\ShiftLeft0~51_combout ),
	.dataf(!\Selector48~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~2 .extended_lut = "off";
defparam \Selector48~2 .lut_mask = 64'hFFFFCFFF00000000;
defparam \Selector48~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y19_N54
cyclonev_lcell_comb \Selector48~4 (
// Equation(s):
// \Selector48~4_combout  = ( A[15] & ( IR[26] & ( !IR[27] $ (\B[15]~DUPLICATE_q ) ) ) ) # ( !A[15] & ( IR[26] & ( (!IR[27] & \B[15]~DUPLICATE_q ) ) ) ) # ( A[15] & ( !IR[26] & ( IR[27] ) ) ) # ( !A[15] & ( !IR[26] & ( (IR[27] & \B[15]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!IR[27]),
	.datac(!\B[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!A[15]),
	.dataf(!IR[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~4 .extended_lut = "off";
defparam \Selector48~4 .lut_mask = 64'h030333330C0CC3C3;
defparam \Selector48~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N9
cyclonev_lcell_comb \Selector48~5 (
// Equation(s):
// \Selector48~5_combout  = ( \Selector48~4_combout  & ( ((\Add2~125_sumout  & !\Selector32~3_combout )) # (\Selector32~0_combout ) ) ) # ( !\Selector48~4_combout  & ( (\Add2~125_sumout  & !\Selector32~3_combout ) ) )

	.dataa(gnd),
	.datab(!\Add2~125_sumout ),
	.datac(!\Selector32~0_combout ),
	.datad(!\Selector32~3_combout ),
	.datae(gnd),
	.dataf(!\Selector48~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~5 .extended_lut = "off";
defparam \Selector48~5 .lut_mask = 64'h330033003F0F3F0F;
defparam \Selector48~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N18
cyclonev_lcell_comb \memin[15]~94 (
// Equation(s):
// \memin[15]~94_combout  = ( \Selector48~0_combout  & ( \Selector48~5_combout  & ( \WideOr19~0_combout  ) ) ) # ( !\Selector48~0_combout  & ( \Selector48~5_combout  & ( \WideOr19~0_combout  ) ) ) # ( \Selector48~0_combout  & ( !\Selector48~5_combout  & ( 
// (\WideOr19~0_combout  & \Selector56~0_combout ) ) ) ) # ( !\Selector48~0_combout  & ( !\Selector48~5_combout  & ( (\WideOr19~0_combout  & (\Selector56~0_combout  & ((!\Selector48~2_combout ) # (\Selector48~3_combout )))) ) ) )

	.dataa(!\WideOr19~0_combout ),
	.datab(!\Selector56~0_combout ),
	.datac(!\Selector48~3_combout ),
	.datad(!\Selector48~2_combout ),
	.datae(!\Selector48~0_combout ),
	.dataf(!\Selector48~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[15]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[15]~94 .extended_lut = "off";
defparam \memin[15]~94 .lut_mask = 64'h1101111155555555;
defparam \memin[15]~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N36
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|address_reg_b[0]~0 (
// Equation(s):
// \dmem_rtl_0|auto_generated|address_reg_b[0]~0_combout  = ( \LdMAR~0_combout  & ( \memin[15]~94_combout  ) ) # ( !\LdMAR~0_combout  & ( \memin[15]~94_combout  & ( \dmem_rtl_0|auto_generated|addr_store_b [0] ) ) ) # ( \LdMAR~0_combout  & ( 
// !\memin[15]~94_combout  & ( (!\memin[15]~96_combout ) # ((\Mux16~4_combout  & \WideOr23~0_combout )) ) ) ) # ( !\LdMAR~0_combout  & ( !\memin[15]~94_combout  & ( \dmem_rtl_0|auto_generated|addr_store_b [0] ) ) )

	.dataa(!\Mux16~4_combout ),
	.datab(!\dmem_rtl_0|auto_generated|addr_store_b [0]),
	.datac(!\memin[15]~96_combout ),
	.datad(!\WideOr23~0_combout ),
	.datae(!\LdMAR~0_combout ),
	.dataf(!\memin[15]~94_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|address_reg_b[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|address_reg_b[0]~0 .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|address_reg_b[0]~0 .lut_mask = 64'h3333F0F53333FFFF;
defparam \dmem_rtl_0|auto_generated|address_reg_b[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y16_N37
dffeas \dmem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0|auto_generated|address_reg_b[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \dmem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y16_N0
cyclonev_lcell_comb \dmem~83 (
// Equation(s):
// \dmem~83_combout  = ( !\memin[15]~97_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[15]~97_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~83 .extended_lut = "off";
defparam \dmem~83 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem~83 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y16_N1
dffeas \dmem~16 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~16 .is_wysiwyg = "true";
defparam \dmem~16 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[15]~97_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X46_Y18_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\dmem~72_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~72_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[15]~97_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE28009002824841104492A50812FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X37_Y18_N18
cyclonev_lcell_comb \dmem~67 (
// Equation(s):
// \dmem~67_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a47~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( (!\dmem~16_q ) # (\dmem~0DUPLICATE_q ) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a47~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( (!\dmem~0DUPLICATE_q  & ((!\dmem~16_q ))) # (\dmem~0DUPLICATE_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a47~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( (!\dmem~0DUPLICATE_q  & ((!\dmem~16_q ))) # (\dmem~0DUPLICATE_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a47~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( (!\dmem~16_q  & !\dmem~0DUPLICATE_q ) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~16_q ),
	.datac(gnd),
	.datad(!\dmem~0DUPLICATE_q ),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a47~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~67 .extended_lut = "off";
defparam \dmem~67 .lut_mask = 64'hCC00CC55CCAACCFF;
defparam \dmem~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N24
cyclonev_lcell_comb \memin[15]~96 (
// Equation(s):
// \memin[15]~96_combout  = ( \memin[4]~1_combout  & ( \dmem~67_combout  & ( (dmem_rtl_0_bypass[59] & (\memin[15]~95_combout  & ((!dmem_rtl_0_bypass[60]) # (\dmem~39_combout )))) ) ) ) # ( !\memin[4]~1_combout  & ( \dmem~67_combout  & ( \memin[15]~95_combout 
//  ) ) ) # ( \memin[4]~1_combout  & ( !\dmem~67_combout  & ( (\memin[15]~95_combout  & (((dmem_rtl_0_bypass[60] & !\dmem~39_combout )) # (dmem_rtl_0_bypass[59]))) ) ) ) # ( !\memin[4]~1_combout  & ( !\dmem~67_combout  & ( \memin[15]~95_combout  ) ) )

	.dataa(!dmem_rtl_0_bypass[59]),
	.datab(!\memin[15]~95_combout ),
	.datac(!dmem_rtl_0_bypass[60]),
	.datad(!\dmem~39_combout ),
	.datae(!\memin[4]~1_combout ),
	.dataf(!\dmem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[15]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[15]~96 .extended_lut = "off";
defparam \memin[15]~96 .lut_mask = 64'h3333131133331011;
defparam \memin[15]~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N36
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( PC[14] ) + ( GND ) + ( \Add0~42  ))
// \Add0~38  = CARRY(( PC[14] ) + ( GND ) + ( \Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N6
cyclonev_lcell_comb \PC~8 (
// Equation(s):
// \PC~8_combout  = ( \memin[14]~93_combout  & ( (\Add0~37_sumout ) # (\LdPC~1_combout ) ) ) # ( !\memin[14]~93_combout  & ( (!\LdPC~1_combout  & \Add0~37_sumout ) ) )

	.dataa(gnd),
	.datab(!\LdPC~1_combout ),
	.datac(!\Add0~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[14]~93_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~8 .extended_lut = "off";
defparam \PC~8 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \PC~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y19_N8
dffeas \PC[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~8_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[14] .is_wysiwyg = "true";
defparam \PC[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N39
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( PC[15] ) + ( GND ) + ( \Add0~38  ))
// \Add0~34  = CARRY(( PC[15] ) + ( GND ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N30
cyclonev_lcell_comb \PC~7 (
// Equation(s):
// \PC~7_combout  = ( \Add0~33_sumout  & ( \memin[15]~94_combout  ) ) # ( !\Add0~33_sumout  & ( \memin[15]~94_combout  & ( \LdPC~1_combout  ) ) ) # ( \Add0~33_sumout  & ( !\memin[15]~94_combout  & ( (!\memin[15]~96_combout ) # ((!\LdPC~1_combout ) # 
// ((\Mux16~4_combout  & \WideOr23~0_combout ))) ) ) ) # ( !\Add0~33_sumout  & ( !\memin[15]~94_combout  & ( (\LdPC~1_combout  & ((!\memin[15]~96_combout ) # ((\Mux16~4_combout  & \WideOr23~0_combout )))) ) ) )

	.dataa(!\Mux16~4_combout ),
	.datab(!\memin[15]~96_combout ),
	.datac(!\LdPC~1_combout ),
	.datad(!\WideOr23~0_combout ),
	.datae(!\Add0~33_sumout ),
	.dataf(!\memin[15]~94_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~7 .extended_lut = "off";
defparam \PC~7 .lut_mask = 64'h0C0DFCFD0F0FFFFF;
defparam \PC~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y16_N31
dffeas \PC[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~7_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[15] .is_wysiwyg = "true";
defparam \PC[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N42
cyclonev_lcell_comb \Add0~101 (
// Equation(s):
// \Add0~101_sumout  = SUM(( PC[16] ) + ( GND ) + ( \Add0~34  ))
// \Add0~102  = CARRY(( PC[16] ) + ( GND ) + ( \Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~101_sumout ),
	.cout(\Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \Add0~101 .extended_lut = "off";
defparam \Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N30
cyclonev_lcell_comb \PC~24 (
// Equation(s):
// \PC~24_combout  = ( \LdPC~1_combout  & ( \memin[16]~39_combout  ) ) # ( !\LdPC~1_combout  & ( \memin[16]~39_combout  & ( \Add0~101_sumout  ) ) ) # ( !\LdPC~1_combout  & ( !\memin[16]~39_combout  & ( \Add0~101_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~101_sumout ),
	.datad(gnd),
	.datae(!\LdPC~1_combout ),
	.dataf(!\memin[16]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~24 .extended_lut = "off";
defparam \PC~24 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \PC~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y18_N31
dffeas \PC[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~24_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[16]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[16] .is_wysiwyg = "true";
defparam \PC[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N45
cyclonev_lcell_comb \Add0~97 (
// Equation(s):
// \Add0~97_sumout  = SUM(( PC[17] ) + ( GND ) + ( \Add0~102  ))
// \Add0~98  = CARRY(( PC[17] ) + ( GND ) + ( \Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~97_sumout ),
	.cout(\Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \Add0~97 .extended_lut = "off";
defparam \Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N15
cyclonev_lcell_comb \PC~23 (
// Equation(s):
// \PC~23_combout  = ( \memin[17]~36_combout  & ( (\Add0~97_sumout ) # (\LdPC~1_combout ) ) ) # ( !\memin[17]~36_combout  & ( (!\LdPC~1_combout  & \Add0~97_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LdPC~1_combout ),
	.datad(!\Add0~97_sumout ),
	.datae(gnd),
	.dataf(!\memin[17]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~23 .extended_lut = "off";
defparam \PC~23 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \PC~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y19_N16
dffeas \PC[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~23_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[17]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[17] .is_wysiwyg = "true";
defparam \PC[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N33
cyclonev_lcell_comb \PC~22 (
// Equation(s):
// \PC~22_combout  = ( \memin[18]~34_combout  & ( (\LdPC~1_combout ) # (\Add0~93_sumout ) ) ) # ( !\memin[18]~34_combout  & ( (\Add0~93_sumout  & !\LdPC~1_combout ) ) )

	.dataa(!\Add0~93_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\LdPC~1_combout ),
	.datae(gnd),
	.dataf(!\memin[18]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~22 .extended_lut = "off";
defparam \PC~22 .lut_mask = 64'h5500550055FF55FF;
defparam \PC~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y14_N34
dffeas \PC[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~22_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[18]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[18] .is_wysiwyg = "true";
defparam \PC[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N45
cyclonev_lcell_comb \memin[18]~33 (
// Equation(s):
// \memin[18]~33_combout  = ( !\memin[17]~6_combout  & ( (!\DrPC~0_combout ) # (!PC[18]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DrPC~0_combout ),
	.datad(!PC[18]),
	.datae(gnd),
	.dataf(!\memin[17]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[18]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[18]~33 .extended_lut = "off";
defparam \memin[18]~33 .lut_mask = 64'hFFF0FFF000000000;
defparam \memin[18]~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N50
dffeas \dmem_rtl_0_bypass[65] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[18]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[65]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[65] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[65] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N6
cyclonev_lcell_comb \dmem_rtl_0_bypass[66]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[66]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[66]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[66]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[66]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[66]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N8
dffeas \dmem_rtl_0_bypass[66] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[66]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[66]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[66] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[66] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\dmem~72_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~72_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[18]~34_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020208000004120008000000000000000000";
// synopsys translate_on

// Location: FF_X31_Y14_N26
dffeas \dmem~19 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[18]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~19 .is_wysiwyg = "true";
defparam \dmem~19 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a50 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[18]~34_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N24
cyclonev_lcell_comb \dmem~50 (
// Equation(s):
// \dmem~50_combout  = ( \dmem~19_q  & ( \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  & ( ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\dmem~19_q  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  & ( (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \dmem~19_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout )) ) ) ) # ( !\dmem~19_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem~0_q  & \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout )) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(gnd),
	.datac(!\dmem~0_q ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datae(!\dmem~19_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a50~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~50 .extended_lut = "off";
defparam \dmem~50 .lut_mask = 64'h000AF0FA050FF5FF;
defparam \dmem~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N39
cyclonev_lcell_comb \memin[18]~32 (
// Equation(s):
// \memin[18]~32_combout  = ( \dmem~50_combout  & ( (\memin[4]~1_combout  & (((!\dmem~39_combout  & dmem_rtl_0_bypass[66])) # (dmem_rtl_0_bypass[65]))) ) ) # ( !\dmem~50_combout  & ( (dmem_rtl_0_bypass[65] & (\memin[4]~1_combout  & ((!dmem_rtl_0_bypass[66]) 
// # (\dmem~39_combout )))) ) )

	.dataa(!dmem_rtl_0_bypass[65]),
	.datab(!\dmem~39_combout ),
	.datac(!dmem_rtl_0_bypass[66]),
	.datad(!\memin[4]~1_combout ),
	.datae(gnd),
	.dataf(!\dmem~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[18]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[18]~32 .extended_lut = "off";
defparam \memin[18]~32 .lut_mask = 64'h00510051005D005D;
defparam \memin[18]~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N45
cyclonev_lcell_comb \regs[9][18]~feeder (
// Equation(s):
// \regs[9][18]~feeder_combout  = ( \memin[18]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[18]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][18]~feeder .extended_lut = "off";
defparam \regs[9][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N46
dffeas \regs[9][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][18] .is_wysiwyg = "true";
defparam \regs[9][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y18_N22
dffeas \regs[8][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[18]~34_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][18] .is_wysiwyg = "true";
defparam \regs[8][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N26
dffeas \regs[10][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[18]~34_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][18] .is_wysiwyg = "true";
defparam \regs[10][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N55
dffeas \regs[11][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[18]~34_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][18] .is_wysiwyg = "true";
defparam \regs[11][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N54
cyclonev_lcell_comb \Mux13~2 (
// Equation(s):
// \Mux13~2_combout  = ( \regs[11][18]~q  & ( \Selector71~4_combout  & ( (\Selector72~4_combout ) # (\regs[10][18]~q ) ) ) ) # ( !\regs[11][18]~q  & ( \Selector71~4_combout  & ( (\regs[10][18]~q  & !\Selector72~4_combout ) ) ) ) # ( \regs[11][18]~q  & ( 
// !\Selector71~4_combout  & ( (!\Selector72~4_combout  & ((\regs[8][18]~q ))) # (\Selector72~4_combout  & (\regs[9][18]~q )) ) ) ) # ( !\regs[11][18]~q  & ( !\Selector71~4_combout  & ( (!\Selector72~4_combout  & ((\regs[8][18]~q ))) # (\Selector72~4_combout 
//  & (\regs[9][18]~q )) ) ) )

	.dataa(!\regs[9][18]~q ),
	.datab(!\regs[8][18]~q ),
	.datac(!\regs[10][18]~q ),
	.datad(!\Selector72~4_combout ),
	.datae(!\regs[11][18]~q ),
	.dataf(!\Selector71~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~2 .extended_lut = "off";
defparam \Mux13~2 .lut_mask = 64'h335533550F000FFF;
defparam \Mux13~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N0
cyclonev_lcell_comb \regs[2][18]~feeder (
// Equation(s):
// \regs[2][18]~feeder_combout  = ( \memin[18]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[18]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][18]~feeder .extended_lut = "off";
defparam \regs[2][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y14_N1
dffeas \regs[2][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][18] .is_wysiwyg = "true";
defparam \regs[2][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N18
cyclonev_lcell_comb \regs[3][18]~feeder (
// Equation(s):
// \regs[3][18]~feeder_combout  = ( \memin[18]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[18]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][18]~feeder .extended_lut = "off";
defparam \regs[3][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N19
dffeas \regs[3][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][18] .is_wysiwyg = "true";
defparam \regs[3][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N12
cyclonev_lcell_comb \regs[0][18]~feeder (
// Equation(s):
// \regs[0][18]~feeder_combout  = ( \memin[18]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[18]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][18]~feeder .extended_lut = "off";
defparam \regs[0][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N14
dffeas \regs[0][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][18] .is_wysiwyg = "true";
defparam \regs[0][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N8
dffeas \regs[1][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[18]~34_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][18] .is_wysiwyg = "true";
defparam \regs[1][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N48
cyclonev_lcell_comb \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = ( \Selector72~4_combout  & ( \Selector71~4_combout  & ( \regs[3][18]~q  ) ) ) # ( !\Selector72~4_combout  & ( \Selector71~4_combout  & ( \regs[2][18]~q  ) ) ) # ( \Selector72~4_combout  & ( !\Selector71~4_combout  & ( \regs[1][18]~q  ) 
// ) ) # ( !\Selector72~4_combout  & ( !\Selector71~4_combout  & ( \regs[0][18]~q  ) ) )

	.dataa(!\regs[2][18]~q ),
	.datab(!\regs[3][18]~q ),
	.datac(!\regs[0][18]~q ),
	.datad(!\regs[1][18]~q ),
	.datae(!\Selector72~4_combout ),
	.dataf(!\Selector71~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~0 .extended_lut = "off";
defparam \Mux13~0 .lut_mask = 64'h0F0F00FF55553333;
defparam \Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N1
dffeas \regs[13][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[18]~34_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][18] .is_wysiwyg = "true";
defparam \regs[13][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N20
dffeas \regs[15][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[18]~34_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][18] .is_wysiwyg = "true";
defparam \regs[15][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N46
dffeas \regs[12][18]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[18]~34_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][18]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[12][18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N44
dffeas \regs[14][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[18]~34_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][18] .is_wysiwyg = "true";
defparam \regs[14][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N42
cyclonev_lcell_comb \Mux13~3 (
// Equation(s):
// \Mux13~3_combout  = ( \regs[14][18]~q  & ( \Selector72~4_combout  & ( (!\Selector71~4_combout  & (\regs[13][18]~q )) # (\Selector71~4_combout  & ((\regs[15][18]~q ))) ) ) ) # ( !\regs[14][18]~q  & ( \Selector72~4_combout  & ( (!\Selector71~4_combout  & 
// (\regs[13][18]~q )) # (\Selector71~4_combout  & ((\regs[15][18]~q ))) ) ) ) # ( \regs[14][18]~q  & ( !\Selector72~4_combout  & ( (\regs[12][18]~DUPLICATE_q ) # (\Selector71~4_combout ) ) ) ) # ( !\regs[14][18]~q  & ( !\Selector72~4_combout  & ( 
// (!\Selector71~4_combout  & \regs[12][18]~DUPLICATE_q ) ) ) )

	.dataa(!\Selector71~4_combout ),
	.datab(!\regs[13][18]~q ),
	.datac(!\regs[15][18]~q ),
	.datad(!\regs[12][18]~DUPLICATE_q ),
	.datae(!\regs[14][18]~q ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~3 .extended_lut = "off";
defparam \Mux13~3 .lut_mask = 64'h00AA55FF27272727;
defparam \Mux13~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y15_N26
dffeas \regs[5][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[18]~34_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][18] .is_wysiwyg = "true";
defparam \regs[5][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N0
cyclonev_lcell_comb \regs[6][18]~feeder (
// Equation(s):
// \regs[6][18]~feeder_combout  = ( \memin[18]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[18]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][18]~feeder .extended_lut = "off";
defparam \regs[6][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y17_N1
dffeas \regs[6][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][18] .is_wysiwyg = "true";
defparam \regs[6][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N32
dffeas \regs[7][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[18]~34_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][18] .is_wysiwyg = "true";
defparam \regs[7][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y18_N56
dffeas \regs[4][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[18]~34_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][18] .is_wysiwyg = "true";
defparam \regs[4][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N30
cyclonev_lcell_comb \Mux13~1 (
// Equation(s):
// \Mux13~1_combout  = ( \regs[7][18]~q  & ( \regs[4][18]~q  & ( (!\Selector71~4_combout  & (((!\Selector72~4_combout )) # (\regs[5][18]~q ))) # (\Selector71~4_combout  & (((\Selector72~4_combout ) # (\regs[6][18]~q )))) ) ) ) # ( !\regs[7][18]~q  & ( 
// \regs[4][18]~q  & ( (!\Selector71~4_combout  & (((!\Selector72~4_combout )) # (\regs[5][18]~q ))) # (\Selector71~4_combout  & (((\regs[6][18]~q  & !\Selector72~4_combout )))) ) ) ) # ( \regs[7][18]~q  & ( !\regs[4][18]~q  & ( (!\Selector71~4_combout  & 
// (\regs[5][18]~q  & ((\Selector72~4_combout )))) # (\Selector71~4_combout  & (((\Selector72~4_combout ) # (\regs[6][18]~q )))) ) ) ) # ( !\regs[7][18]~q  & ( !\regs[4][18]~q  & ( (!\Selector71~4_combout  & (\regs[5][18]~q  & ((\Selector72~4_combout )))) # 
// (\Selector71~4_combout  & (((\regs[6][18]~q  & !\Selector72~4_combout )))) ) ) )

	.dataa(!\regs[5][18]~q ),
	.datab(!\regs[6][18]~q ),
	.datac(!\Selector71~4_combout ),
	.datad(!\Selector72~4_combout ),
	.datae(!\regs[7][18]~q ),
	.dataf(!\regs[4][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~1 .extended_lut = "off";
defparam \Mux13~1 .lut_mask = 64'h0350035FF350F35F;
defparam \Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N54
cyclonev_lcell_comb \Mux13~4 (
// Equation(s):
// \Mux13~4_combout  = ( \Mux13~3_combout  & ( \Mux13~1_combout  & ( ((!\Selector69~4_combout  & ((\Mux13~0_combout ))) # (\Selector69~4_combout  & (\Mux13~2_combout ))) # (\Selector70~4_combout ) ) ) ) # ( !\Mux13~3_combout  & ( \Mux13~1_combout  & ( 
// (!\Selector70~4_combout  & ((!\Selector69~4_combout  & ((\Mux13~0_combout ))) # (\Selector69~4_combout  & (\Mux13~2_combout )))) # (\Selector70~4_combout  & (!\Selector69~4_combout )) ) ) ) # ( \Mux13~3_combout  & ( !\Mux13~1_combout  & ( 
// (!\Selector70~4_combout  & ((!\Selector69~4_combout  & ((\Mux13~0_combout ))) # (\Selector69~4_combout  & (\Mux13~2_combout )))) # (\Selector70~4_combout  & (\Selector69~4_combout )) ) ) ) # ( !\Mux13~3_combout  & ( !\Mux13~1_combout  & ( 
// (!\Selector70~4_combout  & ((!\Selector69~4_combout  & ((\Mux13~0_combout ))) # (\Selector69~4_combout  & (\Mux13~2_combout )))) ) ) )

	.dataa(!\Selector70~4_combout ),
	.datab(!\Selector69~4_combout ),
	.datac(!\Mux13~2_combout ),
	.datad(!\Mux13~0_combout ),
	.datae(!\Mux13~3_combout ),
	.dataf(!\Mux13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~4 .extended_lut = "off";
defparam \Mux13~4 .lut_mask = 64'h028A139B46CE57DF;
defparam \Mux13~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N12
cyclonev_lcell_comb \Selector45~0 (
// Equation(s):
// \Selector45~0_combout  = ( \ShiftLeft0~0_combout  & ( \ShiftRight0~6_combout  & ( (A[31] & \IR[18]~DUPLICATE_q ) ) ) ) # ( !\ShiftLeft0~0_combout  & ( \ShiftRight0~6_combout  & ( (A[31] & \IR[18]~DUPLICATE_q ) ) ) ) # ( \ShiftLeft0~0_combout  & ( 
// !\ShiftRight0~6_combout  & ( (B[4] & ((!\IR[18]~DUPLICATE_q  & (\ShiftLeft0~11_combout )) # (\IR[18]~DUPLICATE_q  & ((A[31]))))) ) ) ) # ( !\ShiftLeft0~0_combout  & ( !\ShiftRight0~6_combout  & ( (B[4] & (A[31] & \IR[18]~DUPLICATE_q )) ) ) )

	.dataa(!\ShiftLeft0~11_combout ),
	.datab(!B[4]),
	.datac(!A[31]),
	.datad(!\IR[18]~DUPLICATE_q ),
	.datae(!\ShiftLeft0~0_combout ),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~0 .extended_lut = "off";
defparam \Selector45~0 .lut_mask = 64'h00031103000F000F;
defparam \Selector45~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N0
cyclonev_lcell_comb \ShiftLeft0~48 (
// Equation(s):
// \ShiftLeft0~48_combout  = ( B[2] & ( \ShiftLeft0~10_combout  & ( (\ShiftLeft0~15_combout ) # (\B[3]~DUPLICATE_q ) ) ) ) # ( !B[2] & ( \ShiftLeft0~10_combout  & ( (!\B[3]~DUPLICATE_q  & (\ShiftLeft0~14_combout )) # (\B[3]~DUPLICATE_q  & 
// ((\ShiftLeft0~16_combout ))) ) ) ) # ( B[2] & ( !\ShiftLeft0~10_combout  & ( (!\B[3]~DUPLICATE_q  & \ShiftLeft0~15_combout ) ) ) ) # ( !B[2] & ( !\ShiftLeft0~10_combout  & ( (!\B[3]~DUPLICATE_q  & (\ShiftLeft0~14_combout )) # (\B[3]~DUPLICATE_q  & 
// ((\ShiftLeft0~16_combout ))) ) ) )

	.dataa(!\B[3]~DUPLICATE_q ),
	.datab(!\ShiftLeft0~15_combout ),
	.datac(!\ShiftLeft0~14_combout ),
	.datad(!\ShiftLeft0~16_combout ),
	.datae(!B[2]),
	.dataf(!\ShiftLeft0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~48 .extended_lut = "off";
defparam \ShiftLeft0~48 .lut_mask = 64'h0A5F22220A5F7777;
defparam \ShiftLeft0~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N48
cyclonev_lcell_comb \Selector45~5 (
// Equation(s):
// \Selector45~5_combout  = ( \ShiftLeft0~48_combout  & ( \ShiftRight0~6_combout  & ( (\Selector63~3_combout  & \Selector45~0_combout ) ) ) ) # ( !\ShiftLeft0~48_combout  & ( \ShiftRight0~6_combout  & ( (\Selector63~3_combout  & \Selector45~0_combout ) ) ) ) 
// # ( \ShiftLeft0~48_combout  & ( !\ShiftRight0~6_combout  & ( (\Selector63~3_combout  & ((!\Selector44~0_combout ) # (\Selector45~0_combout ))) ) ) ) # ( !\ShiftLeft0~48_combout  & ( !\ShiftRight0~6_combout  & ( (\Selector63~3_combout  & 
// \Selector45~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Selector63~3_combout ),
	.datac(!\Selector44~0_combout ),
	.datad(!\Selector45~0_combout ),
	.datae(!\ShiftLeft0~48_combout ),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~5 .extended_lut = "off";
defparam \Selector45~5 .lut_mask = 64'h0033303300330033;
defparam \Selector45~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N6
cyclonev_lcell_comb \ShiftRight0~33 (
// Equation(s):
// \ShiftRight0~33_combout  = ( \ShiftRight0~22_combout  & ( \ShiftRight0~21_combout  & ( ((!B[2] & ((\ShiftRight0~32_combout ))) # (B[2] & (\ShiftRight0~20_combout ))) # (\B[3]~DUPLICATE_q ) ) ) ) # ( !\ShiftRight0~22_combout  & ( \ShiftRight0~21_combout  & 
// ( (!B[2] & (((\ShiftRight0~32_combout )) # (\B[3]~DUPLICATE_q ))) # (B[2] & (!\B[3]~DUPLICATE_q  & (\ShiftRight0~20_combout ))) ) ) ) # ( \ShiftRight0~22_combout  & ( !\ShiftRight0~21_combout  & ( (!B[2] & (!\B[3]~DUPLICATE_q  & ((\ShiftRight0~32_combout 
// )))) # (B[2] & (((\ShiftRight0~20_combout )) # (\B[3]~DUPLICATE_q ))) ) ) ) # ( !\ShiftRight0~22_combout  & ( !\ShiftRight0~21_combout  & ( (!\B[3]~DUPLICATE_q  & ((!B[2] & ((\ShiftRight0~32_combout ))) # (B[2] & (\ShiftRight0~20_combout )))) ) ) )

	.dataa(!B[2]),
	.datab(!\B[3]~DUPLICATE_q ),
	.datac(!\ShiftRight0~20_combout ),
	.datad(!\ShiftRight0~32_combout ),
	.datae(!\ShiftRight0~22_combout ),
	.dataf(!\ShiftRight0~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~33 .extended_lut = "off";
defparam \ShiftRight0~33 .lut_mask = 64'h048C159D26AE37BF;
defparam \ShiftRight0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N54
cyclonev_lcell_comb \Add2~41 (
// Equation(s):
// \Add2~41_sumout  = SUM(( \B[18]~DUPLICATE_q  ) + ( \A[18]~DUPLICATE_q  ) + ( \Add2~46  ))
// \Add2~42  = CARRY(( \B[18]~DUPLICATE_q  ) + ( \A[18]~DUPLICATE_q  ) + ( \Add2~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[18]~DUPLICATE_q ),
	.datad(!\B[18]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~41_sumout ),
	.cout(\Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \Add2~41 .extended_lut = "off";
defparam \Add2~41 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N54
cyclonev_lcell_comb \Selector45~4 (
// Equation(s):
// \Selector45~4_combout  = ( \Selector32~3_combout  & ( \Add2~41_sumout  & ( ((\ShiftRight0~33_combout  & (\Selector31~6_combout  & \Selector63~3_combout ))) # (\Selector44~4_combout ) ) ) ) # ( !\Selector32~3_combout  & ( \Add2~41_sumout  ) ) # ( 
// \Selector32~3_combout  & ( !\Add2~41_sumout  & ( (\ShiftRight0~33_combout  & (\Selector31~6_combout  & \Selector63~3_combout )) ) ) ) # ( !\Selector32~3_combout  & ( !\Add2~41_sumout  & ( (\ShiftRight0~33_combout  & (\Selector31~6_combout  & 
// \Selector63~3_combout )) ) ) )

	.dataa(!\ShiftRight0~33_combout ),
	.datab(!\Selector31~6_combout ),
	.datac(!\Selector63~3_combout ),
	.datad(!\Selector44~4_combout ),
	.datae(!\Selector32~3_combout ),
	.dataf(!\Add2~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~4 .extended_lut = "off";
defparam \Selector45~4 .lut_mask = 64'h01010101FFFF01FF;
defparam \Selector45~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N36
cyclonev_lcell_comb \Selector45~2 (
// Equation(s):
// \Selector45~2_combout  = ( \Selector32~0_combout  & ( (!\A[18]~DUPLICATE_q  & (\B[18]~DUPLICATE_q  & (!IR[27] $ (!IR[26])))) # (\A[18]~DUPLICATE_q  & (!IR[27] $ (((!IR[26]) # (\B[18]~DUPLICATE_q ))))) ) )

	.dataa(!IR[27]),
	.datab(!\A[18]~DUPLICATE_q ),
	.datac(!\B[18]~DUPLICATE_q ),
	.datad(!IR[26]),
	.datae(gnd),
	.dataf(!\Selector32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~2 .extended_lut = "off";
defparam \Selector45~2 .lut_mask = 64'h0000000015291529;
defparam \Selector45~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N24
cyclonev_lcell_comb \Selector45~1 (
// Equation(s):
// \Selector45~1_combout  = ( \B[18]~DUPLICATE_q  & ( \A[18]~DUPLICATE_q  & ( (!\IR[21]~DUPLICATE_q  & ((\Selector21~0_combout ))) # (\IR[21]~DUPLICATE_q  & (\Selector44~2_combout )) ) ) ) # ( !\B[18]~DUPLICATE_q  & ( \A[18]~DUPLICATE_q  & ( 
// (!\IR[21]~DUPLICATE_q  & (\IR[18]~DUPLICATE_q  & (\Selector44~2_combout ))) # (\IR[21]~DUPLICATE_q  & (((!\IR[18]~DUPLICATE_q  & \Selector44~2_combout )) # (\Selector21~0_combout ))) ) ) ) # ( \B[18]~DUPLICATE_q  & ( !\A[18]~DUPLICATE_q  & ( 
// (!\IR[21]~DUPLICATE_q  & (\IR[18]~DUPLICATE_q  & (\Selector44~2_combout ))) # (\IR[21]~DUPLICATE_q  & (((!\IR[18]~DUPLICATE_q  & \Selector44~2_combout )) # (\Selector21~0_combout ))) ) ) ) # ( !\B[18]~DUPLICATE_q  & ( !\A[18]~DUPLICATE_q  & ( 
// (!\IR[21]~DUPLICATE_q  & ((\Selector21~0_combout ) # (\Selector44~2_combout ))) ) ) )

	.dataa(!\IR[21]~DUPLICATE_q ),
	.datab(!\IR[18]~DUPLICATE_q ),
	.datac(!\Selector44~2_combout ),
	.datad(!\Selector21~0_combout ),
	.datae(!\B[18]~DUPLICATE_q ),
	.dataf(!\A[18]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~1 .extended_lut = "off";
defparam \Selector45~1 .lut_mask = 64'h0AAA0657065705AF;
defparam \Selector45~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N30
cyclonev_lcell_comb \Selector45~6 (
// Equation(s):
// \Selector45~6_combout  = ( \Add2~41_sumout  & ( (!\Selector45~2_combout  & ((!\Selector56~0_combout  & ((\Selector32~3_combout ))) # (\Selector56~0_combout  & (!\Selector45~1_combout )))) ) ) # ( !\Add2~41_sumout  & ( (!\Selector45~2_combout  & 
// ((!\Selector56~0_combout ) # (!\Selector45~1_combout ))) ) )

	.dataa(!\Selector45~2_combout ),
	.datab(!\Selector56~0_combout ),
	.datac(!\Selector45~1_combout ),
	.datad(!\Selector32~3_combout ),
	.datae(gnd),
	.dataf(!\Add2~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~6 .extended_lut = "off";
defparam \Selector45~6 .lut_mask = 64'hA8A8A8A820A820A8;
defparam \Selector45~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N6
cyclonev_lcell_comb \Selector45~3 (
// Equation(s):
// \Selector45~3_combout  = ( \Selector45~4_combout  & ( \Selector45~6_combout  & ( !\Selector56~0_combout  ) ) ) # ( !\Selector45~4_combout  & ( \Selector45~6_combout  & ( (!\Selector56~0_combout ) # ((!\Selector45~5_combout  & ((!\Selector44~3_combout ) # 
// (!\Add1~41_sumout )))) ) ) )

	.dataa(!\Selector56~0_combout ),
	.datab(!\Selector44~3_combout ),
	.datac(!\Add1~41_sumout ),
	.datad(!\Selector45~5_combout ),
	.datae(!\Selector45~4_combout ),
	.dataf(!\Selector45~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~3 .extended_lut = "off";
defparam \Selector45~3 .lut_mask = 64'h00000000FEAAAAAA;
defparam \Selector45~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N51
cyclonev_lcell_comb \memin[18]~34 (
// Equation(s):
// \memin[18]~34_combout  = ( \Mux13~4_combout  & ( \Selector45~3_combout  & ( ((!\memin[18]~33_combout ) # (\memin[18]~32_combout )) # (\WideOr23~0_combout ) ) ) ) # ( !\Mux13~4_combout  & ( \Selector45~3_combout  & ( (!\memin[18]~33_combout ) # 
// (\memin[18]~32_combout ) ) ) ) # ( \Mux13~4_combout  & ( !\Selector45~3_combout  & ( ((!\memin[18]~33_combout ) # ((\WideOr19~0_combout ) # (\memin[18]~32_combout ))) # (\WideOr23~0_combout ) ) ) ) # ( !\Mux13~4_combout  & ( !\Selector45~3_combout  & ( 
// (!\memin[18]~33_combout ) # ((\WideOr19~0_combout ) # (\memin[18]~32_combout )) ) ) )

	.dataa(!\WideOr23~0_combout ),
	.datab(!\memin[18]~33_combout ),
	.datac(!\memin[18]~32_combout ),
	.datad(!\WideOr19~0_combout ),
	.datae(!\Mux13~4_combout ),
	.dataf(!\Selector45~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[18]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[18]~34 .extended_lut = "off";
defparam \memin[18]~34 .lut_mask = 64'hCFFFDFFFCFCFDFDF;
defparam \memin[18]~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y20_N38
dffeas \A[18]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[18]~34_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[18]~DUPLICATE .is_wysiwyg = "true";
defparam \A[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y19_N48
cyclonev_lcell_comb \Selector44~7 (
// Equation(s):
// \Selector44~7_combout  = ( B[19] & ( IR[26] & ( !IR[27] $ (\A[19]~DUPLICATE_q ) ) ) ) # ( !B[19] & ( IR[26] & ( (!IR[27] & \A[19]~DUPLICATE_q ) ) ) ) # ( B[19] & ( !IR[26] & ( IR[27] ) ) ) # ( !B[19] & ( !IR[26] & ( (IR[27] & \A[19]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!IR[27]),
	.datac(!\A[19]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!B[19]),
	.dataf(!IR[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~7 .extended_lut = "off";
defparam \Selector44~7 .lut_mask = 64'h030333330C0CC3C3;
defparam \Selector44~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N15
cyclonev_lcell_comb \Selector44~8 (
// Equation(s):
// \Selector44~8_combout  = ( \Selector44~7_combout  & ( ((!\Selector32~3_combout  & \Add2~37_sumout )) # (\Selector32~0_combout ) ) ) # ( !\Selector44~7_combout  & ( (!\Selector32~3_combout  & \Add2~37_sumout ) ) )

	.dataa(!\Selector32~3_combout ),
	.datab(gnd),
	.datac(!\Selector32~0_combout ),
	.datad(!\Add2~37_sumout ),
	.datae(gnd),
	.dataf(!\Selector44~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~8 .extended_lut = "off";
defparam \Selector44~8 .lut_mask = 64'h00AA00AA0FAF0FAF;
defparam \Selector44~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y19_N58
dffeas \PC[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~21_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[19]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[19] .is_wysiwyg = "true";
defparam \PC[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N42
cyclonev_lcell_comb \dmem_rtl_0_bypass[68]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[68]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[68]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[68]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[68]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[68]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y16_N44
dffeas \dmem_rtl_0_bypass[68] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[68]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[68] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[68] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y16_N40
dffeas \dmem_rtl_0_bypass[67] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[19]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[67]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[67] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[67] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y14_N35
dffeas \dmem~20 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[19]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~20 .is_wysiwyg = "true";
defparam \dmem~20 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\dmem~72_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~72_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[19]~31_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020208000006120008810000000000000000";
// synopsys translate_on

// Location: M10K_X30_Y6_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a51 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[19]~31_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N3
cyclonev_lcell_comb \dmem~48 (
// Equation(s):
// \dmem~48_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout  & ( (\dmem~0DUPLICATE_q ) # (\dmem~20_q ) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout  & ( (!\dmem~0DUPLICATE_q  & ((\dmem~20_q ))) # (\dmem~0DUPLICATE_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a51~portbdataout  & ( (!\dmem~0DUPLICATE_q  & ((\dmem~20_q ))) # (\dmem~0DUPLICATE_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a51~portbdataout  & ( (\dmem~20_q  & !\dmem~0DUPLICATE_q ) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(gnd),
	.datac(!\dmem~20_q ),
	.datad(!\dmem~0DUPLICATE_q ),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a51~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~48 .extended_lut = "off";
defparam \dmem~48 .lut_mask = 64'h0F000FAA0F550FFF;
defparam \dmem~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N12
cyclonev_lcell_comb \dmem~49 (
// Equation(s):
// \dmem~49_combout  = ( \dmem~48_combout  & ( ((dmem_rtl_0_bypass[68] & !\dmem~39_combout )) # (dmem_rtl_0_bypass[67]) ) ) # ( !\dmem~48_combout  & ( (dmem_rtl_0_bypass[67] & ((!dmem_rtl_0_bypass[68]) # (\dmem~39_combout ))) ) )

	.dataa(gnd),
	.datab(!dmem_rtl_0_bypass[68]),
	.datac(!\dmem~39_combout ),
	.datad(!dmem_rtl_0_bypass[67]),
	.datae(gnd),
	.dataf(!\dmem~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~49 .extended_lut = "off";
defparam \dmem~49 .lut_mask = 64'h00CF00CF30FF30FF;
defparam \dmem~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N6
cyclonev_lcell_comb \memin[19]~30 (
// Equation(s):
// \memin[19]~30_combout  = ( \dmem~49_combout  & ( (!\memin[17]~6_combout  & (!\memin[4]~1_combout  & ((!PC[19]) # (!\DrPC~0_combout )))) ) ) # ( !\dmem~49_combout  & ( (!\memin[17]~6_combout  & ((!PC[19]) # (!\DrPC~0_combout ))) ) )

	.dataa(!PC[19]),
	.datab(!\DrPC~0_combout ),
	.datac(!\memin[17]~6_combout ),
	.datad(!\memin[4]~1_combout ),
	.datae(gnd),
	.dataf(!\dmem~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[19]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[19]~30 .extended_lut = "off";
defparam \memin[19]~30 .lut_mask = 64'hE0E0E0E0E000E000;
defparam \memin[19]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y19_N42
cyclonev_lcell_comb \Selector44~5 (
// Equation(s):
// \Selector44~5_combout  = ( B[19] & ( \Selector44~2_combout  & ( (!\IR[21]~DUPLICATE_q  & ((!\A[19]~DUPLICATE_q  & ((\IR[18]~DUPLICATE_q ))) # (\A[19]~DUPLICATE_q  & (\Selector21~0_combout )))) # (\IR[21]~DUPLICATE_q  & (((!\IR[18]~DUPLICATE_q ) # 
// (\A[19]~DUPLICATE_q )) # (\Selector21~0_combout ))) ) ) ) # ( !B[19] & ( \Selector44~2_combout  & ( (!\IR[21]~DUPLICATE_q  & (((!\A[19]~DUPLICATE_q ) # (\IR[18]~DUPLICATE_q )))) # (\IR[21]~DUPLICATE_q  & (\A[19]~DUPLICATE_q  & ((!\IR[18]~DUPLICATE_q ) # 
// (\Selector21~0_combout )))) ) ) ) # ( B[19] & ( !\Selector44~2_combout  & ( (\Selector21~0_combout  & (!\IR[21]~DUPLICATE_q  $ (!\A[19]~DUPLICATE_q ))) ) ) ) # ( !B[19] & ( !\Selector44~2_combout  & ( (\Selector21~0_combout  & (!\IR[21]~DUPLICATE_q  $ 
// (\A[19]~DUPLICATE_q ))) ) ) )

	.dataa(!\IR[21]~DUPLICATE_q ),
	.datab(!\Selector21~0_combout ),
	.datac(!\A[19]~DUPLICATE_q ),
	.datad(!\IR[18]~DUPLICATE_q ),
	.datae(!B[19]),
	.dataf(!\Selector44~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~5 .extended_lut = "off";
defparam \Selector44~5 .lut_mask = 64'h21211212A5AB57B7;
defparam \Selector44~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N0
cyclonev_lcell_comb \Selector44~11 (
// Equation(s):
// \Selector44~11_combout  = (\Selector44~4_combout  & \Add2~37_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector44~4_combout ),
	.datad(!\Add2~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~11 .extended_lut = "off";
defparam \Selector44~11 .lut_mask = 64'h000F000F000F000F;
defparam \Selector44~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y18_N54
cyclonev_lcell_comb \ShiftRight0~31 (
// Equation(s):
// \ShiftRight0~31_combout  = ( \ShiftRight0~19_combout  & ( \ShiftRight0~18_combout  & ( (!B[2] & (((\ShiftRight0~30_combout )) # (\B[3]~DUPLICATE_q ))) # (B[2] & ((!\B[3]~DUPLICATE_q ) # ((A[31])))) ) ) ) # ( !\ShiftRight0~19_combout  & ( 
// \ShiftRight0~18_combout  & ( (!B[2] & (((\ShiftRight0~30_combout )) # (\B[3]~DUPLICATE_q ))) # (B[2] & (\B[3]~DUPLICATE_q  & (A[31]))) ) ) ) # ( \ShiftRight0~19_combout  & ( !\ShiftRight0~18_combout  & ( (!B[2] & (!\B[3]~DUPLICATE_q  & 
// ((\ShiftRight0~30_combout )))) # (B[2] & ((!\B[3]~DUPLICATE_q ) # ((A[31])))) ) ) ) # ( !\ShiftRight0~19_combout  & ( !\ShiftRight0~18_combout  & ( (!B[2] & (!\B[3]~DUPLICATE_q  & ((\ShiftRight0~30_combout )))) # (B[2] & (\B[3]~DUPLICATE_q  & (A[31]))) ) 
// ) )

	.dataa(!B[2]),
	.datab(!\B[3]~DUPLICATE_q ),
	.datac(!A[31]),
	.datad(!\ShiftRight0~30_combout ),
	.datae(!\ShiftRight0~19_combout ),
	.dataf(!\ShiftRight0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~31 .extended_lut = "off";
defparam \ShiftRight0~31 .lut_mask = 64'h018945CD23AB67EF;
defparam \ShiftRight0~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N0
cyclonev_lcell_comb \ShiftLeft0~47 (
// Equation(s):
// \ShiftLeft0~47_combout  = ( \ShiftLeft0~6_combout  & ( \ShiftLeft0~8_combout  & ( (!\B[2]~DUPLICATE_q ) # ((!\B[3]~DUPLICATE_q  & (\ShiftLeft0~7_combout )) # (\B[3]~DUPLICATE_q  & ((\ShiftLeft0~2_combout )))) ) ) ) # ( !\ShiftLeft0~6_combout  & ( 
// \ShiftLeft0~8_combout  & ( (!\B[3]~DUPLICATE_q  & (\ShiftLeft0~7_combout  & (\B[2]~DUPLICATE_q ))) # (\B[3]~DUPLICATE_q  & (((!\B[2]~DUPLICATE_q ) # (\ShiftLeft0~2_combout )))) ) ) ) # ( \ShiftLeft0~6_combout  & ( !\ShiftLeft0~8_combout  & ( 
// (!\B[3]~DUPLICATE_q  & (((!\B[2]~DUPLICATE_q )) # (\ShiftLeft0~7_combout ))) # (\B[3]~DUPLICATE_q  & (((\B[2]~DUPLICATE_q  & \ShiftLeft0~2_combout )))) ) ) ) # ( !\ShiftLeft0~6_combout  & ( !\ShiftLeft0~8_combout  & ( (\B[2]~DUPLICATE_q  & 
// ((!\B[3]~DUPLICATE_q  & (\ShiftLeft0~7_combout )) # (\B[3]~DUPLICATE_q  & ((\ShiftLeft0~2_combout ))))) ) ) )

	.dataa(!\ShiftLeft0~7_combout ),
	.datab(!\B[3]~DUPLICATE_q ),
	.datac(!\B[2]~DUPLICATE_q ),
	.datad(!\ShiftLeft0~2_combout ),
	.datae(!\ShiftLeft0~6_combout ),
	.dataf(!\ShiftLeft0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~47 .extended_lut = "off";
defparam \ShiftLeft0~47 .lut_mask = 64'h0407C4C73437F4F7;
defparam \ShiftLeft0~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N42
cyclonev_lcell_comb \Selector44~9 (
// Equation(s):
// \Selector44~9_combout  = ( \ShiftLeft0~47_combout  & ( \ShiftRight0~6_combout  & ( (\IR[18]~DUPLICATE_q  & \A[31]~DUPLICATE_q ) ) ) ) # ( !\ShiftLeft0~47_combout  & ( \ShiftRight0~6_combout  & ( (\IR[18]~DUPLICATE_q  & \A[31]~DUPLICATE_q ) ) ) ) # ( 
// \ShiftLeft0~47_combout  & ( !\ShiftRight0~6_combout  & ( (!\IR[18]~DUPLICATE_q ) # ((!B[4] & (\ShiftRight0~31_combout )) # (B[4] & ((\A[31]~DUPLICATE_q )))) ) ) ) # ( !\ShiftLeft0~47_combout  & ( !\ShiftRight0~6_combout  & ( (!B[4] & 
// (\ShiftRight0~31_combout  & (\IR[18]~DUPLICATE_q ))) # (B[4] & (((!\IR[18]~DUPLICATE_q ) # (\A[31]~DUPLICATE_q )))) ) ) )

	.dataa(!\ShiftRight0~31_combout ),
	.datab(!B[4]),
	.datac(!\IR[18]~DUPLICATE_q ),
	.datad(!\A[31]~DUPLICATE_q ),
	.datae(!\ShiftLeft0~47_combout ),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~9 .extended_lut = "off";
defparam \Selector44~9 .lut_mask = 64'h3437F4F7000F000F;
defparam \Selector44~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N0
cyclonev_lcell_comb \Selector44~10 (
// Equation(s):
// \Selector44~10_combout  = ( \ShiftLeft0~3_combout  & ( \Selector44~9_combout  & ( (\Selector63~3_combout  & (((!B[4]) # (\ShiftLeft0~0_combout )) # (\IR[18]~DUPLICATE_q ))) ) ) ) # ( !\ShiftLeft0~3_combout  & ( \Selector44~9_combout  & ( 
// (\Selector63~3_combout  & ((!B[4]) # (\IR[18]~DUPLICATE_q ))) ) ) )

	.dataa(!\Selector63~3_combout ),
	.datab(!\IR[18]~DUPLICATE_q ),
	.datac(!\ShiftLeft0~0_combout ),
	.datad(!B[4]),
	.datae(!\ShiftLeft0~3_combout ),
	.dataf(!\Selector44~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~10 .extended_lut = "off";
defparam \Selector44~10 .lut_mask = 64'h0000000055115515;
defparam \Selector44~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N54
cyclonev_lcell_comb \Selector44~6 (
// Equation(s):
// \Selector44~6_combout  = ( \Selector44~11_combout  & ( \Selector44~10_combout  & ( \Selector56~0_combout  ) ) ) # ( !\Selector44~11_combout  & ( \Selector44~10_combout  & ( \Selector56~0_combout  ) ) ) # ( \Selector44~11_combout  & ( 
// !\Selector44~10_combout  & ( \Selector56~0_combout  ) ) ) # ( !\Selector44~11_combout  & ( !\Selector44~10_combout  & ( (\Selector56~0_combout  & (((\Selector44~3_combout  & \Add1~37_sumout )) # (\Selector44~5_combout ))) ) ) )

	.dataa(!\Selector44~5_combout ),
	.datab(!\Selector56~0_combout ),
	.datac(!\Selector44~3_combout ),
	.datad(!\Add1~37_sumout ),
	.datae(!\Selector44~11_combout ),
	.dataf(!\Selector44~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~6 .extended_lut = "off";
defparam \Selector44~6 .lut_mask = 64'h1113333333333333;
defparam \Selector44~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N30
cyclonev_lcell_comb \memin[19]~31 (
// Equation(s):
// \memin[19]~31_combout  = ( \memin[19]~30_combout  & ( \Selector44~6_combout  & ( ((\WideOr23~0_combout  & \Mux12~4_combout )) # (\WideOr19~0_combout ) ) ) ) # ( !\memin[19]~30_combout  & ( \Selector44~6_combout  ) ) # ( \memin[19]~30_combout  & ( 
// !\Selector44~6_combout  & ( (!\WideOr19~0_combout  & (\WideOr23~0_combout  & (\Mux12~4_combout ))) # (\WideOr19~0_combout  & (((\WideOr23~0_combout  & \Mux12~4_combout )) # (\Selector44~8_combout ))) ) ) ) # ( !\memin[19]~30_combout  & ( 
// !\Selector44~6_combout  ) )

	.dataa(!\WideOr19~0_combout ),
	.datab(!\WideOr23~0_combout ),
	.datac(!\Mux12~4_combout ),
	.datad(!\Selector44~8_combout ),
	.datae(!\memin[19]~30_combout ),
	.dataf(!\Selector44~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[19]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[19]~31 .extended_lut = "off";
defparam \memin[19]~31 .lut_mask = 64'hFFFF0357FFFF5757;
defparam \memin[19]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N5
dffeas \MAR[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[19]~31_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[19]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[19] .is_wysiwyg = "true";
defparam \MAR[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N58
dffeas \MAR[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[16]~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[16]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[16] .is_wysiwyg = "true";
defparam \MAR[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N56
dffeas \MAR[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[18]~34_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[18]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[18] .is_wysiwyg = "true";
defparam \MAR[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N16
dffeas \MAR[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[17]~36_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[17]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[17] .is_wysiwyg = "true";
defparam \MAR[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N54
cyclonev_lcell_comb \WideNor0~2 (
// Equation(s):
// \WideNor0~2_combout  = ( !MAR[18] & ( !MAR[17] & ( (!MAR[19] & !MAR[16]) ) ) )

	.dataa(!MAR[19]),
	.datab(gnd),
	.datac(!MAR[16]),
	.datad(gnd),
	.datae(!MAR[18]),
	.dataf(!MAR[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~2 .extended_lut = "off";
defparam \WideNor0~2 .lut_mask = 64'hA0A0000000000000;
defparam \WideNor0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N0
cyclonev_lcell_comb \dmem~72 (
// Equation(s):
// \dmem~72_combout  = ( !\MAR[15]~DUPLICATE_q  & ( \WideNor0~0_combout  & ( (\WideNor0~2_combout  & (\MemWE~0_combout  & (\WideNor0~1_combout  & \WideNor0~3_combout ))) ) ) )

	.dataa(!\WideNor0~2_combout ),
	.datab(!\MemWE~0_combout ),
	.datac(!\WideNor0~1_combout ),
	.datad(!\WideNor0~3_combout ),
	.datae(!\MAR[15]~DUPLICATE_q ),
	.dataf(!\WideNor0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~72 .extended_lut = "off";
defparam \dmem~72 .lut_mask = 64'h0000000000010000;
defparam \dmem~72 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\dmem~72_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~72_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[14]~93_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000002020940401433081800FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X51_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[14]~93_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N6
cyclonev_lcell_comb \dmem~66 (
// Equation(s):
// \dmem~66_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a46~portbdataout  & ( (!\dmem~0_q  & (!\dmem~15_q )) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a14~portbdataout )))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout  & ( (!\dmem~0_q  & (!\dmem~15_q )) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a14~portbdataout  & !\dmem_rtl_0|auto_generated|address_reg_b [0])))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem~15_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~66 .extended_lut = "off";
defparam \dmem~66 .lut_mask = 64'h8D888D888DDD8DDD;
defparam \dmem~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N18
cyclonev_lcell_comb \memin[14]~91 (
// Equation(s):
// \memin[14]~91_combout  = ( \dmem~66_combout  & ( (\memin[4]~1_combout  & ((!dmem_rtl_0_bypass[57]) # ((dmem_rtl_0_bypass[58] & !\dmem~39_combout )))) ) ) # ( !\dmem~66_combout  & ( (!dmem_rtl_0_bypass[57] & (\memin[4]~1_combout  & 
// ((!dmem_rtl_0_bypass[58]) # (\dmem~39_combout )))) ) )

	.dataa(!dmem_rtl_0_bypass[58]),
	.datab(!dmem_rtl_0_bypass[57]),
	.datac(!\memin[4]~1_combout ),
	.datad(!\dmem~39_combout ),
	.datae(gnd),
	.dataf(!\dmem~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[14]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[14]~91 .extended_lut = "off";
defparam \memin[14]~91 .lut_mask = 64'h080C080C0D0C0D0C;
defparam \memin[14]~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N54
cyclonev_lcell_comb \memin[14]~92 (
// Equation(s):
// \memin[14]~92_combout  = ( !PC[14] & ( \DrPC~0_combout  & ( (!\ShOff~0_combout  & ((!\IR[22]~DUPLICATE_q ) # ((!\WideOr21~0_combout )))) # (\ShOff~0_combout  & (!IR[20] & ((!\IR[22]~DUPLICATE_q ) # (!\WideOr21~0_combout )))) ) ) ) # ( PC[14] & ( 
// !\DrPC~0_combout  & ( (!\ShOff~0_combout  & ((!\IR[22]~DUPLICATE_q ) # ((!\WideOr21~0_combout )))) # (\ShOff~0_combout  & (!IR[20] & ((!\IR[22]~DUPLICATE_q ) # (!\WideOr21~0_combout )))) ) ) ) # ( !PC[14] & ( !\DrPC~0_combout  & ( (!\ShOff~0_combout  & 
// ((!\IR[22]~DUPLICATE_q ) # ((!\WideOr21~0_combout )))) # (\ShOff~0_combout  & (!IR[20] & ((!\IR[22]~DUPLICATE_q ) # (!\WideOr21~0_combout )))) ) ) )

	.dataa(!\ShOff~0_combout ),
	.datab(!\IR[22]~DUPLICATE_q ),
	.datac(!\WideOr21~0_combout ),
	.datad(!IR[20]),
	.datae(!PC[14]),
	.dataf(!\DrPC~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[14]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[14]~92 .extended_lut = "off";
defparam \memin[14]~92 .lut_mask = 64'hFCA8FCA8FCA80000;
defparam \memin[14]~92 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N25
dffeas \regs[15][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[14]~93_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][14] .is_wysiwyg = "true";
defparam \regs[15][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N21
cyclonev_lcell_comb \regs[13][14]~feeder (
// Equation(s):
// \regs[13][14]~feeder_combout  = ( \memin[14]~93_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[14]~93_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][14]~feeder .extended_lut = "off";
defparam \regs[13][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N22
dffeas \regs[13][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][14] .is_wysiwyg = "true";
defparam \regs[13][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N27
cyclonev_lcell_comb \regs[12][14]~feeder (
// Equation(s):
// \regs[12][14]~feeder_combout  = ( \memin[14]~93_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[14]~93_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][14]~feeder .extended_lut = "off";
defparam \regs[12][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N28
dffeas \regs[12][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][14] .is_wysiwyg = "true";
defparam \regs[12][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N7
dffeas \regs[14][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[14]~93_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][14] .is_wysiwyg = "true";
defparam \regs[14][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N30
cyclonev_lcell_comb \Mux17~3 (
// Equation(s):
// \Mux17~3_combout  = ( \Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[15][14]~q  ) ) ) # ( !\Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[13][14]~q  ) ) ) # ( \Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[14][14]~q 
//  ) ) ) # ( !\Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[12][14]~q  ) ) )

	.dataa(!\regs[15][14]~q ),
	.datab(!\regs[13][14]~q ),
	.datac(!\regs[12][14]~q ),
	.datad(!\regs[14][14]~q ),
	.datae(!\Selector71~4_combout ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~3 .extended_lut = "off";
defparam \Mux17~3 .lut_mask = 64'h0F0F00FF33335555;
defparam \Mux17~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N5
dffeas \regs[7][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[14]~93_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][14] .is_wysiwyg = "true";
defparam \regs[7][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N54
cyclonev_lcell_comb \regs[5][14]~feeder (
// Equation(s):
// \regs[5][14]~feeder_combout  = ( \memin[14]~93_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[14]~93_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][14]~feeder .extended_lut = "off";
defparam \regs[5][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N56
dffeas \regs[5][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[5][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][14] .is_wysiwyg = "true";
defparam \regs[5][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N7
dffeas \regs[4][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[14]~93_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][14] .is_wysiwyg = "true";
defparam \regs[4][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y11_N2
dffeas \regs[6][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[14]~93_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][14] .is_wysiwyg = "true";
defparam \regs[6][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N18
cyclonev_lcell_comb \Mux17~1 (
// Equation(s):
// \Mux17~1_combout  = ( \Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[7][14]~q  ) ) ) # ( !\Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[5][14]~q  ) ) ) # ( \Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[6][14]~q  ) 
// ) ) # ( !\Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[4][14]~q  ) ) )

	.dataa(!\regs[7][14]~q ),
	.datab(!\regs[5][14]~q ),
	.datac(!\regs[4][14]~q ),
	.datad(!\regs[6][14]~q ),
	.datae(!\Selector71~4_combout ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~1 .extended_lut = "off";
defparam \Mux17~1 .lut_mask = 64'h0F0F00FF33335555;
defparam \Mux17~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N7
dffeas \regs[0][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[14]~93_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][14] .is_wysiwyg = "true";
defparam \regs[0][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N12
cyclonev_lcell_comb \regs[1][14]~feeder (
// Equation(s):
// \regs[1][14]~feeder_combout  = ( \memin[14]~93_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[14]~93_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][14]~feeder .extended_lut = "off";
defparam \regs[1][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N14
dffeas \regs[1][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[1][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][14] .is_wysiwyg = "true";
defparam \regs[1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N58
dffeas \regs[2][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[14]~93_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][14] .is_wysiwyg = "true";
defparam \regs[2][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N19
dffeas \regs[3][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[14]~93_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][14] .is_wysiwyg = "true";
defparam \regs[3][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N3
cyclonev_lcell_comb \Mux17~0 (
// Equation(s):
// \Mux17~0_combout  = ( \Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[3][14]~q  ) ) ) # ( !\Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[1][14]~q  ) ) ) # ( \Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[2][14]~q  ) 
// ) ) # ( !\Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[0][14]~q  ) ) )

	.dataa(!\regs[0][14]~q ),
	.datab(!\regs[1][14]~q ),
	.datac(!\regs[2][14]~q ),
	.datad(!\regs[3][14]~q ),
	.datae(!\Selector71~4_combout ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~0 .extended_lut = "off";
defparam \Mux17~0 .lut_mask = 64'h55550F0F333300FF;
defparam \Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N27
cyclonev_lcell_comb \regs[9][14]~feeder (
// Equation(s):
// \regs[9][14]~feeder_combout  = ( \memin[14]~93_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[14]~93_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][14]~feeder .extended_lut = "off";
defparam \regs[9][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N28
dffeas \regs[9][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][14] .is_wysiwyg = "true";
defparam \regs[9][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N48
cyclonev_lcell_comb \regs[8][14]~feeder (
// Equation(s):
// \regs[8][14]~feeder_combout  = ( \memin[14]~93_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[14]~93_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][14]~feeder .extended_lut = "off";
defparam \regs[8][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N49
dffeas \regs[8][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][14] .is_wysiwyg = "true";
defparam \regs[8][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N50
dffeas \regs[10][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[14]~93_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][14] .is_wysiwyg = "true";
defparam \regs[10][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N44
dffeas \regs[11][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[14]~93_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][14] .is_wysiwyg = "true";
defparam \regs[11][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N42
cyclonev_lcell_comb \Mux17~2 (
// Equation(s):
// \Mux17~2_combout  = ( \regs[11][14]~q  & ( \Selector72~4_combout  & ( (\Selector71~4_combout ) # (\regs[9][14]~q ) ) ) ) # ( !\regs[11][14]~q  & ( \Selector72~4_combout  & ( (\regs[9][14]~q  & !\Selector71~4_combout ) ) ) ) # ( \regs[11][14]~q  & ( 
// !\Selector72~4_combout  & ( (!\Selector71~4_combout  & (\regs[8][14]~q )) # (\Selector71~4_combout  & ((\regs[10][14]~q ))) ) ) ) # ( !\regs[11][14]~q  & ( !\Selector72~4_combout  & ( (!\Selector71~4_combout  & (\regs[8][14]~q )) # (\Selector71~4_combout  
// & ((\regs[10][14]~q ))) ) ) )

	.dataa(!\regs[9][14]~q ),
	.datab(!\regs[8][14]~q ),
	.datac(!\regs[10][14]~q ),
	.datad(!\Selector71~4_combout ),
	.datae(!\regs[11][14]~q ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~2 .extended_lut = "off";
defparam \Mux17~2 .lut_mask = 64'h330F330F550055FF;
defparam \Mux17~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N39
cyclonev_lcell_comb \Mux17~4 (
// Equation(s):
// \Mux17~4_combout  = ( \Mux17~0_combout  & ( \Mux17~2_combout  & ( (!\Selector70~4_combout ) # ((!\Selector69~4_combout  & ((\Mux17~1_combout ))) # (\Selector69~4_combout  & (\Mux17~3_combout ))) ) ) ) # ( !\Mux17~0_combout  & ( \Mux17~2_combout  & ( 
// (!\Selector69~4_combout  & (\Selector70~4_combout  & ((\Mux17~1_combout )))) # (\Selector69~4_combout  & ((!\Selector70~4_combout ) # ((\Mux17~3_combout )))) ) ) ) # ( \Mux17~0_combout  & ( !\Mux17~2_combout  & ( (!\Selector69~4_combout  & 
// ((!\Selector70~4_combout ) # ((\Mux17~1_combout )))) # (\Selector69~4_combout  & (\Selector70~4_combout  & (\Mux17~3_combout ))) ) ) ) # ( !\Mux17~0_combout  & ( !\Mux17~2_combout  & ( (\Selector70~4_combout  & ((!\Selector69~4_combout  & 
// ((\Mux17~1_combout ))) # (\Selector69~4_combout  & (\Mux17~3_combout )))) ) ) )

	.dataa(!\Selector69~4_combout ),
	.datab(!\Selector70~4_combout ),
	.datac(!\Mux17~3_combout ),
	.datad(!\Mux17~1_combout ),
	.datae(!\Mux17~0_combout ),
	.dataf(!\Mux17~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~4 .extended_lut = "off";
defparam \Mux17~4 .lut_mask = 64'h012389AB4567CDEF;
defparam \Mux17~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y20_N24
cyclonev_lcell_comb \ShiftRight0~60 (
// Equation(s):
// \ShiftRight0~60_combout  = ( \ShiftRight0~44_combout  & ( \ShiftRight0~20_combout  & ( (!B[2]) # ((!B[3] & (\ShiftRight0~32_combout )) # (B[3] & ((\ShiftRight0~21_combout )))) ) ) ) # ( !\ShiftRight0~44_combout  & ( \ShiftRight0~20_combout  & ( (!B[3] & 
// (\ShiftRight0~32_combout  & ((B[2])))) # (B[3] & (((!B[2]) # (\ShiftRight0~21_combout )))) ) ) ) # ( \ShiftRight0~44_combout  & ( !\ShiftRight0~20_combout  & ( (!B[3] & (((!B[2])) # (\ShiftRight0~32_combout ))) # (B[3] & (((\ShiftRight0~21_combout  & 
// B[2])))) ) ) ) # ( !\ShiftRight0~44_combout  & ( !\ShiftRight0~20_combout  & ( (B[2] & ((!B[3] & (\ShiftRight0~32_combout )) # (B[3] & ((\ShiftRight0~21_combout ))))) ) ) )

	.dataa(!B[3]),
	.datab(!\ShiftRight0~32_combout ),
	.datac(!\ShiftRight0~21_combout ),
	.datad(!B[2]),
	.datae(!\ShiftRight0~44_combout ),
	.dataf(!\ShiftRight0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~60 .extended_lut = "off";
defparam \ShiftRight0~60 .lut_mask = 64'h0027AA275527FF27;
defparam \ShiftRight0~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y20_N36
cyclonev_lcell_comb \Selector49~1 (
// Equation(s):
// \Selector49~1_combout  = ( \ShiftLeft0~54_combout  & ( \ShiftRight0~60_combout  & ( (!\B[4]~DUPLICATE_q  & (\Selector63~3_combout  & !\ShiftRight0~6_combout )) ) ) ) # ( !\ShiftLeft0~54_combout  & ( \ShiftRight0~60_combout  & ( (!\B[4]~DUPLICATE_q  & 
// (\IR[18]~DUPLICATE_q  & (\Selector63~3_combout  & !\ShiftRight0~6_combout ))) ) ) ) # ( \ShiftLeft0~54_combout  & ( !\ShiftRight0~60_combout  & ( (!\B[4]~DUPLICATE_q  & (!\IR[18]~DUPLICATE_q  & (\Selector63~3_combout  & !\ShiftRight0~6_combout ))) ) ) )

	.dataa(!\B[4]~DUPLICATE_q ),
	.datab(!\IR[18]~DUPLICATE_q ),
	.datac(!\Selector63~3_combout ),
	.datad(!\ShiftRight0~6_combout ),
	.datae(!\ShiftLeft0~54_combout ),
	.dataf(!\ShiftRight0~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~1 .extended_lut = "off";
defparam \Selector49~1 .lut_mask = 64'h0000080002000A00;
defparam \Selector49~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N15
cyclonev_lcell_comb \Selector49~2 (
// Equation(s):
// \Selector49~2_combout  = ( \ShiftLeft0~57_combout  & ( A[30] ) ) # ( !\ShiftLeft0~57_combout  & ( A[31] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!A[31]),
	.datad(!A[30]),
	.datae(gnd),
	.dataf(!\ShiftLeft0~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~2 .extended_lut = "off";
defparam \Selector49~2 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \Selector49~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y19_N1
dffeas \B[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[14]~93_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[14]),
	.prn(vcc));
// synopsys translate_off
defparam \B[14] .is_wysiwyg = "true";
defparam \B[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y20_N42
cyclonev_lcell_comb \Selector49~3 (
// Equation(s):
// \Selector49~3_combout  = ( IR[21] & ( \Selector21~0_combout  & ( !B[14] $ (!A[14]) ) ) ) # ( !IR[21] & ( \Selector21~0_combout  & ( !B[14] $ (A[14]) ) ) )

	.dataa(!B[14]),
	.datab(!A[14]),
	.datac(gnd),
	.datad(gnd),
	.datae(!IR[21]),
	.dataf(!\Selector21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~3 .extended_lut = "off";
defparam \Selector49~3 .lut_mask = 64'h0000000099996666;
defparam \Selector49~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y20_N0
cyclonev_lcell_comb \Selector49~4 (
// Equation(s):
// \Selector49~4_combout  = ( \Selector62~4_combout  & ( \Selector62~5_combout  & ( (!\Selector49~2_combout  & (!\ShiftRight0~6_combout  & !\Selector49~3_combout )) ) ) ) # ( !\Selector62~4_combout  & ( \Selector62~5_combout  & ( (!\ShiftRight0~6_combout  & 
// !\Selector49~3_combout ) ) ) ) # ( \Selector62~4_combout  & ( !\Selector62~5_combout  & ( (!\Selector49~3_combout  & ((!\Selector49~2_combout ) # (\ShiftRight0~6_combout ))) ) ) ) # ( !\Selector62~4_combout  & ( !\Selector62~5_combout  & ( 
// !\Selector49~3_combout  ) ) )

	.dataa(!\Selector49~2_combout ),
	.datab(gnd),
	.datac(!\ShiftRight0~6_combout ),
	.datad(!\Selector49~3_combout ),
	.datae(!\Selector62~4_combout ),
	.dataf(!\Selector62~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~4 .extended_lut = "off";
defparam \Selector49~4 .lut_mask = 64'hFF00AF00F000A000;
defparam \Selector49~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y20_N12
cyclonev_lcell_comb \Selector49~0 (
// Equation(s):
// \Selector49~0_combout  = ( IR[21] & ( \Selector44~2_combout  & ( (!B[14] & (!\IR[18]~DUPLICATE_q  & A[14])) # (B[14] & ((!\IR[18]~DUPLICATE_q ) # (A[14]))) ) ) ) # ( !IR[21] & ( \Selector44~2_combout  & ( (!B[14] & ((!A[14]) # (\IR[18]~DUPLICATE_q ))) # 
// (B[14] & (\IR[18]~DUPLICATE_q  & !A[14])) ) ) )

	.dataa(!B[14]),
	.datab(gnd),
	.datac(!\IR[18]~DUPLICATE_q ),
	.datad(!A[14]),
	.datae(!IR[21]),
	.dataf(!\Selector44~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~0 .extended_lut = "off";
defparam \Selector49~0 .lut_mask = 64'h00000000AF0A50F5;
defparam \Selector49~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N42
cyclonev_lcell_comb \Add2~121 (
// Equation(s):
// \Add2~121_sumout  = SUM(( A[14] ) + ( \B[14]~DUPLICATE_q  ) + ( \Add2~118  ))
// \Add2~122  = CARRY(( A[14] ) + ( \B[14]~DUPLICATE_q  ) + ( \Add2~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[14]~DUPLICATE_q ),
	.datad(!A[14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~121_sumout ),
	.cout(\Add2~122 ),
	.shareout());
// synopsys translate_off
defparam \Add2~121 .extended_lut = "off";
defparam \Add2~121 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y20_N21
cyclonev_lcell_comb \Selector49~5 (
// Equation(s):
// \Selector49~5_combout  = ( IR[27] & ( (!B[14] & (!IR[26] & A[14])) # (B[14] & ((!IR[26]) # (A[14]))) ) ) # ( !IR[27] & ( (IR[26] & (!B[14] $ (!A[14]))) ) )

	.dataa(!B[14]),
	.datab(gnd),
	.datac(!IR[26]),
	.datad(!A[14]),
	.datae(gnd),
	.dataf(!IR[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~5 .extended_lut = "off";
defparam \Selector49~5 .lut_mask = 64'h050A050A50F550F5;
defparam \Selector49~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y20_N18
cyclonev_lcell_comb \Selector49~7 (
// Equation(s):
// \Selector49~7_combout  = ( \Add2~121_sumout  & ( (!\Selector32~3_combout ) # ((\Selector49~5_combout  & \Selector32~0_combout )) ) ) # ( !\Add2~121_sumout  & ( (\Selector49~5_combout  & \Selector32~0_combout ) ) )

	.dataa(gnd),
	.datab(!\Selector32~3_combout ),
	.datac(!\Selector49~5_combout ),
	.datad(!\Selector32~0_combout ),
	.datae(gnd),
	.dataf(!\Add2~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~7 .extended_lut = "off";
defparam \Selector49~7 .lut_mask = 64'h000F000FCCCFCCCF;
defparam \Selector49~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y20_N30
cyclonev_lcell_comb \Selector49~8 (
// Equation(s):
// \Selector49~8_combout  = ( \Selector44~1_combout  & ( !\Selector49~7_combout  & ( (!\Selector56~0_combout ) # ((!\Selector49~0_combout  & ((!\IR[21]~DUPLICATE_q ) # (!\Add2~121_sumout )))) ) ) ) # ( !\Selector44~1_combout  & ( !\Selector49~7_combout  & ( 
// (!\Selector49~0_combout ) # (!\Selector56~0_combout ) ) ) )

	.dataa(!\IR[21]~DUPLICATE_q ),
	.datab(!\Selector49~0_combout ),
	.datac(!\Add2~121_sumout ),
	.datad(!\Selector56~0_combout ),
	.datae(!\Selector44~1_combout ),
	.dataf(!\Selector49~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~8 .extended_lut = "off";
defparam \Selector49~8 .lut_mask = 64'hFFCCFFC800000000;
defparam \Selector49~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y20_N54
cyclonev_lcell_comb \Selector49~6 (
// Equation(s):
// \Selector49~6_combout  = ( \Add1~121_sumout  & ( \Selector49~8_combout  & ( (!\Selector56~0_combout ) # ((!\Selector49~1_combout  & (!\Selector44~3_combout  & \Selector49~4_combout ))) ) ) ) # ( !\Add1~121_sumout  & ( \Selector49~8_combout  & ( 
// (!\Selector56~0_combout ) # ((!\Selector49~1_combout  & \Selector49~4_combout )) ) ) )

	.dataa(!\Selector49~1_combout ),
	.datab(!\Selector44~3_combout ),
	.datac(!\Selector49~4_combout ),
	.datad(!\Selector56~0_combout ),
	.datae(!\Add1~121_sumout ),
	.dataf(!\Selector49~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~6 .extended_lut = "off";
defparam \Selector49~6 .lut_mask = 64'h00000000FF0AFF08;
defparam \Selector49~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N36
cyclonev_lcell_comb \memin[14]~93 (
// Equation(s):
// \memin[14]~93_combout  = ( \Mux17~4_combout  & ( \Selector49~6_combout  & ( ((!\memin[14]~92_combout ) # (\memin[14]~91_combout )) # (\WideOr23~0_combout ) ) ) ) # ( !\Mux17~4_combout  & ( \Selector49~6_combout  & ( (!\memin[14]~92_combout ) # 
// (\memin[14]~91_combout ) ) ) ) # ( \Mux17~4_combout  & ( !\Selector49~6_combout  & ( (((!\memin[14]~92_combout ) # (\memin[14]~91_combout )) # (\WideOr23~0_combout )) # (\WideOr19~0_combout ) ) ) ) # ( !\Mux17~4_combout  & ( !\Selector49~6_combout  & ( 
// ((!\memin[14]~92_combout ) # (\memin[14]~91_combout )) # (\WideOr19~0_combout ) ) ) )

	.dataa(!\WideOr19~0_combout ),
	.datab(!\WideOr23~0_combout ),
	.datac(!\memin[14]~91_combout ),
	.datad(!\memin[14]~92_combout ),
	.datae(!\Mux17~4_combout ),
	.dataf(!\Selector49~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[14]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[14]~93 .extended_lut = "off";
defparam \memin[14]~93 .lut_mask = 64'hFF5FFF7FFF0FFF3F;
defparam \memin[14]~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y19_N2
dffeas \B[14]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[14]~93_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[14]~DUPLICATE .is_wysiwyg = "true";
defparam \B[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N12
cyclonev_lcell_comb \Selector48~0 (
// Equation(s):
// \Selector48~0_combout  = ( \Add1~125_sumout  & ( (\Selector44~1_combout  & ((!\IR[21]~DUPLICATE_q ) # (\Add2~125_sumout ))) ) ) # ( !\Add1~125_sumout  & ( (\IR[21]~DUPLICATE_q  & (\Selector44~1_combout  & \Add2~125_sumout )) ) )

	.dataa(!\IR[21]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\Selector44~1_combout ),
	.datad(!\Add2~125_sumout ),
	.datae(gnd),
	.dataf(!\Add1~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~0 .extended_lut = "off";
defparam \Selector48~0 .lut_mask = 64'h000500050A0F0A0F;
defparam \Selector48~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N54
cyclonev_lcell_comb \memin[15]~104 (
// Equation(s):
// \memin[15]~104_combout  = ( \WideOr19~0_combout  & ( \Selector48~5_combout  ) ) # ( !\WideOr19~0_combout  & ( \Selector48~5_combout  & ( (\WideOr23~0_combout  & \Mux16~4_combout ) ) ) ) # ( \WideOr19~0_combout  & ( !\Selector48~5_combout  & ( 
// (!\Selector48~3_combout  & (\WideOr23~0_combout  & (\Mux16~4_combout ))) # (\Selector48~3_combout  & (((\WideOr23~0_combout  & \Mux16~4_combout )) # (\Selector56~0_combout ))) ) ) ) # ( !\WideOr19~0_combout  & ( !\Selector48~5_combout  & ( 
// (\WideOr23~0_combout  & \Mux16~4_combout ) ) ) )

	.dataa(!\Selector48~3_combout ),
	.datab(!\WideOr23~0_combout ),
	.datac(!\Mux16~4_combout ),
	.datad(!\Selector56~0_combout ),
	.datae(!\WideOr19~0_combout ),
	.dataf(!\Selector48~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[15]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[15]~104 .extended_lut = "off";
defparam \memin[15]~104 .lut_mask = 64'h030303570303FFFF;
defparam \memin[15]~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N42
cyclonev_lcell_comb \memin[15]~97 (
// Equation(s):
// \memin[15]~97_combout  = ( \memin[15]~104_combout  & ( \memin[15]~96_combout  ) ) # ( !\memin[15]~104_combout  & ( \memin[15]~96_combout  & ( (\WideOr19~0_combout  & (\Selector56~0_combout  & ((!\Selector48~2_combout ) # (\Selector48~0_combout )))) ) ) ) 
// # ( \memin[15]~104_combout  & ( !\memin[15]~96_combout  ) ) # ( !\memin[15]~104_combout  & ( !\memin[15]~96_combout  ) )

	.dataa(!\Selector48~0_combout ),
	.datab(!\Selector48~2_combout ),
	.datac(!\WideOr19~0_combout ),
	.datad(!\Selector56~0_combout ),
	.datae(!\memin[15]~104_combout ),
	.dataf(!\memin[15]~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[15]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[15]~97 .extended_lut = "off";
defparam \memin[15]~97 .lut_mask = 64'hFFFFFFFF000DFFFF;
defparam \memin[15]~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N47
dffeas \MAR[15]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~97_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[15]~DUPLICATE .is_wysiwyg = "true";
defparam \MAR[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N21
cyclonev_lcell_comb WideNor0(
// Equation(s):
// \WideNor0~combout  = ( \WideNor0~3_combout  & ( (\WideNor0~1_combout  & (\WideNor0~0_combout  & \WideNor0~2_combout )) ) )

	.dataa(!\WideNor0~1_combout ),
	.datab(gnd),
	.datac(!\WideNor0~0_combout ),
	.datad(!\WideNor0~2_combout ),
	.datae(gnd),
	.dataf(!\WideNor0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam WideNor0.extended_lut = "off";
defparam WideNor0.lut_mask = 64'h0000000000050005;
defparam WideNor0.shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N36
cyclonev_lcell_comb \dmem~68 (
// Equation(s):
// \dmem~68_combout  = ( !MAR[7] & ( !MAR[4] & ( (!MAR[13] & (!MAR[6] & (!MAR[5] & !MAR[12]))) ) ) )

	.dataa(!MAR[13]),
	.datab(!MAR[6]),
	.datac(!MAR[5]),
	.datad(!MAR[12]),
	.datae(!MAR[7]),
	.dataf(!MAR[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~68 .extended_lut = "off";
defparam \dmem~68 .lut_mask = 64'h8000000000000000;
defparam \dmem~68 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N18
cyclonev_lcell_comb \dmem~69 (
// Equation(s):
// \dmem~69_combout  = ( !MAR[9] & ( !MAR[8] & ( (!MAR[14] & !MAR[2]) ) ) )

	.dataa(gnd),
	.datab(!MAR[14]),
	.datac(!MAR[2]),
	.datad(gnd),
	.datae(!MAR[9]),
	.dataf(!MAR[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~69 .extended_lut = "off";
defparam \dmem~69 .lut_mask = 64'hC0C0000000000000;
defparam \dmem~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N42
cyclonev_lcell_comb \dmem~70 (
// Equation(s):
// \dmem~70_combout  = ( \dmem~69_combout  & ( (!MAR[3] & (!MAR[10] & (\dmem~68_combout  & !MAR[11]))) ) )

	.dataa(!MAR[3]),
	.datab(!MAR[10]),
	.datac(!\dmem~68_combout ),
	.datad(!MAR[11]),
	.datae(gnd),
	.dataf(!\dmem~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~70 .extended_lut = "off";
defparam \dmem~70 .lut_mask = 64'h0000000008000800;
defparam \dmem~70 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N30
cyclonev_lcell_comb \dmem~71 (
// Equation(s):
// \dmem~71_combout  = ( \dmem~70_combout  & ( state[4] & ( (\WideOr23~1_combout  & (!\MAR[15]~DUPLICATE_q  & (\WideNor0~combout  & \myPll|pll_inst|altera_pll_i|locked_wire [0]))) ) ) )

	.dataa(!\WideOr23~1_combout ),
	.datab(!\MAR[15]~DUPLICATE_q ),
	.datac(!\WideNor0~combout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!\dmem~70_combout ),
	.dataf(!state[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~71 .extended_lut = "off";
defparam \dmem~71 .lut_mask = 64'h0000000000000004;
defparam \dmem~71 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N13
dffeas \dmem~3 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~3 .is_wysiwyg = "true";
defparam \dmem~3 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[2]~58_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\dmem~72_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~72_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[2]~58_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE164A27907C00E83D87818C1C3AFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N6
cyclonev_lcell_comb \memin[2]~56 (
// Equation(s):
// \memin[2]~56_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\dmem~0_q  & (!\dmem~3_q )) # (\dmem~0_q  & (((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a34~portbdataout )))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\dmem~0_q  & (!\dmem~3_q )) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout )))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem~3_q ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a34~portbdataout ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[2]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[2]~56 .extended_lut = "off";
defparam \memin[2]~56 .lut_mask = 64'h888D888DD8DDD8DD;
defparam \memin[2]~56 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N30
cyclonev_lcell_comb \memin[2]~121 (
// Equation(s):
// \memin[2]~121_combout  = ( !\memin[4]~1_combout  & ( (!\KEY[2]~input_o  & (((\Decoder3~0_combout )))) ) ) # ( \memin[4]~1_combout  & ( ((!dmem_rtl_0_bypass[34] & (!dmem_rtl_0_bypass[33])) # (dmem_rtl_0_bypass[34] & ((!\dmem~39_combout  & 
// ((\memin[2]~56_combout ))) # (\dmem~39_combout  & (!dmem_rtl_0_bypass[33]))))) ) )

	.dataa(!\KEY[2]~input_o ),
	.datab(!dmem_rtl_0_bypass[33]),
	.datac(!dmem_rtl_0_bypass[34]),
	.datad(!\dmem~39_combout ),
	.datae(!\memin[4]~1_combout ),
	.dataf(!\memin[2]~56_combout ),
	.datag(!\Decoder3~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[2]~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[2]~121 .extended_lut = "on";
defparam \memin[2]~121 .lut_mask = 64'h0A0AC0CC0A0ACFCC;
defparam \memin[2]~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N0
cyclonev_lcell_comb \Selector61~3 (
// Equation(s):
// \Selector61~3_combout  = ( B[2] & ( !IR[27] $ (((!IR[26]) # (\A[2]~DUPLICATE_q ))) ) ) # ( !B[2] & ( (\A[2]~DUPLICATE_q  & (!IR[26] $ (!IR[27]))) ) )

	.dataa(gnd),
	.datab(!IR[26]),
	.datac(!IR[27]),
	.datad(!\A[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!B[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector61~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector61~3 .extended_lut = "off";
defparam \Selector61~3 .lut_mask = 64'h003C003C3C0F3C0F;
defparam \Selector61~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N36
cyclonev_lcell_comb \Selector61~4 (
// Equation(s):
// \Selector61~4_combout  = ( \Add2~73_sumout  & ( (!\Selector32~3_combout ) # ((\Selector61~3_combout  & \Selector32~0_combout )) ) ) # ( !\Add2~73_sumout  & ( (\Selector61~3_combout  & \Selector32~0_combout ) ) )

	.dataa(!\Selector61~3_combout ),
	.datab(gnd),
	.datac(!\Selector32~3_combout ),
	.datad(!\Selector32~0_combout ),
	.datae(gnd),
	.dataf(!\Add2~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector61~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector61~4 .extended_lut = "off";
defparam \Selector61~4 .lut_mask = 64'h00550055F0F5F0F5;
defparam \Selector61~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N12
cyclonev_lcell_comb \Selector61~2 (
// Equation(s):
// \Selector61~2_combout  = ( \IR[21]~DUPLICATE_q  & ( \Selector21~0_combout  & ( !\A[2]~DUPLICATE_q  $ (!\B[2]~DUPLICATE_q ) ) ) ) # ( !\IR[21]~DUPLICATE_q  & ( \Selector21~0_combout  & ( !\A[2]~DUPLICATE_q  $ (\B[2]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[2]~DUPLICATE_q ),
	.datad(!\B[2]~DUPLICATE_q ),
	.datae(!\IR[21]~DUPLICATE_q ),
	.dataf(!\Selector21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector61~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector61~2 .extended_lut = "off";
defparam \Selector61~2 .lut_mask = 64'h00000000F00F0FF0;
defparam \Selector61~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N48
cyclonev_lcell_comb \Selector61~6 (
// Equation(s):
// \Selector61~6_combout  = ( !\ShiftRight0~6_combout  & ( ((\ShiftLeft0~0_combout  & (!\Selector44~0_combout  & (\ShiftLeft0~11_combout  & \Selector63~3_combout )))) # (\Selector61~2_combout ) ) ) # ( \ShiftRight0~6_combout  & ( ((((\Selector32~1_combout  & 
// \Selector63~3_combout )) # (\Selector61~2_combout ))) ) )

	.dataa(!\ShiftLeft0~0_combout ),
	.datab(!\Selector44~0_combout ),
	.datac(!\Selector32~1_combout ),
	.datad(!\Selector63~3_combout ),
	.datae(!\ShiftRight0~6_combout ),
	.dataf(!\Selector61~2_combout ),
	.datag(!\ShiftLeft0~11_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector61~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector61~6 .extended_lut = "on";
defparam \Selector61~6 .lut_mask = 64'h0004000FFFFFFFFF;
defparam \Selector61~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N3
cyclonev_lcell_comb \Selector61~0 (
// Equation(s):
// \Selector61~0_combout  = ( \ShiftRight0~33_combout  & ( (!\ShiftRight0~6_combout  & \Selector62~4_combout ) ) )

	.dataa(!\ShiftRight0~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Selector62~4_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector61~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector61~0 .extended_lut = "off";
defparam \Selector61~0 .lut_mask = 64'h0000000000AA00AA;
defparam \Selector61~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y22_N32
dffeas \A[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[2]~58_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \A[2] .is_wysiwyg = "true";
defparam \A[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N36
cyclonev_lcell_comb \ShiftRight0~41 (
// Equation(s):
// \ShiftRight0~41_combout  = ( \A[5]~DUPLICATE_q  & ( \A[4]~DUPLICATE_q  & ( ((!\B[0]~DUPLICATE_q  & (A[2])) # (\B[0]~DUPLICATE_q  & ((\A[3]~DUPLICATE_q )))) # (B[1]) ) ) ) # ( !\A[5]~DUPLICATE_q  & ( \A[4]~DUPLICATE_q  & ( (!B[1] & ((!\B[0]~DUPLICATE_q  & 
// (A[2])) # (\B[0]~DUPLICATE_q  & ((\A[3]~DUPLICATE_q ))))) # (B[1] & (((!\B[0]~DUPLICATE_q )))) ) ) ) # ( \A[5]~DUPLICATE_q  & ( !\A[4]~DUPLICATE_q  & ( (!B[1] & ((!\B[0]~DUPLICATE_q  & (A[2])) # (\B[0]~DUPLICATE_q  & ((\A[3]~DUPLICATE_q ))))) # (B[1] & 
// (((\B[0]~DUPLICATE_q )))) ) ) ) # ( !\A[5]~DUPLICATE_q  & ( !\A[4]~DUPLICATE_q  & ( (!B[1] & ((!\B[0]~DUPLICATE_q  & (A[2])) # (\B[0]~DUPLICATE_q  & ((\A[3]~DUPLICATE_q ))))) ) ) )

	.dataa(!B[1]),
	.datab(!A[2]),
	.datac(!\B[0]~DUPLICATE_q ),
	.datad(!\A[3]~DUPLICATE_q ),
	.datae(!\A[5]~DUPLICATE_q ),
	.dataf(!\A[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~41 .extended_lut = "off";
defparam \ShiftRight0~41 .lut_mask = 64'h202A252F707A757F;
defparam \ShiftRight0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N30
cyclonev_lcell_comb \ShiftRight0~45 (
// Equation(s):
// \ShiftRight0~45_combout  = ( \ShiftRight0~43_combout  & ( \ShiftRight0~44_combout  & ( ((!\B[2]~DUPLICATE_q  & ((\ShiftRight0~41_combout ))) # (\B[2]~DUPLICATE_q  & (\ShiftRight0~42_combout ))) # (\B[3]~DUPLICATE_q ) ) ) ) # ( !\ShiftRight0~43_combout  & 
// ( \ShiftRight0~44_combout  & ( (!\B[3]~DUPLICATE_q  & ((!\B[2]~DUPLICATE_q  & ((\ShiftRight0~41_combout ))) # (\B[2]~DUPLICATE_q  & (\ShiftRight0~42_combout )))) # (\B[3]~DUPLICATE_q  & (((\B[2]~DUPLICATE_q )))) ) ) ) # ( \ShiftRight0~43_combout  & ( 
// !\ShiftRight0~44_combout  & ( (!\B[3]~DUPLICATE_q  & ((!\B[2]~DUPLICATE_q  & ((\ShiftRight0~41_combout ))) # (\B[2]~DUPLICATE_q  & (\ShiftRight0~42_combout )))) # (\B[3]~DUPLICATE_q  & (((!\B[2]~DUPLICATE_q )))) ) ) ) # ( !\ShiftRight0~43_combout  & ( 
// !\ShiftRight0~44_combout  & ( (!\B[3]~DUPLICATE_q  & ((!\B[2]~DUPLICATE_q  & ((\ShiftRight0~41_combout ))) # (\B[2]~DUPLICATE_q  & (\ShiftRight0~42_combout )))) ) ) )

	.dataa(!\ShiftRight0~42_combout ),
	.datab(!\ShiftRight0~41_combout ),
	.datac(!\B[3]~DUPLICATE_q ),
	.datad(!\B[2]~DUPLICATE_q ),
	.datae(!\ShiftRight0~43_combout ),
	.dataf(!\ShiftRight0~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~45 .extended_lut = "off";
defparam \ShiftRight0~45 .lut_mask = 64'h30503F50305F3F5F;
defparam \ShiftRight0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N24
cyclonev_lcell_comb \Selector61~10 (
// Equation(s):
// \Selector61~10_combout  = ( !IR[20] & ( ((\IR[18]~DUPLICATE_q  & ((!IR[21] & ((\Add1~73_sumout ))) # (IR[21] & (\Add2~73_sumout ))))) ) ) # ( IR[20] & ( !IR[21] $ (((!\B[2]~DUPLICATE_q  & (\A[2]~DUPLICATE_q  & (!\IR[18]~DUPLICATE_q ))) # 
// (\B[2]~DUPLICATE_q  & (((!\IR[18]~DUPLICATE_q )) # (\A[2]~DUPLICATE_q ))))) ) )

	.dataa(!IR[21]),
	.datab(!\B[2]~DUPLICATE_q ),
	.datac(!\A[2]~DUPLICATE_q ),
	.datad(!\IR[18]~DUPLICATE_q ),
	.datae(!IR[20]),
	.dataf(!\Add1~73_sumout ),
	.datag(!\Add2~73_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector61~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector61~10 .extended_lut = "on";
defparam \Selector61~10 .lut_mask = 64'h000595A900AF95A9;
defparam \Selector61~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N30
cyclonev_lcell_comb \Selector61~1 (
// Equation(s):
// \Selector61~1_combout  = ( \ShiftRight0~6_combout  & ( \Selector61~10_combout  & ( \Selector24~0_combout  ) ) ) # ( !\ShiftRight0~6_combout  & ( \Selector61~10_combout  & ( ((\ShiftRight0~45_combout  & (\Selector62~2_combout  & !\B[4]~DUPLICATE_q ))) # 
// (\Selector24~0_combout ) ) ) ) # ( !\ShiftRight0~6_combout  & ( !\Selector61~10_combout  & ( (\ShiftRight0~45_combout  & (\Selector62~2_combout  & !\B[4]~DUPLICATE_q )) ) ) )

	.dataa(!\ShiftRight0~45_combout ),
	.datab(!\Selector62~2_combout ),
	.datac(!\B[4]~DUPLICATE_q ),
	.datad(!\Selector24~0_combout ),
	.datae(!\ShiftRight0~6_combout ),
	.dataf(!\Selector61~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector61~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector61~1 .extended_lut = "off";
defparam \Selector61~1 .lut_mask = 64'h1010000010FF00FF;
defparam \Selector61~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N6
cyclonev_lcell_comb \memin[2]~55 (
// Equation(s):
// \memin[2]~55_combout  = ( \Selector61~0_combout  & ( \Selector61~1_combout  & ( (\WideOr19~0_combout  & ((\Selector61~4_combout ) # (\Selector56~0_combout ))) ) ) ) # ( !\Selector61~0_combout  & ( \Selector61~1_combout  & ( (\WideOr19~0_combout  & 
// ((\Selector61~4_combout ) # (\Selector56~0_combout ))) ) ) ) # ( \Selector61~0_combout  & ( !\Selector61~1_combout  & ( (\WideOr19~0_combout  & ((\Selector61~4_combout ) # (\Selector56~0_combout ))) ) ) ) # ( !\Selector61~0_combout  & ( 
// !\Selector61~1_combout  & ( (\WideOr19~0_combout  & (((\Selector56~0_combout  & \Selector61~6_combout )) # (\Selector61~4_combout ))) ) ) )

	.dataa(!\Selector56~0_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\Selector61~4_combout ),
	.datad(!\Selector61~6_combout ),
	.datae(!\Selector61~0_combout ),
	.dataf(!\Selector61~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[2]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[2]~55 .extended_lut = "off";
defparam \memin[2]~55 .lut_mask = 64'h0313131313131313;
defparam \memin[2]~55 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N12
cyclonev_lcell_comb \memin[2]~58 (
// Equation(s):
// \memin[2]~58_combout  = ( \Mux29~4_combout  & ( \memin[2]~55_combout  ) ) # ( !\Mux29~4_combout  & ( \memin[2]~55_combout  ) ) # ( \Mux29~4_combout  & ( !\memin[2]~55_combout  & ( ((\memin[2]~121_combout ) # (\WideOr23~0_combout )) # (\memin[2]~57_combout 
// ) ) ) ) # ( !\Mux29~4_combout  & ( !\memin[2]~55_combout  & ( (\memin[2]~121_combout ) # (\memin[2]~57_combout ) ) ) )

	.dataa(!\memin[2]~57_combout ),
	.datab(!\WideOr23~0_combout ),
	.datac(!\memin[2]~121_combout ),
	.datad(gnd),
	.datae(!\Mux29~4_combout ),
	.dataf(!\memin[2]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[2]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[2]~58 .extended_lut = "off";
defparam \memin[2]~58 .lut_mask = 64'h5F5F7F7FFFFFFFFF;
defparam \memin[2]~58 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y20_N28
dffeas \B[2]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[2]~58_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[2]~DUPLICATE .is_wysiwyg = "true";
defparam \B[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N45
cyclonev_lcell_comb \ShiftLeft0~0 (
// Equation(s):
// \ShiftLeft0~0_combout  = ( !\B[3]~DUPLICATE_q  & ( !\B[2]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~0 .extended_lut = "off";
defparam \ShiftLeft0~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \ShiftLeft0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y17_N54
cyclonev_lcell_comb \ShiftRight0~57 (
// Equation(s):
// \ShiftRight0~57_combout  = ( B[3] & ( \ShiftRight0~49_combout  & ( (!\B[2]~DUPLICATE_q  & ((\ShiftRight0~30_combout ))) # (\B[2]~DUPLICATE_q  & (\ShiftRight0~19_combout )) ) ) ) # ( !B[3] & ( \ShiftRight0~49_combout  & ( (\B[2]~DUPLICATE_q ) # 
// (\ShiftRight0~48_combout ) ) ) ) # ( B[3] & ( !\ShiftRight0~49_combout  & ( (!\B[2]~DUPLICATE_q  & ((\ShiftRight0~30_combout ))) # (\B[2]~DUPLICATE_q  & (\ShiftRight0~19_combout )) ) ) ) # ( !B[3] & ( !\ShiftRight0~49_combout  & ( (\ShiftRight0~48_combout 
//  & !\B[2]~DUPLICATE_q ) ) ) )

	.dataa(!\ShiftRight0~19_combout ),
	.datab(!\ShiftRight0~48_combout ),
	.datac(!\B[2]~DUPLICATE_q ),
	.datad(!\ShiftRight0~30_combout ),
	.datae(!B[3]),
	.dataf(!\ShiftRight0~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~57 .extended_lut = "off";
defparam \ShiftRight0~57 .lut_mask = 64'h303005F53F3F05F5;
defparam \ShiftRight0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y17_N24
cyclonev_lcell_comb \Selector52~5 (
// Equation(s):
// \Selector52~5_combout  = ( !\B[4]~DUPLICATE_q  & ( ((\Selector62~2_combout  & ((!\ShiftRight0~6_combout  & ((\ShiftRight0~57_combout ))) # (\ShiftRight0~6_combout  & (\A[31]~DUPLICATE_q ))))) ) ) # ( \B[4]~DUPLICATE_q  & ( (\Selector62~2_combout  & 
// ((!\ShiftLeft0~0_combout  & (\A[31]~DUPLICATE_q )) # (\ShiftLeft0~0_combout  & ((!\ShiftRight0~6_combout  & ((\ShiftRight0~18_combout ))) # (\ShiftRight0~6_combout  & (\A[31]~DUPLICATE_q )))))) ) )

	.dataa(!\ShiftLeft0~0_combout ),
	.datab(!\A[31]~DUPLICATE_q ),
	.datac(!\ShiftRight0~18_combout ),
	.datad(!\Selector62~2_combout ),
	.datae(!\B[4]~DUPLICATE_q ),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(!\ShiftRight0~57_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~5 .extended_lut = "on";
defparam \Selector52~5 .lut_mask = 64'h000F002700330033;
defparam \Selector52~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N36
cyclonev_lcell_comb \Selector52~0 (
// Equation(s):
// \Selector52~0_combout  = ( A[11] & ( B[11] & ( (!IR[21] & ((\Selector21~0_combout ))) # (IR[21] & (\Selector44~2_combout )) ) ) ) # ( !A[11] & ( B[11] & ( (!IR[21] & (\IR[18]~DUPLICATE_q  & (\Selector44~2_combout ))) # (IR[21] & (((!\IR[18]~DUPLICATE_q  & 
// \Selector44~2_combout )) # (\Selector21~0_combout ))) ) ) ) # ( A[11] & ( !B[11] & ( (!IR[21] & (\IR[18]~DUPLICATE_q  & (\Selector44~2_combout ))) # (IR[21] & (((!\IR[18]~DUPLICATE_q  & \Selector44~2_combout )) # (\Selector21~0_combout ))) ) ) ) # ( 
// !A[11] & ( !B[11] & ( (!IR[21] & ((\Selector21~0_combout ) # (\Selector44~2_combout ))) ) ) )

	.dataa(!\IR[18]~DUPLICATE_q ),
	.datab(!\Selector44~2_combout ),
	.datac(!IR[21]),
	.datad(!\Selector21~0_combout ),
	.datae(!A[11]),
	.dataf(!B[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~0 .extended_lut = "off";
defparam \Selector52~0 .lut_mask = 64'h30F0121F121F03F3;
defparam \Selector52~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N24
cyclonev_lcell_comb \Selector52~1 (
// Equation(s):
// \Selector52~1_combout  = ( \ShiftLeft0~43_combout  & ( !\Selector52~0_combout  & ( ((!\Selector63~3_combout ) # (\ShiftRight0~6_combout )) # (\Selector44~0_combout ) ) ) ) # ( !\ShiftLeft0~43_combout  & ( !\Selector52~0_combout  ) )

	.dataa(!\Selector44~0_combout ),
	.datab(!\ShiftRight0~6_combout ),
	.datac(gnd),
	.datad(!\Selector63~3_combout ),
	.datae(!\ShiftLeft0~43_combout ),
	.dataf(!\Selector52~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~1 .extended_lut = "off";
defparam \Selector52~1 .lut_mask = 64'hFFFFFF7700000000;
defparam \Selector52~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N6
cyclonev_lcell_comb \Selector52~4 (
// Equation(s):
// \Selector52~4_combout  = ( \Add1~109_sumout  & ( \Selector52~1_combout  & ( (\Selector52~3_combout  & ((!\Selector56~0_combout ) # ((!\Selector44~3_combout  & !\Selector52~5_combout )))) ) ) ) # ( !\Add1~109_sumout  & ( \Selector52~1_combout  & ( 
// (\Selector52~3_combout  & ((!\Selector56~0_combout ) # (!\Selector52~5_combout ))) ) ) ) # ( \Add1~109_sumout  & ( !\Selector52~1_combout  & ( (!\Selector56~0_combout  & \Selector52~3_combout ) ) ) ) # ( !\Add1~109_sumout  & ( !\Selector52~1_combout  & ( 
// (!\Selector56~0_combout  & \Selector52~3_combout ) ) ) )

	.dataa(!\Selector44~3_combout ),
	.datab(!\Selector56~0_combout ),
	.datac(!\Selector52~3_combout ),
	.datad(!\Selector52~5_combout ),
	.datae(!\Add1~109_sumout ),
	.dataf(!\Selector52~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~4 .extended_lut = "off";
defparam \Selector52~4 .lut_mask = 64'h0C0C0C0C0F0C0E0C;
defparam \Selector52~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X46_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[11]~85_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X22_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\dmem~72_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~72_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[11]~85_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE280490092302045004838C1A42FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y17_N54
cyclonev_lcell_comb \memin[11]~98 (
// Equation(s):
// \memin[11]~98_combout  = ( \ShOff~0_combout  & ( \WideOr21~0_combout  & ( (!IR[17] & (IR[19] & ((!PC[11]) # (!\DrPC~0_combout )))) ) ) ) # ( !\ShOff~0_combout  & ( \WideOr21~0_combout  & ( (IR[19] & ((!PC[11]) # (!\DrPC~0_combout ))) ) ) ) # ( 
// \ShOff~0_combout  & ( !\WideOr21~0_combout  & ( (!IR[17] & ((!PC[11]) # (!\DrPC~0_combout ))) ) ) ) # ( !\ShOff~0_combout  & ( !\WideOr21~0_combout  & ( (!PC[11]) # (!\DrPC~0_combout ) ) ) )

	.dataa(!IR[17]),
	.datab(!PC[11]),
	.datac(!\DrPC~0_combout ),
	.datad(!IR[19]),
	.datae(!\ShOff~0_combout ),
	.dataf(!\WideOr21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[11]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[11]~98 .extended_lut = "off";
defparam \memin[11]~98 .lut_mask = 64'hFCFCA8A800FC00A8;
defparam \memin[11]~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y17_N18
cyclonev_lcell_comb \dmem_rtl_0_bypass[52]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[52]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[52]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[52]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[52]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[52]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y17_N19
dffeas \dmem_rtl_0_bypass[52] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[52]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[52] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[52] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y17_N27
cyclonev_lcell_comb \memin[11]~100 (
// Equation(s):
// \memin[11]~100_combout  = ( !\dmem~39_combout  & ( (\dmem~0DUPLICATE_q  & dmem_rtl_0_bypass[52]) ) )

	.dataa(!\dmem~0DUPLICATE_q ),
	.datab(gnd),
	.datac(!dmem_rtl_0_bypass[52]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[11]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[11]~100 .extended_lut = "off";
defparam \memin[11]~100 .lut_mask = 64'h0505050500000000;
defparam \memin[11]~100 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N57
cyclonev_lcell_comb \dmem~80 (
// Equation(s):
// \dmem~80_combout  = ( !\memin[11]~85_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[11]~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~80 .extended_lut = "off";
defparam \dmem~80 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem~80 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y17_N58
dffeas \dmem~12 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~12 .is_wysiwyg = "true";
defparam \dmem~12 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y17_N45
cyclonev_lcell_comb \dmem_rtl_0_bypass[51]~7 (
// Equation(s):
// \dmem_rtl_0_bypass[51]~7_combout  = !\memin[11]~85_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\memin[11]~85_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[51]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[51]~7 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[51]~7 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \dmem_rtl_0_bypass[51]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y17_N47
dffeas \dmem_rtl_0_bypass[51] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[51]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[51]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[51] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[51] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y17_N12
cyclonev_lcell_comb \memin[11]~99 (
// Equation(s):
// \memin[11]~99_combout  = ( \dmem~39_combout  & ( \memin[4]~1_combout  & ( !dmem_rtl_0_bypass[51] ) ) ) # ( !\dmem~39_combout  & ( \memin[4]~1_combout  & ( (!dmem_rtl_0_bypass[52] & (((!dmem_rtl_0_bypass[51])))) # (dmem_rtl_0_bypass[52] & ((!\dmem~12_q ) # 
// ((\dmem~0DUPLICATE_q )))) ) ) )

	.dataa(!\dmem~12_q ),
	.datab(!dmem_rtl_0_bypass[51]),
	.datac(!\dmem~0DUPLICATE_q ),
	.datad(!dmem_rtl_0_bypass[52]),
	.datae(!\dmem~39_combout ),
	.dataf(!\memin[4]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[11]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[11]~99 .extended_lut = "off";
defparam \memin[11]~99 .lut_mask = 64'h00000000CCAFCCCC;
defparam \memin[11]~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y17_N0
cyclonev_lcell_comb \memin[11]~84 (
// Equation(s):
// \memin[11]~84_combout  = ( \memin[11]~100_combout  & ( \memin[11]~99_combout  & ( (\memin[11]~98_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((!\dmem_rtl_0|auto_generated|ram_block1a11~portbdataout ))) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0] & (!\dmem_rtl_0|auto_generated|ram_block1a43~portbdataout )))) ) ) ) # ( \memin[11]~100_combout  & ( !\memin[11]~99_combout  & ( \memin[11]~98_combout  ) ) ) # ( !\memin[11]~100_combout  & ( 
// !\memin[11]~99_combout  & ( \memin[11]~98_combout  ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a43~portbdataout ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datad(!\memin[11]~98_combout ),
	.datae(!\memin[11]~100_combout ),
	.dataf(!\memin[11]~99_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[11]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[11]~84 .extended_lut = "off";
defparam \memin[11]~84 .lut_mask = 64'h00FF00FF000000E2;
defparam \memin[11]~84 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N5
dffeas \regs[1][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[11]~85_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][11] .is_wysiwyg = "true";
defparam \regs[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N59
dffeas \regs[13][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[11]~85_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][11] .is_wysiwyg = "true";
defparam \regs[13][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y18_N4
dffeas \regs[9][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[11]~85_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][11] .is_wysiwyg = "true";
defparam \regs[9][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N58
dffeas \regs[5][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[11]~85_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][11] .is_wysiwyg = "true";
defparam \regs[5][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N57
cyclonev_lcell_comb \Mux20~1 (
// Equation(s):
// \Mux20~1_combout  = ( \regs[5][11]~q  & ( \Selector69~4_combout  & ( (!\Selector70~4_combout  & ((\regs[9][11]~q ))) # (\Selector70~4_combout  & (\regs[13][11]~q )) ) ) ) # ( !\regs[5][11]~q  & ( \Selector69~4_combout  & ( (!\Selector70~4_combout  & 
// ((\regs[9][11]~q ))) # (\Selector70~4_combout  & (\regs[13][11]~q )) ) ) ) # ( \regs[5][11]~q  & ( !\Selector69~4_combout  & ( (\Selector70~4_combout ) # (\regs[1][11]~q ) ) ) ) # ( !\regs[5][11]~q  & ( !\Selector69~4_combout  & ( (\regs[1][11]~q  & 
// !\Selector70~4_combout ) ) ) )

	.dataa(!\regs[1][11]~q ),
	.datab(!\regs[13][11]~q ),
	.datac(!\regs[9][11]~q ),
	.datad(!\Selector70~4_combout ),
	.datae(!\regs[5][11]~q ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux20~1 .extended_lut = "off";
defparam \Mux20~1 .lut_mask = 64'h550055FF0F330F33;
defparam \Mux20~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N32
dffeas \regs[7][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[11]~85_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][11] .is_wysiwyg = "true";
defparam \regs[7][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N30
cyclonev_lcell_comb \regs[15][11]~feeder (
// Equation(s):
// \regs[15][11]~feeder_combout  = ( \memin[11]~85_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[11]~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[15][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[15][11]~feeder .extended_lut = "off";
defparam \regs[15][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[15][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y15_N31
dffeas \regs[15][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[15][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][11] .is_wysiwyg = "true";
defparam \regs[15][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N56
dffeas \regs[11][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[11]~85_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][11] .is_wysiwyg = "true";
defparam \regs[11][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N26
dffeas \regs[3][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[11]~85_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][11] .is_wysiwyg = "true";
defparam \regs[3][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N48
cyclonev_lcell_comb \Mux20~3 (
// Equation(s):
// \Mux20~3_combout  = ( \Selector70~4_combout  & ( \Selector69~4_combout  & ( \regs[15][11]~q  ) ) ) # ( !\Selector70~4_combout  & ( \Selector69~4_combout  & ( \regs[11][11]~q  ) ) ) # ( \Selector70~4_combout  & ( !\Selector69~4_combout  & ( \regs[7][11]~q  
// ) ) ) # ( !\Selector70~4_combout  & ( !\Selector69~4_combout  & ( \regs[3][11]~q  ) ) )

	.dataa(!\regs[7][11]~q ),
	.datab(!\regs[15][11]~q ),
	.datac(!\regs[11][11]~q ),
	.datad(!\regs[3][11]~q ),
	.datae(!\Selector70~4_combout ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux20~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux20~3 .extended_lut = "off";
defparam \Mux20~3 .lut_mask = 64'h00FF55550F0F3333;
defparam \Mux20~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y16_N47
dffeas \regs[2][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[11]~85_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][11] .is_wysiwyg = "true";
defparam \regs[2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N13
dffeas \regs[10][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[11]~85_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][11] .is_wysiwyg = "true";
defparam \regs[10][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N49
dffeas \regs[14][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[11]~85_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][11] .is_wysiwyg = "true";
defparam \regs[14][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N50
dffeas \regs[6][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[11]~85_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][11] .is_wysiwyg = "true";
defparam \regs[6][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N48
cyclonev_lcell_comb \Mux20~2 (
// Equation(s):
// \Mux20~2_combout  = ( \regs[6][11]~q  & ( \Selector69~4_combout  & ( (!\Selector70~4_combout  & (\regs[10][11]~q )) # (\Selector70~4_combout  & ((\regs[14][11]~q ))) ) ) ) # ( !\regs[6][11]~q  & ( \Selector69~4_combout  & ( (!\Selector70~4_combout  & 
// (\regs[10][11]~q )) # (\Selector70~4_combout  & ((\regs[14][11]~q ))) ) ) ) # ( \regs[6][11]~q  & ( !\Selector69~4_combout  & ( (\Selector70~4_combout ) # (\regs[2][11]~q ) ) ) ) # ( !\regs[6][11]~q  & ( !\Selector69~4_combout  & ( (\regs[2][11]~q  & 
// !\Selector70~4_combout ) ) ) )

	.dataa(!\regs[2][11]~q ),
	.datab(!\regs[10][11]~q ),
	.datac(!\Selector70~4_combout ),
	.datad(!\regs[14][11]~q ),
	.datae(!\regs[6][11]~q ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux20~2 .extended_lut = "off";
defparam \Mux20~2 .lut_mask = 64'h50505F5F303F303F;
defparam \Mux20~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y16_N25
dffeas \regs[8][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[11]~85_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][11] .is_wysiwyg = "true";
defparam \regs[8][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y17_N10
dffeas \regs[12][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[11]~85_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][11] .is_wysiwyg = "true";
defparam \regs[12][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N17
dffeas \regs[0][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[11]~85_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][11] .is_wysiwyg = "true";
defparam \regs[0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N32
dffeas \regs[4][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[11]~85_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][11] .is_wysiwyg = "true";
defparam \regs[4][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N30
cyclonev_lcell_comb \Mux20~0 (
// Equation(s):
// \Mux20~0_combout  = ( \regs[4][11]~q  & ( \Selector69~4_combout  & ( (!\Selector70~4_combout  & (\regs[8][11]~q )) # (\Selector70~4_combout  & ((\regs[12][11]~q ))) ) ) ) # ( !\regs[4][11]~q  & ( \Selector69~4_combout  & ( (!\Selector70~4_combout  & 
// (\regs[8][11]~q )) # (\Selector70~4_combout  & ((\regs[12][11]~q ))) ) ) ) # ( \regs[4][11]~q  & ( !\Selector69~4_combout  & ( (\regs[0][11]~q ) # (\Selector70~4_combout ) ) ) ) # ( !\regs[4][11]~q  & ( !\Selector69~4_combout  & ( (!\Selector70~4_combout  
// & \regs[0][11]~q ) ) ) )

	.dataa(!\regs[8][11]~q ),
	.datab(!\Selector70~4_combout ),
	.datac(!\regs[12][11]~q ),
	.datad(!\regs[0][11]~q ),
	.datae(!\regs[4][11]~q ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux20~0 .extended_lut = "off";
defparam \Mux20~0 .lut_mask = 64'h00CC33FF47474747;
defparam \Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N24
cyclonev_lcell_comb \Mux20~4 (
// Equation(s):
// \Mux20~4_combout  = ( \Mux20~2_combout  & ( \Mux20~0_combout  & ( (!\Selector72~4_combout ) # ((!\Selector71~4_combout  & (\Mux20~1_combout )) # (\Selector71~4_combout  & ((\Mux20~3_combout )))) ) ) ) # ( !\Mux20~2_combout  & ( \Mux20~0_combout  & ( 
// (!\Selector72~4_combout  & (!\Selector71~4_combout )) # (\Selector72~4_combout  & ((!\Selector71~4_combout  & (\Mux20~1_combout )) # (\Selector71~4_combout  & ((\Mux20~3_combout ))))) ) ) ) # ( \Mux20~2_combout  & ( !\Mux20~0_combout  & ( 
// (!\Selector72~4_combout  & (\Selector71~4_combout )) # (\Selector72~4_combout  & ((!\Selector71~4_combout  & (\Mux20~1_combout )) # (\Selector71~4_combout  & ((\Mux20~3_combout ))))) ) ) ) # ( !\Mux20~2_combout  & ( !\Mux20~0_combout  & ( 
// (\Selector72~4_combout  & ((!\Selector71~4_combout  & (\Mux20~1_combout )) # (\Selector71~4_combout  & ((\Mux20~3_combout ))))) ) ) )

	.dataa(!\Selector72~4_combout ),
	.datab(!\Selector71~4_combout ),
	.datac(!\Mux20~1_combout ),
	.datad(!\Mux20~3_combout ),
	.datae(!\Mux20~2_combout ),
	.dataf(!\Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux20~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux20~4 .extended_lut = "off";
defparam \Mux20~4 .lut_mask = 64'h041526378C9DAEBF;
defparam \Mux20~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N54
cyclonev_lcell_comb \memin[11]~85 (
// Equation(s):
// \memin[11]~85_combout  = ( \Mux20~4_combout  & ( ((!\memin[11]~84_combout ) # ((\WideOr19~0_combout  & !\Selector52~4_combout ))) # (\WideOr23~0_combout ) ) ) # ( !\Mux20~4_combout  & ( (!\memin[11]~84_combout ) # ((\WideOr19~0_combout  & 
// !\Selector52~4_combout )) ) )

	.dataa(!\WideOr23~0_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\Selector52~4_combout ),
	.datad(!\memin[11]~84_combout ),
	.datae(gnd),
	.dataf(!\Mux20~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[11]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[11]~85 .extended_lut = "off";
defparam \memin[11]~85 .lut_mask = 64'hFF30FF30FF75FF75;
defparam \memin[11]~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y21_N26
dffeas \B[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[11]~85_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[11]),
	.prn(vcc));
// synopsys translate_off
defparam \B[11] .is_wysiwyg = "true";
defparam \B[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N30
cyclonev_lcell_comb \Selector51~3 (
// Equation(s):
// \Selector51~3_combout  = ( \Selector32~0_combout  & ( \Add2~113_sumout  & ( (\Selector32~3_combout  & (!\Selector51~2_combout  & !\Selector46~4_combout )) ) ) ) # ( !\Selector32~0_combout  & ( \Add2~113_sumout  & ( (\Selector32~3_combout  & 
// !\Selector46~4_combout ) ) ) ) # ( \Selector32~0_combout  & ( !\Add2~113_sumout  & ( !\Selector51~2_combout  ) ) ) # ( !\Selector32~0_combout  & ( !\Add2~113_sumout  ) )

	.dataa(gnd),
	.datab(!\Selector32~3_combout ),
	.datac(!\Selector51~2_combout ),
	.datad(!\Selector46~4_combout ),
	.datae(!\Selector32~0_combout ),
	.dataf(!\Add2~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector51~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector51~3 .extended_lut = "off";
defparam \Selector51~3 .lut_mask = 64'hFFFFF0F033003000;
defparam \Selector51~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N24
cyclonev_lcell_comb \Selector51~0 (
// Equation(s):
// \Selector51~0_combout  = ( \Selector21~0_combout  & ( \Selector44~2_combout  & ( (!\IR[21]~DUPLICATE_q  & ((!B[12] $ (\A[12]~DUPLICATE_q )) # (\IR[18]~DUPLICATE_q ))) # (\IR[21]~DUPLICATE_q  & (((\A[12]~DUPLICATE_q )) # (B[12]))) ) ) ) # ( 
// !\Selector21~0_combout  & ( \Selector44~2_combout  & ( !\IR[21]~DUPLICATE_q  $ (((!B[12] & (\A[12]~DUPLICATE_q  & !\IR[18]~DUPLICATE_q )) # (B[12] & ((!\IR[18]~DUPLICATE_q ) # (\A[12]~DUPLICATE_q ))))) ) ) ) # ( \Selector21~0_combout  & ( 
// !\Selector44~2_combout  & ( !\IR[21]~DUPLICATE_q  $ (!B[12] $ (!\A[12]~DUPLICATE_q )) ) ) )

	.dataa(!\IR[21]~DUPLICATE_q ),
	.datab(!B[12]),
	.datac(!\A[12]~DUPLICATE_q ),
	.datad(!\IR[18]~DUPLICATE_q ),
	.datae(!\Selector21~0_combout ),
	.dataf(!\Selector44~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector51~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector51~0 .extended_lut = "off";
defparam \Selector51~0 .lut_mask = 64'h0000969695A997BF;
defparam \Selector51~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N33
cyclonev_lcell_comb \Selector51~1 (
// Equation(s):
// \Selector51~1_combout  = ( !\Selector51~0_combout  & ( \ShiftLeft0~37_combout  & ( ((!\Selector63~3_combout ) # (\ShiftRight0~6_combout )) # (\Selector44~0_combout ) ) ) ) # ( !\Selector51~0_combout  & ( !\ShiftLeft0~37_combout  ) )

	.dataa(!\Selector44~0_combout ),
	.datab(!\Selector63~3_combout ),
	.datac(!\ShiftRight0~6_combout ),
	.datad(gnd),
	.datae(!\Selector51~0_combout ),
	.dataf(!\ShiftLeft0~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector51~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector51~1 .extended_lut = "off";
defparam \Selector51~1 .lut_mask = 64'hFFFF0000DFDF0000;
defparam \Selector51~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N24
cyclonev_lcell_comb \ShiftRight0~58 (
// Equation(s):
// \ShiftRight0~58_combout  = ( \ShiftRight0~10_combout  & ( \ShiftRight0~14_combout  & ( (!B[2] & (((!\B[3]~DUPLICATE_q ) # (\ShiftRight0~13_combout )))) # (B[2] & (((\B[3]~DUPLICATE_q )) # (\ShiftRight0~12_combout ))) ) ) ) # ( !\ShiftRight0~10_combout  & 
// ( \ShiftRight0~14_combout  & ( (!B[2] & (((\ShiftRight0~13_combout  & \B[3]~DUPLICATE_q )))) # (B[2] & (((\B[3]~DUPLICATE_q )) # (\ShiftRight0~12_combout ))) ) ) ) # ( \ShiftRight0~10_combout  & ( !\ShiftRight0~14_combout  & ( (!B[2] & 
// (((!\B[3]~DUPLICATE_q ) # (\ShiftRight0~13_combout )))) # (B[2] & (\ShiftRight0~12_combout  & ((!\B[3]~DUPLICATE_q )))) ) ) ) # ( !\ShiftRight0~10_combout  & ( !\ShiftRight0~14_combout  & ( (!B[2] & (((\ShiftRight0~13_combout  & \B[3]~DUPLICATE_q )))) # 
// (B[2] & (\ShiftRight0~12_combout  & ((!\B[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\ShiftRight0~12_combout ),
	.datab(!\ShiftRight0~13_combout ),
	.datac(!B[2]),
	.datad(!\B[3]~DUPLICATE_q ),
	.datae(!\ShiftRight0~10_combout ),
	.dataf(!\ShiftRight0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~58 .extended_lut = "off";
defparam \ShiftRight0~58 .lut_mask = 64'h0530F530053FF53F;
defparam \ShiftRight0~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N24
cyclonev_lcell_comb \Selector51~5 (
// Equation(s):
// \Selector51~5_combout  = ( !B[4] & ( (\Selector62~2_combout  & ((!\ShiftRight0~6_combout  & (((\ShiftRight0~58_combout )))) # (\ShiftRight0~6_combout  & (\A[31]~DUPLICATE_q )))) ) ) # ( B[4] & ( (\Selector62~2_combout  & ((!\ShiftRight0~6_combout  & 
// ((!\ShiftLeft0~0_combout  & (\A[31]~DUPLICATE_q )) # (\ShiftLeft0~0_combout  & ((\ShiftRight0~15_combout ))))) # (\ShiftRight0~6_combout  & (\A[31]~DUPLICATE_q )))) ) )

	.dataa(!\ShiftRight0~6_combout ),
	.datab(!\A[31]~DUPLICATE_q ),
	.datac(!\ShiftRight0~15_combout ),
	.datad(!\Selector62~2_combout ),
	.datae(!B[4]),
	.dataf(!\ShiftLeft0~0_combout ),
	.datag(!\ShiftRight0~58_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector51~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector51~5 .extended_lut = "on";
defparam \Selector51~5 .lut_mask = 64'h001B0033001B001B;
defparam \Selector51~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N24
cyclonev_lcell_comb \Selector51~4 (
// Equation(s):
// \Selector51~4_combout  = ( \Selector51~1_combout  & ( \Selector51~5_combout  & ( (!\Selector56~0_combout  & \Selector51~3_combout ) ) ) ) # ( !\Selector51~1_combout  & ( \Selector51~5_combout  & ( (!\Selector56~0_combout  & \Selector51~3_combout ) ) ) ) # 
// ( \Selector51~1_combout  & ( !\Selector51~5_combout  & ( (\Selector51~3_combout  & ((!\Selector56~0_combout ) # ((!\Selector44~3_combout ) # (!\Add1~113_sumout )))) ) ) ) # ( !\Selector51~1_combout  & ( !\Selector51~5_combout  & ( (!\Selector56~0_combout  
// & \Selector51~3_combout ) ) ) )

	.dataa(!\Selector56~0_combout ),
	.datab(!\Selector44~3_combout ),
	.datac(!\Selector51~3_combout ),
	.datad(!\Add1~113_sumout ),
	.datae(!\Selector51~1_combout ),
	.dataf(!\Selector51~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector51~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector51~4 .extended_lut = "off";
defparam \Selector51~4 .lut_mask = 64'h0A0A0F0E0A0A0A0A;
defparam \Selector51~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N0
cyclonev_lcell_comb \dmem_rtl_0_bypass[54]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[54]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[54]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[54]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[54]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[54]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y16_N2
dffeas \dmem_rtl_0_bypass[54] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[54]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[54] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[54] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N0
cyclonev_lcell_comb \memin[12]~103 (
// Equation(s):
// \memin[12]~103_combout  = ( dmem_rtl_0_bypass[54] & ( (\dmem~0_q  & !\dmem~39_combout ) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem~39_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!dmem_rtl_0_bypass[54]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[12]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[12]~103 .extended_lut = "off";
defparam \memin[12]~103 .lut_mask = 64'h0000444400004444;
defparam \memin[12]~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N42
cyclonev_lcell_comb \memin[12]~101 (
// Equation(s):
// \memin[12]~101_combout  = ( IR[20] & ( \ShOff~0_combout  & ( (!\WideOr21~0_combout  & (IR[18] & ((!PC[12]) # (!\DrPC~0_combout )))) ) ) ) # ( !IR[20] & ( \ShOff~0_combout  & ( (IR[18] & ((!PC[12]) # (!\DrPC~0_combout ))) ) ) ) # ( IR[20] & ( 
// !\ShOff~0_combout  & ( (!\WideOr21~0_combout  & ((!PC[12]) # (!\DrPC~0_combout ))) ) ) ) # ( !IR[20] & ( !\ShOff~0_combout  & ( (!PC[12]) # (!\DrPC~0_combout ) ) ) )

	.dataa(!\WideOr21~0_combout ),
	.datab(!PC[12]),
	.datac(!IR[18]),
	.datad(!\DrPC~0_combout ),
	.datae(!IR[20]),
	.dataf(!\ShOff~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[12]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[12]~101 .extended_lut = "off";
defparam \memin[12]~101 .lut_mask = 64'hFFCCAA880F0C0A08;
defparam \memin[12]~101 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y7_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[12]~87_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X46_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\dmem~72_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~72_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[12]~87_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE280000022209000004120C0802FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N33
cyclonev_lcell_comb \dmem_rtl_0_bypass[53]~8 (
// Equation(s):
// \dmem_rtl_0_bypass[53]~8_combout  = ( !\memin[12]~87_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[12]~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[53]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[53]~8 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[53]~8 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[53]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N35
dffeas \dmem_rtl_0_bypass[53] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[53]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[53]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[53] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[53] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N48
cyclonev_lcell_comb \dmem~81 (
// Equation(s):
// \dmem~81_combout  = ( !\memin[12]~87_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[12]~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~81 .extended_lut = "off";
defparam \dmem~81 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y17_N49
dffeas \dmem~13 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~13 .is_wysiwyg = "true";
defparam \dmem~13 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N15
cyclonev_lcell_comb \memin[12]~102 (
// Equation(s):
// \memin[12]~102_combout  = ( dmem_rtl_0_bypass[54] & ( \memin[4]~1_combout  & ( (!\dmem~39_combout  & (((!\dmem~13_q ) # (\dmem~0_q )))) # (\dmem~39_combout  & (!dmem_rtl_0_bypass[53])) ) ) ) # ( !dmem_rtl_0_bypass[54] & ( \memin[4]~1_combout  & ( 
// !dmem_rtl_0_bypass[53] ) ) )

	.dataa(!dmem_rtl_0_bypass[53]),
	.datab(!\dmem~39_combout ),
	.datac(!\dmem~13_q ),
	.datad(!\dmem~0_q ),
	.datae(!dmem_rtl_0_bypass[54]),
	.dataf(!\memin[4]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[12]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[12]~102 .extended_lut = "off";
defparam \memin[12]~102 .lut_mask = 64'h00000000AAAAE2EE;
defparam \memin[12]~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N27
cyclonev_lcell_comb \memin[12]~86 (
// Equation(s):
// \memin[12]~86_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( \memin[12]~102_combout  & ( (\memin[12]~103_combout  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\memin[12]~101_combout  & 
// !\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout ))) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( \memin[12]~102_combout  & ( (\memin[12]~103_combout  & (\memin[12]~101_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b 
// [0]) # (!\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout )))) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( !\memin[12]~102_combout  & ( \memin[12]~101_combout  ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  
// & ( !\memin[12]~102_combout  & ( \memin[12]~101_combout  ) ) )

	.dataa(!\memin[12]~103_combout ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\memin[12]~101_combout ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout ),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.dataf(!\memin[12]~102_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[12]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[12]~86 .extended_lut = "off";
defparam \memin[12]~86 .lut_mask = 64'h0F0F0F0F05040100;
defparam \memin[12]~86 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N7
dffeas \regs[1][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[12]~87_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][12] .is_wysiwyg = "true";
defparam \regs[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N53
dffeas \regs[3][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[12]~87_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][12] .is_wysiwyg = "true";
defparam \regs[3][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N24
cyclonev_lcell_comb \regs[2][12]~feeder (
// Equation(s):
// \regs[2][12]~feeder_combout  = ( \memin[12]~87_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[12]~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][12]~feeder .extended_lut = "off";
defparam \regs[2][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y14_N25
dffeas \regs[2][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][12] .is_wysiwyg = "true";
defparam \regs[2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N38
dffeas \regs[0][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[12]~87_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][12] .is_wysiwyg = "true";
defparam \regs[0][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N57
cyclonev_lcell_comb \Mux19~0 (
// Equation(s):
// \Mux19~0_combout  = ( \Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[3][12]~q  ) ) ) # ( !\Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[1][12]~q  ) ) ) # ( \Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[2][12]~q  ) 
// ) ) # ( !\Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[0][12]~q  ) ) )

	.dataa(!\regs[1][12]~q ),
	.datab(!\regs[3][12]~q ),
	.datac(!\regs[2][12]~q ),
	.datad(!\regs[0][12]~q ),
	.datae(!\Selector71~4_combout ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux19~0 .extended_lut = "off";
defparam \Mux19~0 .lut_mask = 64'h00FF0F0F55553333;
defparam \Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y16_N25
dffeas \regs[4][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[12]~87_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][12] .is_wysiwyg = "true";
defparam \regs[4][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N42
cyclonev_lcell_comb \regs[5][12]~feeder (
// Equation(s):
// \regs[5][12]~feeder_combout  = ( \memin[12]~87_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[12]~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][12]~feeder .extended_lut = "off";
defparam \regs[5][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y16_N43
dffeas \regs[5][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[5][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][12] .is_wysiwyg = "true";
defparam \regs[5][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N6
cyclonev_lcell_comb \regs[6][12]~feeder (
// Equation(s):
// \regs[6][12]~feeder_combout  = ( \memin[12]~87_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[12]~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][12]~feeder .extended_lut = "off";
defparam \regs[6][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N7
dffeas \regs[6][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][12] .is_wysiwyg = "true";
defparam \regs[6][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N54
cyclonev_lcell_comb \regs[7][12]~feeder (
// Equation(s):
// \regs[7][12]~feeder_combout  = ( \memin[12]~87_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[12]~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[7][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[7][12]~feeder .extended_lut = "off";
defparam \regs[7][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[7][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N56
dffeas \regs[7][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[7][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][12] .is_wysiwyg = "true";
defparam \regs[7][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N30
cyclonev_lcell_comb \Mux19~1 (
// Equation(s):
// \Mux19~1_combout  = ( \Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[7][12]~q  ) ) ) # ( !\Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[5][12]~q  ) ) ) # ( \Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[6][12]~q  ) 
// ) ) # ( !\Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[4][12]~q  ) ) )

	.dataa(!\regs[4][12]~q ),
	.datab(!\regs[5][12]~q ),
	.datac(!\regs[6][12]~q ),
	.datad(!\regs[7][12]~q ),
	.datae(!\Selector71~4_combout ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux19~1 .extended_lut = "off";
defparam \Mux19~1 .lut_mask = 64'h55550F0F333300FF;
defparam \Mux19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N18
cyclonev_lcell_comb \regs[13][12]~feeder (
// Equation(s):
// \regs[13][12]~feeder_combout  = ( \memin[12]~87_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[12]~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][12]~feeder .extended_lut = "off";
defparam \regs[13][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N19
dffeas \regs[13][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][12] .is_wysiwyg = "true";
defparam \regs[13][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N14
dffeas \regs[14][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[12]~87_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][12] .is_wysiwyg = "true";
defparam \regs[14][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N24
cyclonev_lcell_comb \regs[12][12]~feeder (
// Equation(s):
// \regs[12][12]~feeder_combout  = ( \memin[12]~87_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[12]~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][12]~feeder .extended_lut = "off";
defparam \regs[12][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N26
dffeas \regs[12][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][12] .is_wysiwyg = "true";
defparam \regs[12][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N53
dffeas \regs[15][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[12]~87_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][12] .is_wysiwyg = "true";
defparam \regs[15][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N51
cyclonev_lcell_comb \Mux19~3 (
// Equation(s):
// \Mux19~3_combout  = ( \regs[15][12]~q  & ( \Selector72~4_combout  & ( (\Selector71~4_combout ) # (\regs[13][12]~q ) ) ) ) # ( !\regs[15][12]~q  & ( \Selector72~4_combout  & ( (\regs[13][12]~q  & !\Selector71~4_combout ) ) ) ) # ( \regs[15][12]~q  & ( 
// !\Selector72~4_combout  & ( (!\Selector71~4_combout  & ((\regs[12][12]~q ))) # (\Selector71~4_combout  & (\regs[14][12]~q )) ) ) ) # ( !\regs[15][12]~q  & ( !\Selector72~4_combout  & ( (!\Selector71~4_combout  & ((\regs[12][12]~q ))) # 
// (\Selector71~4_combout  & (\regs[14][12]~q )) ) ) )

	.dataa(!\regs[13][12]~q ),
	.datab(!\regs[14][12]~q ),
	.datac(!\regs[12][12]~q ),
	.datad(!\Selector71~4_combout ),
	.datae(!\regs[15][12]~q ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux19~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux19~3 .extended_lut = "off";
defparam \Mux19~3 .lut_mask = 64'h0F330F33550055FF;
defparam \Mux19~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N19
dffeas \regs[8][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[12]~87_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][12] .is_wysiwyg = "true";
defparam \regs[8][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y14_N47
dffeas \regs[10][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[12]~87_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][12] .is_wysiwyg = "true";
defparam \regs[10][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N58
dffeas \regs[9][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[12]~87_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][12] .is_wysiwyg = "true";
defparam \regs[9][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y14_N50
dffeas \regs[11][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[12]~87_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][12] .is_wysiwyg = "true";
defparam \regs[11][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N48
cyclonev_lcell_comb \Mux19~2 (
// Equation(s):
// \Mux19~2_combout  = ( \regs[11][12]~q  & ( \Selector72~4_combout  & ( (\regs[9][12]~q ) # (\Selector71~4_combout ) ) ) ) # ( !\regs[11][12]~q  & ( \Selector72~4_combout  & ( (!\Selector71~4_combout  & \regs[9][12]~q ) ) ) ) # ( \regs[11][12]~q  & ( 
// !\Selector72~4_combout  & ( (!\Selector71~4_combout  & (\regs[8][12]~q )) # (\Selector71~4_combout  & ((\regs[10][12]~q ))) ) ) ) # ( !\regs[11][12]~q  & ( !\Selector72~4_combout  & ( (!\Selector71~4_combout  & (\regs[8][12]~q )) # (\Selector71~4_combout  
// & ((\regs[10][12]~q ))) ) ) )

	.dataa(!\regs[8][12]~q ),
	.datab(!\regs[10][12]~q ),
	.datac(!\Selector71~4_combout ),
	.datad(!\regs[9][12]~q ),
	.datae(!\regs[11][12]~q ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux19~2 .extended_lut = "off";
defparam \Mux19~2 .lut_mask = 64'h5353535300F00FFF;
defparam \Mux19~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N36
cyclonev_lcell_comb \Mux19~4 (
// Equation(s):
// \Mux19~4_combout  = ( \Mux19~3_combout  & ( \Mux19~2_combout  & ( ((!\Selector70~4_combout  & (\Mux19~0_combout )) # (\Selector70~4_combout  & ((\Mux19~1_combout )))) # (\Selector69~4_combout ) ) ) ) # ( !\Mux19~3_combout  & ( \Mux19~2_combout  & ( 
// (!\Selector69~4_combout  & ((!\Selector70~4_combout  & (\Mux19~0_combout )) # (\Selector70~4_combout  & ((\Mux19~1_combout ))))) # (\Selector69~4_combout  & (((!\Selector70~4_combout )))) ) ) ) # ( \Mux19~3_combout  & ( !\Mux19~2_combout  & ( 
// (!\Selector69~4_combout  & ((!\Selector70~4_combout  & (\Mux19~0_combout )) # (\Selector70~4_combout  & ((\Mux19~1_combout ))))) # (\Selector69~4_combout  & (((\Selector70~4_combout )))) ) ) ) # ( !\Mux19~3_combout  & ( !\Mux19~2_combout  & ( 
// (!\Selector69~4_combout  & ((!\Selector70~4_combout  & (\Mux19~0_combout )) # (\Selector70~4_combout  & ((\Mux19~1_combout ))))) ) ) )

	.dataa(!\Selector69~4_combout ),
	.datab(!\Mux19~0_combout ),
	.datac(!\Selector70~4_combout ),
	.datad(!\Mux19~1_combout ),
	.datae(!\Mux19~3_combout ),
	.dataf(!\Mux19~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux19~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux19~4 .extended_lut = "off";
defparam \Mux19~4 .lut_mask = 64'h202A252F707A757F;
defparam \Mux19~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N30
cyclonev_lcell_comb \memin[12]~87 (
// Equation(s):
// \memin[12]~87_combout  = ( \Mux19~4_combout  & ( ((!\memin[12]~86_combout ) # ((\WideOr19~0_combout  & !\Selector51~4_combout ))) # (\WideOr23~0_combout ) ) ) # ( !\Mux19~4_combout  & ( (!\memin[12]~86_combout ) # ((\WideOr19~0_combout  & 
// !\Selector51~4_combout )) ) )

	.dataa(!\WideOr19~0_combout ),
	.datab(!\WideOr23~0_combout ),
	.datac(!\Selector51~4_combout ),
	.datad(!\memin[12]~86_combout ),
	.datae(gnd),
	.dataf(!\Mux19~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[12]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[12]~87 .extended_lut = "off";
defparam \memin[12]~87 .lut_mask = 64'hFF50FF50FF73FF73;
defparam \memin[12]~87 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N4
dffeas \MAR[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[12]~87_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[12]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[12] .is_wysiwyg = "true";
defparam \MAR[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N5
dffeas \dmem_rtl_0_bypass[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(MAR[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[21]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N11
dffeas \dmem_rtl_0_bypass[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[11]~85_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[20]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N29
dffeas \dmem_rtl_0_bypass[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[10]~83_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[18]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N47
dffeas \dmem_rtl_0_bypass[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(MAR[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[17]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N50
dffeas \dmem_rtl_0_bypass[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[12]~87_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[22]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N37
dffeas \dmem_rtl_0_bypass[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(MAR[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[19]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N48
cyclonev_lcell_comb \dmem~35 (
// Equation(s):
// \dmem~35_combout  = ( dmem_rtl_0_bypass[22] & ( dmem_rtl_0_bypass[19] & ( (dmem_rtl_0_bypass[21] & (dmem_rtl_0_bypass[20] & (!dmem_rtl_0_bypass[18] $ (dmem_rtl_0_bypass[17])))) ) ) ) # ( !dmem_rtl_0_bypass[22] & ( dmem_rtl_0_bypass[19] & ( 
// (!dmem_rtl_0_bypass[21] & (dmem_rtl_0_bypass[20] & (!dmem_rtl_0_bypass[18] $ (dmem_rtl_0_bypass[17])))) ) ) ) # ( dmem_rtl_0_bypass[22] & ( !dmem_rtl_0_bypass[19] & ( (dmem_rtl_0_bypass[21] & (!dmem_rtl_0_bypass[20] & (!dmem_rtl_0_bypass[18] $ 
// (dmem_rtl_0_bypass[17])))) ) ) ) # ( !dmem_rtl_0_bypass[22] & ( !dmem_rtl_0_bypass[19] & ( (!dmem_rtl_0_bypass[21] & (!dmem_rtl_0_bypass[20] & (!dmem_rtl_0_bypass[18] $ (dmem_rtl_0_bypass[17])))) ) ) )

	.dataa(!dmem_rtl_0_bypass[21]),
	.datab(!dmem_rtl_0_bypass[20]),
	.datac(!dmem_rtl_0_bypass[18]),
	.datad(!dmem_rtl_0_bypass[17]),
	.datae(!dmem_rtl_0_bypass[22]),
	.dataf(!dmem_rtl_0_bypass[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~35 .extended_lut = "off";
defparam \dmem~35 .lut_mask = 64'h8008400420021001;
defparam \dmem~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N34
dffeas \dmem_rtl_0_bypass[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~65_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[6]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N23
dffeas \dmem_rtl_0_bypass[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(MAR[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[7]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N17
dffeas \dmem_rtl_0_bypass[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[5]~68_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[8]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N12
cyclonev_lcell_comb \dmem_rtl_0_bypass[5]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[5]~feeder_combout  = ( MAR[4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!MAR[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[5]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N13
dffeas \dmem_rtl_0_bypass[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[5]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N15
cyclonev_lcell_comb \dmem~37 (
// Equation(s):
// \dmem~37_combout  = ( dmem_rtl_0_bypass[8] & ( dmem_rtl_0_bypass[5] & ( (dmem_rtl_0_bypass[6] & dmem_rtl_0_bypass[7]) ) ) ) # ( !dmem_rtl_0_bypass[8] & ( dmem_rtl_0_bypass[5] & ( (dmem_rtl_0_bypass[6] & !dmem_rtl_0_bypass[7]) ) ) ) # ( 
// dmem_rtl_0_bypass[8] & ( !dmem_rtl_0_bypass[5] & ( (!dmem_rtl_0_bypass[6] & dmem_rtl_0_bypass[7]) ) ) ) # ( !dmem_rtl_0_bypass[8] & ( !dmem_rtl_0_bypass[5] & ( (!dmem_rtl_0_bypass[6] & !dmem_rtl_0_bypass[7]) ) ) )

	.dataa(!dmem_rtl_0_bypass[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(!dmem_rtl_0_bypass[7]),
	.datae(!dmem_rtl_0_bypass[8]),
	.dataf(!dmem_rtl_0_bypass[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~37 .extended_lut = "off";
defparam \dmem~37 .lut_mask = 64'hAA0000AA55000055;
defparam \dmem~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N56
dffeas \dmem_rtl_0_bypass[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(MAR[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[15]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N14
dffeas \dmem_rtl_0_bypass[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[9]~80_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[16]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N36
cyclonev_lcell_comb \dmem_rtl_0_bypass[10]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[10]~feeder_combout  = ( \memin[6]~71_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[6]~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[10]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N38
dffeas \dmem_rtl_0_bypass[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[10]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N44
dffeas \dmem_rtl_0_bypass[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(MAR[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[9]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N42
cyclonev_lcell_comb \dmem~36 (
// Equation(s):
// \dmem~36_combout  = ( dmem_rtl_0_bypass[9] & ( (dmem_rtl_0_bypass[10] & (!dmem_rtl_0_bypass[15] $ (dmem_rtl_0_bypass[16]))) ) ) # ( !dmem_rtl_0_bypass[9] & ( (!dmem_rtl_0_bypass[10] & (!dmem_rtl_0_bypass[15] $ (dmem_rtl_0_bypass[16]))) ) )

	.dataa(!dmem_rtl_0_bypass[15]),
	.datab(!dmem_rtl_0_bypass[16]),
	.datac(!dmem_rtl_0_bypass[10]),
	.datad(gnd),
	.datae(!dmem_rtl_0_bypass[9]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~36 .extended_lut = "off";
defparam \dmem~36 .lut_mask = 64'h9090090990900909;
defparam \dmem~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N32
dffeas \dmem_rtl_0_bypass[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~74_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[12]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N59
dffeas \dmem_rtl_0_bypass[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(MAR[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[11]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N2
dffeas \dmem_rtl_0_bypass[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(MAR[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[13]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y18_N58
dffeas \dmem_rtl_0_bypass[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[8]~77_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[14]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N33
cyclonev_lcell_comb \dmem~38 (
// Equation(s):
// \dmem~38_combout  = ( dmem_rtl_0_bypass[13] & ( dmem_rtl_0_bypass[14] & ( !dmem_rtl_0_bypass[12] $ (dmem_rtl_0_bypass[11]) ) ) ) # ( !dmem_rtl_0_bypass[13] & ( !dmem_rtl_0_bypass[14] & ( !dmem_rtl_0_bypass[12] $ (dmem_rtl_0_bypass[11]) ) ) )

	.dataa(gnd),
	.datab(!dmem_rtl_0_bypass[12]),
	.datac(!dmem_rtl_0_bypass[11]),
	.datad(gnd),
	.datae(!dmem_rtl_0_bypass[13]),
	.dataf(!dmem_rtl_0_bypass[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~38 .extended_lut = "off";
defparam \dmem~38 .lut_mask = 64'hC3C300000000C3C3;
defparam \dmem~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N20
dffeas \dmem_rtl_0_bypass[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(MAR[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[25]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N25
dffeas \dmem_rtl_0_bypass[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~90_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[24]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N46
dffeas \MAR[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~97_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[15]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[15] .is_wysiwyg = "true";
defparam \MAR[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N36
cyclonev_lcell_comb \dmem_rtl_0_bypass[27]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[27]~feeder_combout  = ( MAR[15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!MAR[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[27]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y13_N37
dffeas \dmem_rtl_0_bypass[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[27]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N39
cyclonev_lcell_comb \dmem_rtl_0_bypass[26]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[26]~feeder_combout  = ( \memin[14]~93_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[14]~93_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[26]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N41
dffeas \dmem_rtl_0_bypass[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[26]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N8
dffeas \dmem_rtl_0_bypass[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~97_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[28]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y14_N10
dffeas \dmem_rtl_0_bypass[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(MAR[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[23]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N6
cyclonev_lcell_comb \dmem~33 (
// Equation(s):
// \dmem~33_combout  = ( dmem_rtl_0_bypass[28] & ( dmem_rtl_0_bypass[23] & ( (dmem_rtl_0_bypass[24] & (dmem_rtl_0_bypass[27] & (!dmem_rtl_0_bypass[25] $ (dmem_rtl_0_bypass[26])))) ) ) ) # ( !dmem_rtl_0_bypass[28] & ( dmem_rtl_0_bypass[23] & ( 
// (dmem_rtl_0_bypass[24] & (!dmem_rtl_0_bypass[27] & (!dmem_rtl_0_bypass[25] $ (dmem_rtl_0_bypass[26])))) ) ) ) # ( dmem_rtl_0_bypass[28] & ( !dmem_rtl_0_bypass[23] & ( (!dmem_rtl_0_bypass[24] & (dmem_rtl_0_bypass[27] & (!dmem_rtl_0_bypass[25] $ 
// (dmem_rtl_0_bypass[26])))) ) ) ) # ( !dmem_rtl_0_bypass[28] & ( !dmem_rtl_0_bypass[23] & ( (!dmem_rtl_0_bypass[24] & (!dmem_rtl_0_bypass[27] & (!dmem_rtl_0_bypass[25] $ (dmem_rtl_0_bypass[26])))) ) ) )

	.dataa(!dmem_rtl_0_bypass[25]),
	.datab(!dmem_rtl_0_bypass[24]),
	.datac(!dmem_rtl_0_bypass[27]),
	.datad(!dmem_rtl_0_bypass[26]),
	.datae(!dmem_rtl_0_bypass[28]),
	.dataf(!dmem_rtl_0_bypass[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~33 .extended_lut = "off";
defparam \dmem~33 .lut_mask = 64'h8040080420100201;
defparam \dmem~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N53
dffeas \dmem_rtl_0_bypass[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[3]~62_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[4]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N14
dffeas \dmem_rtl_0_bypass[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(MAR[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[3]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y14_N59
dffeas \dmem_rtl_0_bypass[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(MAR[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[1]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N49
dffeas \dmem_rtl_0_bypass[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\MemWE~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N24
cyclonev_lcell_comb \dmem_rtl_0_bypass[2]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[2]~feeder_combout  = ( \memin[2]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[2]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[2]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N26
dffeas \dmem_rtl_0_bypass[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[2]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N24
cyclonev_lcell_comb \dmem~34 (
// Equation(s):
// \dmem~34_combout  = ( dmem_rtl_0_bypass[0] & ( dmem_rtl_0_bypass[2] & ( (dmem_rtl_0_bypass[1] & (!dmem_rtl_0_bypass[4] $ (dmem_rtl_0_bypass[3]))) ) ) ) # ( dmem_rtl_0_bypass[0] & ( !dmem_rtl_0_bypass[2] & ( (!dmem_rtl_0_bypass[1] & (!dmem_rtl_0_bypass[4] 
// $ (dmem_rtl_0_bypass[3]))) ) ) )

	.dataa(!dmem_rtl_0_bypass[4]),
	.datab(!dmem_rtl_0_bypass[3]),
	.datac(!dmem_rtl_0_bypass[1]),
	.datad(gnd),
	.datae(!dmem_rtl_0_bypass[0]),
	.dataf(!dmem_rtl_0_bypass[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~34 .extended_lut = "off";
defparam \dmem~34 .lut_mask = 64'h0000909000000909;
defparam \dmem~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N21
cyclonev_lcell_comb \dmem~39 (
// Equation(s):
// \dmem~39_combout  = ( \dmem~33_combout  & ( \dmem~34_combout  & ( (\dmem~35_combout  & (\dmem~37_combout  & (\dmem~36_combout  & \dmem~38_combout ))) ) ) )

	.dataa(!\dmem~35_combout ),
	.datab(!\dmem~37_combout ),
	.datac(!\dmem~36_combout ),
	.datad(!\dmem~38_combout ),
	.datae(!\dmem~33_combout ),
	.dataf(!\dmem~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~39 .extended_lut = "off";
defparam \dmem~39 .lut_mask = 64'h0000000000000001;
defparam \dmem~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N0
cyclonev_lcell_comb \memin[9]~78 (
// Equation(s):
// \memin[9]~78_combout  = ( \DrPC~0_combout  & ( \ShOff~0_combout  & ( (!PC[9] & (IR[15] & ((!\WideOr21~0_combout ) # (!IR[17])))) ) ) ) # ( !\DrPC~0_combout  & ( \ShOff~0_combout  & ( (IR[15] & ((!\WideOr21~0_combout ) # (!IR[17]))) ) ) ) # ( 
// \DrPC~0_combout  & ( !\ShOff~0_combout  & ( (!PC[9] & ((!\WideOr21~0_combout ) # (!IR[17]))) ) ) ) # ( !\DrPC~0_combout  & ( !\ShOff~0_combout  & ( (!\WideOr21~0_combout ) # (!IR[17]) ) ) )

	.dataa(!PC[9]),
	.datab(!\WideOr21~0_combout ),
	.datac(!IR[15]),
	.datad(!IR[17]),
	.datae(!\DrPC~0_combout ),
	.dataf(!\ShOff~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~78 .extended_lut = "off";
defparam \memin[9]~78 .lut_mask = 64'hFFCCAA880F0C0A08;
defparam \memin[9]~78 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N27
cyclonev_lcell_comb \dmem~78 (
// Equation(s):
// \dmem~78_combout  = ( !\memin[9]~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[9]~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~78 .extended_lut = "off";
defparam \dmem~78 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem~78 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y20_N28
dffeas \dmem~10 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~10 .is_wysiwyg = "true";
defparam \dmem~10 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y23_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[9]~80_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X22_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\dmem~72_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~72_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[9]~80_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE20949143200A025394B3C212A0FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N48
cyclonev_lcell_comb \dmem~63 (
// Equation(s):
// \dmem~63_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( (!\dmem~0_q  & (!\dmem~10_q )) # (\dmem~0_q  & (((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a41~portbdataout )))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( (!\dmem~0_q  & (!\dmem~10_q )) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a41~portbdataout )))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem~10_q ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a41~portbdataout ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~63 .extended_lut = "off";
defparam \dmem~63 .lut_mask = 64'h888D888DD8DDD8DD;
defparam \dmem~63 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N54
cyclonev_lcell_comb \memin[9]~79 (
// Equation(s):
// \memin[9]~79_combout  = ( \memin[9]~78_combout  & ( \dmem~63_combout  & ( (!\memin[4]~1_combout ) # ((dmem_rtl_0_bypass[47] & ((!dmem_rtl_0_bypass[48]) # (\dmem~39_combout )))) ) ) ) # ( \memin[9]~78_combout  & ( !\dmem~63_combout  & ( 
// ((!\memin[4]~1_combout ) # ((dmem_rtl_0_bypass[48] & !\dmem~39_combout ))) # (dmem_rtl_0_bypass[47]) ) ) )

	.dataa(!dmem_rtl_0_bypass[48]),
	.datab(!dmem_rtl_0_bypass[47]),
	.datac(!\memin[4]~1_combout ),
	.datad(!\dmem~39_combout ),
	.datae(!\memin[9]~78_combout ),
	.dataf(!\dmem~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~79 .extended_lut = "off";
defparam \memin[9]~79 .lut_mask = 64'h0000F7F30000F2F3;
defparam \memin[9]~79 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y16_N56
dffeas \regs[1][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[9]~80_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][9] .is_wysiwyg = "true";
defparam \regs[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N40
dffeas \regs[13][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[9]~80_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][9] .is_wysiwyg = "true";
defparam \regs[13][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N5
dffeas \regs[9][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[9]~80_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][9] .is_wysiwyg = "true";
defparam \regs[9][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N50
dffeas \regs[5][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[9]~80_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][9] .is_wysiwyg = "true";
defparam \regs[5][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N51
cyclonev_lcell_comb \Mux22~1 (
// Equation(s):
// \Mux22~1_combout  = ( \Selector70~4_combout  & ( \Selector69~4_combout  & ( \regs[13][9]~q  ) ) ) # ( !\Selector70~4_combout  & ( \Selector69~4_combout  & ( \regs[9][9]~q  ) ) ) # ( \Selector70~4_combout  & ( !\Selector69~4_combout  & ( \regs[5][9]~q  ) ) 
// ) # ( !\Selector70~4_combout  & ( !\Selector69~4_combout  & ( \regs[1][9]~q  ) ) )

	.dataa(!\regs[1][9]~q ),
	.datab(!\regs[13][9]~q ),
	.datac(!\regs[9][9]~q ),
	.datad(!\regs[5][9]~q ),
	.datae(!\Selector70~4_combout ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~1 .extended_lut = "off";
defparam \Mux22~1 .lut_mask = 64'h555500FF0F0F3333;
defparam \Mux22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N24
cyclonev_lcell_comb \regs[2][9]~feeder (
// Equation(s):
// \regs[2][9]~feeder_combout  = ( \memin[9]~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[9]~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][9]~feeder .extended_lut = "off";
defparam \regs[2][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y20_N25
dffeas \regs[2][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][9] .is_wysiwyg = "true";
defparam \regs[2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N20
dffeas \regs[10][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[9]~80_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][9] .is_wysiwyg = "true";
defparam \regs[10][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N54
cyclonev_lcell_comb \regs[6][9]~feeder (
// Equation(s):
// \regs[6][9]~feeder_combout  = ( \memin[9]~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[9]~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][9]~feeder .extended_lut = "off";
defparam \regs[6][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y22_N56
dffeas \regs[6][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][9] .is_wysiwyg = "true";
defparam \regs[6][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N13
dffeas \regs[14][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[9]~80_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][9] .is_wysiwyg = "true";
defparam \regs[14][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N12
cyclonev_lcell_comb \Mux22~2 (
// Equation(s):
// \Mux22~2_combout  = ( \regs[14][9]~q  & ( \Selector69~4_combout  & ( (\regs[10][9]~q ) # (\Selector70~4_combout ) ) ) ) # ( !\regs[14][9]~q  & ( \Selector69~4_combout  & ( (!\Selector70~4_combout  & \regs[10][9]~q ) ) ) ) # ( \regs[14][9]~q  & ( 
// !\Selector69~4_combout  & ( (!\Selector70~4_combout  & (\regs[2][9]~q )) # (\Selector70~4_combout  & ((\regs[6][9]~q ))) ) ) ) # ( !\regs[14][9]~q  & ( !\Selector69~4_combout  & ( (!\Selector70~4_combout  & (\regs[2][9]~q )) # (\Selector70~4_combout  & 
// ((\regs[6][9]~q ))) ) ) )

	.dataa(!\regs[2][9]~q ),
	.datab(!\Selector70~4_combout ),
	.datac(!\regs[10][9]~q ),
	.datad(!\regs[6][9]~q ),
	.datae(!\regs[14][9]~q ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~2 .extended_lut = "off";
defparam \Mux22~2 .lut_mask = 64'h447744770C0C3F3F;
defparam \Mux22~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y16_N41
dffeas \regs[8][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[9]~80_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][9] .is_wysiwyg = "true";
defparam \regs[8][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N34
dffeas \regs[0][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[9]~80_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][9] .is_wysiwyg = "true";
defparam \regs[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N23
dffeas \regs[12][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[9]~80_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][9] .is_wysiwyg = "true";
defparam \regs[12][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N23
dffeas \regs[4][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[9]~80_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][9] .is_wysiwyg = "true";
defparam \regs[4][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N21
cyclonev_lcell_comb \Mux22~0 (
// Equation(s):
// \Mux22~0_combout  = ( \regs[4][9]~q  & ( \Selector69~4_combout  & ( (!\Selector70~4_combout  & (\regs[8][9]~q )) # (\Selector70~4_combout  & ((\regs[12][9]~q ))) ) ) ) # ( !\regs[4][9]~q  & ( \Selector69~4_combout  & ( (!\Selector70~4_combout  & 
// (\regs[8][9]~q )) # (\Selector70~4_combout  & ((\regs[12][9]~q ))) ) ) ) # ( \regs[4][9]~q  & ( !\Selector69~4_combout  & ( (\Selector70~4_combout ) # (\regs[0][9]~q ) ) ) ) # ( !\regs[4][9]~q  & ( !\Selector69~4_combout  & ( (\regs[0][9]~q  & 
// !\Selector70~4_combout ) ) ) )

	.dataa(!\regs[8][9]~q ),
	.datab(!\regs[0][9]~q ),
	.datac(!\Selector70~4_combout ),
	.datad(!\regs[12][9]~q ),
	.datae(!\regs[4][9]~q ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~0 .extended_lut = "off";
defparam \Mux22~0 .lut_mask = 64'h30303F3F505F505F;
defparam \Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y16_N52
dffeas \regs[11][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[9]~80_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][9] .is_wysiwyg = "true";
defparam \regs[11][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N6
cyclonev_lcell_comb \regs[3][9]~feeder (
// Equation(s):
// \regs[3][9]~feeder_combout  = ( \memin[9]~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[9]~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][9]~feeder .extended_lut = "off";
defparam \regs[3][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N8
dffeas \regs[3][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][9] .is_wysiwyg = "true";
defparam \regs[3][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N51
cyclonev_lcell_comb \regs[7][9]~feeder (
// Equation(s):
// \regs[7][9]~feeder_combout  = ( \memin[9]~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[9]~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[7][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[7][9]~feeder .extended_lut = "off";
defparam \regs[7][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[7][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N52
dffeas \regs[7][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[7][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][9] .is_wysiwyg = "true";
defparam \regs[7][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y16_N25
dffeas \regs[15][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[9]~80_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][9] .is_wysiwyg = "true";
defparam \regs[15][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y16_N24
cyclonev_lcell_comb \Mux22~3 (
// Equation(s):
// \Mux22~3_combout  = ( \regs[15][9]~q  & ( \Selector69~4_combout  & ( (\Selector70~4_combout ) # (\regs[11][9]~q ) ) ) ) # ( !\regs[15][9]~q  & ( \Selector69~4_combout  & ( (\regs[11][9]~q  & !\Selector70~4_combout ) ) ) ) # ( \regs[15][9]~q  & ( 
// !\Selector69~4_combout  & ( (!\Selector70~4_combout  & (\regs[3][9]~q )) # (\Selector70~4_combout  & ((\regs[7][9]~q ))) ) ) ) # ( !\regs[15][9]~q  & ( !\Selector69~4_combout  & ( (!\Selector70~4_combout  & (\regs[3][9]~q )) # (\Selector70~4_combout  & 
// ((\regs[7][9]~q ))) ) ) )

	.dataa(!\regs[11][9]~q ),
	.datab(!\Selector70~4_combout ),
	.datac(!\regs[3][9]~q ),
	.datad(!\regs[7][9]~q ),
	.datae(!\regs[15][9]~q ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~3 .extended_lut = "off";
defparam \Mux22~3 .lut_mask = 64'h0C3F0C3F44447777;
defparam \Mux22~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N6
cyclonev_lcell_comb \Mux22~4 (
// Equation(s):
// \Mux22~4_combout  = ( \Mux22~0_combout  & ( \Mux22~3_combout  & ( (!\Selector71~4_combout  & (((!\Selector72~4_combout )) # (\Mux22~1_combout ))) # (\Selector71~4_combout  & (((\Mux22~2_combout ) # (\Selector72~4_combout )))) ) ) ) # ( !\Mux22~0_combout  
// & ( \Mux22~3_combout  & ( (!\Selector71~4_combout  & (\Mux22~1_combout  & (\Selector72~4_combout ))) # (\Selector71~4_combout  & (((\Mux22~2_combout ) # (\Selector72~4_combout )))) ) ) ) # ( \Mux22~0_combout  & ( !\Mux22~3_combout  & ( 
// (!\Selector71~4_combout  & (((!\Selector72~4_combout )) # (\Mux22~1_combout ))) # (\Selector71~4_combout  & (((!\Selector72~4_combout  & \Mux22~2_combout )))) ) ) ) # ( !\Mux22~0_combout  & ( !\Mux22~3_combout  & ( (!\Selector71~4_combout  & 
// (\Mux22~1_combout  & (\Selector72~4_combout ))) # (\Selector71~4_combout  & (((!\Selector72~4_combout  & \Mux22~2_combout )))) ) ) )

	.dataa(!\Mux22~1_combout ),
	.datab(!\Selector71~4_combout ),
	.datac(!\Selector72~4_combout ),
	.datad(!\Mux22~2_combout ),
	.datae(!\Mux22~0_combout ),
	.dataf(!\Mux22~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~4 .extended_lut = "off";
defparam \Mux22~4 .lut_mask = 64'h0434C4F40737C7F7;
defparam \Mux22~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N33
cyclonev_lcell_comb \Selector54~1 (
// Equation(s):
// \Selector54~1_combout  = ( IR[26] & ( (!IR[27] & (!\A[9]~DUPLICATE_q  $ (!\B[9]~DUPLICATE_q ))) # (IR[27] & (\A[9]~DUPLICATE_q  & \B[9]~DUPLICATE_q )) ) ) # ( !IR[26] & ( (IR[27] & ((\B[9]~DUPLICATE_q ) # (\A[9]~DUPLICATE_q ))) ) )

	.dataa(!IR[27]),
	.datab(gnd),
	.datac(!\A[9]~DUPLICATE_q ),
	.datad(!\B[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!IR[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector54~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector54~1 .extended_lut = "off";
defparam \Selector54~1 .lut_mask = 64'h055505550AA50AA5;
defparam \Selector54~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y20_N5
dffeas \B[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[9]~80_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[9]),
	.prn(vcc));
// synopsys translate_off
defparam \B[9] .is_wysiwyg = "true";
defparam \B[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N27
cyclonev_lcell_comb \Add2~101 (
// Equation(s):
// \Add2~101_sumout  = SUM(( B[9] ) + ( \A[9]~DUPLICATE_q  ) + ( \Add2~98  ))
// \Add2~102  = CARRY(( B[9] ) + ( \A[9]~DUPLICATE_q  ) + ( \Add2~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[9]~DUPLICATE_q ),
	.datad(!B[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~101_sumout ),
	.cout(\Add2~102 ),
	.shareout());
// synopsys translate_off
defparam \Add2~101 .extended_lut = "off";
defparam \Add2~101 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N6
cyclonev_lcell_comb \Selector54~2 (
// Equation(s):
// \Selector54~2_combout  = ( \Add2~101_sumout  & ( (!\Selector32~3_combout ) # ((\Selector32~0_combout  & \Selector54~1_combout )) ) ) # ( !\Add2~101_sumout  & ( (\Selector32~0_combout  & \Selector54~1_combout ) ) )

	.dataa(gnd),
	.datab(!\Selector32~3_combout ),
	.datac(!\Selector32~0_combout ),
	.datad(!\Selector54~1_combout ),
	.datae(gnd),
	.dataf(!\Add2~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector54~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector54~2 .extended_lut = "off";
defparam \Selector54~2 .lut_mask = 64'h000F000FCCCFCCCF;
defparam \Selector54~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N42
cyclonev_lcell_comb \Selector54~5 (
// Equation(s):
// \Selector54~5_combout  = ( \B[9]~DUPLICATE_q  & ( \A[9]~DUPLICATE_q  & ( (!IR[19] & (!IR[22] & (IR[20] & IR[18]))) ) ) ) # ( !\B[9]~DUPLICATE_q  & ( \A[9]~DUPLICATE_q  & ( (IR[19] & (!IR[22] & (IR[20] & IR[18]))) ) ) ) # ( \B[9]~DUPLICATE_q  & ( 
// !\A[9]~DUPLICATE_q  & ( (IR[19] & (!IR[22] & (IR[20] & IR[18]))) ) ) ) # ( !\B[9]~DUPLICATE_q  & ( !\A[9]~DUPLICATE_q  & ( (!IR[22] & (IR[20] & ((IR[18]) # (IR[19])))) ) ) )

	.dataa(!IR[19]),
	.datab(!IR[22]),
	.datac(!IR[20]),
	.datad(!IR[18]),
	.datae(!\B[9]~DUPLICATE_q ),
	.dataf(!\A[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector54~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector54~5 .extended_lut = "off";
defparam \Selector54~5 .lut_mask = 64'h040C000400040008;
defparam \Selector54~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N48
cyclonev_lcell_comb \Selector54~6 (
// Equation(s):
// \Selector54~6_combout  = ( \B[9]~DUPLICATE_q  & ( \A[9]~DUPLICATE_q  & ( (IR[19] & (!IR[22] & IR[20])) ) ) ) # ( !\B[9]~DUPLICATE_q  & ( \A[9]~DUPLICATE_q  & ( (!IR[22] & (IR[20] & (!IR[19] $ (!IR[18])))) ) ) ) # ( \B[9]~DUPLICATE_q  & ( 
// !\A[9]~DUPLICATE_q  & ( (!IR[22] & (IR[20] & (!IR[19] $ (!IR[18])))) ) ) )

	.dataa(!IR[19]),
	.datab(!IR[22]),
	.datac(!IR[20]),
	.datad(!IR[18]),
	.datae(!\B[9]~DUPLICATE_q ),
	.dataf(!\A[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector54~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector54~6 .extended_lut = "off";
defparam \Selector54~6 .lut_mask = 64'h0000040804080404;
defparam \Selector54~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N57
cyclonev_lcell_comb \Selector54~7 (
// Equation(s):
// \Selector54~7_combout  = ( \IR[21]~DUPLICATE_q  & ( \Selector54~6_combout  ) ) # ( !\IR[21]~DUPLICATE_q  & ( \Selector54~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector54~5_combout ),
	.datad(!\Selector54~6_combout ),
	.datae(gnd),
	.dataf(!\IR[21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector54~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector54~7 .extended_lut = "off";
defparam \Selector54~7 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \Selector54~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y19_N15
cyclonev_lcell_comb \ShiftRight0~55 (
// Equation(s):
// \ShiftRight0~55_combout  = ( \ShiftRight0~34_combout  & ( \ShiftRight0~39_combout  & ( (!B[2] & (((\ShiftRight0~38_combout ) # (\B[3]~DUPLICATE_q )))) # (B[2] & (((!\B[3]~DUPLICATE_q )) # (\ShiftRight0~24_combout ))) ) ) ) # ( !\ShiftRight0~34_combout  & 
// ( \ShiftRight0~39_combout  & ( (!B[2] & (((!\B[3]~DUPLICATE_q  & \ShiftRight0~38_combout )))) # (B[2] & (((!\B[3]~DUPLICATE_q )) # (\ShiftRight0~24_combout ))) ) ) ) # ( \ShiftRight0~34_combout  & ( !\ShiftRight0~39_combout  & ( (!B[2] & 
// (((\ShiftRight0~38_combout ) # (\B[3]~DUPLICATE_q )))) # (B[2] & (\ShiftRight0~24_combout  & (\B[3]~DUPLICATE_q ))) ) ) ) # ( !\ShiftRight0~34_combout  & ( !\ShiftRight0~39_combout  & ( (!B[2] & (((!\B[3]~DUPLICATE_q  & \ShiftRight0~38_combout )))) # 
// (B[2] & (\ShiftRight0~24_combout  & (\B[3]~DUPLICATE_q ))) ) ) )

	.dataa(!B[2]),
	.datab(!\ShiftRight0~24_combout ),
	.datac(!\B[3]~DUPLICATE_q ),
	.datad(!\ShiftRight0~38_combout ),
	.datae(!\ShiftRight0~34_combout ),
	.dataf(!\ShiftRight0~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~55 .extended_lut = "off";
defparam \ShiftRight0~55 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \ShiftRight0~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y18_N30
cyclonev_lcell_comb \Selector22~1 (
// Equation(s):
// \Selector22~1_combout  = ( !\ShiftRight0~6_combout  & ( \ShiftRight0~55_combout  & ( (\Selector62~2_combout  & ((!\B[4]~DUPLICATE_q ) # ((A[31] & \B[3]~DUPLICATE_q )))) ) ) ) # ( !\ShiftRight0~6_combout  & ( !\ShiftRight0~55_combout  & ( (A[31] & 
// (\B[3]~DUPLICATE_q  & (\Selector62~2_combout  & \B[4]~DUPLICATE_q ))) ) ) )

	.dataa(!A[31]),
	.datab(!\B[3]~DUPLICATE_q ),
	.datac(!\Selector62~2_combout ),
	.datad(!\B[4]~DUPLICATE_q ),
	.datae(!\ShiftRight0~6_combout ),
	.dataf(!\ShiftRight0~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~1 .extended_lut = "off";
defparam \Selector22~1 .lut_mask = 64'h000100000F010000;
defparam \Selector22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N0
cyclonev_lcell_comb \Selector54~3 (
// Equation(s):
// \Selector54~3_combout  = ( \Selector44~4_combout  & ( \Add2~101_sumout  ) ) # ( !\Selector44~4_combout  & ( \Add2~101_sumout  & ( (IR[18] & (!IR[20] & \Selector22~0_combout )) ) ) ) # ( \Selector44~4_combout  & ( !\Add2~101_sumout  & ( (IR[18] & (!IR[20] 
// & \Selector22~0_combout )) ) ) ) # ( !\Selector44~4_combout  & ( !\Add2~101_sumout  & ( (IR[18] & (!IR[20] & \Selector22~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!IR[18]),
	.datac(!IR[20]),
	.datad(!\Selector22~0_combout ),
	.datae(!\Selector44~4_combout ),
	.dataf(!\Add2~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector54~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector54~3 .extended_lut = "off";
defparam \Selector54~3 .lut_mask = 64'h003000300030FFFF;
defparam \Selector54~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N0
cyclonev_lcell_comb \Selector22~3 (
// Equation(s):
// \Selector22~3_combout  = ( \ShiftLeft0~59_combout  & ( (\Selector63~3_combout  & ((!\ShiftRight0~6_combout  & (!\Selector44~0_combout )) # (\ShiftRight0~6_combout  & ((\Selector32~1_combout ))))) ) ) # ( !\ShiftLeft0~59_combout  & ( 
// (\ShiftRight0~6_combout  & (\Selector63~3_combout  & \Selector32~1_combout )) ) )

	.dataa(!\Selector44~0_combout ),
	.datab(!\ShiftRight0~6_combout ),
	.datac(!\Selector63~3_combout ),
	.datad(!\Selector32~1_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~3 .extended_lut = "off";
defparam \Selector22~3 .lut_mask = 64'h00030003080B080B;
defparam \Selector22~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y19_N6
cyclonev_lcell_comb \Selector22~2 (
// Equation(s):
// \Selector22~2_combout  = ( \ShiftRight0~25_combout  & ( \ShiftRight0~26_combout  & ( (!\B[3]~DUPLICATE_q  & (\Selector62~4_combout  & !\ShiftRight0~6_combout )) ) ) ) # ( !\ShiftRight0~25_combout  & ( \ShiftRight0~26_combout  & ( (B[2] & 
// (!\B[3]~DUPLICATE_q  & (\Selector62~4_combout  & !\ShiftRight0~6_combout ))) ) ) ) # ( \ShiftRight0~25_combout  & ( !\ShiftRight0~26_combout  & ( (!B[2] & (!\B[3]~DUPLICATE_q  & (\Selector62~4_combout  & !\ShiftRight0~6_combout ))) ) ) )

	.dataa(!B[2]),
	.datab(!\B[3]~DUPLICATE_q ),
	.datac(!\Selector62~4_combout ),
	.datad(!\ShiftRight0~6_combout ),
	.datae(!\ShiftRight0~25_combout ),
	.dataf(!\ShiftRight0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~2 .extended_lut = "off";
defparam \Selector22~2 .lut_mask = 64'h0000080004000C00;
defparam \Selector22~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N30
cyclonev_lcell_comb \Selector54~4 (
// Equation(s):
// \Selector54~4_combout  = ( !\Selector22~2_combout  & ( (!\Selector22~3_combout  & ((!\Add2~101_sumout ) # (!\Selector44~4_combout ))) ) )

	.dataa(gnd),
	.datab(!\Add2~101_sumout ),
	.datac(!\Selector44~4_combout ),
	.datad(!\Selector22~3_combout ),
	.datae(gnd),
	.dataf(!\Selector22~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector54~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector54~4 .extended_lut = "off";
defparam \Selector54~4 .lut_mask = 64'hFC00FC0000000000;
defparam \Selector54~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N18
cyclonev_lcell_comb \Selector54~0 (
// Equation(s):
// \Selector54~0_combout  = ( \Selector54~3_combout  & ( \Selector54~4_combout  & ( (\Selector56~0_combout  & (((\Selector22~1_combout ) # (\Selector54~7_combout )) # (\Add1~101_sumout ))) ) ) ) # ( !\Selector54~3_combout  & ( \Selector54~4_combout  & ( 
// (\Selector56~0_combout  & ((\Selector22~1_combout ) # (\Selector54~7_combout ))) ) ) ) # ( \Selector54~3_combout  & ( !\Selector54~4_combout  & ( \Selector56~0_combout  ) ) ) # ( !\Selector54~3_combout  & ( !\Selector54~4_combout  & ( 
// \Selector56~0_combout  ) ) )

	.dataa(!\Add1~101_sumout ),
	.datab(!\Selector54~7_combout ),
	.datac(!\Selector22~1_combout ),
	.datad(!\Selector56~0_combout ),
	.datae(!\Selector54~3_combout ),
	.dataf(!\Selector54~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector54~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector54~0 .extended_lut = "off";
defparam \Selector54~0 .lut_mask = 64'h00FF00FF003F007F;
defparam \Selector54~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N12
cyclonev_lcell_comb \memin[9]~80 (
// Equation(s):
// \memin[9]~80_combout  = ( \Selector54~2_combout  & ( \Selector54~0_combout  & ( ((!\memin[9]~79_combout ) # ((\WideOr23~0_combout  & \Mux22~4_combout ))) # (\WideOr19~0_combout ) ) ) ) # ( !\Selector54~2_combout  & ( \Selector54~0_combout  & ( 
// ((!\memin[9]~79_combout ) # ((\WideOr23~0_combout  & \Mux22~4_combout ))) # (\WideOr19~0_combout ) ) ) ) # ( \Selector54~2_combout  & ( !\Selector54~0_combout  & ( ((!\memin[9]~79_combout ) # ((\WideOr23~0_combout  & \Mux22~4_combout ))) # 
// (\WideOr19~0_combout ) ) ) ) # ( !\Selector54~2_combout  & ( !\Selector54~0_combout  & ( (!\memin[9]~79_combout ) # ((\WideOr23~0_combout  & \Mux22~4_combout )) ) ) )

	.dataa(!\WideOr19~0_combout ),
	.datab(!\WideOr23~0_combout ),
	.datac(!\memin[9]~79_combout ),
	.datad(!\Mux22~4_combout ),
	.datae(!\Selector54~2_combout ),
	.dataf(!\Selector54~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~80 .extended_lut = "off";
defparam \memin[9]~80 .lut_mask = 64'hF0F3F5F7F5F7F5F7;
defparam \memin[9]~80 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y22_N10
dffeas \A[9]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[9]~80_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[9]~DUPLICATE .is_wysiwyg = "true";
defparam \A[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N54
cyclonev_lcell_comb \Selector53~1 (
// Equation(s):
// \Selector53~1_combout  = ( \Selector53~0_combout  & ( \Add2~105_sumout  & ( (!\Selector32~3_combout ) # (\Selector32~0_combout ) ) ) ) # ( !\Selector53~0_combout  & ( \Add2~105_sumout  & ( !\Selector32~3_combout  ) ) ) # ( \Selector53~0_combout  & ( 
// !\Add2~105_sumout  & ( \Selector32~0_combout  ) ) )

	.dataa(!\Selector32~3_combout ),
	.datab(gnd),
	.datac(!\Selector32~0_combout ),
	.datad(gnd),
	.datae(!\Selector53~0_combout ),
	.dataf(!\Add2~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector53~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector53~1 .extended_lut = "off";
defparam \Selector53~1 .lut_mask = 64'h00000F0FAAAAAFAF;
defparam \Selector53~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N36
cyclonev_lcell_comb \dmem_rtl_0_bypass[49]~6 (
// Equation(s):
// \dmem_rtl_0_bypass[49]~6_combout  = ( !\memin[10]~83_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[10]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[49]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[49]~6 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[49]~6 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[49]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N38
dffeas \dmem_rtl_0_bypass[49] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[49]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[49]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[49] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[49] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N21
cyclonev_lcell_comb \dmem_rtl_0_bypass[50]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[50]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[50]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[50]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[50]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[50]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N23
dffeas \dmem_rtl_0_bypass[50] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[50]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[50] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[50] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N1
dffeas \PC[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~12_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[10] .is_wysiwyg = "true";
defparam \PC[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N6
cyclonev_lcell_comb \memin[10]~81 (
// Equation(s):
// \memin[10]~81_combout  = ( PC[10] & ( \ShOff~0_combout  & ( (IR[16] & (!\DrPC~0_combout  & ((!\WideOr21~0_combout ) # (IR[18])))) ) ) ) # ( !PC[10] & ( \ShOff~0_combout  & ( (IR[16] & ((!\WideOr21~0_combout ) # (IR[18]))) ) ) ) # ( PC[10] & ( 
// !\ShOff~0_combout  & ( (!\DrPC~0_combout  & ((!\WideOr21~0_combout ) # (IR[18]))) ) ) ) # ( !PC[10] & ( !\ShOff~0_combout  & ( (!\WideOr21~0_combout ) # (IR[18]) ) ) )

	.dataa(!IR[18]),
	.datab(!IR[16]),
	.datac(!\WideOr21~0_combout ),
	.datad(!\DrPC~0_combout ),
	.datae(!PC[10]),
	.dataf(!\ShOff~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~81 .extended_lut = "off";
defparam \memin[10]~81 .lut_mask = 64'hF5F5F50031313100;
defparam \memin[10]~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N42
cyclonev_lcell_comb \dmem~79 (
// Equation(s):
// \dmem~79_combout  = ( !\memin[10]~83_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[10]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~79 .extended_lut = "off";
defparam \dmem~79 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem~79 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N44
dffeas \dmem~11 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~11 .is_wysiwyg = "true";
defparam \dmem~11 .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[10]~83_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X30_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\dmem~72_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~72_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[10]~83_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1C185C6AAB0D14400403083C62FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N18
cyclonev_lcell_comb \dmem~64 (
// Equation(s):
// \dmem~64_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a10~portbdataout  & ( (!\dmem~0_q  & (((!\dmem~11_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a42~portbdataout )))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a10~portbdataout  & ( (!\dmem~0_q  & (((!\dmem~11_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a42~portbdataout )))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~11_q ),
	.datac(!\dmem~0_q ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a42~portbdataout ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~64 .extended_lut = "off";
defparam \dmem~64 .lut_mask = 64'hC0C5C0C5CACFCACF;
defparam \dmem~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N30
cyclonev_lcell_comb \memin[10]~82 (
// Equation(s):
// \memin[10]~82_combout  = ( \memin[4]~1_combout  & ( \dmem~64_combout  & ( (dmem_rtl_0_bypass[49] & (\memin[10]~81_combout  & ((!dmem_rtl_0_bypass[50]) # (\dmem~39_combout )))) ) ) ) # ( !\memin[4]~1_combout  & ( \dmem~64_combout  & ( \memin[10]~81_combout 
//  ) ) ) # ( \memin[4]~1_combout  & ( !\dmem~64_combout  & ( (\memin[10]~81_combout  & (((!\dmem~39_combout  & dmem_rtl_0_bypass[50])) # (dmem_rtl_0_bypass[49]))) ) ) ) # ( !\memin[4]~1_combout  & ( !\dmem~64_combout  & ( \memin[10]~81_combout  ) ) )

	.dataa(!dmem_rtl_0_bypass[49]),
	.datab(!\dmem~39_combout ),
	.datac(!dmem_rtl_0_bypass[50]),
	.datad(!\memin[10]~81_combout ),
	.datae(!\memin[4]~1_combout ),
	.dataf(!\dmem~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~82 .extended_lut = "off";
defparam \memin[10]~82 .lut_mask = 64'h00FF005D00FF0051;
defparam \memin[10]~82 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N52
dffeas \regs[12][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[10]~83_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][10] .is_wysiwyg = "true";
defparam \regs[12][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N32
dffeas \regs[14][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[10]~83_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][10] .is_wysiwyg = "true";
defparam \regs[14][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y12_N47
dffeas \regs[13][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[10]~83_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][10] .is_wysiwyg = "true";
defparam \regs[13][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N2
dffeas \regs[15][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[10]~83_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][10] .is_wysiwyg = "true";
defparam \regs[15][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N0
cyclonev_lcell_comb \Mux21~3 (
// Equation(s):
// \Mux21~3_combout  = ( \regs[15][10]~q  & ( \Selector72~4_combout  & ( (\regs[13][10]~q ) # (\Selector71~4_combout ) ) ) ) # ( !\regs[15][10]~q  & ( \Selector72~4_combout  & ( (!\Selector71~4_combout  & \regs[13][10]~q ) ) ) ) # ( \regs[15][10]~q  & ( 
// !\Selector72~4_combout  & ( (!\Selector71~4_combout  & (\regs[12][10]~q )) # (\Selector71~4_combout  & ((\regs[14][10]~q ))) ) ) ) # ( !\regs[15][10]~q  & ( !\Selector72~4_combout  & ( (!\Selector71~4_combout  & (\regs[12][10]~q )) # 
// (\Selector71~4_combout  & ((\regs[14][10]~q ))) ) ) )

	.dataa(!\regs[12][10]~q ),
	.datab(!\regs[14][10]~q ),
	.datac(!\Selector71~4_combout ),
	.datad(!\regs[13][10]~q ),
	.datae(!\regs[15][10]~q ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~3 .extended_lut = "off";
defparam \Mux21~3 .lut_mask = 64'h5353535300F00FFF;
defparam \Mux21~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y13_N38
dffeas \regs[10][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[10]~83_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][10] .is_wysiwyg = "true";
defparam \regs[10][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N3
cyclonev_lcell_comb \regs[8][10]~feeder (
// Equation(s):
// \regs[8][10]~feeder_combout  = ( \memin[10]~83_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[10]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][10]~feeder .extended_lut = "off";
defparam \regs[8][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N4
dffeas \regs[8][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][10] .is_wysiwyg = "true";
defparam \regs[8][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N27
cyclonev_lcell_comb \regs[9][10]~feeder (
// Equation(s):
// \regs[9][10]~feeder_combout  = ( \memin[10]~83_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[10]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][10]~feeder .extended_lut = "off";
defparam \regs[9][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y14_N28
dffeas \regs[9][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][10] .is_wysiwyg = "true";
defparam \regs[9][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N8
dffeas \regs[11][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[10]~83_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][10] .is_wysiwyg = "true";
defparam \regs[11][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N6
cyclonev_lcell_comb \Mux21~2 (
// Equation(s):
// \Mux21~2_combout  = ( \regs[11][10]~q  & ( \Selector71~4_combout  & ( (\Selector72~4_combout ) # (\regs[10][10]~q ) ) ) ) # ( !\regs[11][10]~q  & ( \Selector71~4_combout  & ( (\regs[10][10]~q  & !\Selector72~4_combout ) ) ) ) # ( \regs[11][10]~q  & ( 
// !\Selector71~4_combout  & ( (!\Selector72~4_combout  & (\regs[8][10]~q )) # (\Selector72~4_combout  & ((\regs[9][10]~q ))) ) ) ) # ( !\regs[11][10]~q  & ( !\Selector71~4_combout  & ( (!\Selector72~4_combout  & (\regs[8][10]~q )) # (\Selector72~4_combout  
// & ((\regs[9][10]~q ))) ) ) )

	.dataa(!\regs[10][10]~q ),
	.datab(!\Selector72~4_combout ),
	.datac(!\regs[8][10]~q ),
	.datad(!\regs[9][10]~q ),
	.datae(!\regs[11][10]~q ),
	.dataf(!\Selector71~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~2 .extended_lut = "off";
defparam \Mux21~2 .lut_mask = 64'h0C3F0C3F44447777;
defparam \Mux21~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N42
cyclonev_lcell_comb \regs[2][10]~feeder (
// Equation(s):
// \regs[2][10]~feeder_combout  = ( \memin[10]~83_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[10]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][10]~feeder .extended_lut = "off";
defparam \regs[2][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N43
dffeas \regs[2][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][10] .is_wysiwyg = "true";
defparam \regs[2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N50
dffeas \regs[3][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[10]~83_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][10] .is_wysiwyg = "true";
defparam \regs[3][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N11
dffeas \regs[0][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[10]~83_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][10] .is_wysiwyg = "true";
defparam \regs[0][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N36
cyclonev_lcell_comb \regs[1][10]~feeder (
// Equation(s):
// \regs[1][10]~feeder_combout  = ( \memin[10]~83_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[10]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][10]~feeder .extended_lut = "off";
defparam \regs[1][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N37
dffeas \regs[1][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[1][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][10] .is_wysiwyg = "true";
defparam \regs[1][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N54
cyclonev_lcell_comb \Mux21~0 (
// Equation(s):
// \Mux21~0_combout  = ( \regs[1][10]~q  & ( \Selector71~4_combout  & ( (!\Selector72~4_combout  & (\regs[2][10]~q )) # (\Selector72~4_combout  & ((\regs[3][10]~q ))) ) ) ) # ( !\regs[1][10]~q  & ( \Selector71~4_combout  & ( (!\Selector72~4_combout  & 
// (\regs[2][10]~q )) # (\Selector72~4_combout  & ((\regs[3][10]~q ))) ) ) ) # ( \regs[1][10]~q  & ( !\Selector71~4_combout  & ( (\regs[0][10]~q ) # (\Selector72~4_combout ) ) ) ) # ( !\regs[1][10]~q  & ( !\Selector71~4_combout  & ( (!\Selector72~4_combout  
// & \regs[0][10]~q ) ) ) )

	.dataa(!\regs[2][10]~q ),
	.datab(!\Selector72~4_combout ),
	.datac(!\regs[3][10]~q ),
	.datad(!\regs[0][10]~q ),
	.datae(!\regs[1][10]~q ),
	.dataf(!\Selector71~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~0 .extended_lut = "off";
defparam \Mux21~0 .lut_mask = 64'h00CC33FF47474747;
defparam \Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y12_N2
dffeas \regs[4][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[10]~83_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][10] .is_wysiwyg = "true";
defparam \regs[4][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N54
cyclonev_lcell_comb \regs[6][10]~feeder (
// Equation(s):
// \regs[6][10]~feeder_combout  = ( \memin[10]~83_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[10]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][10]~feeder .extended_lut = "off";
defparam \regs[6][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y15_N55
dffeas \regs[6][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][10] .is_wysiwyg = "true";
defparam \regs[6][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N14
dffeas \regs[5][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[10]~83_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][10] .is_wysiwyg = "true";
defparam \regs[5][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N24
cyclonev_lcell_comb \regs[7][10]~feeder (
// Equation(s):
// \regs[7][10]~feeder_combout  = ( \memin[10]~83_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[10]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[7][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[7][10]~feeder .extended_lut = "off";
defparam \regs[7][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[7][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y19_N25
dffeas \regs[7][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[7][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][10] .is_wysiwyg = "true";
defparam \regs[7][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N48
cyclonev_lcell_comb \Mux21~1 (
// Equation(s):
// \Mux21~1_combout  = ( \regs[7][10]~q  & ( \Selector72~4_combout  & ( (\regs[5][10]~q ) # (\Selector71~4_combout ) ) ) ) # ( !\regs[7][10]~q  & ( \Selector72~4_combout  & ( (!\Selector71~4_combout  & \regs[5][10]~q ) ) ) ) # ( \regs[7][10]~q  & ( 
// !\Selector72~4_combout  & ( (!\Selector71~4_combout  & (\regs[4][10]~q )) # (\Selector71~4_combout  & ((\regs[6][10]~q ))) ) ) ) # ( !\regs[7][10]~q  & ( !\Selector72~4_combout  & ( (!\Selector71~4_combout  & (\regs[4][10]~q )) # (\Selector71~4_combout  & 
// ((\regs[6][10]~q ))) ) ) )

	.dataa(!\regs[4][10]~q ),
	.datab(!\regs[6][10]~q ),
	.datac(!\Selector71~4_combout ),
	.datad(!\regs[5][10]~q ),
	.datae(!\regs[7][10]~q ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~1 .extended_lut = "off";
defparam \Mux21~1 .lut_mask = 64'h5353535300F00FFF;
defparam \Mux21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N0
cyclonev_lcell_comb \Mux21~4 (
// Equation(s):
// \Mux21~4_combout  = ( \Mux21~0_combout  & ( \Mux21~1_combout  & ( (!\Selector69~4_combout ) # ((!\Selector70~4_combout  & ((\Mux21~2_combout ))) # (\Selector70~4_combout  & (\Mux21~3_combout ))) ) ) ) # ( !\Mux21~0_combout  & ( \Mux21~1_combout  & ( 
// (!\Selector70~4_combout  & (\Selector69~4_combout  & ((\Mux21~2_combout )))) # (\Selector70~4_combout  & ((!\Selector69~4_combout ) # ((\Mux21~3_combout )))) ) ) ) # ( \Mux21~0_combout  & ( !\Mux21~1_combout  & ( (!\Selector70~4_combout  & 
// ((!\Selector69~4_combout ) # ((\Mux21~2_combout )))) # (\Selector70~4_combout  & (\Selector69~4_combout  & (\Mux21~3_combout ))) ) ) ) # ( !\Mux21~0_combout  & ( !\Mux21~1_combout  & ( (\Selector69~4_combout  & ((!\Selector70~4_combout  & 
// ((\Mux21~2_combout ))) # (\Selector70~4_combout  & (\Mux21~3_combout )))) ) ) )

	.dataa(!\Selector70~4_combout ),
	.datab(!\Selector69~4_combout ),
	.datac(!\Mux21~3_combout ),
	.datad(!\Mux21~2_combout ),
	.datae(!\Mux21~0_combout ),
	.dataf(!\Mux21~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~4 .extended_lut = "off";
defparam \Mux21~4 .lut_mask = 64'h012389AB4567CDEF;
defparam \Mux21~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y18_N36
cyclonev_lcell_comb \Selector21~5 (
// Equation(s):
// \Selector21~5_combout  = ( \IR[21]~DUPLICATE_q  & ( (\Selector21~0_combout  & (!\A[10]~DUPLICATE_q  $ (!\B[10]~DUPLICATE_q ))) ) ) # ( !\IR[21]~DUPLICATE_q  & ( (\Selector21~0_combout  & (!\A[10]~DUPLICATE_q  $ (\B[10]~DUPLICATE_q ))) ) )

	.dataa(!\A[10]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\B[10]~DUPLICATE_q ),
	.datad(!\Selector21~0_combout ),
	.datae(gnd),
	.dataf(!\IR[21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~5 .extended_lut = "off";
defparam \Selector21~5 .lut_mask = 64'h00A500A5005A005A;
defparam \Selector21~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y18_N3
cyclonev_lcell_comb \Selector21~6 (
// Equation(s):
// \Selector21~6_combout  = (!IR[18] & (IR[20] & ((\B[10]~DUPLICATE_q ) # (\A[10]~DUPLICATE_q )))) # (IR[18] & ((!IR[20]) # ((\A[10]~DUPLICATE_q  & \B[10]~DUPLICATE_q ))))

	.dataa(!\A[10]~DUPLICATE_q ),
	.datab(!IR[18]),
	.datac(!IR[20]),
	.datad(!\B[10]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~6 .extended_lut = "off";
defparam \Selector21~6 .lut_mask = 64'h343D343D343D343D;
defparam \Selector21~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y18_N42
cyclonev_lcell_comb \Selector21~1 (
// Equation(s):
// \Selector21~1_combout  = ( \Add2~105_sumout  & ( \Add1~105_sumout  & ( (\Selector24~0_combout  & (!\Selector21~6_combout  $ (((!IR[20]) # (\IR[21]~DUPLICATE_q ))))) ) ) ) # ( !\Add2~105_sumout  & ( \Add1~105_sumout  & ( (\Selector24~0_combout  & 
// ((!\IR[21]~DUPLICATE_q  & (!\Selector21~6_combout  $ (!IR[20]))) # (\IR[21]~DUPLICATE_q  & (\Selector21~6_combout  & IR[20])))) ) ) ) # ( \Add2~105_sumout  & ( !\Add1~105_sumout  & ( (\Selector24~0_combout  & ((!\IR[21]~DUPLICATE_q  & 
// (!\Selector21~6_combout  & IR[20])) # (\IR[21]~DUPLICATE_q  & (\Selector21~6_combout )))) ) ) ) # ( !\Add2~105_sumout  & ( !\Add1~105_sumout  & ( (\Selector24~0_combout  & (IR[20] & (!\IR[21]~DUPLICATE_q  $ (\Selector21~6_combout )))) ) ) )

	.dataa(!\IR[21]~DUPLICATE_q ),
	.datab(!\Selector24~0_combout ),
	.datac(!\Selector21~6_combout ),
	.datad(!IR[20]),
	.datae(!\Add2~105_sumout ),
	.dataf(!\Add1~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~1 .extended_lut = "off";
defparam \Selector21~1 .lut_mask = 64'h0021012102210321;
defparam \Selector21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N48
cyclonev_lcell_comb \ShiftRight0~56 (
// Equation(s):
// \ShiftRight0~56_combout  = ( \ShiftRight0~44_combout  & ( \ShiftRight0~20_combout  & ( ((!\B[3]~DUPLICATE_q  & (\ShiftRight0~43_combout )) # (\B[3]~DUPLICATE_q  & ((\ShiftRight0~32_combout )))) # (B[2]) ) ) ) # ( !\ShiftRight0~44_combout  & ( 
// \ShiftRight0~20_combout  & ( (!B[2] & ((!\B[3]~DUPLICATE_q  & (\ShiftRight0~43_combout )) # (\B[3]~DUPLICATE_q  & ((\ShiftRight0~32_combout ))))) # (B[2] & (((\B[3]~DUPLICATE_q )))) ) ) ) # ( \ShiftRight0~44_combout  & ( !\ShiftRight0~20_combout  & ( 
// (!B[2] & ((!\B[3]~DUPLICATE_q  & (\ShiftRight0~43_combout )) # (\B[3]~DUPLICATE_q  & ((\ShiftRight0~32_combout ))))) # (B[2] & (((!\B[3]~DUPLICATE_q )))) ) ) ) # ( !\ShiftRight0~44_combout  & ( !\ShiftRight0~20_combout  & ( (!B[2] & ((!\B[3]~DUPLICATE_q  
// & (\ShiftRight0~43_combout )) # (\B[3]~DUPLICATE_q  & ((\ShiftRight0~32_combout ))))) ) ) )

	.dataa(!\ShiftRight0~43_combout ),
	.datab(!\ShiftRight0~32_combout ),
	.datac(!B[2]),
	.datad(!\B[3]~DUPLICATE_q ),
	.datae(!\ShiftRight0~44_combout ),
	.dataf(!\ShiftRight0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~56 .extended_lut = "off";
defparam \ShiftRight0~56 .lut_mask = 64'h50305F30503F5F3F;
defparam \ShiftRight0~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y18_N0
cyclonev_lcell_comb \Selector21~2 (
// Equation(s):
// \Selector21~2_combout  = ( \ShiftRight0~56_combout  & ( (IR[18] & (!B[4] & !\ShiftRight0~6_combout )) ) )

	.dataa(gnd),
	.datab(!IR[18]),
	.datac(!B[4]),
	.datad(!\ShiftRight0~6_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~2 .extended_lut = "off";
defparam \Selector21~2 .lut_mask = 64'h0000000030003000;
defparam \Selector21~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N6
cyclonev_lcell_comb \Selector21~3 (
// Equation(s):
// \Selector21~3_combout  = ( \B[2]~DUPLICATE_q  & ( \ShiftRight0~22_combout  & ( (!B[3]) # (A[31]) ) ) ) # ( !\B[2]~DUPLICATE_q  & ( \ShiftRight0~22_combout  & ( (!B[3] & ((\ShiftRight0~21_combout ))) # (B[3] & (A[31])) ) ) ) # ( \B[2]~DUPLICATE_q  & ( 
// !\ShiftRight0~22_combout  & ( (A[31] & B[3]) ) ) ) # ( !\B[2]~DUPLICATE_q  & ( !\ShiftRight0~22_combout  & ( (!B[3] & ((\ShiftRight0~21_combout ))) # (B[3] & (A[31])) ) ) )

	.dataa(gnd),
	.datab(!A[31]),
	.datac(!B[3]),
	.datad(!\ShiftRight0~21_combout ),
	.datae(!\B[2]~DUPLICATE_q ),
	.dataf(!\ShiftRight0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~3 .extended_lut = "off";
defparam \Selector21~3 .lut_mask = 64'h03F3030303F3F3F3;
defparam \Selector21~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y18_N6
cyclonev_lcell_comb \Selector21~4 (
// Equation(s):
// \Selector21~4_combout  = ( \ShiftRight0~6_combout  & ( \Selector21~3_combout  & ( (IR[18] & A[31]) ) ) ) # ( !\ShiftRight0~6_combout  & ( \Selector21~3_combout  & ( (!B[4] & (!IR[18] & \ShiftLeft0~46_combout )) # (B[4] & (IR[18])) ) ) ) # ( 
// \ShiftRight0~6_combout  & ( !\Selector21~3_combout  & ( (IR[18] & A[31]) ) ) ) # ( !\ShiftRight0~6_combout  & ( !\Selector21~3_combout  & ( (!B[4] & (!IR[18] & \ShiftLeft0~46_combout )) ) ) )

	.dataa(!B[4]),
	.datab(!IR[18]),
	.datac(!A[31]),
	.datad(!\ShiftLeft0~46_combout ),
	.datae(!\ShiftRight0~6_combout ),
	.dataf(!\Selector21~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~4 .extended_lut = "off";
defparam \Selector21~4 .lut_mask = 64'h0088030311990303;
defparam \Selector21~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y18_N24
cyclonev_lcell_comb \Selector53~2 (
// Equation(s):
// \Selector53~2_combout  = ( \Selector21~2_combout  & ( \Selector21~4_combout  & ( (\Selector56~0_combout  & (((\Selector21~1_combout ) # (\Selector21~5_combout )) # (\Selector63~3_combout ))) ) ) ) # ( !\Selector21~2_combout  & ( \Selector21~4_combout  & ( 
// (\Selector56~0_combout  & (((\Selector21~1_combout ) # (\Selector21~5_combout )) # (\Selector63~3_combout ))) ) ) ) # ( \Selector21~2_combout  & ( !\Selector21~4_combout  & ( (\Selector56~0_combout  & (((\Selector21~1_combout ) # (\Selector21~5_combout )) 
// # (\Selector63~3_combout ))) ) ) ) # ( !\Selector21~2_combout  & ( !\Selector21~4_combout  & ( (\Selector56~0_combout  & ((\Selector21~1_combout ) # (\Selector21~5_combout ))) ) ) )

	.dataa(!\Selector63~3_combout ),
	.datab(!\Selector56~0_combout ),
	.datac(!\Selector21~5_combout ),
	.datad(!\Selector21~1_combout ),
	.datae(!\Selector21~2_combout ),
	.dataf(!\Selector21~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector53~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector53~2 .extended_lut = "off";
defparam \Selector53~2 .lut_mask = 64'h0333133313331333;
defparam \Selector53~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N12
cyclonev_lcell_comb \memin[10]~83 (
// Equation(s):
// \memin[10]~83_combout  = ( \Mux21~4_combout  & ( \Selector53~2_combout  & ( ((!\memin[10]~82_combout ) # (\WideOr23~0_combout )) # (\WideOr19~0_combout ) ) ) ) # ( !\Mux21~4_combout  & ( \Selector53~2_combout  & ( (!\memin[10]~82_combout ) # 
// (\WideOr19~0_combout ) ) ) ) # ( \Mux21~4_combout  & ( !\Selector53~2_combout  & ( ((!\memin[10]~82_combout ) # ((\WideOr19~0_combout  & \Selector53~1_combout ))) # (\WideOr23~0_combout ) ) ) ) # ( !\Mux21~4_combout  & ( !\Selector53~2_combout  & ( 
// (!\memin[10]~82_combout ) # ((\WideOr19~0_combout  & \Selector53~1_combout )) ) ) )

	.dataa(!\WideOr19~0_combout ),
	.datab(!\WideOr23~0_combout ),
	.datac(!\Selector53~1_combout ),
	.datad(!\memin[10]~82_combout ),
	.datae(!\Mux21~4_combout ),
	.dataf(!\Selector53~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~83 .extended_lut = "off";
defparam \memin[10]~83 .lut_mask = 64'hFF05FF37FF55FF77;
defparam \memin[10]~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N0
cyclonev_lcell_comb \PC~12 (
// Equation(s):
// \PC~12_combout  = ( \memin[10]~83_combout  & ( (\Add0~53_sumout ) # (\LdPC~1_combout ) ) ) # ( !\memin[10]~83_combout  & ( (!\LdPC~1_combout  & \Add0~53_sumout ) ) )

	.dataa(gnd),
	.datab(!\LdPC~1_combout ),
	.datac(gnd),
	.datad(!\Add0~53_sumout ),
	.datae(gnd),
	.dataf(!\memin[10]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~12 .extended_lut = "off";
defparam \PC~12 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \PC~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y19_N2
dffeas \PC[10]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~12_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[10]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N18
cyclonev_lcell_comb \imem~4 (
// Equation(s):
// \imem~4_combout  = ( !PC[13] & ( !PC[14] & ( (!\PC[10]~DUPLICATE_q  & (!PC[15] & (!PC[12] & !PC[11]))) ) ) )

	.dataa(!\PC[10]~DUPLICATE_q ),
	.datab(!PC[15]),
	.datac(!PC[12]),
	.datad(!PC[11]),
	.datae(!PC[13]),
	.dataf(!PC[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~4 .extended_lut = "off";
defparam \imem~4 .lut_mask = 64'h8000000000000000;
defparam \imem~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N24
cyclonev_lcell_comb \imem~83 (
// Equation(s):
// \imem~83_combout  = (\imem~82_combout  & \imem~4_combout )

	.dataa(gnd),
	.datab(!\imem~82_combout ),
	.datac(!\imem~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~83 .extended_lut = "off";
defparam \imem~83 .lut_mask = 64'h0303030303030303;
defparam \imem~83 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N26
dffeas \IR[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~83_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[6]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[6] .is_wysiwyg = "true";
defparam \IR[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N57
cyclonev_lcell_comb \Selector70~2 (
// Equation(s):
// \Selector70~2_combout  = ( IR[6] & ( (!state[1] & ((!\state[3]~DUPLICATE_q  & (state[2])) # (\state[3]~DUPLICATE_q  & ((!state[2]) # (!IR[2]))))) # (state[1] & (!\state[3]~DUPLICATE_q  & ((!IR[2])))) ) ) # ( !IR[6] & ( (!IR[2] & ((!state[1] & 
// (\state[3]~DUPLICATE_q  & state[2])) # (state[1] & (!\state[3]~DUPLICATE_q )))) ) )

	.dataa(!state[1]),
	.datab(!\state[3]~DUPLICATE_q ),
	.datac(!state[2]),
	.datad(!IR[2]),
	.datae(gnd),
	.dataf(!IR[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector70~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector70~2 .extended_lut = "off";
defparam \Selector70~2 .lut_mask = 64'h460046006E286E28;
defparam \Selector70~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N54
cyclonev_lcell_comb \Selector70~1 (
// Equation(s):
// \Selector70~1_combout  = ( IR[6] & ( (state[1] & !\state[3]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!state[1]),
	.datad(!\state[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!IR[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector70~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector70~1 .extended_lut = "off";
defparam \Selector70~1 .lut_mask = 64'h000000000F000F00;
defparam \Selector70~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N45
cyclonev_lcell_comb \Selector70~0 (
// Equation(s):
// \Selector70~0_combout  = ( IR[2] & ( IR[6] & ( (!state[1] & (state[2] & ((!\IR[10]~DUPLICATE_q ) # (state[3])))) # (state[1] & (!state[2] & ((!state[3])))) ) ) ) # ( !IR[2] & ( IR[6] & ( (!state[1] & (((state[2] & !\IR[10]~DUPLICATE_q )) # (state[3]))) # 
// (state[1] & (!state[2] & ((!state[3])))) ) ) ) # ( IR[2] & ( !IR[6] & ( (!state[1] & (state[2] & (!\IR[10]~DUPLICATE_q  & !state[3]))) ) ) ) # ( !IR[2] & ( !IR[6] & ( (!state[1] & ((!state[2] & ((state[3]))) # (state[2] & (!\IR[10]~DUPLICATE_q  & 
// !state[3])))) ) ) )

	.dataa(!state[1]),
	.datab(!state[2]),
	.datac(!\IR[10]~DUPLICATE_q ),
	.datad(!state[3]),
	.datae(!IR[2]),
	.dataf(!IR[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector70~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector70~0 .extended_lut = "off";
defparam \Selector70~0 .lut_mask = 64'h2088200064AA6422;
defparam \Selector70~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N30
cyclonev_lcell_comb \Selector70~3 (
// Equation(s):
// \Selector70~3_combout  = ( state[2] & ( (!state[1] & (!state[3] & !IR[2])) ) ) # ( !state[2] & ( (!state[1] & (state[3] & !IR[2])) ) )

	.dataa(!state[1]),
	.datab(gnd),
	.datac(!state[3]),
	.datad(!IR[2]),
	.datae(gnd),
	.dataf(!state[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector70~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector70~3 .extended_lut = "off";
defparam \Selector70~3 .lut_mask = 64'h0A000A00A000A000;
defparam \Selector70~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N36
cyclonev_lcell_comb \Selector70~4 (
// Equation(s):
// \Selector70~4_combout  = ( \Selector70~0_combout  & ( \Selector70~3_combout  & ( (!state[0] & (((!state[4]) # (\Selector70~1_combout )))) # (state[0] & (((state[4])) # (\Selector70~2_combout ))) ) ) ) # ( !\Selector70~0_combout  & ( \Selector70~3_combout  
// & ( (!state[0] & (((\Selector70~1_combout  & state[4])))) # (state[0] & (((state[4])) # (\Selector70~2_combout ))) ) ) ) # ( \Selector70~0_combout  & ( !\Selector70~3_combout  & ( (!state[0] & (((!state[4]) # (\Selector70~1_combout )))) # (state[0] & 
// (\Selector70~2_combout  & ((!state[4])))) ) ) ) # ( !\Selector70~0_combout  & ( !\Selector70~3_combout  & ( (!state[0] & (((\Selector70~1_combout  & state[4])))) # (state[0] & (\Selector70~2_combout  & ((!state[4])))) ) ) )

	.dataa(!state[0]),
	.datab(!\Selector70~2_combout ),
	.datac(!\Selector70~1_combout ),
	.datad(!state[4]),
	.datae(!\Selector70~0_combout ),
	.dataf(!\Selector70~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector70~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector70~4 .extended_lut = "off";
defparam \Selector70~4 .lut_mask = 64'h110ABB0A115FBB5F;
defparam \Selector70~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N30
cyclonev_lcell_comb \regs[2][2]~feeder (
// Equation(s):
// \regs[2][2]~feeder_combout  = ( \memin[2]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[2]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][2]~feeder .extended_lut = "off";
defparam \regs[2][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y14_N31
dffeas \regs[2][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][2] .is_wysiwyg = "true";
defparam \regs[2][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N36
cyclonev_lcell_comb \regs[3][2]~feeder (
// Equation(s):
// \regs[3][2]~feeder_combout  = ( \memin[2]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[2]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][2]~feeder .extended_lut = "off";
defparam \regs[3][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y12_N37
dffeas \regs[3][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][2] .is_wysiwyg = "true";
defparam \regs[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N25
dffeas \regs[0][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[2]~58_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][2] .is_wysiwyg = "true";
defparam \regs[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N19
dffeas \regs[1][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[2]~58_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][2] .is_wysiwyg = "true";
defparam \regs[1][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N6
cyclonev_lcell_comb \Mux29~0 (
// Equation(s):
// \Mux29~0_combout  = ( \regs[1][2]~q  & ( \Selector72~4_combout  & ( (!\Selector71~4_combout ) # (\regs[3][2]~q ) ) ) ) # ( !\regs[1][2]~q  & ( \Selector72~4_combout  & ( (\Selector71~4_combout  & \regs[3][2]~q ) ) ) ) # ( \regs[1][2]~q  & ( 
// !\Selector72~4_combout  & ( (!\Selector71~4_combout  & ((\regs[0][2]~q ))) # (\Selector71~4_combout  & (\regs[2][2]~q )) ) ) ) # ( !\regs[1][2]~q  & ( !\Selector72~4_combout  & ( (!\Selector71~4_combout  & ((\regs[0][2]~q ))) # (\Selector71~4_combout  & 
// (\regs[2][2]~q )) ) ) )

	.dataa(!\Selector71~4_combout ),
	.datab(!\regs[2][2]~q ),
	.datac(!\regs[3][2]~q ),
	.datad(!\regs[0][2]~q ),
	.datae(!\regs[1][2]~q ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux29~0 .extended_lut = "off";
defparam \Mux29~0 .lut_mask = 64'h11BB11BB0505AFAF;
defparam \Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N6
cyclonev_lcell_comb \regs[13][2]~feeder (
// Equation(s):
// \regs[13][2]~feeder_combout  = ( \memin[2]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[2]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][2]~feeder .extended_lut = "off";
defparam \regs[13][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N7
dffeas \regs[13][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][2] .is_wysiwyg = "true";
defparam \regs[13][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N5
dffeas \regs[12][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[2]~58_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][2] .is_wysiwyg = "true";
defparam \regs[12][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N16
dffeas \regs[14][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[2]~58_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][2] .is_wysiwyg = "true";
defparam \regs[14][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N58
dffeas \regs[15][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[2]~58_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][2] .is_wysiwyg = "true";
defparam \regs[15][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N54
cyclonev_lcell_comb \Mux29~3 (
// Equation(s):
// \Mux29~3_combout  = ( \regs[15][2]~q  & ( \Selector72~4_combout  & ( (\Selector71~4_combout ) # (\regs[13][2]~q ) ) ) ) # ( !\regs[15][2]~q  & ( \Selector72~4_combout  & ( (\regs[13][2]~q  & !\Selector71~4_combout ) ) ) ) # ( \regs[15][2]~q  & ( 
// !\Selector72~4_combout  & ( (!\Selector71~4_combout  & (\regs[12][2]~q )) # (\Selector71~4_combout  & ((\regs[14][2]~q ))) ) ) ) # ( !\regs[15][2]~q  & ( !\Selector72~4_combout  & ( (!\Selector71~4_combout  & (\regs[12][2]~q )) # (\Selector71~4_combout  & 
// ((\regs[14][2]~q ))) ) ) )

	.dataa(!\regs[13][2]~q ),
	.datab(!\regs[12][2]~q ),
	.datac(!\Selector71~4_combout ),
	.datad(!\regs[14][2]~q ),
	.datae(!\regs[15][2]~q ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux29~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux29~3 .extended_lut = "off";
defparam \Mux29~3 .lut_mask = 64'h303F303F50505F5F;
defparam \Mux29~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N56
dffeas \regs[8][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[2]~58_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][2] .is_wysiwyg = "true";
defparam \regs[8][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N54
cyclonev_lcell_comb \regs[10][2]~feeder (
// Equation(s):
// \regs[10][2]~feeder_combout  = ( \memin[2]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[2]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[10][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[10][2]~feeder .extended_lut = "off";
defparam \regs[10][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[10][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y14_N55
dffeas \regs[10][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[10][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][2] .is_wysiwyg = "true";
defparam \regs[10][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N26
dffeas \regs[11][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[2]~58_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][2] .is_wysiwyg = "true";
defparam \regs[11][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N59
dffeas \regs[9][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[2]~58_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][2] .is_wysiwyg = "true";
defparam \regs[9][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N48
cyclonev_lcell_comb \Mux29~2 (
// Equation(s):
// \Mux29~2_combout  = ( \Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[11][2]~q  ) ) ) # ( !\Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[9][2]~q  ) ) ) # ( \Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[10][2]~q  ) 
// ) ) # ( !\Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[8][2]~q  ) ) )

	.dataa(!\regs[8][2]~q ),
	.datab(!\regs[10][2]~q ),
	.datac(!\regs[11][2]~q ),
	.datad(!\regs[9][2]~q ),
	.datae(!\Selector71~4_combout ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux29~2 .extended_lut = "off";
defparam \Mux29~2 .lut_mask = 64'h5555333300FF0F0F;
defparam \Mux29~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N10
dffeas \regs[7][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[2]~58_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][2] .is_wysiwyg = "true";
defparam \regs[7][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N36
cyclonev_lcell_comb \regs[6][2]~feeder (
// Equation(s):
// \regs[6][2]~feeder_combout  = ( \memin[2]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[2]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][2]~feeder .extended_lut = "off";
defparam \regs[6][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N37
dffeas \regs[6][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][2] .is_wysiwyg = "true";
defparam \regs[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N49
dffeas \regs[4][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[2]~58_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][2] .is_wysiwyg = "true";
defparam \regs[4][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N7
dffeas \regs[5][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[2]~58_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][2] .is_wysiwyg = "true";
defparam \regs[5][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N6
cyclonev_lcell_comb \Mux29~1 (
// Equation(s):
// \Mux29~1_combout  = ( \regs[5][2]~q  & ( \Selector71~4_combout  & ( (!\Selector72~4_combout  & ((\regs[6][2]~q ))) # (\Selector72~4_combout  & (\regs[7][2]~q )) ) ) ) # ( !\regs[5][2]~q  & ( \Selector71~4_combout  & ( (!\Selector72~4_combout  & 
// ((\regs[6][2]~q ))) # (\Selector72~4_combout  & (\regs[7][2]~q )) ) ) ) # ( \regs[5][2]~q  & ( !\Selector71~4_combout  & ( (\regs[4][2]~q ) # (\Selector72~4_combout ) ) ) ) # ( !\regs[5][2]~q  & ( !\Selector71~4_combout  & ( (!\Selector72~4_combout  & 
// \regs[4][2]~q ) ) ) )

	.dataa(!\regs[7][2]~q ),
	.datab(!\regs[6][2]~q ),
	.datac(!\Selector72~4_combout ),
	.datad(!\regs[4][2]~q ),
	.datae(!\regs[5][2]~q ),
	.dataf(!\Selector71~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux29~1 .extended_lut = "off";
defparam \Mux29~1 .lut_mask = 64'h00F00FFF35353535;
defparam \Mux29~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N3
cyclonev_lcell_comb \Mux29~4 (
// Equation(s):
// \Mux29~4_combout  = ( \Mux29~2_combout  & ( \Mux29~1_combout  & ( (!\Selector70~4_combout  & (((\Selector69~4_combout )) # (\Mux29~0_combout ))) # (\Selector70~4_combout  & (((!\Selector69~4_combout ) # (\Mux29~3_combout )))) ) ) ) # ( !\Mux29~2_combout  
// & ( \Mux29~1_combout  & ( (!\Selector70~4_combout  & (\Mux29~0_combout  & (!\Selector69~4_combout ))) # (\Selector70~4_combout  & (((!\Selector69~4_combout ) # (\Mux29~3_combout )))) ) ) ) # ( \Mux29~2_combout  & ( !\Mux29~1_combout  & ( 
// (!\Selector70~4_combout  & (((\Selector69~4_combout )) # (\Mux29~0_combout ))) # (\Selector70~4_combout  & (((\Selector69~4_combout  & \Mux29~3_combout )))) ) ) ) # ( !\Mux29~2_combout  & ( !\Mux29~1_combout  & ( (!\Selector70~4_combout  & 
// (\Mux29~0_combout  & (!\Selector69~4_combout ))) # (\Selector70~4_combout  & (((\Selector69~4_combout  & \Mux29~3_combout )))) ) ) )

	.dataa(!\Selector70~4_combout ),
	.datab(!\Mux29~0_combout ),
	.datac(!\Selector69~4_combout ),
	.datad(!\Mux29~3_combout ),
	.datae(!\Mux29~2_combout ),
	.dataf(!\Mux29~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux29~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux29~4 .extended_lut = "off";
defparam \Mux29~4 .lut_mask = 64'h20252A2F70757A7F;
defparam \Mux29~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N0
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( PC[2] ) + ( VCC ) + ( !VCC ))
// \Add0~2  = CARRY(( PC[2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N30
cyclonev_lcell_comb \PC~45 (
// Equation(s):
// \PC~45_combout  = ( !\LdPC~1_combout  & ( (((\Add0~1_sumout ))) ) ) # ( \LdPC~1_combout  & ( ((((\Mux29~4_combout  & \WideOr23~0_combout )) # (\memin[2]~121_combout )) # (\memin[2]~55_combout )) # (\memin[2]~57_combout ) ) )

	.dataa(!\Mux29~4_combout ),
	.datab(!\memin[2]~57_combout ),
	.datac(!\memin[2]~55_combout ),
	.datad(!\WideOr23~0_combout ),
	.datae(!\LdPC~1_combout ),
	.dataf(!\memin[2]~121_combout ),
	.datag(!\Add0~1_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~45 .extended_lut = "on";
defparam \PC~45 .lut_mask = 64'h0F0F3F7F0F0FFFFF;
defparam \PC~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N31
dffeas \PC[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~45_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[2] .is_wysiwyg = "true";
defparam \PC[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N3
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( PC[3] ) + ( GND ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( PC[3] ) + ( GND ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N6
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( PC[4] ) + ( GND ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( PC[4] ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N36
cyclonev_lcell_comb \PC~1 (
// Equation(s):
// \PC~1_combout  = ( \memin[4]~65_combout  & ( (\Add0~9_sumout ) # (\LdPC~1_combout ) ) ) # ( !\memin[4]~65_combout  & ( (!\LdPC~1_combout  & \Add0~9_sumout ) ) )

	.dataa(!\LdPC~1_combout ),
	.datab(gnd),
	.datac(!\Add0~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[4]~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~1 .extended_lut = "off";
defparam \PC~1 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \PC~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y14_N38
dffeas \PC[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[4] .is_wysiwyg = "true";
defparam \PC[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N9
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( \PC[5]~DUPLICATE_q  ) + ( GND ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( \PC[5]~DUPLICATE_q  ) + ( GND ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N0
cyclonev_lcell_comb \PC~2 (
// Equation(s):
// \PC~2_combout  = ( \memin[5]~68_combout  & ( (\Add0~13_sumout ) # (\LdPC~1_combout ) ) ) # ( !\memin[5]~68_combout  & ( (!\LdPC~1_combout  & \Add0~13_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LdPC~1_combout ),
	.datad(!\Add0~13_sumout ),
	.datae(gnd),
	.dataf(!\memin[5]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~2 .extended_lut = "off";
defparam \PC~2 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \PC~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y19_N1
dffeas \PC[5]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[5]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N12
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( \PC[6]~DUPLICATE_q  ) + ( GND ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( \PC[6]~DUPLICATE_q  ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N18
cyclonev_lcell_comb \PC~3 (
// Equation(s):
// \PC~3_combout  = ( \memin[6]~71_combout  & ( (\LdPC~1_combout ) # (\Add0~17_sumout ) ) ) # ( !\memin[6]~71_combout  & ( (\Add0~17_sumout  & !\LdPC~1_combout ) ) )

	.dataa(gnd),
	.datab(!\Add0~17_sumout ),
	.datac(!\LdPC~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[6]~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~3 .extended_lut = "off";
defparam \PC~3 .lut_mask = 64'h303030303F3F3F3F;
defparam \PC~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y19_N19
dffeas \PC[6]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[6]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N15
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( PC[7] ) + ( GND ) + ( \Add0~18  ))
// \Add0~30  = CARRY(( PC[7] ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N9
cyclonev_lcell_comb \PC~6 (
// Equation(s):
// \PC~6_combout  = ( \memin[7]~74_combout  & ( (\Add0~29_sumout ) # (\LdPC~1_combout ) ) ) # ( !\memin[7]~74_combout  & ( (!\LdPC~1_combout  & \Add0~29_sumout ) ) )

	.dataa(!\LdPC~1_combout ),
	.datab(gnd),
	.datac(!\Add0~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[7]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~6 .extended_lut = "off";
defparam \PC~6 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \PC~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y14_N10
dffeas \PC[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~6_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[7] .is_wysiwyg = "true";
defparam \PC[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N48
cyclonev_lcell_comb \imem~39 (
// Equation(s):
// \imem~39_combout  = ( \PC[6]~DUPLICATE_q  & ( \PC[3]~DUPLICATE_q  & ( (!\PC[4]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  & ((!PC[7]) # (!PC[2])))) # (\PC[4]~DUPLICATE_q  & (!PC[7] & (PC[2]))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( \PC[3]~DUPLICATE_q  & ( (!PC[7] & 
// ((!\PC[4]~DUPLICATE_q  & (PC[2] & \PC[5]~DUPLICATE_q )) # (\PC[4]~DUPLICATE_q  & (!PC[2] & !\PC[5]~DUPLICATE_q )))) # (PC[7] & (!PC[2] & (!\PC[4]~DUPLICATE_q  $ (\PC[5]~DUPLICATE_q )))) ) ) ) # ( \PC[6]~DUPLICATE_q  & ( !\PC[3]~DUPLICATE_q  & ( 
// (!\PC[4]~DUPLICATE_q  & (\PC[5]~DUPLICATE_q  & ((!PC[7]) # (PC[2])))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( !\PC[3]~DUPLICATE_q  & ( (!\PC[4]~DUPLICATE_q  & (!PC[7] & (PC[2]))) # (\PC[4]~DUPLICATE_q  & (((!PC[2] & \PC[5]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[7]),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!PC[2]),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!\PC[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~39 .extended_lut = "off";
defparam \imem~39 .lut_mask = 64'h0838008C6018CA02;
defparam \imem~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N0
cyclonev_lcell_comb \imem~122 (
// Equation(s):
// \imem~122_combout  = ( PC[2] & ( \PC[6]~DUPLICATE_q  & ( (!PC[7] & ((!\PC[4]~DUPLICATE_q ) # ((!\PC[3]~DUPLICATE_q ) # (\PC[5]~DUPLICATE_q )))) ) ) ) # ( !PC[2] & ( \PC[6]~DUPLICATE_q  & ( (!PC[7] & ((!\PC[4]~DUPLICATE_q  & ((!\PC[5]~DUPLICATE_q ) # 
// (!\PC[3]~DUPLICATE_q ))) # (\PC[4]~DUPLICATE_q  & ((\PC[3]~DUPLICATE_q ) # (\PC[5]~DUPLICATE_q ))))) ) ) ) # ( PC[2] & ( !\PC[6]~DUPLICATE_q  & ( (!\PC[5]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q  $ (((!PC[7]) # (\PC[4]~DUPLICATE_q ))))) # (\PC[5]~DUPLICATE_q  
// & (!PC[7] & ((!\PC[3]~DUPLICATE_q ) # (\PC[4]~DUPLICATE_q )))) ) ) ) # ( !PC[2] & ( !\PC[6]~DUPLICATE_q  & ( (!PC[7] & (((\PC[3]~DUPLICATE_q )) # (\PC[4]~DUPLICATE_q ))) # (PC[7] & ((!\PC[5]~DUPLICATE_q ) # ((!\PC[4]~DUPLICATE_q  & !\PC[3]~DUPLICATE_q 
// )))) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!\PC[3]~DUPLICATE_q ),
	.datad(!PC[7]),
	.datae(!PC[2]),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~122 .extended_lut = "off";
defparam \imem~122 .lut_mask = 64'h5FEC3D84BD00FB00;
defparam \imem~122 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N15
cyclonev_lcell_comb \imem~40 (
// Equation(s):
// \imem~40_combout  = ( \imem~122_combout  & ( (\imem~12_combout  & ((!\imem~39_combout ) # (PC[9]))) ) ) # ( !\imem~122_combout  & ( (!PC[9] & (!\imem~39_combout  & \imem~12_combout )) ) )

	.dataa(!PC[9]),
	.datab(gnd),
	.datac(!\imem~39_combout ),
	.datad(!\imem~12_combout ),
	.datae(gnd),
	.dataf(!\imem~122_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~40 .extended_lut = "off";
defparam \imem~40 .lut_mask = 64'h00A000A000F500F5;
defparam \imem~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N17
dffeas \IR[11]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~40_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IR[11]~DUPLICATE .is_wysiwyg = "true";
defparam \IR[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N33
cyclonev_lcell_comb \memin[3]~60 (
// Equation(s):
// \memin[3]~60_combout  = ( \DrPC~0_combout  & ( \ShOff~0_combout  & ( (!\IR[9]~DUPLICATE_q ) # (((\WideOr21~0_combout  & !\IR[11]~DUPLICATE_q )) # (\PC[3]~DUPLICATE_q )) ) ) ) # ( !\DrPC~0_combout  & ( \ShOff~0_combout  & ( (!\IR[9]~DUPLICATE_q ) # 
// ((\WideOr21~0_combout  & !\IR[11]~DUPLICATE_q )) ) ) ) # ( \DrPC~0_combout  & ( !\ShOff~0_combout  & ( ((\WideOr21~0_combout  & !\IR[11]~DUPLICATE_q )) # (\PC[3]~DUPLICATE_q ) ) ) ) # ( !\DrPC~0_combout  & ( !\ShOff~0_combout  & ( (\WideOr21~0_combout  & 
// !\IR[11]~DUPLICATE_q ) ) ) )

	.dataa(!\WideOr21~0_combout ),
	.datab(!\IR[11]~DUPLICATE_q ),
	.datac(!\IR[9]~DUPLICATE_q ),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(!\DrPC~0_combout ),
	.dataf(!\ShOff~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[3]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[3]~60 .extended_lut = "off";
defparam \memin[3]~60 .lut_mask = 64'h444444FFF4F4F4FF;
defparam \memin[3]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N48
cyclonev_lcell_comb \regs[9][3]~feeder (
// Equation(s):
// \regs[9][3]~feeder_combout  = ( \memin[3]~62_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[3]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][3]~feeder .extended_lut = "off";
defparam \regs[9][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y14_N49
dffeas \regs[9][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][3] .is_wysiwyg = "true";
defparam \regs[9][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N14
dffeas \regs[1][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[3]~62_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][3] .is_wysiwyg = "true";
defparam \regs[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N22
dffeas \regs[13][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[3]~62_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][3] .is_wysiwyg = "true";
defparam \regs[13][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N43
dffeas \regs[5][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[3]~62_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][3] .is_wysiwyg = "true";
defparam \regs[5][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N42
cyclonev_lcell_comb \Mux28~1 (
// Equation(s):
// \Mux28~1_combout  = ( \regs[5][3]~q  & ( \Selector70~4_combout  & ( (!\Selector69~4_combout ) # (\regs[13][3]~q ) ) ) ) # ( !\regs[5][3]~q  & ( \Selector70~4_combout  & ( (\regs[13][3]~q  & \Selector69~4_combout ) ) ) ) # ( \regs[5][3]~q  & ( 
// !\Selector70~4_combout  & ( (!\Selector69~4_combout  & ((\regs[1][3]~q ))) # (\Selector69~4_combout  & (\regs[9][3]~q )) ) ) ) # ( !\regs[5][3]~q  & ( !\Selector70~4_combout  & ( (!\Selector69~4_combout  & ((\regs[1][3]~q ))) # (\Selector69~4_combout  & 
// (\regs[9][3]~q )) ) ) )

	.dataa(!\regs[9][3]~q ),
	.datab(!\regs[1][3]~q ),
	.datac(!\regs[13][3]~q ),
	.datad(!\Selector69~4_combout ),
	.datae(!\regs[5][3]~q ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~1 .extended_lut = "off";
defparam \Mux28~1 .lut_mask = 64'h33553355000FFF0F;
defparam \Mux28~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y17_N48
cyclonev_lcell_comb \regs[2][3]~feeder (
// Equation(s):
// \regs[2][3]~feeder_combout  = ( \memin[3]~62_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[3]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][3]~feeder .extended_lut = "off";
defparam \regs[2][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y17_N49
dffeas \regs[2][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][3] .is_wysiwyg = "true";
defparam \regs[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N38
dffeas \regs[10][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[3]~62_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][3] .is_wysiwyg = "true";
defparam \regs[10][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N6
cyclonev_lcell_comb \regs[6][3]~feeder (
// Equation(s):
// \regs[6][3]~feeder_combout  = ( \memin[3]~62_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[3]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][3]~feeder .extended_lut = "off";
defparam \regs[6][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y17_N7
dffeas \regs[6][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][3] .is_wysiwyg = "true";
defparam \regs[6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N50
dffeas \regs[14][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[3]~62_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][3] .is_wysiwyg = "true";
defparam \regs[14][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N27
cyclonev_lcell_comb \Mux28~2 (
// Equation(s):
// \Mux28~2_combout  = ( \regs[14][3]~q  & ( \Selector69~4_combout  & ( (\regs[10][3]~q ) # (\Selector70~4_combout ) ) ) ) # ( !\regs[14][3]~q  & ( \Selector69~4_combout  & ( (!\Selector70~4_combout  & \regs[10][3]~q ) ) ) ) # ( \regs[14][3]~q  & ( 
// !\Selector69~4_combout  & ( (!\Selector70~4_combout  & (\regs[2][3]~q )) # (\Selector70~4_combout  & ((\regs[6][3]~q ))) ) ) ) # ( !\regs[14][3]~q  & ( !\Selector69~4_combout  & ( (!\Selector70~4_combout  & (\regs[2][3]~q )) # (\Selector70~4_combout  & 
// ((\regs[6][3]~q ))) ) ) )

	.dataa(!\Selector70~4_combout ),
	.datab(!\regs[2][3]~q ),
	.datac(!\regs[10][3]~q ),
	.datad(!\regs[6][3]~q ),
	.datae(!\regs[14][3]~q ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~2 .extended_lut = "off";
defparam \Mux28~2 .lut_mask = 64'h227722770A0A5F5F;
defparam \Mux28~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N36
cyclonev_lcell_comb \regs[0][3]~feeder (
// Equation(s):
// \regs[0][3]~feeder_combout  = ( \memin[3]~62_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[3]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][3]~feeder .extended_lut = "off";
defparam \regs[0][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N37
dffeas \regs[0][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][3] .is_wysiwyg = "true";
defparam \regs[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y15_N25
dffeas \regs[4][3]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[3]~62_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][3]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[4][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N32
dffeas \regs[8][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[3]~62_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][3] .is_wysiwyg = "true";
defparam \regs[8][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N10
dffeas \regs[12][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[3]~62_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][3] .is_wysiwyg = "true";
defparam \regs[12][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N18
cyclonev_lcell_comb \Mux28~0 (
// Equation(s):
// \Mux28~0_combout  = ( \regs[12][3]~q  & ( \Selector69~4_combout  & ( (\Selector70~4_combout ) # (\regs[8][3]~q ) ) ) ) # ( !\regs[12][3]~q  & ( \Selector69~4_combout  & ( (\regs[8][3]~q  & !\Selector70~4_combout ) ) ) ) # ( \regs[12][3]~q  & ( 
// !\Selector69~4_combout  & ( (!\Selector70~4_combout  & (\regs[0][3]~q )) # (\Selector70~4_combout  & ((\regs[4][3]~DUPLICATE_q ))) ) ) ) # ( !\regs[12][3]~q  & ( !\Selector69~4_combout  & ( (!\Selector70~4_combout  & (\regs[0][3]~q )) # 
// (\Selector70~4_combout  & ((\regs[4][3]~DUPLICATE_q ))) ) ) )

	.dataa(!\regs[0][3]~q ),
	.datab(!\regs[4][3]~DUPLICATE_q ),
	.datac(!\regs[8][3]~q ),
	.datad(!\Selector70~4_combout ),
	.datae(!\regs[12][3]~q ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~0 .extended_lut = "off";
defparam \Mux28~0 .lut_mask = 64'h553355330F000FFF;
defparam \Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N55
dffeas \regs[15][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[3]~62_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][3] .is_wysiwyg = "true";
defparam \regs[15][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y17_N54
cyclonev_lcell_comb \regs[3][3]~feeder (
// Equation(s):
// \regs[3][3]~feeder_combout  = ( \memin[3]~62_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[3]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][3]~feeder .extended_lut = "off";
defparam \regs[3][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y17_N56
dffeas \regs[3][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][3] .is_wysiwyg = "true";
defparam \regs[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y14_N41
dffeas \regs[11][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[3]~62_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][3] .is_wysiwyg = "true";
defparam \regs[11][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y15_N43
dffeas \regs[7][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[3]~62_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][3] .is_wysiwyg = "true";
defparam \regs[7][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N42
cyclonev_lcell_comb \Mux28~3 (
// Equation(s):
// \Mux28~3_combout  = ( \regs[7][3]~q  & ( \Selector70~4_combout  & ( (!\Selector69~4_combout ) # (\regs[15][3]~q ) ) ) ) # ( !\regs[7][3]~q  & ( \Selector70~4_combout  & ( (\regs[15][3]~q  & \Selector69~4_combout ) ) ) ) # ( \regs[7][3]~q  & ( 
// !\Selector70~4_combout  & ( (!\Selector69~4_combout  & (\regs[3][3]~q )) # (\Selector69~4_combout  & ((\regs[11][3]~q ))) ) ) ) # ( !\regs[7][3]~q  & ( !\Selector70~4_combout  & ( (!\Selector69~4_combout  & (\regs[3][3]~q )) # (\Selector69~4_combout  & 
// ((\regs[11][3]~q ))) ) ) )

	.dataa(!\regs[15][3]~q ),
	.datab(!\regs[3][3]~q ),
	.datac(!\Selector69~4_combout ),
	.datad(!\regs[11][3]~q ),
	.datae(!\regs[7][3]~q ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~3 .extended_lut = "off";
defparam \Mux28~3 .lut_mask = 64'h303F303F0505F5F5;
defparam \Mux28~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N48
cyclonev_lcell_comb \Mux28~4 (
// Equation(s):
// \Mux28~4_combout  = ( \Mux28~0_combout  & ( \Mux28~3_combout  & ( (!\Selector72~4_combout  & (((!\Selector71~4_combout ) # (\Mux28~2_combout )))) # (\Selector72~4_combout  & (((\Selector71~4_combout )) # (\Mux28~1_combout ))) ) ) ) # ( !\Mux28~0_combout  
// & ( \Mux28~3_combout  & ( (!\Selector72~4_combout  & (((\Mux28~2_combout  & \Selector71~4_combout )))) # (\Selector72~4_combout  & (((\Selector71~4_combout )) # (\Mux28~1_combout ))) ) ) ) # ( \Mux28~0_combout  & ( !\Mux28~3_combout  & ( 
// (!\Selector72~4_combout  & (((!\Selector71~4_combout ) # (\Mux28~2_combout )))) # (\Selector72~4_combout  & (\Mux28~1_combout  & ((!\Selector71~4_combout )))) ) ) ) # ( !\Mux28~0_combout  & ( !\Mux28~3_combout  & ( (!\Selector72~4_combout  & 
// (((\Mux28~2_combout  & \Selector71~4_combout )))) # (\Selector72~4_combout  & (\Mux28~1_combout  & ((!\Selector71~4_combout )))) ) ) )

	.dataa(!\Selector72~4_combout ),
	.datab(!\Mux28~1_combout ),
	.datac(!\Mux28~2_combout ),
	.datad(!\Selector71~4_combout ),
	.datae(!\Mux28~0_combout ),
	.dataf(!\Mux28~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~4 .extended_lut = "off";
defparam \Mux28~4 .lut_mask = 64'h110ABB0A115FBB5F;
defparam \Mux28~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N18
cyclonev_lcell_comb \Selector60~0 (
// Equation(s):
// \Selector60~0_combout  = ( \Selector62~4_combout  & ( !\ShiftRight0~6_combout  & ( \ShiftRight0~31_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ShiftRight0~31_combout ),
	.datae(!\Selector62~4_combout ),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector60~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector60~0 .extended_lut = "off";
defparam \Selector60~0 .lut_mask = 64'h000000FF00000000;
defparam \Selector60~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N6
cyclonev_lcell_comb \Selector60~6 (
// Equation(s):
// \Selector60~6_combout  = ( \A[3]~DUPLICATE_q  & ( !IR[27] $ (((!IR[26]) # (\B[3]~DUPLICATE_q ))) ) ) # ( !\A[3]~DUPLICATE_q  & ( (\B[3]~DUPLICATE_q  & (!IR[27] $ (!IR[26]))) ) )

	.dataa(!IR[27]),
	.datab(gnd),
	.datac(!\B[3]~DUPLICATE_q ),
	.datad(!IR[26]),
	.datae(gnd),
	.dataf(!\A[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector60~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector60~6 .extended_lut = "off";
defparam \Selector60~6 .lut_mask = 64'h050A050A55A555A5;
defparam \Selector60~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N18
cyclonev_lcell_comb \Selector60~7 (
// Equation(s):
// \Selector60~7_combout  = ( \Add2~77_sumout  & ( (!\Selector32~3_combout ) # ((\Selector32~0_combout  & \Selector60~6_combout )) ) ) # ( !\Add2~77_sumout  & ( (\Selector32~0_combout  & \Selector60~6_combout ) ) )

	.dataa(!\Selector32~0_combout ),
	.datab(gnd),
	.datac(!\Selector60~6_combout ),
	.datad(!\Selector32~3_combout ),
	.datae(gnd),
	.dataf(!\Add2~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector60~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector60~7 .extended_lut = "off";
defparam \Selector60~7 .lut_mask = 64'h05050505FF05FF05;
defparam \Selector60~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N54
cyclonev_lcell_comb \ShiftRight0~46 (
// Equation(s):
// \ShiftRight0~46_combout  = ( \A[5]~DUPLICATE_q  & ( \A[3]~DUPLICATE_q  & ( (!\B[0]~DUPLICATE_q ) # ((!B[1] & ((\A[4]~DUPLICATE_q ))) # (B[1] & (A[6]))) ) ) ) # ( !\A[5]~DUPLICATE_q  & ( \A[3]~DUPLICATE_q  & ( (!\B[0]~DUPLICATE_q  & (((!B[1])))) # 
// (\B[0]~DUPLICATE_q  & ((!B[1] & ((\A[4]~DUPLICATE_q ))) # (B[1] & (A[6])))) ) ) ) # ( \A[5]~DUPLICATE_q  & ( !\A[3]~DUPLICATE_q  & ( (!\B[0]~DUPLICATE_q  & (((B[1])))) # (\B[0]~DUPLICATE_q  & ((!B[1] & ((\A[4]~DUPLICATE_q ))) # (B[1] & (A[6])))) ) ) ) # ( 
// !\A[5]~DUPLICATE_q  & ( !\A[3]~DUPLICATE_q  & ( (\B[0]~DUPLICATE_q  & ((!B[1] & ((\A[4]~DUPLICATE_q ))) # (B[1] & (A[6])))) ) ) )

	.dataa(!\B[0]~DUPLICATE_q ),
	.datab(!A[6]),
	.datac(!\A[4]~DUPLICATE_q ),
	.datad(!B[1]),
	.datae(!\A[5]~DUPLICATE_q ),
	.dataf(!\A[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~46 .extended_lut = "off";
defparam \ShiftRight0~46 .lut_mask = 64'h051105BBAF11AFBB;
defparam \ShiftRight0~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N30
cyclonev_lcell_comb \Selector60~8 (
// Equation(s):
// \Selector60~8_combout  = ( \ShiftRight0~48_combout  & ( \ShiftRight0~47_combout  & ( (!B[4] & ((!B[3]) # ((!\B[2]~DUPLICATE_q ) # (\ShiftRight0~49_combout )))) ) ) ) # ( !\ShiftRight0~48_combout  & ( \ShiftRight0~47_combout  & ( (!B[4] & ((!B[3]) # 
// ((\B[2]~DUPLICATE_q  & \ShiftRight0~49_combout )))) ) ) ) # ( \ShiftRight0~48_combout  & ( !\ShiftRight0~47_combout  & ( (!B[4] & ((!\B[2]~DUPLICATE_q ) # ((B[3] & \ShiftRight0~49_combout )))) ) ) ) # ( !\ShiftRight0~48_combout  & ( 
// !\ShiftRight0~47_combout  & ( (!B[4] & ((!B[3] & (!\B[2]~DUPLICATE_q )) # (B[3] & (\B[2]~DUPLICATE_q  & \ShiftRight0~49_combout )))) ) ) )

	.dataa(!B[3]),
	.datab(!\B[2]~DUPLICATE_q ),
	.datac(!\ShiftRight0~49_combout ),
	.datad(!B[4]),
	.datae(!\ShiftRight0~48_combout ),
	.dataf(!\ShiftRight0~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector60~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector60~8 .extended_lut = "off";
defparam \Selector60~8 .lut_mask = 64'h8900CD00AB00EF00;
defparam \Selector60~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N57
cyclonev_lcell_comb \Selector60~9 (
// Equation(s):
// \Selector60~9_combout  = ( \Selector60~8_combout  & ( (\Selector62~2_combout  & (((\B[2]~DUPLICATE_q ) # (\ShiftRight0~46_combout )) # (B[3]))) ) )

	.dataa(!B[3]),
	.datab(!\ShiftRight0~46_combout ),
	.datac(!\B[2]~DUPLICATE_q ),
	.datad(!\Selector62~2_combout ),
	.datae(gnd),
	.dataf(!\Selector60~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector60~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector60~9 .extended_lut = "off";
defparam \Selector60~9 .lut_mask = 64'h00000000007F007F;
defparam \Selector60~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N48
cyclonev_lcell_comb \Selector60~1 (
// Equation(s):
// \Selector60~1_combout  = ( \Selector60~9_combout  & ( \Add1~77_sumout  & ( (!\ShiftRight0~6_combout ) # ((\Selector44~1_combout  & ((!\IR[21]~DUPLICATE_q ) # (\Add2~77_sumout )))) ) ) ) # ( !\Selector60~9_combout  & ( \Add1~77_sumout  & ( 
// (\Selector44~1_combout  & ((!\IR[21]~DUPLICATE_q ) # (\Add2~77_sumout ))) ) ) ) # ( \Selector60~9_combout  & ( !\Add1~77_sumout  & ( (!\ShiftRight0~6_combout ) # ((\IR[21]~DUPLICATE_q  & (\Selector44~1_combout  & \Add2~77_sumout ))) ) ) ) # ( 
// !\Selector60~9_combout  & ( !\Add1~77_sumout  & ( (\IR[21]~DUPLICATE_q  & (\Selector44~1_combout  & \Add2~77_sumout )) ) ) )

	.dataa(!\IR[21]~DUPLICATE_q ),
	.datab(!\Selector44~1_combout ),
	.datac(!\ShiftRight0~6_combout ),
	.datad(!\Add2~77_sumout ),
	.datae(!\Selector60~9_combout ),
	.dataf(!\Add1~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector60~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector60~1 .extended_lut = "off";
defparam \Selector60~1 .lut_mask = 64'h0011F0F12233F2F3;
defparam \Selector60~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N6
cyclonev_lcell_comb \Selector60~4 (
// Equation(s):
// \Selector60~4_combout  = ( \ShiftLeft0~0_combout  & ( (\Selector63~3_combout  & \ShiftLeft0~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector63~3_combout ),
	.datad(!\ShiftLeft0~3_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector60~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector60~4 .extended_lut = "off";
defparam \Selector60~4 .lut_mask = 64'h00000000000F000F;
defparam \Selector60~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N15
cyclonev_lcell_comb \Selector60~2 (
// Equation(s):
// \Selector60~2_combout  = ( B[3] & ( (\Selector44~2_combout  & (!\IR[21]~DUPLICATE_q  $ (((!\IR[18]~DUPLICATE_q ) # (\A[3]~DUPLICATE_q ))))) ) ) # ( !B[3] & ( (\Selector44~2_combout  & (!\IR[21]~DUPLICATE_q  $ (((\A[3]~DUPLICATE_q  & !\IR[18]~DUPLICATE_q 
// ))))) ) )

	.dataa(!\A[3]~DUPLICATE_q ),
	.datab(!\IR[21]~DUPLICATE_q ),
	.datac(!\Selector44~2_combout ),
	.datad(!\IR[18]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!B[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector60~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector60~2 .extended_lut = "off";
defparam \Selector60~2 .lut_mask = 64'h090C090C03090309;
defparam \Selector60~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N54
cyclonev_lcell_comb \Selector60~3 (
// Equation(s):
// \Selector60~3_combout  = ( \Selector21~0_combout  & ( !B[3] $ (!\A[3]~DUPLICATE_q  $ (!\IR[21]~DUPLICATE_q )) ) )

	.dataa(!B[3]),
	.datab(gnd),
	.datac(!\A[3]~DUPLICATE_q ),
	.datad(!\IR[21]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Selector21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector60~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector60~3 .extended_lut = "off";
defparam \Selector60~3 .lut_mask = 64'h00000000A55AA55A;
defparam \Selector60~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N48
cyclonev_lcell_comb \Selector60~5 (
// Equation(s):
// \Selector60~5_combout  = ( !\Selector60~3_combout  & ( \ShiftRight0~6_combout  & ( (!\Selector60~2_combout  & !\Selector62~5_combout ) ) ) ) # ( !\Selector60~3_combout  & ( !\ShiftRight0~6_combout  & ( (!\Selector60~2_combout  & ((!\Selector60~4_combout ) 
// # (\Selector44~0_combout ))) ) ) )

	.dataa(!\Selector60~4_combout ),
	.datab(!\Selector60~2_combout ),
	.datac(!\Selector44~0_combout ),
	.datad(!\Selector62~5_combout ),
	.datae(!\Selector60~3_combout ),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector60~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector60~5 .extended_lut = "off";
defparam \Selector60~5 .lut_mask = 64'h8C8C0000CC000000;
defparam \Selector60~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N36
cyclonev_lcell_comb \memin[3]~59 (
// Equation(s):
// \memin[3]~59_combout  = ( \WideOr19~0_combout  & ( \Selector60~5_combout  & ( ((\Selector56~0_combout  & ((\Selector60~1_combout ) # (\Selector60~0_combout )))) # (\Selector60~7_combout ) ) ) ) # ( \WideOr19~0_combout  & ( !\Selector60~5_combout  & ( 
// (\Selector56~0_combout ) # (\Selector60~7_combout ) ) ) )

	.dataa(!\Selector60~0_combout ),
	.datab(!\Selector60~7_combout ),
	.datac(!\Selector60~1_combout ),
	.datad(!\Selector56~0_combout ),
	.datae(!\WideOr19~0_combout ),
	.dataf(!\Selector60~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[3]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[3]~59 .extended_lut = "off";
defparam \memin[3]~59 .lut_mask = 64'h000033FF0000337F;
defparam \memin[3]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N54
cyclonev_lcell_comb \memin[3]~62 (
// Equation(s):
// \memin[3]~62_combout  = ( \memin[3]~117_combout  & ( \memin[3]~59_combout  ) ) # ( !\memin[3]~117_combout  & ( \memin[3]~59_combout  ) ) # ( \memin[3]~117_combout  & ( !\memin[3]~59_combout  ) ) # ( !\memin[3]~117_combout  & ( !\memin[3]~59_combout  & ( 
// ((\WideOr23~0_combout  & \Mux28~4_combout )) # (\memin[3]~60_combout ) ) ) )

	.dataa(!\memin[3]~60_combout ),
	.datab(!\WideOr23~0_combout ),
	.datac(!\Mux28~4_combout ),
	.datad(gnd),
	.datae(!\memin[3]~117_combout ),
	.dataf(!\memin[3]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[3]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[3]~62 .extended_lut = "off";
defparam \memin[3]~62 .lut_mask = 64'h5757FFFFFFFFFFFF;
defparam \memin[3]~62 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N51
cyclonev_lcell_comb \dmem_rtl_0_bypass[35]~2 (
// Equation(s):
// \dmem_rtl_0_bypass[35]~2_combout  = ( !\memin[3]~62_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[3]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[35]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[35]~2 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[35]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[35]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y20_N53
dffeas \dmem_rtl_0_bypass[35] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[35]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[35]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N6
cyclonev_lcell_comb \dmem~75 (
// Equation(s):
// \dmem~75_combout  = ( !\memin[3]~62_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[3]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~75 .extended_lut = "off";
defparam \dmem~75 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem~75 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y22_N7
dffeas \dmem~4 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~4 .is_wysiwyg = "true";
defparam \dmem~4 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y24_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\dmem~72_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~72_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[3]~62_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6801900480110040106F8C7342FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X22_Y22_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[3]~62_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~93_combout ,\memin[13]~90_combout ,\memin[12]~87_combout ,\memin[11]~85_combout ,\memin[10]~83_combout ,\memin[9]~80_combout ,\memin[8]~77_combout ,\memin[7]~74_combout ,\memin[6]~71_combout ,\memin[5]~68_combout ,\memin[4]~65_combout ,
\memin[3]~62_combout ,\memin[2]~58_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N18
cyclonev_lcell_comb \memin[3]~61 (
// Equation(s):
// \memin[3]~61_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a35~portbdataout  & ( (!\dmem~4_q ) # (\dmem~0DUPLICATE_q ) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a35~portbdataout  & ( (!\dmem~0DUPLICATE_q  & (!\dmem~4_q )) # (\dmem~0DUPLICATE_q  & ((\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a35~portbdataout  & ( (!\dmem~0DUPLICATE_q  & (!\dmem~4_q )) # (\dmem~0DUPLICATE_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a35~portbdataout  & ( (!\dmem~4_q  & !\dmem~0DUPLICATE_q ) ) ) )

	.dataa(!\dmem~4_q ),
	.datab(!\dmem~0DUPLICATE_q ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a35~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[3]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[3]~61 .extended_lut = "off";
defparam \memin[3]~61 .lut_mask = 64'h8888B8B88B8BBBBB;
defparam \memin[3]~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N18
cyclonev_lcell_comb \dmem_rtl_0_bypass[36]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[36]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[36]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[36]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[36]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y20_N20
dffeas \dmem_rtl_0_bypass[36] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[36]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N12
cyclonev_lcell_comb \memin[3]~117 (
// Equation(s):
// \memin[3]~117_combout  = ( !\memin[4]~1_combout  & ( (((\Decoder3~0_combout  & ((!\KEY[3]~input_o ))))) ) ) # ( \memin[4]~1_combout  & ( (!dmem_rtl_0_bypass[36] & (!dmem_rtl_0_bypass[35])) # (dmem_rtl_0_bypass[36] & ((!\dmem~39_combout  & 
// (((\memin[3]~61_combout )))) # (\dmem~39_combout  & (!dmem_rtl_0_bypass[35])))) ) )

	.dataa(!dmem_rtl_0_bypass[35]),
	.datab(!\memin[3]~61_combout ),
	.datac(!dmem_rtl_0_bypass[36]),
	.datad(!\dmem~39_combout ),
	.datae(!\memin[4]~1_combout ),
	.dataf(!\KEY[3]~input_o ),
	.datag(!\Decoder3~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[3]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[3]~117 .extended_lut = "on";
defparam \memin[3]~117 .lut_mask = 64'h0F0FA3AA0000A3AA;
defparam \memin[3]~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N36
cyclonev_lcell_comb \PC~41 (
// Equation(s):
// \PC~41_combout  = ( !\LdPC~1_combout  & ( (((\Add0~5_sumout ))) ) ) # ( \LdPC~1_combout  & ( ((((\WideOr23~0_combout  & \Mux28~4_combout )) # (\memin[3]~60_combout )) # (\memin[3]~59_combout )) # (\memin[3]~117_combout ) ) )

	.dataa(!\memin[3]~117_combout ),
	.datab(!\WideOr23~0_combout ),
	.datac(!\memin[3]~59_combout ),
	.datad(!\memin[3]~60_combout ),
	.datae(!\LdPC~1_combout ),
	.dataf(!\Mux28~4_combout ),
	.datag(!\Add0~5_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~41 .extended_lut = "on";
defparam \PC~41 .lut_mask = 64'h0F0F5FFF0F0F7FFF;
defparam \PC~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y18_N37
dffeas \PC[3]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~41_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[3]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y16_N39
cyclonev_lcell_comb \imem~116 (
// Equation(s):
// \imem~116_combout  = ( !PC[8] & ( \PC[6]~DUPLICATE_q  & ( (!PC[9] & ((!\PC[4]~DUPLICATE_q  & (\PC[3]~DUPLICATE_q  & \PC[5]~DUPLICATE_q )) # (\PC[4]~DUPLICATE_q  & ((!\PC[5]~DUPLICATE_q ))))) ) ) ) # ( PC[8] & ( !\PC[6]~DUPLICATE_q  & ( 
// (!\PC[5]~DUPLICATE_q  & (PC[9] & ((!\PC[3]~DUPLICATE_q ) # (!\PC[4]~DUPLICATE_q )))) ) ) ) # ( !PC[8] & ( !\PC[6]~DUPLICATE_q  & ( (!PC[9] & ((!\PC[3]~DUPLICATE_q  & (\PC[4]~DUPLICATE_q  & \PC[5]~DUPLICATE_q )) # (\PC[3]~DUPLICATE_q  & 
// (!\PC[4]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[3]~DUPLICATE_q ),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!PC[9]),
	.datae(!PC[8]),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~116 .extended_lut = "off";
defparam \imem~116 .lut_mask = 64'h460000E034000000;
defparam \imem~116 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y16_N54
cyclonev_lcell_comb \imem~117 (
// Equation(s):
// \imem~117_combout  = ( PC[8] & ( \PC[6]~DUPLICATE_q  & ( (PC[9] & ((!\PC[3]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q )) # (\PC[3]~DUPLICATE_q  & ((\PC[4]~DUPLICATE_q ))))) ) ) ) # ( !PC[8] & ( \PC[6]~DUPLICATE_q  & ( (\PC[3]~DUPLICATE_q  & (!PC[9] & 
// ((!\PC[5]~DUPLICATE_q ) # (!\PC[4]~DUPLICATE_q )))) ) ) ) # ( PC[8] & ( !\PC[6]~DUPLICATE_q  & ( (PC[9] & ((!\PC[5]~DUPLICATE_q  & (\PC[3]~DUPLICATE_q )) # (\PC[5]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q ))))) ) ) ) # ( !PC[8] & ( !\PC[6]~DUPLICATE_q  & ( 
// (\PC[3]~DUPLICATE_q  & (\PC[5]~DUPLICATE_q  & (!PC[9] & !\PC[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC[3]~DUPLICATE_q ),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!PC[9]),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!PC[8]),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~117 .extended_lut = "off";
defparam \imem~117 .lut_mask = 64'h100007045040080D;
defparam \imem~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y16_N6
cyclonev_lcell_comb \imem~93 (
// Equation(s):
// \imem~93_combout  = ( PC[8] & ( \PC[6]~DUPLICATE_q  & ( (PC[9] & ((!\PC[3]~DUPLICATE_q ) # ((\PC[5]~DUPLICATE_q  & !\PC[4]~DUPLICATE_q )))) ) ) ) # ( !PC[8] & ( \PC[6]~DUPLICATE_q  & ( (!PC[9] & (((\PC[3]~DUPLICATE_q  & !\PC[4]~DUPLICATE_q )) # 
// (\PC[5]~DUPLICATE_q ))) ) ) ) # ( PC[8] & ( !\PC[6]~DUPLICATE_q  & ( (PC[9] & ((!\PC[5]~DUPLICATE_q  & ((\PC[4]~DUPLICATE_q ))) # (\PC[5]~DUPLICATE_q  & (\PC[3]~DUPLICATE_q )))) ) ) ) # ( !PC[8] & ( !\PC[6]~DUPLICATE_q  & ( (!PC[9] & (!\PC[5]~DUPLICATE_q  
// $ (((!\PC[3]~DUPLICATE_q ) # (\PC[4]~DUPLICATE_q ))))) ) ) )

	.dataa(!\PC[3]~DUPLICATE_q ),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!PC[9]),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!PC[8]),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~93 .extended_lut = "off";
defparam \imem~93 .lut_mask = 64'h6030010D70300B0A;
defparam \imem~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N12
cyclonev_lcell_comb \imem~94 (
// Equation(s):
// \imem~94_combout  = ( PC[9] & ( \PC[3]~DUPLICATE_q  & ( (\PC[4]~DUPLICATE_q  & (PC[8] & (!\PC[6]~DUPLICATE_q  & !\PC[5]~DUPLICATE_q ))) ) ) ) # ( !PC[9] & ( \PC[3]~DUPLICATE_q  & ( (\PC[4]~DUPLICATE_q  & (!PC[8] & (!\PC[6]~DUPLICATE_q  & 
// \PC[5]~DUPLICATE_q ))) ) ) ) # ( PC[9] & ( !\PC[3]~DUPLICATE_q  & ( (!\PC[4]~DUPLICATE_q  & (PC[8] & (!\PC[6]~DUPLICATE_q  & !\PC[5]~DUPLICATE_q ))) ) ) ) # ( !PC[9] & ( !\PC[3]~DUPLICATE_q  & ( (!PC[8] & ((!\PC[6]~DUPLICATE_q  & ((!\PC[5]~DUPLICATE_q ))) 
// # (\PC[6]~DUPLICATE_q  & ((\PC[5]~DUPLICATE_q ) # (\PC[4]~DUPLICATE_q ))))) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!PC[8]),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(!PC[9]),
	.dataf(!\PC[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~94 .extended_lut = "off";
defparam \imem~94 .lut_mask = 64'hC40C200000401000;
defparam \imem~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y16_N30
cyclonev_lcell_comb \imem~95 (
// Equation(s):
// \imem~95_combout  = ( \imem~93_combout  & ( \imem~94_combout  & ( (!PC[2]) # ((!PC[7] & ((\imem~117_combout ))) # (PC[7] & (\imem~116_combout ))) ) ) ) # ( !\imem~93_combout  & ( \imem~94_combout  & ( (!PC[2] & (((PC[7])))) # (PC[2] & ((!PC[7] & 
// ((\imem~117_combout ))) # (PC[7] & (\imem~116_combout )))) ) ) ) # ( \imem~93_combout  & ( !\imem~94_combout  & ( (!PC[2] & (((!PC[7])))) # (PC[2] & ((!PC[7] & ((\imem~117_combout ))) # (PC[7] & (\imem~116_combout )))) ) ) ) # ( !\imem~93_combout  & ( 
// !\imem~94_combout  & ( (PC[2] & ((!PC[7] & ((\imem~117_combout ))) # (PC[7] & (\imem~116_combout )))) ) ) )

	.dataa(!\imem~116_combout ),
	.datab(!\imem~117_combout ),
	.datac(!PC[2]),
	.datad(!PC[7]),
	.datae(!\imem~93_combout ),
	.dataf(!\imem~94_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~95 .extended_lut = "off";
defparam \imem~95 .lut_mask = 64'h0305F30503F5F3F5;
defparam \imem~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N48
cyclonev_lcell_comb \imem~96 (
// Equation(s):
// \imem~96_combout  = ( \imem~95_combout  & ( \imem~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem~95_combout ),
	.dataf(!\imem~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~96 .extended_lut = "off";
defparam \imem~96 .lut_mask = 64'h000000000000FFFF;
defparam \imem~96 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y20_N49
dffeas \IR[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~96_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[29]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[29] .is_wysiwyg = "true";
defparam \IR[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N48
cyclonev_lcell_comb \WideOr4~1 (
// Equation(s):
// \WideOr4~1_combout  = ( \IR[21]~DUPLICATE_q  & ( \Selector24~0_combout  & ( (!IR[23] & (((\Selector63~3_combout ) # (\IR[18]~DUPLICATE_q )) # (IR[20]))) ) ) ) # ( !\IR[21]~DUPLICATE_q  & ( \Selector24~0_combout  & ( (!IR[23] & (((\Selector63~3_combout ) # 
// (\IR[18]~DUPLICATE_q )) # (IR[20]))) # (IR[23] & (!IR[20])) ) ) ) # ( \IR[21]~DUPLICATE_q  & ( !\Selector24~0_combout  & ( (!IR[23] & \Selector63~3_combout ) ) ) ) # ( !\IR[21]~DUPLICATE_q  & ( !\Selector24~0_combout  & ( (!IR[23] & \Selector63~3_combout 
// ) ) ) )

	.dataa(!IR[23]),
	.datab(!IR[20]),
	.datac(!\IR[18]~DUPLICATE_q ),
	.datad(!\Selector63~3_combout ),
	.datae(!\IR[21]~DUPLICATE_q ),
	.dataf(!\Selector24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr4~1 .extended_lut = "off";
defparam \WideOr4~1 .lut_mask = 64'h00AA00AA6EEE2AAA;
defparam \WideOr4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N3
cyclonev_lcell_comb \WideOr4~0 (
// Equation(s):
// \WideOr4~0_combout  = ( \IR[21]~DUPLICATE_q  & ( (IR[20] & (\IR[18]~DUPLICATE_q  & !IR[23])) ) ) # ( !\IR[21]~DUPLICATE_q  & ( (!IR[20] & ((IR[23]))) # (IR[20] & (\IR[18]~DUPLICATE_q  & !IR[23])) ) )

	.dataa(!IR[20]),
	.datab(gnd),
	.datac(!\IR[18]~DUPLICATE_q ),
	.datad(!IR[23]),
	.datae(gnd),
	.dataf(!\IR[21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr4~0 .extended_lut = "off";
defparam \WideOr4~0 .lut_mask = 64'h05AA05AA05000500;
defparam \WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N0
cyclonev_lcell_comb \WideOr4~2 (
// Equation(s):
// \WideOr4~2_combout  = ( \WideOr4~0_combout  & ( (IR[25] & (((!\IR[22]~DUPLICATE_q  & !IR[19])) # (\WideOr4~1_combout ))) ) ) # ( !\WideOr4~0_combout  & ( (\WideOr4~1_combout  & IR[25]) ) )

	.dataa(!\IR[22]~DUPLICATE_q ),
	.datab(!IR[19]),
	.datac(!\WideOr4~1_combout ),
	.datad(!IR[25]),
	.datae(gnd),
	.dataf(!\WideOr4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr4~2 .extended_lut = "off";
defparam \WideOr4~2 .lut_mask = 64'h000F000F008F008F;
defparam \WideOr4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N48
cyclonev_lcell_comb \Mux32~0 (
// Equation(s):
// \Mux32~0_combout  = ( \WideOr4~2_combout  & ( (!IR[30] & !IR[27]) ) ) # ( !\WideOr4~2_combout  & ( (!IR[30] & ((!IR[27]))) # (IR[30] & (!IR[29] & IR[27])) ) )

	.dataa(gnd),
	.datab(!IR[29]),
	.datac(!IR[30]),
	.datad(!IR[27]),
	.datae(gnd),
	.dataf(!\WideOr4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux32~0 .extended_lut = "off";
defparam \Mux32~0 .lut_mask = 64'hF00CF00CF000F000;
defparam \Mux32~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N21
cyclonev_lcell_comb \Mux32~1 (
// Equation(s):
// \Mux32~1_combout  = ( IR[28] & ( (!state[4] & (IR[31] & IR[26])) ) )

	.dataa(!state[4]),
	.datab(gnd),
	.datac(!IR[31]),
	.datad(!IR[26]),
	.datae(gnd),
	.dataf(!IR[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux32~1 .extended_lut = "off";
defparam \Mux32~1 .lut_mask = 64'h00000000000A000A;
defparam \Mux32~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N24
cyclonev_lcell_comb \Mux32~3 (
// Equation(s):
// \Mux32~3_combout  = ( \state[3]~DUPLICATE_q  & ( \Mux32~1_combout  & ( \Mux32~2_combout  ) ) ) # ( !\state[3]~DUPLICATE_q  & ( \Mux32~1_combout  & ( ((\Decoder3~1_combout  & \Mux32~0_combout )) # (\Mux32~2_combout ) ) ) ) # ( \state[3]~DUPLICATE_q  & ( 
// !\Mux32~1_combout  & ( \Mux32~2_combout  ) ) ) # ( !\state[3]~DUPLICATE_q  & ( !\Mux32~1_combout  & ( \Mux32~2_combout  ) ) )

	.dataa(gnd),
	.datab(!\Decoder3~1_combout ),
	.datac(!\Mux32~2_combout ),
	.datad(!\Mux32~0_combout ),
	.datae(!\state[3]~DUPLICATE_q ),
	.dataf(!\Mux32~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux32~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux32~3 .extended_lut = "off";
defparam \Mux32~3 .lut_mask = 64'h0F0F0F0F0F3F0F0F;
defparam \Mux32~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N26
dffeas \state[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux32~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[4]),
	.prn(vcc));
// synopsys translate_off
defparam \state[4] .is_wysiwyg = "true";
defparam \state[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N30
cyclonev_lcell_comb \Mux33~5 (
// Equation(s):
// \Mux33~5_combout  = ( \state[3]~DUPLICATE_q  & ( \Selector62~1_combout  & ( (state[4] & !\Decoder3~1_combout ) ) ) ) # ( !\state[3]~DUPLICATE_q  & ( \Selector62~1_combout  & ( ((\Decoder3~1_combout  & ((IR[29]) # (IR[28])))) # (state[4]) ) ) ) # ( 
// \state[3]~DUPLICATE_q  & ( !\Selector62~1_combout  & ( (state[4] & !\Decoder3~1_combout ) ) ) ) # ( !\state[3]~DUPLICATE_q  & ( !\Selector62~1_combout  & ( ((IR[28] & (IR[29] & \Decoder3~1_combout ))) # (state[4]) ) ) )

	.dataa(!state[4]),
	.datab(!IR[28]),
	.datac(!IR[29]),
	.datad(!\Decoder3~1_combout ),
	.datae(!\state[3]~DUPLICATE_q ),
	.dataf(!\Selector62~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~5 .extended_lut = "off";
defparam \Mux33~5 .lut_mask = 64'h55575500557F5500;
defparam \Mux33~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N15
cyclonev_lcell_comb \Mux33~8 (
// Equation(s):
// \Mux33~8_combout  = ( \Mux33~5_combout  & ( (!state[0] & (state[4] & !state[3])) ) ) # ( !\Mux33~5_combout  & ( (!state[4] & (((\state[2]~DUPLICATE_q )))) # (state[4] & ((!state[0]) # ((state[3])))) ) )

	.dataa(!state[0]),
	.datab(!state[4]),
	.datac(!\state[2]~DUPLICATE_q ),
	.datad(!state[3]),
	.datae(gnd),
	.dataf(!\Mux33~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~8 .extended_lut = "off";
defparam \Mux33~8 .lut_mask = 64'h2E3F2E3F22002200;
defparam \Mux33~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N42
cyclonev_lcell_comb \Mux33~6 (
// Equation(s):
// \Mux33~6_combout  = ( state[3] & ( \Mux33~5_combout  & ( !state[0] ) ) ) # ( !state[3] & ( \Mux33~5_combout  & ( (IR[31] & ((!\WideOr4~2_combout ) # (IR[29]))) ) ) ) # ( state[3] & ( !\Mux33~5_combout  & ( !state[0] ) ) )

	.dataa(!IR[29]),
	.datab(!\WideOr4~2_combout ),
	.datac(!state[0]),
	.datad(!IR[31]),
	.datae(!state[3]),
	.dataf(!\Mux33~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~6 .extended_lut = "off";
defparam \Mux33~6 .lut_mask = 64'h0000F0F000DDF0F0;
defparam \Mux33~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N6
cyclonev_lcell_comb \Mux33~7 (
// Equation(s):
// \Mux33~7_combout  = ( \state[2]~DUPLICATE_q  & ( \Mux33~6_combout  & ( (!state[3] & ((!state[4] & ((!IR[30]))) # (state[4] & (!\state[1]~DUPLICATE_q )))) ) ) ) # ( !\state[2]~DUPLICATE_q  & ( \Mux33~6_combout  & ( (!state[3] & ((!IR[30]) # (state[4]))) ) 
// ) ) # ( \state[2]~DUPLICATE_q  & ( !\Mux33~6_combout  & ( (!\state[1]~DUPLICATE_q  & ((!state[3]))) # (\state[1]~DUPLICATE_q  & (!state[4])) ) ) ) # ( !\state[2]~DUPLICATE_q  & ( !\Mux33~6_combout  & ( (!state[3]) # ((!state[4] & \state[1]~DUPLICATE_q )) 
// ) ) )

	.dataa(!state[4]),
	.datab(!\state[1]~DUPLICATE_q ),
	.datac(!state[3]),
	.datad(!IR[30]),
	.datae(!\state[2]~DUPLICATE_q ),
	.dataf(!\Mux33~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~7 .extended_lut = "off";
defparam \Mux33~7 .lut_mask = 64'hF2F2E2E2F050E040;
defparam \Mux33~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N3
cyclonev_lcell_comb \Selector63~19 (
// Equation(s):
// \Selector63~19_combout  = ( \Selector63~12_combout  & ( (!\Selector63~18_combout ) # (\Selector63~13_combout ) ) ) # ( !\Selector63~12_combout  & ( !\Selector63~18_combout  ) )

	.dataa(!\Selector63~13_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Selector63~18_combout ),
	.datae(gnd),
	.dataf(!\Selector63~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector63~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector63~19 .extended_lut = "off";
defparam \Selector63~19 .lut_mask = 64'hFF00FF00FF55FF55;
defparam \Selector63~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N57
cyclonev_lcell_comb \Mux33~16 (
// Equation(s):
// \Mux33~16_combout  = (\Selector38~3_combout  & !\IR[21]~DUPLICATE_q )

	.dataa(!\Selector38~3_combout ),
	.datab(!\IR[21]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~16 .extended_lut = "off";
defparam \Mux33~16 .lut_mask = 64'h4444444444444444;
defparam \Mux33~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N54
cyclonev_lcell_comb \Mux33~15 (
// Equation(s):
// \Mux33~15_combout  = ( \Add2~61_sumout  & ( (\Selector56~0_combout  & ((!\Selector38~3_combout ) # (\Selector44~1_combout ))) ) ) # ( !\Add2~61_sumout  & ( (\Selector56~0_combout  & ((!\Selector38~3_combout ) # ((!\IR[21]~DUPLICATE_q  & 
// \Selector44~1_combout )))) ) )

	.dataa(!\Selector38~3_combout ),
	.datab(!\IR[21]~DUPLICATE_q ),
	.datac(!\Selector56~0_combout ),
	.datad(!\Selector44~1_combout ),
	.datae(gnd),
	.dataf(!\Add2~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~15 .extended_lut = "off";
defparam \Mux33~15 .lut_mask = 64'h0A0E0A0E0A0F0A0F;
defparam \Mux33~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N33
cyclonev_lcell_comb \Mux33~1 (
// Equation(s):
// \Mux33~1_combout  = ( \Mux33~15_combout  & ( !\Selector41~3_combout  & ( (!\Selector41~5_combout  & (\Mux33~16_combout  & (!\Add1~61_sumout  & !\Selector38~6_combout ))) ) ) ) # ( !\Mux33~15_combout  & ( !\Selector41~3_combout  & ( (!\Selector41~5_combout 
//  & !\Selector38~6_combout ) ) ) )

	.dataa(!\Selector41~5_combout ),
	.datab(!\Mux33~16_combout ),
	.datac(!\Add1~61_sumout ),
	.datad(!\Selector38~6_combout ),
	.datae(!\Mux33~15_combout ),
	.dataf(!\Selector41~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~1 .extended_lut = "off";
defparam \Mux33~1 .lut_mask = 64'hAA00200000000000;
defparam \Mux33~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N36
cyclonev_lcell_comb \Selector36~7 (
// Equation(s):
// \Selector36~7_combout  = ( !IR[21] & ( ((\Selector56~0_combout  & (((\Selector44~1_combout  & \Add1~29_sumout )) # (\Selector36~3_combout )))) # (\Selector36~6_combout ) ) ) # ( IR[21] & ( ((\Selector56~0_combout  & (((\Selector44~1_combout  & 
// \Add2~29_sumout )) # (\Selector36~3_combout )))) # (\Selector36~6_combout ) ) )

	.dataa(!\Selector56~0_combout ),
	.datab(!\Selector44~1_combout ),
	.datac(!\Add2~29_sumout ),
	.datad(!\Selector36~3_combout ),
	.datae(!IR[21]),
	.dataf(!\Selector36~6_combout ),
	.datag(!\Add1~29_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~7 .extended_lut = "on";
defparam \Selector36~7 .lut_mask = 64'h01550155FFFFFFFF;
defparam \Selector36~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N12
cyclonev_lcell_comb \WideNor1~0 (
// Equation(s):
// \WideNor1~0_combout  = ( !\Selector42~3_combout  & ( !\Selector32~10_combout  & ( (!\Selector40~4_combout  & (\Selector42~5_combout  & (!\Selector40~6_combout  & \Selector52~4_combout ))) ) ) )

	.dataa(!\Selector40~4_combout ),
	.datab(!\Selector42~5_combout ),
	.datac(!\Selector40~6_combout ),
	.datad(!\Selector52~4_combout ),
	.datae(!\Selector42~3_combout ),
	.dataf(!\Selector32~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor1~0 .extended_lut = "off";
defparam \WideNor1~0 .lut_mask = 64'h0020000000000000;
defparam \WideNor1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N6
cyclonev_lcell_comb \Selector37~7 (
// Equation(s):
// \Selector37~7_combout  = ( !IR[21] & ( ((\Selector56~0_combout  & (((\Selector44~1_combout  & \Add1~33_sumout )) # (\Selector37~3_combout )))) # (\Selector37~6_combout ) ) ) # ( IR[21] & ( ((\Selector56~0_combout  & (((\Selector44~1_combout  & 
// \Add2~33_sumout )) # (\Selector37~3_combout )))) # (\Selector37~6_combout ) ) )

	.dataa(!\Selector44~1_combout ),
	.datab(!\Selector56~0_combout ),
	.datac(!\Add2~33_sumout ),
	.datad(!\Selector37~6_combout ),
	.datae(!IR[21]),
	.dataf(!\Selector37~3_combout ),
	.datag(!\Add1~33_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~7 .extended_lut = "on";
defparam \Selector37~7 .lut_mask = 64'h01FF01FF33FF33FF;
defparam \Selector37~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N6
cyclonev_lcell_comb \Selector48~7 (
// Equation(s):
// \Selector48~7_combout  = ( \Selector48~2_combout  & ( (!\Selector48~3_combout  & ((!IR[21]) # ((!\Add2~125_sumout ) # (!\Selector44~1_combout )))) ) )

	.dataa(!IR[21]),
	.datab(!\Add2~125_sumout ),
	.datac(!\Selector44~1_combout ),
	.datad(!\Selector48~3_combout ),
	.datae(gnd),
	.dataf(!\Selector48~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~7 .extended_lut = "off";
defparam \Selector48~7 .lut_mask = 64'h00000000FE00FE00;
defparam \Selector48~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N36
cyclonev_lcell_comb \Selector48~6 (
// Equation(s):
// \Selector48~6_combout  = ( \Selector48~7_combout  & ( !\Selector48~5_combout  & ( (!\Selector44~1_combout ) # ((!\Selector56~0_combout ) # ((!\Add1~125_sumout ) # (IR[21]))) ) ) ) # ( !\Selector48~7_combout  & ( !\Selector48~5_combout  & ( 
// !\Selector56~0_combout  ) ) )

	.dataa(!\Selector44~1_combout ),
	.datab(!\Selector56~0_combout ),
	.datac(!IR[21]),
	.datad(!\Add1~125_sumout ),
	.datae(!\Selector48~7_combout ),
	.dataf(!\Selector48~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~6 .extended_lut = "off";
defparam \Selector48~6 .lut_mask = 64'hCCCCFFEF00000000;
defparam \Selector48~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N45
cyclonev_lcell_comb \Mux33~0 (
// Equation(s):
// \Mux33~0_combout  = ( !\Selector46~2_combout  & ( (!\Selector46~6_combout  & (!\Selector44~8_combout  & !\Selector44~6_combout )) ) )

	.dataa(!\Selector46~6_combout ),
	.datab(gnd),
	.datac(!\Selector44~8_combout ),
	.datad(!\Selector44~6_combout ),
	.datae(gnd),
	.dataf(!\Selector46~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~0 .extended_lut = "off";
defparam \Mux33~0 .lut_mask = 64'hA000A00000000000;
defparam \Mux33~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N24
cyclonev_lcell_comb \Mux33~9 (
// Equation(s):
// \Mux33~9_combout  = ( \Mux33~0_combout  & ( !\Selector34~6_combout  & ( (!\Selector33~6_combout  & (!\Selector35~6_combout  & (\Selector48~6_combout  & \Selector49~6_combout ))) ) ) )

	.dataa(!\Selector33~6_combout ),
	.datab(!\Selector35~6_combout ),
	.datac(!\Selector48~6_combout ),
	.datad(!\Selector49~6_combout ),
	.datae(!\Mux33~0_combout ),
	.dataf(!\Selector34~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~9 .extended_lut = "off";
defparam \Mux33~9 .lut_mask = 64'h0000000800000000;
defparam \Mux33~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N18
cyclonev_lcell_comb \Selector61~5 (
// Equation(s):
// \Selector61~5_combout  = ( \Selector61~0_combout  & ( \Selector61~1_combout  & ( (!\Selector61~4_combout  & !\Selector56~0_combout ) ) ) ) # ( !\Selector61~0_combout  & ( \Selector61~1_combout  & ( (!\Selector61~4_combout  & !\Selector56~0_combout ) ) ) ) 
// # ( \Selector61~0_combout  & ( !\Selector61~1_combout  & ( (!\Selector61~4_combout  & !\Selector56~0_combout ) ) ) ) # ( !\Selector61~0_combout  & ( !\Selector61~1_combout  & ( (!\Selector61~4_combout  & ((!\Selector56~0_combout ) # 
// (!\Selector61~6_combout ))) ) ) )

	.dataa(!\Selector61~4_combout ),
	.datab(gnd),
	.datac(!\Selector56~0_combout ),
	.datad(!\Selector61~6_combout ),
	.datae(!\Selector61~0_combout ),
	.dataf(!\Selector61~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector61~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector61~5 .extended_lut = "off";
defparam \Selector61~5 .lut_mask = 64'hAAA0A0A0A0A0A0A0;
defparam \Selector61~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N42
cyclonev_lcell_comb \Mux33~11 (
// Equation(s):
// \Mux33~11_combout  = ( !\Selector53~2_combout  & ( !\Selector39~6_combout  & ( (!\Selector47~3_combout  & (!\Selector53~1_combout  & (\Selector62~8_combout  & \Selector61~5_combout ))) ) ) )

	.dataa(!\Selector47~3_combout ),
	.datab(!\Selector53~1_combout ),
	.datac(!\Selector62~8_combout ),
	.datad(!\Selector61~5_combout ),
	.datae(!\Selector53~2_combout ),
	.dataf(!\Selector39~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~11 .extended_lut = "off";
defparam \Mux33~11 .lut_mask = 64'h0008000000000000;
defparam \Mux33~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N30
cyclonev_lcell_comb \Mux33~17 (
// Equation(s):
// \Mux33~17_combout  = ( \Selector50~6_combout  & ( \Add1~113_sumout  & ( (!\Selector54~2_combout  & (!\Selector55~2_combout  & ((!\Selector56~0_combout ) # (!\Selector44~3_combout )))) ) ) ) # ( \Selector50~6_combout  & ( !\Add1~113_sumout  & ( 
// (!\Selector54~2_combout  & !\Selector55~2_combout ) ) ) )

	.dataa(!\Selector56~0_combout ),
	.datab(!\Selector44~3_combout ),
	.datac(!\Selector54~2_combout ),
	.datad(!\Selector55~2_combout ),
	.datae(!\Selector50~6_combout ),
	.dataf(!\Add1~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~17 .extended_lut = "off";
defparam \Mux33~17 .lut_mask = 64'h0000F0000000E000;
defparam \Mux33~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N42
cyclonev_lcell_comb \Mux33~13 (
// Equation(s):
// \Mux33~13_combout  = ( \Selector51~1_combout  & ( \Selector60~1_combout  & ( \Selector56~0_combout  ) ) ) # ( !\Selector51~1_combout  & ( \Selector60~1_combout  & ( \Selector56~0_combout  ) ) ) # ( \Selector51~1_combout  & ( !\Selector60~1_combout  & ( 
// (\Selector56~0_combout  & (((!\Selector60~5_combout ) # (\Selector60~0_combout )) # (\Selector51~5_combout ))) ) ) ) # ( !\Selector51~1_combout  & ( !\Selector60~1_combout  & ( \Selector56~0_combout  ) ) )

	.dataa(!\Selector51~5_combout ),
	.datab(!\Selector56~0_combout ),
	.datac(!\Selector60~0_combout ),
	.datad(!\Selector60~5_combout ),
	.datae(!\Selector51~1_combout ),
	.dataf(!\Selector60~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~13 .extended_lut = "off";
defparam \Mux33~13 .lut_mask = 64'h3333331333333333;
defparam \Mux33~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N12
cyclonev_lcell_comb \Mux33~14 (
// Equation(s):
// \Mux33~14_combout  = ( \Selector59~8_combout  & ( !\Selector57~7_combout  & ( (\Selector51~3_combout  & (!\Selector60~7_combout  & (!\Selector57~4_combout  & !\Mux33~13_combout ))) ) ) )

	.dataa(!\Selector51~3_combout ),
	.datab(!\Selector60~7_combout ),
	.datac(!\Selector57~4_combout ),
	.datad(!\Mux33~13_combout ),
	.datae(!\Selector59~8_combout ),
	.dataf(!\Selector57~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~14 .extended_lut = "off";
defparam \Mux33~14 .lut_mask = 64'h0000400000000000;
defparam \Mux33~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N54
cyclonev_lcell_comb \Mux33~12 (
// Equation(s):
// \Mux33~12_combout  = ( !\Selector54~0_combout  & ( \Mux33~14_combout  & ( (\Selector56~3_combout  & (\Selector58~8_combout  & (!\Selector55~0_combout  & \Mux33~17_combout ))) ) ) )

	.dataa(!\Selector56~3_combout ),
	.datab(!\Selector58~8_combout ),
	.datac(!\Selector55~0_combout ),
	.datad(!\Mux33~17_combout ),
	.datae(!\Selector54~0_combout ),
	.dataf(!\Mux33~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~12 .extended_lut = "off";
defparam \Mux33~12 .lut_mask = 64'h0000000000100000;
defparam \Mux33~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N51
cyclonev_lcell_comb \Mux33~2 (
// Equation(s):
// \Mux33~2_combout  = ( !\Selector39~4_combout  & ( \Mux33~12_combout  & ( (\Selector43~6_combout  & (\Selector45~3_combout  & (!\Selector47~1_combout  & \Mux33~11_combout ))) ) ) )

	.dataa(!\Selector43~6_combout ),
	.datab(!\Selector45~3_combout ),
	.datac(!\Selector47~1_combout ),
	.datad(!\Mux33~11_combout ),
	.datae(!\Selector39~4_combout ),
	.dataf(!\Mux33~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~2 .extended_lut = "off";
defparam \Mux33~2 .lut_mask = 64'h0000000000100000;
defparam \Mux33~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N24
cyclonev_lcell_comb \Mux33~10 (
// Equation(s):
// \Mux33~10_combout  = ( \Mux33~2_combout  & ( (!\Selector36~7_combout  & (\WideNor1~0_combout  & (!\Selector37~7_combout  & \Mux33~9_combout ))) ) )

	.dataa(!\Selector36~7_combout ),
	.datab(!\WideNor1~0_combout ),
	.datac(!\Selector37~7_combout ),
	.datad(!\Mux33~9_combout ),
	.datae(gnd),
	.dataf(!\Mux33~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~10 .extended_lut = "off";
defparam \Mux33~10 .lut_mask = 64'h0000000000200020;
defparam \Mux33~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N30
cyclonev_lcell_comb \Mux33~3 (
// Equation(s):
// \Mux33~3_combout  = ( \Selector35~4_combout  & ( \Mux33~10_combout  ) ) # ( !\Selector35~4_combout  & ( \Mux33~10_combout  & ( (!\Mux33~1_combout ) # (((\Selector32~8_combout ) # (\Selector33~4_combout )) # (\Selector34~4_combout )) ) ) ) # ( 
// \Selector35~4_combout  & ( !\Mux33~10_combout  ) ) # ( !\Selector35~4_combout  & ( !\Mux33~10_combout  ) )

	.dataa(!\Mux33~1_combout ),
	.datab(!\Selector34~4_combout ),
	.datac(!\Selector33~4_combout ),
	.datad(!\Selector32~8_combout ),
	.datae(!\Selector35~4_combout ),
	.dataf(!\Mux33~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~3 .extended_lut = "off";
defparam \Mux33~3 .lut_mask = 64'hFFFFFFFFBFFFFFFF;
defparam \Mux33~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N48
cyclonev_lcell_comb \Mux33~4 (
// Equation(s):
// \Mux33~4_combout  = ( \Selector63~19_combout  & ( \Mux33~3_combout  & ( (!\Mux33~7_combout  & ((!\Mux33~8_combout ) # (!state[4]))) ) ) ) # ( !\Selector63~19_combout  & ( \Mux33~3_combout  & ( (!\Mux33~7_combout  & ((!\Mux33~8_combout ) # (!state[4]))) ) 
// ) ) # ( \Selector63~19_combout  & ( !\Mux33~3_combout  & ( (!\Mux33~7_combout  & ((!\Mux33~8_combout ) # (!state[4]))) ) ) ) # ( !\Selector63~19_combout  & ( !\Mux33~3_combout  & ( (!\Mux33~7_combout  & ((!\Mux33~8_combout ) # ((!state[1] & !state[4])))) 
// ) ) )

	.dataa(!state[1]),
	.datab(!\Mux33~8_combout ),
	.datac(!\Mux33~7_combout ),
	.datad(!state[4]),
	.datae(!\Selector63~19_combout ),
	.dataf(!\Mux33~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~4 .extended_lut = "off";
defparam \Mux33~4 .lut_mask = 64'hE0C0F0C0F0C0F0C0;
defparam \Mux33~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y16_N50
dffeas \state[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux33~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[3]),
	.prn(vcc));
// synopsys translate_off
defparam \state[3] .is_wysiwyg = "true";
defparam \state[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N48
cyclonev_lcell_comb \Mux35~1 (
// Equation(s):
// \Mux35~1_combout  = ( IR[28] & ( IR[27] & ( (!\state[2]~DUPLICATE_q  & ((!IR[31] & (IR[26] & !IR[29])) # (IR[31] & ((IR[29]))))) ) ) ) # ( !IR[28] & ( IR[27] & ( (!\state[2]~DUPLICATE_q  & ((!IR[31] & ((!IR[29]))) # (IR[31] & (IR[26] & IR[29])))) ) ) ) # 
// ( IR[28] & ( !IR[27] & ( (IR[31] & (IR[29] & !\state[2]~DUPLICATE_q )) ) ) ) # ( !IR[28] & ( !IR[27] & ( (IR[26] & (!IR[31] & (!IR[29] & !\state[2]~DUPLICATE_q ))) ) ) )

	.dataa(!IR[26]),
	.datab(!IR[31]),
	.datac(!IR[29]),
	.datad(!\state[2]~DUPLICATE_q ),
	.datae(!IR[28]),
	.dataf(!IR[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux35~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux35~1 .extended_lut = "off";
defparam \Mux35~1 .lut_mask = 64'h40000300C1004300;
defparam \Mux35~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N54
cyclonev_lcell_comb \Mux35~3 (
// Equation(s):
// \Mux35~3_combout  = ( IR[30] & ( (!state[3] & \Mux35~1_combout ) ) )

	.dataa(gnd),
	.datab(!state[3]),
	.datac(!\Mux35~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!IR[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux35~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux35~3 .extended_lut = "off";
defparam \Mux35~3 .lut_mask = 64'h000000000C0C0C0C;
defparam \Mux35~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N12
cyclonev_lcell_comb \Mux35~2 (
// Equation(s):
// \Mux35~2_combout  = ( \state[2]~DUPLICATE_q  & ( (!state[0] & ((!state[3] & ((state[1]))) # (state[3] & (state[4])))) # (state[0] & ((!state[4] & (!state[1])) # (state[4] & ((state[3]))))) ) ) # ( !\state[2]~DUPLICATE_q  & ( (!state[0] & (((state[1])))) # 
// (state[0] & ((!state[4] & (!state[1])) # (state[4] & (state[1] & state[3])))) ) )

	.dataa(!state[0]),
	.datab(!state[4]),
	.datac(!state[1]),
	.datad(!state[3]),
	.datae(gnd),
	.dataf(!\state[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux35~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux35~2 .extended_lut = "off";
defparam \Mux35~2 .lut_mask = 64'h4A4B4A4B4A734A73;
defparam \Mux35~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N21
cyclonev_lcell_comb \Mux35~0 (
// Equation(s):
// \Mux35~0_combout  = ( state[1] & ( \Mux33~3_combout  & ( (!state[0]) # ((!\Mux35~3_combout  & \Mux35~2_combout )) ) ) ) # ( !state[1] & ( \Mux33~3_combout  & ( (\Mux35~2_combout  & ((!state[0]) # (!\Mux35~3_combout ))) ) ) ) # ( state[1] & ( 
// !\Mux33~3_combout  & ( (!state[0] & (((\Selector63~19_combout ) # (\Mux35~2_combout )))) # (state[0] & (!\Mux35~3_combout  & (\Mux35~2_combout ))) ) ) ) # ( !state[1] & ( !\Mux33~3_combout  & ( (\Mux35~2_combout  & ((!state[0]) # (!\Mux35~3_combout ))) ) 
// ) )

	.dataa(!state[0]),
	.datab(!\Mux35~3_combout ),
	.datac(!\Mux35~2_combout ),
	.datad(!\Selector63~19_combout ),
	.datae(!state[1]),
	.dataf(!\Mux33~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux35~0 .extended_lut = "off";
defparam \Mux35~0 .lut_mask = 64'h0E0E0EAE0E0EAEAE;
defparam \Mux35~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y16_N23
dffeas \state[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux35~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[1]),
	.prn(vcc));
// synopsys translate_off
defparam \state[1] .is_wysiwyg = "true";
defparam \state[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N24
cyclonev_lcell_comb \Mux36~2 (
// Equation(s):
// \Mux36~2_combout  = ( IR[29] & ( state[4] & ( (!state[0] & ((!state[1]) # (!state[3]))) ) ) ) # ( !IR[29] & ( state[4] & ( (!state[0] & ((!state[1]) # (!state[3]))) ) ) ) # ( IR[29] & ( !state[4] & ( !state[0] ) ) ) # ( !IR[29] & ( !state[4] & ( 
// (!state[0]) # ((!IR[31] & !state[1])) ) ) )

	.dataa(!state[0]),
	.datab(!IR[31]),
	.datac(!state[1]),
	.datad(!state[3]),
	.datae(!IR[29]),
	.dataf(!state[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux36~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux36~2 .extended_lut = "off";
defparam \Mux36~2 .lut_mask = 64'hEAEAAAAAAAA0AAA0;
defparam \Mux36~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N6
cyclonev_lcell_comb \Mux36~1 (
// Equation(s):
// \Mux36~1_combout  = ( IR[28] & ( IR[26] & ( (!\state[3]~DUPLICATE_q  & (!state[2] & ((!\state[0]~DUPLICATE_q ) # (IR[27])))) # (\state[3]~DUPLICATE_q  & (!\state[0]~DUPLICATE_q )) ) ) ) # ( !IR[28] & ( IR[26] & ( (!\state[3]~DUPLICATE_q  & ((!state[2]))) 
// # (\state[3]~DUPLICATE_q  & (!\state[0]~DUPLICATE_q )) ) ) ) # ( IR[28] & ( !IR[26] & ( (!\state[0]~DUPLICATE_q  & ((!state[2]) # (\state[3]~DUPLICATE_q ))) ) ) ) # ( !IR[28] & ( !IR[26] & ( (!\state[3]~DUPLICATE_q  & (!state[2] & ((!\state[0]~DUPLICATE_q 
// ) # (IR[27])))) # (\state[3]~DUPLICATE_q  & (!\state[0]~DUPLICATE_q )) ) ) )

	.dataa(!\state[3]~DUPLICATE_q ),
	.datab(!\state[0]~DUPLICATE_q ),
	.datac(!state[2]),
	.datad(!IR[27]),
	.datae(!IR[28]),
	.dataf(!IR[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux36~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux36~1 .extended_lut = "off";
defparam \Mux36~1 .lut_mask = 64'hC4E4C4C4E4E4C4E4;
defparam \Mux36~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N12
cyclonev_lcell_comb \Mux36~3 (
// Equation(s):
// \Mux36~3_combout  = ( state[4] & ( \Mux36~1_combout  & ( state[2] ) ) ) # ( !state[4] & ( \Mux36~1_combout  & ( (!\state[0]~DUPLICATE_q  & (state[2] & ((\state[1]~DUPLICATE_q )))) # (\state[0]~DUPLICATE_q  & (((!IR[30])))) ) ) ) # ( !state[4] & ( 
// !\Mux36~1_combout  & ( (!\state[1]~DUPLICATE_q ) # (\state[0]~DUPLICATE_q ) ) ) )

	.dataa(!state[2]),
	.datab(!IR[30]),
	.datac(!\state[1]~DUPLICATE_q ),
	.datad(!\state[0]~DUPLICATE_q ),
	.datae(!state[4]),
	.dataf(!\Mux36~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux36~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux36~3 .extended_lut = "off";
defparam \Mux36~3 .lut_mask = 64'hF0FF000005CC5555;
defparam \Mux36~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N33
cyclonev_lcell_comb \Mux36~0 (
// Equation(s):
// \Mux36~0_combout  = ( \Mux33~3_combout  & ( (\Mux36~2_combout  & ((!\Mux36~3_combout ) # (state[1]))) ) ) # ( !\Mux33~3_combout  & ( (\Mux36~2_combout  & ((!\Mux36~3_combout ) # ((state[1] & \Selector63~19_combout )))) ) )

	.dataa(!state[1]),
	.datab(!\Mux36~2_combout ),
	.datac(!\Mux36~3_combout ),
	.datad(!\Selector63~19_combout ),
	.datae(gnd),
	.dataf(!\Mux33~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux36~0 .extended_lut = "off";
defparam \Mux36~0 .lut_mask = 64'h3031303131313131;
defparam \Mux36~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y16_N34
dffeas \state[0]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux36~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \state[0]~DUPLICATE .is_wysiwyg = "true";
defparam \state[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N12
cyclonev_lcell_comb \Mux34~1 (
// Equation(s):
// \Mux34~1_combout  = ( state[4] & ( \state[1]~DUPLICATE_q  & ( (!state[3] & (!\state[0]~DUPLICATE_q  $ (!\state[2]~DUPLICATE_q ))) ) ) ) # ( !state[4] & ( \state[1]~DUPLICATE_q  & ( (!\state[0]~DUPLICATE_q  & (\state[2]~DUPLICATE_q )) # 
// (\state[0]~DUPLICATE_q  & (!\state[2]~DUPLICATE_q  & !state[3])) ) ) ) # ( state[4] & ( !\state[1]~DUPLICATE_q  & ( (!\state[0]~DUPLICATE_q  & (\state[2]~DUPLICATE_q  & !state[3])) ) ) ) # ( !state[4] & ( !\state[1]~DUPLICATE_q  & ( (!state[3] & 
// (\state[0]~DUPLICATE_q )) # (state[3] & ((\state[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\state[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\state[2]~DUPLICATE_q ),
	.datad(!state[3]),
	.datae(!state[4]),
	.dataf(!\state[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux34~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux34~1 .extended_lut = "off";
defparam \Mux34~1 .lut_mask = 64'h550F0A005A0A5A00;
defparam \Mux34~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N6
cyclonev_lcell_comb \Mux34~7 (
// Equation(s):
// \Mux34~7_combout  = ( IR[27] & ( (!IR[31] & (IR[30] & ((!IR[28]) # (IR[26])))) ) ) # ( !IR[27] & ( (IR[26] & ((!IR[31] & (!IR[28] & IR[30])) # (IR[31] & (IR[28] & !IR[30])))) ) )

	.dataa(!IR[26]),
	.datab(!IR[31]),
	.datac(!IR[28]),
	.datad(!IR[30]),
	.datae(gnd),
	.dataf(!IR[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux34~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux34~7 .extended_lut = "off";
defparam \Mux34~7 .lut_mask = 64'h0140014000C400C4;
defparam \Mux34~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N18
cyclonev_lcell_comb \Mux34~2 (
// Equation(s):
// \Mux34~2_combout  = ( IR[31] & ( IR[29] & ( ((IR[28] & IR[30])) # (state[1]) ) ) ) # ( !IR[31] & ( IR[29] & ( state[1] ) ) ) # ( IR[31] & ( !IR[29] & ( (state[1]) # (\Mux34~7_combout ) ) ) ) # ( !IR[31] & ( !IR[29] & ( (state[1]) # (\Mux34~7_combout ) ) ) 
// )

	.dataa(!IR[28]),
	.datab(!\Mux34~7_combout ),
	.datac(!state[1]),
	.datad(!IR[30]),
	.datae(!IR[31]),
	.dataf(!IR[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux34~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux34~2 .extended_lut = "off";
defparam \Mux34~2 .lut_mask = 64'h3F3F3F3F0F0F0F5F;
defparam \Mux34~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N9
cyclonev_lcell_comb \Mux34~3 (
// Equation(s):
// \Mux34~3_combout  = ( !\state[3]~DUPLICATE_q  & ( (\Mux34~1_combout  & (((\Mux34~2_combout )) # (state[2]))) ) ) # ( \state[3]~DUPLICATE_q  & ( (\Mux34~1_combout  & ((((!state[1]) # (\Mux33~3_combout )) # (\Selector63~19_combout )))) ) )

	.dataa(!\Mux34~1_combout ),
	.datab(!state[2]),
	.datac(!\Selector63~19_combout ),
	.datad(!state[1]),
	.datae(!\state[3]~DUPLICATE_q ),
	.dataf(!\Mux33~3_combout ),
	.datag(!\Mux34~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux34~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux34~3 .extended_lut = "on";
defparam \Mux34~3 .lut_mask = 64'h1515550515155555;
defparam \Mux34~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y16_N11
dffeas \state[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux34~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[2]),
	.prn(vcc));
// synopsys translate_off
defparam \state[2] .is_wysiwyg = "true";
defparam \state[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N12
cyclonev_lcell_comb \LdPC~1 (
// Equation(s):
// \LdPC~1_combout  = ( \LdPC~0_combout  & ( !state[2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!state[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LdPC~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LdPC~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LdPC~1 .extended_lut = "off";
defparam \LdPC~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \LdPC~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N18
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( !PC[8] ) + ( GND ) + ( \Add0~30  ))
// \Add0~26  = CARRY(( !PC[8] ) + ( GND ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N27
cyclonev_lcell_comb \PC~5 (
// Equation(s):
// \PC~5_combout  = ( \memin[8]~77_combout  & ( (!\LdPC~1_combout  & !\Add0~25_sumout ) ) ) # ( !\memin[8]~77_combout  & ( (!\Add0~25_sumout ) # (\LdPC~1_combout ) ) )

	.dataa(!\LdPC~1_combout ),
	.datab(gnd),
	.datac(!\Add0~25_sumout ),
	.datad(gnd),
	.datae(!\memin[8]~77_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~5 .extended_lut = "off";
defparam \PC~5 .lut_mask = 64'hF5F5A0A0F5F5A0A0;
defparam \PC~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y19_N28
dffeas \PC[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[8] .is_wysiwyg = "true";
defparam \PC[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N24
cyclonev_lcell_comb \PC~4 (
// Equation(s):
// \PC~4_combout  = ( \memin[9]~80_combout  & ( (\LdPC~1_combout ) # (\Add0~21_sumout ) ) ) # ( !\memin[9]~80_combout  & ( (\Add0~21_sumout  & !\LdPC~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~21_sumout ),
	.datad(!\LdPC~1_combout ),
	.datae(gnd),
	.dataf(!\memin[9]~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~4 .extended_lut = "off";
defparam \PC~4 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \PC~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y19_N25
dffeas \PC[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[9] .is_wysiwyg = "true";
defparam \PC[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N48
cyclonev_lcell_comb \imem~11 (
// Equation(s):
// \imem~11_combout  = ( \PC[6]~DUPLICATE_q  & ( PC[4] & ( (!PC[7] & (PC[2] & (PC[3]))) # (PC[7] & (!\PC[5]~DUPLICATE_q  & ((PC[3]) # (PC[2])))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( PC[4] & ( (!PC[3] & ((!PC[7] & ((!PC[2]) # (!\PC[5]~DUPLICATE_q ))) # (PC[7] & 
// ((\PC[5]~DUPLICATE_q ))))) # (PC[3] & (PC[2] & (PC[7] & !\PC[5]~DUPLICATE_q ))) ) ) ) # ( \PC[6]~DUPLICATE_q  & ( !PC[4] & ( (!PC[2] & (!PC[7] & (!PC[3] $ (!\PC[5]~DUPLICATE_q )))) # (PC[2] & (PC[3] & ((!\PC[5]~DUPLICATE_q )))) ) ) ) # ( 
// !\PC[6]~DUPLICATE_q  & ( !PC[4] & ( (!PC[3] & ((!PC[2] & (PC[7])) # (PC[2] & ((!\PC[5]~DUPLICATE_q ))))) # (PC[3] & ((!PC[2] $ (!PC[7])) # (\PC[5]~DUPLICATE_q ))) ) ) )

	.dataa(!PC[2]),
	.datab(!PC[3]),
	.datac(!PC[7]),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!PC[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~11 .extended_lut = "off";
defparam \imem~11 .lut_mask = 64'h5E3B3180C18C1710;
defparam \imem~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N36
cyclonev_lcell_comb \imem~10 (
// Equation(s):
// \imem~10_combout  = ( PC[4] & ( PC[7] & ( (!\PC[5]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  & ((\PC[3]~DUPLICATE_q ) # (PC[2])))) ) ) ) # ( !PC[4] & ( PC[7] & ( (!\PC[6]~DUPLICATE_q  & ((!PC[2] & (!\PC[3]~DUPLICATE_q )) # (PC[2] & (\PC[3]~DUPLICATE_q  & 
// !\PC[5]~DUPLICATE_q )))) ) ) ) # ( PC[4] & ( !PC[7] & ( (!PC[2] & (!\PC[6]~DUPLICATE_q  $ (((!\PC[3]~DUPLICATE_q ) # (!\PC[5]~DUPLICATE_q ))))) # (PC[2] & ((!\PC[3]~DUPLICATE_q  & (\PC[5]~DUPLICATE_q )) # (\PC[3]~DUPLICATE_q  & ((!\PC[5]~DUPLICATE_q ) # 
// (\PC[6]~DUPLICATE_q ))))) ) ) ) # ( !PC[4] & ( !PC[7] & ( (!PC[2] & (((!\PC[3]~DUPLICATE_q  & !\PC[6]~DUPLICATE_q )) # (\PC[5]~DUPLICATE_q ))) # (PC[2] & (!\PC[6]~DUPLICATE_q  $ (((\PC[3]~DUPLICATE_q  & !\PC[5]~DUPLICATE_q ))))) ) ) )

	.dataa(!PC[2]),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!\PC[6]~DUPLICATE_q ),
	.datae(!PC[4]),
	.dataf(!PC[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~10 .extended_lut = "off";
defparam \imem~10 .lut_mask = 64'hCF1A16BD98007000;
defparam \imem~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N9
cyclonev_lcell_comb \imem~13 (
// Equation(s):
// \imem~13_combout  = (\imem~12_combout  & ((!PC[9] & (!\imem~11_combout )) # (PC[9] & ((\imem~10_combout )))))

	.dataa(!PC[9]),
	.datab(!\imem~11_combout ),
	.datac(!\imem~10_combout ),
	.datad(!\imem~12_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~13 .extended_lut = "off";
defparam \imem~13 .lut_mask = 64'h008D008D008D008D;
defparam \imem~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N10
dffeas \IR[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~13_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[2]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[2] .is_wysiwyg = "true";
defparam \IR[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N58
dffeas \regs[8][1]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][1]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[8][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N29
dffeas \IR[3]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~16_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IR[3]~DUPLICATE .is_wysiwyg = "true";
defparam \IR[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N18
cyclonev_lcell_comb \Mux59~0 (
// Equation(s):
// \Mux59~0_combout  = ( \regs[4][1]~q  & ( \IR[3]~DUPLICATE_q  & ( (!IR[2]) # (\regs[0][1]~q ) ) ) ) # ( !\regs[4][1]~q  & ( \IR[3]~DUPLICATE_q  & ( (IR[2] & \regs[0][1]~q ) ) ) ) # ( \regs[4][1]~q  & ( !\IR[3]~DUPLICATE_q  & ( (!IR[2] & ((\regs[12][1]~q 
// ))) # (IR[2] & (\regs[8][1]~DUPLICATE_q )) ) ) ) # ( !\regs[4][1]~q  & ( !\IR[3]~DUPLICATE_q  & ( (!IR[2] & ((\regs[12][1]~q ))) # (IR[2] & (\regs[8][1]~DUPLICATE_q )) ) ) )

	.dataa(!IR[2]),
	.datab(!\regs[8][1]~DUPLICATE_q ),
	.datac(!\regs[0][1]~q ),
	.datad(!\regs[12][1]~q ),
	.datae(!\regs[4][1]~q ),
	.dataf(!\IR[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux59~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux59~0 .extended_lut = "off";
defparam \Mux59~0 .lut_mask = 64'h11BB11BB0505AFAF;
defparam \Mux59~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N30
cyclonev_lcell_comb \Mux59~1 (
// Equation(s):
// \Mux59~1_combout  = ( \regs[5][1]~q  & ( IR[2] & ( (!IR[3] & (\regs[9][1]~q )) # (IR[3] & ((\regs[1][1]~q ))) ) ) ) # ( !\regs[5][1]~q  & ( IR[2] & ( (!IR[3] & (\regs[9][1]~q )) # (IR[3] & ((\regs[1][1]~q ))) ) ) ) # ( \regs[5][1]~q  & ( !IR[2] & ( 
// (\regs[13][1]~q ) # (IR[3]) ) ) ) # ( !\regs[5][1]~q  & ( !IR[2] & ( (!IR[3] & \regs[13][1]~q ) ) ) )

	.dataa(!IR[3]),
	.datab(!\regs[13][1]~q ),
	.datac(!\regs[9][1]~q ),
	.datad(!\regs[1][1]~q ),
	.datae(!\regs[5][1]~q ),
	.dataf(!IR[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux59~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux59~1 .extended_lut = "off";
defparam \Mux59~1 .lut_mask = 64'h222277770A5F0A5F;
defparam \Mux59~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N48
cyclonev_lcell_comb \Mux59~2 (
// Equation(s):
// \Mux59~2_combout  = ( \regs[10][1]~q  & ( \regs[6][1]~q  & ( (!IR[3] & (((\regs[14][1]~q ) # (IR[2])))) # (IR[3] & (((!IR[2])) # (\regs[2][1]~q ))) ) ) ) # ( !\regs[10][1]~q  & ( \regs[6][1]~q  & ( (!IR[3] & (((!IR[2] & \regs[14][1]~q )))) # (IR[3] & 
// (((!IR[2])) # (\regs[2][1]~q ))) ) ) ) # ( \regs[10][1]~q  & ( !\regs[6][1]~q  & ( (!IR[3] & (((\regs[14][1]~q ) # (IR[2])))) # (IR[3] & (\regs[2][1]~q  & (IR[2]))) ) ) ) # ( !\regs[10][1]~q  & ( !\regs[6][1]~q  & ( (!IR[3] & (((!IR[2] & \regs[14][1]~q 
// )))) # (IR[3] & (\regs[2][1]~q  & (IR[2]))) ) ) )

	.dataa(!\regs[2][1]~q ),
	.datab(!IR[3]),
	.datac(!IR[2]),
	.datad(!\regs[14][1]~q ),
	.datae(!\regs[10][1]~q ),
	.dataf(!\regs[6][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux59~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux59~2 .extended_lut = "off";
defparam \Mux59~2 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \Mux59~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y16_N51
cyclonev_lcell_comb \Mux59~3 (
// Equation(s):
// \Mux59~3_combout  = ( \regs[11][1]~q  & ( IR[3] & ( (!IR[2] & (\regs[7][1]~q )) # (IR[2] & ((\regs[3][1]~q ))) ) ) ) # ( !\regs[11][1]~q  & ( IR[3] & ( (!IR[2] & (\regs[7][1]~q )) # (IR[2] & ((\regs[3][1]~q ))) ) ) ) # ( \regs[11][1]~q  & ( !IR[3] & ( 
// (\regs[15][1]~q ) # (IR[2]) ) ) ) # ( !\regs[11][1]~q  & ( !IR[3] & ( (!IR[2] & \regs[15][1]~q ) ) ) )

	.dataa(!\regs[7][1]~q ),
	.datab(!\regs[3][1]~q ),
	.datac(!IR[2]),
	.datad(!\regs[15][1]~q ),
	.datae(!\regs[11][1]~q ),
	.dataf(!IR[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux59~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux59~3 .extended_lut = "off";
defparam \Mux59~3 .lut_mask = 64'h00F00FFF53535353;
defparam \Mux59~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N36
cyclonev_lcell_comb \Mux59~4 (
// Equation(s):
// \Mux59~4_combout  = ( \Mux59~2_combout  & ( \Mux59~3_combout  & ( ((!\IR[0]~DUPLICATE_q  & ((\Mux59~1_combout ))) # (\IR[0]~DUPLICATE_q  & (\Mux59~0_combout ))) # (IR[1]) ) ) ) # ( !\Mux59~2_combout  & ( \Mux59~3_combout  & ( (!\IR[0]~DUPLICATE_q  & 
// (((\Mux59~1_combout ) # (IR[1])))) # (\IR[0]~DUPLICATE_q  & (\Mux59~0_combout  & (!IR[1]))) ) ) ) # ( \Mux59~2_combout  & ( !\Mux59~3_combout  & ( (!\IR[0]~DUPLICATE_q  & (((!IR[1] & \Mux59~1_combout )))) # (\IR[0]~DUPLICATE_q  & (((IR[1])) # 
// (\Mux59~0_combout ))) ) ) ) # ( !\Mux59~2_combout  & ( !\Mux59~3_combout  & ( (!IR[1] & ((!\IR[0]~DUPLICATE_q  & ((\Mux59~1_combout ))) # (\IR[0]~DUPLICATE_q  & (\Mux59~0_combout )))) ) ) )

	.dataa(!\Mux59~0_combout ),
	.datab(!\IR[0]~DUPLICATE_q ),
	.datac(!IR[1]),
	.datad(!\Mux59~1_combout ),
	.datae(!\Mux59~2_combout ),
	.dataf(!\Mux59~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux59~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux59~4 .extended_lut = "off";
defparam \Mux59~4 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \Mux59~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y2_N30
cyclonev_lcell_comb \HEXout[1]~feeder (
// Equation(s):
// \HEXout[1]~feeder_combout  = ( \Mux59~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux59~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEXout[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEXout[1]~feeder .extended_lut = "off";
defparam \HEXout[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \HEXout[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N3
cyclonev_lcell_comb \HEXout[23]~0 (
// Equation(s):
// \HEXout[23]~0_combout  = ( \Equal1~3_combout  & ( (!\WideNor0~combout  & (IR[15] & !IR[13])) ) )

	.dataa(gnd),
	.datab(!\WideNor0~combout ),
	.datac(!IR[15]),
	.datad(!IR[13]),
	.datae(!\Equal1~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEXout[23]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEXout[23]~0 .extended_lut = "off";
defparam \HEXout[23]~0 .lut_mask = 64'h00000C0000000C00;
defparam \HEXout[23]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y2_N32
dffeas \HEXout[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HEXout[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEXout[1]),
	.prn(vcc));
// synopsys translate_off
defparam \HEXout[1] .is_wysiwyg = "true";
defparam \HEXout[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N57
cyclonev_lcell_comb \Mux58~3 (
// Equation(s):
// \Mux58~3_combout  = ( \regs[15][2]~q  & ( \regs[14][2]~q  & ( ((!\IR[0]~DUPLICATE_q  & (\regs[13][2]~q )) # (\IR[0]~DUPLICATE_q  & ((\regs[12][2]~q )))) # (IR[1]) ) ) ) # ( !\regs[15][2]~q  & ( \regs[14][2]~q  & ( (!\IR[0]~DUPLICATE_q  & (\regs[13][2]~q  
// & ((!IR[1])))) # (\IR[0]~DUPLICATE_q  & (((IR[1]) # (\regs[12][2]~q )))) ) ) ) # ( \regs[15][2]~q  & ( !\regs[14][2]~q  & ( (!\IR[0]~DUPLICATE_q  & (((IR[1])) # (\regs[13][2]~q ))) # (\IR[0]~DUPLICATE_q  & (((\regs[12][2]~q  & !IR[1])))) ) ) ) # ( 
// !\regs[15][2]~q  & ( !\regs[14][2]~q  & ( (!IR[1] & ((!\IR[0]~DUPLICATE_q  & (\regs[13][2]~q )) # (\IR[0]~DUPLICATE_q  & ((\regs[12][2]~q ))))) ) ) )

	.dataa(!\regs[13][2]~q ),
	.datab(!\regs[12][2]~q ),
	.datac(!\IR[0]~DUPLICATE_q ),
	.datad(!IR[1]),
	.datae(!\regs[15][2]~q ),
	.dataf(!\regs[14][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux58~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux58~3 .extended_lut = "off";
defparam \Mux58~3 .lut_mask = 64'h530053F0530F53FF;
defparam \Mux58~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N24
cyclonev_lcell_comb \Mux58~2 (
// Equation(s):
// \Mux58~2_combout  = ( \regs[11][2]~q  & ( \regs[8][2]~q  & ( (!IR[1] & (((\IR[0]~DUPLICATE_q ) # (\regs[9][2]~q )))) # (IR[1] & (((!\IR[0]~DUPLICATE_q )) # (\regs[10][2]~q ))) ) ) ) # ( !\regs[11][2]~q  & ( \regs[8][2]~q  & ( (!IR[1] & 
// (((\IR[0]~DUPLICATE_q ) # (\regs[9][2]~q )))) # (IR[1] & (\regs[10][2]~q  & ((\IR[0]~DUPLICATE_q )))) ) ) ) # ( \regs[11][2]~q  & ( !\regs[8][2]~q  & ( (!IR[1] & (((\regs[9][2]~q  & !\IR[0]~DUPLICATE_q )))) # (IR[1] & (((!\IR[0]~DUPLICATE_q )) # 
// (\regs[10][2]~q ))) ) ) ) # ( !\regs[11][2]~q  & ( !\regs[8][2]~q  & ( (!IR[1] & (((\regs[9][2]~q  & !\IR[0]~DUPLICATE_q )))) # (IR[1] & (\regs[10][2]~q  & ((\IR[0]~DUPLICATE_q )))) ) ) )

	.dataa(!IR[1]),
	.datab(!\regs[10][2]~q ),
	.datac(!\regs[9][2]~q ),
	.datad(!\IR[0]~DUPLICATE_q ),
	.datae(!\regs[11][2]~q ),
	.dataf(!\regs[8][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux58~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux58~2 .extended_lut = "off";
defparam \Mux58~2 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \Mux58~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N48
cyclonev_lcell_comb \Mux58~1 (
// Equation(s):
// \Mux58~1_combout  = ( \regs[4][2]~q  & ( IR[1] & ( (!\IR[0]~DUPLICATE_q  & (\regs[7][2]~q )) # (\IR[0]~DUPLICATE_q  & ((\regs[6][2]~q ))) ) ) ) # ( !\regs[4][2]~q  & ( IR[1] & ( (!\IR[0]~DUPLICATE_q  & (\regs[7][2]~q )) # (\IR[0]~DUPLICATE_q  & 
// ((\regs[6][2]~q ))) ) ) ) # ( \regs[4][2]~q  & ( !IR[1] & ( (\regs[5][2]~q ) # (\IR[0]~DUPLICATE_q ) ) ) ) # ( !\regs[4][2]~q  & ( !IR[1] & ( (!\IR[0]~DUPLICATE_q  & \regs[5][2]~q ) ) ) )

	.dataa(!\regs[7][2]~q ),
	.datab(!\IR[0]~DUPLICATE_q ),
	.datac(!\regs[5][2]~q ),
	.datad(!\regs[6][2]~q ),
	.datae(!\regs[4][2]~q ),
	.dataf(!IR[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux58~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux58~1 .extended_lut = "off";
defparam \Mux58~1 .lut_mask = 64'h0C0C3F3F44774477;
defparam \Mux58~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N24
cyclonev_lcell_comb \Mux58~0 (
// Equation(s):
// \Mux58~0_combout  = ( \regs[0][2]~q  & ( \regs[3][2]~q  & ( (!IR[1] & (((\IR[0]~DUPLICATE_q ) # (\regs[1][2]~q )))) # (IR[1] & (((!\IR[0]~DUPLICATE_q )) # (\regs[2][2]~q ))) ) ) ) # ( !\regs[0][2]~q  & ( \regs[3][2]~q  & ( (!IR[1] & (((\regs[1][2]~q  & 
// !\IR[0]~DUPLICATE_q )))) # (IR[1] & (((!\IR[0]~DUPLICATE_q )) # (\regs[2][2]~q ))) ) ) ) # ( \regs[0][2]~q  & ( !\regs[3][2]~q  & ( (!IR[1] & (((\IR[0]~DUPLICATE_q ) # (\regs[1][2]~q )))) # (IR[1] & (\regs[2][2]~q  & ((\IR[0]~DUPLICATE_q )))) ) ) ) # ( 
// !\regs[0][2]~q  & ( !\regs[3][2]~q  & ( (!IR[1] & (((\regs[1][2]~q  & !\IR[0]~DUPLICATE_q )))) # (IR[1] & (\regs[2][2]~q  & ((\IR[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\regs[2][2]~q ),
	.datab(!\regs[1][2]~q ),
	.datac(!IR[1]),
	.datad(!\IR[0]~DUPLICATE_q ),
	.datae(!\regs[0][2]~q ),
	.dataf(!\regs[3][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux58~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux58~0 .extended_lut = "off";
defparam \Mux58~0 .lut_mask = 64'h300530F53F053FF5;
defparam \Mux58~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N30
cyclonev_lcell_comb \Mux58~4 (
// Equation(s):
// \Mux58~4_combout  = ( \Mux58~1_combout  & ( \Mux58~0_combout  & ( ((!IR[2] & (\Mux58~3_combout )) # (IR[2] & ((\Mux58~2_combout )))) # (IR[3]) ) ) ) # ( !\Mux58~1_combout  & ( \Mux58~0_combout  & ( (!IR[3] & ((!IR[2] & (\Mux58~3_combout )) # (IR[2] & 
// ((\Mux58~2_combout ))))) # (IR[3] & (((IR[2])))) ) ) ) # ( \Mux58~1_combout  & ( !\Mux58~0_combout  & ( (!IR[3] & ((!IR[2] & (\Mux58~3_combout )) # (IR[2] & ((\Mux58~2_combout ))))) # (IR[3] & (((!IR[2])))) ) ) ) # ( !\Mux58~1_combout  & ( 
// !\Mux58~0_combout  & ( (!IR[3] & ((!IR[2] & (\Mux58~3_combout )) # (IR[2] & ((\Mux58~2_combout ))))) ) ) )

	.dataa(!IR[3]),
	.datab(!\Mux58~3_combout ),
	.datac(!IR[2]),
	.datad(!\Mux58~2_combout ),
	.datae(!\Mux58~1_combout ),
	.dataf(!\Mux58~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux58~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux58~4 .extended_lut = "off";
defparam \Mux58~4 .lut_mask = 64'h202A707A252F757F;
defparam \Mux58~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y2_N24
cyclonev_lcell_comb \HEXout[2]~feeder (
// Equation(s):
// \HEXout[2]~feeder_combout  = ( \Mux58~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux58~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEXout[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEXout[2]~feeder .extended_lut = "off";
defparam \HEXout[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \HEXout[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y2_N26
dffeas \HEXout[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HEXout[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEXout[2]),
	.prn(vcc));
// synopsys translate_off
defparam \HEXout[2] .is_wysiwyg = "true";
defparam \HEXout[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N54
cyclonev_lcell_comb \Mux57~3 (
// Equation(s):
// \Mux57~3_combout  = ( \regs[15][3]~q  & ( IR[3] & ( (!IR[2] & ((\regs[7][3]~q ))) # (IR[2] & (\regs[3][3]~q )) ) ) ) # ( !\regs[15][3]~q  & ( IR[3] & ( (!IR[2] & ((\regs[7][3]~q ))) # (IR[2] & (\regs[3][3]~q )) ) ) ) # ( \regs[15][3]~q  & ( !IR[3] & ( 
// (!IR[2]) # (\regs[11][3]~q ) ) ) ) # ( !\regs[15][3]~q  & ( !IR[3] & ( (\regs[11][3]~q  & IR[2]) ) ) )

	.dataa(!\regs[3][3]~q ),
	.datab(!\regs[11][3]~q ),
	.datac(!\regs[7][3]~q ),
	.datad(!IR[2]),
	.datae(!\regs[15][3]~q ),
	.dataf(!IR[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux57~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux57~3 .extended_lut = "off";
defparam \Mux57~3 .lut_mask = 64'h0033FF330F550F55;
defparam \Mux57~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y17_N4
dffeas \IR[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\IR[0]~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[0]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[0] .is_wysiwyg = "true";
defparam \IR[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N48
cyclonev_lcell_comb \Mux57~2 (
// Equation(s):
// \Mux57~2_combout  = ( \regs[14][3]~q  & ( \regs[6][3]~q  & ( (!IR[2]) # ((!\IR[3]~DUPLICATE_q  & ((\regs[10][3]~q ))) # (\IR[3]~DUPLICATE_q  & (\regs[2][3]~q ))) ) ) ) # ( !\regs[14][3]~q  & ( \regs[6][3]~q  & ( (!IR[2] & (\IR[3]~DUPLICATE_q )) # (IR[2] & 
// ((!\IR[3]~DUPLICATE_q  & ((\regs[10][3]~q ))) # (\IR[3]~DUPLICATE_q  & (\regs[2][3]~q )))) ) ) ) # ( \regs[14][3]~q  & ( !\regs[6][3]~q  & ( (!IR[2] & (!\IR[3]~DUPLICATE_q )) # (IR[2] & ((!\IR[3]~DUPLICATE_q  & ((\regs[10][3]~q ))) # (\IR[3]~DUPLICATE_q  
// & (\regs[2][3]~q )))) ) ) ) # ( !\regs[14][3]~q  & ( !\regs[6][3]~q  & ( (IR[2] & ((!\IR[3]~DUPLICATE_q  & ((\regs[10][3]~q ))) # (\IR[3]~DUPLICATE_q  & (\regs[2][3]~q )))) ) ) )

	.dataa(!IR[2]),
	.datab(!\IR[3]~DUPLICATE_q ),
	.datac(!\regs[2][3]~q ),
	.datad(!\regs[10][3]~q ),
	.datae(!\regs[14][3]~q ),
	.dataf(!\regs[6][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux57~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux57~2 .extended_lut = "off";
defparam \Mux57~2 .lut_mask = 64'h014589CD2367ABEF;
defparam \Mux57~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N26
dffeas \regs[4][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[3]~62_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][3] .is_wysiwyg = "true";
defparam \regs[4][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N36
cyclonev_lcell_comb \Mux57~0 (
// Equation(s):
// \Mux57~0_combout  = ( \regs[0][3]~q  & ( \regs[4][3]~q  & ( ((!IR[2] & ((\regs[12][3]~q ))) # (IR[2] & (\regs[8][3]~q ))) # (IR[3]) ) ) ) # ( !\regs[0][3]~q  & ( \regs[4][3]~q  & ( (!IR[3] & ((!IR[2] & ((\regs[12][3]~q ))) # (IR[2] & (\regs[8][3]~q )))) # 
// (IR[3] & (((!IR[2])))) ) ) ) # ( \regs[0][3]~q  & ( !\regs[4][3]~q  & ( (!IR[3] & ((!IR[2] & ((\regs[12][3]~q ))) # (IR[2] & (\regs[8][3]~q )))) # (IR[3] & (((IR[2])))) ) ) ) # ( !\regs[0][3]~q  & ( !\regs[4][3]~q  & ( (!IR[3] & ((!IR[2] & 
// ((\regs[12][3]~q ))) # (IR[2] & (\regs[8][3]~q )))) ) ) )

	.dataa(!\regs[8][3]~q ),
	.datab(!IR[3]),
	.datac(!\regs[12][3]~q ),
	.datad(!IR[2]),
	.datae(!\regs[0][3]~q ),
	.dataf(!\regs[4][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux57~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux57~0 .extended_lut = "off";
defparam \Mux57~0 .lut_mask = 64'h0C440C773F443F77;
defparam \Mux57~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N12
cyclonev_lcell_comb \Mux57~1 (
// Equation(s):
// \Mux57~1_combout  = ( \regs[1][3]~q  & ( \regs[13][3]~q  & ( (!IR[2] & (((!IR[3]) # (\regs[5][3]~q )))) # (IR[2] & (((IR[3])) # (\regs[9][3]~q ))) ) ) ) # ( !\regs[1][3]~q  & ( \regs[13][3]~q  & ( (!IR[2] & (((!IR[3]) # (\regs[5][3]~q )))) # (IR[2] & 
// (\regs[9][3]~q  & (!IR[3]))) ) ) ) # ( \regs[1][3]~q  & ( !\regs[13][3]~q  & ( (!IR[2] & (((IR[3] & \regs[5][3]~q )))) # (IR[2] & (((IR[3])) # (\regs[9][3]~q ))) ) ) ) # ( !\regs[1][3]~q  & ( !\regs[13][3]~q  & ( (!IR[2] & (((IR[3] & \regs[5][3]~q )))) # 
// (IR[2] & (\regs[9][3]~q  & (!IR[3]))) ) ) )

	.dataa(!\regs[9][3]~q ),
	.datab(!IR[2]),
	.datac(!IR[3]),
	.datad(!\regs[5][3]~q ),
	.datae(!\regs[1][3]~q ),
	.dataf(!\regs[13][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux57~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux57~1 .extended_lut = "off";
defparam \Mux57~1 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \Mux57~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N39
cyclonev_lcell_comb \Mux57~4 (
// Equation(s):
// \Mux57~4_combout  = ( \Mux57~0_combout  & ( \Mux57~1_combout  & ( (!IR[1]) # ((!IR[0] & (\Mux57~3_combout )) # (IR[0] & ((\Mux57~2_combout )))) ) ) ) # ( !\Mux57~0_combout  & ( \Mux57~1_combout  & ( (!IR[0] & (((!IR[1])) # (\Mux57~3_combout ))) # (IR[0] & 
// (((IR[1] & \Mux57~2_combout )))) ) ) ) # ( \Mux57~0_combout  & ( !\Mux57~1_combout  & ( (!IR[0] & (\Mux57~3_combout  & (IR[1]))) # (IR[0] & (((!IR[1]) # (\Mux57~2_combout )))) ) ) ) # ( !\Mux57~0_combout  & ( !\Mux57~1_combout  & ( (IR[1] & ((!IR[0] & 
// (\Mux57~3_combout )) # (IR[0] & ((\Mux57~2_combout ))))) ) ) )

	.dataa(!\Mux57~3_combout ),
	.datab(!IR[0]),
	.datac(!IR[1]),
	.datad(!\Mux57~2_combout ),
	.datae(!\Mux57~0_combout ),
	.dataf(!\Mux57~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux57~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux57~4 .extended_lut = "off";
defparam \Mux57~4 .lut_mask = 64'h04073437C4C7F4F7;
defparam \Mux57~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y2_N54
cyclonev_lcell_comb \HEXout[3]~feeder (
// Equation(s):
// \HEXout[3]~feeder_combout  = ( \Mux57~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux57~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEXout[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEXout[3]~feeder .extended_lut = "off";
defparam \HEXout[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \HEXout[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y2_N56
dffeas \HEXout[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HEXout[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEXout[3]),
	.prn(vcc));
// synopsys translate_off
defparam \HEXout[3] .is_wysiwyg = "true";
defparam \HEXout[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N13
dffeas \IR[1]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~9_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IR[1]~DUPLICATE .is_wysiwyg = "true";
defparam \IR[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N15
cyclonev_lcell_comb \Mux60~0 (
// Equation(s):
// \Mux60~0_combout  = ( \regs[1][0]~q  & ( \IR[0]~DUPLICATE_q  & ( (!\IR[1]~DUPLICATE_q  & ((\regs[0][0]~q ))) # (\IR[1]~DUPLICATE_q  & (\regs[2][0]~q )) ) ) ) # ( !\regs[1][0]~q  & ( \IR[0]~DUPLICATE_q  & ( (!\IR[1]~DUPLICATE_q  & ((\regs[0][0]~q ))) # 
// (\IR[1]~DUPLICATE_q  & (\regs[2][0]~q )) ) ) ) # ( \regs[1][0]~q  & ( !\IR[0]~DUPLICATE_q  & ( (!\IR[1]~DUPLICATE_q ) # (\regs[3][0]~q ) ) ) ) # ( !\regs[1][0]~q  & ( !\IR[0]~DUPLICATE_q  & ( (\regs[3][0]~q  & \IR[1]~DUPLICATE_q ) ) ) )

	.dataa(!\regs[3][0]~q ),
	.datab(!\regs[2][0]~q ),
	.datac(!\IR[1]~DUPLICATE_q ),
	.datad(!\regs[0][0]~q ),
	.datae(!\regs[1][0]~q ),
	.dataf(!\IR[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux60~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux60~0 .extended_lut = "off";
defparam \Mux60~0 .lut_mask = 64'h0505F5F503F303F3;
defparam \Mux60~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N3
cyclonev_lcell_comb \Mux60~3 (
// Equation(s):
// \Mux60~3_combout  = ( \regs[15][0]~q  & ( \regs[13][0]~q  & ( (!\IR[0]~DUPLICATE_q ) # ((!IR[1] & (\regs[12][0]~q )) # (IR[1] & ((\regs[14][0]~q )))) ) ) ) # ( !\regs[15][0]~q  & ( \regs[13][0]~q  & ( (!IR[1] & (((!\IR[0]~DUPLICATE_q )) # (\regs[12][0]~q 
// ))) # (IR[1] & (((\regs[14][0]~q  & \IR[0]~DUPLICATE_q )))) ) ) ) # ( \regs[15][0]~q  & ( !\regs[13][0]~q  & ( (!IR[1] & (\regs[12][0]~q  & ((\IR[0]~DUPLICATE_q )))) # (IR[1] & (((!\IR[0]~DUPLICATE_q ) # (\regs[14][0]~q )))) ) ) ) # ( !\regs[15][0]~q  & ( 
// !\regs[13][0]~q  & ( (\IR[0]~DUPLICATE_q  & ((!IR[1] & (\regs[12][0]~q )) # (IR[1] & ((\regs[14][0]~q ))))) ) ) )

	.dataa(!\regs[12][0]~q ),
	.datab(!\regs[14][0]~q ),
	.datac(!IR[1]),
	.datad(!\IR[0]~DUPLICATE_q ),
	.datae(!\regs[15][0]~q ),
	.dataf(!\regs[13][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux60~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux60~3 .extended_lut = "off";
defparam \Mux60~3 .lut_mask = 64'h00530F53F053FF53;
defparam \Mux60~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N6
cyclonev_lcell_comb \Mux60~1 (
// Equation(s):
// \Mux60~1_combout  = ( \regs[4][0]~q  & ( \IR[0]~DUPLICATE_q  & ( (!\IR[1]~DUPLICATE_q ) # (\regs[6][0]~q ) ) ) ) # ( !\regs[4][0]~q  & ( \IR[0]~DUPLICATE_q  & ( (\regs[6][0]~q  & \IR[1]~DUPLICATE_q ) ) ) ) # ( \regs[4][0]~q  & ( !\IR[0]~DUPLICATE_q  & ( 
// (!\IR[1]~DUPLICATE_q  & (\regs[5][0]~q )) # (\IR[1]~DUPLICATE_q  & ((\regs[7][0]~q ))) ) ) ) # ( !\regs[4][0]~q  & ( !\IR[0]~DUPLICATE_q  & ( (!\IR[1]~DUPLICATE_q  & (\regs[5][0]~q )) # (\IR[1]~DUPLICATE_q  & ((\regs[7][0]~q ))) ) ) )

	.dataa(!\regs[5][0]~q ),
	.datab(!\regs[6][0]~q ),
	.datac(!\IR[1]~DUPLICATE_q ),
	.datad(!\regs[7][0]~q ),
	.datae(!\regs[4][0]~q ),
	.dataf(!\IR[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux60~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux60~1 .extended_lut = "off";
defparam \Mux60~1 .lut_mask = 64'h505F505F0303F3F3;
defparam \Mux60~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N1
dffeas \regs[8][0]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][0]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[8][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N15
cyclonev_lcell_comb \Mux60~2 (
// Equation(s):
// \Mux60~2_combout  = ( \regs[9][0]~q  & ( \IR[0]~DUPLICATE_q  & ( (!\IR[1]~DUPLICATE_q  & (\regs[8][0]~DUPLICATE_q )) # (\IR[1]~DUPLICATE_q  & ((\regs[10][0]~q ))) ) ) ) # ( !\regs[9][0]~q  & ( \IR[0]~DUPLICATE_q  & ( (!\IR[1]~DUPLICATE_q  & 
// (\regs[8][0]~DUPLICATE_q )) # (\IR[1]~DUPLICATE_q  & ((\regs[10][0]~q ))) ) ) ) # ( \regs[9][0]~q  & ( !\IR[0]~DUPLICATE_q  & ( (!\IR[1]~DUPLICATE_q ) # (\regs[11][0]~q ) ) ) ) # ( !\regs[9][0]~q  & ( !\IR[0]~DUPLICATE_q  & ( (\IR[1]~DUPLICATE_q  & 
// \regs[11][0]~q ) ) ) )

	.dataa(!\IR[1]~DUPLICATE_q ),
	.datab(!\regs[8][0]~DUPLICATE_q ),
	.datac(!\regs[10][0]~q ),
	.datad(!\regs[11][0]~q ),
	.datae(!\regs[9][0]~q ),
	.dataf(!\IR[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux60~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux60~2 .extended_lut = "off";
defparam \Mux60~2 .lut_mask = 64'h0055AAFF27272727;
defparam \Mux60~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N39
cyclonev_lcell_comb \Mux60~4 (
// Equation(s):
// \Mux60~4_combout  = ( \Mux60~1_combout  & ( \Mux60~2_combout  & ( (!IR[3] & (((IR[2]) # (\Mux60~3_combout )))) # (IR[3] & (((!IR[2])) # (\Mux60~0_combout ))) ) ) ) # ( !\Mux60~1_combout  & ( \Mux60~2_combout  & ( (!IR[3] & (((IR[2]) # (\Mux60~3_combout 
// )))) # (IR[3] & (\Mux60~0_combout  & ((IR[2])))) ) ) ) # ( \Mux60~1_combout  & ( !\Mux60~2_combout  & ( (!IR[3] & (((\Mux60~3_combout  & !IR[2])))) # (IR[3] & (((!IR[2])) # (\Mux60~0_combout ))) ) ) ) # ( !\Mux60~1_combout  & ( !\Mux60~2_combout  & ( 
// (!IR[3] & (((\Mux60~3_combout  & !IR[2])))) # (IR[3] & (\Mux60~0_combout  & ((IR[2])))) ) ) )

	.dataa(!IR[3]),
	.datab(!\Mux60~0_combout ),
	.datac(!\Mux60~3_combout ),
	.datad(!IR[2]),
	.datae(!\Mux60~1_combout ),
	.dataf(!\Mux60~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux60~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux60~4 .extended_lut = "off";
defparam \Mux60~4 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \Mux60~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y2_N14
dffeas \HEXout[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux60~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEXout[0]),
	.prn(vcc));
// synopsys translate_off
defparam \HEXout[0] .is_wysiwyg = "true";
defparam \HEXout[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y2_N36
cyclonev_lcell_comb \Hex0Out|OUT~0 (
// Equation(s):
// \Hex0Out|OUT~0_combout  = ( HEXout[3] & ( HEXout[0] & ( !HEXout[1] $ (!HEXout[2]) ) ) ) # ( !HEXout[3] & ( HEXout[0] & ( (!HEXout[1] & !HEXout[2]) ) ) ) # ( !HEXout[3] & ( !HEXout[0] & ( (!HEXout[1] & HEXout[2]) ) ) )

	.dataa(gnd),
	.datab(!HEXout[1]),
	.datac(!HEXout[2]),
	.datad(gnd),
	.datae(!HEXout[3]),
	.dataf(!HEXout[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex0Out|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex0Out|OUT~0 .extended_lut = "off";
defparam \Hex0Out|OUT~0 .lut_mask = 64'h0C0C0000C0C03C3C;
defparam \Hex0Out|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y2_N18
cyclonev_lcell_comb \Hex0Out|OUT~1 (
// Equation(s):
// \Hex0Out|OUT~1_combout  = ( HEXout[0] & ( (!HEXout[1] & (HEXout[2] & !HEXout[3])) # (HEXout[1] & ((HEXout[3]))) ) ) # ( !HEXout[0] & ( (HEXout[2] & ((HEXout[3]) # (HEXout[1]))) ) )

	.dataa(gnd),
	.datab(!HEXout[1]),
	.datac(!HEXout[2]),
	.datad(!HEXout[3]),
	.datae(gnd),
	.dataf(!HEXout[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex0Out|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex0Out|OUT~1 .extended_lut = "off";
defparam \Hex0Out|OUT~1 .lut_mask = 64'h030F030F0C330C33;
defparam \Hex0Out|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y2_N48
cyclonev_lcell_comb \Hex0Out|OUT~2 (
// Equation(s):
// \Hex0Out|OUT~2_combout  = ( HEXout[3] & ( HEXout[0] & ( (HEXout[1] & HEXout[2]) ) ) ) # ( HEXout[3] & ( !HEXout[0] & ( HEXout[2] ) ) ) # ( !HEXout[3] & ( !HEXout[0] & ( (HEXout[1] & !HEXout[2]) ) ) )

	.dataa(gnd),
	.datab(!HEXout[1]),
	.datac(!HEXout[2]),
	.datad(gnd),
	.datae(!HEXout[3]),
	.dataf(!HEXout[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex0Out|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex0Out|OUT~2 .extended_lut = "off";
defparam \Hex0Out|OUT~2 .lut_mask = 64'h30300F0F00000303;
defparam \Hex0Out|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y2_N6
cyclonev_lcell_comb \Hex0Out|OUT~3 (
// Equation(s):
// \Hex0Out|OUT~3_combout  = ( HEXout[3] & ( HEXout[0] & ( (HEXout[1] & HEXout[2]) ) ) ) # ( !HEXout[3] & ( HEXout[0] & ( !HEXout[1] $ (HEXout[2]) ) ) ) # ( HEXout[3] & ( !HEXout[0] & ( (HEXout[1] & !HEXout[2]) ) ) ) # ( !HEXout[3] & ( !HEXout[0] & ( 
// (!HEXout[1] & HEXout[2]) ) ) )

	.dataa(gnd),
	.datab(!HEXout[1]),
	.datac(!HEXout[2]),
	.datad(gnd),
	.datae(!HEXout[3]),
	.dataf(!HEXout[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex0Out|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex0Out|OUT~3 .extended_lut = "off";
defparam \Hex0Out|OUT~3 .lut_mask = 64'h0C0C3030C3C30303;
defparam \Hex0Out|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y2_N21
cyclonev_lcell_comb \Hex0Out|OUT~4 (
// Equation(s):
// \Hex0Out|OUT~4_combout  = ( HEXout[2] & ( (!HEXout[3] & ((!HEXout[1]) # (HEXout[0]))) ) ) # ( !HEXout[2] & ( (HEXout[0] & ((!HEXout[1]) # (!HEXout[3]))) ) )

	.dataa(gnd),
	.datab(!HEXout[1]),
	.datac(!HEXout[0]),
	.datad(!HEXout[3]),
	.datae(gnd),
	.dataf(!HEXout[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex0Out|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex0Out|OUT~4 .extended_lut = "off";
defparam \Hex0Out|OUT~4 .lut_mask = 64'h0F0C0F0CCF00CF00;
defparam \Hex0Out|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y2_N0
cyclonev_lcell_comb \Hex0Out|OUT~5 (
// Equation(s):
// \Hex0Out|OUT~5_combout  = ( HEXout[3] & ( HEXout[0] & ( (!HEXout[1] & HEXout[2]) ) ) ) # ( !HEXout[3] & ( HEXout[0] & ( (!HEXout[2]) # (HEXout[1]) ) ) ) # ( !HEXout[3] & ( !HEXout[0] & ( (HEXout[1] & !HEXout[2]) ) ) )

	.dataa(gnd),
	.datab(!HEXout[1]),
	.datac(!HEXout[2]),
	.datad(gnd),
	.datae(!HEXout[3]),
	.dataf(!HEXout[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex0Out|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex0Out|OUT~5 .extended_lut = "off";
defparam \Hex0Out|OUT~5 .lut_mask = 64'h30300000F3F30C0C;
defparam \Hex0Out|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y2_N42
cyclonev_lcell_comb \Hex0Out|OUT~6 (
// Equation(s):
// \Hex0Out|OUT~6_combout  = ( HEXout[3] & ( HEXout[0] ) ) # ( !HEXout[3] & ( HEXout[0] & ( !HEXout[1] $ (!HEXout[2]) ) ) ) # ( HEXout[3] & ( !HEXout[0] & ( (!HEXout[2]) # (HEXout[1]) ) ) ) # ( !HEXout[3] & ( !HEXout[0] & ( (HEXout[2]) # (HEXout[1]) ) ) )

	.dataa(gnd),
	.datab(!HEXout[1]),
	.datac(!HEXout[2]),
	.datad(gnd),
	.datae(!HEXout[3]),
	.dataf(!HEXout[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex0Out|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex0Out|OUT~6 .extended_lut = "off";
defparam \Hex0Out|OUT~6 .lut_mask = 64'h3F3FF3F33C3CFFFF;
defparam \Hex0Out|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N36
cyclonev_lcell_comb \Mux56~1 (
// Equation(s):
// \Mux56~1_combout  = ( \regs[4][4]~q  & ( \IR[0]~DUPLICATE_q  & ( (!IR[1]) # (\regs[6][4]~q ) ) ) ) # ( !\regs[4][4]~q  & ( \IR[0]~DUPLICATE_q  & ( (IR[1] & \regs[6][4]~q ) ) ) ) # ( \regs[4][4]~q  & ( !\IR[0]~DUPLICATE_q  & ( (!IR[1] & ((\regs[5][4]~q ))) 
// # (IR[1] & (\regs[7][4]~q )) ) ) ) # ( !\regs[4][4]~q  & ( !\IR[0]~DUPLICATE_q  & ( (!IR[1] & ((\regs[5][4]~q ))) # (IR[1] & (\regs[7][4]~q )) ) ) )

	.dataa(!\regs[7][4]~q ),
	.datab(!\regs[5][4]~q ),
	.datac(!IR[1]),
	.datad(!\regs[6][4]~q ),
	.datae(!\regs[4][4]~q ),
	.dataf(!\IR[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux56~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux56~1 .extended_lut = "off";
defparam \Mux56~1 .lut_mask = 64'h35353535000FF0FF;
defparam \Mux56~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N51
cyclonev_lcell_comb \Mux56~0 (
// Equation(s):
// \Mux56~0_combout  = ( \regs[0][4]~q  & ( \regs[1][4]~q  & ( (!IR[1]) # ((!\IR[0]~DUPLICATE_q  & (\regs[3][4]~q )) # (\IR[0]~DUPLICATE_q  & ((\regs[2][4]~q )))) ) ) ) # ( !\regs[0][4]~q  & ( \regs[1][4]~q  & ( (!\IR[0]~DUPLICATE_q  & (((!IR[1])) # 
// (\regs[3][4]~q ))) # (\IR[0]~DUPLICATE_q  & (((\regs[2][4]~q  & IR[1])))) ) ) ) # ( \regs[0][4]~q  & ( !\regs[1][4]~q  & ( (!\IR[0]~DUPLICATE_q  & (\regs[3][4]~q  & ((IR[1])))) # (\IR[0]~DUPLICATE_q  & (((!IR[1]) # (\regs[2][4]~q )))) ) ) ) # ( 
// !\regs[0][4]~q  & ( !\regs[1][4]~q  & ( (IR[1] & ((!\IR[0]~DUPLICATE_q  & (\regs[3][4]~q )) # (\IR[0]~DUPLICATE_q  & ((\regs[2][4]~q ))))) ) ) )

	.dataa(!\regs[3][4]~q ),
	.datab(!\regs[2][4]~q ),
	.datac(!\IR[0]~DUPLICATE_q ),
	.datad(!IR[1]),
	.datae(!\regs[0][4]~q ),
	.dataf(!\regs[1][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux56~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux56~0 .extended_lut = "off";
defparam \Mux56~0 .lut_mask = 64'h00530F53F053FF53;
defparam \Mux56~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N6
cyclonev_lcell_comb \Mux56~3 (
// Equation(s):
// \Mux56~3_combout  = ( \regs[14][4]~q  & ( \regs[12][4]~q  & ( ((!\IR[1]~DUPLICATE_q  & (\regs[13][4]~q )) # (\IR[1]~DUPLICATE_q  & ((\regs[15][4]~q )))) # (IR[0]) ) ) ) # ( !\regs[14][4]~q  & ( \regs[12][4]~q  & ( (!IR[0] & ((!\IR[1]~DUPLICATE_q  & 
// (\regs[13][4]~q )) # (\IR[1]~DUPLICATE_q  & ((\regs[15][4]~q ))))) # (IR[0] & (((!\IR[1]~DUPLICATE_q )))) ) ) ) # ( \regs[14][4]~q  & ( !\regs[12][4]~q  & ( (!IR[0] & ((!\IR[1]~DUPLICATE_q  & (\regs[13][4]~q )) # (\IR[1]~DUPLICATE_q  & ((\regs[15][4]~q 
// ))))) # (IR[0] & (((\IR[1]~DUPLICATE_q )))) ) ) ) # ( !\regs[14][4]~q  & ( !\regs[12][4]~q  & ( (!IR[0] & ((!\IR[1]~DUPLICATE_q  & (\regs[13][4]~q )) # (\IR[1]~DUPLICATE_q  & ((\regs[15][4]~q ))))) ) ) )

	.dataa(!\regs[13][4]~q ),
	.datab(!\regs[15][4]~q ),
	.datac(!IR[0]),
	.datad(!\IR[1]~DUPLICATE_q ),
	.datae(!\regs[14][4]~q ),
	.dataf(!\regs[12][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux56~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux56~3 .extended_lut = "off";
defparam \Mux56~3 .lut_mask = 64'h5030503F5F305F3F;
defparam \Mux56~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N36
cyclonev_lcell_comb \Mux56~2 (
// Equation(s):
// \Mux56~2_combout  = ( \IR[1]~DUPLICATE_q  & ( \regs[11][4]~q  & ( (!\IR[0]~DUPLICATE_q ) # (\regs[10][4]~q ) ) ) ) # ( !\IR[1]~DUPLICATE_q  & ( \regs[11][4]~q  & ( (!\IR[0]~DUPLICATE_q  & (\regs[9][4]~q )) # (\IR[0]~DUPLICATE_q  & ((\regs[8][4]~q ))) ) ) 
// ) # ( \IR[1]~DUPLICATE_q  & ( !\regs[11][4]~q  & ( (\IR[0]~DUPLICATE_q  & \regs[10][4]~q ) ) ) ) # ( !\IR[1]~DUPLICATE_q  & ( !\regs[11][4]~q  & ( (!\IR[0]~DUPLICATE_q  & (\regs[9][4]~q )) # (\IR[0]~DUPLICATE_q  & ((\regs[8][4]~q ))) ) ) )

	.dataa(!\regs[9][4]~q ),
	.datab(!\IR[0]~DUPLICATE_q ),
	.datac(!\regs[8][4]~q ),
	.datad(!\regs[10][4]~q ),
	.datae(!\IR[1]~DUPLICATE_q ),
	.dataf(!\regs[11][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux56~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux56~2 .extended_lut = "off";
defparam \Mux56~2 .lut_mask = 64'h474700334747CCFF;
defparam \Mux56~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N45
cyclonev_lcell_comb \Mux56~4 (
// Equation(s):
// \Mux56~4_combout  = ( \IR[3]~DUPLICATE_q  & ( \Mux56~2_combout  & ( (!IR[2] & (\Mux56~1_combout )) # (IR[2] & ((\Mux56~0_combout ))) ) ) ) # ( !\IR[3]~DUPLICATE_q  & ( \Mux56~2_combout  & ( (IR[2]) # (\Mux56~3_combout ) ) ) ) # ( \IR[3]~DUPLICATE_q  & ( 
// !\Mux56~2_combout  & ( (!IR[2] & (\Mux56~1_combout )) # (IR[2] & ((\Mux56~0_combout ))) ) ) ) # ( !\IR[3]~DUPLICATE_q  & ( !\Mux56~2_combout  & ( (\Mux56~3_combout  & !IR[2]) ) ) )

	.dataa(!\Mux56~1_combout ),
	.datab(!\Mux56~0_combout ),
	.datac(!\Mux56~3_combout ),
	.datad(!IR[2]),
	.datae(!\IR[3]~DUPLICATE_q ),
	.dataf(!\Mux56~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux56~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux56~4 .extended_lut = "off";
defparam \Mux56~4 .lut_mask = 64'h0F0055330FFF5533;
defparam \Mux56~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N12
cyclonev_lcell_comb \HEXout[4]~feeder (
// Equation(s):
// \HEXout[4]~feeder_combout  = ( \Mux56~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux56~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEXout[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEXout[4]~feeder .extended_lut = "off";
defparam \HEXout[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \HEXout[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N14
dffeas \HEXout[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HEXout[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEXout[4]),
	.prn(vcc));
// synopsys translate_off
defparam \HEXout[4] .is_wysiwyg = "true";
defparam \HEXout[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N18
cyclonev_lcell_comb \Mux53~1 (
// Equation(s):
// \Mux53~1_combout  = ( \regs[1][7]~q  & ( IR[2] & ( (\regs[9][7]~q ) # (IR[3]) ) ) ) # ( !\regs[1][7]~q  & ( IR[2] & ( (!IR[3] & \regs[9][7]~q ) ) ) ) # ( \regs[1][7]~q  & ( !IR[2] & ( (!IR[3] & ((\regs[13][7]~q ))) # (IR[3] & (\regs[5][7]~q )) ) ) ) # ( 
// !\regs[1][7]~q  & ( !IR[2] & ( (!IR[3] & ((\regs[13][7]~q ))) # (IR[3] & (\regs[5][7]~q )) ) ) )

	.dataa(!IR[3]),
	.datab(!\regs[5][7]~q ),
	.datac(!\regs[13][7]~q ),
	.datad(!\regs[9][7]~q ),
	.datae(!\regs[1][7]~q ),
	.dataf(!IR[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux53~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux53~1 .extended_lut = "off";
defparam \Mux53~1 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \Mux53~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N54
cyclonev_lcell_comb \Mux53~0 (
// Equation(s):
// \Mux53~0_combout  = ( \regs[0][7]~q  & ( IR[2] & ( (IR[3]) # (\regs[8][7]~q ) ) ) ) # ( !\regs[0][7]~q  & ( IR[2] & ( (\regs[8][7]~q  & !IR[3]) ) ) ) # ( \regs[0][7]~q  & ( !IR[2] & ( (!IR[3] & (\regs[12][7]~q )) # (IR[3] & ((\regs[4][7]~q ))) ) ) ) # ( 
// !\regs[0][7]~q  & ( !IR[2] & ( (!IR[3] & (\regs[12][7]~q )) # (IR[3] & ((\regs[4][7]~q ))) ) ) )

	.dataa(!\regs[8][7]~q ),
	.datab(!\regs[12][7]~q ),
	.datac(!\regs[4][7]~q ),
	.datad(!IR[3]),
	.datae(!\regs[0][7]~q ),
	.dataf(!IR[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux53~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux53~0 .extended_lut = "off";
defparam \Mux53~0 .lut_mask = 64'h330F330F550055FF;
defparam \Mux53~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N30
cyclonev_lcell_comb \Mux53~2 (
// Equation(s):
// \Mux53~2_combout  = ( \regs[10][7]~q  & ( \IR[3]~DUPLICATE_q  & ( (!IR[2] & ((\regs[6][7]~q ))) # (IR[2] & (\regs[2][7]~q )) ) ) ) # ( !\regs[10][7]~q  & ( \IR[3]~DUPLICATE_q  & ( (!IR[2] & ((\regs[6][7]~q ))) # (IR[2] & (\regs[2][7]~q )) ) ) ) # ( 
// \regs[10][7]~q  & ( !\IR[3]~DUPLICATE_q  & ( (\regs[14][7]~q ) # (IR[2]) ) ) ) # ( !\regs[10][7]~q  & ( !\IR[3]~DUPLICATE_q  & ( (!IR[2] & \regs[14][7]~q ) ) ) )

	.dataa(!\regs[2][7]~q ),
	.datab(!IR[2]),
	.datac(!\regs[6][7]~q ),
	.datad(!\regs[14][7]~q ),
	.datae(!\regs[10][7]~q ),
	.dataf(!\IR[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux53~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux53~2 .extended_lut = "off";
defparam \Mux53~2 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \Mux53~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N0
cyclonev_lcell_comb \Mux53~3 (
// Equation(s):
// \Mux53~3_combout  = ( \regs[11][7]~q  & ( \regs[7][7]~q  & ( (!IR[3] & (((IR[2]) # (\regs[15][7]~q )))) # (IR[3] & (((!IR[2])) # (\regs[3][7]~q ))) ) ) ) # ( !\regs[11][7]~q  & ( \regs[7][7]~q  & ( (!IR[3] & (((\regs[15][7]~q  & !IR[2])))) # (IR[3] & 
// (((!IR[2])) # (\regs[3][7]~q ))) ) ) ) # ( \regs[11][7]~q  & ( !\regs[7][7]~q  & ( (!IR[3] & (((IR[2]) # (\regs[15][7]~q )))) # (IR[3] & (\regs[3][7]~q  & ((IR[2])))) ) ) ) # ( !\regs[11][7]~q  & ( !\regs[7][7]~q  & ( (!IR[3] & (((\regs[15][7]~q  & 
// !IR[2])))) # (IR[3] & (\regs[3][7]~q  & ((IR[2])))) ) ) )

	.dataa(!IR[3]),
	.datab(!\regs[3][7]~q ),
	.datac(!\regs[15][7]~q ),
	.datad(!IR[2]),
	.datae(!\regs[11][7]~q ),
	.dataf(!\regs[7][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux53~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux53~3 .extended_lut = "off";
defparam \Mux53~3 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \Mux53~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N12
cyclonev_lcell_comb \Mux53~4 (
// Equation(s):
// \Mux53~4_combout  = ( \Mux53~2_combout  & ( \Mux53~3_combout  & ( ((!IR[0] & (\Mux53~1_combout )) # (IR[0] & ((\Mux53~0_combout )))) # (IR[1]) ) ) ) # ( !\Mux53~2_combout  & ( \Mux53~3_combout  & ( (!IR[0] & (((IR[1])) # (\Mux53~1_combout ))) # (IR[0] & 
// (((\Mux53~0_combout  & !IR[1])))) ) ) ) # ( \Mux53~2_combout  & ( !\Mux53~3_combout  & ( (!IR[0] & (\Mux53~1_combout  & ((!IR[1])))) # (IR[0] & (((IR[1]) # (\Mux53~0_combout )))) ) ) ) # ( !\Mux53~2_combout  & ( !\Mux53~3_combout  & ( (!IR[1] & ((!IR[0] & 
// (\Mux53~1_combout )) # (IR[0] & ((\Mux53~0_combout ))))) ) ) )

	.dataa(!\Mux53~1_combout ),
	.datab(!IR[0]),
	.datac(!\Mux53~0_combout ),
	.datad(!IR[1]),
	.datae(!\Mux53~2_combout ),
	.dataf(!\Mux53~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux53~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux53~4 .extended_lut = "off";
defparam \Mux53~4 .lut_mask = 64'h4700473347CC47FF;
defparam \Mux53~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N43
dffeas \HEXout[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux53~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEXout[7]),
	.prn(vcc));
// synopsys translate_off
defparam \HEXout[7] .is_wysiwyg = "true";
defparam \HEXout[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N12
cyclonev_lcell_comb \Mux54~0 (
// Equation(s):
// \Mux54~0_combout  = ( \regs[0][6]~q  & ( \regs[3][6]~q  & ( (!IR[1] & (((\IR[0]~DUPLICATE_q ) # (\regs[1][6]~q )))) # (IR[1] & (((!\IR[0]~DUPLICATE_q )) # (\regs[2][6]~q ))) ) ) ) # ( !\regs[0][6]~q  & ( \regs[3][6]~q  & ( (!IR[1] & (((\regs[1][6]~q  & 
// !\IR[0]~DUPLICATE_q )))) # (IR[1] & (((!\IR[0]~DUPLICATE_q )) # (\regs[2][6]~q ))) ) ) ) # ( \regs[0][6]~q  & ( !\regs[3][6]~q  & ( (!IR[1] & (((\IR[0]~DUPLICATE_q ) # (\regs[1][6]~q )))) # (IR[1] & (\regs[2][6]~q  & ((\IR[0]~DUPLICATE_q )))) ) ) ) # ( 
// !\regs[0][6]~q  & ( !\regs[3][6]~q  & ( (!IR[1] & (((\regs[1][6]~q  & !\IR[0]~DUPLICATE_q )))) # (IR[1] & (\regs[2][6]~q  & ((\IR[0]~DUPLICATE_q )))) ) ) )

	.dataa(!IR[1]),
	.datab(!\regs[2][6]~q ),
	.datac(!\regs[1][6]~q ),
	.datad(!\IR[0]~DUPLICATE_q ),
	.datae(!\regs[0][6]~q ),
	.dataf(!\regs[3][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux54~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux54~0 .extended_lut = "off";
defparam \Mux54~0 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \Mux54~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N6
cyclonev_lcell_comb \Mux54~3 (
// Equation(s):
// \Mux54~3_combout  = ( \regs[14][6]~q  & ( \IR[0]~DUPLICATE_q  & ( (IR[1]) # (\regs[12][6]~q ) ) ) ) # ( !\regs[14][6]~q  & ( \IR[0]~DUPLICATE_q  & ( (\regs[12][6]~q  & !IR[1]) ) ) ) # ( \regs[14][6]~q  & ( !\IR[0]~DUPLICATE_q  & ( (!IR[1] & 
// (\regs[13][6]~q )) # (IR[1] & ((\regs[15][6]~q ))) ) ) ) # ( !\regs[14][6]~q  & ( !\IR[0]~DUPLICATE_q  & ( (!IR[1] & (\regs[13][6]~q )) # (IR[1] & ((\regs[15][6]~q ))) ) ) )

	.dataa(!\regs[13][6]~q ),
	.datab(!\regs[12][6]~q ),
	.datac(!\regs[15][6]~q ),
	.datad(!IR[1]),
	.datae(!\regs[14][6]~q ),
	.dataf(!\IR[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux54~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux54~3 .extended_lut = "off";
defparam \Mux54~3 .lut_mask = 64'h550F550F330033FF;
defparam \Mux54~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N3
cyclonev_lcell_comb \Mux54~2 (
// Equation(s):
// \Mux54~2_combout  = ( \regs[10][6]~q  & ( \regs[8][6]~q  & ( ((!IR[1] & ((\regs[9][6]~q ))) # (IR[1] & (\regs[11][6]~q ))) # (\IR[0]~DUPLICATE_q ) ) ) ) # ( !\regs[10][6]~q  & ( \regs[8][6]~q  & ( (!\IR[0]~DUPLICATE_q  & ((!IR[1] & ((\regs[9][6]~q ))) # 
// (IR[1] & (\regs[11][6]~q )))) # (\IR[0]~DUPLICATE_q  & (((!IR[1])))) ) ) ) # ( \regs[10][6]~q  & ( !\regs[8][6]~q  & ( (!\IR[0]~DUPLICATE_q  & ((!IR[1] & ((\regs[9][6]~q ))) # (IR[1] & (\regs[11][6]~q )))) # (\IR[0]~DUPLICATE_q  & (((IR[1])))) ) ) ) # ( 
// !\regs[10][6]~q  & ( !\regs[8][6]~q  & ( (!\IR[0]~DUPLICATE_q  & ((!IR[1] & ((\regs[9][6]~q ))) # (IR[1] & (\regs[11][6]~q )))) ) ) )

	.dataa(!\IR[0]~DUPLICATE_q ),
	.datab(!\regs[11][6]~q ),
	.datac(!\regs[9][6]~q ),
	.datad(!IR[1]),
	.datae(!\regs[10][6]~q ),
	.dataf(!\regs[8][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux54~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux54~2 .extended_lut = "off";
defparam \Mux54~2 .lut_mask = 64'h0A220A775F225F77;
defparam \Mux54~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y17_N1
dffeas \regs[7][6]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[6]~71_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][6]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[7][6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N30
cyclonev_lcell_comb \Mux54~1 (
// Equation(s):
// \Mux54~1_combout  = ( \regs[5][6]~q  & ( \regs[6][6]~q  & ( (!\IR[1]~DUPLICATE_q  & ((!IR[0]) # ((\regs[4][6]~q )))) # (\IR[1]~DUPLICATE_q  & (((\regs[7][6]~DUPLICATE_q )) # (IR[0]))) ) ) ) # ( !\regs[5][6]~q  & ( \regs[6][6]~q  & ( (!\IR[1]~DUPLICATE_q  
// & (IR[0] & (\regs[4][6]~q ))) # (\IR[1]~DUPLICATE_q  & (((\regs[7][6]~DUPLICATE_q )) # (IR[0]))) ) ) ) # ( \regs[5][6]~q  & ( !\regs[6][6]~q  & ( (!\IR[1]~DUPLICATE_q  & ((!IR[0]) # ((\regs[4][6]~q )))) # (\IR[1]~DUPLICATE_q  & (!IR[0] & 
// ((\regs[7][6]~DUPLICATE_q )))) ) ) ) # ( !\regs[5][6]~q  & ( !\regs[6][6]~q  & ( (!\IR[1]~DUPLICATE_q  & (IR[0] & (\regs[4][6]~q ))) # (\IR[1]~DUPLICATE_q  & (!IR[0] & ((\regs[7][6]~DUPLICATE_q )))) ) ) )

	.dataa(!\IR[1]~DUPLICATE_q ),
	.datab(!IR[0]),
	.datac(!\regs[4][6]~q ),
	.datad(!\regs[7][6]~DUPLICATE_q ),
	.datae(!\regs[5][6]~q ),
	.dataf(!\regs[6][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux54~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux54~1 .extended_lut = "off";
defparam \Mux54~1 .lut_mask = 64'h02468ACE13579BDF;
defparam \Mux54~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N24
cyclonev_lcell_comb \Mux54~4 (
// Equation(s):
// \Mux54~4_combout  = ( IR[3] & ( \Mux54~1_combout  & ( (!IR[2]) # (\Mux54~0_combout ) ) ) ) # ( !IR[3] & ( \Mux54~1_combout  & ( (!IR[2] & (\Mux54~3_combout )) # (IR[2] & ((\Mux54~2_combout ))) ) ) ) # ( IR[3] & ( !\Mux54~1_combout  & ( (IR[2] & 
// \Mux54~0_combout ) ) ) ) # ( !IR[3] & ( !\Mux54~1_combout  & ( (!IR[2] & (\Mux54~3_combout )) # (IR[2] & ((\Mux54~2_combout ))) ) ) )

	.dataa(!IR[2]),
	.datab(!\Mux54~0_combout ),
	.datac(!\Mux54~3_combout ),
	.datad(!\Mux54~2_combout ),
	.datae(!IR[3]),
	.dataf(!\Mux54~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux54~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux54~4 .extended_lut = "off";
defparam \Mux54~4 .lut_mask = 64'h0A5F11110A5FBBBB;
defparam \Mux54~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N36
cyclonev_lcell_comb \HEXout[6]~feeder (
// Equation(s):
// \HEXout[6]~feeder_combout  = ( \Mux54~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux54~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEXout[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEXout[6]~feeder .extended_lut = "off";
defparam \HEXout[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \HEXout[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N38
dffeas \HEXout[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HEXout[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEXout[6]),
	.prn(vcc));
// synopsys translate_off
defparam \HEXout[6] .is_wysiwyg = "true";
defparam \HEXout[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N48
cyclonev_lcell_comb \Mux55~3 (
// Equation(s):
// \Mux55~3_combout  = ( \regs[11][5]~q  & ( IR[3] & ( (!IR[2] & ((\regs[7][5]~q ))) # (IR[2] & (\regs[3][5]~q )) ) ) ) # ( !\regs[11][5]~q  & ( IR[3] & ( (!IR[2] & ((\regs[7][5]~q ))) # (IR[2] & (\regs[3][5]~q )) ) ) ) # ( \regs[11][5]~q  & ( !IR[3] & ( 
// (\regs[15][5]~q ) # (IR[2]) ) ) ) # ( !\regs[11][5]~q  & ( !IR[3] & ( (!IR[2] & \regs[15][5]~q ) ) ) )

	.dataa(!\regs[3][5]~q ),
	.datab(!\regs[7][5]~q ),
	.datac(!IR[2]),
	.datad(!\regs[15][5]~q ),
	.datae(!\regs[11][5]~q ),
	.dataf(!IR[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux55~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux55~3 .extended_lut = "off";
defparam \Mux55~3 .lut_mask = 64'h00F00FFF35353535;
defparam \Mux55~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N15
cyclonev_lcell_comb \Mux55~0 (
// Equation(s):
// \Mux55~0_combout  = ( \regs[0][5]~q  & ( \regs[12][5]~q  & ( (!IR[2] & (((!IR[3]) # (\regs[4][5]~q )))) # (IR[2] & (((IR[3])) # (\regs[8][5]~q ))) ) ) ) # ( !\regs[0][5]~q  & ( \regs[12][5]~q  & ( (!IR[2] & (((!IR[3]) # (\regs[4][5]~q )))) # (IR[2] & 
// (\regs[8][5]~q  & ((!IR[3])))) ) ) ) # ( \regs[0][5]~q  & ( !\regs[12][5]~q  & ( (!IR[2] & (((\regs[4][5]~q  & IR[3])))) # (IR[2] & (((IR[3])) # (\regs[8][5]~q ))) ) ) ) # ( !\regs[0][5]~q  & ( !\regs[12][5]~q  & ( (!IR[2] & (((\regs[4][5]~q  & IR[3])))) 
// # (IR[2] & (\regs[8][5]~q  & ((!IR[3])))) ) ) )

	.dataa(!\regs[8][5]~q ),
	.datab(!IR[2]),
	.datac(!\regs[4][5]~q ),
	.datad(!IR[3]),
	.datae(!\regs[0][5]~q ),
	.dataf(!\regs[12][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux55~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux55~0 .extended_lut = "off";
defparam \Mux55~0 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \Mux55~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N0
cyclonev_lcell_comb \Mux55~2 (
// Equation(s):
// \Mux55~2_combout  = ( \regs[10][5]~q  & ( \regs[14][5]~q  & ( (!IR[3]) # ((!IR[2] & (\regs[6][5]~q )) # (IR[2] & ((\regs[2][5]~q )))) ) ) ) # ( !\regs[10][5]~q  & ( \regs[14][5]~q  & ( (!IR[2] & ((!IR[3]) # ((\regs[6][5]~q )))) # (IR[2] & (IR[3] & 
// ((\regs[2][5]~q )))) ) ) ) # ( \regs[10][5]~q  & ( !\regs[14][5]~q  & ( (!IR[2] & (IR[3] & (\regs[6][5]~q ))) # (IR[2] & ((!IR[3]) # ((\regs[2][5]~q )))) ) ) ) # ( !\regs[10][5]~q  & ( !\regs[14][5]~q  & ( (IR[3] & ((!IR[2] & (\regs[6][5]~q )) # (IR[2] & 
// ((\regs[2][5]~q ))))) ) ) )

	.dataa(!IR[2]),
	.datab(!IR[3]),
	.datac(!\regs[6][5]~q ),
	.datad(!\regs[2][5]~q ),
	.datae(!\regs[10][5]~q ),
	.dataf(!\regs[14][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux55~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux55~2 .extended_lut = "off";
defparam \Mux55~2 .lut_mask = 64'h021346578A9BCEDF;
defparam \Mux55~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N33
cyclonev_lcell_comb \Mux55~1 (
// Equation(s):
// \Mux55~1_combout  = ( \regs[1][5]~q  & ( \regs[13][5]~q  & ( (!IR[2] & (((!IR[3])) # (\regs[5][5]~q ))) # (IR[2] & (((\regs[9][5]~q ) # (IR[3])))) ) ) ) # ( !\regs[1][5]~q  & ( \regs[13][5]~q  & ( (!IR[2] & (((!IR[3])) # (\regs[5][5]~q ))) # (IR[2] & 
// (((!IR[3] & \regs[9][5]~q )))) ) ) ) # ( \regs[1][5]~q  & ( !\regs[13][5]~q  & ( (!IR[2] & (\regs[5][5]~q  & (IR[3]))) # (IR[2] & (((\regs[9][5]~q ) # (IR[3])))) ) ) ) # ( !\regs[1][5]~q  & ( !\regs[13][5]~q  & ( (!IR[2] & (\regs[5][5]~q  & (IR[3]))) # 
// (IR[2] & (((!IR[3] & \regs[9][5]~q )))) ) ) )

	.dataa(!\regs[5][5]~q ),
	.datab(!IR[2]),
	.datac(!IR[3]),
	.datad(!\regs[9][5]~q ),
	.datae(!\regs[1][5]~q ),
	.dataf(!\regs[13][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux55~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux55~1 .extended_lut = "off";
defparam \Mux55~1 .lut_mask = 64'h04340737C4F4C7F7;
defparam \Mux55~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N18
cyclonev_lcell_comb \Mux55~4 (
// Equation(s):
// \Mux55~4_combout  = ( \Mux55~2_combout  & ( \Mux55~1_combout  & ( (!IR[1] & (((!\IR[0]~DUPLICATE_q ) # (\Mux55~0_combout )))) # (IR[1] & (((\IR[0]~DUPLICATE_q )) # (\Mux55~3_combout ))) ) ) ) # ( !\Mux55~2_combout  & ( \Mux55~1_combout  & ( (!IR[1] & 
// (((!\IR[0]~DUPLICATE_q ) # (\Mux55~0_combout )))) # (IR[1] & (\Mux55~3_combout  & (!\IR[0]~DUPLICATE_q ))) ) ) ) # ( \Mux55~2_combout  & ( !\Mux55~1_combout  & ( (!IR[1] & (((\IR[0]~DUPLICATE_q  & \Mux55~0_combout )))) # (IR[1] & (((\IR[0]~DUPLICATE_q )) 
// # (\Mux55~3_combout ))) ) ) ) # ( !\Mux55~2_combout  & ( !\Mux55~1_combout  & ( (!IR[1] & (((\IR[0]~DUPLICATE_q  & \Mux55~0_combout )))) # (IR[1] & (\Mux55~3_combout  & (!\IR[0]~DUPLICATE_q ))) ) ) )

	.dataa(!IR[1]),
	.datab(!\Mux55~3_combout ),
	.datac(!\IR[0]~DUPLICATE_q ),
	.datad(!\Mux55~0_combout ),
	.datae(!\Mux55~2_combout ),
	.dataf(!\Mux55~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux55~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux55~4 .extended_lut = "off";
defparam \Mux55~4 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \Mux55~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N30
cyclonev_lcell_comb \HEXout[5]~feeder (
// Equation(s):
// \HEXout[5]~feeder_combout  = ( \Mux55~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux55~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEXout[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEXout[5]~feeder .extended_lut = "off";
defparam \HEXout[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \HEXout[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N32
dffeas \HEXout[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HEXout[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEXout[5]),
	.prn(vcc));
// synopsys translate_off
defparam \HEXout[5] .is_wysiwyg = "true";
defparam \HEXout[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N0
cyclonev_lcell_comb \Hex1Out|OUT~0 (
// Equation(s):
// \Hex1Out|OUT~0_combout  = ( !HEXout[6] & ( HEXout[5] & ( (HEXout[4] & HEXout[7]) ) ) ) # ( HEXout[6] & ( !HEXout[5] & ( !HEXout[4] $ (HEXout[7]) ) ) ) # ( !HEXout[6] & ( !HEXout[5] & ( (HEXout[4] & !HEXout[7]) ) ) )

	.dataa(gnd),
	.datab(!HEXout[4]),
	.datac(gnd),
	.datad(!HEXout[7]),
	.datae(!HEXout[6]),
	.dataf(!HEXout[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex1Out|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex1Out|OUT~0 .extended_lut = "off";
defparam \Hex1Out|OUT~0 .lut_mask = 64'h3300CC3300330000;
defparam \Hex1Out|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N6
cyclonev_lcell_comb \Hex1Out|OUT~1 (
// Equation(s):
// \Hex1Out|OUT~1_combout  = ( HEXout[7] & ( HEXout[5] & ( (HEXout[6]) # (HEXout[4]) ) ) ) # ( !HEXout[7] & ( HEXout[5] & ( (!HEXout[4] & HEXout[6]) ) ) ) # ( HEXout[7] & ( !HEXout[5] & ( (!HEXout[4] & HEXout[6]) ) ) ) # ( !HEXout[7] & ( !HEXout[5] & ( 
// (HEXout[4] & HEXout[6]) ) ) )

	.dataa(gnd),
	.datab(!HEXout[4]),
	.datac(!HEXout[6]),
	.datad(gnd),
	.datae(!HEXout[7]),
	.dataf(!HEXout[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex1Out|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex1Out|OUT~1 .extended_lut = "off";
defparam \Hex1Out|OUT~1 .lut_mask = 64'h03030C0C0C0C3F3F;
defparam \Hex1Out|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N48
cyclonev_lcell_comb \Hex1Out|OUT~2 (
// Equation(s):
// \Hex1Out|OUT~2_combout  = ( HEXout[6] & ( HEXout[5] & ( HEXout[7] ) ) ) # ( !HEXout[6] & ( HEXout[5] & ( (!HEXout[4] & !HEXout[7]) ) ) ) # ( HEXout[6] & ( !HEXout[5] & ( (!HEXout[4] & HEXout[7]) ) ) )

	.dataa(gnd),
	.datab(!HEXout[4]),
	.datac(gnd),
	.datad(!HEXout[7]),
	.datae(!HEXout[6]),
	.dataf(!HEXout[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex1Out|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex1Out|OUT~2 .extended_lut = "off";
defparam \Hex1Out|OUT~2 .lut_mask = 64'h000000CCCC0000FF;
defparam \Hex1Out|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N54
cyclonev_lcell_comb \Hex1Out|OUT~3 (
// Equation(s):
// \Hex1Out|OUT~3_combout  = ( HEXout[5] & ( (!HEXout[6] & (!HEXout[4] & HEXout[7])) # (HEXout[6] & (HEXout[4])) ) ) # ( !HEXout[5] & ( (!HEXout[7] & (!HEXout[6] $ (!HEXout[4]))) ) )

	.dataa(!HEXout[6]),
	.datab(!HEXout[4]),
	.datac(gnd),
	.datad(!HEXout[7]),
	.datae(gnd),
	.dataf(!HEXout[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex1Out|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex1Out|OUT~3 .extended_lut = "off";
defparam \Hex1Out|OUT~3 .lut_mask = 64'h6600660011991199;
defparam \Hex1Out|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N24
cyclonev_lcell_comb \Hex1Out|OUT~4 (
// Equation(s):
// \Hex1Out|OUT~4_combout  = ( HEXout[6] & ( HEXout[5] & ( (!HEXout[7] & HEXout[4]) ) ) ) # ( !HEXout[6] & ( HEXout[5] & ( (!HEXout[7] & HEXout[4]) ) ) ) # ( HEXout[6] & ( !HEXout[5] & ( !HEXout[7] ) ) ) # ( !HEXout[6] & ( !HEXout[5] & ( HEXout[4] ) ) )

	.dataa(gnd),
	.datab(!HEXout[7]),
	.datac(gnd),
	.datad(!HEXout[4]),
	.datae(!HEXout[6]),
	.dataf(!HEXout[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex1Out|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex1Out|OUT~4 .extended_lut = "off";
defparam \Hex1Out|OUT~4 .lut_mask = 64'h00FFCCCC00CC00CC;
defparam \Hex1Out|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N18
cyclonev_lcell_comb \Hex1Out|OUT~5 (
// Equation(s):
// \Hex1Out|OUT~5_combout  = ( HEXout[6] & ( HEXout[5] & ( (HEXout[4] & !HEXout[7]) ) ) ) # ( !HEXout[6] & ( HEXout[5] & ( !HEXout[7] ) ) ) # ( HEXout[6] & ( !HEXout[5] & ( (HEXout[4] & HEXout[7]) ) ) ) # ( !HEXout[6] & ( !HEXout[5] & ( (HEXout[4] & 
// !HEXout[7]) ) ) )

	.dataa(gnd),
	.datab(!HEXout[4]),
	.datac(gnd),
	.datad(!HEXout[7]),
	.datae(!HEXout[6]),
	.dataf(!HEXout[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex1Out|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex1Out|OUT~5 .extended_lut = "off";
defparam \Hex1Out|OUT~5 .lut_mask = 64'h33000033FF003300;
defparam \Hex1Out|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N57
cyclonev_lcell_comb \Hex1Out|OUT~6 (
// Equation(s):
// \Hex1Out|OUT~6_combout  = ( HEXout[4] & ( (!HEXout[6] $ (!HEXout[5])) # (HEXout[7]) ) ) # ( !HEXout[4] & ( (!HEXout[6] $ (!HEXout[7])) # (HEXout[5]) ) )

	.dataa(!HEXout[6]),
	.datab(gnd),
	.datac(!HEXout[5]),
	.datad(!HEXout[7]),
	.datae(gnd),
	.dataf(!HEXout[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex1Out|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex1Out|OUT~6 .extended_lut = "off";
defparam \Hex1Out|OUT~6 .lut_mask = 64'h5FAF5FAF5AFF5AFF;
defparam \Hex1Out|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N15
cyclonev_lcell_comb \Mux49~0 (
// Equation(s):
// \Mux49~0_combout  = ( \regs[0][11]~q  & ( \regs[4][11]~q  & ( ((!IR[2] & (\regs[12][11]~q )) # (IR[2] & ((\regs[8][11]~q )))) # (IR[3]) ) ) ) # ( !\regs[0][11]~q  & ( \regs[4][11]~q  & ( (!IR[2] & (((IR[3])) # (\regs[12][11]~q ))) # (IR[2] & (((!IR[3] & 
// \regs[8][11]~q )))) ) ) ) # ( \regs[0][11]~q  & ( !\regs[4][11]~q  & ( (!IR[2] & (\regs[12][11]~q  & (!IR[3]))) # (IR[2] & (((\regs[8][11]~q ) # (IR[3])))) ) ) ) # ( !\regs[0][11]~q  & ( !\regs[4][11]~q  & ( (!IR[3] & ((!IR[2] & (\regs[12][11]~q )) # 
// (IR[2] & ((\regs[8][11]~q ))))) ) ) )

	.dataa(!IR[2]),
	.datab(!\regs[12][11]~q ),
	.datac(!IR[3]),
	.datad(!\regs[8][11]~q ),
	.datae(!\regs[0][11]~q ),
	.dataf(!\regs[4][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux49~0 .extended_lut = "off";
defparam \Mux49~0 .lut_mask = 64'h207025752A7A2F7F;
defparam \Mux49~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N54
cyclonev_lcell_comb \Mux49~3 (
// Equation(s):
// \Mux49~3_combout  = ( \regs[11][11]~q  & ( \IR[3]~DUPLICATE_q  & ( (!IR[2] & (\regs[7][11]~q )) # (IR[2] & ((\regs[3][11]~q ))) ) ) ) # ( !\regs[11][11]~q  & ( \IR[3]~DUPLICATE_q  & ( (!IR[2] & (\regs[7][11]~q )) # (IR[2] & ((\regs[3][11]~q ))) ) ) ) # ( 
// \regs[11][11]~q  & ( !\IR[3]~DUPLICATE_q  & ( (\regs[15][11]~q ) # (IR[2]) ) ) ) # ( !\regs[11][11]~q  & ( !\IR[3]~DUPLICATE_q  & ( (!IR[2] & \regs[15][11]~q ) ) ) )

	.dataa(!\regs[7][11]~q ),
	.datab(!\regs[3][11]~q ),
	.datac(!IR[2]),
	.datad(!\regs[15][11]~q ),
	.datae(!\regs[11][11]~q ),
	.dataf(!\IR[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux49~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux49~3 .extended_lut = "off";
defparam \Mux49~3 .lut_mask = 64'h00F00FFF53535353;
defparam \Mux49~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N3
cyclonev_lcell_comb \Mux49~1 (
// Equation(s):
// \Mux49~1_combout  = ( \regs[1][11]~q  & ( IR[2] & ( (\regs[9][11]~q ) # (IR[3]) ) ) ) # ( !\regs[1][11]~q  & ( IR[2] & ( (!IR[3] & \regs[9][11]~q ) ) ) ) # ( \regs[1][11]~q  & ( !IR[2] & ( (!IR[3] & (\regs[13][11]~q )) # (IR[3] & ((\regs[5][11]~q ))) ) ) 
// ) # ( !\regs[1][11]~q  & ( !IR[2] & ( (!IR[3] & (\regs[13][11]~q )) # (IR[3] & ((\regs[5][11]~q ))) ) ) )

	.dataa(!IR[3]),
	.datab(!\regs[9][11]~q ),
	.datac(!\regs[13][11]~q ),
	.datad(!\regs[5][11]~q ),
	.datae(!\regs[1][11]~q ),
	.dataf(!IR[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux49~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux49~1 .extended_lut = "off";
defparam \Mux49~1 .lut_mask = 64'h0A5F0A5F22227777;
defparam \Mux49~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N12
cyclonev_lcell_comb \Mux49~2 (
// Equation(s):
// \Mux49~2_combout  = ( \regs[10][11]~q  & ( \IR[3]~DUPLICATE_q  & ( (!IR[2] & ((\regs[6][11]~q ))) # (IR[2] & (\regs[2][11]~q )) ) ) ) # ( !\regs[10][11]~q  & ( \IR[3]~DUPLICATE_q  & ( (!IR[2] & ((\regs[6][11]~q ))) # (IR[2] & (\regs[2][11]~q )) ) ) ) # ( 
// \regs[10][11]~q  & ( !\IR[3]~DUPLICATE_q  & ( (\regs[14][11]~q ) # (IR[2]) ) ) ) # ( !\regs[10][11]~q  & ( !\IR[3]~DUPLICATE_q  & ( (!IR[2] & \regs[14][11]~q ) ) ) )

	.dataa(!IR[2]),
	.datab(!\regs[14][11]~q ),
	.datac(!\regs[2][11]~q ),
	.datad(!\regs[6][11]~q ),
	.datae(!\regs[10][11]~q ),
	.dataf(!\IR[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux49~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux49~2 .extended_lut = "off";
defparam \Mux49~2 .lut_mask = 64'h2222777705AF05AF;
defparam \Mux49~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N24
cyclonev_lcell_comb \Mux49~4 (
// Equation(s):
// \Mux49~4_combout  = ( \Mux49~1_combout  & ( \Mux49~2_combout  & ( (!\IR[0]~DUPLICATE_q  & ((!\IR[1]~DUPLICATE_q ) # ((\Mux49~3_combout )))) # (\IR[0]~DUPLICATE_q  & (((\Mux49~0_combout )) # (\IR[1]~DUPLICATE_q ))) ) ) ) # ( !\Mux49~1_combout  & ( 
// \Mux49~2_combout  & ( (!\IR[0]~DUPLICATE_q  & (\IR[1]~DUPLICATE_q  & ((\Mux49~3_combout )))) # (\IR[0]~DUPLICATE_q  & (((\Mux49~0_combout )) # (\IR[1]~DUPLICATE_q ))) ) ) ) # ( \Mux49~1_combout  & ( !\Mux49~2_combout  & ( (!\IR[0]~DUPLICATE_q  & 
// ((!\IR[1]~DUPLICATE_q ) # ((\Mux49~3_combout )))) # (\IR[0]~DUPLICATE_q  & (!\IR[1]~DUPLICATE_q  & (\Mux49~0_combout ))) ) ) ) # ( !\Mux49~1_combout  & ( !\Mux49~2_combout  & ( (!\IR[0]~DUPLICATE_q  & (\IR[1]~DUPLICATE_q  & ((\Mux49~3_combout )))) # 
// (\IR[0]~DUPLICATE_q  & (!\IR[1]~DUPLICATE_q  & (\Mux49~0_combout ))) ) ) )

	.dataa(!\IR[0]~DUPLICATE_q ),
	.datab(!\IR[1]~DUPLICATE_q ),
	.datac(!\Mux49~0_combout ),
	.datad(!\Mux49~3_combout ),
	.datae(!\Mux49~1_combout ),
	.dataf(!\Mux49~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux49~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux49~4 .extended_lut = "off";
defparam \Mux49~4 .lut_mask = 64'h04268CAE15379DBF;
defparam \Mux49~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y13_N20
dffeas \HEXout[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux49~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEXout[11]),
	.prn(vcc));
// synopsys translate_off
defparam \HEXout[11] .is_wysiwyg = "true";
defparam \HEXout[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N18
cyclonev_lcell_comb \Mux51~2 (
// Equation(s):
// \Mux51~2_combout  = ( \regs[10][9]~q  & ( \regs[14][9]~q  & ( (!\IR[3]~DUPLICATE_q ) # ((!IR[2] & (\regs[6][9]~q )) # (IR[2] & ((\regs[2][9]~q )))) ) ) ) # ( !\regs[10][9]~q  & ( \regs[14][9]~q  & ( (!IR[2] & (((!\IR[3]~DUPLICATE_q )) # (\regs[6][9]~q ))) 
// # (IR[2] & (((\regs[2][9]~q  & \IR[3]~DUPLICATE_q )))) ) ) ) # ( \regs[10][9]~q  & ( !\regs[14][9]~q  & ( (!IR[2] & (\regs[6][9]~q  & ((\IR[3]~DUPLICATE_q )))) # (IR[2] & (((!\IR[3]~DUPLICATE_q ) # (\regs[2][9]~q )))) ) ) ) # ( !\regs[10][9]~q  & ( 
// !\regs[14][9]~q  & ( (\IR[3]~DUPLICATE_q  & ((!IR[2] & (\regs[6][9]~q )) # (IR[2] & ((\regs[2][9]~q ))))) ) ) )

	.dataa(!IR[2]),
	.datab(!\regs[6][9]~q ),
	.datac(!\regs[2][9]~q ),
	.datad(!\IR[3]~DUPLICATE_q ),
	.datae(!\regs[10][9]~q ),
	.dataf(!\regs[14][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux51~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux51~2 .extended_lut = "off";
defparam \Mux51~2 .lut_mask = 64'h00275527AA27FF27;
defparam \Mux51~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N54
cyclonev_lcell_comb \Mux51~1 (
// Equation(s):
// \Mux51~1_combout  = ( \regs[1][9]~q  & ( \regs[9][9]~q  & ( ((!IR[3] & ((\regs[13][9]~q ))) # (IR[3] & (\regs[5][9]~q ))) # (IR[2]) ) ) ) # ( !\regs[1][9]~q  & ( \regs[9][9]~q  & ( (!IR[3] & (((IR[2]) # (\regs[13][9]~q )))) # (IR[3] & (\regs[5][9]~q  & 
// ((!IR[2])))) ) ) ) # ( \regs[1][9]~q  & ( !\regs[9][9]~q  & ( (!IR[3] & (((\regs[13][9]~q  & !IR[2])))) # (IR[3] & (((IR[2])) # (\regs[5][9]~q ))) ) ) ) # ( !\regs[1][9]~q  & ( !\regs[9][9]~q  & ( (!IR[2] & ((!IR[3] & ((\regs[13][9]~q ))) # (IR[3] & 
// (\regs[5][9]~q )))) ) ) )

	.dataa(!\regs[5][9]~q ),
	.datab(!\regs[13][9]~q ),
	.datac(!IR[3]),
	.datad(!IR[2]),
	.datae(!\regs[1][9]~q ),
	.dataf(!\regs[9][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux51~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux51~1 .extended_lut = "off";
defparam \Mux51~1 .lut_mask = 64'h3500350F35F035FF;
defparam \Mux51~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N33
cyclonev_lcell_comb \Mux51~0 (
// Equation(s):
// \Mux51~0_combout  = ( \regs[0][9]~q  & ( IR[2] & ( (\regs[8][9]~q ) # (IR[3]) ) ) ) # ( !\regs[0][9]~q  & ( IR[2] & ( (!IR[3] & \regs[8][9]~q ) ) ) ) # ( \regs[0][9]~q  & ( !IR[2] & ( (!IR[3] & ((\regs[12][9]~q ))) # (IR[3] & (\regs[4][9]~q )) ) ) ) # ( 
// !\regs[0][9]~q  & ( !IR[2] & ( (!IR[3] & ((\regs[12][9]~q ))) # (IR[3] & (\regs[4][9]~q )) ) ) )

	.dataa(!\regs[4][9]~q ),
	.datab(!IR[3]),
	.datac(!\regs[8][9]~q ),
	.datad(!\regs[12][9]~q ),
	.datae(!\regs[0][9]~q ),
	.dataf(!IR[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux51~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux51~0 .extended_lut = "off";
defparam \Mux51~0 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \Mux51~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y16_N51
cyclonev_lcell_comb \Mux51~3 (
// Equation(s):
// \Mux51~3_combout  = ( \regs[11][9]~q  & ( \regs[7][9]~q  & ( (!IR[3] & (((\regs[15][9]~q )) # (IR[2]))) # (IR[3] & ((!IR[2]) # ((\regs[3][9]~q )))) ) ) ) # ( !\regs[11][9]~q  & ( \regs[7][9]~q  & ( (!IR[3] & (!IR[2] & (\regs[15][9]~q ))) # (IR[3] & 
// ((!IR[2]) # ((\regs[3][9]~q )))) ) ) ) # ( \regs[11][9]~q  & ( !\regs[7][9]~q  & ( (!IR[3] & (((\regs[15][9]~q )) # (IR[2]))) # (IR[3] & (IR[2] & ((\regs[3][9]~q )))) ) ) ) # ( !\regs[11][9]~q  & ( !\regs[7][9]~q  & ( (!IR[3] & (!IR[2] & (\regs[15][9]~q 
// ))) # (IR[3] & (IR[2] & ((\regs[3][9]~q )))) ) ) )

	.dataa(!IR[3]),
	.datab(!IR[2]),
	.datac(!\regs[15][9]~q ),
	.datad(!\regs[3][9]~q ),
	.datae(!\regs[11][9]~q ),
	.dataf(!\regs[7][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux51~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux51~3 .extended_lut = "off";
defparam \Mux51~3 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \Mux51~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N57
cyclonev_lcell_comb \Mux51~4 (
// Equation(s):
// \Mux51~4_combout  = ( \Mux51~0_combout  & ( \Mux51~3_combout  & ( (!IR[0] & (((\Mux51~1_combout ) # (IR[1])))) # (IR[0] & (((!IR[1])) # (\Mux51~2_combout ))) ) ) ) # ( !\Mux51~0_combout  & ( \Mux51~3_combout  & ( (!IR[0] & (((\Mux51~1_combout ) # 
// (IR[1])))) # (IR[0] & (\Mux51~2_combout  & (IR[1]))) ) ) ) # ( \Mux51~0_combout  & ( !\Mux51~3_combout  & ( (!IR[0] & (((!IR[1] & \Mux51~1_combout )))) # (IR[0] & (((!IR[1])) # (\Mux51~2_combout ))) ) ) ) # ( !\Mux51~0_combout  & ( !\Mux51~3_combout  & ( 
// (!IR[0] & (((!IR[1] & \Mux51~1_combout )))) # (IR[0] & (\Mux51~2_combout  & (IR[1]))) ) ) )

	.dataa(!\Mux51~2_combout ),
	.datab(!IR[0]),
	.datac(!IR[1]),
	.datad(!\Mux51~1_combout ),
	.datae(!\Mux51~0_combout ),
	.dataf(!\Mux51~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux51~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux51~4 .extended_lut = "off";
defparam \Mux51~4 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \Mux51~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N42
cyclonev_lcell_comb \HEXout[9]~feeder (
// Equation(s):
// \HEXout[9]~feeder_combout  = ( \Mux51~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux51~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEXout[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEXout[9]~feeder .extended_lut = "off";
defparam \HEXout[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \HEXout[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y13_N44
dffeas \HEXout[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HEXout[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEXout[9]),
	.prn(vcc));
// synopsys translate_off
defparam \HEXout[9] .is_wysiwyg = "true";
defparam \HEXout[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N36
cyclonev_lcell_comb \Mux50~2 (
// Equation(s):
// \Mux50~2_combout  = ( \regs[10][10]~q  & ( \IR[1]~DUPLICATE_q  & ( (\IR[0]~DUPLICATE_q ) # (\regs[11][10]~q ) ) ) ) # ( !\regs[10][10]~q  & ( \IR[1]~DUPLICATE_q  & ( (\regs[11][10]~q  & !\IR[0]~DUPLICATE_q ) ) ) ) # ( \regs[10][10]~q  & ( 
// !\IR[1]~DUPLICATE_q  & ( (!\IR[0]~DUPLICATE_q  & ((\regs[9][10]~q ))) # (\IR[0]~DUPLICATE_q  & (\regs[8][10]~q )) ) ) ) # ( !\regs[10][10]~q  & ( !\IR[1]~DUPLICATE_q  & ( (!\IR[0]~DUPLICATE_q  & ((\regs[9][10]~q ))) # (\IR[0]~DUPLICATE_q  & 
// (\regs[8][10]~q )) ) ) )

	.dataa(!\regs[8][10]~q ),
	.datab(!\regs[11][10]~q ),
	.datac(!\IR[0]~DUPLICATE_q ),
	.datad(!\regs[9][10]~q ),
	.datae(!\regs[10][10]~q ),
	.dataf(!\IR[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux50~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux50~2 .extended_lut = "off";
defparam \Mux50~2 .lut_mask = 64'h05F505F530303F3F;
defparam \Mux50~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N0
cyclonev_lcell_comb \Mux50~1 (
// Equation(s):
// \Mux50~1_combout  = ( \regs[4][10]~q  & ( \IR[0]~DUPLICATE_q  & ( (!\IR[1]~DUPLICATE_q ) # (\regs[6][10]~q ) ) ) ) # ( !\regs[4][10]~q  & ( \IR[0]~DUPLICATE_q  & ( (\IR[1]~DUPLICATE_q  & \regs[6][10]~q ) ) ) ) # ( \regs[4][10]~q  & ( !\IR[0]~DUPLICATE_q  
// & ( (!\IR[1]~DUPLICATE_q  & ((\regs[5][10]~q ))) # (\IR[1]~DUPLICATE_q  & (\regs[7][10]~q )) ) ) ) # ( !\regs[4][10]~q  & ( !\IR[0]~DUPLICATE_q  & ( (!\IR[1]~DUPLICATE_q  & ((\regs[5][10]~q ))) # (\IR[1]~DUPLICATE_q  & (\regs[7][10]~q )) ) ) )

	.dataa(!\regs[7][10]~q ),
	.datab(!\regs[5][10]~q ),
	.datac(!\IR[1]~DUPLICATE_q ),
	.datad(!\regs[6][10]~q ),
	.datae(!\regs[4][10]~q ),
	.dataf(!\IR[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux50~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux50~1 .extended_lut = "off";
defparam \Mux50~1 .lut_mask = 64'h35353535000FF0FF;
defparam \Mux50~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N21
cyclonev_lcell_comb \Mux50~3 (
// Equation(s):
// \Mux50~3_combout  = ( \IR[0]~DUPLICATE_q  & ( \regs[14][10]~q  & ( (IR[1]) # (\regs[12][10]~q ) ) ) ) # ( !\IR[0]~DUPLICATE_q  & ( \regs[14][10]~q  & ( (!IR[1] & (\regs[13][10]~q )) # (IR[1] & ((\regs[15][10]~q ))) ) ) ) # ( \IR[0]~DUPLICATE_q  & ( 
// !\regs[14][10]~q  & ( (\regs[12][10]~q  & !IR[1]) ) ) ) # ( !\IR[0]~DUPLICATE_q  & ( !\regs[14][10]~q  & ( (!IR[1] & (\regs[13][10]~q )) # (IR[1] & ((\regs[15][10]~q ))) ) ) )

	.dataa(!\regs[12][10]~q ),
	.datab(!\regs[13][10]~q ),
	.datac(!IR[1]),
	.datad(!\regs[15][10]~q ),
	.datae(!\IR[0]~DUPLICATE_q ),
	.dataf(!\regs[14][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux50~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux50~3 .extended_lut = "off";
defparam \Mux50~3 .lut_mask = 64'h303F5050303F5F5F;
defparam \Mux50~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N48
cyclonev_lcell_comb \Mux50~0 (
// Equation(s):
// \Mux50~0_combout  = ( \regs[3][10]~q  & ( \regs[0][10]~q  & ( (!\IR[0]~DUPLICATE_q  & (((IR[1])) # (\regs[1][10]~q ))) # (\IR[0]~DUPLICATE_q  & (((!IR[1]) # (\regs[2][10]~q )))) ) ) ) # ( !\regs[3][10]~q  & ( \regs[0][10]~q  & ( (!\IR[0]~DUPLICATE_q  & 
// (\regs[1][10]~q  & ((!IR[1])))) # (\IR[0]~DUPLICATE_q  & (((!IR[1]) # (\regs[2][10]~q )))) ) ) ) # ( \regs[3][10]~q  & ( !\regs[0][10]~q  & ( (!\IR[0]~DUPLICATE_q  & (((IR[1])) # (\regs[1][10]~q ))) # (\IR[0]~DUPLICATE_q  & (((\regs[2][10]~q  & IR[1])))) 
// ) ) ) # ( !\regs[3][10]~q  & ( !\regs[0][10]~q  & ( (!\IR[0]~DUPLICATE_q  & (\regs[1][10]~q  & ((!IR[1])))) # (\IR[0]~DUPLICATE_q  & (((\regs[2][10]~q  & IR[1])))) ) ) )

	.dataa(!\IR[0]~DUPLICATE_q ),
	.datab(!\regs[1][10]~q ),
	.datac(!\regs[2][10]~q ),
	.datad(!IR[1]),
	.datae(!\regs[3][10]~q ),
	.dataf(!\regs[0][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux50~0 .extended_lut = "off";
defparam \Mux50~0 .lut_mask = 64'h220522AF770577AF;
defparam \Mux50~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N36
cyclonev_lcell_comb \Mux50~4 (
// Equation(s):
// \Mux50~4_combout  = ( \Mux50~3_combout  & ( \Mux50~0_combout  & ( (!IR[3] & (((!IR[2])) # (\Mux50~2_combout ))) # (IR[3] & (((\Mux50~1_combout ) # (IR[2])))) ) ) ) # ( !\Mux50~3_combout  & ( \Mux50~0_combout  & ( (!IR[3] & (\Mux50~2_combout  & (IR[2]))) # 
// (IR[3] & (((\Mux50~1_combout ) # (IR[2])))) ) ) ) # ( \Mux50~3_combout  & ( !\Mux50~0_combout  & ( (!IR[3] & (((!IR[2])) # (\Mux50~2_combout ))) # (IR[3] & (((!IR[2] & \Mux50~1_combout )))) ) ) ) # ( !\Mux50~3_combout  & ( !\Mux50~0_combout  & ( (!IR[3] & 
// (\Mux50~2_combout  & (IR[2]))) # (IR[3] & (((!IR[2] & \Mux50~1_combout )))) ) ) )

	.dataa(!IR[3]),
	.datab(!\Mux50~2_combout ),
	.datac(!IR[2]),
	.datad(!\Mux50~1_combout ),
	.datae(!\Mux50~3_combout ),
	.dataf(!\Mux50~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux50~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux50~4 .extended_lut = "off";
defparam \Mux50~4 .lut_mask = 64'h0252A2F20757A7F7;
defparam \Mux50~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y13_N38
dffeas \HEXout[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux50~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEXout[10]),
	.prn(vcc));
// synopsys translate_off
defparam \HEXout[10] .is_wysiwyg = "true";
defparam \HEXout[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N12
cyclonev_lcell_comb \Mux52~1 (
// Equation(s):
// \Mux52~1_combout  = ( \regs[4][8]~q  & ( \IR[0]~DUPLICATE_q  & ( (!IR[1]) # (\regs[6][8]~q ) ) ) ) # ( !\regs[4][8]~q  & ( \IR[0]~DUPLICATE_q  & ( (IR[1] & \regs[6][8]~q ) ) ) ) # ( \regs[4][8]~q  & ( !\IR[0]~DUPLICATE_q  & ( (!IR[1] & ((\regs[5][8]~q ))) 
// # (IR[1] & (\regs[7][8]~q )) ) ) ) # ( !\regs[4][8]~q  & ( !\IR[0]~DUPLICATE_q  & ( (!IR[1] & ((\regs[5][8]~q ))) # (IR[1] & (\regs[7][8]~q )) ) ) )

	.dataa(!IR[1]),
	.datab(!\regs[7][8]~q ),
	.datac(!\regs[6][8]~q ),
	.datad(!\regs[5][8]~q ),
	.datae(!\regs[4][8]~q ),
	.dataf(!\IR[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux52~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux52~1 .extended_lut = "off";
defparam \Mux52~1 .lut_mask = 64'h11BB11BB0505AFAF;
defparam \Mux52~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N30
cyclonev_lcell_comb \Mux52~2 (
// Equation(s):
// \Mux52~2_combout  = ( \regs[10][8]~q  & ( \regs[11][8]~q  & ( ((!\IR[0]~DUPLICATE_q  & (\regs[9][8]~q )) # (\IR[0]~DUPLICATE_q  & ((\regs[8][8]~q )))) # (IR[1]) ) ) ) # ( !\regs[10][8]~q  & ( \regs[11][8]~q  & ( (!IR[1] & ((!\IR[0]~DUPLICATE_q  & 
// (\regs[9][8]~q )) # (\IR[0]~DUPLICATE_q  & ((\regs[8][8]~q ))))) # (IR[1] & (((!\IR[0]~DUPLICATE_q )))) ) ) ) # ( \regs[10][8]~q  & ( !\regs[11][8]~q  & ( (!IR[1] & ((!\IR[0]~DUPLICATE_q  & (\regs[9][8]~q )) # (\IR[0]~DUPLICATE_q  & ((\regs[8][8]~q ))))) 
// # (IR[1] & (((\IR[0]~DUPLICATE_q )))) ) ) ) # ( !\regs[10][8]~q  & ( !\regs[11][8]~q  & ( (!IR[1] & ((!\IR[0]~DUPLICATE_q  & (\regs[9][8]~q )) # (\IR[0]~DUPLICATE_q  & ((\regs[8][8]~q ))))) ) ) )

	.dataa(!\regs[9][8]~q ),
	.datab(!IR[1]),
	.datac(!\IR[0]~DUPLICATE_q ),
	.datad(!\regs[8][8]~q ),
	.datae(!\regs[10][8]~q ),
	.dataf(!\regs[11][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux52~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux52~2 .extended_lut = "off";
defparam \Mux52~2 .lut_mask = 64'h404C434F707C737F;
defparam \Mux52~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N18
cyclonev_lcell_comb \Mux52~3 (
// Equation(s):
// \Mux52~3_combout  = ( \regs[14][8]~q  & ( \regs[15][8]~q  & ( ((!\IR[0]~DUPLICATE_q  & ((\regs[13][8]~q ))) # (\IR[0]~DUPLICATE_q  & (\regs[12][8]~q ))) # (IR[1]) ) ) ) # ( !\regs[14][8]~q  & ( \regs[15][8]~q  & ( (!\IR[0]~DUPLICATE_q  & (((IR[1]) # 
// (\regs[13][8]~q )))) # (\IR[0]~DUPLICATE_q  & (\regs[12][8]~q  & ((!IR[1])))) ) ) ) # ( \regs[14][8]~q  & ( !\regs[15][8]~q  & ( (!\IR[0]~DUPLICATE_q  & (((\regs[13][8]~q  & !IR[1])))) # (\IR[0]~DUPLICATE_q  & (((IR[1])) # (\regs[12][8]~q ))) ) ) ) # ( 
// !\regs[14][8]~q  & ( !\regs[15][8]~q  & ( (!IR[1] & ((!\IR[0]~DUPLICATE_q  & ((\regs[13][8]~q ))) # (\IR[0]~DUPLICATE_q  & (\regs[12][8]~q )))) ) ) )

	.dataa(!\regs[12][8]~q ),
	.datab(!\regs[13][8]~q ),
	.datac(!\IR[0]~DUPLICATE_q ),
	.datad(!IR[1]),
	.datae(!\regs[14][8]~q ),
	.dataf(!\regs[15][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux52~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux52~3 .extended_lut = "off";
defparam \Mux52~3 .lut_mask = 64'h3500350F35F035FF;
defparam \Mux52~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y16_N29
dffeas \regs[2][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[8]~77_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][8] .is_wysiwyg = "true";
defparam \regs[2][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N48
cyclonev_lcell_comb \Mux52~0 (
// Equation(s):
// \Mux52~0_combout  = ( \regs[0][8]~q  & ( \regs[2][8]~q  & ( ((!IR[1] & ((\regs[1][8]~q ))) # (IR[1] & (\regs[3][8]~q ))) # (IR[0]) ) ) ) # ( !\regs[0][8]~q  & ( \regs[2][8]~q  & ( (!IR[1] & (((\regs[1][8]~q  & !IR[0])))) # (IR[1] & (((IR[0])) # 
// (\regs[3][8]~q ))) ) ) ) # ( \regs[0][8]~q  & ( !\regs[2][8]~q  & ( (!IR[1] & (((IR[0]) # (\regs[1][8]~q )))) # (IR[1] & (\regs[3][8]~q  & ((!IR[0])))) ) ) ) # ( !\regs[0][8]~q  & ( !\regs[2][8]~q  & ( (!IR[0] & ((!IR[1] & ((\regs[1][8]~q ))) # (IR[1] & 
// (\regs[3][8]~q )))) ) ) )

	.dataa(!\regs[3][8]~q ),
	.datab(!IR[1]),
	.datac(!\regs[1][8]~q ),
	.datad(!IR[0]),
	.datae(!\regs[0][8]~q ),
	.dataf(!\regs[2][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux52~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux52~0 .extended_lut = "off";
defparam \Mux52~0 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \Mux52~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N27
cyclonev_lcell_comb \Mux52~4 (
// Equation(s):
// \Mux52~4_combout  = ( \Mux52~3_combout  & ( \Mux52~0_combout  & ( (!IR[2] & (((!IR[3])) # (\Mux52~1_combout ))) # (IR[2] & (((\Mux52~2_combout ) # (IR[3])))) ) ) ) # ( !\Mux52~3_combout  & ( \Mux52~0_combout  & ( (!IR[2] & (\Mux52~1_combout  & (IR[3]))) # 
// (IR[2] & (((\Mux52~2_combout ) # (IR[3])))) ) ) ) # ( \Mux52~3_combout  & ( !\Mux52~0_combout  & ( (!IR[2] & (((!IR[3])) # (\Mux52~1_combout ))) # (IR[2] & (((!IR[3] & \Mux52~2_combout )))) ) ) ) # ( !\Mux52~3_combout  & ( !\Mux52~0_combout  & ( (!IR[2] & 
// (\Mux52~1_combout  & (IR[3]))) # (IR[2] & (((!IR[3] & \Mux52~2_combout )))) ) ) )

	.dataa(!IR[2]),
	.datab(!\Mux52~1_combout ),
	.datac(!IR[3]),
	.datad(!\Mux52~2_combout ),
	.datae(!\Mux52~3_combout ),
	.dataf(!\Mux52~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux52~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux52~4 .extended_lut = "off";
defparam \Mux52~4 .lut_mask = 64'h0252A2F20757A7F7;
defparam \Mux52~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N24
cyclonev_lcell_comb \HEXout[8]~feeder (
// Equation(s):
// \HEXout[8]~feeder_combout  = ( \Mux52~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux52~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEXout[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEXout[8]~feeder .extended_lut = "off";
defparam \HEXout[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \HEXout[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y13_N26
dffeas \HEXout[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HEXout[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEXout[8]),
	.prn(vcc));
// synopsys translate_off
defparam \HEXout[8] .is_wysiwyg = "true";
defparam \HEXout[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N12
cyclonev_lcell_comb \Hex2Out|OUT~0 (
// Equation(s):
// \Hex2Out|OUT~0_combout  = ( HEXout[10] & ( HEXout[8] & ( (HEXout[11] & !HEXout[9]) ) ) ) # ( !HEXout[10] & ( HEXout[8] & ( !HEXout[11] $ (HEXout[9]) ) ) ) # ( HEXout[10] & ( !HEXout[8] & ( (!HEXout[11] & !HEXout[9]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!HEXout[11]),
	.datad(!HEXout[9]),
	.datae(!HEXout[10]),
	.dataf(!HEXout[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex2Out|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex2Out|OUT~0 .extended_lut = "off";
defparam \Hex2Out|OUT~0 .lut_mask = 64'h0000F000F00F0F00;
defparam \Hex2Out|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N30
cyclonev_lcell_comb \Hex2Out|OUT~1 (
// Equation(s):
// \Hex2Out|OUT~1_combout  = ( HEXout[10] & ( HEXout[8] & ( !HEXout[11] $ (HEXout[9]) ) ) ) # ( !HEXout[10] & ( HEXout[8] & ( (HEXout[11] & HEXout[9]) ) ) ) # ( HEXout[10] & ( !HEXout[8] & ( (HEXout[9]) # (HEXout[11]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!HEXout[11]),
	.datad(!HEXout[9]),
	.datae(!HEXout[10]),
	.dataf(!HEXout[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex2Out|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex2Out|OUT~1 .extended_lut = "off";
defparam \Hex2Out|OUT~1 .lut_mask = 64'h00000FFF000FF00F;
defparam \Hex2Out|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N48
cyclonev_lcell_comb \Hex2Out|OUT~2 (
// Equation(s):
// \Hex2Out|OUT~2_combout  = ( HEXout[8] & ( (HEXout[11] & (HEXout[9] & HEXout[10])) ) ) # ( !HEXout[8] & ( (!HEXout[11] & (HEXout[9] & !HEXout[10])) # (HEXout[11] & ((HEXout[10]))) ) )

	.dataa(!HEXout[11]),
	.datab(!HEXout[9]),
	.datac(gnd),
	.datad(!HEXout[10]),
	.datae(gnd),
	.dataf(!HEXout[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex2Out|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex2Out|OUT~2 .extended_lut = "off";
defparam \Hex2Out|OUT~2 .lut_mask = 64'h2255225500110011;
defparam \Hex2Out|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N6
cyclonev_lcell_comb \Hex2Out|OUT~3 (
// Equation(s):
// \Hex2Out|OUT~3_combout  = ( HEXout[10] & ( HEXout[8] & ( HEXout[9] ) ) ) # ( !HEXout[10] & ( HEXout[8] & ( (!HEXout[11] & !HEXout[9]) ) ) ) # ( HEXout[10] & ( !HEXout[8] & ( (!HEXout[11] & !HEXout[9]) ) ) ) # ( !HEXout[10] & ( !HEXout[8] & ( (HEXout[11] & 
// HEXout[9]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!HEXout[11]),
	.datad(!HEXout[9]),
	.datae(!HEXout[10]),
	.dataf(!HEXout[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex2Out|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex2Out|OUT~3 .extended_lut = "off";
defparam \Hex2Out|OUT~3 .lut_mask = 64'h000FF000F00000FF;
defparam \Hex2Out|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N51
cyclonev_lcell_comb \Hex2Out|OUT~4 (
// Equation(s):
// \Hex2Out|OUT~4_combout  = ( HEXout[8] & ( (!HEXout[11]) # ((!HEXout[9] & !HEXout[10])) ) ) # ( !HEXout[8] & ( (!HEXout[11] & (!HEXout[9] & HEXout[10])) ) )

	.dataa(!HEXout[11]),
	.datab(gnd),
	.datac(!HEXout[9]),
	.datad(!HEXout[10]),
	.datae(gnd),
	.dataf(!HEXout[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex2Out|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex2Out|OUT~4 .extended_lut = "off";
defparam \Hex2Out|OUT~4 .lut_mask = 64'h00A000A0FAAAFAAA;
defparam \Hex2Out|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N0
cyclonev_lcell_comb \Hex2Out|OUT~5 (
// Equation(s):
// \Hex2Out|OUT~5_combout  = ( HEXout[10] & ( HEXout[11] & ( (HEXout[8] & !HEXout[9]) ) ) ) # ( HEXout[10] & ( !HEXout[11] & ( (HEXout[8] & HEXout[9]) ) ) ) # ( !HEXout[10] & ( !HEXout[11] & ( (HEXout[9]) # (HEXout[8]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!HEXout[8]),
	.datad(!HEXout[9]),
	.datae(!HEXout[10]),
	.dataf(!HEXout[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex2Out|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex2Out|OUT~5 .extended_lut = "off";
defparam \Hex2Out|OUT~5 .lut_mask = 64'h0FFF000F00000F00;
defparam \Hex2Out|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N54
cyclonev_lcell_comb \Hex2Out|OUT~6 (
// Equation(s):
// \Hex2Out|OUT~6_combout  = ( HEXout[10] & ( HEXout[8] & ( (!HEXout[9]) # (HEXout[11]) ) ) ) # ( !HEXout[10] & ( HEXout[8] & ( (HEXout[9]) # (HEXout[11]) ) ) ) # ( HEXout[10] & ( !HEXout[8] & ( (!HEXout[11]) # (HEXout[9]) ) ) ) # ( !HEXout[10] & ( 
// !HEXout[8] & ( (HEXout[9]) # (HEXout[11]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!HEXout[11]),
	.datad(!HEXout[9]),
	.datae(!HEXout[10]),
	.dataf(!HEXout[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex2Out|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex2Out|OUT~6 .extended_lut = "off";
defparam \Hex2Out|OUT~6 .lut_mask = 64'h0FFFF0FF0FFFFF0F;
defparam \Hex2Out|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N3
cyclonev_lcell_comb \Mux47~3 (
// Equation(s):
// \Mux47~3_combout  = ( \regs[3][13]~q  & ( \IR[3]~DUPLICATE_q  & ( (IR[2]) # (\regs[7][13]~q ) ) ) ) # ( !\regs[3][13]~q  & ( \IR[3]~DUPLICATE_q  & ( (\regs[7][13]~q  & !IR[2]) ) ) ) # ( \regs[3][13]~q  & ( !\IR[3]~DUPLICATE_q  & ( (!IR[2] & 
// ((\regs[15][13]~q ))) # (IR[2] & (\regs[11][13]~q )) ) ) ) # ( !\regs[3][13]~q  & ( !\IR[3]~DUPLICATE_q  & ( (!IR[2] & ((\regs[15][13]~q ))) # (IR[2] & (\regs[11][13]~q )) ) ) )

	.dataa(!\regs[7][13]~q ),
	.datab(!\regs[11][13]~q ),
	.datac(!\regs[15][13]~q ),
	.datad(!IR[2]),
	.datae(!\regs[3][13]~q ),
	.dataf(!\IR[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux47~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux47~3 .extended_lut = "off";
defparam \Mux47~3 .lut_mask = 64'h0F330F33550055FF;
defparam \Mux47~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N42
cyclonev_lcell_comb \Mux47~2 (
// Equation(s):
// \Mux47~2_combout  = ( \regs[10][13]~q  & ( \regs[6][13]~q  & ( (!IR[2] & (((\IR[3]~DUPLICATE_q )) # (\regs[14][13]~q ))) # (IR[2] & (((!\IR[3]~DUPLICATE_q ) # (\regs[2][13]~q )))) ) ) ) # ( !\regs[10][13]~q  & ( \regs[6][13]~q  & ( (!IR[2] & 
// (((\IR[3]~DUPLICATE_q )) # (\regs[14][13]~q ))) # (IR[2] & (((\regs[2][13]~q  & \IR[3]~DUPLICATE_q )))) ) ) ) # ( \regs[10][13]~q  & ( !\regs[6][13]~q  & ( (!IR[2] & (\regs[14][13]~q  & ((!\IR[3]~DUPLICATE_q )))) # (IR[2] & (((!\IR[3]~DUPLICATE_q ) # 
// (\regs[2][13]~q )))) ) ) ) # ( !\regs[10][13]~q  & ( !\regs[6][13]~q  & ( (!IR[2] & (\regs[14][13]~q  & ((!\IR[3]~DUPLICATE_q )))) # (IR[2] & (((\regs[2][13]~q  & \IR[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\regs[14][13]~q ),
	.datab(!IR[2]),
	.datac(!\regs[2][13]~q ),
	.datad(!\IR[3]~DUPLICATE_q ),
	.datae(!\regs[10][13]~q ),
	.dataf(!\regs[6][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux47~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux47~2 .extended_lut = "off";
defparam \Mux47~2 .lut_mask = 64'h4403770344CF77CF;
defparam \Mux47~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N36
cyclonev_lcell_comb \Mux47~1 (
// Equation(s):
// \Mux47~1_combout  = ( \regs[1][13]~q  & ( \regs[9][13]~q  & ( ((!IR[3] & (\regs[13][13]~q )) # (IR[3] & ((\regs[5][13]~q )))) # (IR[2]) ) ) ) # ( !\regs[1][13]~q  & ( \regs[9][13]~q  & ( (!IR[3] & (((IR[2])) # (\regs[13][13]~q ))) # (IR[3] & 
// (((\regs[5][13]~q  & !IR[2])))) ) ) ) # ( \regs[1][13]~q  & ( !\regs[9][13]~q  & ( (!IR[3] & (\regs[13][13]~q  & ((!IR[2])))) # (IR[3] & (((IR[2]) # (\regs[5][13]~q )))) ) ) ) # ( !\regs[1][13]~q  & ( !\regs[9][13]~q  & ( (!IR[2] & ((!IR[3] & 
// (\regs[13][13]~q )) # (IR[3] & ((\regs[5][13]~q ))))) ) ) )

	.dataa(!IR[3]),
	.datab(!\regs[13][13]~q ),
	.datac(!\regs[5][13]~q ),
	.datad(!IR[2]),
	.datae(!\regs[1][13]~q ),
	.dataf(!\regs[9][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux47~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux47~1 .extended_lut = "off";
defparam \Mux47~1 .lut_mask = 64'h2700275527AA27FF;
defparam \Mux47~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N27
cyclonev_lcell_comb \Mux47~0 (
// Equation(s):
// \Mux47~0_combout  = ( \regs[8][13]~q  & ( \regs[4][13]~q  & ( (!IR[3] & (((IR[2])) # (\regs[12][13]~q ))) # (IR[3] & (((!IR[2]) # (\regs[0][13]~q )))) ) ) ) # ( !\regs[8][13]~q  & ( \regs[4][13]~q  & ( (!IR[3] & (\regs[12][13]~q  & ((!IR[2])))) # (IR[3] & 
// (((!IR[2]) # (\regs[0][13]~q )))) ) ) ) # ( \regs[8][13]~q  & ( !\regs[4][13]~q  & ( (!IR[3] & (((IR[2])) # (\regs[12][13]~q ))) # (IR[3] & (((\regs[0][13]~q  & IR[2])))) ) ) ) # ( !\regs[8][13]~q  & ( !\regs[4][13]~q  & ( (!IR[3] & (\regs[12][13]~q  & 
// ((!IR[2])))) # (IR[3] & (((\regs[0][13]~q  & IR[2])))) ) ) )

	.dataa(!IR[3]),
	.datab(!\regs[12][13]~q ),
	.datac(!\regs[0][13]~q ),
	.datad(!IR[2]),
	.datae(!\regs[8][13]~q ),
	.dataf(!\regs[4][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux47~0 .extended_lut = "off";
defparam \Mux47~0 .lut_mask = 64'h220522AF770577AF;
defparam \Mux47~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N54
cyclonev_lcell_comb \Mux47~4 (
// Equation(s):
// \Mux47~4_combout  = ( \Mux47~1_combout  & ( \Mux47~0_combout  & ( (!IR[1]) # ((!\IR[0]~DUPLICATE_q  & (\Mux47~3_combout )) # (\IR[0]~DUPLICATE_q  & ((\Mux47~2_combout )))) ) ) ) # ( !\Mux47~1_combout  & ( \Mux47~0_combout  & ( (!IR[1] & 
// (((\IR[0]~DUPLICATE_q )))) # (IR[1] & ((!\IR[0]~DUPLICATE_q  & (\Mux47~3_combout )) # (\IR[0]~DUPLICATE_q  & ((\Mux47~2_combout ))))) ) ) ) # ( \Mux47~1_combout  & ( !\Mux47~0_combout  & ( (!IR[1] & (((!\IR[0]~DUPLICATE_q )))) # (IR[1] & 
// ((!\IR[0]~DUPLICATE_q  & (\Mux47~3_combout )) # (\IR[0]~DUPLICATE_q  & ((\Mux47~2_combout ))))) ) ) ) # ( !\Mux47~1_combout  & ( !\Mux47~0_combout  & ( (IR[1] & ((!\IR[0]~DUPLICATE_q  & (\Mux47~3_combout )) # (\IR[0]~DUPLICATE_q  & ((\Mux47~2_combout 
// ))))) ) ) )

	.dataa(!\Mux47~3_combout ),
	.datab(!\Mux47~2_combout ),
	.datac(!IR[1]),
	.datad(!\IR[0]~DUPLICATE_q ),
	.datae(!\Mux47~1_combout ),
	.dataf(!\Mux47~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux47~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux47~4 .extended_lut = "off";
defparam \Mux47~4 .lut_mask = 64'h0503F50305F3F5F3;
defparam \Mux47~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N35
dffeas \HEXout[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux47~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEXout[13]),
	.prn(vcc));
// synopsys translate_off
defparam \HEXout[13] .is_wysiwyg = "true";
defparam \HEXout[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N46
dffeas \regs[9][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][15] .is_wysiwyg = "true";
defparam \regs[9][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N39
cyclonev_lcell_comb \Mux45~1 (
// Equation(s):
// \Mux45~1_combout  = ( \regs[5][15]~q  & ( \IR[3]~DUPLICATE_q  & ( (!IR[2]) # (\regs[1][15]~q ) ) ) ) # ( !\regs[5][15]~q  & ( \IR[3]~DUPLICATE_q  & ( (IR[2] & \regs[1][15]~q ) ) ) ) # ( \regs[5][15]~q  & ( !\IR[3]~DUPLICATE_q  & ( (!IR[2] & 
// (\regs[13][15]~q )) # (IR[2] & ((\regs[9][15]~q ))) ) ) ) # ( !\regs[5][15]~q  & ( !\IR[3]~DUPLICATE_q  & ( (!IR[2] & (\regs[13][15]~q )) # (IR[2] & ((\regs[9][15]~q ))) ) ) )

	.dataa(!\regs[13][15]~q ),
	.datab(!IR[2]),
	.datac(!\regs[9][15]~q ),
	.datad(!\regs[1][15]~q ),
	.datae(!\regs[5][15]~q ),
	.dataf(!\IR[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux45~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux45~1 .extended_lut = "off";
defparam \Mux45~1 .lut_mask = 64'h474747470033CCFF;
defparam \Mux45~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N24
cyclonev_lcell_comb \Mux45~2 (
// Equation(s):
// \Mux45~2_combout  = ( \regs[10][15]~q  & ( \regs[2][15]~q  & ( ((!\IR[3]~DUPLICATE_q  & ((\regs[14][15]~q ))) # (\IR[3]~DUPLICATE_q  & (\regs[6][15]~q ))) # (IR[2]) ) ) ) # ( !\regs[10][15]~q  & ( \regs[2][15]~q  & ( (!\IR[3]~DUPLICATE_q  & (((!IR[2] & 
// \regs[14][15]~q )))) # (\IR[3]~DUPLICATE_q  & (((IR[2])) # (\regs[6][15]~q ))) ) ) ) # ( \regs[10][15]~q  & ( !\regs[2][15]~q  & ( (!\IR[3]~DUPLICATE_q  & (((\regs[14][15]~q ) # (IR[2])))) # (\IR[3]~DUPLICATE_q  & (\regs[6][15]~q  & (!IR[2]))) ) ) ) # ( 
// !\regs[10][15]~q  & ( !\regs[2][15]~q  & ( (!IR[2] & ((!\IR[3]~DUPLICATE_q  & ((\regs[14][15]~q ))) # (\IR[3]~DUPLICATE_q  & (\regs[6][15]~q )))) ) ) )

	.dataa(!\regs[6][15]~q ),
	.datab(!\IR[3]~DUPLICATE_q ),
	.datac(!IR[2]),
	.datad(!\regs[14][15]~q ),
	.datae(!\regs[10][15]~q ),
	.dataf(!\regs[2][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux45~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux45~2 .extended_lut = "off";
defparam \Mux45~2 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \Mux45~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N12
cyclonev_lcell_comb \Mux45~3 (
// Equation(s):
// \Mux45~3_combout  = ( \regs[11][15]~q  & ( IR[2] & ( (!IR[3]) # (\regs[3][15]~q ) ) ) ) # ( !\regs[11][15]~q  & ( IR[2] & ( (\regs[3][15]~q  & IR[3]) ) ) ) # ( \regs[11][15]~q  & ( !IR[2] & ( (!IR[3] & ((\regs[15][15]~q ))) # (IR[3] & (\regs[7][15]~q )) ) 
// ) ) # ( !\regs[11][15]~q  & ( !IR[2] & ( (!IR[3] & ((\regs[15][15]~q ))) # (IR[3] & (\regs[7][15]~q )) ) ) )

	.dataa(!\regs[7][15]~q ),
	.datab(!\regs[3][15]~q ),
	.datac(!IR[3]),
	.datad(!\regs[15][15]~q ),
	.datae(!\regs[11][15]~q ),
	.dataf(!IR[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux45~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux45~3 .extended_lut = "off";
defparam \Mux45~3 .lut_mask = 64'h05F505F50303F3F3;
defparam \Mux45~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N48
cyclonev_lcell_comb \Mux45~0 (
// Equation(s):
// \Mux45~0_combout  = ( \regs[4][15]~q  & ( IR[3] & ( (!IR[2]) # (\regs[0][15]~q ) ) ) ) # ( !\regs[4][15]~q  & ( IR[3] & ( (\regs[0][15]~q  & IR[2]) ) ) ) # ( \regs[4][15]~q  & ( !IR[3] & ( (!IR[2] & (\regs[12][15]~q )) # (IR[2] & ((\regs[8][15]~q ))) ) ) 
// ) # ( !\regs[4][15]~q  & ( !IR[3] & ( (!IR[2] & (\regs[12][15]~q )) # (IR[2] & ((\regs[8][15]~q ))) ) ) )

	.dataa(!\regs[12][15]~q ),
	.datab(!\regs[8][15]~q ),
	.datac(!\regs[0][15]~q ),
	.datad(!IR[2]),
	.datae(!\regs[4][15]~q ),
	.dataf(!IR[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux45~0 .extended_lut = "off";
defparam \Mux45~0 .lut_mask = 64'h55335533000FFF0F;
defparam \Mux45~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N3
cyclonev_lcell_comb \Mux45~4 (
// Equation(s):
// \Mux45~4_combout  = ( \Mux45~3_combout  & ( \Mux45~0_combout  & ( (!\IR[0]~DUPLICATE_q  & (((IR[1])) # (\Mux45~1_combout ))) # (\IR[0]~DUPLICATE_q  & (((!IR[1]) # (\Mux45~2_combout )))) ) ) ) # ( !\Mux45~3_combout  & ( \Mux45~0_combout  & ( 
// (!\IR[0]~DUPLICATE_q  & (\Mux45~1_combout  & ((!IR[1])))) # (\IR[0]~DUPLICATE_q  & (((!IR[1]) # (\Mux45~2_combout )))) ) ) ) # ( \Mux45~3_combout  & ( !\Mux45~0_combout  & ( (!\IR[0]~DUPLICATE_q  & (((IR[1])) # (\Mux45~1_combout ))) # (\IR[0]~DUPLICATE_q  
// & (((\Mux45~2_combout  & IR[1])))) ) ) ) # ( !\Mux45~3_combout  & ( !\Mux45~0_combout  & ( (!\IR[0]~DUPLICATE_q  & (\Mux45~1_combout  & ((!IR[1])))) # (\IR[0]~DUPLICATE_q  & (((\Mux45~2_combout  & IR[1])))) ) ) )

	.dataa(!\Mux45~1_combout ),
	.datab(!\Mux45~2_combout ),
	.datac(!\IR[0]~DUPLICATE_q ),
	.datad(!IR[1]),
	.datae(!\Mux45~3_combout ),
	.dataf(!\Mux45~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux45~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux45~4 .extended_lut = "off";
defparam \Mux45~4 .lut_mask = 64'h500350F35F035FF3;
defparam \Mux45~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N6
cyclonev_lcell_comb \HEXout[15]~feeder (
// Equation(s):
// \HEXout[15]~feeder_combout  = ( \Mux45~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux45~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEXout[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEXout[15]~feeder .extended_lut = "off";
defparam \HEXout[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \HEXout[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N8
dffeas \HEXout[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HEXout[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEXout[15]),
	.prn(vcc));
// synopsys translate_off
defparam \HEXout[15] .is_wysiwyg = "true";
defparam \HEXout[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N12
cyclonev_lcell_comb \Mux48~3 (
// Equation(s):
// \Mux48~3_combout  = ( \regs[14][12]~q  & ( \IR[0]~DUPLICATE_q  & ( (IR[1]) # (\regs[12][12]~q ) ) ) ) # ( !\regs[14][12]~q  & ( \IR[0]~DUPLICATE_q  & ( (\regs[12][12]~q  & !IR[1]) ) ) ) # ( \regs[14][12]~q  & ( !\IR[0]~DUPLICATE_q  & ( (!IR[1] & 
// (\regs[13][12]~q )) # (IR[1] & ((\regs[15][12]~q ))) ) ) ) # ( !\regs[14][12]~q  & ( !\IR[0]~DUPLICATE_q  & ( (!IR[1] & (\regs[13][12]~q )) # (IR[1] & ((\regs[15][12]~q ))) ) ) )

	.dataa(!\regs[13][12]~q ),
	.datab(!\regs[12][12]~q ),
	.datac(!\regs[15][12]~q ),
	.datad(!IR[1]),
	.datae(!\regs[14][12]~q ),
	.dataf(!\IR[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux48~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux48~3 .extended_lut = "off";
defparam \Mux48~3 .lut_mask = 64'h550F550F330033FF;
defparam \Mux48~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N45
cyclonev_lcell_comb \Mux48~2 (
// Equation(s):
// \Mux48~2_combout  = ( \regs[10][12]~q  & ( \regs[11][12]~q  & ( ((!\IR[0]~DUPLICATE_q  & ((\regs[9][12]~q ))) # (\IR[0]~DUPLICATE_q  & (\regs[8][12]~q ))) # (IR[1]) ) ) ) # ( !\regs[10][12]~q  & ( \regs[11][12]~q  & ( (!IR[1] & ((!\IR[0]~DUPLICATE_q  & 
// ((\regs[9][12]~q ))) # (\IR[0]~DUPLICATE_q  & (\regs[8][12]~q )))) # (IR[1] & (((!\IR[0]~DUPLICATE_q )))) ) ) ) # ( \regs[10][12]~q  & ( !\regs[11][12]~q  & ( (!IR[1] & ((!\IR[0]~DUPLICATE_q  & ((\regs[9][12]~q ))) # (\IR[0]~DUPLICATE_q  & (\regs[8][12]~q 
// )))) # (IR[1] & (((\IR[0]~DUPLICATE_q )))) ) ) ) # ( !\regs[10][12]~q  & ( !\regs[11][12]~q  & ( (!IR[1] & ((!\IR[0]~DUPLICATE_q  & ((\regs[9][12]~q ))) # (\IR[0]~DUPLICATE_q  & (\regs[8][12]~q )))) ) ) )

	.dataa(!\regs[8][12]~q ),
	.datab(!IR[1]),
	.datac(!\regs[9][12]~q ),
	.datad(!\IR[0]~DUPLICATE_q ),
	.datae(!\regs[10][12]~q ),
	.dataf(!\regs[11][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux48~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux48~2 .extended_lut = "off";
defparam \Mux48~2 .lut_mask = 64'h0C440C773F443F77;
defparam \Mux48~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N36
cyclonev_lcell_comb \Mux48~0 (
// Equation(s):
// \Mux48~0_combout  = ( \regs[0][12]~q  & ( \regs[2][12]~q  & ( ((!IR[1] & (\regs[1][12]~q )) # (IR[1] & ((\regs[3][12]~q )))) # (\IR[0]~DUPLICATE_q ) ) ) ) # ( !\regs[0][12]~q  & ( \regs[2][12]~q  & ( (!IR[1] & (!\IR[0]~DUPLICATE_q  & (\regs[1][12]~q ))) # 
// (IR[1] & (((\regs[3][12]~q )) # (\IR[0]~DUPLICATE_q ))) ) ) ) # ( \regs[0][12]~q  & ( !\regs[2][12]~q  & ( (!IR[1] & (((\regs[1][12]~q )) # (\IR[0]~DUPLICATE_q ))) # (IR[1] & (!\IR[0]~DUPLICATE_q  & ((\regs[3][12]~q )))) ) ) ) # ( !\regs[0][12]~q  & ( 
// !\regs[2][12]~q  & ( (!\IR[0]~DUPLICATE_q  & ((!IR[1] & (\regs[1][12]~q )) # (IR[1] & ((\regs[3][12]~q ))))) ) ) )

	.dataa(!IR[1]),
	.datab(!\IR[0]~DUPLICATE_q ),
	.datac(!\regs[1][12]~q ),
	.datad(!\regs[3][12]~q ),
	.datae(!\regs[0][12]~q ),
	.dataf(!\regs[2][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux48~0 .extended_lut = "off";
defparam \Mux48~0 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \Mux48~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N24
cyclonev_lcell_comb \Mux48~1 (
// Equation(s):
// \Mux48~1_combout  = ( \regs[4][12]~q  & ( IR[1] & ( (!IR[0] & (\regs[7][12]~q )) # (IR[0] & ((\regs[6][12]~q ))) ) ) ) # ( !\regs[4][12]~q  & ( IR[1] & ( (!IR[0] & (\regs[7][12]~q )) # (IR[0] & ((\regs[6][12]~q ))) ) ) ) # ( \regs[4][12]~q  & ( !IR[1] & ( 
// (\regs[5][12]~q ) # (IR[0]) ) ) ) # ( !\regs[4][12]~q  & ( !IR[1] & ( (!IR[0] & \regs[5][12]~q ) ) ) )

	.dataa(!IR[0]),
	.datab(!\regs[7][12]~q ),
	.datac(!\regs[6][12]~q ),
	.datad(!\regs[5][12]~q ),
	.datae(!\regs[4][12]~q ),
	.dataf(!IR[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux48~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux48~1 .extended_lut = "off";
defparam \Mux48~1 .lut_mask = 64'h00AA55FF27272727;
defparam \Mux48~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N24
cyclonev_lcell_comb \Mux48~4 (
// Equation(s):
// \Mux48~4_combout  = ( \Mux48~0_combout  & ( \Mux48~1_combout  & ( ((!IR[2] & (\Mux48~3_combout )) # (IR[2] & ((\Mux48~2_combout )))) # (IR[3]) ) ) ) # ( !\Mux48~0_combout  & ( \Mux48~1_combout  & ( (!IR[2] & (((IR[3])) # (\Mux48~3_combout ))) # (IR[2] & 
// (((\Mux48~2_combout  & !IR[3])))) ) ) ) # ( \Mux48~0_combout  & ( !\Mux48~1_combout  & ( (!IR[2] & (\Mux48~3_combout  & ((!IR[3])))) # (IR[2] & (((IR[3]) # (\Mux48~2_combout )))) ) ) ) # ( !\Mux48~0_combout  & ( !\Mux48~1_combout  & ( (!IR[3] & ((!IR[2] & 
// (\Mux48~3_combout )) # (IR[2] & ((\Mux48~2_combout ))))) ) ) )

	.dataa(!\Mux48~3_combout ),
	.datab(!\Mux48~2_combout ),
	.datac(!IR[2]),
	.datad(!IR[3]),
	.datae(!\Mux48~0_combout ),
	.dataf(!\Mux48~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux48~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux48~4 .extended_lut = "off";
defparam \Mux48~4 .lut_mask = 64'h5300530F53F053FF;
defparam \Mux48~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N12
cyclonev_lcell_comb \HEXout[12]~feeder (
// Equation(s):
// \HEXout[12]~feeder_combout  = ( \Mux48~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux48~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEXout[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEXout[12]~feeder .extended_lut = "off";
defparam \HEXout[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \HEXout[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N14
dffeas \HEXout[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HEXout[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEXout[12]),
	.prn(vcc));
// synopsys translate_off
defparam \HEXout[12] .is_wysiwyg = "true";
defparam \HEXout[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N26
dffeas \regs[15][14]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[14]~93_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][14]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[15][14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N6
cyclonev_lcell_comb \Mux46~3 (
// Equation(s):
// \Mux46~3_combout  = ( \regs[14][14]~q  & ( \regs[13][14]~q  & ( (!\IR[0]~DUPLICATE_q  & (((!IR[1]) # (\regs[15][14]~DUPLICATE_q )))) # (\IR[0]~DUPLICATE_q  & (((IR[1])) # (\regs[12][14]~q ))) ) ) ) # ( !\regs[14][14]~q  & ( \regs[13][14]~q  & ( 
// (!\IR[0]~DUPLICATE_q  & (((!IR[1]) # (\regs[15][14]~DUPLICATE_q )))) # (\IR[0]~DUPLICATE_q  & (\regs[12][14]~q  & ((!IR[1])))) ) ) ) # ( \regs[14][14]~q  & ( !\regs[13][14]~q  & ( (!\IR[0]~DUPLICATE_q  & (((\regs[15][14]~DUPLICATE_q  & IR[1])))) # 
// (\IR[0]~DUPLICATE_q  & (((IR[1])) # (\regs[12][14]~q ))) ) ) ) # ( !\regs[14][14]~q  & ( !\regs[13][14]~q  & ( (!\IR[0]~DUPLICATE_q  & (((\regs[15][14]~DUPLICATE_q  & IR[1])))) # (\IR[0]~DUPLICATE_q  & (\regs[12][14]~q  & ((!IR[1])))) ) ) )

	.dataa(!\regs[12][14]~q ),
	.datab(!\IR[0]~DUPLICATE_q ),
	.datac(!\regs[15][14]~DUPLICATE_q ),
	.datad(!IR[1]),
	.datae(!\regs[14][14]~q ),
	.dataf(!\regs[13][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux46~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux46~3 .extended_lut = "off";
defparam \Mux46~3 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \Mux46~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N4
dffeas \regs[7][14]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[14]~93_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][14]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[7][14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N6
cyclonev_lcell_comb \Mux46~1 (
// Equation(s):
// \Mux46~1_combout  = ( \regs[4][14]~q  & ( \IR[1]~DUPLICATE_q  & ( (!IR[0] & ((\regs[7][14]~DUPLICATE_q ))) # (IR[0] & (\regs[6][14]~q )) ) ) ) # ( !\regs[4][14]~q  & ( \IR[1]~DUPLICATE_q  & ( (!IR[0] & ((\regs[7][14]~DUPLICATE_q ))) # (IR[0] & 
// (\regs[6][14]~q )) ) ) ) # ( \regs[4][14]~q  & ( !\IR[1]~DUPLICATE_q  & ( (\regs[5][14]~q ) # (IR[0]) ) ) ) # ( !\regs[4][14]~q  & ( !\IR[1]~DUPLICATE_q  & ( (!IR[0] & \regs[5][14]~q ) ) ) )

	.dataa(!\regs[6][14]~q ),
	.datab(!IR[0]),
	.datac(!\regs[5][14]~q ),
	.datad(!\regs[7][14]~DUPLICATE_q ),
	.datae(!\regs[4][14]~q ),
	.dataf(!\IR[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux46~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux46~1 .extended_lut = "off";
defparam \Mux46~1 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \Mux46~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N20
dffeas \regs[3][14]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[14]~93_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][14]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[3][14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N6
cyclonev_lcell_comb \Mux46~0 (
// Equation(s):
// \Mux46~0_combout  = ( \regs[0][14]~q  & ( \IR[0]~DUPLICATE_q  & ( (!IR[1]) # (\regs[2][14]~q ) ) ) ) # ( !\regs[0][14]~q  & ( \IR[0]~DUPLICATE_q  & ( (\regs[2][14]~q  & IR[1]) ) ) ) # ( \regs[0][14]~q  & ( !\IR[0]~DUPLICATE_q  & ( (!IR[1] & 
// ((\regs[1][14]~q ))) # (IR[1] & (\regs[3][14]~DUPLICATE_q )) ) ) ) # ( !\regs[0][14]~q  & ( !\IR[0]~DUPLICATE_q  & ( (!IR[1] & ((\regs[1][14]~q ))) # (IR[1] & (\regs[3][14]~DUPLICATE_q )) ) ) )

	.dataa(!\regs[3][14]~DUPLICATE_q ),
	.datab(!\regs[2][14]~q ),
	.datac(!\regs[1][14]~q ),
	.datad(!IR[1]),
	.datae(!\regs[0][14]~q ),
	.dataf(!\IR[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux46~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux46~0 .extended_lut = "off";
defparam \Mux46~0 .lut_mask = 64'h0F550F550033FF33;
defparam \Mux46~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N48
cyclonev_lcell_comb \Mux46~2 (
// Equation(s):
// \Mux46~2_combout  = ( \regs[10][14]~q  & ( \regs[8][14]~q  & ( ((!IR[1] & ((\regs[9][14]~q ))) # (IR[1] & (\regs[11][14]~q ))) # (IR[0]) ) ) ) # ( !\regs[10][14]~q  & ( \regs[8][14]~q  & ( (!IR[1] & (((IR[0]) # (\regs[9][14]~q )))) # (IR[1] & 
// (\regs[11][14]~q  & ((!IR[0])))) ) ) ) # ( \regs[10][14]~q  & ( !\regs[8][14]~q  & ( (!IR[1] & (((\regs[9][14]~q  & !IR[0])))) # (IR[1] & (((IR[0])) # (\regs[11][14]~q ))) ) ) ) # ( !\regs[10][14]~q  & ( !\regs[8][14]~q  & ( (!IR[0] & ((!IR[1] & 
// ((\regs[9][14]~q ))) # (IR[1] & (\regs[11][14]~q )))) ) ) )

	.dataa(!IR[1]),
	.datab(!\regs[11][14]~q ),
	.datac(!\regs[9][14]~q ),
	.datad(!IR[0]),
	.datae(!\regs[10][14]~q ),
	.dataf(!\regs[8][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux46~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux46~2 .extended_lut = "off";
defparam \Mux46~2 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \Mux46~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N24
cyclonev_lcell_comb \Mux46~4 (
// Equation(s):
// \Mux46~4_combout  = ( \Mux46~0_combout  & ( \Mux46~2_combout  & ( ((!IR[3] & (\Mux46~3_combout )) # (IR[3] & ((\Mux46~1_combout )))) # (IR[2]) ) ) ) # ( !\Mux46~0_combout  & ( \Mux46~2_combout  & ( (!IR[2] & ((!IR[3] & (\Mux46~3_combout )) # (IR[3] & 
// ((\Mux46~1_combout ))))) # (IR[2] & (((!IR[3])))) ) ) ) # ( \Mux46~0_combout  & ( !\Mux46~2_combout  & ( (!IR[2] & ((!IR[3] & (\Mux46~3_combout )) # (IR[3] & ((\Mux46~1_combout ))))) # (IR[2] & (((IR[3])))) ) ) ) # ( !\Mux46~0_combout  & ( 
// !\Mux46~2_combout  & ( (!IR[2] & ((!IR[3] & (\Mux46~3_combout )) # (IR[3] & ((\Mux46~1_combout ))))) ) ) )

	.dataa(!\Mux46~3_combout ),
	.datab(!IR[2]),
	.datac(!IR[3]),
	.datad(!\Mux46~1_combout ),
	.datae(!\Mux46~0_combout ),
	.dataf(!\Mux46~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux46~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux46~4 .extended_lut = "off";
defparam \Mux46~4 .lut_mask = 64'h404C434F707C737F;
defparam \Mux46~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N24
cyclonev_lcell_comb \HEXout[14]~feeder (
// Equation(s):
// \HEXout[14]~feeder_combout  = ( \Mux46~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux46~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEXout[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEXout[14]~feeder .extended_lut = "off";
defparam \HEXout[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \HEXout[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N26
dffeas \HEXout[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HEXout[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEXout[14]),
	.prn(vcc));
// synopsys translate_off
defparam \HEXout[14] .is_wysiwyg = "true";
defparam \HEXout[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N3
cyclonev_lcell_comb \Hex3Out|OUT~0 (
// Equation(s):
// \Hex3Out|OUT~0_combout  = ( HEXout[14] & ( (!HEXout[13] & (!HEXout[15] $ (HEXout[12]))) ) ) # ( !HEXout[14] & ( (HEXout[12] & (!HEXout[13] $ (HEXout[15]))) ) )

	.dataa(!HEXout[13]),
	.datab(!HEXout[15]),
	.datac(!HEXout[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEXout[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex3Out|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex3Out|OUT~0 .extended_lut = "off";
defparam \Hex3Out|OUT~0 .lut_mask = 64'h0909090982828282;
defparam \Hex3Out|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N42
cyclonev_lcell_comb \Hex3Out|OUT~1 (
// Equation(s):
// \Hex3Out|OUT~1_combout  = ( HEXout[12] & ( (!HEXout[15] & (HEXout[14] & !HEXout[13])) # (HEXout[15] & ((HEXout[13]))) ) ) # ( !HEXout[12] & ( (HEXout[14] & ((HEXout[13]) # (HEXout[15]))) ) )

	.dataa(!HEXout[14]),
	.datab(!HEXout[15]),
	.datac(!HEXout[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEXout[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex3Out|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex3Out|OUT~1 .extended_lut = "off";
defparam \Hex3Out|OUT~1 .lut_mask = 64'h1515151543434343;
defparam \Hex3Out|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N30
cyclonev_lcell_comb \Hex3Out|OUT~2 (
// Equation(s):
// \Hex3Out|OUT~2_combout  = ( HEXout[12] & ( (HEXout[13] & (HEXout[15] & HEXout[14])) ) ) # ( !HEXout[12] & ( (!HEXout[15] & (HEXout[13] & !HEXout[14])) # (HEXout[15] & ((HEXout[14]))) ) )

	.dataa(!HEXout[13]),
	.datab(!HEXout[15]),
	.datac(!HEXout[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEXout[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex3Out|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex3Out|OUT~2 .extended_lut = "off";
defparam \Hex3Out|OUT~2 .lut_mask = 64'h4343434301010101;
defparam \Hex3Out|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N48
cyclonev_lcell_comb \Hex3Out|OUT~3 (
// Equation(s):
// \Hex3Out|OUT~3_combout  = ( HEXout[12] & ( (!HEXout[14] & (!HEXout[15] & !HEXout[13])) # (HEXout[14] & ((HEXout[13]))) ) ) # ( !HEXout[12] & ( (!HEXout[14] & (HEXout[15] & HEXout[13])) # (HEXout[14] & (!HEXout[15] & !HEXout[13])) ) )

	.dataa(!HEXout[14]),
	.datab(!HEXout[15]),
	.datac(!HEXout[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEXout[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex3Out|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex3Out|OUT~3 .extended_lut = "off";
defparam \Hex3Out|OUT~3 .lut_mask = 64'h4242424285858585;
defparam \Hex3Out|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N18
cyclonev_lcell_comb \Hex3Out|OUT~4 (
// Equation(s):
// \Hex3Out|OUT~4_combout  = ( HEXout[12] & ( (!HEXout[15]) # ((!HEXout[14] & !HEXout[13])) ) ) # ( !HEXout[12] & ( (HEXout[14] & (!HEXout[15] & !HEXout[13])) ) )

	.dataa(!HEXout[14]),
	.datab(!HEXout[15]),
	.datac(!HEXout[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEXout[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex3Out|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex3Out|OUT~4 .extended_lut = "off";
defparam \Hex3Out|OUT~4 .lut_mask = 64'h40404040ECECECEC;
defparam \Hex3Out|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N0
cyclonev_lcell_comb \Hex3Out|OUT~5 (
// Equation(s):
// \Hex3Out|OUT~5_combout  = ( HEXout[12] & ( !HEXout[15] $ (((!HEXout[13] & HEXout[14]))) ) ) # ( !HEXout[12] & ( (HEXout[13] & (!HEXout[15] & !HEXout[14])) ) )

	.dataa(!HEXout[13]),
	.datab(!HEXout[15]),
	.datac(!HEXout[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEXout[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex3Out|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex3Out|OUT~5 .extended_lut = "off";
defparam \Hex3Out|OUT~5 .lut_mask = 64'h40404040C6C6C6C6;
defparam \Hex3Out|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N36
cyclonev_lcell_comb \Hex3Out|OUT~6 (
// Equation(s):
// \Hex3Out|OUT~6_combout  = ( HEXout[12] & ( (!HEXout[14] $ (!HEXout[13])) # (HEXout[15]) ) ) # ( !HEXout[12] & ( (!HEXout[14] $ (!HEXout[15])) # (HEXout[13]) ) )

	.dataa(!HEXout[14]),
	.datab(!HEXout[15]),
	.datac(!HEXout[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEXout[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex3Out|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex3Out|OUT~6 .extended_lut = "off";
defparam \Hex3Out|OUT~6 .lut_mask = 64'h6F6F6F6F7B7B7B7B;
defparam \Hex3Out|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N6
cyclonev_lcell_comb \Mux44~1 (
// Equation(s):
// \Mux44~1_combout  = ( \regs[5][16]~q  & ( IR[1] & ( (!\IR[0]~DUPLICATE_q  & ((\regs[7][16]~q ))) # (\IR[0]~DUPLICATE_q  & (\regs[6][16]~q )) ) ) ) # ( !\regs[5][16]~q  & ( IR[1] & ( (!\IR[0]~DUPLICATE_q  & ((\regs[7][16]~q ))) # (\IR[0]~DUPLICATE_q  & 
// (\regs[6][16]~q )) ) ) ) # ( \regs[5][16]~q  & ( !IR[1] & ( (!\IR[0]~DUPLICATE_q ) # (\regs[4][16]~q ) ) ) ) # ( !\regs[5][16]~q  & ( !IR[1] & ( (\IR[0]~DUPLICATE_q  & \regs[4][16]~q ) ) ) )

	.dataa(!\IR[0]~DUPLICATE_q ),
	.datab(!\regs[6][16]~q ),
	.datac(!\regs[4][16]~q ),
	.datad(!\regs[7][16]~q ),
	.datae(!\regs[5][16]~q ),
	.dataf(!IR[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux44~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux44~1 .extended_lut = "off";
defparam \Mux44~1 .lut_mask = 64'h0505AFAF11BB11BB;
defparam \Mux44~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N50
dffeas \regs[2][16]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][16]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[2][16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N57
cyclonev_lcell_comb \Mux44~0 (
// Equation(s):
// \Mux44~0_combout  = ( \regs[1][16]~q  & ( \regs[3][16]~q  & ( (!IR[0]) # ((!\IR[1]~DUPLICATE_q  & (\regs[0][16]~q )) # (\IR[1]~DUPLICATE_q  & ((\regs[2][16]~DUPLICATE_q )))) ) ) ) # ( !\regs[1][16]~q  & ( \regs[3][16]~q  & ( (!IR[0] & 
// (((\IR[1]~DUPLICATE_q )))) # (IR[0] & ((!\IR[1]~DUPLICATE_q  & (\regs[0][16]~q )) # (\IR[1]~DUPLICATE_q  & ((\regs[2][16]~DUPLICATE_q ))))) ) ) ) # ( \regs[1][16]~q  & ( !\regs[3][16]~q  & ( (!IR[0] & (((!\IR[1]~DUPLICATE_q )))) # (IR[0] & 
// ((!\IR[1]~DUPLICATE_q  & (\regs[0][16]~q )) # (\IR[1]~DUPLICATE_q  & ((\regs[2][16]~DUPLICATE_q ))))) ) ) ) # ( !\regs[1][16]~q  & ( !\regs[3][16]~q  & ( (IR[0] & ((!\IR[1]~DUPLICATE_q  & (\regs[0][16]~q )) # (\IR[1]~DUPLICATE_q  & 
// ((\regs[2][16]~DUPLICATE_q ))))) ) ) )

	.dataa(!IR[0]),
	.datab(!\regs[0][16]~q ),
	.datac(!\IR[1]~DUPLICATE_q ),
	.datad(!\regs[2][16]~DUPLICATE_q ),
	.datae(!\regs[1][16]~q ),
	.dataf(!\regs[3][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux44~0 .extended_lut = "off";
defparam \Mux44~0 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \Mux44~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N24
cyclonev_lcell_comb \Mux44~2 (
// Equation(s):
// \Mux44~2_combout  = ( \regs[10][16]~q  & ( \IR[0]~DUPLICATE_q  & ( (\IR[1]~DUPLICATE_q ) # (\regs[8][16]~q ) ) ) ) # ( !\regs[10][16]~q  & ( \IR[0]~DUPLICATE_q  & ( (\regs[8][16]~q  & !\IR[1]~DUPLICATE_q ) ) ) ) # ( \regs[10][16]~q  & ( 
// !\IR[0]~DUPLICATE_q  & ( (!\IR[1]~DUPLICATE_q  & (\regs[9][16]~q )) # (\IR[1]~DUPLICATE_q  & ((\regs[11][16]~q ))) ) ) ) # ( !\regs[10][16]~q  & ( !\IR[0]~DUPLICATE_q  & ( (!\IR[1]~DUPLICATE_q  & (\regs[9][16]~q )) # (\IR[1]~DUPLICATE_q  & 
// ((\regs[11][16]~q ))) ) ) )

	.dataa(!\regs[8][16]~q ),
	.datab(!\regs[9][16]~q ),
	.datac(!\IR[1]~DUPLICATE_q ),
	.datad(!\regs[11][16]~q ),
	.datae(!\regs[10][16]~q ),
	.dataf(!\IR[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux44~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux44~2 .extended_lut = "off";
defparam \Mux44~2 .lut_mask = 64'h303F303F50505F5F;
defparam \Mux44~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N24
cyclonev_lcell_comb \Mux44~3 (
// Equation(s):
// \Mux44~3_combout  = ( \regs[14][16]~q  & ( \regs[15][16]~q  & ( ((!\IR[0]~DUPLICATE_q  & (\regs[13][16]~q )) # (\IR[0]~DUPLICATE_q  & ((\regs[12][16]~q )))) # (IR[1]) ) ) ) # ( !\regs[14][16]~q  & ( \regs[15][16]~q  & ( (!IR[1] & ((!\IR[0]~DUPLICATE_q  & 
// (\regs[13][16]~q )) # (\IR[0]~DUPLICATE_q  & ((\regs[12][16]~q ))))) # (IR[1] & (((!\IR[0]~DUPLICATE_q )))) ) ) ) # ( \regs[14][16]~q  & ( !\regs[15][16]~q  & ( (!IR[1] & ((!\IR[0]~DUPLICATE_q  & (\regs[13][16]~q )) # (\IR[0]~DUPLICATE_q  & 
// ((\regs[12][16]~q ))))) # (IR[1] & (((\IR[0]~DUPLICATE_q )))) ) ) ) # ( !\regs[14][16]~q  & ( !\regs[15][16]~q  & ( (!IR[1] & ((!\IR[0]~DUPLICATE_q  & (\regs[13][16]~q )) # (\IR[0]~DUPLICATE_q  & ((\regs[12][16]~q ))))) ) ) )

	.dataa(!\regs[13][16]~q ),
	.datab(!IR[1]),
	.datac(!\IR[0]~DUPLICATE_q ),
	.datad(!\regs[12][16]~q ),
	.datae(!\regs[14][16]~q ),
	.dataf(!\regs[15][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux44~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux44~3 .extended_lut = "off";
defparam \Mux44~3 .lut_mask = 64'h404C434F707C737F;
defparam \Mux44~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N48
cyclonev_lcell_comb \Mux44~4 (
// Equation(s):
// \Mux44~4_combout  = ( \Mux44~2_combout  & ( \Mux44~3_combout  & ( (!IR[3]) # ((!IR[2] & (\Mux44~1_combout )) # (IR[2] & ((\Mux44~0_combout )))) ) ) ) # ( !\Mux44~2_combout  & ( \Mux44~3_combout  & ( (!IR[3] & (((!IR[2])))) # (IR[3] & ((!IR[2] & 
// (\Mux44~1_combout )) # (IR[2] & ((\Mux44~0_combout ))))) ) ) ) # ( \Mux44~2_combout  & ( !\Mux44~3_combout  & ( (!IR[3] & (((IR[2])))) # (IR[3] & ((!IR[2] & (\Mux44~1_combout )) # (IR[2] & ((\Mux44~0_combout ))))) ) ) ) # ( !\Mux44~2_combout  & ( 
// !\Mux44~3_combout  & ( (IR[3] & ((!IR[2] & (\Mux44~1_combout )) # (IR[2] & ((\Mux44~0_combout ))))) ) ) )

	.dataa(!\Mux44~1_combout ),
	.datab(!IR[3]),
	.datac(!\Mux44~0_combout ),
	.datad(!IR[2]),
	.datae(!\Mux44~2_combout ),
	.dataf(!\Mux44~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux44~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux44~4 .extended_lut = "off";
defparam \Mux44~4 .lut_mask = 64'h110311CFDD03DDCF;
defparam \Mux44~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y13_N50
dffeas \HEXout[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux44~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEXout[16]),
	.prn(vcc));
// synopsys translate_off
defparam \HEXout[16] .is_wysiwyg = "true";
defparam \HEXout[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N45
cyclonev_lcell_comb \Mux41~3 (
// Equation(s):
// \Mux41~3_combout  = ( \regs[11][19]~q  & ( IR[2] & ( (!IR[3]) # (\regs[3][19]~q ) ) ) ) # ( !\regs[11][19]~q  & ( IR[2] & ( (\regs[3][19]~q  & IR[3]) ) ) ) # ( \regs[11][19]~q  & ( !IR[2] & ( (!IR[3] & (\regs[15][19]~q )) # (IR[3] & ((\regs[7][19]~q ))) ) 
// ) ) # ( !\regs[11][19]~q  & ( !IR[2] & ( (!IR[3] & (\regs[15][19]~q )) # (IR[3] & ((\regs[7][19]~q ))) ) ) )

	.dataa(!\regs[15][19]~q ),
	.datab(!\regs[3][19]~q ),
	.datac(!IR[3]),
	.datad(!\regs[7][19]~q ),
	.datae(!\regs[11][19]~q ),
	.dataf(!IR[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux41~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux41~3 .extended_lut = "off";
defparam \Mux41~3 .lut_mask = 64'h505F505F0303F3F3;
defparam \Mux41~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N36
cyclonev_lcell_comb \Mux41~2 (
// Equation(s):
// \Mux41~2_combout  = ( \regs[10][19]~q  & ( \regs[14][19]~q  & ( (!IR[3]) # ((!IR[2] & ((\regs[6][19]~q ))) # (IR[2] & (\regs[2][19]~q ))) ) ) ) # ( !\regs[10][19]~q  & ( \regs[14][19]~q  & ( (!IR[3] & (!IR[2])) # (IR[3] & ((!IR[2] & ((\regs[6][19]~q ))) # 
// (IR[2] & (\regs[2][19]~q )))) ) ) ) # ( \regs[10][19]~q  & ( !\regs[14][19]~q  & ( (!IR[3] & (IR[2])) # (IR[3] & ((!IR[2] & ((\regs[6][19]~q ))) # (IR[2] & (\regs[2][19]~q )))) ) ) ) # ( !\regs[10][19]~q  & ( !\regs[14][19]~q  & ( (IR[3] & ((!IR[2] & 
// ((\regs[6][19]~q ))) # (IR[2] & (\regs[2][19]~q )))) ) ) )

	.dataa(!IR[3]),
	.datab(!IR[2]),
	.datac(!\regs[2][19]~q ),
	.datad(!\regs[6][19]~q ),
	.datae(!\regs[10][19]~q ),
	.dataf(!\regs[14][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux41~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux41~2 .extended_lut = "off";
defparam \Mux41~2 .lut_mask = 64'h0145236789CDABEF;
defparam \Mux41~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N3
cyclonev_lcell_comb \Mux41~1 (
// Equation(s):
// \Mux41~1_combout  = ( \regs[1][19]~q  & ( IR[3] & ( (\regs[5][19]~q ) # (IR[2]) ) ) ) # ( !\regs[1][19]~q  & ( IR[3] & ( (!IR[2] & \regs[5][19]~q ) ) ) ) # ( \regs[1][19]~q  & ( !IR[3] & ( (!IR[2] & ((\regs[13][19]~q ))) # (IR[2] & (\regs[9][19]~q )) ) ) 
// ) # ( !\regs[1][19]~q  & ( !IR[3] & ( (!IR[2] & ((\regs[13][19]~q ))) # (IR[2] & (\regs[9][19]~q )) ) ) )

	.dataa(!IR[2]),
	.datab(!\regs[5][19]~q ),
	.datac(!\regs[9][19]~q ),
	.datad(!\regs[13][19]~q ),
	.datae(!\regs[1][19]~q ),
	.dataf(!IR[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux41~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux41~1 .extended_lut = "off";
defparam \Mux41~1 .lut_mask = 64'h05AF05AF22227777;
defparam \Mux41~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N12
cyclonev_lcell_comb \Mux41~0 (
// Equation(s):
// \Mux41~0_combout  = ( \regs[4][19]~q  & ( IR[2] & ( (!IR[3] & (\regs[8][19]~q )) # (IR[3] & ((\regs[0][19]~q ))) ) ) ) # ( !\regs[4][19]~q  & ( IR[2] & ( (!IR[3] & (\regs[8][19]~q )) # (IR[3] & ((\regs[0][19]~q ))) ) ) ) # ( \regs[4][19]~q  & ( !IR[2] & ( 
// (IR[3]) # (\regs[12][19]~q ) ) ) ) # ( !\regs[4][19]~q  & ( !IR[2] & ( (\regs[12][19]~q  & !IR[3]) ) ) )

	.dataa(!\regs[12][19]~q ),
	.datab(!\regs[8][19]~q ),
	.datac(!\regs[0][19]~q ),
	.datad(!IR[3]),
	.datae(!\regs[4][19]~q ),
	.dataf(!IR[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux41~0 .extended_lut = "off";
defparam \Mux41~0 .lut_mask = 64'h550055FF330F330F;
defparam \Mux41~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N30
cyclonev_lcell_comb \Mux41~4 (
// Equation(s):
// \Mux41~4_combout  = ( \Mux41~1_combout  & ( \Mux41~0_combout  & ( (!IR[1]) # ((!IR[0] & (\Mux41~3_combout )) # (IR[0] & ((\Mux41~2_combout )))) ) ) ) # ( !\Mux41~1_combout  & ( \Mux41~0_combout  & ( (!IR[0] & (\Mux41~3_combout  & (IR[1]))) # (IR[0] & 
// (((!IR[1]) # (\Mux41~2_combout )))) ) ) ) # ( \Mux41~1_combout  & ( !\Mux41~0_combout  & ( (!IR[0] & (((!IR[1])) # (\Mux41~3_combout ))) # (IR[0] & (((IR[1] & \Mux41~2_combout )))) ) ) ) # ( !\Mux41~1_combout  & ( !\Mux41~0_combout  & ( (IR[1] & ((!IR[0] 
// & (\Mux41~3_combout )) # (IR[0] & ((\Mux41~2_combout ))))) ) ) )

	.dataa(!\Mux41~3_combout ),
	.datab(!IR[0]),
	.datac(!IR[1]),
	.datad(!\Mux41~2_combout ),
	.datae(!\Mux41~1_combout ),
	.dataf(!\Mux41~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux41~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux41~4 .extended_lut = "off";
defparam \Mux41~4 .lut_mask = 64'h0407C4C73437F4F7;
defparam \Mux41~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y13_N32
dffeas \HEXout[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux41~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEXout[19]),
	.prn(vcc));
// synopsys translate_off
defparam \HEXout[19] .is_wysiwyg = "true";
defparam \HEXout[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N24
cyclonev_lcell_comb \Mux42~2 (
// Equation(s):
// \Mux42~2_combout  = ( \regs[10][18]~q  & ( \IR[1]~DUPLICATE_q  & ( (\IR[0]~DUPLICATE_q ) # (\regs[11][18]~q ) ) ) ) # ( !\regs[10][18]~q  & ( \IR[1]~DUPLICATE_q  & ( (\regs[11][18]~q  & !\IR[0]~DUPLICATE_q ) ) ) ) # ( \regs[10][18]~q  & ( 
// !\IR[1]~DUPLICATE_q  & ( (!\IR[0]~DUPLICATE_q  & (\regs[9][18]~q )) # (\IR[0]~DUPLICATE_q  & ((\regs[8][18]~q ))) ) ) ) # ( !\regs[10][18]~q  & ( !\IR[1]~DUPLICATE_q  & ( (!\IR[0]~DUPLICATE_q  & (\regs[9][18]~q )) # (\IR[0]~DUPLICATE_q  & ((\regs[8][18]~q 
// ))) ) ) )

	.dataa(!\regs[9][18]~q ),
	.datab(!\regs[11][18]~q ),
	.datac(!\IR[0]~DUPLICATE_q ),
	.datad(!\regs[8][18]~q ),
	.datae(!\regs[10][18]~q ),
	.dataf(!\IR[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux42~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux42~2 .extended_lut = "off";
defparam \Mux42~2 .lut_mask = 64'h505F505F30303F3F;
defparam \Mux42~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N24
cyclonev_lcell_comb \Mux42~1 (
// Equation(s):
// \Mux42~1_combout  = ( \regs[5][18]~q  & ( IR[1] & ( (!\IR[0]~DUPLICATE_q  & (\regs[7][18]~q )) # (\IR[0]~DUPLICATE_q  & ((\regs[6][18]~q ))) ) ) ) # ( !\regs[5][18]~q  & ( IR[1] & ( (!\IR[0]~DUPLICATE_q  & (\regs[7][18]~q )) # (\IR[0]~DUPLICATE_q  & 
// ((\regs[6][18]~q ))) ) ) ) # ( \regs[5][18]~q  & ( !IR[1] & ( (!\IR[0]~DUPLICATE_q ) # (\regs[4][18]~q ) ) ) ) # ( !\regs[5][18]~q  & ( !IR[1] & ( (\regs[4][18]~q  & \IR[0]~DUPLICATE_q ) ) ) )

	.dataa(!\regs[4][18]~q ),
	.datab(!\regs[7][18]~q ),
	.datac(!\IR[0]~DUPLICATE_q ),
	.datad(!\regs[6][18]~q ),
	.datae(!\regs[5][18]~q ),
	.dataf(!IR[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux42~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux42~1 .extended_lut = "off";
defparam \Mux42~1 .lut_mask = 64'h0505F5F5303F303F;
defparam \Mux42~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N47
dffeas \regs[12][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[18]~34_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][18] .is_wysiwyg = "true";
defparam \regs[12][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N36
cyclonev_lcell_comb \Mux42~3 (
// Equation(s):
// \Mux42~3_combout  = ( \regs[12][18]~q  & ( \regs[14][18]~q  & ( ((!IR[1] & ((\regs[13][18]~q ))) # (IR[1] & (\regs[15][18]~q ))) # (\IR[0]~DUPLICATE_q ) ) ) ) # ( !\regs[12][18]~q  & ( \regs[14][18]~q  & ( (!IR[1] & (((\regs[13][18]~q  & 
// !\IR[0]~DUPLICATE_q )))) # (IR[1] & (((\IR[0]~DUPLICATE_q )) # (\regs[15][18]~q ))) ) ) ) # ( \regs[12][18]~q  & ( !\regs[14][18]~q  & ( (!IR[1] & (((\IR[0]~DUPLICATE_q ) # (\regs[13][18]~q )))) # (IR[1] & (\regs[15][18]~q  & ((!\IR[0]~DUPLICATE_q )))) ) 
// ) ) # ( !\regs[12][18]~q  & ( !\regs[14][18]~q  & ( (!\IR[0]~DUPLICATE_q  & ((!IR[1] & ((\regs[13][18]~q ))) # (IR[1] & (\regs[15][18]~q )))) ) ) )

	.dataa(!\regs[15][18]~q ),
	.datab(!\regs[13][18]~q ),
	.datac(!IR[1]),
	.datad(!\IR[0]~DUPLICATE_q ),
	.datae(!\regs[12][18]~q ),
	.dataf(!\regs[14][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux42~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux42~3 .extended_lut = "off";
defparam \Mux42~3 .lut_mask = 64'h350035F0350F35FF;
defparam \Mux42~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N6
cyclonev_lcell_comb \Mux42~0 (
// Equation(s):
// \Mux42~0_combout  = ( \regs[1][18]~q  & ( \IR[1]~DUPLICATE_q  & ( (!\IR[0]~DUPLICATE_q  & (\regs[3][18]~q )) # (\IR[0]~DUPLICATE_q  & ((\regs[2][18]~q ))) ) ) ) # ( !\regs[1][18]~q  & ( \IR[1]~DUPLICATE_q  & ( (!\IR[0]~DUPLICATE_q  & (\regs[3][18]~q )) # 
// (\IR[0]~DUPLICATE_q  & ((\regs[2][18]~q ))) ) ) ) # ( \regs[1][18]~q  & ( !\IR[1]~DUPLICATE_q  & ( (!\IR[0]~DUPLICATE_q ) # (\regs[0][18]~q ) ) ) ) # ( !\regs[1][18]~q  & ( !\IR[1]~DUPLICATE_q  & ( (\IR[0]~DUPLICATE_q  & \regs[0][18]~q ) ) ) )

	.dataa(!\IR[0]~DUPLICATE_q ),
	.datab(!\regs[3][18]~q ),
	.datac(!\regs[2][18]~q ),
	.datad(!\regs[0][18]~q ),
	.datae(!\regs[1][18]~q ),
	.dataf(!\IR[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux42~0 .extended_lut = "off";
defparam \Mux42~0 .lut_mask = 64'h0055AAFF27272727;
defparam \Mux42~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N36
cyclonev_lcell_comb \Mux42~4 (
// Equation(s):
// \Mux42~4_combout  = ( IR[3] & ( \Mux42~0_combout  & ( (IR[2]) # (\Mux42~1_combout ) ) ) ) # ( !IR[3] & ( \Mux42~0_combout  & ( (!IR[2] & ((\Mux42~3_combout ))) # (IR[2] & (\Mux42~2_combout )) ) ) ) # ( IR[3] & ( !\Mux42~0_combout  & ( (\Mux42~1_combout  & 
// !IR[2]) ) ) ) # ( !IR[3] & ( !\Mux42~0_combout  & ( (!IR[2] & ((\Mux42~3_combout ))) # (IR[2] & (\Mux42~2_combout )) ) ) )

	.dataa(!\Mux42~2_combout ),
	.datab(!\Mux42~1_combout ),
	.datac(!\Mux42~3_combout ),
	.datad(!IR[2]),
	.datae(!IR[3]),
	.dataf(!\Mux42~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux42~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux42~4 .extended_lut = "off";
defparam \Mux42~4 .lut_mask = 64'h0F5533000F5533FF;
defparam \Mux42~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y13_N38
dffeas \HEXout[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux42~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEXout[18]),
	.prn(vcc));
// synopsys translate_off
defparam \HEXout[18] .is_wysiwyg = "true";
defparam \HEXout[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N24
cyclonev_lcell_comb \Mux43~1 (
// Equation(s):
// \Mux43~1_combout  = ( \regs[5][17]~q  & ( IR[3] & ( (!IR[2]) # (\regs[1][17]~q ) ) ) ) # ( !\regs[5][17]~q  & ( IR[3] & ( (\regs[1][17]~q  & IR[2]) ) ) ) # ( \regs[5][17]~q  & ( !IR[3] & ( (!IR[2] & (\regs[13][17]~q )) # (IR[2] & ((\regs[9][17]~q ))) ) ) 
// ) # ( !\regs[5][17]~q  & ( !IR[3] & ( (!IR[2] & (\regs[13][17]~q )) # (IR[2] & ((\regs[9][17]~q ))) ) ) )

	.dataa(!\regs[13][17]~q ),
	.datab(!\regs[9][17]~q ),
	.datac(!\regs[1][17]~q ),
	.datad(!IR[2]),
	.datae(!\regs[5][17]~q ),
	.dataf(!IR[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux43~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux43~1 .extended_lut = "off";
defparam \Mux43~1 .lut_mask = 64'h55335533000FFF0F;
defparam \Mux43~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N36
cyclonev_lcell_comb \Mux43~3 (
// Equation(s):
// \Mux43~3_combout  = ( \regs[7][17]~q  & ( \regs[15][17]~q  & ( (!IR[2]) # ((!IR[3] & ((\regs[11][17]~q ))) # (IR[3] & (\regs[3][17]~q ))) ) ) ) # ( !\regs[7][17]~q  & ( \regs[15][17]~q  & ( (!IR[3] & ((!IR[2]) # ((\regs[11][17]~q )))) # (IR[3] & (IR[2] & 
// (\regs[3][17]~q ))) ) ) ) # ( \regs[7][17]~q  & ( !\regs[15][17]~q  & ( (!IR[3] & (IR[2] & ((\regs[11][17]~q )))) # (IR[3] & ((!IR[2]) # ((\regs[3][17]~q )))) ) ) ) # ( !\regs[7][17]~q  & ( !\regs[15][17]~q  & ( (IR[2] & ((!IR[3] & ((\regs[11][17]~q ))) # 
// (IR[3] & (\regs[3][17]~q )))) ) ) )

	.dataa(!IR[3]),
	.datab(!IR[2]),
	.datac(!\regs[3][17]~q ),
	.datad(!\regs[11][17]~q ),
	.datae(!\regs[7][17]~q ),
	.dataf(!\regs[15][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux43~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux43~3 .extended_lut = "off";
defparam \Mux43~3 .lut_mask = 64'h0123456789ABCDEF;
defparam \Mux43~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N0
cyclonev_lcell_comb \Mux43~2 (
// Equation(s):
// \Mux43~2_combout  = ( \regs[10][17]~q  & ( IR[2] & ( (!IR[3]) # (\regs[2][17]~q ) ) ) ) # ( !\regs[10][17]~q  & ( IR[2] & ( (\regs[2][17]~q  & IR[3]) ) ) ) # ( \regs[10][17]~q  & ( !IR[2] & ( (!IR[3] & ((\regs[14][17]~q ))) # (IR[3] & (\regs[6][17]~q )) ) 
// ) ) # ( !\regs[10][17]~q  & ( !IR[2] & ( (!IR[3] & ((\regs[14][17]~q ))) # (IR[3] & (\regs[6][17]~q )) ) ) )

	.dataa(!\regs[6][17]~q ),
	.datab(!\regs[2][17]~q ),
	.datac(!IR[3]),
	.datad(!\regs[14][17]~q ),
	.datae(!\regs[10][17]~q ),
	.dataf(!IR[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux43~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux43~2 .extended_lut = "off";
defparam \Mux43~2 .lut_mask = 64'h05F505F50303F3F3;
defparam \Mux43~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N18
cyclonev_lcell_comb \Mux43~0 (
// Equation(s):
// \Mux43~0_combout  = ( \regs[4][17]~q  & ( \regs[12][17]~q  & ( (!IR[2]) # ((!IR[3] & ((\regs[8][17]~q ))) # (IR[3] & (\regs[0][17]~q ))) ) ) ) # ( !\regs[4][17]~q  & ( \regs[12][17]~q  & ( (!IR[3] & (((!IR[2]) # (\regs[8][17]~q )))) # (IR[3] & 
// (\regs[0][17]~q  & ((IR[2])))) ) ) ) # ( \regs[4][17]~q  & ( !\regs[12][17]~q  & ( (!IR[3] & (((\regs[8][17]~q  & IR[2])))) # (IR[3] & (((!IR[2])) # (\regs[0][17]~q ))) ) ) ) # ( !\regs[4][17]~q  & ( !\regs[12][17]~q  & ( (IR[2] & ((!IR[3] & 
// ((\regs[8][17]~q ))) # (IR[3] & (\regs[0][17]~q )))) ) ) )

	.dataa(!\regs[0][17]~q ),
	.datab(!IR[3]),
	.datac(!\regs[8][17]~q ),
	.datad(!IR[2]),
	.datae(!\regs[4][17]~q ),
	.dataf(!\regs[12][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux43~0 .extended_lut = "off";
defparam \Mux43~0 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \Mux43~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N6
cyclonev_lcell_comb \Mux43~4 (
// Equation(s):
// \Mux43~4_combout  = ( IR[1] & ( \Mux43~0_combout  & ( (!IR[0] & (\Mux43~3_combout )) # (IR[0] & ((\Mux43~2_combout ))) ) ) ) # ( !IR[1] & ( \Mux43~0_combout  & ( (IR[0]) # (\Mux43~1_combout ) ) ) ) # ( IR[1] & ( !\Mux43~0_combout  & ( (!IR[0] & 
// (\Mux43~3_combout )) # (IR[0] & ((\Mux43~2_combout ))) ) ) ) # ( !IR[1] & ( !\Mux43~0_combout  & ( (\Mux43~1_combout  & !IR[0]) ) ) )

	.dataa(!\Mux43~1_combout ),
	.datab(!IR[0]),
	.datac(!\Mux43~3_combout ),
	.datad(!\Mux43~2_combout ),
	.datae(!IR[1]),
	.dataf(!\Mux43~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux43~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux43~4 .extended_lut = "off";
defparam \Mux43~4 .lut_mask = 64'h44440C3F77770C3F;
defparam \Mux43~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y13_N8
dffeas \HEXout[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux43~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEXout[17]),
	.prn(vcc));
// synopsys translate_off
defparam \HEXout[17] .is_wysiwyg = "true";
defparam \HEXout[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N0
cyclonev_lcell_comb \Hex4Out|OUT~0 (
// Equation(s):
// \Hex4Out|OUT~0_combout  = ( !HEXout[18] & ( HEXout[17] & ( (HEXout[16] & HEXout[19]) ) ) ) # ( HEXout[18] & ( !HEXout[17] & ( !HEXout[16] $ (HEXout[19]) ) ) ) # ( !HEXout[18] & ( !HEXout[17] & ( (HEXout[16] & !HEXout[19]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!HEXout[16]),
	.datad(!HEXout[19]),
	.datae(!HEXout[18]),
	.dataf(!HEXout[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex4Out|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex4Out|OUT~0 .extended_lut = "off";
defparam \Hex4Out|OUT~0 .lut_mask = 64'h0F00F00F000F0000;
defparam \Hex4Out|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N45
cyclonev_lcell_comb \Hex4Out|OUT~1 (
// Equation(s):
// \Hex4Out|OUT~1_combout  = ( HEXout[16] & ( (!HEXout[17] & (!HEXout[19] & HEXout[18])) # (HEXout[17] & (HEXout[19])) ) ) # ( !HEXout[16] & ( (HEXout[18] & ((HEXout[19]) # (HEXout[17]))) ) )

	.dataa(gnd),
	.datab(!HEXout[17]),
	.datac(!HEXout[19]),
	.datad(!HEXout[18]),
	.datae(gnd),
	.dataf(!HEXout[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex4Out|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex4Out|OUT~1 .extended_lut = "off";
defparam \Hex4Out|OUT~1 .lut_mask = 64'h003F003F03C303C3;
defparam \Hex4Out|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N24
cyclonev_lcell_comb \Hex4Out|OUT~2 (
// Equation(s):
// \Hex4Out|OUT~2_combout  = ( HEXout[19] & ( (HEXout[18] & ((!HEXout[16]) # (HEXout[17]))) ) ) # ( !HEXout[19] & ( (HEXout[17] & (!HEXout[16] & !HEXout[18])) ) )

	.dataa(gnd),
	.datab(!HEXout[17]),
	.datac(!HEXout[16]),
	.datad(!HEXout[18]),
	.datae(gnd),
	.dataf(!HEXout[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex4Out|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex4Out|OUT~2 .extended_lut = "off";
defparam \Hex4Out|OUT~2 .lut_mask = 64'h3000300000F300F3;
defparam \Hex4Out|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N57
cyclonev_lcell_comb \Hex4Out|OUT~3 (
// Equation(s):
// \Hex4Out|OUT~3_combout  = ( HEXout[16] & ( (!HEXout[17] & (!HEXout[19] & !HEXout[18])) # (HEXout[17] & ((HEXout[18]))) ) ) # ( !HEXout[16] & ( (!HEXout[19] & (!HEXout[17] & HEXout[18])) # (HEXout[19] & (HEXout[17] & !HEXout[18])) ) )

	.dataa(gnd),
	.datab(!HEXout[19]),
	.datac(!HEXout[17]),
	.datad(!HEXout[18]),
	.datae(gnd),
	.dataf(!HEXout[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex4Out|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex4Out|OUT~3 .extended_lut = "off";
defparam \Hex4Out|OUT~3 .lut_mask = 64'h03C003C0C00FC00F;
defparam \Hex4Out|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N42
cyclonev_lcell_comb \Hex4Out|OUT~4 (
// Equation(s):
// \Hex4Out|OUT~4_combout  = ( HEXout[19] & ( (HEXout[16] & (!HEXout[17] & !HEXout[18])) ) ) # ( !HEXout[19] & ( ((!HEXout[17] & HEXout[18])) # (HEXout[16]) ) )

	.dataa(!HEXout[16]),
	.datab(!HEXout[17]),
	.datac(gnd),
	.datad(!HEXout[18]),
	.datae(gnd),
	.dataf(!HEXout[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex4Out|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex4Out|OUT~4 .extended_lut = "off";
defparam \Hex4Out|OUT~4 .lut_mask = 64'h55DD55DD44004400;
defparam \Hex4Out|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N27
cyclonev_lcell_comb \Hex4Out|OUT~5 (
// Equation(s):
// \Hex4Out|OUT~5_combout  = ( HEXout[16] & ( !HEXout[19] $ (((!HEXout[17] & HEXout[18]))) ) ) # ( !HEXout[16] & ( (HEXout[17] & (!HEXout[19] & !HEXout[18])) ) )

	.dataa(gnd),
	.datab(!HEXout[17]),
	.datac(!HEXout[19]),
	.datad(!HEXout[18]),
	.datae(gnd),
	.dataf(!HEXout[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex4Out|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex4Out|OUT~5 .extended_lut = "off";
defparam \Hex4Out|OUT~5 .lut_mask = 64'h30003000F03CF03C;
defparam \Hex4Out|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N54
cyclonev_lcell_comb \Hex4Out|OUT~6 (
// Equation(s):
// \Hex4Out|OUT~6_combout  = ( HEXout[17] & ( (!HEXout[16]) # ((!HEXout[18]) # (HEXout[19])) ) ) # ( !HEXout[17] & ( (!HEXout[19] & ((HEXout[18]))) # (HEXout[19] & ((!HEXout[18]) # (HEXout[16]))) ) )

	.dataa(!HEXout[16]),
	.datab(!HEXout[19]),
	.datac(gnd),
	.datad(!HEXout[18]),
	.datae(gnd),
	.dataf(!HEXout[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex4Out|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex4Out|OUT~6 .extended_lut = "off";
defparam \Hex4Out|OUT~6 .lut_mask = 64'h33DD33DDFFBBFFBB;
defparam \Hex4Out|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N0
cyclonev_lcell_comb \Mux40~2 (
// Equation(s):
// \Mux40~2_combout  = ( \regs[8][20]~q  & ( \regs[11][20]~q  & ( (!\IR[0]~DUPLICATE_q  & (((IR[1])) # (\regs[9][20]~q ))) # (\IR[0]~DUPLICATE_q  & (((!IR[1]) # (\regs[10][20]~q )))) ) ) ) # ( !\regs[8][20]~q  & ( \regs[11][20]~q  & ( (!\IR[0]~DUPLICATE_q  & 
// (((IR[1])) # (\regs[9][20]~q ))) # (\IR[0]~DUPLICATE_q  & (((\regs[10][20]~q  & IR[1])))) ) ) ) # ( \regs[8][20]~q  & ( !\regs[11][20]~q  & ( (!\IR[0]~DUPLICATE_q  & (\regs[9][20]~q  & ((!IR[1])))) # (\IR[0]~DUPLICATE_q  & (((!IR[1]) # (\regs[10][20]~q 
// )))) ) ) ) # ( !\regs[8][20]~q  & ( !\regs[11][20]~q  & ( (!\IR[0]~DUPLICATE_q  & (\regs[9][20]~q  & ((!IR[1])))) # (\IR[0]~DUPLICATE_q  & (((\regs[10][20]~q  & IR[1])))) ) ) )

	.dataa(!\IR[0]~DUPLICATE_q ),
	.datab(!\regs[9][20]~q ),
	.datac(!\regs[10][20]~q ),
	.datad(!IR[1]),
	.datae(!\regs[8][20]~q ),
	.dataf(!\regs[11][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux40~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux40~2 .extended_lut = "off";
defparam \Mux40~2 .lut_mask = 64'h2205770522AF77AF;
defparam \Mux40~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N36
cyclonev_lcell_comb \Mux40~3 (
// Equation(s):
// \Mux40~3_combout  = ( \regs[14][20]~q  & ( \IR[0]~DUPLICATE_q  & ( (\regs[12][20]~q ) # (IR[1]) ) ) ) # ( !\regs[14][20]~q  & ( \IR[0]~DUPLICATE_q  & ( (!IR[1] & \regs[12][20]~q ) ) ) ) # ( \regs[14][20]~q  & ( !\IR[0]~DUPLICATE_q  & ( (!IR[1] & 
// ((\regs[13][20]~q ))) # (IR[1] & (\regs[15][20]~q )) ) ) ) # ( !\regs[14][20]~q  & ( !\IR[0]~DUPLICATE_q  & ( (!IR[1] & ((\regs[13][20]~q ))) # (IR[1] & (\regs[15][20]~q )) ) ) )

	.dataa(!\regs[15][20]~q ),
	.datab(!IR[1]),
	.datac(!\regs[12][20]~q ),
	.datad(!\regs[13][20]~q ),
	.datae(!\regs[14][20]~q ),
	.dataf(!\IR[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux40~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux40~3 .extended_lut = "off";
defparam \Mux40~3 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \Mux40~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N36
cyclonev_lcell_comb \Mux40~1 (
// Equation(s):
// \Mux40~1_combout  = ( \regs[5][20]~q  & ( IR[1] & ( (!\IR[0]~DUPLICATE_q  & (\regs[7][20]~q )) # (\IR[0]~DUPLICATE_q  & ((\regs[6][20]~q ))) ) ) ) # ( !\regs[5][20]~q  & ( IR[1] & ( (!\IR[0]~DUPLICATE_q  & (\regs[7][20]~q )) # (\IR[0]~DUPLICATE_q  & 
// ((\regs[6][20]~q ))) ) ) ) # ( \regs[5][20]~q  & ( !IR[1] & ( (!\IR[0]~DUPLICATE_q ) # (\regs[4][20]~q ) ) ) ) # ( !\regs[5][20]~q  & ( !IR[1] & ( (\IR[0]~DUPLICATE_q  & \regs[4][20]~q ) ) ) )

	.dataa(!\IR[0]~DUPLICATE_q ),
	.datab(!\regs[7][20]~q ),
	.datac(!\regs[6][20]~q ),
	.datad(!\regs[4][20]~q ),
	.datae(!\regs[5][20]~q ),
	.dataf(!IR[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux40~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux40~1 .extended_lut = "off";
defparam \Mux40~1 .lut_mask = 64'h0055AAFF27272727;
defparam \Mux40~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N36
cyclonev_lcell_comb \Mux40~0 (
// Equation(s):
// \Mux40~0_combout  = ( \regs[3][20]~q  & ( IR[1] & ( (!\IR[0]~DUPLICATE_q ) # (\regs[2][20]~q ) ) ) ) # ( !\regs[3][20]~q  & ( IR[1] & ( (\regs[2][20]~q  & \IR[0]~DUPLICATE_q ) ) ) ) # ( \regs[3][20]~q  & ( !IR[1] & ( (!\IR[0]~DUPLICATE_q  & 
// (\regs[1][20]~q )) # (\IR[0]~DUPLICATE_q  & ((\regs[0][20]~q ))) ) ) ) # ( !\regs[3][20]~q  & ( !IR[1] & ( (!\IR[0]~DUPLICATE_q  & (\regs[1][20]~q )) # (\IR[0]~DUPLICATE_q  & ((\regs[0][20]~q ))) ) ) )

	.dataa(!\regs[2][20]~q ),
	.datab(!\regs[1][20]~q ),
	.datac(!\regs[0][20]~q ),
	.datad(!\IR[0]~DUPLICATE_q ),
	.datae(!\regs[3][20]~q ),
	.dataf(!IR[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux40~0 .extended_lut = "off";
defparam \Mux40~0 .lut_mask = 64'h330F330F0055FF55;
defparam \Mux40~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N54
cyclonev_lcell_comb \Mux40~4 (
// Equation(s):
// \Mux40~4_combout  = ( \Mux40~1_combout  & ( \Mux40~0_combout  & ( ((!IR[2] & ((\Mux40~3_combout ))) # (IR[2] & (\Mux40~2_combout ))) # (\IR[3]~DUPLICATE_q ) ) ) ) # ( !\Mux40~1_combout  & ( \Mux40~0_combout  & ( (!\IR[3]~DUPLICATE_q  & ((!IR[2] & 
// ((\Mux40~3_combout ))) # (IR[2] & (\Mux40~2_combout )))) # (\IR[3]~DUPLICATE_q  & (((IR[2])))) ) ) ) # ( \Mux40~1_combout  & ( !\Mux40~0_combout  & ( (!\IR[3]~DUPLICATE_q  & ((!IR[2] & ((\Mux40~3_combout ))) # (IR[2] & (\Mux40~2_combout )))) # 
// (\IR[3]~DUPLICATE_q  & (((!IR[2])))) ) ) ) # ( !\Mux40~1_combout  & ( !\Mux40~0_combout  & ( (!\IR[3]~DUPLICATE_q  & ((!IR[2] & ((\Mux40~3_combout ))) # (IR[2] & (\Mux40~2_combout )))) ) ) )

	.dataa(!\Mux40~2_combout ),
	.datab(!\IR[3]~DUPLICATE_q ),
	.datac(!IR[2]),
	.datad(!\Mux40~3_combout ),
	.datae(!\Mux40~1_combout ),
	.dataf(!\Mux40~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux40~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux40~4 .extended_lut = "off";
defparam \Mux40~4 .lut_mask = 64'h04C434F407C737F7;
defparam \Mux40~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N50
dffeas \HEXout[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux40~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEXout[20]),
	.prn(vcc));
// synopsys translate_off
defparam \HEXout[20] .is_wysiwyg = "true";
defparam \HEXout[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y14_N30
cyclonev_lcell_comb \Mux37~2 (
// Equation(s):
// \Mux37~2_combout  = ( \regs[10][23]~q  & ( \regs[6][23]~q  & ( (!IR[2] & (((IR[3]) # (\regs[14][23]~q )))) # (IR[2] & (((!IR[3])) # (\regs[2][23]~q ))) ) ) ) # ( !\regs[10][23]~q  & ( \regs[6][23]~q  & ( (!IR[2] & (((IR[3]) # (\regs[14][23]~q )))) # 
// (IR[2] & (\regs[2][23]~q  & ((IR[3])))) ) ) ) # ( \regs[10][23]~q  & ( !\regs[6][23]~q  & ( (!IR[2] & (((\regs[14][23]~q  & !IR[3])))) # (IR[2] & (((!IR[3])) # (\regs[2][23]~q ))) ) ) ) # ( !\regs[10][23]~q  & ( !\regs[6][23]~q  & ( (!IR[2] & 
// (((\regs[14][23]~q  & !IR[3])))) # (IR[2] & (\regs[2][23]~q  & ((IR[3])))) ) ) )

	.dataa(!IR[2]),
	.datab(!\regs[2][23]~q ),
	.datac(!\regs[14][23]~q ),
	.datad(!IR[3]),
	.datae(!\regs[10][23]~q ),
	.dataf(!\regs[6][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux37~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux37~2 .extended_lut = "off";
defparam \Mux37~2 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \Mux37~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y15_N51
cyclonev_lcell_comb \Mux37~3 (
// Equation(s):
// \Mux37~3_combout  = ( \regs[15][23]~q  & ( \regs[11][23]~q  & ( (!IR[3]) # ((!IR[2] & (\regs[7][23]~q )) # (IR[2] & ((\regs[3][23]~q )))) ) ) ) # ( !\regs[15][23]~q  & ( \regs[11][23]~q  & ( (!IR[3] & (((IR[2])))) # (IR[3] & ((!IR[2] & (\regs[7][23]~q )) 
// # (IR[2] & ((\regs[3][23]~q ))))) ) ) ) # ( \regs[15][23]~q  & ( !\regs[11][23]~q  & ( (!IR[3] & (((!IR[2])))) # (IR[3] & ((!IR[2] & (\regs[7][23]~q )) # (IR[2] & ((\regs[3][23]~q ))))) ) ) ) # ( !\regs[15][23]~q  & ( !\regs[11][23]~q  & ( (IR[3] & 
// ((!IR[2] & (\regs[7][23]~q )) # (IR[2] & ((\regs[3][23]~q ))))) ) ) )

	.dataa(!\regs[7][23]~q ),
	.datab(!\regs[3][23]~q ),
	.datac(!IR[3]),
	.datad(!IR[2]),
	.datae(!\regs[15][23]~q ),
	.dataf(!\regs[11][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux37~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux37~3 .extended_lut = "off";
defparam \Mux37~3 .lut_mask = 64'h0503F50305F3F5F3;
defparam \Mux37~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N6
cyclonev_lcell_comb \Mux37~0 (
// Equation(s):
// \Mux37~0_combout  = ( \regs[4][23]~q  & ( \regs[0][23]~q  & ( ((!IR[2] & (\regs[12][23]~q )) # (IR[2] & ((\regs[8][23]~q )))) # (\IR[3]~DUPLICATE_q ) ) ) ) # ( !\regs[4][23]~q  & ( \regs[0][23]~q  & ( (!\IR[3]~DUPLICATE_q  & ((!IR[2] & (\regs[12][23]~q )) 
// # (IR[2] & ((\regs[8][23]~q ))))) # (\IR[3]~DUPLICATE_q  & (((IR[2])))) ) ) ) # ( \regs[4][23]~q  & ( !\regs[0][23]~q  & ( (!\IR[3]~DUPLICATE_q  & ((!IR[2] & (\regs[12][23]~q )) # (IR[2] & ((\regs[8][23]~q ))))) # (\IR[3]~DUPLICATE_q  & (((!IR[2])))) ) ) 
// ) # ( !\regs[4][23]~q  & ( !\regs[0][23]~q  & ( (!\IR[3]~DUPLICATE_q  & ((!IR[2] & (\regs[12][23]~q )) # (IR[2] & ((\regs[8][23]~q ))))) ) ) )

	.dataa(!\IR[3]~DUPLICATE_q ),
	.datab(!\regs[12][23]~q ),
	.datac(!\regs[8][23]~q ),
	.datad(!IR[2]),
	.datae(!\regs[4][23]~q ),
	.dataf(!\regs[0][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux37~0 .extended_lut = "off";
defparam \Mux37~0 .lut_mask = 64'h220A770A225F775F;
defparam \Mux37~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N24
cyclonev_lcell_comb \Mux37~1 (
// Equation(s):
// \Mux37~1_combout  = ( \regs[5][23]~q  & ( \IR[3]~DUPLICATE_q  & ( (!IR[2]) # (\regs[1][23]~q ) ) ) ) # ( !\regs[5][23]~q  & ( \IR[3]~DUPLICATE_q  & ( (IR[2] & \regs[1][23]~q ) ) ) ) # ( \regs[5][23]~q  & ( !\IR[3]~DUPLICATE_q  & ( (!IR[2] & 
// ((\regs[13][23]~q ))) # (IR[2] & (\regs[9][23]~q )) ) ) ) # ( !\regs[5][23]~q  & ( !\IR[3]~DUPLICATE_q  & ( (!IR[2] & ((\regs[13][23]~q ))) # (IR[2] & (\regs[9][23]~q )) ) ) )

	.dataa(!\regs[9][23]~q ),
	.datab(!IR[2]),
	.datac(!\regs[13][23]~q ),
	.datad(!\regs[1][23]~q ),
	.datae(!\regs[5][23]~q ),
	.dataf(!\IR[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux37~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux37~1 .extended_lut = "off";
defparam \Mux37~1 .lut_mask = 64'h1D1D1D1D0033CCFF;
defparam \Mux37~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N42
cyclonev_lcell_comb \Mux37~4 (
// Equation(s):
// \Mux37~4_combout  = ( \Mux37~0_combout  & ( \Mux37~1_combout  & ( (!IR[1]) # ((!\IR[0]~DUPLICATE_q  & ((\Mux37~3_combout ))) # (\IR[0]~DUPLICATE_q  & (\Mux37~2_combout ))) ) ) ) # ( !\Mux37~0_combout  & ( \Mux37~1_combout  & ( (!IR[1] & 
// (((!\IR[0]~DUPLICATE_q )))) # (IR[1] & ((!\IR[0]~DUPLICATE_q  & ((\Mux37~3_combout ))) # (\IR[0]~DUPLICATE_q  & (\Mux37~2_combout )))) ) ) ) # ( \Mux37~0_combout  & ( !\Mux37~1_combout  & ( (!IR[1] & (((\IR[0]~DUPLICATE_q )))) # (IR[1] & 
// ((!\IR[0]~DUPLICATE_q  & ((\Mux37~3_combout ))) # (\IR[0]~DUPLICATE_q  & (\Mux37~2_combout )))) ) ) ) # ( !\Mux37~0_combout  & ( !\Mux37~1_combout  & ( (IR[1] & ((!\IR[0]~DUPLICATE_q  & ((\Mux37~3_combout ))) # (\IR[0]~DUPLICATE_q  & (\Mux37~2_combout 
// )))) ) ) )

	.dataa(!\Mux37~2_combout ),
	.datab(!IR[1]),
	.datac(!\IR[0]~DUPLICATE_q ),
	.datad(!\Mux37~3_combout ),
	.datae(!\Mux37~0_combout ),
	.dataf(!\Mux37~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux37~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux37~4 .extended_lut = "off";
defparam \Mux37~4 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \Mux37~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N44
dffeas \HEXout[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux37~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEXout[23]),
	.prn(vcc));
// synopsys translate_off
defparam \HEXout[23] .is_wysiwyg = "true";
defparam \HEXout[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N50
dffeas \regs[4][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[22]~11_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][22] .is_wysiwyg = "true";
defparam \regs[4][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N48
cyclonev_lcell_comb \Mux38~1 (
// Equation(s):
// \Mux38~1_combout  = ( \regs[5][22]~q  & ( IR[1] & ( (!\IR[0]~DUPLICATE_q  & ((\regs[7][22]~q ))) # (\IR[0]~DUPLICATE_q  & (\regs[6][22]~q )) ) ) ) # ( !\regs[5][22]~q  & ( IR[1] & ( (!\IR[0]~DUPLICATE_q  & ((\regs[7][22]~q ))) # (\IR[0]~DUPLICATE_q  & 
// (\regs[6][22]~q )) ) ) ) # ( \regs[5][22]~q  & ( !IR[1] & ( (!\IR[0]~DUPLICATE_q ) # (\regs[4][22]~q ) ) ) ) # ( !\regs[5][22]~q  & ( !IR[1] & ( (\regs[4][22]~q  & \IR[0]~DUPLICATE_q ) ) ) )

	.dataa(!\regs[6][22]~q ),
	.datab(!\regs[4][22]~q ),
	.datac(!\IR[0]~DUPLICATE_q ),
	.datad(!\regs[7][22]~q ),
	.datae(!\regs[5][22]~q ),
	.dataf(!IR[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux38~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux38~1 .extended_lut = "off";
defparam \Mux38~1 .lut_mask = 64'h0303F3F305F505F5;
defparam \Mux38~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N57
cyclonev_lcell_comb \Mux38~2 (
// Equation(s):
// \Mux38~2_combout  = ( \regs[10][22]~q  & ( \IR[0]~DUPLICATE_q  & ( (IR[1]) # (\regs[8][22]~q ) ) ) ) # ( !\regs[10][22]~q  & ( \IR[0]~DUPLICATE_q  & ( (\regs[8][22]~q  & !IR[1]) ) ) ) # ( \regs[10][22]~q  & ( !\IR[0]~DUPLICATE_q  & ( (!IR[1] & 
// ((\regs[9][22]~q ))) # (IR[1] & (\regs[11][22]~q )) ) ) ) # ( !\regs[10][22]~q  & ( !\IR[0]~DUPLICATE_q  & ( (!IR[1] & ((\regs[9][22]~q ))) # (IR[1] & (\regs[11][22]~q )) ) ) )

	.dataa(!\regs[11][22]~q ),
	.datab(!\regs[9][22]~q ),
	.datac(!\regs[8][22]~q ),
	.datad(!IR[1]),
	.datae(!\regs[10][22]~q ),
	.dataf(!\IR[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux38~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux38~2 .extended_lut = "off";
defparam \Mux38~2 .lut_mask = 64'h335533550F000FFF;
defparam \Mux38~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y15_N48
cyclonev_lcell_comb \Mux38~0 (
// Equation(s):
// \Mux38~0_combout  = ( \regs[1][22]~q  & ( IR[1] & ( (!IR[0] & (\regs[3][22]~q )) # (IR[0] & ((\regs[2][22]~q ))) ) ) ) # ( !\regs[1][22]~q  & ( IR[1] & ( (!IR[0] & (\regs[3][22]~q )) # (IR[0] & ((\regs[2][22]~q ))) ) ) ) # ( \regs[1][22]~q  & ( !IR[1] & ( 
// (!IR[0]) # (\regs[0][22]~q ) ) ) ) # ( !\regs[1][22]~q  & ( !IR[1] & ( (IR[0] & \regs[0][22]~q ) ) ) )

	.dataa(!IR[0]),
	.datab(!\regs[0][22]~q ),
	.datac(!\regs[3][22]~q ),
	.datad(!\regs[2][22]~q ),
	.datae(!\regs[1][22]~q ),
	.dataf(!IR[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux38~0 .extended_lut = "off";
defparam \Mux38~0 .lut_mask = 64'h1111BBBB0A5F0A5F;
defparam \Mux38~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y15_N18
cyclonev_lcell_comb \Mux38~3 (
// Equation(s):
// \Mux38~3_combout  = ( \regs[15][22]~q  & ( IR[0] & ( (!IR[1] & (\regs[12][22]~q )) # (IR[1] & ((\regs[14][22]~q ))) ) ) ) # ( !\regs[15][22]~q  & ( IR[0] & ( (!IR[1] & (\regs[12][22]~q )) # (IR[1] & ((\regs[14][22]~q ))) ) ) ) # ( \regs[15][22]~q  & ( 
// !IR[0] & ( (\regs[13][22]~q ) # (IR[1]) ) ) ) # ( !\regs[15][22]~q  & ( !IR[0] & ( (!IR[1] & \regs[13][22]~q ) ) ) )

	.dataa(!\regs[12][22]~q ),
	.datab(!IR[1]),
	.datac(!\regs[13][22]~q ),
	.datad(!\regs[14][22]~q ),
	.datae(!\regs[15][22]~q ),
	.dataf(!IR[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux38~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux38~3 .extended_lut = "off";
defparam \Mux38~3 .lut_mask = 64'h0C0C3F3F44774477;
defparam \Mux38~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N36
cyclonev_lcell_comb \Mux38~4 (
// Equation(s):
// \Mux38~4_combout  = ( IR[2] & ( \Mux38~3_combout  & ( (!IR[3] & (\Mux38~2_combout )) # (IR[3] & ((\Mux38~0_combout ))) ) ) ) # ( !IR[2] & ( \Mux38~3_combout  & ( (!IR[3]) # (\Mux38~1_combout ) ) ) ) # ( IR[2] & ( !\Mux38~3_combout  & ( (!IR[3] & 
// (\Mux38~2_combout )) # (IR[3] & ((\Mux38~0_combout ))) ) ) ) # ( !IR[2] & ( !\Mux38~3_combout  & ( (\Mux38~1_combout  & IR[3]) ) ) )

	.dataa(!\Mux38~1_combout ),
	.datab(!IR[3]),
	.datac(!\Mux38~2_combout ),
	.datad(!\Mux38~0_combout ),
	.datae(!IR[2]),
	.dataf(!\Mux38~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux38~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux38~4 .extended_lut = "off";
defparam \Mux38~4 .lut_mask = 64'h11110C3FDDDD0C3F;
defparam \Mux38~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N38
dffeas \HEXout[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux38~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEXout[22]),
	.prn(vcc));
// synopsys translate_off
defparam \HEXout[22] .is_wysiwyg = "true";
defparam \HEXout[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N14
dffeas \regs[0][21]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[21]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][21]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[0][21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N54
cyclonev_lcell_comb \Mux39~0 (
// Equation(s):
// \Mux39~0_combout  = ( \regs[4][21]~q  & ( \regs[12][21]~q  & ( (!IR[2]) # ((!\IR[3]~DUPLICATE_q  & (\regs[8][21]~q )) # (\IR[3]~DUPLICATE_q  & ((\regs[0][21]~DUPLICATE_q )))) ) ) ) # ( !\regs[4][21]~q  & ( \regs[12][21]~q  & ( (!IR[2] & 
// (!\IR[3]~DUPLICATE_q )) # (IR[2] & ((!\IR[3]~DUPLICATE_q  & (\regs[8][21]~q )) # (\IR[3]~DUPLICATE_q  & ((\regs[0][21]~DUPLICATE_q ))))) ) ) ) # ( \regs[4][21]~q  & ( !\regs[12][21]~q  & ( (!IR[2] & (\IR[3]~DUPLICATE_q )) # (IR[2] & ((!\IR[3]~DUPLICATE_q  
// & (\regs[8][21]~q )) # (\IR[3]~DUPLICATE_q  & ((\regs[0][21]~DUPLICATE_q ))))) ) ) ) # ( !\regs[4][21]~q  & ( !\regs[12][21]~q  & ( (IR[2] & ((!\IR[3]~DUPLICATE_q  & (\regs[8][21]~q )) # (\IR[3]~DUPLICATE_q  & ((\regs[0][21]~DUPLICATE_q ))))) ) ) )

	.dataa(!IR[2]),
	.datab(!\IR[3]~DUPLICATE_q ),
	.datac(!\regs[8][21]~q ),
	.datad(!\regs[0][21]~DUPLICATE_q ),
	.datae(!\regs[4][21]~q ),
	.dataf(!\regs[12][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux39~0 .extended_lut = "off";
defparam \Mux39~0 .lut_mask = 64'h041526378C9DAEBF;
defparam \Mux39~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y18_N47
dffeas \regs[3][21]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[21]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][21]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[3][21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N18
cyclonev_lcell_comb \Mux39~3 (
// Equation(s):
// \Mux39~3_combout  = ( \regs[15][21]~q  & ( \regs[11][21]~q  & ( (!IR[3]) # ((!IR[2] & ((\regs[7][21]~q ))) # (IR[2] & (\regs[3][21]~DUPLICATE_q ))) ) ) ) # ( !\regs[15][21]~q  & ( \regs[11][21]~q  & ( (!IR[3] & (((IR[2])))) # (IR[3] & ((!IR[2] & 
// ((\regs[7][21]~q ))) # (IR[2] & (\regs[3][21]~DUPLICATE_q )))) ) ) ) # ( \regs[15][21]~q  & ( !\regs[11][21]~q  & ( (!IR[3] & (((!IR[2])))) # (IR[3] & ((!IR[2] & ((\regs[7][21]~q ))) # (IR[2] & (\regs[3][21]~DUPLICATE_q )))) ) ) ) # ( !\regs[15][21]~q  & 
// ( !\regs[11][21]~q  & ( (IR[3] & ((!IR[2] & ((\regs[7][21]~q ))) # (IR[2] & (\regs[3][21]~DUPLICATE_q )))) ) ) )

	.dataa(!\regs[3][21]~DUPLICATE_q ),
	.datab(!IR[3]),
	.datac(!IR[2]),
	.datad(!\regs[7][21]~q ),
	.datae(!\regs[15][21]~q ),
	.dataf(!\regs[11][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux39~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux39~3 .extended_lut = "off";
defparam \Mux39~3 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \Mux39~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N45
cyclonev_lcell_comb \Mux39~2 (
// Equation(s):
// \Mux39~2_combout  = ( \regs[10][21]~q  & ( \regs[2][21]~q  & ( ((!IR[3] & (\regs[14][21]~q )) # (IR[3] & ((\regs[6][21]~q )))) # (IR[2]) ) ) ) # ( !\regs[10][21]~q  & ( \regs[2][21]~q  & ( (!IR[2] & ((!IR[3] & (\regs[14][21]~q )) # (IR[3] & 
// ((\regs[6][21]~q ))))) # (IR[2] & (IR[3])) ) ) ) # ( \regs[10][21]~q  & ( !\regs[2][21]~q  & ( (!IR[2] & ((!IR[3] & (\regs[14][21]~q )) # (IR[3] & ((\regs[6][21]~q ))))) # (IR[2] & (!IR[3])) ) ) ) # ( !\regs[10][21]~q  & ( !\regs[2][21]~q  & ( (!IR[2] & 
// ((!IR[3] & (\regs[14][21]~q )) # (IR[3] & ((\regs[6][21]~q ))))) ) ) )

	.dataa(!IR[2]),
	.datab(!IR[3]),
	.datac(!\regs[14][21]~q ),
	.datad(!\regs[6][21]~q ),
	.datae(!\regs[10][21]~q ),
	.dataf(!\regs[2][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux39~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux39~2 .extended_lut = "off";
defparam \Mux39~2 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \Mux39~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N54
cyclonev_lcell_comb \Mux39~1 (
// Equation(s):
// \Mux39~1_combout  = ( \regs[5][21]~q  & ( IR[3] & ( (!IR[2]) # (\regs[1][21]~q ) ) ) ) # ( !\regs[5][21]~q  & ( IR[3] & ( (\regs[1][21]~q  & IR[2]) ) ) ) # ( \regs[5][21]~q  & ( !IR[3] & ( (!IR[2] & (\regs[13][21]~q )) # (IR[2] & ((\regs[9][21]~q ))) ) ) 
// ) # ( !\regs[5][21]~q  & ( !IR[3] & ( (!IR[2] & (\regs[13][21]~q )) # (IR[2] & ((\regs[9][21]~q ))) ) ) )

	.dataa(!\regs[13][21]~q ),
	.datab(!\regs[1][21]~q ),
	.datac(!IR[2]),
	.datad(!\regs[9][21]~q ),
	.datae(!\regs[5][21]~q ),
	.dataf(!IR[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux39~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux39~1 .extended_lut = "off";
defparam \Mux39~1 .lut_mask = 64'h505F505F0303F3F3;
defparam \Mux39~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N6
cyclonev_lcell_comb \Mux39~4 (
// Equation(s):
// \Mux39~4_combout  = ( \Mux39~2_combout  & ( \Mux39~1_combout  & ( (!\IR[0]~DUPLICATE_q  & (((!IR[1]) # (\Mux39~3_combout )))) # (\IR[0]~DUPLICATE_q  & (((IR[1])) # (\Mux39~0_combout ))) ) ) ) # ( !\Mux39~2_combout  & ( \Mux39~1_combout  & ( 
// (!\IR[0]~DUPLICATE_q  & (((!IR[1]) # (\Mux39~3_combout )))) # (\IR[0]~DUPLICATE_q  & (\Mux39~0_combout  & ((!IR[1])))) ) ) ) # ( \Mux39~2_combout  & ( !\Mux39~1_combout  & ( (!\IR[0]~DUPLICATE_q  & (((\Mux39~3_combout  & IR[1])))) # (\IR[0]~DUPLICATE_q  & 
// (((IR[1])) # (\Mux39~0_combout ))) ) ) ) # ( !\Mux39~2_combout  & ( !\Mux39~1_combout  & ( (!\IR[0]~DUPLICATE_q  & (((\Mux39~3_combout  & IR[1])))) # (\IR[0]~DUPLICATE_q  & (\Mux39~0_combout  & ((!IR[1])))) ) ) )

	.dataa(!\IR[0]~DUPLICATE_q ),
	.datab(!\Mux39~0_combout ),
	.datac(!\Mux39~3_combout ),
	.datad(!IR[1]),
	.datae(!\Mux39~2_combout ),
	.dataf(!\Mux39~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux39~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux39~4 .extended_lut = "off";
defparam \Mux39~4 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \Mux39~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N8
dffeas \HEXout[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux39~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEXout[21]),
	.prn(vcc));
// synopsys translate_off
defparam \HEXout[21] .is_wysiwyg = "true";
defparam \HEXout[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N51
cyclonev_lcell_comb \Hex5Out|OUT~0 (
// Equation(s):
// \Hex5Out|OUT~0_combout  = ( HEXout[21] & ( (HEXout[20] & (HEXout[23] & !HEXout[22])) ) ) # ( !HEXout[21] & ( (!HEXout[20] & (!HEXout[23] & HEXout[22])) # (HEXout[20] & (!HEXout[23] $ (HEXout[22]))) ) )

	.dataa(!HEXout[20]),
	.datab(gnd),
	.datac(!HEXout[23]),
	.datad(!HEXout[22]),
	.datae(gnd),
	.dataf(!HEXout[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex5Out|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex5Out|OUT~0 .extended_lut = "off";
defparam \Hex5Out|OUT~0 .lut_mask = 64'h50A550A505000500;
defparam \Hex5Out|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N24
cyclonev_lcell_comb \Hex5Out|OUT~1 (
// Equation(s):
// \Hex5Out|OUT~1_combout  = ( HEXout[21] & ( (!HEXout[20] & ((HEXout[22]))) # (HEXout[20] & (HEXout[23])) ) ) # ( !HEXout[21] & ( (HEXout[22] & (!HEXout[23] $ (!HEXout[20]))) ) )

	.dataa(gnd),
	.datab(!HEXout[23]),
	.datac(!HEXout[20]),
	.datad(!HEXout[22]),
	.datae(gnd),
	.dataf(!HEXout[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex5Out|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex5Out|OUT~1 .extended_lut = "off";
defparam \Hex5Out|OUT~1 .lut_mask = 64'h003C003C03F303F3;
defparam \Hex5Out|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N27
cyclonev_lcell_comb \Hex5Out|OUT~2 (
// Equation(s):
// \Hex5Out|OUT~2_combout  = ( HEXout[20] & ( (HEXout[23] & (HEXout[21] & HEXout[22])) ) ) # ( !HEXout[20] & ( (!HEXout[23] & (HEXout[21] & !HEXout[22])) # (HEXout[23] & ((HEXout[22]))) ) )

	.dataa(gnd),
	.datab(!HEXout[23]),
	.datac(!HEXout[21]),
	.datad(!HEXout[22]),
	.datae(gnd),
	.dataf(!HEXout[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex5Out|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex5Out|OUT~2 .extended_lut = "off";
defparam \Hex5Out|OUT~2 .lut_mask = 64'h0C330C3300030003;
defparam \Hex5Out|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N54
cyclonev_lcell_comb \Hex5Out|OUT~3 (
// Equation(s):
// \Hex5Out|OUT~3_combout  = ( HEXout[22] & ( HEXout[23] & ( (HEXout[20] & HEXout[21]) ) ) ) # ( !HEXout[22] & ( HEXout[23] & ( (!HEXout[20] & HEXout[21]) ) ) ) # ( HEXout[22] & ( !HEXout[23] & ( !HEXout[20] $ (HEXout[21]) ) ) ) # ( !HEXout[22] & ( 
// !HEXout[23] & ( (HEXout[20] & !HEXout[21]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!HEXout[20]),
	.datad(!HEXout[21]),
	.datae(!HEXout[22]),
	.dataf(!HEXout[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex5Out|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex5Out|OUT~3 .extended_lut = "off";
defparam \Hex5Out|OUT~3 .lut_mask = 64'h0F00F00F00F0000F;
defparam \Hex5Out|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N12
cyclonev_lcell_comb \Hex5Out|OUT~4 (
// Equation(s):
// \Hex5Out|OUT~4_combout  = ( !HEXout[22] & ( HEXout[23] & ( (HEXout[20] & !HEXout[21]) ) ) ) # ( HEXout[22] & ( !HEXout[23] & ( (!HEXout[21]) # (HEXout[20]) ) ) ) # ( !HEXout[22] & ( !HEXout[23] & ( HEXout[20] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!HEXout[20]),
	.datad(!HEXout[21]),
	.datae(!HEXout[22]),
	.dataf(!HEXout[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex5Out|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex5Out|OUT~4 .extended_lut = "off";
defparam \Hex5Out|OUT~4 .lut_mask = 64'h0F0FFF0F0F000000;
defparam \Hex5Out|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N30
cyclonev_lcell_comb \Hex5Out|OUT~5 (
// Equation(s):
// \Hex5Out|OUT~5_combout  = ( HEXout[22] & ( HEXout[23] & ( (HEXout[20] & !HEXout[21]) ) ) ) # ( HEXout[22] & ( !HEXout[23] & ( (HEXout[20] & HEXout[21]) ) ) ) # ( !HEXout[22] & ( !HEXout[23] & ( (HEXout[21]) # (HEXout[20]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!HEXout[20]),
	.datad(!HEXout[21]),
	.datae(!HEXout[22]),
	.dataf(!HEXout[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex5Out|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex5Out|OUT~5 .extended_lut = "off";
defparam \Hex5Out|OUT~5 .lut_mask = 64'h0FFF000F00000F00;
defparam \Hex5Out|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N0
cyclonev_lcell_comb \Hex5Out|OUT~6 (
// Equation(s):
// \Hex5Out|OUT~6_combout  = ( HEXout[22] & ( HEXout[23] & ( (HEXout[21]) # (HEXout[20]) ) ) ) # ( !HEXout[22] & ( HEXout[23] ) ) # ( HEXout[22] & ( !HEXout[23] & ( (!HEXout[20]) # (!HEXout[21]) ) ) ) # ( !HEXout[22] & ( !HEXout[23] & ( HEXout[21] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!HEXout[20]),
	.datad(!HEXout[21]),
	.datae(!HEXout[22]),
	.dataf(!HEXout[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex5Out|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex5Out|OUT~6 .extended_lut = "off";
defparam \Hex5Out|OUT~6 .lut_mask = 64'h00FFFFF0FFFF0FFF;
defparam \Hex5Out|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N45
cyclonev_lcell_comb \LEDRout[0]~0 (
// Equation(s):
// \LEDRout[0]~0_combout  = ( \Equal1~3_combout  & ( (!\WideNor0~combout  & (IR[15] & IR[13])) ) )

	.dataa(gnd),
	.datab(!\WideNor0~combout ),
	.datac(!IR[15]),
	.datad(!IR[13]),
	.datae(!\Equal1~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDRout[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDRout[0]~0 .extended_lut = "off";
defparam \LEDRout[0]~0 .lut_mask = 64'h0000000C0000000C;
defparam \LEDRout[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y14_N37
dffeas \LEDRout[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux60~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LEDRout[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDRout[0]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDRout[0] .is_wysiwyg = "true";
defparam \LEDRout[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N37
dffeas \LEDRout[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux59~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LEDRout[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDRout[1]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDRout[1] .is_wysiwyg = "true";
defparam \LEDRout[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N32
dffeas \LEDRout[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux58~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LEDRout[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDRout[2]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDRout[2] .is_wysiwyg = "true";
defparam \LEDRout[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N37
dffeas \LEDRout[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux57~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LEDRout[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDRout[3]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDRout[3] .is_wysiwyg = "true";
defparam \LEDRout[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N46
dffeas \LEDRout[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux56~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LEDRout[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDRout[4]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDRout[4] .is_wysiwyg = "true";
defparam \LEDRout[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N10
dffeas \LEDRout[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux55~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LEDRout[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDRout[5]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDRout[5] .is_wysiwyg = "true";
defparam \LEDRout[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N12
cyclonev_lcell_comb \LEDRout[6]~feeder (
// Equation(s):
// \LEDRout[6]~feeder_combout  = ( \Mux54~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux54~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDRout[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDRout[6]~feeder .extended_lut = "off";
defparam \LEDRout[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LEDRout[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y14_N13
dffeas \LEDRout[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LEDRout[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LEDRout[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDRout[6]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDRout[6] .is_wysiwyg = "true";
defparam \LEDRout[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N14
dffeas \LEDRout[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux53~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LEDRout[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDRout[7]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDRout[7] .is_wysiwyg = "true";
defparam \LEDRout[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N28
dffeas \LEDRout[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux52~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LEDRout[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDRout[8]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDRout[8] .is_wysiwyg = "true";
defparam \LEDRout[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N58
dffeas \LEDRout[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux51~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LEDRout[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDRout[9]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDRout[9] .is_wysiwyg = "true";
defparam \LEDRout[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N41
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N58
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N18
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N52
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N92
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N75
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
