{
  "Top": "clusterOp",
  "RtlTop": "clusterOp",
  "RtlPrefix": "",
  "RtlSubPrefix": "clusterOp_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "inStream": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_int<32>, 2, 5, 6>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "inStream",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "outStream": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_int<32>, 2, 5, 6>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "outStream",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -display_name=clusterOp",
      "config_export -format=ip_catalog",
      "config_export -output=E:\/Github\/CoDesign-Project\/Project_Update_2",
      "config_export -rtl=verilog",
      "config_export -vivado_clock=10"
    ],
    "DirectiveTcl": ["set_directive_top clusterOp -name clusterOp"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "clusterOp"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "clusterOp",
    "Version": "1.0",
    "DisplayName": "clusterOp",
    "Revision": "2112961552",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_clusterOp_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/cluster.cpp"],
    "Vhdl": [
      "impl\/vhdl\/clusterOp_clusterOp_Pipeline_1.vhd",
      "impl\/vhdl\/clusterOp_clusterOp_Pipeline_VITIS_LOOP_27_1.vhd",
      "impl\/vhdl\/clusterOp_clusterOp_Pipeline_VITIS_LOOP_42_3.vhd",
      "impl\/vhdl\/clusterOp_clusterOp_Pipeline_VITIS_LOOP_67_5.vhd",
      "impl\/vhdl\/clusterOp_clusters_id_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/clusterOp_clusters_members_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/clusterOp_CTRL_BUS_s_axi.vhd",
      "impl\/vhdl\/clusterOp_distances_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/clusterOp_exp_core_32_32_66_s.vhd",
      "impl\/vhdl\/clusterOp_exp_core_32_32_66_s_exp_x_msb_1_table_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/clusterOp_exp_core_32_32_66_s_f_x_msb_2_table_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/clusterOp_exp_core_32_32_66_s_f_x_msb_3_table_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/clusterOp_exp_core_32_32_66_s_f_x_msb_4_table_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/clusterOp_exp_core_32_32_66_s_f_x_msb_5_table_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/clusterOp_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/clusterOp_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/clusterOp_grouped_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/clusterOp_log_99_33_s.vhd",
      "impl\/vhdl\/clusterOp_log_99_33_s_log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V_ROM_AUTbkb.vhd",
      "impl\/vhdl\/clusterOp_log_99_33_s_log_apfixed_reduce_log_inverse_lut_table_array_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/clusterOp_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V_ROM_AUTOcud.vhd",
      "impl\/vhdl\/clusterOp_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V_ROM_AUTOdEe.vhd",
      "impl\/vhdl\/clusterOp_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V_ROM_AUTeOg.vhd",
      "impl\/vhdl\/clusterOp_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V_ROM_AUTfYi.vhd",
      "impl\/vhdl\/clusterOp_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_22_6_64_array_V_ROM_AUTg8j.vhd",
      "impl\/vhdl\/clusterOp_mul_7s_83ns_88_5_1.vhd",
      "impl\/vhdl\/clusterOp_mul_29ns_29ns_58_2_1.vhd",
      "impl\/vhdl\/clusterOp_mul_32ns_8ns_40_2_1.vhd",
      "impl\/vhdl\/clusterOp_mul_51ns_50ns_101_5_1.vhd",
      "impl\/vhdl\/clusterOp_mul_60ns_6ns_66_5_1.vhd",
      "impl\/vhdl\/clusterOp_mul_65ns_6ns_71_5_1.vhd",
      "impl\/vhdl\/clusterOp_mul_67ns_63ns_130_5_1.vhd",
      "impl\/vhdl\/clusterOp_mul_70ns_6ns_76_5_1.vhd",
      "impl\/vhdl\/clusterOp_mul_72ns_68ns_140_5_1.vhd",
      "impl\/vhdl\/clusterOp_mul_75ns_6ns_81_5_1.vhd",
      "impl\/vhdl\/clusterOp_mul_81ns_4ns_85_5_1.vhd",
      "impl\/vhdl\/clusterOp_mul_110s_6ns_110_5_1.vhd",
      "impl\/vhdl\/clusterOp_mul_mul_17s_9ns_17_4_1.vhd",
      "impl\/vhdl\/clusterOp_mul_mul_25ns_8ns_33_4_1.vhd",
      "impl\/vhdl\/clusterOp_pow_32_32_s.vhd",
      "impl\/vhdl\/clusterOp_regslice_both.vhd",
      "impl\/vhdl\/clusterOp_sitofp_32ns_32_6_no_dsp_1.vhd",
      "impl\/vhdl\/clusterOp_sqrt_fixed_32_32_s.vhd",
      "impl\/vhdl\/clusterOp.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/clusterOp_clusterOp_Pipeline_1.v",
      "impl\/verilog\/clusterOp_clusterOp_Pipeline_VITIS_LOOP_27_1.v",
      "impl\/verilog\/clusterOp_clusterOp_Pipeline_VITIS_LOOP_42_3.v",
      "impl\/verilog\/clusterOp_clusterOp_Pipeline_VITIS_LOOP_67_5.v",
      "impl\/verilog\/clusterOp_clusters_id_RAM_AUTO_1R1W.v",
      "impl\/verilog\/clusterOp_clusters_members_RAM_AUTO_1R1W.v",
      "impl\/verilog\/clusterOp_CTRL_BUS_s_axi.v",
      "impl\/verilog\/clusterOp_distances_RAM_AUTO_1R1W.v",
      "impl\/verilog\/clusterOp_exp_core_32_32_66_s.v",
      "impl\/verilog\/clusterOp_exp_core_32_32_66_s_exp_x_msb_1_table_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/clusterOp_exp_core_32_32_66_s_exp_x_msb_1_table_V_ROM_AUTO_1R.v",
      "impl\/verilog\/clusterOp_exp_core_32_32_66_s_f_x_msb_2_table_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/clusterOp_exp_core_32_32_66_s_f_x_msb_2_table_V_ROM_AUTO_1R.v",
      "impl\/verilog\/clusterOp_exp_core_32_32_66_s_f_x_msb_3_table_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/clusterOp_exp_core_32_32_66_s_f_x_msb_3_table_V_ROM_AUTO_1R.v",
      "impl\/verilog\/clusterOp_exp_core_32_32_66_s_f_x_msb_4_table_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/clusterOp_exp_core_32_32_66_s_f_x_msb_4_table_V_ROM_AUTO_1R.v",
      "impl\/verilog\/clusterOp_exp_core_32_32_66_s_f_x_msb_5_table_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/clusterOp_exp_core_32_32_66_s_f_x_msb_5_table_V_ROM_AUTO_1R.v",
      "impl\/verilog\/clusterOp_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/clusterOp_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/clusterOp_grouped_RAM_AUTO_1R1W.v",
      "impl\/verilog\/clusterOp_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/clusterOp_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/clusterOp_log_99_33_s.v",
      "impl\/verilog\/clusterOp_log_99_33_s_log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V_ROM_AUTbkb.dat",
      "impl\/verilog\/clusterOp_log_99_33_s_log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V_ROM_AUTbkb.v",
      "impl\/verilog\/clusterOp_log_99_33_s_log_apfixed_reduce_log_inverse_lut_table_array_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/clusterOp_log_99_33_s_log_apfixed_reduce_log_inverse_lut_table_array_V_ROM_AUTO_1R.v",
      "impl\/verilog\/clusterOp_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V_ROM_AUTOcud.dat",
      "impl\/verilog\/clusterOp_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V_ROM_AUTOcud.v",
      "impl\/verilog\/clusterOp_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V_ROM_AUTOdEe.dat",
      "impl\/verilog\/clusterOp_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V_ROM_AUTOdEe.v",
      "impl\/verilog\/clusterOp_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V_ROM_AUTeOg.dat",
      "impl\/verilog\/clusterOp_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V_ROM_AUTeOg.v",
      "impl\/verilog\/clusterOp_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V_ROM_AUTfYi.dat",
      "impl\/verilog\/clusterOp_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V_ROM_AUTfYi.v",
      "impl\/verilog\/clusterOp_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_22_6_64_array_V_ROM_AUTg8j.dat",
      "impl\/verilog\/clusterOp_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_22_6_64_array_V_ROM_AUTg8j.v",
      "impl\/verilog\/clusterOp_mul_7s_83ns_88_5_1.v",
      "impl\/verilog\/clusterOp_mul_29ns_29ns_58_2_1.v",
      "impl\/verilog\/clusterOp_mul_32ns_8ns_40_2_1.v",
      "impl\/verilog\/clusterOp_mul_51ns_50ns_101_5_1.v",
      "impl\/verilog\/clusterOp_mul_60ns_6ns_66_5_1.v",
      "impl\/verilog\/clusterOp_mul_65ns_6ns_71_5_1.v",
      "impl\/verilog\/clusterOp_mul_67ns_63ns_130_5_1.v",
      "impl\/verilog\/clusterOp_mul_70ns_6ns_76_5_1.v",
      "impl\/verilog\/clusterOp_mul_72ns_68ns_140_5_1.v",
      "impl\/verilog\/clusterOp_mul_75ns_6ns_81_5_1.v",
      "impl\/verilog\/clusterOp_mul_81ns_4ns_85_5_1.v",
      "impl\/verilog\/clusterOp_mul_110s_6ns_110_5_1.v",
      "impl\/verilog\/clusterOp_mul_mul_17s_9ns_17_4_1.v",
      "impl\/verilog\/clusterOp_mul_mul_25ns_8ns_33_4_1.v",
      "impl\/verilog\/clusterOp_pow_32_32_s.v",
      "impl\/verilog\/clusterOp_regslice_both.v",
      "impl\/verilog\/clusterOp_sitofp_32ns_32_6_no_dsp_1.v",
      "impl\/verilog\/clusterOp_sqrt_fixed_32_32_s.v",
      "impl\/verilog\/clusterOp.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/clusterOp_v1_0\/data\/clusterOp.mdd",
      "impl\/misc\/drivers\/clusterOp_v1_0\/data\/clusterOp.tcl",
      "impl\/misc\/drivers\/clusterOp_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/clusterOp_v1_0\/src\/xclusterop.c",
      "impl\/misc\/drivers\/clusterOp_v1_0\/src\/xclusterop.h",
      "impl\/misc\/drivers\/clusterOp_v1_0\/src\/xclusterop_hw.h",
      "impl\/misc\/drivers\/clusterOp_v1_0\/src\/xclusterop_linux.c",
      "impl\/misc\/drivers\/clusterOp_v1_0\/src\/xclusterop_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/clusterOp_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/clusterOp_sitofp_32ns_32_6_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [
      ".debug\/clusterOp.protoinst",
      ".debug\/cluster_lidar_data.protoinst",
      ".debug\/example.protoinst",
      ".debug\/fir.protoinst"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "clusterOp_fcmp_32ns_32ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name clusterOp_fcmp_32ns_32ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "clusterOp_sitofp_32ns_32_6_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name clusterOp_sitofp_32ns_32_6_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_CTRL_BUS": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "4",
      "portPrefix": "s_axi_CTRL_BUS_",
      "paramPrefix": "C_S_AXI_CTRL_BUS_",
      "ports": [
        "s_axi_CTRL_BUS_ARADDR",
        "s_axi_CTRL_BUS_ARREADY",
        "s_axi_CTRL_BUS_ARVALID",
        "s_axi_CTRL_BUS_AWADDR",
        "s_axi_CTRL_BUS_AWREADY",
        "s_axi_CTRL_BUS_AWVALID",
        "s_axi_CTRL_BUS_BREADY",
        "s_axi_CTRL_BUS_BRESP",
        "s_axi_CTRL_BUS_BVALID",
        "s_axi_CTRL_BUS_RDATA",
        "s_axi_CTRL_BUS_RREADY",
        "s_axi_CTRL_BUS_RRESP",
        "s_axi_CTRL_BUS_RVALID",
        "s_axi_CTRL_BUS_WDATA",
        "s_axi_CTRL_BUS_WREADY",
        "s_axi_CTRL_BUS_WSTRB",
        "s_axi_CTRL_BUS_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_CTRL_BUS:inStream:outStream",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "inStream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "inStream_",
      "ports": [
        "inStream_TDATA",
        "inStream_TDEST",
        "inStream_TID",
        "inStream_TKEEP",
        "inStream_TLAST",
        "inStream_TREADY",
        "inStream_TSTRB",
        "inStream_TUSER",
        "inStream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "inStream"
        }]
    },
    "outStream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "outStream_",
      "ports": [
        "outStream_TDATA",
        "outStream_TDEST",
        "outStream_TID",
        "outStream_TKEEP",
        "outStream_TLAST",
        "outStream_TREADY",
        "outStream_TSTRB",
        "outStream_TUSER",
        "outStream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "outStream"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_CTRL_BUS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_BUS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_BUS_AWADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CTRL_BUS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_BUS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_BUS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_CTRL_BUS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CTRL_BUS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_BUS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_BUS_ARADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CTRL_BUS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_BUS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_BUS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_CTRL_BUS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CTRL_BUS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_BUS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_BUS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "inStream_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "inStream_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "inStream_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "inStream_TDEST": {
      "dir": "in",
      "width": "6"
    },
    "inStream_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "inStream_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "inStream_TUSER": {
      "dir": "in",
      "width": "2"
    },
    "inStream_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "inStream_TID": {
      "dir": "in",
      "width": "5"
    },
    "outStream_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "outStream_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "outStream_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "outStream_TDEST": {
      "dir": "out",
      "width": "6"
    },
    "outStream_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "outStream_TSTRB": {
      "dir": "out",
      "width": "4"
    },
    "outStream_TUSER": {
      "dir": "out",
      "width": "2"
    },
    "outStream_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "outStream_TID": {
      "dir": "out",
      "width": "5"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "clusterOp",
      "Instances": [
        {
          "ModuleName": "clusterOp_Pipeline_1",
          "InstanceName": "grp_clusterOp_Pipeline_1_fu_239"
        },
        {
          "ModuleName": "clusterOp_Pipeline_VITIS_LOOP_27_1",
          "InstanceName": "grp_clusterOp_Pipeline_VITIS_LOOP_27_1_fu_245"
        },
        {
          "ModuleName": "clusterOp_Pipeline_VITIS_LOOP_42_3",
          "InstanceName": "grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_264",
          "Instances": [
            {
              "ModuleName": "pow_32_32_s",
              "InstanceName": "grp_pow_32_32_s_fu_177",
              "Instances": [
                {
                  "ModuleName": "log_99_33_s",
                  "InstanceName": "grp_log_99_33_s_fu_73"
                },
                {
                  "ModuleName": "exp_core_32_32_66_s",
                  "InstanceName": "grp_exp_core_32_32_66_s_fu_92"
                }
              ]
            },
            {
              "ModuleName": "pow_32_32_s",
              "InstanceName": "grp_pow_32_32_s_fu_206",
              "Instances": [
                {
                  "ModuleName": "log_99_33_s",
                  "InstanceName": "grp_log_99_33_s_fu_73"
                },
                {
                  "ModuleName": "exp_core_32_32_66_s",
                  "InstanceName": "grp_exp_core_32_32_66_s_fu_92"
                }
              ]
            },
            {
              "ModuleName": "sqrt_fixed_32_32_s",
              "InstanceName": "grp_sqrt_fixed_32_32_s_fu_235"
            }
          ]
        },
        {
          "ModuleName": "clusterOp_Pipeline_VITIS_LOOP_67_5",
          "InstanceName": "grp_clusterOp_Pipeline_VITIS_LOOP_67_5_fu_300"
        }
      ]
    },
    "Info": {
      "clusterOp_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "clusterOp_Pipeline_VITIS_LOOP_27_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "log_99_33_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "exp_core_32_32_66_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pow_32_32_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sqrt_fixed_32_32_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "clusterOp_Pipeline_VITIS_LOOP_42_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "clusterOp_Pipeline_VITIS_LOOP_67_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "clusterOp": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "clusterOp_Pipeline_1": {
        "Latency": {
          "LatencyBest": "362",
          "LatencyAvg": "362",
          "LatencyWorst": "362",
          "PipelineII": "362",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.983"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "360",
            "Latency": "360",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "11",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "52",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "clusterOp_Pipeline_VITIS_LOOP_27_1": {
        "Latency": {
          "LatencyBest": "362",
          "LatencyAvg": "362",
          "LatencyWorst": "362",
          "PipelineII": "362",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.915"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_27_1",
            "TripCount": "360",
            "Latency": "360",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "11",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "65",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "log_99_33_s": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.289"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "2"
          }],
        "Area": {
          "BRAM_18K": "15",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "5",
          "DSP": "21",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "9",
          "FF": "6246",
          "AVAIL_FF": "106400",
          "UTIL_FF": "5",
          "LUT": "4417",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "8",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "exp_core_32_32_66_s": {
        "Latency": {
          "LatencyBest": "23",
          "LatencyAvg": "23",
          "LatencyWorst": "23",
          "PipelineII": "1",
          "PipelineDepth": "24",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.215"
        },
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "2",
          "DSP": "24",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "10",
          "FF": "3094",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "1872",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "pow_32_32_s": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.289"
        },
        "Area": {
          "BRAM_18K": "23",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "8",
          "DSP": "45",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "20",
          "FF": "9497",
          "AVAIL_FF": "106400",
          "UTIL_FF": "8",
          "LUT": "6528",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "12",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "sqrt_fixed_32_32_s": {
        "Latency": {
          "LatencyBest": "7",
          "LatencyAvg": "7",
          "LatencyWorst": "7",
          "PipelineII": "1",
          "PipelineDepth": "8",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.155"
        },
        "Area": {
          "FF": "595",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1354",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "clusterOp_Pipeline_VITIS_LOOP_42_3": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.289"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_42_3",
            "TripCount": "360",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": ""
          }],
        "Area": {
          "BRAM_18K": "46",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "16",
          "DSP": "90",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "40",
          "FF": "19924",
          "AVAIL_FF": "106400",
          "UTIL_FF": "18",
          "LUT": "14851",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "27",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "clusterOp_Pipeline_VITIS_LOOP_67_5": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.361"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_67_5",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "36",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "166",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "clusterOp": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.289"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_33_2",
            "TripCount": "360",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": ""
          },
          {
            "Name": "VITIS_LOOP_66_4",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": ""
          }
        ],
        "Area": {
          "BRAM_18K": "121",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "43",
          "DSP": "91",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "41",
          "FF": "20418",
          "AVAIL_FF": "106400",
          "UTIL_FF": "19",
          "LUT": "15813",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "29",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-03-27 20:52:42 -0400",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
