PPA Report for prio_enc_pipe_stage.v (Module: prio_enc_pipe_stage)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 30
FF Count: 5
IO Count: 39
Cell Count: 153

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 411.91 MHz
Reg-to-Reg Critical Path Delay: 2.542 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
