0.7
2020.2
May 22 2025
00:13:55
D:/Vivado_project/SoC_UART_SPI_I2C/SoC_UART_SPI_I2C.srcs/sim_1/new/tb.v,1756025522,verilog,,,,tb,,,../../../../../SoC_UART_SPI_I2C.ip_user_files/ipstatic;F:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
