{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2026-01-15 23:06:22.686\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.ok_setup\u001b[0m:\u001b[36mcopy_frontpanel_files\u001b[0m:\u001b[36m28\u001b[0m - \u001b[1mFrontPanel SDK Version: 5.3.6\u001b[0m\n"
     ]
    },
    {
     "ename": "PermissionError",
     "evalue": "[Errno 13] Permission denied: 'C:\\\\Users\\\\User/mms_ok/_ok.pyd'",
     "output_type": "error",
     "traceback": [
      "\u001b[1;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[1;31mPermissionError\u001b[0m                           Traceback (most recent call last)",
      "Cell \u001b[1;32mIn[1], line 6\u001b[0m\n\u001b[0;32m      4\u001b[0m \u001b[38;5;28;01mimport\u001b[39;00m \u001b[38;5;21;01mnumpy\u001b[39;00m \u001b[38;5;28;01mas\u001b[39;00m \u001b[38;5;21;01mnp\u001b[39;00m\n\u001b[0;32m      5\u001b[0m \u001b[38;5;28;01mfrom\u001b[39;00m \u001b[38;5;21;01mbitslice\u001b[39;00m \u001b[38;5;28;01mimport\u001b[39;00m Bitslice\n\u001b[1;32m----> 6\u001b[0m \u001b[38;5;28;01mfrom\u001b[39;00m \u001b[38;5;21;01mmms_ok\u001b[39;00m \u001b[38;5;28;01mimport\u001b[39;00m XEM7310\n\u001b[0;32m      7\u001b[0m \u001b[38;5;28;01mfrom\u001b[39;00m \u001b[38;5;21;01mrich\u001b[39;00m\u001b[38;5;21;01m.\u001b[39;00m\u001b[38;5;21;01mconsole\u001b[39;00m \u001b[38;5;28;01mimport\u001b[39;00m Console\n\u001b[0;32m      8\u001b[0m \u001b[38;5;28;01mfrom\u001b[39;00m \u001b[38;5;21;01mrich\u001b[39;00m\u001b[38;5;21;01m.\u001b[39;00m\u001b[38;5;21;01mprogress\u001b[39;00m \u001b[38;5;28;01mimport\u001b[39;00m (\n\u001b[0;32m      9\u001b[0m     BarColumn,\n\u001b[0;32m     10\u001b[0m     Progress,\n\u001b[1;32m   (...)\u001b[0m\n\u001b[0;32m     16\u001b[0m     track,\n\u001b[0;32m     17\u001b[0m )\n",
      "File \u001b[1;32mc:\\Users\\User\\anaconda3\\envs\\ok\\lib\\site-packages\\mms_ok\\__init__.py:5\u001b[0m\n\u001b[0;32m      1\u001b[0m \u001b[38;5;28;01mfrom\u001b[39;00m \u001b[38;5;21;01mloguru\u001b[39;00m \u001b[38;5;28;01mimport\u001b[39;00m logger\n\u001b[0;32m      3\u001b[0m \u001b[38;5;28;01mfrom\u001b[39;00m \u001b[38;5;21;01m.\u001b[39;00m\u001b[38;5;21;01mok_setup\u001b[39;00m \u001b[38;5;28;01mimport\u001b[39;00m copy_frontpanel_files\n\u001b[1;32m----> 5\u001b[0m \u001b[43mcopy_frontpanel_files\u001b[49m\u001b[43m(\u001b[49m\u001b[43m)\u001b[49m\n\u001b[0;32m      7\u001b[0m \u001b[38;5;28;01mtry\u001b[39;00m:\n\u001b[0;32m      8\u001b[0m     \u001b[38;5;28;01mimport\u001b[39;00m \u001b[38;5;21;01mok\u001b[39;00m\n",
      "File \u001b[1;32mc:\\Users\\User\\anaconda3\\envs\\ok\\lib\\site-packages\\mms_ok\\ok_setup.py:37\u001b[0m, in \u001b[0;36mcopy_frontpanel_files\u001b[1;34m()\u001b[0m\n\u001b[0;32m     30\u001b[0m     files \u001b[38;5;241m=\u001b[39m [\n\u001b[0;32m     31\u001b[0m         os\u001b[38;5;241m.\u001b[39mpath\u001b[38;5;241m.\u001b[39mjoin(frontpanel_dir, \u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mAPI/Python/x64/ok.py\u001b[39m\u001b[38;5;124m\"\u001b[39m),\n\u001b[0;32m     32\u001b[0m         os\u001b[38;5;241m.\u001b[39mpath\u001b[38;5;241m.\u001b[39mjoin(frontpanel_dir, \u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mAPI/Python/x64/_ok.pyd\u001b[39m\u001b[38;5;124m\"\u001b[39m),\n\u001b[0;32m     33\u001b[0m         os\u001b[38;5;241m.\u001b[39mpath\u001b[38;5;241m.\u001b[39mjoin(frontpanel_dir, \u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mAPI/lib/x64/okFrontPanel.dll\u001b[39m\u001b[38;5;124m\"\u001b[39m),\n\u001b[0;32m     34\u001b[0m     ]\n\u001b[0;32m     36\u001b[0m     \u001b[38;5;28;01mfor\u001b[39;00m file \u001b[38;5;129;01min\u001b[39;00m files:\n\u001b[1;32m---> 37\u001b[0m         \u001b[43mshutil\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mcopy\u001b[49m\u001b[43m(\u001b[49m\u001b[43msrc\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[43mfile\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mdst\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[43mlib_dir\u001b[49m\u001b[43m)\u001b[49m\n\u001b[0;32m     39\u001b[0m     logger\u001b[38;5;241m.\u001b[39minfo(\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mFrontPanel API ready\u001b[39m\u001b[38;5;124m\"\u001b[39m)\n\u001b[0;32m     40\u001b[0m \u001b[38;5;28;01mexcept\u001b[39;00m \u001b[38;5;167;01mFileNotFoundError\u001b[39;00m:\n",
      "File \u001b[1;32mc:\\Users\\User\\anaconda3\\envs\\ok\\lib\\shutil.py:418\u001b[0m, in \u001b[0;36mcopy\u001b[1;34m(src, dst, follow_symlinks)\u001b[0m\n\u001b[0;32m    416\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m os\u001b[38;5;241m.\u001b[39mpath\u001b[38;5;241m.\u001b[39misdir(dst):\n\u001b[0;32m    417\u001b[0m     dst \u001b[38;5;241m=\u001b[39m os\u001b[38;5;241m.\u001b[39mpath\u001b[38;5;241m.\u001b[39mjoin(dst, os\u001b[38;5;241m.\u001b[39mpath\u001b[38;5;241m.\u001b[39mbasename(src))\n\u001b[1;32m--> 418\u001b[0m \u001b[43mcopyfile\u001b[49m\u001b[43m(\u001b[49m\u001b[43msrc\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mdst\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mfollow_symlinks\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[43mfollow_symlinks\u001b[49m\u001b[43m)\u001b[49m\n\u001b[0;32m    419\u001b[0m copymode(src, dst, follow_symlinks\u001b[38;5;241m=\u001b[39mfollow_symlinks)\n\u001b[0;32m    420\u001b[0m \u001b[38;5;28;01mreturn\u001b[39;00m dst\n",
      "File \u001b[1;32mc:\\Users\\User\\anaconda3\\envs\\ok\\lib\\shutil.py:264\u001b[0m, in \u001b[0;36mcopyfile\u001b[1;34m(src, dst, follow_symlinks)\u001b[0m\n\u001b[0;32m    262\u001b[0m     os\u001b[38;5;241m.\u001b[39msymlink(os\u001b[38;5;241m.\u001b[39mreadlink(src), dst)\n\u001b[0;32m    263\u001b[0m \u001b[38;5;28;01melse\u001b[39;00m:\n\u001b[1;32m--> 264\u001b[0m     \u001b[38;5;28;01mwith\u001b[39;00m \u001b[38;5;28mopen\u001b[39m(src, \u001b[38;5;124m'\u001b[39m\u001b[38;5;124mrb\u001b[39m\u001b[38;5;124m'\u001b[39m) \u001b[38;5;28;01mas\u001b[39;00m fsrc, \u001b[38;5;28;43mopen\u001b[39;49m\u001b[43m(\u001b[49m\u001b[43mdst\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;124;43m'\u001b[39;49m\u001b[38;5;124;43mwb\u001b[39;49m\u001b[38;5;124;43m'\u001b[39;49m\u001b[43m)\u001b[49m \u001b[38;5;28;01mas\u001b[39;00m fdst:\n\u001b[0;32m    265\u001b[0m         \u001b[38;5;66;03m# macOS\u001b[39;00m\n\u001b[0;32m    266\u001b[0m         \u001b[38;5;28;01mif\u001b[39;00m _HAS_FCOPYFILE:\n\u001b[0;32m    267\u001b[0m             \u001b[38;5;28;01mtry\u001b[39;00m:\n",
      "\u001b[1;31mPermissionError\u001b[0m: [Errno 13] Permission denied: 'C:\\\\Users\\\\User/mms_ok/_ok.pyd'"
     ]
    }
   ],
   "source": [
    "import secrets\n",
    "import time\n",
    "\n",
    "import numpy as np\n",
    "from bitslice import Bitslice\n",
    "from mms_ok import XEM7310\n",
    "from rich.console import Console\n",
    "from rich.progress import (\n",
    "    BarColumn,\n",
    "    Progress,\n",
    "    SpinnerColumn,\n",
    "    TaskProgressColumn,\n",
    "    TextColumn,\n",
    "    TimeRemainingColumn,\n",
    "    TransferSpeedColumn,\n",
    "    track,\n",
    ")\n",
    "from rich.table import Table\n",
    "from tqdm import tqdm\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2026-01-15 21:15:59.943\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_validate_bitstream_path\u001b[0m:\u001b[36m117\u001b[0m - \u001b[1mBitstream file: c:\\Users\\User\\measurement_setting\\bitstream\\my_ddr_test.bit\u001b[0m\n",
      "\u001b[32m2026-01-15 21:15:59.944\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_validate_bitstream_path\u001b[0m:\u001b[36m120\u001b[0m - \u001b[1mBitstream date: 2025-04-07 15:00:26\u001b[0m\n",
      "\u001b[32m2026-01-15 21:15:59.950\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_connect\u001b[0m:\u001b[36m147\u001b[0m - \u001b[1mModel        : XEM7310-A75\u001b[0m\n",
      "\u001b[32m2026-01-15 21:15:59.951\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_connect\u001b[0m:\u001b[36m148\u001b[0m - \u001b[1mSerial Number: 1917000Q6P\u001b[0m\n",
      "\u001b[32m2026-01-15 21:15:59.951\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_connect\u001b[0m:\u001b[36m149\u001b[0m - \u001b[1mInterface    : USB 3\u001b[0m\n",
      "\u001b[32m2026-01-15 21:15:59.951\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_connect\u001b[0m:\u001b[36m150\u001b[0m - \u001b[1mUSB Speed    : SUPER\u001b[0m\n",
      "\u001b[32m2026-01-15 21:15:59.952\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_connect\u001b[0m:\u001b[36m151\u001b[0m - \u001b[1mMax Blocksize: 16384\u001b[0m\n",
      "\u001b[32m2026-01-15 21:15:59.952\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_connect\u001b[0m:\u001b[36m152\u001b[0m - \u001b[1mWire Width   : 32\u001b[0m\n",
      "\u001b[32m2026-01-15 21:15:59.952\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_connect\u001b[0m:\u001b[36m153\u001b[0m - \u001b[1mTrigger Width: 32\u001b[0m\n",
      "\u001b[32m2026-01-15 21:15:59.953\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_connect\u001b[0m:\u001b[36m154\u001b[0m - \u001b[1mPipe Width   : 32\u001b[0m\n",
      "\u001b[32m2026-01-15 21:16:00.131\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_configure\u001b[0m:\u001b[36m172\u001b[0m - \u001b[1mInput bitstream file: \"my_ddr_test.bit\" is connected to the device!\u001b[0m\n",
      "\u001b[32m2026-01-15 21:16:00.132\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_configure\u001b[0m:\u001b[36m184\u001b[0m - \u001b[1mFrontPanel is enabled!\u001b[0m\n",
      "\u001b[32m2026-01-15 21:16:00.133\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m__init__\u001b[0m:\u001b[36m85\u001b[0m - \u001b[1mAutoWireIn is enabled!\u001b[0m\n",
      "\u001b[32m2026-01-15 21:16:00.133\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m__init__\u001b[0m:\u001b[36m86\u001b[0m - \u001b[1mAutoWireOut is enabled!\u001b[0m\n",
      "\u001b[32m2026-01-15 21:16:00.134\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m__init__\u001b[0m:\u001b[36m89\u001b[0m - \u001b[1mAutoTriggerOut is enabled!\u001b[0m\n",
      "\u001b[32m2026-01-15 21:16:00.134\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m__init__\u001b[0m:\u001b[36m92\u001b[0m - \u001b[1mFPGA initialized!\n",
      "\u001b[0m\n",
      "\u001b[32m2026-01-15 21:16:00.135\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36mreset\u001b[0m:\u001b[36m264\u001b[0m - \u001b[1mReset Start (1.0s)\u001b[0m\n",
      "\u001b[32m2026-01-15 21:16:01.142\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36mreset\u001b[0m:\u001b[36m272\u001b[0m - \u001b[1mReset End (1.0s)\n",
      "\u001b[0m\n"
     ]
    },
    {
     "data": {
      "application/vnd.jupyter.widget-view+json": {
       "model_id": "a9a6ec0086934fdf9c8654b978bed9b2",
       "version_major": 2,
       "version_minor": 0
      },
      "text/plain": [
       "Output()"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/html": [
       "<pre style=\"white-space:pre;overflow-x:auto;line-height:normal;font-family:Menlo,'DejaVu Sans Mono',consolas,'Courier New',monospace\"></pre>\n"
      ],
      "text/plain": []
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "application/vnd.jupyter.widget-view+json": {
       "model_id": "62f8745ec2c048e1b9cd640be281a23d",
       "version_major": 2,
       "version_minor": 0
      },
      "text/plain": [
       "Output()"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/html": [
       "<pre style=\"white-space:pre;overflow-x:auto;line-height:normal;font-family:Menlo,'DejaVu Sans Mono',consolas,'Courier New',monospace\"></pre>\n"
      ],
      "text/plain": []
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/html": [
       "<pre style=\"white-space:pre;overflow-x:auto;line-height:normal;font-family:Menlo,'DejaVu Sans Mono',consolas,'Courier New',monospace\">\n",
       "\n",
       "</pre>\n"
      ],
      "text/plain": [
       "\n",
       "\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/html": [
       "<pre style=\"white-space:pre;overflow-x:auto;line-height:normal;font-family:Menlo,'DejaVu Sans Mono',consolas,'Courier New',monospace\"><span style=\"font-style: italic\">           DRAM Test Summary           </span>\n",
       "┏━━━━━━━━━━━━━━━━━━━━━┳━━━━━━━━━━━━━━━┓\n",
       "┃<span style=\"font-weight: bold\"> Metric              </span>┃<span style=\"font-weight: bold\">         Value </span>┃\n",
       "┡━━━━━━━━━━━━━━━━━━━━━╇━━━━━━━━━━━━━━━┩\n",
       "│<span style=\"color: #008080; text-decoration-color: #008080\"> Total Addresses     </span>│<span style=\"color: #008000; text-decoration-color: #008000\">        10,000 </span>│\n",
       "│<span style=\"color: #008080; text-decoration-color: #008080\"> Sequential Access   </span>│<span style=\"color: #008000; text-decoration-color: #008000\">            No </span>│\n",
       "│<span style=\"color: #008080; text-decoration-color: #008080\"> Write Transfer Rate </span>│<span style=\"color: #008000; text-decoration-color: #008000\">  116.65 KiB/s </span>│\n",
       "│<span style=\"color: #008080; text-decoration-color: #008080\"> Read Transfer Rate  </span>│<span style=\"color: #008000; text-decoration-color: #008000\">   34.74 KiB/s </span>│\n",
       "│<span style=\"color: #008080; text-decoration-color: #008080\"> Write Duration      </span>│<span style=\"color: #008000; text-decoration-color: #008000\">        2.68 s </span>│\n",
       "│<span style=\"color: #008080; text-decoration-color: #008080\"> Read Duration       </span>│<span style=\"color: #008000; text-decoration-color: #008000\">        4.50 s </span>│\n",
       "│<span style=\"color: #008080; text-decoration-color: #008080\"> Total Bytes Written </span>│<span style=\"color: #008000; text-decoration-color: #008000\">    312.50 KiB </span>│\n",
       "│<span style=\"color: #008080; text-decoration-color: #008080\"> Total Bytes Read    </span>│<span style=\"color: #008000; text-decoration-color: #008000\">    156.25 KiB </span>│\n",
       "│<span style=\"color: #008080; text-decoration-color: #008080\"> Correct Reads       </span>│<span style=\"color: #008000; text-decoration-color: #008000\"> 10,000/10,000 </span>│\n",
       "│<span style=\"color: #008080; text-decoration-color: #008080\"> Success Rate        </span>│<span style=\"color: #008000; text-decoration-color: #008000\">       100.00% </span>│\n",
       "└─────────────────────┴───────────────┘\n",
       "</pre>\n"
      ],
      "text/plain": [
       "\u001b[3m           DRAM Test Summary           \u001b[0m\n",
       "┏━━━━━━━━━━━━━━━━━━━━━┳━━━━━━━━━━━━━━━┓\n",
       "┃\u001b[1m \u001b[0m\u001b[1mMetric             \u001b[0m\u001b[1m \u001b[0m┃\u001b[1m \u001b[0m\u001b[1m        Value\u001b[0m\u001b[1m \u001b[0m┃\n",
       "┡━━━━━━━━━━━━━━━━━━━━━╇━━━━━━━━━━━━━━━┩\n",
       "│\u001b[36m \u001b[0m\u001b[36mTotal Addresses    \u001b[0m\u001b[36m \u001b[0m│\u001b[32m \u001b[0m\u001b[32m       10,000\u001b[0m\u001b[32m \u001b[0m│\n",
       "│\u001b[36m \u001b[0m\u001b[36mSequential Access  \u001b[0m\u001b[36m \u001b[0m│\u001b[32m \u001b[0m\u001b[32m           No\u001b[0m\u001b[32m \u001b[0m│\n",
       "│\u001b[36m \u001b[0m\u001b[36mWrite Transfer Rate\u001b[0m\u001b[36m \u001b[0m│\u001b[32m \u001b[0m\u001b[32m 116.65 KiB/s\u001b[0m\u001b[32m \u001b[0m│\n",
       "│\u001b[36m \u001b[0m\u001b[36mRead Transfer Rate \u001b[0m\u001b[36m \u001b[0m│\u001b[32m \u001b[0m\u001b[32m  34.74 KiB/s\u001b[0m\u001b[32m \u001b[0m│\n",
       "│\u001b[36m \u001b[0m\u001b[36mWrite Duration     \u001b[0m\u001b[36m \u001b[0m│\u001b[32m \u001b[0m\u001b[32m       2.68 s\u001b[0m\u001b[32m \u001b[0m│\n",
       "│\u001b[36m \u001b[0m\u001b[36mRead Duration      \u001b[0m\u001b[36m \u001b[0m│\u001b[32m \u001b[0m\u001b[32m       4.50 s\u001b[0m\u001b[32m \u001b[0m│\n",
       "│\u001b[36m \u001b[0m\u001b[36mTotal Bytes Written\u001b[0m\u001b[36m \u001b[0m│\u001b[32m \u001b[0m\u001b[32m   312.50 KiB\u001b[0m\u001b[32m \u001b[0m│\n",
       "│\u001b[36m \u001b[0m\u001b[36mTotal Bytes Read   \u001b[0m\u001b[36m \u001b[0m│\u001b[32m \u001b[0m\u001b[32m   156.25 KiB\u001b[0m\u001b[32m \u001b[0m│\n",
       "│\u001b[36m \u001b[0m\u001b[36mCorrect Reads      \u001b[0m\u001b[36m \u001b[0m│\u001b[32m \u001b[0m\u001b[32m10,000/10,000\u001b[0m\u001b[32m \u001b[0m│\n",
       "│\u001b[36m \u001b[0m\u001b[36mSuccess Rate       \u001b[0m\u001b[36m \u001b[0m│\u001b[32m \u001b[0m\u001b[32m      100.00%\u001b[0m\u001b[32m \u001b[0m│\n",
       "└─────────────────────┴───────────────┘\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2026-01-15 21:16:10.338\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m__exit__\u001b[0m:\u001b[36m236\u001b[0m - \u001b[1mClosing device\u001b[0m\n",
      "\u001b[32m2026-01-15 21:16:10.338\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m__exit__\u001b[0m:\u001b[36m241\u001b[0m - \u001b[1mDevice closed!\u001b[0m\n"
     ]
    }
   ],
   "source": [
    "\n",
    "console = Console()\n",
    "\n",
    "\n",
    "def format_bytes(bytes):\n",
    "    if bytes < 1024:\n",
    "        return f\"{bytes} B\"\n",
    "    elif bytes < 1024 * 1024:\n",
    "        return f\"{bytes / 1024:.2f} KiB\"\n",
    "    elif bytes < 1024 * 1024 * 1024:\n",
    "        return f\"{bytes / 1024 / 1024:.2f} MiB\"\n",
    "    else:\n",
    "        return f\"{bytes / 1024 / 1024 / 1024:.2f} GiB\"\n",
    "\n",
    "\n",
    "def pack_dram_inst(is_dram: bool, is_read: bool, dram_addr: int, dram_wr_data: str):\n",
    "    inst = Bitslice(value=0, size=256)\n",
    "\n",
    "    if is_read:\n",
    "        inst[128 - 1 : 0] = 0\n",
    "    else:\n",
    "        inst[128 - 1 : 0] = int(dram_wr_data, 16)\n",
    "    inst[154 - 1 : 128] = dram_addr\n",
    "    inst[154] = int(is_read)\n",
    "    inst[155] = int(is_dram)\n",
    "\n",
    "    return format(inst.value, f\"0{256//4}X\")\n",
    "\n",
    "\n",
    "def main(num_addr, sequential=True):\n",
    "    bitstream_path = r\"bitstream/my_ddr_test.bit\"\n",
    "\n",
    "    \"\"\" DATA GEN \"\"\"\n",
    "    data_dict = {}\n",
    "    for addr in range(num_addr):\n",
    "        data_dict[addr] = secrets.token_hex(nbytes=(128 // 8)).upper()\n",
    "\n",
    "    with XEM7310(bitstream_path=bitstream_path) as fpga:\n",
    "        fpga.reset()\n",
    "\n",
    "        time.sleep(2)\n",
    "\n",
    "        \"\"\" DRAM WRITE \"\"\"\n",
    "        start_time = time.perf_counter_ns()\n",
    "        total_bytes = 0\n",
    "\n",
    "        target_bytes = (256 // 8) * num_addr\n",
    "\n",
    "        with Progress(\n",
    "            SpinnerColumn(),\n",
    "            TextColumn(\"[progress.description]{task.description}\"),\n",
    "            BarColumn(),\n",
    "            TaskProgressColumn(),\n",
    "            TimeRemainingColumn(),\n",
    "            TransferSpeedColumn(),\n",
    "            console=console,\n",
    "        ) as progress:\n",
    "            task = progress.add_task(\n",
    "                \"[bold blue]DRAM WRITE\", total=target_bytes, stats=\"\"\n",
    "            )\n",
    "\n",
    "            for addr, data in data_dict.items():\n",
    "                inst = pack_dram_inst(\n",
    "                    is_dram=True, is_read=False, dram_addr=addr, dram_wr_data=data\n",
    "                )\n",
    "                write_bytes = fpga.WriteToBlockPipeIn(ep_addr=0x80, data=inst)\n",
    "\n",
    "                # Update progress and calculate transfer rate\n",
    "                total_bytes += write_bytes\n",
    "                progress.update(task, completed=total_bytes)\n",
    "\n",
    "        write_duration = time.perf_counter_ns() - start_time\n",
    "        write_rate = (total_bytes / write_duration) * 1e9\n",
    "\n",
    "        \"\"\" DRAM READ \"\"\"\n",
    "        len_addr = len(str(num_addr))\n",
    "\n",
    "        read_addr = list(range(num_addr))\n",
    "        if not sequential:\n",
    "            np.random.shuffle(read_addr)\n",
    "\n",
    "        dram_correct = 0\n",
    "        start_time = time.perf_counter_ns()\n",
    "        total_bytes = 0\n",
    "\n",
    "        target_bytes = (128 // 8) * num_addr\n",
    "\n",
    "        with Progress(\n",
    "            SpinnerColumn(),\n",
    "            TextColumn(\"[progress.description]{task.description}\"),\n",
    "            BarColumn(),\n",
    "            TaskProgressColumn(),\n",
    "            TimeRemainingColumn(),\n",
    "            TransferSpeedColumn(),\n",
    "            console=console,\n",
    "        ) as progress:\n",
    "            task = progress.add_task(\n",
    "                \"[bold red]DRAM READ \", total=target_bytes, stats=\"\"\n",
    "            )\n",
    "\n",
    "            for addr in read_addr:\n",
    "                inst = pack_dram_inst(\n",
    "                    is_dram=True, is_read=True, dram_addr=addr, dram_wr_data=None\n",
    "                )\n",
    "                fpga.WriteToBlockPipeIn(ep_addr=0x80, data=inst)\n",
    "\n",
    "                read_data = fpga.ReadFromBlockPipeOut(ep_addr=0xA0, data=128 // 8)\n",
    "\n",
    "                if data_dict[addr] == read_data:\n",
    "                    dram_correct += 1\n",
    "                else:\n",
    "                    print(f\"DRAM ADDR [{addr:{len_addr}}] FAILED\")\n",
    "                    print(f\"Read: {read_data} | Answer: {data_dict[addr]}\\n\")\n",
    "\n",
    "                # Update progress and calculate transfer rate\n",
    "                total_bytes += read_data.transfer_byte\n",
    "                progress.update(task, completed=total_bytes)\n",
    "\n",
    "        read_duration = time.perf_counter_ns() - start_time\n",
    "        read_rate = (total_bytes / read_duration) * 1e9\n",
    "\n",
    "        # Create a test summary table using Rich\n",
    "        table = Table(title=\"DRAM Test Summary\")\n",
    "        table.add_column(\"Metric\", style=\"cyan\")\n",
    "        table.add_column(\"Value\", justify=\"right\", style=\"green\")\n",
    "\n",
    "        # Add rows for each metric\n",
    "        table.add_row(\"Total Addresses\", f\"{num_addr:,}\")\n",
    "        table.add_row(\"Sequential Access\", \"Yes\" if sequential else \"No\")\n",
    "        table.add_row(\"Write Transfer Rate\", f\"{format_bytes(write_rate)}/s\")\n",
    "        table.add_row(\"Read Transfer Rate\", f\"{format_bytes(read_rate)}/s\")\n",
    "        table.add_row(\"Write Duration\", f\"{write_duration/1e9:.2f} s\")\n",
    "        table.add_row(\"Read Duration\", f\"{read_duration/1e9:.2f} s\")\n",
    "        table.add_row(\"Total Bytes Written\", f\"{format_bytes((256 // 8) * num_addr)}\")\n",
    "        table.add_row(\"Total Bytes Read\", f\"{format_bytes((128 // 8) * num_addr)}\")\n",
    "        table.add_row(\"Correct Reads\", f\"{dram_correct:,}/{num_addr:,}\")\n",
    "        table.add_row(\"Success Rate\", f\"{(dram_correct/num_addr)*100:.2f}%\")\n",
    "\n",
    "        # Print the table\n",
    "        console.print(\"\\n\")\n",
    "        console.print(table)\n",
    "\n",
    "\n",
    "if __name__ == \"__main__\":\n",
    "    main(num_addr=10000, sequential=False)\n"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "ok",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.8.18"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
