

================================================================
== Synthesis Summary Report of 'dft'
================================================================
+ General Information: 
    * Date:           Thu Oct 20 13:50:13 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        hls
    * Solution:       solution2 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+--------+-----------+-----------+-----+
    |              Modules             | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |        |           |           |     |
    |              & Loops             | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP  |     FF    |    LUT    | URAM|
    +----------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+--------+-----------+-----------+-----+
    |+ dft                             |     -|  0.04|   791553|  7.916e+06|         -|   791554|     -|        no|  2 (~0%)|  5 (2%)|  894 (~0%)|  1319 (2%)|    -|
    | o VITIS_LOOP_12_1                |     -|  7.30|   791552|  7.916e+06|      3092|        -|   256|        no|        -|       -|          -|          -|    -|
    |  + dft_Pipeline_VITIS_LOOP_14_2  |     -|  0.04|     1543|  1.543e+04|         -|     1543|     -|        no|  1 (~0%)|       -|  220 (~0%)|  203 (~0%)|    -|
    |   o VITIS_LOOP_14_2              |    II|  7.30|     1541|  1.541e+04|        12|        6|   256|       yes|        -|       -|          -|          -|    -|
    |  + dft_Pipeline_VITIS_LOOP_22_3  |     -|  0.04|     1543|  1.543e+04|         -|     1543|     -|        no|  1 (~0%)|       -|  220 (~0%)|  203 (~0%)|    -|
    |   o VITIS_LOOP_22_3              |    II|  7.30|     1541|  1.541e+04|        12|        6|   256|       yes|        -|       -|          -|          -|    -|
    +----------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+--------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+----------------------+----------+
| Interface            | Bitwidth |
+----------------------+----------+
| imag_sample_address0 | 8        |
| imag_sample_address1 | 8        |
| imag_sample_d0       | 32       |
| imag_sample_d1       | 32       |
| imag_sample_q0       | 32       |
| imag_sample_q1       | 32       |
| real_sample_address0 | 8        |
| real_sample_q0       | 32       |
| sum_i_address0       | 8        |
| sum_i_d0             | 32       |
| sum_i_q0             | 32       |
| sum_r_address0       | 8        |
| sum_r_d0             | 32       |
| sum_r_q0             | 32       |
+----------------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------+-----------+----------+
| Argument    | Direction | Datatype |
+-------------+-----------+----------+
| real_sample | in        | float*   |
| imag_sample | unused    | float*   |
| sum_r       | inout     | float*   |
| sum_i       | inout     | float*   |
+-------------+-----------+----------+

* SW-to-HW Mapping
+-------------+----------------------+---------+----------+
| Argument    | HW Interface         | HW Type | HW Usage |
+-------------+----------------------+---------+----------+
| real_sample | real_sample_address0 | port    | offset   |
| real_sample | real_sample_ce0      | port    |          |
| real_sample | real_sample_q0       | port    |          |
| imag_sample | imag_sample_address0 | port    | offset   |
| imag_sample | imag_sample_ce0      | port    |          |
| imag_sample | imag_sample_we0      | port    |          |
| imag_sample | imag_sample_d0       | port    |          |
| imag_sample | imag_sample_q0       | port    |          |
| imag_sample | imag_sample_address1 | port    | offset   |
| imag_sample | imag_sample_ce1      | port    |          |
| imag_sample | imag_sample_we1      | port    |          |
| imag_sample | imag_sample_d1       | port    |          |
| imag_sample | imag_sample_q1       | port    |          |
| sum_r       | sum_r_address0       | port    | offset   |
| sum_r       | sum_r_ce0            | port    |          |
| sum_r       | sum_r_we0            | port    |          |
| sum_r       | sum_r_d0             | port    |          |
| sum_r       | sum_r_q0             | port    |          |
| sum_i       | sum_i_address0       | port    | offset   |
| sum_i       | sum_i_ce0            | port    |          |
| sum_i       | sum_i_we0            | port    |          |
| sum_i       | sum_i_d0             | port    |          |
| sum_i       | sum_i_q0             | port    |          |
+-------------+----------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+---------------------------------+-----+--------+----------+-----+--------+---------+
| Name                            | DSP | Pragma | Variable | Op  | Impl   | Latency |
+---------------------------------+-----+--------+----------+-----+--------+---------+
| + dft                           | 5   |        |          |     |        |         |
|   add_ln12_fu_125_p2            | -   |        | add_ln12 | add | fabric | 0       |
|  + dft_Pipeline_VITIS_LOOP_14_2 | 0   |        |          |     |        |         |
|    add_ln14_fu_141_p2           | -   |        | add_ln14 | add | fabric | 0       |
|    add_ln18_fu_161_p2           | -   |        | add_ln18 | add | fabric | 0       |
|  + dft_Pipeline_VITIS_LOOP_22_3 | 0   |        |          |     |        |         |
|    add_ln22_fu_141_p2           | -   |        | add_ln22 | add | fabric | 0       |
|    add_ln26_fu_161_p2           | -   |        | add_ln26 | add | fabric | 0       |
+---------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------------------------+------+------+--------+------------------------+---------+------+---------+
| Name                            | BRAM | URAM | Pragma | Variable               | Storage | Impl | Latency |
+---------------------------------+------+------+--------+------------------------+---------+------+---------+
| + dft                           | 2    | 0    |        |                        |         |      |         |
|  + dft_Pipeline_VITIS_LOOP_14_2 | 1    | 0    |        |                        |         |      |         |
|    cos_coefficients_table_U     | 1    | -    |        | cos_coefficients_table | rom_1p  | auto | 1       |
|  + dft_Pipeline_VITIS_LOOP_22_3 | 1    | 0    |        |                        |         |      |         |
|    sin_coefficients_table_U     | 1    | -    |        | sin_coefficients_table | rom_1p  | auto | 1       |
+---------------------------------+------+------+--------+------------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
  No pragmas found

