INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab8_Task3/Lab8_Task3.srcs/sources_1/new/Parallel_in_Parallel_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parallel_in_Parallel_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab8_Task3/Lab8_Task3.srcs/sim_1/new/Parallel_in_Parallel_out_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parallel_in_Parallel_out_Sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab8_Task3/Lab8_Task3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
