{"vcs1":{"timestamp_begin":1681682081.164397403, "rt":0.90, "ut":0.21, "st":0.12}}
{"vcselab":{"timestamp_begin":1681682082.097647247, "rt":1.17, "ut":0.20, "st":0.12}}
{"link":{"timestamp_begin":1681682083.295068519, "rt":0.94, "ut":0.06, "st":0.35}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681682080.874359058}
{"VCS_COMP_START_TIME": 1681682080.874359058}
{"VCS_COMP_END_TIME": 1681682084.936470766}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338284}}
{"stitch_vcselab": {"peak_mem": 222600}}
