\hypertarget{structSPI__RegDef__t}{}\doxysection{SPI\+\_\+\+Reg\+Def\+\_\+t Struct Reference}
\label{structSPI__RegDef__t}\index{SPI\_RegDef\_t@{SPI\_RegDef\_t}}


SPI peripheral register definition structure.  




{\ttfamily \#include $<$stm32f407xx.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{structSPI__RegDef__t_a314c041e6f7e730f50e6ccc14d627de7}\label{structSPI__RegDef__t_a314c041e6f7e730f50e6ccc14d627de7}} 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t {\bfseries CR1}
\item 
\mbox{\Hypertarget{structSPI__RegDef__t_ad1c93e8ae81418a422a09be971681ff2}\label{structSPI__RegDef__t_ad1c93e8ae81418a422a09be971681ff2}} 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t {\bfseries CR2}
\item 
\mbox{\Hypertarget{structSPI__RegDef__t_a2a43fe916708b474503ca162f34d5882}\label{structSPI__RegDef__t_a2a43fe916708b474503ca162f34d5882}} 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t {\bfseries SR}
\item 
\mbox{\Hypertarget{structSPI__RegDef__t_a4f1671640aca3f072fd47c55cdf859a8}\label{structSPI__RegDef__t_a4f1671640aca3f072fd47c55cdf859a8}} 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t {\bfseries DR}
\item 
\mbox{\Hypertarget{structSPI__RegDef__t_aa972e154e8e4e82e4c851bff0e4b4147}\label{structSPI__RegDef__t_aa972e154e8e4e82e4c851bff0e4b4147}} 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t {\bfseries CRCPR}
\item 
\mbox{\Hypertarget{structSPI__RegDef__t_aa3d35f843641d593543361949a0d9036}\label{structSPI__RegDef__t_aa3d35f843641d593543361949a0d9036}} 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t {\bfseries RXCRCR}
\item 
\mbox{\Hypertarget{structSPI__RegDef__t_af52f0e1bdc9dd4ae81064a7b74834163}\label{structSPI__RegDef__t_af52f0e1bdc9dd4ae81064a7b74834163}} 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t {\bfseries TXCRCR}
\item 
\mbox{\Hypertarget{structSPI__RegDef__t_a63ecc132bd4bb583ad29308b3118e7c1}\label{structSPI__RegDef__t_a63ecc132bd4bb583ad29308b3118e7c1}} 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t {\bfseries I2\+SCFGR}
\item 
\mbox{\Hypertarget{structSPI__RegDef__t_ab9920af12679683c4df9b4dbcd1593e9}\label{structSPI__RegDef__t_ab9920af12679683c4df9b4dbcd1593e9}} 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t {\bfseries I2\+SPR}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
SPI peripheral register definition structure. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
drivers/\+Inc/\mbox{\hyperlink{stm32f407xx_8h}{stm32f407xx.\+h}}\end{DoxyCompactItemize}
