Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Jan 11 22:08:05 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder_submodules/mem_disp/post_route_timing.rpt
| Design       : mem_disp
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
addr[6]                        mem_reg/ADDRARDADDR[10]        inf           
addr[7]                        mem_reg/ADDRARDADDR[11]        inf           
addr[8]                        mem_reg/ADDRARDADDR[12]        inf           
addr[9]                        mem_reg/ADDRARDADDR[13]        inf           
addr[0]                        mem_reg/ADDRARDADDR[4]         inf           
addr[1]                        mem_reg/ADDRARDADDR[5]         inf           
addr[2]                        mem_reg/ADDRARDADDR[6]         inf           
addr[3]                        mem_reg/ADDRARDADDR[7]         inf           
addr[4]                        mem_reg/ADDRARDADDR[8]         inf           
addr[5]                        mem_reg/ADDRARDADDR[9]         inf           
d_i                            mem_reg/DIADI[0]               inf           
wr                             mem_reg/WEA[0]                 inf           
wr                             mem_reg/WEA[1]                 inf           
mem_reg/CLKARDCLK              d_o                            inf           



