PPA Report for param_d_latch.v (Module: param_d_latch)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 1
FF Count: 8
IO Count: 19
Cell Count: 52

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 215.53 MHz
Reg-to-Reg Critical Path Delay: 1.861 ns

POWER METRICS:
-------------
Total Power Consumption: 0.453 W
