

================================================================
== Vitis HLS Report for 'load_conv1_params'
================================================================
* Date:           Thu Oct 30 18:13:35 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6657|     6657|  66.570 us|  66.570 us|  6657|  6657|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                         |                                                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                 Instance                                |                            Module                            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4_fu_449  |load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4  |       92|       92|  0.920 us|  0.920 us|   92|   92|       no|
        +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_140_1  |     6656|     6656|       104|          -|          -|    64|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     119|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|    1148|     442|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     238|    -|
|Register         |        -|     -|     281|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    1429|     799|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+------+-----+-----+
    |                                 Instance                                |                            Module                            | BRAM_18K| DSP|  FF  | LUT | URAM|
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+------+-----+-----+
    |grp_load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4_fu_449  |load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4  |        0|   0|  1148|  442|    0|
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+------+-----+-----+
    |Total                                                                    |                                                              |        0|   0|  1148|  442|    0|
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+------+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln140_1_fu_823_p2  |         +|   0|  0|  20|          13|           7|
    |add_ln140_fu_835_p2    |         +|   0|  0|  14|           7|           1|
    |add_ln141_fu_845_p2    |         +|   0|  0|  70|          63|          63|
    |icmp_ln140_fu_829_p2   |      icmp|   0|  0|  15|           7|           8|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 119|          90|          79|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  65|         14|    1|         14|
    |gmem_w1_blk_n_AR        |   9|          2|    1|          2|
    |gmem_w1_blk_n_R         |   9|          2|    1|          2|
    |i_fu_404                |   9|          2|    7|         14|
    |m_axi_gmem_w1_ARADDR    |  14|          3|   64|        192|
    |m_axi_gmem_w1_ARBURST   |   9|          2|    2|          4|
    |m_axi_gmem_w1_ARCACHE   |   9|          2|    4|          8|
    |m_axi_gmem_w1_ARID      |   9|          2|    1|          2|
    |m_axi_gmem_w1_ARLEN     |  14|          3|   32|         96|
    |m_axi_gmem_w1_ARLOCK    |   9|          2|    2|          4|
    |m_axi_gmem_w1_ARPROT    |   9|          2|    3|          6|
    |m_axi_gmem_w1_ARQOS     |   9|          2|    4|          8|
    |m_axi_gmem_w1_ARREGION  |   9|          2|    4|          8|
    |m_axi_gmem_w1_ARSIZE    |   9|          2|    3|          6|
    |m_axi_gmem_w1_ARUSER    |   9|          2|    1|          2|
    |m_axi_gmem_w1_ARVALID   |  14|          3|    1|          3|
    |m_axi_gmem_w1_RREADY    |  14|          3|    1|          3|
    |phi_mul_fu_400          |   9|          2|   13|         26|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 238|         52|  145|        400|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                         Name                                         | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                             |  13|   0|   13|          0|
    |gmem_w1_addr_read_reg_937                                                             |  32|   0|   32|          0|
    |gmem_w1_addr_reg_931                                                                  |  64|   0|   64|          0|
    |grp_load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4_fu_449_ap_start_reg  |   1|   0|    1|          0|
    |i_3_reg_921                                                                           |   7|   0|    7|          0|
    |i_fu_404                                                                              |   7|   0|    7|          0|
    |lshr_ln_reg_947                                                                       |   5|   0|    5|          0|
    |phi_mul_fu_400                                                                        |  13|   0|   13|          0|
    |phi_mul_load_reg_916                                                                  |  13|   0|   13|          0|
    |sext_ln140_reg_911                                                                    |  63|   0|   63|          0|
    |trunc_ln140_reg_942                                                                   |   1|   0|    1|          0|
    |trunc_ln_reg_906                                                                      |  62|   0|   62|          0|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                 | 281|   0|  281|          0|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+---------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+------------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|          load_conv1_params|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|          load_conv1_params|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|          load_conv1_params|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|          load_conv1_params|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|          load_conv1_params|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|          load_conv1_params|  return value|
|conv1_weights_local_0_0_0_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_0_0|         array|
|conv1_weights_local_0_0_0_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_0_0|         array|
|conv1_weights_local_0_0_0_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_0_0|         array|
|conv1_weights_local_0_0_0_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_0_0|         array|
|conv1_weights_local_0_0_1_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_0_1|         array|
|conv1_weights_local_0_0_1_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_0_1|         array|
|conv1_weights_local_0_0_1_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_0_1|         array|
|conv1_weights_local_0_0_1_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_0_1|         array|
|conv1_weights_local_0_0_2_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_0_2|         array|
|conv1_weights_local_0_0_2_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_0_2|         array|
|conv1_weights_local_0_0_2_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_0_2|         array|
|conv1_weights_local_0_0_2_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_0_2|         array|
|conv1_weights_local_0_0_3_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_0_3|         array|
|conv1_weights_local_0_0_3_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_0_3|         array|
|conv1_weights_local_0_0_3_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_0_3|         array|
|conv1_weights_local_0_0_3_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_0_3|         array|
|conv1_weights_local_0_0_4_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_0_4|         array|
|conv1_weights_local_0_0_4_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_0_4|         array|
|conv1_weights_local_0_0_4_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_0_4|         array|
|conv1_weights_local_0_0_4_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_0_4|         array|
|conv1_weights_local_0_0_5_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_0_5|         array|
|conv1_weights_local_0_0_5_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_0_5|         array|
|conv1_weights_local_0_0_5_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_0_5|         array|
|conv1_weights_local_0_0_5_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_0_5|         array|
|conv1_weights_local_0_0_6_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_0_6|         array|
|conv1_weights_local_0_0_6_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_0_6|         array|
|conv1_weights_local_0_0_6_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_0_6|         array|
|conv1_weights_local_0_0_6_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_0_6|         array|
|conv1_weights_local_0_0_7_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_0_7|         array|
|conv1_weights_local_0_0_7_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_0_7|         array|
|conv1_weights_local_0_0_7_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_0_7|         array|
|conv1_weights_local_0_0_7_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_0_7|         array|
|conv1_weights_local_0_0_8_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_0_8|         array|
|conv1_weights_local_0_0_8_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_0_8|         array|
|conv1_weights_local_0_0_8_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_0_8|         array|
|conv1_weights_local_0_0_8_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_0_8|         array|
|conv1_weights_local_0_1_0_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_1_0|         array|
|conv1_weights_local_0_1_0_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_1_0|         array|
|conv1_weights_local_0_1_0_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_1_0|         array|
|conv1_weights_local_0_1_0_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_1_0|         array|
|conv1_weights_local_0_1_1_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_1_1|         array|
|conv1_weights_local_0_1_1_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_1_1|         array|
|conv1_weights_local_0_1_1_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_1_1|         array|
|conv1_weights_local_0_1_1_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_1_1|         array|
|conv1_weights_local_0_1_2_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_1_2|         array|
|conv1_weights_local_0_1_2_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_1_2|         array|
|conv1_weights_local_0_1_2_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_1_2|         array|
|conv1_weights_local_0_1_2_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_1_2|         array|
|conv1_weights_local_0_1_3_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_1_3|         array|
|conv1_weights_local_0_1_3_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_1_3|         array|
|conv1_weights_local_0_1_3_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_1_3|         array|
|conv1_weights_local_0_1_3_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_1_3|         array|
|conv1_weights_local_0_1_4_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_1_4|         array|
|conv1_weights_local_0_1_4_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_1_4|         array|
|conv1_weights_local_0_1_4_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_1_4|         array|
|conv1_weights_local_0_1_4_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_1_4|         array|
|conv1_weights_local_0_1_5_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_1_5|         array|
|conv1_weights_local_0_1_5_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_1_5|         array|
|conv1_weights_local_0_1_5_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_1_5|         array|
|conv1_weights_local_0_1_5_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_1_5|         array|
|conv1_weights_local_0_1_6_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_1_6|         array|
|conv1_weights_local_0_1_6_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_1_6|         array|
|conv1_weights_local_0_1_6_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_1_6|         array|
|conv1_weights_local_0_1_6_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_1_6|         array|
|conv1_weights_local_0_1_7_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_1_7|         array|
|conv1_weights_local_0_1_7_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_1_7|         array|
|conv1_weights_local_0_1_7_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_1_7|         array|
|conv1_weights_local_0_1_7_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_1_7|         array|
|conv1_weights_local_0_1_8_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_1_8|         array|
|conv1_weights_local_0_1_8_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_1_8|         array|
|conv1_weights_local_0_1_8_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_1_8|         array|
|conv1_weights_local_0_1_8_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_1_8|         array|
|conv1_weights_local_0_2_0_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_2_0|         array|
|conv1_weights_local_0_2_0_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_2_0|         array|
|conv1_weights_local_0_2_0_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_2_0|         array|
|conv1_weights_local_0_2_0_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_2_0|         array|
|conv1_weights_local_0_2_1_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_2_1|         array|
|conv1_weights_local_0_2_1_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_2_1|         array|
|conv1_weights_local_0_2_1_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_2_1|         array|
|conv1_weights_local_0_2_1_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_2_1|         array|
|conv1_weights_local_0_2_2_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_2_2|         array|
|conv1_weights_local_0_2_2_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_2_2|         array|
|conv1_weights_local_0_2_2_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_2_2|         array|
|conv1_weights_local_0_2_2_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_2_2|         array|
|conv1_weights_local_0_2_3_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_2_3|         array|
|conv1_weights_local_0_2_3_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_2_3|         array|
|conv1_weights_local_0_2_3_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_2_3|         array|
|conv1_weights_local_0_2_3_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_2_3|         array|
|conv1_weights_local_0_2_4_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_2_4|         array|
|conv1_weights_local_0_2_4_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_2_4|         array|
|conv1_weights_local_0_2_4_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_2_4|         array|
|conv1_weights_local_0_2_4_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_2_4|         array|
|conv1_weights_local_0_2_5_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_2_5|         array|
|conv1_weights_local_0_2_5_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_2_5|         array|
|conv1_weights_local_0_2_5_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_2_5|         array|
|conv1_weights_local_0_2_5_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_2_5|         array|
|conv1_weights_local_0_2_6_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_2_6|         array|
|conv1_weights_local_0_2_6_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_2_6|         array|
|conv1_weights_local_0_2_6_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_2_6|         array|
|conv1_weights_local_0_2_6_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_2_6|         array|
|conv1_weights_local_0_2_7_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_2_7|         array|
|conv1_weights_local_0_2_7_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_2_7|         array|
|conv1_weights_local_0_2_7_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_2_7|         array|
|conv1_weights_local_0_2_7_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_2_7|         array|
|conv1_weights_local_0_2_8_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_2_8|         array|
|conv1_weights_local_0_2_8_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_2_8|         array|
|conv1_weights_local_0_2_8_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_2_8|         array|
|conv1_weights_local_0_2_8_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_2_8|         array|
|conv1_weights_local_0_3_0_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_3_0|         array|
|conv1_weights_local_0_3_0_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_3_0|         array|
|conv1_weights_local_0_3_0_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_3_0|         array|
|conv1_weights_local_0_3_0_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_3_0|         array|
|conv1_weights_local_0_3_1_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_3_1|         array|
|conv1_weights_local_0_3_1_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_3_1|         array|
|conv1_weights_local_0_3_1_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_3_1|         array|
|conv1_weights_local_0_3_1_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_3_1|         array|
|conv1_weights_local_0_3_2_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_3_2|         array|
|conv1_weights_local_0_3_2_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_3_2|         array|
|conv1_weights_local_0_3_2_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_3_2|         array|
|conv1_weights_local_0_3_2_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_3_2|         array|
|conv1_weights_local_0_3_3_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_3_3|         array|
|conv1_weights_local_0_3_3_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_3_3|         array|
|conv1_weights_local_0_3_3_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_3_3|         array|
|conv1_weights_local_0_3_3_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_3_3|         array|
|conv1_weights_local_0_3_4_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_3_4|         array|
|conv1_weights_local_0_3_4_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_3_4|         array|
|conv1_weights_local_0_3_4_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_3_4|         array|
|conv1_weights_local_0_3_4_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_3_4|         array|
|conv1_weights_local_0_3_5_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_3_5|         array|
|conv1_weights_local_0_3_5_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_3_5|         array|
|conv1_weights_local_0_3_5_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_3_5|         array|
|conv1_weights_local_0_3_5_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_3_5|         array|
|conv1_weights_local_0_3_6_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_3_6|         array|
|conv1_weights_local_0_3_6_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_3_6|         array|
|conv1_weights_local_0_3_6_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_3_6|         array|
|conv1_weights_local_0_3_6_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_3_6|         array|
|conv1_weights_local_0_3_7_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_3_7|         array|
|conv1_weights_local_0_3_7_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_3_7|         array|
|conv1_weights_local_0_3_7_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_3_7|         array|
|conv1_weights_local_0_3_7_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_3_7|         array|
|conv1_weights_local_0_3_8_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_3_8|         array|
|conv1_weights_local_0_3_8_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_3_8|         array|
|conv1_weights_local_0_3_8_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_3_8|         array|
|conv1_weights_local_0_3_8_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_3_8|         array|
|conv1_weights_local_0_4_0_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_4_0|         array|
|conv1_weights_local_0_4_0_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_4_0|         array|
|conv1_weights_local_0_4_0_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_4_0|         array|
|conv1_weights_local_0_4_0_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_4_0|         array|
|conv1_weights_local_0_4_1_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_4_1|         array|
|conv1_weights_local_0_4_1_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_4_1|         array|
|conv1_weights_local_0_4_1_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_4_1|         array|
|conv1_weights_local_0_4_1_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_4_1|         array|
|conv1_weights_local_0_4_2_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_4_2|         array|
|conv1_weights_local_0_4_2_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_4_2|         array|
|conv1_weights_local_0_4_2_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_4_2|         array|
|conv1_weights_local_0_4_2_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_4_2|         array|
|conv1_weights_local_0_4_3_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_4_3|         array|
|conv1_weights_local_0_4_3_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_4_3|         array|
|conv1_weights_local_0_4_3_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_4_3|         array|
|conv1_weights_local_0_4_3_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_4_3|         array|
|conv1_weights_local_0_4_4_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_4_4|         array|
|conv1_weights_local_0_4_4_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_4_4|         array|
|conv1_weights_local_0_4_4_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_4_4|         array|
|conv1_weights_local_0_4_4_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_4_4|         array|
|conv1_weights_local_0_4_5_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_4_5|         array|
|conv1_weights_local_0_4_5_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_4_5|         array|
|conv1_weights_local_0_4_5_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_4_5|         array|
|conv1_weights_local_0_4_5_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_4_5|         array|
|conv1_weights_local_0_4_6_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_4_6|         array|
|conv1_weights_local_0_4_6_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_4_6|         array|
|conv1_weights_local_0_4_6_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_4_6|         array|
|conv1_weights_local_0_4_6_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_4_6|         array|
|conv1_weights_local_0_4_7_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_4_7|         array|
|conv1_weights_local_0_4_7_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_4_7|         array|
|conv1_weights_local_0_4_7_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_4_7|         array|
|conv1_weights_local_0_4_7_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_4_7|         array|
|conv1_weights_local_0_4_8_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_4_8|         array|
|conv1_weights_local_0_4_8_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_4_8|         array|
|conv1_weights_local_0_4_8_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_4_8|         array|
|conv1_weights_local_0_4_8_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_4_8|         array|
|conv1_weights_local_0_5_0_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_5_0|         array|
|conv1_weights_local_0_5_0_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_5_0|         array|
|conv1_weights_local_0_5_0_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_5_0|         array|
|conv1_weights_local_0_5_0_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_5_0|         array|
|conv1_weights_local_0_5_1_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_5_1|         array|
|conv1_weights_local_0_5_1_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_5_1|         array|
|conv1_weights_local_0_5_1_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_5_1|         array|
|conv1_weights_local_0_5_1_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_5_1|         array|
|conv1_weights_local_0_5_2_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_5_2|         array|
|conv1_weights_local_0_5_2_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_5_2|         array|
|conv1_weights_local_0_5_2_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_5_2|         array|
|conv1_weights_local_0_5_2_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_5_2|         array|
|conv1_weights_local_0_5_3_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_5_3|         array|
|conv1_weights_local_0_5_3_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_5_3|         array|
|conv1_weights_local_0_5_3_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_5_3|         array|
|conv1_weights_local_0_5_3_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_5_3|         array|
|conv1_weights_local_0_5_4_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_5_4|         array|
|conv1_weights_local_0_5_4_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_5_4|         array|
|conv1_weights_local_0_5_4_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_5_4|         array|
|conv1_weights_local_0_5_4_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_5_4|         array|
|conv1_weights_local_0_5_5_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_5_5|         array|
|conv1_weights_local_0_5_5_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_5_5|         array|
|conv1_weights_local_0_5_5_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_5_5|         array|
|conv1_weights_local_0_5_5_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_5_5|         array|
|conv1_weights_local_0_5_6_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_5_6|         array|
|conv1_weights_local_0_5_6_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_5_6|         array|
|conv1_weights_local_0_5_6_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_5_6|         array|
|conv1_weights_local_0_5_6_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_5_6|         array|
|conv1_weights_local_0_5_7_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_5_7|         array|
|conv1_weights_local_0_5_7_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_5_7|         array|
|conv1_weights_local_0_5_7_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_5_7|         array|
|conv1_weights_local_0_5_7_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_5_7|         array|
|conv1_weights_local_0_5_8_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_5_8|         array|
|conv1_weights_local_0_5_8_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_5_8|         array|
|conv1_weights_local_0_5_8_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_5_8|         array|
|conv1_weights_local_0_5_8_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_5_8|         array|
|conv1_weights_local_0_6_0_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_6_0|         array|
|conv1_weights_local_0_6_0_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_6_0|         array|
|conv1_weights_local_0_6_0_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_6_0|         array|
|conv1_weights_local_0_6_0_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_6_0|         array|
|conv1_weights_local_0_6_1_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_6_1|         array|
|conv1_weights_local_0_6_1_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_6_1|         array|
|conv1_weights_local_0_6_1_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_6_1|         array|
|conv1_weights_local_0_6_1_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_6_1|         array|
|conv1_weights_local_0_6_2_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_6_2|         array|
|conv1_weights_local_0_6_2_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_6_2|         array|
|conv1_weights_local_0_6_2_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_6_2|         array|
|conv1_weights_local_0_6_2_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_6_2|         array|
|conv1_weights_local_0_6_3_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_6_3|         array|
|conv1_weights_local_0_6_3_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_6_3|         array|
|conv1_weights_local_0_6_3_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_6_3|         array|
|conv1_weights_local_0_6_3_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_6_3|         array|
|conv1_weights_local_0_6_4_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_6_4|         array|
|conv1_weights_local_0_6_4_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_6_4|         array|
|conv1_weights_local_0_6_4_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_6_4|         array|
|conv1_weights_local_0_6_4_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_6_4|         array|
|conv1_weights_local_0_6_5_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_6_5|         array|
|conv1_weights_local_0_6_5_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_6_5|         array|
|conv1_weights_local_0_6_5_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_6_5|         array|
|conv1_weights_local_0_6_5_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_6_5|         array|
|conv1_weights_local_0_6_6_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_6_6|         array|
|conv1_weights_local_0_6_6_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_6_6|         array|
|conv1_weights_local_0_6_6_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_6_6|         array|
|conv1_weights_local_0_6_6_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_6_6|         array|
|conv1_weights_local_0_6_7_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_6_7|         array|
|conv1_weights_local_0_6_7_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_6_7|         array|
|conv1_weights_local_0_6_7_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_6_7|         array|
|conv1_weights_local_0_6_7_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_6_7|         array|
|conv1_weights_local_0_6_8_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_6_8|         array|
|conv1_weights_local_0_6_8_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_6_8|         array|
|conv1_weights_local_0_6_8_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_6_8|         array|
|conv1_weights_local_0_6_8_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_6_8|         array|
|conv1_weights_local_0_7_0_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_7_0|         array|
|conv1_weights_local_0_7_0_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_7_0|         array|
|conv1_weights_local_0_7_0_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_7_0|         array|
|conv1_weights_local_0_7_0_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_7_0|         array|
|conv1_weights_local_0_7_1_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_7_1|         array|
|conv1_weights_local_0_7_1_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_7_1|         array|
|conv1_weights_local_0_7_1_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_7_1|         array|
|conv1_weights_local_0_7_1_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_7_1|         array|
|conv1_weights_local_0_7_2_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_7_2|         array|
|conv1_weights_local_0_7_2_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_7_2|         array|
|conv1_weights_local_0_7_2_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_7_2|         array|
|conv1_weights_local_0_7_2_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_7_2|         array|
|conv1_weights_local_0_7_3_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_7_3|         array|
|conv1_weights_local_0_7_3_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_7_3|         array|
|conv1_weights_local_0_7_3_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_7_3|         array|
|conv1_weights_local_0_7_3_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_7_3|         array|
|conv1_weights_local_0_7_4_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_7_4|         array|
|conv1_weights_local_0_7_4_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_7_4|         array|
|conv1_weights_local_0_7_4_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_7_4|         array|
|conv1_weights_local_0_7_4_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_7_4|         array|
|conv1_weights_local_0_7_5_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_7_5|         array|
|conv1_weights_local_0_7_5_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_7_5|         array|
|conv1_weights_local_0_7_5_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_7_5|         array|
|conv1_weights_local_0_7_5_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_7_5|         array|
|conv1_weights_local_0_7_6_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_7_6|         array|
|conv1_weights_local_0_7_6_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_7_6|         array|
|conv1_weights_local_0_7_6_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_7_6|         array|
|conv1_weights_local_0_7_6_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_7_6|         array|
|conv1_weights_local_0_7_7_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_7_7|         array|
|conv1_weights_local_0_7_7_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_7_7|         array|
|conv1_weights_local_0_7_7_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_7_7|         array|
|conv1_weights_local_0_7_7_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_7_7|         array|
|conv1_weights_local_0_7_8_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_7_8|         array|
|conv1_weights_local_0_7_8_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_7_8|         array|
|conv1_weights_local_0_7_8_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_7_8|         array|
|conv1_weights_local_0_7_8_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_7_8|         array|
|conv1_weights_local_0_8_0_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_8_0|         array|
|conv1_weights_local_0_8_0_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_8_0|         array|
|conv1_weights_local_0_8_0_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_8_0|         array|
|conv1_weights_local_0_8_0_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_8_0|         array|
|conv1_weights_local_0_8_1_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_8_1|         array|
|conv1_weights_local_0_8_1_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_8_1|         array|
|conv1_weights_local_0_8_1_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_8_1|         array|
|conv1_weights_local_0_8_1_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_8_1|         array|
|conv1_weights_local_0_8_2_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_8_2|         array|
|conv1_weights_local_0_8_2_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_8_2|         array|
|conv1_weights_local_0_8_2_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_8_2|         array|
|conv1_weights_local_0_8_2_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_8_2|         array|
|conv1_weights_local_0_8_3_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_8_3|         array|
|conv1_weights_local_0_8_3_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_8_3|         array|
|conv1_weights_local_0_8_3_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_8_3|         array|
|conv1_weights_local_0_8_3_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_8_3|         array|
|conv1_weights_local_0_8_4_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_8_4|         array|
|conv1_weights_local_0_8_4_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_8_4|         array|
|conv1_weights_local_0_8_4_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_8_4|         array|
|conv1_weights_local_0_8_4_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_8_4|         array|
|conv1_weights_local_0_8_5_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_8_5|         array|
|conv1_weights_local_0_8_5_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_8_5|         array|
|conv1_weights_local_0_8_5_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_8_5|         array|
|conv1_weights_local_0_8_5_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_8_5|         array|
|conv1_weights_local_0_8_6_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_8_6|         array|
|conv1_weights_local_0_8_6_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_8_6|         array|
|conv1_weights_local_0_8_6_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_8_6|         array|
|conv1_weights_local_0_8_6_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_8_6|         array|
|conv1_weights_local_0_8_7_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_8_7|         array|
|conv1_weights_local_0_8_7_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_8_7|         array|
|conv1_weights_local_0_8_7_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_8_7|         array|
|conv1_weights_local_0_8_7_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_8_7|         array|
|conv1_weights_local_0_8_8_address1  |  out|    5|   ap_memory|  conv1_weights_local_0_8_8|         array|
|conv1_weights_local_0_8_8_ce1       |  out|    1|   ap_memory|  conv1_weights_local_0_8_8|         array|
|conv1_weights_local_0_8_8_we1       |  out|    1|   ap_memory|  conv1_weights_local_0_8_8|         array|
|conv1_weights_local_0_8_8_d1        |  out|   32|   ap_memory|  conv1_weights_local_0_8_8|         array|
|conv1_weights_local_1_0_0_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_0_0|         array|
|conv1_weights_local_1_0_0_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_0_0|         array|
|conv1_weights_local_1_0_0_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_0_0|         array|
|conv1_weights_local_1_0_0_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_0_0|         array|
|conv1_weights_local_1_0_1_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_0_1|         array|
|conv1_weights_local_1_0_1_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_0_1|         array|
|conv1_weights_local_1_0_1_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_0_1|         array|
|conv1_weights_local_1_0_1_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_0_1|         array|
|conv1_weights_local_1_0_2_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_0_2|         array|
|conv1_weights_local_1_0_2_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_0_2|         array|
|conv1_weights_local_1_0_2_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_0_2|         array|
|conv1_weights_local_1_0_2_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_0_2|         array|
|conv1_weights_local_1_0_3_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_0_3|         array|
|conv1_weights_local_1_0_3_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_0_3|         array|
|conv1_weights_local_1_0_3_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_0_3|         array|
|conv1_weights_local_1_0_3_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_0_3|         array|
|conv1_weights_local_1_0_4_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_0_4|         array|
|conv1_weights_local_1_0_4_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_0_4|         array|
|conv1_weights_local_1_0_4_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_0_4|         array|
|conv1_weights_local_1_0_4_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_0_4|         array|
|conv1_weights_local_1_0_5_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_0_5|         array|
|conv1_weights_local_1_0_5_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_0_5|         array|
|conv1_weights_local_1_0_5_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_0_5|         array|
|conv1_weights_local_1_0_5_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_0_5|         array|
|conv1_weights_local_1_0_6_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_0_6|         array|
|conv1_weights_local_1_0_6_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_0_6|         array|
|conv1_weights_local_1_0_6_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_0_6|         array|
|conv1_weights_local_1_0_6_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_0_6|         array|
|conv1_weights_local_1_0_7_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_0_7|         array|
|conv1_weights_local_1_0_7_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_0_7|         array|
|conv1_weights_local_1_0_7_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_0_7|         array|
|conv1_weights_local_1_0_7_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_0_7|         array|
|conv1_weights_local_1_0_8_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_0_8|         array|
|conv1_weights_local_1_0_8_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_0_8|         array|
|conv1_weights_local_1_0_8_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_0_8|         array|
|conv1_weights_local_1_0_8_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_0_8|         array|
|conv1_weights_local_1_1_0_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_1_0|         array|
|conv1_weights_local_1_1_0_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_1_0|         array|
|conv1_weights_local_1_1_0_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_1_0|         array|
|conv1_weights_local_1_1_0_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_1_0|         array|
|conv1_weights_local_1_1_1_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_1_1|         array|
|conv1_weights_local_1_1_1_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_1_1|         array|
|conv1_weights_local_1_1_1_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_1_1|         array|
|conv1_weights_local_1_1_1_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_1_1|         array|
|conv1_weights_local_1_1_2_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_1_2|         array|
|conv1_weights_local_1_1_2_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_1_2|         array|
|conv1_weights_local_1_1_2_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_1_2|         array|
|conv1_weights_local_1_1_2_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_1_2|         array|
|conv1_weights_local_1_1_3_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_1_3|         array|
|conv1_weights_local_1_1_3_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_1_3|         array|
|conv1_weights_local_1_1_3_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_1_3|         array|
|conv1_weights_local_1_1_3_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_1_3|         array|
|conv1_weights_local_1_1_4_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_1_4|         array|
|conv1_weights_local_1_1_4_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_1_4|         array|
|conv1_weights_local_1_1_4_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_1_4|         array|
|conv1_weights_local_1_1_4_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_1_4|         array|
|conv1_weights_local_1_1_5_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_1_5|         array|
|conv1_weights_local_1_1_5_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_1_5|         array|
|conv1_weights_local_1_1_5_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_1_5|         array|
|conv1_weights_local_1_1_5_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_1_5|         array|
|conv1_weights_local_1_1_6_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_1_6|         array|
|conv1_weights_local_1_1_6_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_1_6|         array|
|conv1_weights_local_1_1_6_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_1_6|         array|
|conv1_weights_local_1_1_6_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_1_6|         array|
|conv1_weights_local_1_1_7_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_1_7|         array|
|conv1_weights_local_1_1_7_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_1_7|         array|
|conv1_weights_local_1_1_7_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_1_7|         array|
|conv1_weights_local_1_1_7_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_1_7|         array|
|conv1_weights_local_1_1_8_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_1_8|         array|
|conv1_weights_local_1_1_8_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_1_8|         array|
|conv1_weights_local_1_1_8_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_1_8|         array|
|conv1_weights_local_1_1_8_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_1_8|         array|
|conv1_weights_local_1_2_0_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_2_0|         array|
|conv1_weights_local_1_2_0_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_2_0|         array|
|conv1_weights_local_1_2_0_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_2_0|         array|
|conv1_weights_local_1_2_0_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_2_0|         array|
|conv1_weights_local_1_2_1_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_2_1|         array|
|conv1_weights_local_1_2_1_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_2_1|         array|
|conv1_weights_local_1_2_1_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_2_1|         array|
|conv1_weights_local_1_2_1_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_2_1|         array|
|conv1_weights_local_1_2_2_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_2_2|         array|
|conv1_weights_local_1_2_2_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_2_2|         array|
|conv1_weights_local_1_2_2_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_2_2|         array|
|conv1_weights_local_1_2_2_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_2_2|         array|
|conv1_weights_local_1_2_3_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_2_3|         array|
|conv1_weights_local_1_2_3_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_2_3|         array|
|conv1_weights_local_1_2_3_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_2_3|         array|
|conv1_weights_local_1_2_3_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_2_3|         array|
|conv1_weights_local_1_2_4_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_2_4|         array|
|conv1_weights_local_1_2_4_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_2_4|         array|
|conv1_weights_local_1_2_4_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_2_4|         array|
|conv1_weights_local_1_2_4_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_2_4|         array|
|conv1_weights_local_1_2_5_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_2_5|         array|
|conv1_weights_local_1_2_5_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_2_5|         array|
|conv1_weights_local_1_2_5_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_2_5|         array|
|conv1_weights_local_1_2_5_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_2_5|         array|
|conv1_weights_local_1_2_6_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_2_6|         array|
|conv1_weights_local_1_2_6_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_2_6|         array|
|conv1_weights_local_1_2_6_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_2_6|         array|
|conv1_weights_local_1_2_6_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_2_6|         array|
|conv1_weights_local_1_2_7_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_2_7|         array|
|conv1_weights_local_1_2_7_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_2_7|         array|
|conv1_weights_local_1_2_7_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_2_7|         array|
|conv1_weights_local_1_2_7_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_2_7|         array|
|conv1_weights_local_1_2_8_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_2_8|         array|
|conv1_weights_local_1_2_8_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_2_8|         array|
|conv1_weights_local_1_2_8_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_2_8|         array|
|conv1_weights_local_1_2_8_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_2_8|         array|
|conv1_weights_local_1_3_0_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_3_0|         array|
|conv1_weights_local_1_3_0_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_3_0|         array|
|conv1_weights_local_1_3_0_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_3_0|         array|
|conv1_weights_local_1_3_0_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_3_0|         array|
|conv1_weights_local_1_3_1_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_3_1|         array|
|conv1_weights_local_1_3_1_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_3_1|         array|
|conv1_weights_local_1_3_1_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_3_1|         array|
|conv1_weights_local_1_3_1_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_3_1|         array|
|conv1_weights_local_1_3_2_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_3_2|         array|
|conv1_weights_local_1_3_2_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_3_2|         array|
|conv1_weights_local_1_3_2_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_3_2|         array|
|conv1_weights_local_1_3_2_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_3_2|         array|
|conv1_weights_local_1_3_3_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_3_3|         array|
|conv1_weights_local_1_3_3_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_3_3|         array|
|conv1_weights_local_1_3_3_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_3_3|         array|
|conv1_weights_local_1_3_3_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_3_3|         array|
|conv1_weights_local_1_3_4_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_3_4|         array|
|conv1_weights_local_1_3_4_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_3_4|         array|
|conv1_weights_local_1_3_4_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_3_4|         array|
|conv1_weights_local_1_3_4_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_3_4|         array|
|conv1_weights_local_1_3_5_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_3_5|         array|
|conv1_weights_local_1_3_5_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_3_5|         array|
|conv1_weights_local_1_3_5_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_3_5|         array|
|conv1_weights_local_1_3_5_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_3_5|         array|
|conv1_weights_local_1_3_6_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_3_6|         array|
|conv1_weights_local_1_3_6_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_3_6|         array|
|conv1_weights_local_1_3_6_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_3_6|         array|
|conv1_weights_local_1_3_6_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_3_6|         array|
|conv1_weights_local_1_3_7_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_3_7|         array|
|conv1_weights_local_1_3_7_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_3_7|         array|
|conv1_weights_local_1_3_7_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_3_7|         array|
|conv1_weights_local_1_3_7_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_3_7|         array|
|conv1_weights_local_1_3_8_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_3_8|         array|
|conv1_weights_local_1_3_8_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_3_8|         array|
|conv1_weights_local_1_3_8_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_3_8|         array|
|conv1_weights_local_1_3_8_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_3_8|         array|
|conv1_weights_local_1_4_0_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_4_0|         array|
|conv1_weights_local_1_4_0_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_4_0|         array|
|conv1_weights_local_1_4_0_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_4_0|         array|
|conv1_weights_local_1_4_0_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_4_0|         array|
|conv1_weights_local_1_4_1_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_4_1|         array|
|conv1_weights_local_1_4_1_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_4_1|         array|
|conv1_weights_local_1_4_1_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_4_1|         array|
|conv1_weights_local_1_4_1_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_4_1|         array|
|conv1_weights_local_1_4_2_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_4_2|         array|
|conv1_weights_local_1_4_2_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_4_2|         array|
|conv1_weights_local_1_4_2_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_4_2|         array|
|conv1_weights_local_1_4_2_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_4_2|         array|
|conv1_weights_local_1_4_3_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_4_3|         array|
|conv1_weights_local_1_4_3_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_4_3|         array|
|conv1_weights_local_1_4_3_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_4_3|         array|
|conv1_weights_local_1_4_3_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_4_3|         array|
|conv1_weights_local_1_4_4_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_4_4|         array|
|conv1_weights_local_1_4_4_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_4_4|         array|
|conv1_weights_local_1_4_4_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_4_4|         array|
|conv1_weights_local_1_4_4_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_4_4|         array|
|conv1_weights_local_1_4_5_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_4_5|         array|
|conv1_weights_local_1_4_5_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_4_5|         array|
|conv1_weights_local_1_4_5_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_4_5|         array|
|conv1_weights_local_1_4_5_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_4_5|         array|
|conv1_weights_local_1_4_6_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_4_6|         array|
|conv1_weights_local_1_4_6_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_4_6|         array|
|conv1_weights_local_1_4_6_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_4_6|         array|
|conv1_weights_local_1_4_6_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_4_6|         array|
|conv1_weights_local_1_4_7_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_4_7|         array|
|conv1_weights_local_1_4_7_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_4_7|         array|
|conv1_weights_local_1_4_7_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_4_7|         array|
|conv1_weights_local_1_4_7_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_4_7|         array|
|conv1_weights_local_1_4_8_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_4_8|         array|
|conv1_weights_local_1_4_8_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_4_8|         array|
|conv1_weights_local_1_4_8_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_4_8|         array|
|conv1_weights_local_1_4_8_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_4_8|         array|
|conv1_weights_local_1_5_0_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_5_0|         array|
|conv1_weights_local_1_5_0_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_5_0|         array|
|conv1_weights_local_1_5_0_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_5_0|         array|
|conv1_weights_local_1_5_0_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_5_0|         array|
|conv1_weights_local_1_5_1_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_5_1|         array|
|conv1_weights_local_1_5_1_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_5_1|         array|
|conv1_weights_local_1_5_1_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_5_1|         array|
|conv1_weights_local_1_5_1_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_5_1|         array|
|conv1_weights_local_1_5_2_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_5_2|         array|
|conv1_weights_local_1_5_2_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_5_2|         array|
|conv1_weights_local_1_5_2_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_5_2|         array|
|conv1_weights_local_1_5_2_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_5_2|         array|
|conv1_weights_local_1_5_3_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_5_3|         array|
|conv1_weights_local_1_5_3_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_5_3|         array|
|conv1_weights_local_1_5_3_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_5_3|         array|
|conv1_weights_local_1_5_3_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_5_3|         array|
|conv1_weights_local_1_5_4_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_5_4|         array|
|conv1_weights_local_1_5_4_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_5_4|         array|
|conv1_weights_local_1_5_4_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_5_4|         array|
|conv1_weights_local_1_5_4_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_5_4|         array|
|conv1_weights_local_1_5_5_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_5_5|         array|
|conv1_weights_local_1_5_5_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_5_5|         array|
|conv1_weights_local_1_5_5_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_5_5|         array|
|conv1_weights_local_1_5_5_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_5_5|         array|
|conv1_weights_local_1_5_6_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_5_6|         array|
|conv1_weights_local_1_5_6_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_5_6|         array|
|conv1_weights_local_1_5_6_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_5_6|         array|
|conv1_weights_local_1_5_6_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_5_6|         array|
|conv1_weights_local_1_5_7_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_5_7|         array|
|conv1_weights_local_1_5_7_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_5_7|         array|
|conv1_weights_local_1_5_7_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_5_7|         array|
|conv1_weights_local_1_5_7_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_5_7|         array|
|conv1_weights_local_1_5_8_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_5_8|         array|
|conv1_weights_local_1_5_8_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_5_8|         array|
|conv1_weights_local_1_5_8_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_5_8|         array|
|conv1_weights_local_1_5_8_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_5_8|         array|
|conv1_weights_local_1_6_0_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_6_0|         array|
|conv1_weights_local_1_6_0_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_6_0|         array|
|conv1_weights_local_1_6_0_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_6_0|         array|
|conv1_weights_local_1_6_0_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_6_0|         array|
|conv1_weights_local_1_6_1_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_6_1|         array|
|conv1_weights_local_1_6_1_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_6_1|         array|
|conv1_weights_local_1_6_1_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_6_1|         array|
|conv1_weights_local_1_6_1_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_6_1|         array|
|conv1_weights_local_1_6_2_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_6_2|         array|
|conv1_weights_local_1_6_2_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_6_2|         array|
|conv1_weights_local_1_6_2_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_6_2|         array|
|conv1_weights_local_1_6_2_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_6_2|         array|
|conv1_weights_local_1_6_3_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_6_3|         array|
|conv1_weights_local_1_6_3_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_6_3|         array|
|conv1_weights_local_1_6_3_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_6_3|         array|
|conv1_weights_local_1_6_3_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_6_3|         array|
|conv1_weights_local_1_6_4_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_6_4|         array|
|conv1_weights_local_1_6_4_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_6_4|         array|
|conv1_weights_local_1_6_4_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_6_4|         array|
|conv1_weights_local_1_6_4_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_6_4|         array|
|conv1_weights_local_1_6_5_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_6_5|         array|
|conv1_weights_local_1_6_5_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_6_5|         array|
|conv1_weights_local_1_6_5_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_6_5|         array|
|conv1_weights_local_1_6_5_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_6_5|         array|
|conv1_weights_local_1_6_6_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_6_6|         array|
|conv1_weights_local_1_6_6_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_6_6|         array|
|conv1_weights_local_1_6_6_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_6_6|         array|
|conv1_weights_local_1_6_6_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_6_6|         array|
|conv1_weights_local_1_6_7_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_6_7|         array|
|conv1_weights_local_1_6_7_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_6_7|         array|
|conv1_weights_local_1_6_7_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_6_7|         array|
|conv1_weights_local_1_6_7_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_6_7|         array|
|conv1_weights_local_1_6_8_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_6_8|         array|
|conv1_weights_local_1_6_8_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_6_8|         array|
|conv1_weights_local_1_6_8_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_6_8|         array|
|conv1_weights_local_1_6_8_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_6_8|         array|
|conv1_weights_local_1_7_0_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_7_0|         array|
|conv1_weights_local_1_7_0_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_7_0|         array|
|conv1_weights_local_1_7_0_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_7_0|         array|
|conv1_weights_local_1_7_0_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_7_0|         array|
|conv1_weights_local_1_7_1_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_7_1|         array|
|conv1_weights_local_1_7_1_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_7_1|         array|
|conv1_weights_local_1_7_1_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_7_1|         array|
|conv1_weights_local_1_7_1_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_7_1|         array|
|conv1_weights_local_1_7_2_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_7_2|         array|
|conv1_weights_local_1_7_2_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_7_2|         array|
|conv1_weights_local_1_7_2_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_7_2|         array|
|conv1_weights_local_1_7_2_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_7_2|         array|
|conv1_weights_local_1_7_3_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_7_3|         array|
|conv1_weights_local_1_7_3_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_7_3|         array|
|conv1_weights_local_1_7_3_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_7_3|         array|
|conv1_weights_local_1_7_3_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_7_3|         array|
|conv1_weights_local_1_7_4_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_7_4|         array|
|conv1_weights_local_1_7_4_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_7_4|         array|
|conv1_weights_local_1_7_4_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_7_4|         array|
|conv1_weights_local_1_7_4_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_7_4|         array|
|conv1_weights_local_1_7_5_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_7_5|         array|
|conv1_weights_local_1_7_5_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_7_5|         array|
|conv1_weights_local_1_7_5_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_7_5|         array|
|conv1_weights_local_1_7_5_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_7_5|         array|
|conv1_weights_local_1_7_6_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_7_6|         array|
|conv1_weights_local_1_7_6_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_7_6|         array|
|conv1_weights_local_1_7_6_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_7_6|         array|
|conv1_weights_local_1_7_6_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_7_6|         array|
|conv1_weights_local_1_7_7_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_7_7|         array|
|conv1_weights_local_1_7_7_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_7_7|         array|
|conv1_weights_local_1_7_7_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_7_7|         array|
|conv1_weights_local_1_7_7_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_7_7|         array|
|conv1_weights_local_1_7_8_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_7_8|         array|
|conv1_weights_local_1_7_8_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_7_8|         array|
|conv1_weights_local_1_7_8_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_7_8|         array|
|conv1_weights_local_1_7_8_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_7_8|         array|
|conv1_weights_local_1_8_0_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_8_0|         array|
|conv1_weights_local_1_8_0_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_8_0|         array|
|conv1_weights_local_1_8_0_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_8_0|         array|
|conv1_weights_local_1_8_0_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_8_0|         array|
|conv1_weights_local_1_8_1_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_8_1|         array|
|conv1_weights_local_1_8_1_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_8_1|         array|
|conv1_weights_local_1_8_1_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_8_1|         array|
|conv1_weights_local_1_8_1_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_8_1|         array|
|conv1_weights_local_1_8_2_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_8_2|         array|
|conv1_weights_local_1_8_2_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_8_2|         array|
|conv1_weights_local_1_8_2_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_8_2|         array|
|conv1_weights_local_1_8_2_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_8_2|         array|
|conv1_weights_local_1_8_3_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_8_3|         array|
|conv1_weights_local_1_8_3_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_8_3|         array|
|conv1_weights_local_1_8_3_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_8_3|         array|
|conv1_weights_local_1_8_3_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_8_3|         array|
|conv1_weights_local_1_8_4_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_8_4|         array|
|conv1_weights_local_1_8_4_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_8_4|         array|
|conv1_weights_local_1_8_4_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_8_4|         array|
|conv1_weights_local_1_8_4_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_8_4|         array|
|conv1_weights_local_1_8_5_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_8_5|         array|
|conv1_weights_local_1_8_5_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_8_5|         array|
|conv1_weights_local_1_8_5_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_8_5|         array|
|conv1_weights_local_1_8_5_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_8_5|         array|
|conv1_weights_local_1_8_6_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_8_6|         array|
|conv1_weights_local_1_8_6_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_8_6|         array|
|conv1_weights_local_1_8_6_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_8_6|         array|
|conv1_weights_local_1_8_6_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_8_6|         array|
|conv1_weights_local_1_8_7_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_8_7|         array|
|conv1_weights_local_1_8_7_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_8_7|         array|
|conv1_weights_local_1_8_7_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_8_7|         array|
|conv1_weights_local_1_8_7_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_8_7|         array|
|conv1_weights_local_1_8_8_address1  |  out|    5|   ap_memory|  conv1_weights_local_1_8_8|         array|
|conv1_weights_local_1_8_8_ce1       |  out|    1|   ap_memory|  conv1_weights_local_1_8_8|         array|
|conv1_weights_local_1_8_8_we1       |  out|    1|   ap_memory|  conv1_weights_local_1_8_8|         array|
|conv1_weights_local_1_8_8_d1        |  out|   32|   ap_memory|  conv1_weights_local_1_8_8|         array|
|conv1_biases_local_address1         |  out|    6|   ap_memory|         conv1_biases_local|         array|
|conv1_biases_local_ce1              |  out|    1|   ap_memory|         conv1_biases_local|         array|
|conv1_biases_local_we1              |  out|    1|   ap_memory|         conv1_biases_local|         array|
|conv1_biases_local_d1               |  out|   32|   ap_memory|         conv1_biases_local|         array|
|m_axi_gmem_w1_AWVALID               |  out|    1|       m_axi|                    gmem_w1|       pointer|
|m_axi_gmem_w1_AWREADY               |   in|    1|       m_axi|                    gmem_w1|       pointer|
|m_axi_gmem_w1_AWADDR                |  out|   64|       m_axi|                    gmem_w1|       pointer|
|m_axi_gmem_w1_AWID                  |  out|    1|       m_axi|                    gmem_w1|       pointer|
|m_axi_gmem_w1_AWLEN                 |  out|   32|       m_axi|                    gmem_w1|       pointer|
|m_axi_gmem_w1_AWSIZE                |  out|    3|       m_axi|                    gmem_w1|       pointer|
|m_axi_gmem_w1_AWBURST               |  out|    2|       m_axi|                    gmem_w1|       pointer|
|m_axi_gmem_w1_AWLOCK                |  out|    2|       m_axi|                    gmem_w1|       pointer|
|m_axi_gmem_w1_AWCACHE               |  out|    4|       m_axi|                    gmem_w1|       pointer|
|m_axi_gmem_w1_AWPROT                |  out|    3|       m_axi|                    gmem_w1|       pointer|
|m_axi_gmem_w1_AWQOS                 |  out|    4|       m_axi|                    gmem_w1|       pointer|
|m_axi_gmem_w1_AWREGION              |  out|    4|       m_axi|                    gmem_w1|       pointer|
|m_axi_gmem_w1_AWUSER                |  out|    1|       m_axi|                    gmem_w1|       pointer|
|m_axi_gmem_w1_WVALID                |  out|    1|       m_axi|                    gmem_w1|       pointer|
|m_axi_gmem_w1_WREADY                |   in|    1|       m_axi|                    gmem_w1|       pointer|
|m_axi_gmem_w1_WDATA                 |  out|   32|       m_axi|                    gmem_w1|       pointer|
|m_axi_gmem_w1_WSTRB                 |  out|    4|       m_axi|                    gmem_w1|       pointer|
|m_axi_gmem_w1_WLAST                 |  out|    1|       m_axi|                    gmem_w1|       pointer|
|m_axi_gmem_w1_WID                   |  out|    1|       m_axi|                    gmem_w1|       pointer|
|m_axi_gmem_w1_WUSER                 |  out|    1|       m_axi|                    gmem_w1|       pointer|
|m_axi_gmem_w1_ARVALID               |  out|    1|       m_axi|                    gmem_w1|       pointer|
|m_axi_gmem_w1_ARREADY               |   in|    1|       m_axi|                    gmem_w1|       pointer|
|m_axi_gmem_w1_ARADDR                |  out|   64|       m_axi|                    gmem_w1|       pointer|
|m_axi_gmem_w1_ARID                  |  out|    1|       m_axi|                    gmem_w1|       pointer|
|m_axi_gmem_w1_ARLEN                 |  out|   32|       m_axi|                    gmem_w1|       pointer|
|m_axi_gmem_w1_ARSIZE                |  out|    3|       m_axi|                    gmem_w1|       pointer|
|m_axi_gmem_w1_ARBURST               |  out|    2|       m_axi|                    gmem_w1|       pointer|
|m_axi_gmem_w1_ARLOCK                |  out|    2|       m_axi|                    gmem_w1|       pointer|
|m_axi_gmem_w1_ARCACHE               |  out|    4|       m_axi|                    gmem_w1|       pointer|
|m_axi_gmem_w1_ARPROT                |  out|    3|       m_axi|                    gmem_w1|       pointer|
|m_axi_gmem_w1_ARQOS                 |  out|    4|       m_axi|                    gmem_w1|       pointer|
|m_axi_gmem_w1_ARREGION              |  out|    4|       m_axi|                    gmem_w1|       pointer|
|m_axi_gmem_w1_ARUSER                |  out|    1|       m_axi|                    gmem_w1|       pointer|
|m_axi_gmem_w1_RVALID                |   in|    1|       m_axi|                    gmem_w1|       pointer|
|m_axi_gmem_w1_RREADY                |  out|    1|       m_axi|                    gmem_w1|       pointer|
|m_axi_gmem_w1_RDATA                 |   in|   32|       m_axi|                    gmem_w1|       pointer|
|m_axi_gmem_w1_RLAST                 |   in|    1|       m_axi|                    gmem_w1|       pointer|
|m_axi_gmem_w1_RID                   |   in|    1|       m_axi|                    gmem_w1|       pointer|
|m_axi_gmem_w1_RFIFONUM              |   in|    9|       m_axi|                    gmem_w1|       pointer|
|m_axi_gmem_w1_RUSER                 |   in|    1|       m_axi|                    gmem_w1|       pointer|
|m_axi_gmem_w1_RRESP                 |   in|    2|       m_axi|                    gmem_w1|       pointer|
|m_axi_gmem_w1_BVALID                |   in|    1|       m_axi|                    gmem_w1|       pointer|
|m_axi_gmem_w1_BREADY                |  out|    1|       m_axi|                    gmem_w1|       pointer|
|m_axi_gmem_w1_BRESP                 |   in|    2|       m_axi|                    gmem_w1|       pointer|
|m_axi_gmem_w1_BID                   |   in|    1|       m_axi|                    gmem_w1|       pointer|
|m_axi_gmem_w1_BUSER                 |   in|    1|       m_axi|                    gmem_w1|       pointer|
|conv1_weights                       |   in|   64|     ap_none|              conv1_weights|        scalar|
|conv1_biases                        |   in|   64|     ap_none|               conv1_biases|        scalar|
+------------------------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 14 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 15 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_biases_local, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_0_0, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_0_1, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_0_2, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_0_3, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_0_4, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_0_5, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_0_6, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_0_7, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_0_8, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_1_0, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_1_1, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_1_2, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_1_3, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_1_4, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_1_5, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_1_6, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_1_7, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_1_8, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_2_0, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_2_1, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_2_2, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_2_3, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_2_4, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_2_5, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_2_6, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_2_7, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_2_8, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_3_0, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_3_1, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_3_2, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 46 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_3_3, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_3_4, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 48 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_3_5, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 49 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_3_6, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 50 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_3_7, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 51 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_3_8, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 52 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_4_0, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 53 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_4_1, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 54 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_4_2, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 55 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_4_3, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 56 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_4_4, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 57 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_4_5, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 58 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_4_6, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 59 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_4_7, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 60 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_4_8, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 61 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_5_0, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 62 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_5_1, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 63 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_5_2, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 64 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_5_3, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 65 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_5_4, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 66 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_5_5, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 67 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_5_6, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 68 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_5_7, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 69 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_5_8, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 70 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_6_0, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 71 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_6_1, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 72 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_6_2, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 73 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_6_3, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 74 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_6_4, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 75 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_6_5, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 76 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_6_6, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 77 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_6_7, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 78 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_6_8, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 79 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_7_0, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 80 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_7_1, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 81 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_7_2, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 82 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_7_3, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 83 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_7_4, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 84 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_7_5, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 85 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_7_6, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 86 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_7_7, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 87 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_7_8, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 88 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_8_0, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 89 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_8_1, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 90 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_8_2, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 91 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_8_3, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 92 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_8_4, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 93 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_8_5, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 94 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_8_6, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 95 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_8_7, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 96 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_8_8, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 97 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_0_0, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 98 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_0_1, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 99 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_0_2, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 100 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_0_3, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 101 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_0_4, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 102 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_0_5, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 103 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_0_6, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 104 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_0_7, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 105 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_0_8, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 106 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_1_0, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 107 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_1_1, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 108 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_1_2, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 109 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_1_3, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 110 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_1_4, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 111 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_1_5, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 112 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_1_6, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 113 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_1_7, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 114 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_1_8, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 115 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_2_0, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 116 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_2_1, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 117 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_2_2, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 118 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_2_3, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 119 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_2_4, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 120 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_2_5, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 121 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_2_6, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 122 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_2_7, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 123 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_2_8, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 124 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_3_0, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 125 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_3_1, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 126 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_3_2, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 127 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_3_3, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 128 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_3_4, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 129 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_3_5, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 130 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_3_6, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 131 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_3_7, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 132 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_3_8, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 133 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_4_0, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 134 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_4_1, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 135 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_4_2, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 136 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_4_3, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 137 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_4_4, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 138 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_4_5, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 139 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_4_6, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 140 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_4_7, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 141 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_4_8, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 142 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_5_0, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 143 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_5_1, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 144 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_5_2, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 145 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_5_3, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 146 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_5_4, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 147 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_5_5, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 148 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_5_6, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 149 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_5_7, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 150 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_5_8, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 151 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_6_0, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 152 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_6_1, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 153 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_6_2, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 154 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_6_3, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 155 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_6_4, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 156 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_6_5, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 157 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_6_6, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 158 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_6_7, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 159 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_6_8, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 160 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_7_0, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 161 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_7_1, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 162 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_7_2, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 163 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_7_3, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 164 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_7_4, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 165 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_7_5, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 166 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_7_6, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 167 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_7_7, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 168 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_7_8, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 169 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_8_0, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 170 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_8_1, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 171 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_8_2, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 172 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_8_3, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 173 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_8_4, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 174 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_8_5, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 175 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_8_6, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 176 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_8_7, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 177 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_8_8, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 178 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_w1, void @empty_131, i32 0, i32 0, void @empty_132, i32 0, i32 5184, void @empty_135, void @empty_134, void @empty_132, i32 16, i32 16, i32 16, i32 16, void @empty_132, void @empty_132, i32 4294967295, i32 0"   --->   Operation 179 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%conv1_biases_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv1_biases" [src/srcnn.cpp:133]   --->   Operation 180 'read' 'conv1_biases_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%conv1_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv1_weights" [src/srcnn.cpp:133]   --->   Operation 181 'read' 'conv1_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv1_weights_read, i32 2, i32 63" [src/srcnn.cpp:140]   --->   Operation 182 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln140_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv1_biases_read, i32 2, i32 63" [src/srcnn.cpp:140]   --->   Operation 183 'partselect' 'trunc_ln140_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln140 = sext i62 %trunc_ln140_1" [src/srcnn.cpp:140]   --->   Operation 184 'sext' 'sext_ln140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.42ns)   --->   "%store_ln140 = store i7 0, i7 %i" [src/srcnn.cpp:140]   --->   Operation 185 'store' 'store_ln140' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 186 [1/1] (0.42ns)   --->   "%store_ln140 = store i13 0, i13 %phi_mul" [src/srcnn.cpp:140]   --->   Operation 186 'store' 'store_ln140' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln140 = br void %VITIS_LOOP_142_2" [src/srcnn.cpp:140]   --->   Operation 187 'br' 'br_ln140' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.24>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%phi_mul_load = load i13 %phi_mul" [src/srcnn.cpp:140]   --->   Operation 188 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%i_3 = load i7 %i" [src/srcnn.cpp:140]   --->   Operation 189 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.82ns)   --->   "%add_ln140_1 = add i13 %phi_mul_load, i13 81" [src/srcnn.cpp:140]   --->   Operation 190 'add' 'add_ln140_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 191 [1/1] (0.77ns)   --->   "%icmp_ln140 = icmp_eq  i7 %i_3, i7 64" [src/srcnn.cpp:140]   --->   Operation 191 'icmp' 'icmp_ln140' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 192 [1/1] (0.77ns)   --->   "%add_ln140 = add i7 %i_3, i7 1" [src/srcnn.cpp:140]   --->   Operation 192 'add' 'add_ln140' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln140 = br i1 %icmp_ln140, void %VITIS_LOOP_142_2.split, void %for.end39" [src/srcnn.cpp:140]   --->   Operation 193 'br' 'br_ln140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln140_1 = zext i7 %i_3" [src/srcnn.cpp:140]   --->   Operation 194 'zext' 'zext_ln140_1' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (1.08ns)   --->   "%add_ln141 = add i63 %sext_ln140, i63 %zext_ln140_1" [src/srcnn.cpp:141]   --->   Operation 195 'add' 'add_ln141' <Predicate = (!icmp_ln140)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln141 = sext i63 %add_ln141" [src/srcnn.cpp:141]   --->   Operation 196 'sext' 'sext_ln141' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%gmem_w1_addr = getelementptr i32 %gmem_w1, i64 %sext_ln141" [src/srcnn.cpp:141]   --->   Operation 197 'getelementptr' 'gmem_w1_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.42ns)   --->   "%store_ln140 = store i7 %add_ln140, i7 %i" [src/srcnn.cpp:140]   --->   Operation 198 'store' 'store_ln140' <Predicate = (!icmp_ln140)> <Delay = 0.42>
ST_2 : Operation 199 [1/1] (0.42ns)   --->   "%store_ln140 = store i13 %add_ln140_1, i13 %phi_mul" [src/srcnn.cpp:140]   --->   Operation 199 'store' 'store_ln140' <Predicate = (!icmp_ln140)> <Delay = 0.42>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%ret_ln151 = ret" [src/srcnn.cpp:151]   --->   Operation 200 'ret' 'ret_ln151' <Predicate = (icmp_ln140)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 201 [8/8] (7.30ns)   --->   "%gmem_w1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w1_addr, i32 1" [src/srcnn.cpp:141]   --->   Operation 201 'readreq' 'gmem_w1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 202 [7/8] (7.30ns)   --->   "%gmem_w1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w1_addr, i32 1" [src/srcnn.cpp:141]   --->   Operation 202 'readreq' 'gmem_w1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 203 [6/8] (7.30ns)   --->   "%gmem_w1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w1_addr, i32 1" [src/srcnn.cpp:141]   --->   Operation 203 'readreq' 'gmem_w1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 204 [5/8] (7.30ns)   --->   "%gmem_w1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w1_addr, i32 1" [src/srcnn.cpp:141]   --->   Operation 204 'readreq' 'gmem_w1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 205 [4/8] (7.30ns)   --->   "%gmem_w1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w1_addr, i32 1" [src/srcnn.cpp:141]   --->   Operation 205 'readreq' 'gmem_w1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 206 [3/8] (7.30ns)   --->   "%gmem_w1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w1_addr, i32 1" [src/srcnn.cpp:141]   --->   Operation 206 'readreq' 'gmem_w1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 207 [2/8] (7.30ns)   --->   "%gmem_w1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w1_addr, i32 1" [src/srcnn.cpp:141]   --->   Operation 207 'readreq' 'gmem_w1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 208 [1/8] (7.30ns)   --->   "%gmem_w1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w1_addr, i32 1" [src/srcnn.cpp:141]   --->   Operation 208 'readreq' 'gmem_w1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 209 [1/1] (7.30ns)   --->   "%gmem_w1_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_w1_addr" [src/srcnn.cpp:141]   --->   Operation 209 'read' 'gmem_w1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 1.23>
ST_12 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i7 %i_3" [src/srcnn.cpp:140]   --->   Operation 210 'zext' 'zext_ln140' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln140 = trunc i7 %i_3" [src/srcnn.cpp:140]   --->   Operation 211 'trunc' 'trunc_ln140' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 212 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %i_3, i32 1, i32 5" [src/srcnn.cpp:140]   --->   Operation 212 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 213 [1/1] (0.00ns)   --->   "%bitcast_ln141 = bitcast i32 %gmem_w1_addr_read" [src/srcnn.cpp:141]   --->   Operation 213 'bitcast' 'bitcast_ln141' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 214 [1/1] (0.00ns)   --->   "%conv1_biases_local_addr = getelementptr i32 %conv1_biases_local, i64 0, i64 %zext_ln140" [src/srcnn.cpp:141]   --->   Operation 214 'getelementptr' 'conv1_biases_local_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 215 [1/1] (1.23ns)   --->   "%store_ln141 = store i32 %bitcast_ln141, i6 %conv1_biases_local_addr" [src/srcnn.cpp:141]   --->   Operation 215 'store' 'store_ln141' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 216 [2/2] (0.81ns)   --->   "%call_ln140 = call void @load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4, i32 %conv1_weights_local_1_8_8, i5 %lshr_ln, i32 %conv1_weights_local_1_8_7, i32 %conv1_weights_local_1_8_6, i32 %conv1_weights_local_1_8_5, i32 %conv1_weights_local_1_8_4, i32 %conv1_weights_local_1_8_3, i32 %conv1_weights_local_1_8_2, i32 %conv1_weights_local_1_8_1, i32 %conv1_weights_local_1_8_0, i32 %conv1_weights_local_1_7_8, i32 %conv1_weights_local_1_7_7, i32 %conv1_weights_local_1_7_6, i32 %conv1_weights_local_1_7_5, i32 %conv1_weights_local_1_7_4, i32 %conv1_weights_local_1_7_3, i32 %conv1_weights_local_1_7_2, i32 %conv1_weights_local_1_7_1, i32 %conv1_weights_local_1_7_0, i32 %conv1_weights_local_1_6_8, i32 %conv1_weights_local_1_6_7, i32 %conv1_weights_local_1_6_6, i32 %conv1_weights_local_1_6_5, i32 %conv1_weights_local_1_6_4, i32 %conv1_weights_local_1_6_3, i32 %conv1_weights_local_1_6_2, i32 %conv1_weights_local_1_6_1, i32 %conv1_weights_local_1_6_0, i32 %conv1_weights_local_1_5_8, i32 %conv1_weights_local_1_5_7, i32 %conv1_weights_local_1_5_6, i32 %conv1_weights_local_1_5_5, i32 %conv1_weights_local_1_5_4, i32 %conv1_weights_local_1_5_3, i32 %conv1_weights_local_1_5_2, i32 %conv1_weights_local_1_5_1, i32 %conv1_weights_local_1_5_0, i32 %conv1_weights_local_1_4_8, i32 %conv1_weights_local_1_4_7, i32 %conv1_weights_local_1_4_6, i32 %conv1_weights_local_1_4_5, i32 %conv1_weights_local_1_4_4, i32 %conv1_weights_local_1_4_3, i32 %conv1_weights_local_1_4_2, i32 %conv1_weights_local_1_4_1, i32 %conv1_weights_local_1_4_0, i32 %conv1_weights_local_1_3_8, i32 %conv1_weights_local_1_3_7, i32 %conv1_weights_local_1_3_6, i32 %conv1_weights_local_1_3_5, i32 %conv1_weights_local_1_3_4, i32 %conv1_weights_local_1_3_3, i32 %conv1_weights_local_1_3_2, i32 %conv1_weights_local_1_3_1, i32 %conv1_weights_local_1_3_0, i32 %conv1_weights_local_1_2_8, i32 %conv1_weights_local_1_2_7, i32 %conv1_weights_local_1_2_6, i32 %conv1_weights_local_1_2_5, i32 %conv1_weights_local_1_2_4, i32 %conv1_weights_local_1_2_3, i32 %conv1_weights_local_1_2_2, i32 %conv1_weights_local_1_2_1, i32 %conv1_weights_local_1_2_0, i32 %conv1_weights_local_1_1_8, i32 %conv1_weights_local_1_1_7, i32 %conv1_weights_local_1_1_6, i32 %conv1_weights_local_1_1_5, i32 %conv1_weights_local_1_1_4, i32 %conv1_weights_local_1_1_3, i32 %conv1_weights_local_1_1_2, i32 %conv1_weights_local_1_1_1, i32 %conv1_weights_local_1_1_0, i32 %conv1_weights_local_1_0_8, i32 %conv1_weights_local_1_0_7, i32 %conv1_weights_local_1_0_6, i32 %conv1_weights_local_1_0_5, i32 %conv1_weights_local_1_0_4, i32 %conv1_weights_local_1_0_3, i32 %conv1_weights_local_1_0_2, i32 %conv1_weights_local_1_0_1, i32 %conv1_weights_local_1_0_0, i32 %conv1_weights_local_0_8_8, i32 %conv1_weights_local_0_8_7, i32 %conv1_weights_local_0_8_6, i32 %conv1_weights_local_0_8_5, i32 %conv1_weights_local_0_8_4, i32 %conv1_weights_local_0_8_3, i32 %conv1_weights_local_0_8_2, i32 %conv1_weights_local_0_8_1, i32 %conv1_weights_local_0_8_0, i32 %conv1_weights_local_0_7_8, i32 %conv1_weights_local_0_7_7, i32 %conv1_weights_local_0_7_6, i32 %conv1_weights_local_0_7_5, i32 %conv1_weights_local_0_7_4, i32 %conv1_weights_local_0_7_3, i32 %conv1_weights_local_0_7_2, i32 %conv1_weights_local_0_7_1, i32 %conv1_weights_local_0_7_0, i32 %conv1_weights_local_0_6_8, i32 %conv1_weights_local_0_6_7, i32 %conv1_weights_local_0_6_6, i32 %conv1_weights_local_0_6_5, i32 %conv1_weights_local_0_6_4, i32 %conv1_weights_local_0_6_3, i32 %conv1_weights_local_0_6_2, i32 %conv1_weights_local_0_6_1, i32 %conv1_weights_local_0_6_0, i32 %conv1_weights_local_0_5_8, i32 %conv1_weights_local_0_5_7, i32 %conv1_weights_local_0_5_6, i32 %conv1_weights_local_0_5_5, i32 %conv1_weights_local_0_5_4, i32 %conv1_weights_local_0_5_3, i32 %conv1_weights_local_0_5_2, i32 %conv1_weights_local_0_5_1, i32 %conv1_weights_local_0_5_0, i32 %conv1_weights_local_0_4_8, i32 %conv1_weights_local_0_4_7, i32 %conv1_weights_local_0_4_6, i32 %conv1_weights_local_0_4_5, i32 %conv1_weights_local_0_4_4, i32 %conv1_weights_local_0_4_3, i32 %conv1_weights_local_0_4_2, i32 %conv1_weights_local_0_4_1, i32 %conv1_weights_local_0_4_0, i32 %conv1_weights_local_0_3_8, i32 %conv1_weights_local_0_3_7, i32 %conv1_weights_local_0_3_6, i32 %conv1_weights_local_0_3_5, i32 %conv1_weights_local_0_3_4, i32 %conv1_weights_local_0_3_3, i32 %conv1_weights_local_0_3_2, i32 %conv1_weights_local_0_3_1, i32 %conv1_weights_local_0_3_0, i32 %conv1_weights_local_0_2_8, i32 %conv1_weights_local_0_2_7, i32 %conv1_weights_local_0_2_6, i32 %conv1_weights_local_0_2_5, i32 %conv1_weights_local_0_2_4, i32 %conv1_weights_local_0_2_3, i32 %conv1_weights_local_0_2_2, i32 %conv1_weights_local_0_2_1, i32 %conv1_weights_local_0_2_0, i32 %conv1_weights_local_0_1_8, i32 %conv1_weights_local_0_1_7, i32 %conv1_weights_local_0_1_6, i32 %conv1_weights_local_0_1_5, i32 %conv1_weights_local_0_1_4, i32 %conv1_weights_local_0_1_3, i32 %conv1_weights_local_0_1_2, i32 %conv1_weights_local_0_1_1, i32 %conv1_weights_local_0_1_0, i32 %conv1_weights_local_0_0_8, i32 %conv1_weights_local_0_0_7, i32 %conv1_weights_local_0_0_6, i32 %conv1_weights_local_0_0_5, i32 %conv1_weights_local_0_0_4, i32 %conv1_weights_local_0_0_3, i32 %conv1_weights_local_0_0_2, i32 %conv1_weights_local_0_0_1, i32 %conv1_weights_local_0_0_0, i62 %trunc_ln, i13 %phi_mul_load, i32 %gmem_w1, i1 %trunc_ln140" [src/srcnn.cpp:140]   --->   Operation 216 'call' 'call_ln140' <Predicate = true> <Delay = 0.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 217 [1/1] (0.00ns)   --->   "%speclooptripcount_ln140 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/srcnn.cpp:140]   --->   Operation 217 'speclooptripcount' 'speclooptripcount_ln140' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 218 [1/1] (0.00ns)   --->   "%specloopname_ln140 = specloopname void @_ssdm_op_SpecLoopName, void @empty_155" [src/srcnn.cpp:140]   --->   Operation 218 'specloopname' 'specloopname_ln140' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 219 [1/2] (0.00ns)   --->   "%call_ln140 = call void @load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4, i32 %conv1_weights_local_1_8_8, i5 %lshr_ln, i32 %conv1_weights_local_1_8_7, i32 %conv1_weights_local_1_8_6, i32 %conv1_weights_local_1_8_5, i32 %conv1_weights_local_1_8_4, i32 %conv1_weights_local_1_8_3, i32 %conv1_weights_local_1_8_2, i32 %conv1_weights_local_1_8_1, i32 %conv1_weights_local_1_8_0, i32 %conv1_weights_local_1_7_8, i32 %conv1_weights_local_1_7_7, i32 %conv1_weights_local_1_7_6, i32 %conv1_weights_local_1_7_5, i32 %conv1_weights_local_1_7_4, i32 %conv1_weights_local_1_7_3, i32 %conv1_weights_local_1_7_2, i32 %conv1_weights_local_1_7_1, i32 %conv1_weights_local_1_7_0, i32 %conv1_weights_local_1_6_8, i32 %conv1_weights_local_1_6_7, i32 %conv1_weights_local_1_6_6, i32 %conv1_weights_local_1_6_5, i32 %conv1_weights_local_1_6_4, i32 %conv1_weights_local_1_6_3, i32 %conv1_weights_local_1_6_2, i32 %conv1_weights_local_1_6_1, i32 %conv1_weights_local_1_6_0, i32 %conv1_weights_local_1_5_8, i32 %conv1_weights_local_1_5_7, i32 %conv1_weights_local_1_5_6, i32 %conv1_weights_local_1_5_5, i32 %conv1_weights_local_1_5_4, i32 %conv1_weights_local_1_5_3, i32 %conv1_weights_local_1_5_2, i32 %conv1_weights_local_1_5_1, i32 %conv1_weights_local_1_5_0, i32 %conv1_weights_local_1_4_8, i32 %conv1_weights_local_1_4_7, i32 %conv1_weights_local_1_4_6, i32 %conv1_weights_local_1_4_5, i32 %conv1_weights_local_1_4_4, i32 %conv1_weights_local_1_4_3, i32 %conv1_weights_local_1_4_2, i32 %conv1_weights_local_1_4_1, i32 %conv1_weights_local_1_4_0, i32 %conv1_weights_local_1_3_8, i32 %conv1_weights_local_1_3_7, i32 %conv1_weights_local_1_3_6, i32 %conv1_weights_local_1_3_5, i32 %conv1_weights_local_1_3_4, i32 %conv1_weights_local_1_3_3, i32 %conv1_weights_local_1_3_2, i32 %conv1_weights_local_1_3_1, i32 %conv1_weights_local_1_3_0, i32 %conv1_weights_local_1_2_8, i32 %conv1_weights_local_1_2_7, i32 %conv1_weights_local_1_2_6, i32 %conv1_weights_local_1_2_5, i32 %conv1_weights_local_1_2_4, i32 %conv1_weights_local_1_2_3, i32 %conv1_weights_local_1_2_2, i32 %conv1_weights_local_1_2_1, i32 %conv1_weights_local_1_2_0, i32 %conv1_weights_local_1_1_8, i32 %conv1_weights_local_1_1_7, i32 %conv1_weights_local_1_1_6, i32 %conv1_weights_local_1_1_5, i32 %conv1_weights_local_1_1_4, i32 %conv1_weights_local_1_1_3, i32 %conv1_weights_local_1_1_2, i32 %conv1_weights_local_1_1_1, i32 %conv1_weights_local_1_1_0, i32 %conv1_weights_local_1_0_8, i32 %conv1_weights_local_1_0_7, i32 %conv1_weights_local_1_0_6, i32 %conv1_weights_local_1_0_5, i32 %conv1_weights_local_1_0_4, i32 %conv1_weights_local_1_0_3, i32 %conv1_weights_local_1_0_2, i32 %conv1_weights_local_1_0_1, i32 %conv1_weights_local_1_0_0, i32 %conv1_weights_local_0_8_8, i32 %conv1_weights_local_0_8_7, i32 %conv1_weights_local_0_8_6, i32 %conv1_weights_local_0_8_5, i32 %conv1_weights_local_0_8_4, i32 %conv1_weights_local_0_8_3, i32 %conv1_weights_local_0_8_2, i32 %conv1_weights_local_0_8_1, i32 %conv1_weights_local_0_8_0, i32 %conv1_weights_local_0_7_8, i32 %conv1_weights_local_0_7_7, i32 %conv1_weights_local_0_7_6, i32 %conv1_weights_local_0_7_5, i32 %conv1_weights_local_0_7_4, i32 %conv1_weights_local_0_7_3, i32 %conv1_weights_local_0_7_2, i32 %conv1_weights_local_0_7_1, i32 %conv1_weights_local_0_7_0, i32 %conv1_weights_local_0_6_8, i32 %conv1_weights_local_0_6_7, i32 %conv1_weights_local_0_6_6, i32 %conv1_weights_local_0_6_5, i32 %conv1_weights_local_0_6_4, i32 %conv1_weights_local_0_6_3, i32 %conv1_weights_local_0_6_2, i32 %conv1_weights_local_0_6_1, i32 %conv1_weights_local_0_6_0, i32 %conv1_weights_local_0_5_8, i32 %conv1_weights_local_0_5_7, i32 %conv1_weights_local_0_5_6, i32 %conv1_weights_local_0_5_5, i32 %conv1_weights_local_0_5_4, i32 %conv1_weights_local_0_5_3, i32 %conv1_weights_local_0_5_2, i32 %conv1_weights_local_0_5_1, i32 %conv1_weights_local_0_5_0, i32 %conv1_weights_local_0_4_8, i32 %conv1_weights_local_0_4_7, i32 %conv1_weights_local_0_4_6, i32 %conv1_weights_local_0_4_5, i32 %conv1_weights_local_0_4_4, i32 %conv1_weights_local_0_4_3, i32 %conv1_weights_local_0_4_2, i32 %conv1_weights_local_0_4_1, i32 %conv1_weights_local_0_4_0, i32 %conv1_weights_local_0_3_8, i32 %conv1_weights_local_0_3_7, i32 %conv1_weights_local_0_3_6, i32 %conv1_weights_local_0_3_5, i32 %conv1_weights_local_0_3_4, i32 %conv1_weights_local_0_3_3, i32 %conv1_weights_local_0_3_2, i32 %conv1_weights_local_0_3_1, i32 %conv1_weights_local_0_3_0, i32 %conv1_weights_local_0_2_8, i32 %conv1_weights_local_0_2_7, i32 %conv1_weights_local_0_2_6, i32 %conv1_weights_local_0_2_5, i32 %conv1_weights_local_0_2_4, i32 %conv1_weights_local_0_2_3, i32 %conv1_weights_local_0_2_2, i32 %conv1_weights_local_0_2_1, i32 %conv1_weights_local_0_2_0, i32 %conv1_weights_local_0_1_8, i32 %conv1_weights_local_0_1_7, i32 %conv1_weights_local_0_1_6, i32 %conv1_weights_local_0_1_5, i32 %conv1_weights_local_0_1_4, i32 %conv1_weights_local_0_1_3, i32 %conv1_weights_local_0_1_2, i32 %conv1_weights_local_0_1_1, i32 %conv1_weights_local_0_1_0, i32 %conv1_weights_local_0_0_8, i32 %conv1_weights_local_0_0_7, i32 %conv1_weights_local_0_0_6, i32 %conv1_weights_local_0_0_5, i32 %conv1_weights_local_0_0_4, i32 %conv1_weights_local_0_0_3, i32 %conv1_weights_local_0_0_2, i32 %conv1_weights_local_0_0_1, i32 %conv1_weights_local_0_0_0, i62 %trunc_ln, i13 %phi_mul_load, i32 %gmem_w1, i1 %trunc_ln140" [src/srcnn.cpp:140]   --->   Operation 219 'call' 'call_ln140' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln140 = br void %VITIS_LOOP_142_2" [src/srcnn.cpp:140]   --->   Operation 220 'br' 'br_ln140' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv1_weights_local_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_0_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_0_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_0_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_0_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_0_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_0_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_1_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_1_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_1_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_1_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_1_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_2_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_2_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_2_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_2_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_2_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_3_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_3_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_3_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_3_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_3_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_3_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_3_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_3_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_3_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_4_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_4_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_4_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_4_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_4_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_4_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_4_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_4_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_4_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_5_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_5_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_5_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_5_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_5_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_5_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_5_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_5_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_5_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_6_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_6_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_6_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_6_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_6_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_6_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_6_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_6_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_6_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_7_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_7_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_7_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_7_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_7_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_7_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_7_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_7_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_7_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_8_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_8_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_8_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_8_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_8_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_8_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_8_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_8_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_8_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_0_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_0_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_0_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_0_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_0_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_0_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_1_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_1_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_1_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_1_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_1_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_2_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_2_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_2_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_2_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_2_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_3_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_3_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_3_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_3_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_3_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_3_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_3_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_3_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_3_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_4_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_4_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_4_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_4_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_4_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_4_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_4_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_4_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_4_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_5_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_5_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_5_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_5_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_5_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_5_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_5_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_5_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_5_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_6_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_6_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_6_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_6_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_6_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_6_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_6_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_6_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_6_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_7_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_7_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_7_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_7_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_7_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_7_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_7_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_7_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_7_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_8_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_8_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_8_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_8_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_8_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_8_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_8_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_8_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_8_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv1_biases_local]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ gmem_w1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ conv1_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_biases]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_mul                 (alloca           ) [ 01111111111111]
i                       (alloca           ) [ 01111111111111]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000]
conv1_biases_read       (read             ) [ 00000000000000]
conv1_weights_read      (read             ) [ 00000000000000]
trunc_ln                (partselect       ) [ 00111111111111]
trunc_ln140_1           (partselect       ) [ 00000000000000]
sext_ln140              (sext             ) [ 00111111111111]
store_ln140             (store            ) [ 00000000000000]
store_ln140             (store            ) [ 00000000000000]
br_ln140                (br               ) [ 00000000000000]
phi_mul_load            (load             ) [ 00011111111111]
i_3                     (load             ) [ 00011111111110]
add_ln140_1             (add              ) [ 00000000000000]
icmp_ln140              (icmp             ) [ 00111111111111]
add_ln140               (add              ) [ 00000000000000]
br_ln140                (br               ) [ 00000000000000]
zext_ln140_1            (zext             ) [ 00000000000000]
add_ln141               (add              ) [ 00000000000000]
sext_ln141              (sext             ) [ 00000000000000]
gmem_w1_addr            (getelementptr    ) [ 00011111111100]
store_ln140             (store            ) [ 00000000000000]
store_ln140             (store            ) [ 00000000000000]
ret_ln151               (ret              ) [ 00000000000000]
gmem_w1_load_req        (readreq          ) [ 00000000000000]
gmem_w1_addr_read       (read             ) [ 00000000000010]
zext_ln140              (zext             ) [ 00000000000000]
trunc_ln140             (trunc            ) [ 00000000000001]
lshr_ln                 (partselect       ) [ 00000000000001]
bitcast_ln141           (bitcast          ) [ 00000000000000]
conv1_biases_local_addr (getelementptr    ) [ 00000000000000]
store_ln141             (store            ) [ 00000000000000]
speclooptripcount_ln140 (speclooptripcount) [ 00000000000000]
specloopname_ln140      (specloopname     ) [ 00000000000000]
call_ln140              (call             ) [ 00000000000000]
br_ln140                (br               ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv1_weights_local_0_0_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_0_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv1_weights_local_0_0_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_0_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv1_weights_local_0_0_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_0_2"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv1_weights_local_0_0_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_0_3"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv1_weights_local_0_0_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_0_4"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv1_weights_local_0_0_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_0_5"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv1_weights_local_0_0_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_0_6"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv1_weights_local_0_0_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_0_7"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv1_weights_local_0_0_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_0_8"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv1_weights_local_0_1_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_1_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv1_weights_local_0_1_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_1_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv1_weights_local_0_1_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_1_2"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="conv1_weights_local_0_1_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_1_3"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="conv1_weights_local_0_1_4">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_1_4"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="conv1_weights_local_0_1_5">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_1_5"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="conv1_weights_local_0_1_6">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_1_6"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="conv1_weights_local_0_1_7">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_1_7"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="conv1_weights_local_0_1_8">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_1_8"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="conv1_weights_local_0_2_0">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_2_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="conv1_weights_local_0_2_1">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_2_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="conv1_weights_local_0_2_2">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_2_2"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="conv1_weights_local_0_2_3">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_2_3"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="conv1_weights_local_0_2_4">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_2_4"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="conv1_weights_local_0_2_5">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_2_5"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="conv1_weights_local_0_2_6">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_2_6"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="conv1_weights_local_0_2_7">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_2_7"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="conv1_weights_local_0_2_8">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_2_8"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="conv1_weights_local_0_3_0">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_3_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="conv1_weights_local_0_3_1">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_3_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="conv1_weights_local_0_3_2">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_3_2"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="conv1_weights_local_0_3_3">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_3_3"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="conv1_weights_local_0_3_4">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_3_4"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="conv1_weights_local_0_3_5">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_3_5"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="conv1_weights_local_0_3_6">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_3_6"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="conv1_weights_local_0_3_7">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_3_7"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="conv1_weights_local_0_3_8">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_3_8"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="conv1_weights_local_0_4_0">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_4_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="conv1_weights_local_0_4_1">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_4_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="conv1_weights_local_0_4_2">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_4_2"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="conv1_weights_local_0_4_3">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_4_3"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="conv1_weights_local_0_4_4">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_4_4"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="conv1_weights_local_0_4_5">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_4_5"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="conv1_weights_local_0_4_6">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_4_6"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="conv1_weights_local_0_4_7">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_4_7"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="conv1_weights_local_0_4_8">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_4_8"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="conv1_weights_local_0_5_0">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_5_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="conv1_weights_local_0_5_1">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_5_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="conv1_weights_local_0_5_2">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_5_2"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="conv1_weights_local_0_5_3">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_5_3"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="conv1_weights_local_0_5_4">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_5_4"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="conv1_weights_local_0_5_5">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_5_5"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="conv1_weights_local_0_5_6">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_5_6"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="conv1_weights_local_0_5_7">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_5_7"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="conv1_weights_local_0_5_8">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_5_8"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="conv1_weights_local_0_6_0">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_6_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="conv1_weights_local_0_6_1">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_6_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="conv1_weights_local_0_6_2">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_6_2"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="conv1_weights_local_0_6_3">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_6_3"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="conv1_weights_local_0_6_4">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_6_4"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="conv1_weights_local_0_6_5">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_6_5"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="conv1_weights_local_0_6_6">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_6_6"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="conv1_weights_local_0_6_7">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_6_7"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="conv1_weights_local_0_6_8">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_6_8"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="conv1_weights_local_0_7_0">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_7_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="conv1_weights_local_0_7_1">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_7_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="conv1_weights_local_0_7_2">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_7_2"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="conv1_weights_local_0_7_3">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_7_3"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="conv1_weights_local_0_7_4">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_7_4"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="conv1_weights_local_0_7_5">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_7_5"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="conv1_weights_local_0_7_6">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_7_6"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="conv1_weights_local_0_7_7">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_7_7"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="conv1_weights_local_0_7_8">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_7_8"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="conv1_weights_local_0_8_0">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_8_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="conv1_weights_local_0_8_1">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_8_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="conv1_weights_local_0_8_2">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_8_2"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="conv1_weights_local_0_8_3">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_8_3"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="conv1_weights_local_0_8_4">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_8_4"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="conv1_weights_local_0_8_5">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_8_5"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="conv1_weights_local_0_8_6">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_8_6"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="158" class="1000" name="conv1_weights_local_0_8_7">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_8_7"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="160" class="1000" name="conv1_weights_local_0_8_8">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_8_8"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="162" class="1000" name="conv1_weights_local_1_0_0">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_0_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="164" class="1000" name="conv1_weights_local_1_0_1">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_0_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="166" class="1000" name="conv1_weights_local_1_0_2">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_0_2"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="168" class="1000" name="conv1_weights_local_1_0_3">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_0_3"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="170" class="1000" name="conv1_weights_local_1_0_4">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_0_4"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="172" class="1000" name="conv1_weights_local_1_0_5">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_0_5"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="174" class="1000" name="conv1_weights_local_1_0_6">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_0_6"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="176" class="1000" name="conv1_weights_local_1_0_7">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_0_7"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="178" class="1000" name="conv1_weights_local_1_0_8">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_0_8"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="180" class="1000" name="conv1_weights_local_1_1_0">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_1_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="182" class="1000" name="conv1_weights_local_1_1_1">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_1_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="184" class="1000" name="conv1_weights_local_1_1_2">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_1_2"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="186" class="1000" name="conv1_weights_local_1_1_3">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_1_3"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="188" class="1000" name="conv1_weights_local_1_1_4">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_1_4"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="190" class="1000" name="conv1_weights_local_1_1_5">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_1_5"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="192" class="1000" name="conv1_weights_local_1_1_6">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_1_6"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="194" class="1000" name="conv1_weights_local_1_1_7">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_1_7"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="196" class="1000" name="conv1_weights_local_1_1_8">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_1_8"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="198" class="1000" name="conv1_weights_local_1_2_0">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_2_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="200" class="1000" name="conv1_weights_local_1_2_1">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_2_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="202" class="1000" name="conv1_weights_local_1_2_2">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_2_2"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="204" class="1000" name="conv1_weights_local_1_2_3">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_2_3"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="206" class="1000" name="conv1_weights_local_1_2_4">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_2_4"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="208" class="1000" name="conv1_weights_local_1_2_5">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_2_5"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="210" class="1000" name="conv1_weights_local_1_2_6">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_2_6"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="212" class="1000" name="conv1_weights_local_1_2_7">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_2_7"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="214" class="1000" name="conv1_weights_local_1_2_8">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_2_8"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="216" class="1000" name="conv1_weights_local_1_3_0">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_3_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="218" class="1000" name="conv1_weights_local_1_3_1">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_3_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="220" class="1000" name="conv1_weights_local_1_3_2">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_3_2"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="222" class="1000" name="conv1_weights_local_1_3_3">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_3_3"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="224" class="1000" name="conv1_weights_local_1_3_4">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_3_4"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="226" class="1000" name="conv1_weights_local_1_3_5">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_3_5"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="228" class="1000" name="conv1_weights_local_1_3_6">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_3_6"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="230" class="1000" name="conv1_weights_local_1_3_7">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_3_7"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="232" class="1000" name="conv1_weights_local_1_3_8">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_3_8"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="234" class="1000" name="conv1_weights_local_1_4_0">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_4_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="236" class="1000" name="conv1_weights_local_1_4_1">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_4_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="238" class="1000" name="conv1_weights_local_1_4_2">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_4_2"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="240" class="1000" name="conv1_weights_local_1_4_3">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_4_3"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="242" class="1000" name="conv1_weights_local_1_4_4">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_4_4"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="244" class="1000" name="conv1_weights_local_1_4_5">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_4_5"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="246" class="1000" name="conv1_weights_local_1_4_6">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_4_6"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="248" class="1000" name="conv1_weights_local_1_4_7">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_4_7"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="250" class="1000" name="conv1_weights_local_1_4_8">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_4_8"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="252" class="1000" name="conv1_weights_local_1_5_0">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_5_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="254" class="1000" name="conv1_weights_local_1_5_1">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_5_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="256" class="1000" name="conv1_weights_local_1_5_2">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_5_2"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="258" class="1000" name="conv1_weights_local_1_5_3">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_5_3"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="260" class="1000" name="conv1_weights_local_1_5_4">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_5_4"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="262" class="1000" name="conv1_weights_local_1_5_5">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_5_5"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="264" class="1000" name="conv1_weights_local_1_5_6">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_5_6"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="266" class="1000" name="conv1_weights_local_1_5_7">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_5_7"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="268" class="1000" name="conv1_weights_local_1_5_8">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_5_8"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="270" class="1000" name="conv1_weights_local_1_6_0">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_6_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="272" class="1000" name="conv1_weights_local_1_6_1">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_6_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="274" class="1000" name="conv1_weights_local_1_6_2">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_6_2"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="276" class="1000" name="conv1_weights_local_1_6_3">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_6_3"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="278" class="1000" name="conv1_weights_local_1_6_4">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_6_4"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="280" class="1000" name="conv1_weights_local_1_6_5">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_6_5"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="282" class="1000" name="conv1_weights_local_1_6_6">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_6_6"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="284" class="1000" name="conv1_weights_local_1_6_7">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_6_7"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="286" class="1000" name="conv1_weights_local_1_6_8">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_6_8"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="288" class="1000" name="conv1_weights_local_1_7_0">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_7_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="290" class="1000" name="conv1_weights_local_1_7_1">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_7_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="292" class="1000" name="conv1_weights_local_1_7_2">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_7_2"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="294" class="1000" name="conv1_weights_local_1_7_3">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_7_3"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="296" class="1000" name="conv1_weights_local_1_7_4">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_7_4"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="298" class="1000" name="conv1_weights_local_1_7_5">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_7_5"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="300" class="1000" name="conv1_weights_local_1_7_6">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_7_6"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="302" class="1000" name="conv1_weights_local_1_7_7">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_7_7"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="304" class="1000" name="conv1_weights_local_1_7_8">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_7_8"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="306" class="1000" name="conv1_weights_local_1_8_0">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_8_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="308" class="1000" name="conv1_weights_local_1_8_1">
<pin_list>
<pin id="309" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_8_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="310" class="1000" name="conv1_weights_local_1_8_2">
<pin_list>
<pin id="311" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_8_2"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="312" class="1000" name="conv1_weights_local_1_8_3">
<pin_list>
<pin id="313" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_8_3"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="314" class="1000" name="conv1_weights_local_1_8_4">
<pin_list>
<pin id="315" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_8_4"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="316" class="1000" name="conv1_weights_local_1_8_5">
<pin_list>
<pin id="317" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_8_5"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="318" class="1000" name="conv1_weights_local_1_8_6">
<pin_list>
<pin id="319" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_8_6"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="320" class="1000" name="conv1_weights_local_1_8_7">
<pin_list>
<pin id="321" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_8_7"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="322" class="1000" name="conv1_weights_local_1_8_8">
<pin_list>
<pin id="323" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_8_8"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="324" class="1000" name="conv1_biases_local">
<pin_list>
<pin id="325" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_biases_local"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="326" class="1000" name="gmem_w1">
<pin_list>
<pin id="327" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_w1"/></StgValue>
</bind>
</comp>

<comp id="328" class="1000" name="conv1_weights">
<pin_list>
<pin id="329" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights"/></StgValue>
</bind>
</comp>

<comp id="330" class="1000" name="conv1_biases">
<pin_list>
<pin id="331" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_biases"/></StgValue>
</bind>
</comp>

<comp id="332" class="1001" name="const_332">
<pin_list>
<pin id="333" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="334" class="1001" name="const_334">
<pin_list>
<pin id="335" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="336" class="1001" name="const_336">
<pin_list>
<pin id="337" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="338" class="1001" name="const_338">
<pin_list>
<pin id="339" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="340" class="1001" name="const_340">
<pin_list>
<pin id="341" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="342" class="1001" name="const_342">
<pin_list>
<pin id="343" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="344" class="1001" name="const_344">
<pin_list>
<pin id="345" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="346" class="1001" name="const_346">
<pin_list>
<pin id="347" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_131"/></StgValue>
</bind>
</comp>

<comp id="348" class="1001" name="const_348">
<pin_list>
<pin id="349" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="350" class="1001" name="const_350">
<pin_list>
<pin id="351" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_132"/></StgValue>
</bind>
</comp>

<comp id="352" class="1001" name="const_352">
<pin_list>
<pin id="353" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="354" class="1001" name="const_354">
<pin_list>
<pin id="355" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_135"/></StgValue>
</bind>
</comp>

<comp id="356" class="1001" name="const_356">
<pin_list>
<pin id="357" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_134"/></StgValue>
</bind>
</comp>

<comp id="358" class="1001" name="const_358">
<pin_list>
<pin id="359" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="360" class="1001" name="const_360">
<pin_list>
<pin id="361" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="362" class="1001" name="const_362">
<pin_list>
<pin id="363" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="364" class="1001" name="const_364">
<pin_list>
<pin id="365" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="366" class="1001" name="const_366">
<pin_list>
<pin id="367" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="368" class="1001" name="const_368">
<pin_list>
<pin id="369" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="370" class="1001" name="const_370">
<pin_list>
<pin id="371" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="372" class="1001" name="const_372">
<pin_list>
<pin id="373" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="374" class="1001" name="const_374">
<pin_list>
<pin id="375" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="376" class="1001" name="const_376">
<pin_list>
<pin id="377" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="378" class="1001" name="const_378">
<pin_list>
<pin id="379" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="380" class="1001" name="const_380">
<pin_list>
<pin id="381" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="382" class="1001" name="const_382">
<pin_list>
<pin id="383" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="384" class="1001" name="const_384">
<pin_list>
<pin id="385" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="386" class="1001" name="const_386">
<pin_list>
<pin id="387" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="388" class="1001" name="const_388">
<pin_list>
<pin id="389" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="390" class="1001" name="const_390">
<pin_list>
<pin id="391" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4"/></StgValue>
</bind>
</comp>

<comp id="392" class="1001" name="const_392">
<pin_list>
<pin id="393" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="394" class="1001" name="const_394">
<pin_list>
<pin id="395" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="396" class="1001" name="const_396">
<pin_list>
<pin id="397" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="398" class="1001" name="const_398">
<pin_list>
<pin id="399" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_155"/></StgValue>
</bind>
</comp>

<comp id="400" class="1004" name="phi_mul_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="i_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="conv1_biases_read_read_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="64" slack="0"/>
<pin id="410" dir="0" index="1" bw="64" slack="0"/>
<pin id="411" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_biases_read/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="conv1_weights_read_read_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="64" slack="0"/>
<pin id="416" dir="0" index="1" bw="64" slack="0"/>
<pin id="417" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_weights_read/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="grp_readreq_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="1"/>
<pin id="423" dir="0" index="2" bw="1" slack="0"/>
<pin id="424" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_w1_load_req/3 "/>
</bind>
</comp>

<comp id="427" class="1004" name="gmem_w1_addr_read_read_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="0" index="1" bw="32" slack="9"/>
<pin id="430" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_w1_addr_read/11 "/>
</bind>
</comp>

<comp id="432" class="1004" name="conv1_biases_local_addr_gep_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="0" index="2" bw="7" slack="0"/>
<pin id="436" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_biases_local_addr/12 "/>
</bind>
</comp>

<comp id="439" class="1004" name="store_ln141_access_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="441" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="442" dir="0" index="2" bw="0" slack="0"/>
<pin id="444" dir="0" index="4" bw="6" slack="0"/>
<pin id="445" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="446" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="443" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="447" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln141/12 "/>
</bind>
</comp>

<comp id="449" class="1004" name="grp_load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="0" slack="0"/>
<pin id="451" dir="0" index="1" bw="32" slack="0"/>
<pin id="452" dir="0" index="2" bw="5" slack="0"/>
<pin id="453" dir="0" index="3" bw="32" slack="0"/>
<pin id="454" dir="0" index="4" bw="32" slack="0"/>
<pin id="455" dir="0" index="5" bw="32" slack="0"/>
<pin id="456" dir="0" index="6" bw="32" slack="0"/>
<pin id="457" dir="0" index="7" bw="32" slack="0"/>
<pin id="458" dir="0" index="8" bw="32" slack="0"/>
<pin id="459" dir="0" index="9" bw="32" slack="0"/>
<pin id="460" dir="0" index="10" bw="32" slack="0"/>
<pin id="461" dir="0" index="11" bw="32" slack="0"/>
<pin id="462" dir="0" index="12" bw="32" slack="0"/>
<pin id="463" dir="0" index="13" bw="32" slack="0"/>
<pin id="464" dir="0" index="14" bw="32" slack="0"/>
<pin id="465" dir="0" index="15" bw="32" slack="0"/>
<pin id="466" dir="0" index="16" bw="32" slack="0"/>
<pin id="467" dir="0" index="17" bw="32" slack="0"/>
<pin id="468" dir="0" index="18" bw="32" slack="0"/>
<pin id="469" dir="0" index="19" bw="32" slack="0"/>
<pin id="470" dir="0" index="20" bw="32" slack="0"/>
<pin id="471" dir="0" index="21" bw="32" slack="0"/>
<pin id="472" dir="0" index="22" bw="32" slack="0"/>
<pin id="473" dir="0" index="23" bw="32" slack="0"/>
<pin id="474" dir="0" index="24" bw="32" slack="0"/>
<pin id="475" dir="0" index="25" bw="32" slack="0"/>
<pin id="476" dir="0" index="26" bw="32" slack="0"/>
<pin id="477" dir="0" index="27" bw="32" slack="0"/>
<pin id="478" dir="0" index="28" bw="32" slack="0"/>
<pin id="479" dir="0" index="29" bw="32" slack="0"/>
<pin id="480" dir="0" index="30" bw="32" slack="0"/>
<pin id="481" dir="0" index="31" bw="32" slack="0"/>
<pin id="482" dir="0" index="32" bw="32" slack="0"/>
<pin id="483" dir="0" index="33" bw="32" slack="0"/>
<pin id="484" dir="0" index="34" bw="32" slack="0"/>
<pin id="485" dir="0" index="35" bw="32" slack="0"/>
<pin id="486" dir="0" index="36" bw="32" slack="0"/>
<pin id="487" dir="0" index="37" bw="32" slack="0"/>
<pin id="488" dir="0" index="38" bw="32" slack="0"/>
<pin id="489" dir="0" index="39" bw="32" slack="0"/>
<pin id="490" dir="0" index="40" bw="32" slack="0"/>
<pin id="491" dir="0" index="41" bw="32" slack="0"/>
<pin id="492" dir="0" index="42" bw="32" slack="0"/>
<pin id="493" dir="0" index="43" bw="32" slack="0"/>
<pin id="494" dir="0" index="44" bw="32" slack="0"/>
<pin id="495" dir="0" index="45" bw="32" slack="0"/>
<pin id="496" dir="0" index="46" bw="32" slack="0"/>
<pin id="497" dir="0" index="47" bw="32" slack="0"/>
<pin id="498" dir="0" index="48" bw="32" slack="0"/>
<pin id="499" dir="0" index="49" bw="32" slack="0"/>
<pin id="500" dir="0" index="50" bw="32" slack="0"/>
<pin id="501" dir="0" index="51" bw="32" slack="0"/>
<pin id="502" dir="0" index="52" bw="32" slack="0"/>
<pin id="503" dir="0" index="53" bw="32" slack="0"/>
<pin id="504" dir="0" index="54" bw="32" slack="0"/>
<pin id="505" dir="0" index="55" bw="32" slack="0"/>
<pin id="506" dir="0" index="56" bw="32" slack="0"/>
<pin id="507" dir="0" index="57" bw="32" slack="0"/>
<pin id="508" dir="0" index="58" bw="32" slack="0"/>
<pin id="509" dir="0" index="59" bw="32" slack="0"/>
<pin id="510" dir="0" index="60" bw="32" slack="0"/>
<pin id="511" dir="0" index="61" bw="32" slack="0"/>
<pin id="512" dir="0" index="62" bw="32" slack="0"/>
<pin id="513" dir="0" index="63" bw="32" slack="0"/>
<pin id="514" dir="0" index="64" bw="32" slack="0"/>
<pin id="515" dir="0" index="65" bw="32" slack="0"/>
<pin id="516" dir="0" index="66" bw="32" slack="0"/>
<pin id="517" dir="0" index="67" bw="32" slack="0"/>
<pin id="518" dir="0" index="68" bw="32" slack="0"/>
<pin id="519" dir="0" index="69" bw="32" slack="0"/>
<pin id="520" dir="0" index="70" bw="32" slack="0"/>
<pin id="521" dir="0" index="71" bw="32" slack="0"/>
<pin id="522" dir="0" index="72" bw="32" slack="0"/>
<pin id="523" dir="0" index="73" bw="32" slack="0"/>
<pin id="524" dir="0" index="74" bw="32" slack="0"/>
<pin id="525" dir="0" index="75" bw="32" slack="0"/>
<pin id="526" dir="0" index="76" bw="32" slack="0"/>
<pin id="527" dir="0" index="77" bw="32" slack="0"/>
<pin id="528" dir="0" index="78" bw="32" slack="0"/>
<pin id="529" dir="0" index="79" bw="32" slack="0"/>
<pin id="530" dir="0" index="80" bw="32" slack="0"/>
<pin id="531" dir="0" index="81" bw="32" slack="0"/>
<pin id="532" dir="0" index="82" bw="32" slack="0"/>
<pin id="533" dir="0" index="83" bw="32" slack="0"/>
<pin id="534" dir="0" index="84" bw="32" slack="0"/>
<pin id="535" dir="0" index="85" bw="32" slack="0"/>
<pin id="536" dir="0" index="86" bw="32" slack="0"/>
<pin id="537" dir="0" index="87" bw="32" slack="0"/>
<pin id="538" dir="0" index="88" bw="32" slack="0"/>
<pin id="539" dir="0" index="89" bw="32" slack="0"/>
<pin id="540" dir="0" index="90" bw="32" slack="0"/>
<pin id="541" dir="0" index="91" bw="32" slack="0"/>
<pin id="542" dir="0" index="92" bw="32" slack="0"/>
<pin id="543" dir="0" index="93" bw="32" slack="0"/>
<pin id="544" dir="0" index="94" bw="32" slack="0"/>
<pin id="545" dir="0" index="95" bw="32" slack="0"/>
<pin id="546" dir="0" index="96" bw="32" slack="0"/>
<pin id="547" dir="0" index="97" bw="32" slack="0"/>
<pin id="548" dir="0" index="98" bw="32" slack="0"/>
<pin id="549" dir="0" index="99" bw="32" slack="0"/>
<pin id="550" dir="0" index="100" bw="32" slack="0"/>
<pin id="551" dir="0" index="101" bw="32" slack="0"/>
<pin id="552" dir="0" index="102" bw="32" slack="0"/>
<pin id="553" dir="0" index="103" bw="32" slack="0"/>
<pin id="554" dir="0" index="104" bw="32" slack="0"/>
<pin id="555" dir="0" index="105" bw="32" slack="0"/>
<pin id="556" dir="0" index="106" bw="32" slack="0"/>
<pin id="557" dir="0" index="107" bw="32" slack="0"/>
<pin id="558" dir="0" index="108" bw="32" slack="0"/>
<pin id="559" dir="0" index="109" bw="32" slack="0"/>
<pin id="560" dir="0" index="110" bw="32" slack="0"/>
<pin id="561" dir="0" index="111" bw="32" slack="0"/>
<pin id="562" dir="0" index="112" bw="32" slack="0"/>
<pin id="563" dir="0" index="113" bw="32" slack="0"/>
<pin id="564" dir="0" index="114" bw="32" slack="0"/>
<pin id="565" dir="0" index="115" bw="32" slack="0"/>
<pin id="566" dir="0" index="116" bw="32" slack="0"/>
<pin id="567" dir="0" index="117" bw="32" slack="0"/>
<pin id="568" dir="0" index="118" bw="32" slack="0"/>
<pin id="569" dir="0" index="119" bw="32" slack="0"/>
<pin id="570" dir="0" index="120" bw="32" slack="0"/>
<pin id="571" dir="0" index="121" bw="32" slack="0"/>
<pin id="572" dir="0" index="122" bw="32" slack="0"/>
<pin id="573" dir="0" index="123" bw="32" slack="0"/>
<pin id="574" dir="0" index="124" bw="32" slack="0"/>
<pin id="575" dir="0" index="125" bw="32" slack="0"/>
<pin id="576" dir="0" index="126" bw="32" slack="0"/>
<pin id="577" dir="0" index="127" bw="32" slack="0"/>
<pin id="578" dir="0" index="128" bw="32" slack="0"/>
<pin id="579" dir="0" index="129" bw="32" slack="0"/>
<pin id="580" dir="0" index="130" bw="32" slack="0"/>
<pin id="581" dir="0" index="131" bw="32" slack="0"/>
<pin id="582" dir="0" index="132" bw="32" slack="0"/>
<pin id="583" dir="0" index="133" bw="32" slack="0"/>
<pin id="584" dir="0" index="134" bw="32" slack="0"/>
<pin id="585" dir="0" index="135" bw="32" slack="0"/>
<pin id="586" dir="0" index="136" bw="32" slack="0"/>
<pin id="587" dir="0" index="137" bw="32" slack="0"/>
<pin id="588" dir="0" index="138" bw="32" slack="0"/>
<pin id="589" dir="0" index="139" bw="32" slack="0"/>
<pin id="590" dir="0" index="140" bw="32" slack="0"/>
<pin id="591" dir="0" index="141" bw="32" slack="0"/>
<pin id="592" dir="0" index="142" bw="32" slack="0"/>
<pin id="593" dir="0" index="143" bw="32" slack="0"/>
<pin id="594" dir="0" index="144" bw="32" slack="0"/>
<pin id="595" dir="0" index="145" bw="32" slack="0"/>
<pin id="596" dir="0" index="146" bw="32" slack="0"/>
<pin id="597" dir="0" index="147" bw="32" slack="0"/>
<pin id="598" dir="0" index="148" bw="32" slack="0"/>
<pin id="599" dir="0" index="149" bw="32" slack="0"/>
<pin id="600" dir="0" index="150" bw="32" slack="0"/>
<pin id="601" dir="0" index="151" bw="32" slack="0"/>
<pin id="602" dir="0" index="152" bw="32" slack="0"/>
<pin id="603" dir="0" index="153" bw="32" slack="0"/>
<pin id="604" dir="0" index="154" bw="32" slack="0"/>
<pin id="605" dir="0" index="155" bw="32" slack="0"/>
<pin id="606" dir="0" index="156" bw="32" slack="0"/>
<pin id="607" dir="0" index="157" bw="32" slack="0"/>
<pin id="608" dir="0" index="158" bw="32" slack="0"/>
<pin id="609" dir="0" index="159" bw="32" slack="0"/>
<pin id="610" dir="0" index="160" bw="32" slack="0"/>
<pin id="611" dir="0" index="161" bw="32" slack="0"/>
<pin id="612" dir="0" index="162" bw="32" slack="0"/>
<pin id="613" dir="0" index="163" bw="32" slack="0"/>
<pin id="614" dir="0" index="164" bw="62" slack="11"/>
<pin id="615" dir="0" index="165" bw="13" slack="10"/>
<pin id="616" dir="0" index="166" bw="32" slack="0"/>
<pin id="617" dir="0" index="167" bw="1" slack="0"/>
<pin id="618" dir="1" index="168" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln140/12 "/>
</bind>
</comp>

<comp id="783" class="1004" name="trunc_ln_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="62" slack="0"/>
<pin id="785" dir="0" index="1" bw="64" slack="0"/>
<pin id="786" dir="0" index="2" bw="3" slack="0"/>
<pin id="787" dir="0" index="3" bw="7" slack="0"/>
<pin id="788" dir="1" index="4" bw="62" slack="11"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="793" class="1004" name="trunc_ln140_1_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="62" slack="0"/>
<pin id="795" dir="0" index="1" bw="64" slack="0"/>
<pin id="796" dir="0" index="2" bw="3" slack="0"/>
<pin id="797" dir="0" index="3" bw="7" slack="0"/>
<pin id="798" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln140_1/1 "/>
</bind>
</comp>

<comp id="803" class="1004" name="sext_ln140_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="62" slack="0"/>
<pin id="805" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln140/1 "/>
</bind>
</comp>

<comp id="807" class="1004" name="store_ln140_store_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="1" slack="0"/>
<pin id="809" dir="0" index="1" bw="7" slack="0"/>
<pin id="810" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="812" class="1004" name="store_ln140_store_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="1" slack="0"/>
<pin id="814" dir="0" index="1" bw="13" slack="0"/>
<pin id="815" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="817" class="1004" name="phi_mul_load_load_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="13" slack="1"/>
<pin id="819" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul_load/2 "/>
</bind>
</comp>

<comp id="820" class="1004" name="i_3_load_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="7" slack="1"/>
<pin id="822" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/2 "/>
</bind>
</comp>

<comp id="823" class="1004" name="add_ln140_1_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="13" slack="0"/>
<pin id="825" dir="0" index="1" bw="8" slack="0"/>
<pin id="826" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln140_1/2 "/>
</bind>
</comp>

<comp id="829" class="1004" name="icmp_ln140_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="7" slack="0"/>
<pin id="831" dir="0" index="1" bw="7" slack="0"/>
<pin id="832" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln140/2 "/>
</bind>
</comp>

<comp id="835" class="1004" name="add_ln140_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="7" slack="0"/>
<pin id="837" dir="0" index="1" bw="1" slack="0"/>
<pin id="838" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln140/2 "/>
</bind>
</comp>

<comp id="841" class="1004" name="zext_ln140_1_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="7" slack="0"/>
<pin id="843" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_1/2 "/>
</bind>
</comp>

<comp id="845" class="1004" name="add_ln141_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="62" slack="1"/>
<pin id="847" dir="0" index="1" bw="7" slack="0"/>
<pin id="848" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln141/2 "/>
</bind>
</comp>

<comp id="850" class="1004" name="sext_ln141_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="63" slack="0"/>
<pin id="852" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln141/2 "/>
</bind>
</comp>

<comp id="854" class="1004" name="gmem_w1_addr_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="64" slack="0"/>
<pin id="856" dir="0" index="1" bw="64" slack="0"/>
<pin id="857" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_w1_addr/2 "/>
</bind>
</comp>

<comp id="860" class="1004" name="store_ln140_store_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="7" slack="0"/>
<pin id="862" dir="0" index="1" bw="7" slack="1"/>
<pin id="863" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/2 "/>
</bind>
</comp>

<comp id="865" class="1004" name="store_ln140_store_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="13" slack="0"/>
<pin id="867" dir="0" index="1" bw="13" slack="1"/>
<pin id="868" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/2 "/>
</bind>
</comp>

<comp id="870" class="1004" name="zext_ln140_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="7" slack="10"/>
<pin id="872" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140/12 "/>
</bind>
</comp>

<comp id="874" class="1004" name="trunc_ln140_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="7" slack="10"/>
<pin id="876" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln140/12 "/>
</bind>
</comp>

<comp id="878" class="1004" name="lshr_ln_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="5" slack="0"/>
<pin id="880" dir="0" index="1" bw="7" slack="10"/>
<pin id="881" dir="0" index="2" bw="1" slack="0"/>
<pin id="882" dir="0" index="3" bw="4" slack="0"/>
<pin id="883" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/12 "/>
</bind>
</comp>

<comp id="888" class="1004" name="bitcast_ln141_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="32" slack="1"/>
<pin id="890" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln141/12 "/>
</bind>
</comp>

<comp id="892" class="1005" name="phi_mul_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="13" slack="0"/>
<pin id="894" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul "/>
</bind>
</comp>

<comp id="899" class="1005" name="i_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="7" slack="0"/>
<pin id="901" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="906" class="1005" name="trunc_ln_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="62" slack="11"/>
<pin id="908" dir="1" index="1" bw="62" slack="11"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="911" class="1005" name="sext_ln140_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="63" slack="1"/>
<pin id="913" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln140 "/>
</bind>
</comp>

<comp id="916" class="1005" name="phi_mul_load_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="13" slack="10"/>
<pin id="918" dir="1" index="1" bw="13" slack="10"/>
</pin_list>
<bind>
<opset="phi_mul_load "/>
</bind>
</comp>

<comp id="921" class="1005" name="i_3_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="7" slack="10"/>
<pin id="923" dir="1" index="1" bw="7" slack="10"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="931" class="1005" name="gmem_w1_addr_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="32" slack="1"/>
<pin id="933" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_w1_addr "/>
</bind>
</comp>

<comp id="937" class="1005" name="gmem_w1_addr_read_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="32" slack="1"/>
<pin id="939" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_w1_addr_read "/>
</bind>
</comp>

<comp id="942" class="1005" name="trunc_ln140_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="1" slack="1"/>
<pin id="944" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln140 "/>
</bind>
</comp>

<comp id="947" class="1005" name="lshr_ln_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="5" slack="1"/>
<pin id="949" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="403"><net_src comp="332" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="332" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="412"><net_src comp="362" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="330" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="362" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="328" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="425"><net_src comp="380" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="332" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="431"><net_src comp="382" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="437"><net_src comp="324" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="388" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="448"><net_src comp="432" pin="3"/><net_sink comp="439" pin=2"/></net>

<net id="619"><net_src comp="390" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="620"><net_src comp="322" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="621"><net_src comp="320" pin="0"/><net_sink comp="449" pin=3"/></net>

<net id="622"><net_src comp="318" pin="0"/><net_sink comp="449" pin=4"/></net>

<net id="623"><net_src comp="316" pin="0"/><net_sink comp="449" pin=5"/></net>

<net id="624"><net_src comp="314" pin="0"/><net_sink comp="449" pin=6"/></net>

<net id="625"><net_src comp="312" pin="0"/><net_sink comp="449" pin=7"/></net>

<net id="626"><net_src comp="310" pin="0"/><net_sink comp="449" pin=8"/></net>

<net id="627"><net_src comp="308" pin="0"/><net_sink comp="449" pin=9"/></net>

<net id="628"><net_src comp="306" pin="0"/><net_sink comp="449" pin=10"/></net>

<net id="629"><net_src comp="304" pin="0"/><net_sink comp="449" pin=11"/></net>

<net id="630"><net_src comp="302" pin="0"/><net_sink comp="449" pin=12"/></net>

<net id="631"><net_src comp="300" pin="0"/><net_sink comp="449" pin=13"/></net>

<net id="632"><net_src comp="298" pin="0"/><net_sink comp="449" pin=14"/></net>

<net id="633"><net_src comp="296" pin="0"/><net_sink comp="449" pin=15"/></net>

<net id="634"><net_src comp="294" pin="0"/><net_sink comp="449" pin=16"/></net>

<net id="635"><net_src comp="292" pin="0"/><net_sink comp="449" pin=17"/></net>

<net id="636"><net_src comp="290" pin="0"/><net_sink comp="449" pin=18"/></net>

<net id="637"><net_src comp="288" pin="0"/><net_sink comp="449" pin=19"/></net>

<net id="638"><net_src comp="286" pin="0"/><net_sink comp="449" pin=20"/></net>

<net id="639"><net_src comp="284" pin="0"/><net_sink comp="449" pin=21"/></net>

<net id="640"><net_src comp="282" pin="0"/><net_sink comp="449" pin=22"/></net>

<net id="641"><net_src comp="280" pin="0"/><net_sink comp="449" pin=23"/></net>

<net id="642"><net_src comp="278" pin="0"/><net_sink comp="449" pin=24"/></net>

<net id="643"><net_src comp="276" pin="0"/><net_sink comp="449" pin=25"/></net>

<net id="644"><net_src comp="274" pin="0"/><net_sink comp="449" pin=26"/></net>

<net id="645"><net_src comp="272" pin="0"/><net_sink comp="449" pin=27"/></net>

<net id="646"><net_src comp="270" pin="0"/><net_sink comp="449" pin=28"/></net>

<net id="647"><net_src comp="268" pin="0"/><net_sink comp="449" pin=29"/></net>

<net id="648"><net_src comp="266" pin="0"/><net_sink comp="449" pin=30"/></net>

<net id="649"><net_src comp="264" pin="0"/><net_sink comp="449" pin=31"/></net>

<net id="650"><net_src comp="262" pin="0"/><net_sink comp="449" pin=32"/></net>

<net id="651"><net_src comp="260" pin="0"/><net_sink comp="449" pin=33"/></net>

<net id="652"><net_src comp="258" pin="0"/><net_sink comp="449" pin=34"/></net>

<net id="653"><net_src comp="256" pin="0"/><net_sink comp="449" pin=35"/></net>

<net id="654"><net_src comp="254" pin="0"/><net_sink comp="449" pin=36"/></net>

<net id="655"><net_src comp="252" pin="0"/><net_sink comp="449" pin=37"/></net>

<net id="656"><net_src comp="250" pin="0"/><net_sink comp="449" pin=38"/></net>

<net id="657"><net_src comp="248" pin="0"/><net_sink comp="449" pin=39"/></net>

<net id="658"><net_src comp="246" pin="0"/><net_sink comp="449" pin=40"/></net>

<net id="659"><net_src comp="244" pin="0"/><net_sink comp="449" pin=41"/></net>

<net id="660"><net_src comp="242" pin="0"/><net_sink comp="449" pin=42"/></net>

<net id="661"><net_src comp="240" pin="0"/><net_sink comp="449" pin=43"/></net>

<net id="662"><net_src comp="238" pin="0"/><net_sink comp="449" pin=44"/></net>

<net id="663"><net_src comp="236" pin="0"/><net_sink comp="449" pin=45"/></net>

<net id="664"><net_src comp="234" pin="0"/><net_sink comp="449" pin=46"/></net>

<net id="665"><net_src comp="232" pin="0"/><net_sink comp="449" pin=47"/></net>

<net id="666"><net_src comp="230" pin="0"/><net_sink comp="449" pin=48"/></net>

<net id="667"><net_src comp="228" pin="0"/><net_sink comp="449" pin=49"/></net>

<net id="668"><net_src comp="226" pin="0"/><net_sink comp="449" pin=50"/></net>

<net id="669"><net_src comp="224" pin="0"/><net_sink comp="449" pin=51"/></net>

<net id="670"><net_src comp="222" pin="0"/><net_sink comp="449" pin=52"/></net>

<net id="671"><net_src comp="220" pin="0"/><net_sink comp="449" pin=53"/></net>

<net id="672"><net_src comp="218" pin="0"/><net_sink comp="449" pin=54"/></net>

<net id="673"><net_src comp="216" pin="0"/><net_sink comp="449" pin=55"/></net>

<net id="674"><net_src comp="214" pin="0"/><net_sink comp="449" pin=56"/></net>

<net id="675"><net_src comp="212" pin="0"/><net_sink comp="449" pin=57"/></net>

<net id="676"><net_src comp="210" pin="0"/><net_sink comp="449" pin=58"/></net>

<net id="677"><net_src comp="208" pin="0"/><net_sink comp="449" pin=59"/></net>

<net id="678"><net_src comp="206" pin="0"/><net_sink comp="449" pin=60"/></net>

<net id="679"><net_src comp="204" pin="0"/><net_sink comp="449" pin=61"/></net>

<net id="680"><net_src comp="202" pin="0"/><net_sink comp="449" pin=62"/></net>

<net id="681"><net_src comp="200" pin="0"/><net_sink comp="449" pin=63"/></net>

<net id="682"><net_src comp="198" pin="0"/><net_sink comp="449" pin=64"/></net>

<net id="683"><net_src comp="196" pin="0"/><net_sink comp="449" pin=65"/></net>

<net id="684"><net_src comp="194" pin="0"/><net_sink comp="449" pin=66"/></net>

<net id="685"><net_src comp="192" pin="0"/><net_sink comp="449" pin=67"/></net>

<net id="686"><net_src comp="190" pin="0"/><net_sink comp="449" pin=68"/></net>

<net id="687"><net_src comp="188" pin="0"/><net_sink comp="449" pin=69"/></net>

<net id="688"><net_src comp="186" pin="0"/><net_sink comp="449" pin=70"/></net>

<net id="689"><net_src comp="184" pin="0"/><net_sink comp="449" pin=71"/></net>

<net id="690"><net_src comp="182" pin="0"/><net_sink comp="449" pin=72"/></net>

<net id="691"><net_src comp="180" pin="0"/><net_sink comp="449" pin=73"/></net>

<net id="692"><net_src comp="178" pin="0"/><net_sink comp="449" pin=74"/></net>

<net id="693"><net_src comp="176" pin="0"/><net_sink comp="449" pin=75"/></net>

<net id="694"><net_src comp="174" pin="0"/><net_sink comp="449" pin=76"/></net>

<net id="695"><net_src comp="172" pin="0"/><net_sink comp="449" pin=77"/></net>

<net id="696"><net_src comp="170" pin="0"/><net_sink comp="449" pin=78"/></net>

<net id="697"><net_src comp="168" pin="0"/><net_sink comp="449" pin=79"/></net>

<net id="698"><net_src comp="166" pin="0"/><net_sink comp="449" pin=80"/></net>

<net id="699"><net_src comp="164" pin="0"/><net_sink comp="449" pin=81"/></net>

<net id="700"><net_src comp="162" pin="0"/><net_sink comp="449" pin=82"/></net>

<net id="701"><net_src comp="160" pin="0"/><net_sink comp="449" pin=83"/></net>

<net id="702"><net_src comp="158" pin="0"/><net_sink comp="449" pin=84"/></net>

<net id="703"><net_src comp="156" pin="0"/><net_sink comp="449" pin=85"/></net>

<net id="704"><net_src comp="154" pin="0"/><net_sink comp="449" pin=86"/></net>

<net id="705"><net_src comp="152" pin="0"/><net_sink comp="449" pin=87"/></net>

<net id="706"><net_src comp="150" pin="0"/><net_sink comp="449" pin=88"/></net>

<net id="707"><net_src comp="148" pin="0"/><net_sink comp="449" pin=89"/></net>

<net id="708"><net_src comp="146" pin="0"/><net_sink comp="449" pin=90"/></net>

<net id="709"><net_src comp="144" pin="0"/><net_sink comp="449" pin=91"/></net>

<net id="710"><net_src comp="142" pin="0"/><net_sink comp="449" pin=92"/></net>

<net id="711"><net_src comp="140" pin="0"/><net_sink comp="449" pin=93"/></net>

<net id="712"><net_src comp="138" pin="0"/><net_sink comp="449" pin=94"/></net>

<net id="713"><net_src comp="136" pin="0"/><net_sink comp="449" pin=95"/></net>

<net id="714"><net_src comp="134" pin="0"/><net_sink comp="449" pin=96"/></net>

<net id="715"><net_src comp="132" pin="0"/><net_sink comp="449" pin=97"/></net>

<net id="716"><net_src comp="130" pin="0"/><net_sink comp="449" pin=98"/></net>

<net id="717"><net_src comp="128" pin="0"/><net_sink comp="449" pin=99"/></net>

<net id="718"><net_src comp="126" pin="0"/><net_sink comp="449" pin=100"/></net>

<net id="719"><net_src comp="124" pin="0"/><net_sink comp="449" pin=101"/></net>

<net id="720"><net_src comp="122" pin="0"/><net_sink comp="449" pin=102"/></net>

<net id="721"><net_src comp="120" pin="0"/><net_sink comp="449" pin=103"/></net>

<net id="722"><net_src comp="118" pin="0"/><net_sink comp="449" pin=104"/></net>

<net id="723"><net_src comp="116" pin="0"/><net_sink comp="449" pin=105"/></net>

<net id="724"><net_src comp="114" pin="0"/><net_sink comp="449" pin=106"/></net>

<net id="725"><net_src comp="112" pin="0"/><net_sink comp="449" pin=107"/></net>

<net id="726"><net_src comp="110" pin="0"/><net_sink comp="449" pin=108"/></net>

<net id="727"><net_src comp="108" pin="0"/><net_sink comp="449" pin=109"/></net>

<net id="728"><net_src comp="106" pin="0"/><net_sink comp="449" pin=110"/></net>

<net id="729"><net_src comp="104" pin="0"/><net_sink comp="449" pin=111"/></net>

<net id="730"><net_src comp="102" pin="0"/><net_sink comp="449" pin=112"/></net>

<net id="731"><net_src comp="100" pin="0"/><net_sink comp="449" pin=113"/></net>

<net id="732"><net_src comp="98" pin="0"/><net_sink comp="449" pin=114"/></net>

<net id="733"><net_src comp="96" pin="0"/><net_sink comp="449" pin=115"/></net>

<net id="734"><net_src comp="94" pin="0"/><net_sink comp="449" pin=116"/></net>

<net id="735"><net_src comp="92" pin="0"/><net_sink comp="449" pin=117"/></net>

<net id="736"><net_src comp="90" pin="0"/><net_sink comp="449" pin=118"/></net>

<net id="737"><net_src comp="88" pin="0"/><net_sink comp="449" pin=119"/></net>

<net id="738"><net_src comp="86" pin="0"/><net_sink comp="449" pin=120"/></net>

<net id="739"><net_src comp="84" pin="0"/><net_sink comp="449" pin=121"/></net>

<net id="740"><net_src comp="82" pin="0"/><net_sink comp="449" pin=122"/></net>

<net id="741"><net_src comp="80" pin="0"/><net_sink comp="449" pin=123"/></net>

<net id="742"><net_src comp="78" pin="0"/><net_sink comp="449" pin=124"/></net>

<net id="743"><net_src comp="76" pin="0"/><net_sink comp="449" pin=125"/></net>

<net id="744"><net_src comp="74" pin="0"/><net_sink comp="449" pin=126"/></net>

<net id="745"><net_src comp="72" pin="0"/><net_sink comp="449" pin=127"/></net>

<net id="746"><net_src comp="70" pin="0"/><net_sink comp="449" pin=128"/></net>

<net id="747"><net_src comp="68" pin="0"/><net_sink comp="449" pin=129"/></net>

<net id="748"><net_src comp="66" pin="0"/><net_sink comp="449" pin=130"/></net>

<net id="749"><net_src comp="64" pin="0"/><net_sink comp="449" pin=131"/></net>

<net id="750"><net_src comp="62" pin="0"/><net_sink comp="449" pin=132"/></net>

<net id="751"><net_src comp="60" pin="0"/><net_sink comp="449" pin=133"/></net>

<net id="752"><net_src comp="58" pin="0"/><net_sink comp="449" pin=134"/></net>

<net id="753"><net_src comp="56" pin="0"/><net_sink comp="449" pin=135"/></net>

<net id="754"><net_src comp="54" pin="0"/><net_sink comp="449" pin=136"/></net>

<net id="755"><net_src comp="52" pin="0"/><net_sink comp="449" pin=137"/></net>

<net id="756"><net_src comp="50" pin="0"/><net_sink comp="449" pin=138"/></net>

<net id="757"><net_src comp="48" pin="0"/><net_sink comp="449" pin=139"/></net>

<net id="758"><net_src comp="46" pin="0"/><net_sink comp="449" pin=140"/></net>

<net id="759"><net_src comp="44" pin="0"/><net_sink comp="449" pin=141"/></net>

<net id="760"><net_src comp="42" pin="0"/><net_sink comp="449" pin=142"/></net>

<net id="761"><net_src comp="40" pin="0"/><net_sink comp="449" pin=143"/></net>

<net id="762"><net_src comp="38" pin="0"/><net_sink comp="449" pin=144"/></net>

<net id="763"><net_src comp="36" pin="0"/><net_sink comp="449" pin=145"/></net>

<net id="764"><net_src comp="34" pin="0"/><net_sink comp="449" pin=146"/></net>

<net id="765"><net_src comp="32" pin="0"/><net_sink comp="449" pin=147"/></net>

<net id="766"><net_src comp="30" pin="0"/><net_sink comp="449" pin=148"/></net>

<net id="767"><net_src comp="28" pin="0"/><net_sink comp="449" pin=149"/></net>

<net id="768"><net_src comp="26" pin="0"/><net_sink comp="449" pin=150"/></net>

<net id="769"><net_src comp="24" pin="0"/><net_sink comp="449" pin=151"/></net>

<net id="770"><net_src comp="22" pin="0"/><net_sink comp="449" pin=152"/></net>

<net id="771"><net_src comp="20" pin="0"/><net_sink comp="449" pin=153"/></net>

<net id="772"><net_src comp="18" pin="0"/><net_sink comp="449" pin=154"/></net>

<net id="773"><net_src comp="16" pin="0"/><net_sink comp="449" pin=155"/></net>

<net id="774"><net_src comp="14" pin="0"/><net_sink comp="449" pin=156"/></net>

<net id="775"><net_src comp="12" pin="0"/><net_sink comp="449" pin=157"/></net>

<net id="776"><net_src comp="10" pin="0"/><net_sink comp="449" pin=158"/></net>

<net id="777"><net_src comp="8" pin="0"/><net_sink comp="449" pin=159"/></net>

<net id="778"><net_src comp="6" pin="0"/><net_sink comp="449" pin=160"/></net>

<net id="779"><net_src comp="4" pin="0"/><net_sink comp="449" pin=161"/></net>

<net id="780"><net_src comp="2" pin="0"/><net_sink comp="449" pin=162"/></net>

<net id="781"><net_src comp="0" pin="0"/><net_sink comp="449" pin=163"/></net>

<net id="782"><net_src comp="326" pin="0"/><net_sink comp="449" pin=166"/></net>

<net id="789"><net_src comp="364" pin="0"/><net_sink comp="783" pin=0"/></net>

<net id="790"><net_src comp="414" pin="2"/><net_sink comp="783" pin=1"/></net>

<net id="791"><net_src comp="366" pin="0"/><net_sink comp="783" pin=2"/></net>

<net id="792"><net_src comp="368" pin="0"/><net_sink comp="783" pin=3"/></net>

<net id="799"><net_src comp="364" pin="0"/><net_sink comp="793" pin=0"/></net>

<net id="800"><net_src comp="408" pin="2"/><net_sink comp="793" pin=1"/></net>

<net id="801"><net_src comp="366" pin="0"/><net_sink comp="793" pin=2"/></net>

<net id="802"><net_src comp="368" pin="0"/><net_sink comp="793" pin=3"/></net>

<net id="806"><net_src comp="793" pin="4"/><net_sink comp="803" pin=0"/></net>

<net id="811"><net_src comp="370" pin="0"/><net_sink comp="807" pin=0"/></net>

<net id="816"><net_src comp="372" pin="0"/><net_sink comp="812" pin=0"/></net>

<net id="827"><net_src comp="817" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="828"><net_src comp="374" pin="0"/><net_sink comp="823" pin=1"/></net>

<net id="833"><net_src comp="820" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="834"><net_src comp="376" pin="0"/><net_sink comp="829" pin=1"/></net>

<net id="839"><net_src comp="820" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="840"><net_src comp="378" pin="0"/><net_sink comp="835" pin=1"/></net>

<net id="844"><net_src comp="820" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="849"><net_src comp="841" pin="1"/><net_sink comp="845" pin=1"/></net>

<net id="853"><net_src comp="845" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="858"><net_src comp="326" pin="0"/><net_sink comp="854" pin=0"/></net>

<net id="859"><net_src comp="850" pin="1"/><net_sink comp="854" pin=1"/></net>

<net id="864"><net_src comp="835" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="869"><net_src comp="823" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="873"><net_src comp="870" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="877"><net_src comp="874" pin="1"/><net_sink comp="449" pin=167"/></net>

<net id="884"><net_src comp="384" pin="0"/><net_sink comp="878" pin=0"/></net>

<net id="885"><net_src comp="332" pin="0"/><net_sink comp="878" pin=2"/></net>

<net id="886"><net_src comp="386" pin="0"/><net_sink comp="878" pin=3"/></net>

<net id="887"><net_src comp="878" pin="4"/><net_sink comp="449" pin=2"/></net>

<net id="891"><net_src comp="888" pin="1"/><net_sink comp="439" pin=4"/></net>

<net id="895"><net_src comp="400" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="897"><net_src comp="892" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="898"><net_src comp="892" pin="1"/><net_sink comp="865" pin=1"/></net>

<net id="902"><net_src comp="404" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="807" pin=1"/></net>

<net id="904"><net_src comp="899" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="905"><net_src comp="899" pin="1"/><net_sink comp="860" pin=1"/></net>

<net id="909"><net_src comp="783" pin="4"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="449" pin=164"/></net>

<net id="914"><net_src comp="803" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="919"><net_src comp="817" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="449" pin=165"/></net>

<net id="924"><net_src comp="820" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="926"><net_src comp="921" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="927"><net_src comp="921" pin="1"/><net_sink comp="878" pin=1"/></net>

<net id="934"><net_src comp="854" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="936"><net_src comp="931" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="940"><net_src comp="427" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="945"><net_src comp="874" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="449" pin=167"/></net>

<net id="950"><net_src comp="878" pin="4"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="449" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv1_weights_local_0_0_0 | {12 13 }
	Port: conv1_weights_local_0_0_1 | {12 13 }
	Port: conv1_weights_local_0_0_2 | {12 13 }
	Port: conv1_weights_local_0_0_3 | {12 13 }
	Port: conv1_weights_local_0_0_4 | {12 13 }
	Port: conv1_weights_local_0_0_5 | {12 13 }
	Port: conv1_weights_local_0_0_6 | {12 13 }
	Port: conv1_weights_local_0_0_7 | {12 13 }
	Port: conv1_weights_local_0_0_8 | {12 13 }
	Port: conv1_weights_local_0_1_0 | {12 13 }
	Port: conv1_weights_local_0_1_1 | {12 13 }
	Port: conv1_weights_local_0_1_2 | {12 13 }
	Port: conv1_weights_local_0_1_3 | {12 13 }
	Port: conv1_weights_local_0_1_4 | {12 13 }
	Port: conv1_weights_local_0_1_5 | {12 13 }
	Port: conv1_weights_local_0_1_6 | {12 13 }
	Port: conv1_weights_local_0_1_7 | {12 13 }
	Port: conv1_weights_local_0_1_8 | {12 13 }
	Port: conv1_weights_local_0_2_0 | {12 13 }
	Port: conv1_weights_local_0_2_1 | {12 13 }
	Port: conv1_weights_local_0_2_2 | {12 13 }
	Port: conv1_weights_local_0_2_3 | {12 13 }
	Port: conv1_weights_local_0_2_4 | {12 13 }
	Port: conv1_weights_local_0_2_5 | {12 13 }
	Port: conv1_weights_local_0_2_6 | {12 13 }
	Port: conv1_weights_local_0_2_7 | {12 13 }
	Port: conv1_weights_local_0_2_8 | {12 13 }
	Port: conv1_weights_local_0_3_0 | {12 13 }
	Port: conv1_weights_local_0_3_1 | {12 13 }
	Port: conv1_weights_local_0_3_2 | {12 13 }
	Port: conv1_weights_local_0_3_3 | {12 13 }
	Port: conv1_weights_local_0_3_4 | {12 13 }
	Port: conv1_weights_local_0_3_5 | {12 13 }
	Port: conv1_weights_local_0_3_6 | {12 13 }
	Port: conv1_weights_local_0_3_7 | {12 13 }
	Port: conv1_weights_local_0_3_8 | {12 13 }
	Port: conv1_weights_local_0_4_0 | {12 13 }
	Port: conv1_weights_local_0_4_1 | {12 13 }
	Port: conv1_weights_local_0_4_2 | {12 13 }
	Port: conv1_weights_local_0_4_3 | {12 13 }
	Port: conv1_weights_local_0_4_4 | {12 13 }
	Port: conv1_weights_local_0_4_5 | {12 13 }
	Port: conv1_weights_local_0_4_6 | {12 13 }
	Port: conv1_weights_local_0_4_7 | {12 13 }
	Port: conv1_weights_local_0_4_8 | {12 13 }
	Port: conv1_weights_local_0_5_0 | {12 13 }
	Port: conv1_weights_local_0_5_1 | {12 13 }
	Port: conv1_weights_local_0_5_2 | {12 13 }
	Port: conv1_weights_local_0_5_3 | {12 13 }
	Port: conv1_weights_local_0_5_4 | {12 13 }
	Port: conv1_weights_local_0_5_5 | {12 13 }
	Port: conv1_weights_local_0_5_6 | {12 13 }
	Port: conv1_weights_local_0_5_7 | {12 13 }
	Port: conv1_weights_local_0_5_8 | {12 13 }
	Port: conv1_weights_local_0_6_0 | {12 13 }
	Port: conv1_weights_local_0_6_1 | {12 13 }
	Port: conv1_weights_local_0_6_2 | {12 13 }
	Port: conv1_weights_local_0_6_3 | {12 13 }
	Port: conv1_weights_local_0_6_4 | {12 13 }
	Port: conv1_weights_local_0_6_5 | {12 13 }
	Port: conv1_weights_local_0_6_6 | {12 13 }
	Port: conv1_weights_local_0_6_7 | {12 13 }
	Port: conv1_weights_local_0_6_8 | {12 13 }
	Port: conv1_weights_local_0_7_0 | {12 13 }
	Port: conv1_weights_local_0_7_1 | {12 13 }
	Port: conv1_weights_local_0_7_2 | {12 13 }
	Port: conv1_weights_local_0_7_3 | {12 13 }
	Port: conv1_weights_local_0_7_4 | {12 13 }
	Port: conv1_weights_local_0_7_5 | {12 13 }
	Port: conv1_weights_local_0_7_6 | {12 13 }
	Port: conv1_weights_local_0_7_7 | {12 13 }
	Port: conv1_weights_local_0_7_8 | {12 13 }
	Port: conv1_weights_local_0_8_0 | {12 13 }
	Port: conv1_weights_local_0_8_1 | {12 13 }
	Port: conv1_weights_local_0_8_2 | {12 13 }
	Port: conv1_weights_local_0_8_3 | {12 13 }
	Port: conv1_weights_local_0_8_4 | {12 13 }
	Port: conv1_weights_local_0_8_5 | {12 13 }
	Port: conv1_weights_local_0_8_6 | {12 13 }
	Port: conv1_weights_local_0_8_7 | {12 13 }
	Port: conv1_weights_local_0_8_8 | {12 13 }
	Port: conv1_weights_local_1_0_0 | {12 13 }
	Port: conv1_weights_local_1_0_1 | {12 13 }
	Port: conv1_weights_local_1_0_2 | {12 13 }
	Port: conv1_weights_local_1_0_3 | {12 13 }
	Port: conv1_weights_local_1_0_4 | {12 13 }
	Port: conv1_weights_local_1_0_5 | {12 13 }
	Port: conv1_weights_local_1_0_6 | {12 13 }
	Port: conv1_weights_local_1_0_7 | {12 13 }
	Port: conv1_weights_local_1_0_8 | {12 13 }
	Port: conv1_weights_local_1_1_0 | {12 13 }
	Port: conv1_weights_local_1_1_1 | {12 13 }
	Port: conv1_weights_local_1_1_2 | {12 13 }
	Port: conv1_weights_local_1_1_3 | {12 13 }
	Port: conv1_weights_local_1_1_4 | {12 13 }
	Port: conv1_weights_local_1_1_5 | {12 13 }
	Port: conv1_weights_local_1_1_6 | {12 13 }
	Port: conv1_weights_local_1_1_7 | {12 13 }
	Port: conv1_weights_local_1_1_8 | {12 13 }
	Port: conv1_weights_local_1_2_0 | {12 13 }
	Port: conv1_weights_local_1_2_1 | {12 13 }
	Port: conv1_weights_local_1_2_2 | {12 13 }
	Port: conv1_weights_local_1_2_3 | {12 13 }
	Port: conv1_weights_local_1_2_4 | {12 13 }
	Port: conv1_weights_local_1_2_5 | {12 13 }
	Port: conv1_weights_local_1_2_6 | {12 13 }
	Port: conv1_weights_local_1_2_7 | {12 13 }
	Port: conv1_weights_local_1_2_8 | {12 13 }
	Port: conv1_weights_local_1_3_0 | {12 13 }
	Port: conv1_weights_local_1_3_1 | {12 13 }
	Port: conv1_weights_local_1_3_2 | {12 13 }
	Port: conv1_weights_local_1_3_3 | {12 13 }
	Port: conv1_weights_local_1_3_4 | {12 13 }
	Port: conv1_weights_local_1_3_5 | {12 13 }
	Port: conv1_weights_local_1_3_6 | {12 13 }
	Port: conv1_weights_local_1_3_7 | {12 13 }
	Port: conv1_weights_local_1_3_8 | {12 13 }
	Port: conv1_weights_local_1_4_0 | {12 13 }
	Port: conv1_weights_local_1_4_1 | {12 13 }
	Port: conv1_weights_local_1_4_2 | {12 13 }
	Port: conv1_weights_local_1_4_3 | {12 13 }
	Port: conv1_weights_local_1_4_4 | {12 13 }
	Port: conv1_weights_local_1_4_5 | {12 13 }
	Port: conv1_weights_local_1_4_6 | {12 13 }
	Port: conv1_weights_local_1_4_7 | {12 13 }
	Port: conv1_weights_local_1_4_8 | {12 13 }
	Port: conv1_weights_local_1_5_0 | {12 13 }
	Port: conv1_weights_local_1_5_1 | {12 13 }
	Port: conv1_weights_local_1_5_2 | {12 13 }
	Port: conv1_weights_local_1_5_3 | {12 13 }
	Port: conv1_weights_local_1_5_4 | {12 13 }
	Port: conv1_weights_local_1_5_5 | {12 13 }
	Port: conv1_weights_local_1_5_6 | {12 13 }
	Port: conv1_weights_local_1_5_7 | {12 13 }
	Port: conv1_weights_local_1_5_8 | {12 13 }
	Port: conv1_weights_local_1_6_0 | {12 13 }
	Port: conv1_weights_local_1_6_1 | {12 13 }
	Port: conv1_weights_local_1_6_2 | {12 13 }
	Port: conv1_weights_local_1_6_3 | {12 13 }
	Port: conv1_weights_local_1_6_4 | {12 13 }
	Port: conv1_weights_local_1_6_5 | {12 13 }
	Port: conv1_weights_local_1_6_6 | {12 13 }
	Port: conv1_weights_local_1_6_7 | {12 13 }
	Port: conv1_weights_local_1_6_8 | {12 13 }
	Port: conv1_weights_local_1_7_0 | {12 13 }
	Port: conv1_weights_local_1_7_1 | {12 13 }
	Port: conv1_weights_local_1_7_2 | {12 13 }
	Port: conv1_weights_local_1_7_3 | {12 13 }
	Port: conv1_weights_local_1_7_4 | {12 13 }
	Port: conv1_weights_local_1_7_5 | {12 13 }
	Port: conv1_weights_local_1_7_6 | {12 13 }
	Port: conv1_weights_local_1_7_7 | {12 13 }
	Port: conv1_weights_local_1_7_8 | {12 13 }
	Port: conv1_weights_local_1_8_0 | {12 13 }
	Port: conv1_weights_local_1_8_1 | {12 13 }
	Port: conv1_weights_local_1_8_2 | {12 13 }
	Port: conv1_weights_local_1_8_3 | {12 13 }
	Port: conv1_weights_local_1_8_4 | {12 13 }
	Port: conv1_weights_local_1_8_5 | {12 13 }
	Port: conv1_weights_local_1_8_6 | {12 13 }
	Port: conv1_weights_local_1_8_7 | {12 13 }
	Port: conv1_weights_local_1_8_8 | {12 13 }
	Port: conv1_biases_local | {12 }
	Port: gmem_w1 | {}
 - Input state : 
	Port: load_conv1_params : gmem_w1 | {3 4 5 6 7 8 9 10 11 12 13 }
	Port: load_conv1_params : conv1_weights | {1 }
	Port: load_conv1_params : conv1_biases | {1 }
  - Chain level:
	State 1
		sext_ln140 : 1
		store_ln140 : 1
		store_ln140 : 1
	State 2
		add_ln140_1 : 1
		icmp_ln140 : 1
		add_ln140 : 1
		br_ln140 : 2
		zext_ln140_1 : 1
		add_ln141 : 2
		sext_ln141 : 3
		gmem_w1_addr : 4
		store_ln140 : 2
		store_ln140 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		conv1_biases_local_addr : 1
		store_ln141 : 2
		call_ln140 : 1
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------------|---------|---------|
| Operation|                             Functional Unit                             |    FF   |   LUT   |
|----------|-------------------------------------------------------------------------|---------|---------|
|   call   | grp_load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4_fu_449 |   963   |   246   |
|----------|-------------------------------------------------------------------------|---------|---------|
|          |                            add_ln140_1_fu_823                           |    0    |    20   |
|    add   |                             add_ln140_fu_835                            |    0    |    14   |
|          |                             add_ln141_fu_845                            |    0    |    69   |
|----------|-------------------------------------------------------------------------|---------|---------|
|   icmp   |                            icmp_ln140_fu_829                            |    0    |    14   |
|----------|-------------------------------------------------------------------------|---------|---------|
|          |                      conv1_biases_read_read_fu_408                      |    0    |    0    |
|   read   |                      conv1_weights_read_read_fu_414                     |    0    |    0    |
|          |                      gmem_w1_addr_read_read_fu_427                      |    0    |    0    |
|----------|-------------------------------------------------------------------------|---------|---------|
|  readreq |                            grp_readreq_fu_420                           |    0    |    0    |
|----------|-------------------------------------------------------------------------|---------|---------|
|          |                             trunc_ln_fu_783                             |    0    |    0    |
|partselect|                           trunc_ln140_1_fu_793                          |    0    |    0    |
|          |                              lshr_ln_fu_878                             |    0    |    0    |
|----------|-------------------------------------------------------------------------|---------|---------|
|   sext   |                            sext_ln140_fu_803                            |    0    |    0    |
|          |                            sext_ln141_fu_850                            |    0    |    0    |
|----------|-------------------------------------------------------------------------|---------|---------|
|   zext   |                           zext_ln140_1_fu_841                           |    0    |    0    |
|          |                            zext_ln140_fu_870                            |    0    |    0    |
|----------|-------------------------------------------------------------------------|---------|---------|
|   trunc  |                            trunc_ln140_fu_874                           |    0    |    0    |
|----------|-------------------------------------------------------------------------|---------|---------|
|   Total  |                                                                         |   963   |   363   |
|----------|-------------------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|gmem_w1_addr_read_reg_937|   32   |
|   gmem_w1_addr_reg_931  |   32   |
|       i_3_reg_921       |    7   |
|        i_reg_899        |    7   |
|     lshr_ln_reg_947     |    5   |
|   phi_mul_load_reg_916  |   13   |
|     phi_mul_reg_892     |   13   |
|    sext_ln140_reg_911   |   63   |
|   trunc_ln140_reg_942   |    1   |
|     trunc_ln_reg_906    |   62   |
+-------------------------+--------+
|          Total          |   235  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                   Comp                                  |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4_fu_449 |  p2  |   2  |   5  |   10   ||    9    |
| grp_load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4_fu_449 | p167 |   2  |   1  |    2   ||    9    |
|-------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                  Total                                  |      |      |      |   12   ||  0.854  ||    18   |
|-------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   963  |   363  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   235  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |  1198  |   381  |
+-----------+--------+--------+--------+
