
centos-preinstalled/cd-read:     file format elf32-littlearm


Disassembly of section .init:

00010eec <_init@@Base>:
   10eec:	push	{r3, lr}
   10ef0:	bl	11e18 <close@plt+0xccc>
   10ef4:	pop	{r3, pc}

Disassembly of section .plt:

00010ef8 <fdopen@plt-0x14>:
   10ef8:	push	{lr}		; (str lr, [sp, #-4]!)
   10efc:	ldr	lr, [pc, #4]	; 10f08 <_init@@Base+0x1c>
   10f00:	add	lr, pc, lr
   10f04:	ldr	pc, [lr, #8]!
   10f08:	strdeq	r5, [r1], -r8

00010f0c <fdopen@plt>:
   10f0c:	add	ip, pc, #0, 12
   10f10:	add	ip, ip, #86016	; 0x15000
   10f14:	ldr	pc, [ip, #248]!	; 0xf8

00010f18 <calloc@plt>:
   10f18:	add	ip, pc, #0, 12
   10f1c:	add	ip, ip, #86016	; 0x15000
   10f20:	ldr	pc, [ip, #240]!	; 0xf0

00010f24 <iso9660_get_xa_attr_str@plt>:
   10f24:	add	ip, pc, #0, 12
   10f28:	add	ip, ip, #86016	; 0x15000
   10f2c:	ldr	pc, [ip, #232]!	; 0xe8

00010f30 <strcmp@plt>:
   10f30:	add	ip, pc, #0, 12
   10f34:	add	ip, ip, #86016	; 0x15000
   10f38:	ldr	pc, [ip, #224]!	; 0xe0

00010f3c <strtol@plt>:
   10f3c:	add	ip, pc, #0, 12
   10f40:	add	ip, ip, #86016	; 0x15000
   10f44:	ldr	pc, [ip, #216]!	; 0xd8

00010f48 <cdio_open_cue@plt>:
   10f48:	add	ip, pc, #0, 12
   10f4c:	add	ip, ip, #86016	; 0x15000
   10f50:	ldr	pc, [ip, #208]!	; 0xd0

00010f54 <fflush@plt>:
   10f54:	add	ip, pc, #0, 12
   10f58:	add	ip, ip, #86016	; 0x15000
   10f5c:	ldr	pc, [ip, #200]!	; 0xc8

00010f60 <cdio_is_device@plt>:
   10f60:	add	ip, pc, #0, 12
   10f64:	add	ip, ip, #86016	; 0x15000
   10f68:	ldr	pc, [ip, #192]!	; 0xc0

00010f6c <free@plt>:
   10f6c:	add	ip, pc, #0, 12
   10f70:	add	ip, ip, #86016	; 0x15000
   10f74:	ldr	pc, [ip, #184]!	; 0xb8

00010f78 <__stack_chk_fail@plt>:
   10f78:	add	ip, pc, #0, 12
   10f7c:	add	ip, ip, #86016	; 0x15000
   10f80:	ldr	pc, [ip, #176]!	; 0xb0

00010f84 <cdio_destroy@plt>:
   10f84:	add	ip, pc, #0, 12
   10f88:	add	ip, ip, #86016	; 0x15000
   10f8c:	ldr	pc, [ip, #168]!	; 0xa8

00010f90 <__memcpy_chk@plt>:
   10f90:	add	ip, pc, #0, 12
   10f94:	add	ip, ip, #86016	; 0x15000
   10f98:	ldr	pc, [ip, #160]!	; 0xa0

00010f9c <mmc_feature2str@plt>:
   10f9c:	add	ip, pc, #0, 12
   10fa0:	add	ip, ip, #86016	; 0x15000
   10fa4:	ldr	pc, [ip, #152]!	; 0x98

00010fa8 <fwrite@plt>:
   10fa8:	add	ip, pc, #0, 12
   10fac:	add	ip, ip, #86016	; 0x15000
   10fb0:	ldr	pc, [ip, #144]!	; 0x90

00010fb4 <cdio_log_set_handler@plt>:
   10fb4:	add	ip, pc, #0, 12
   10fb8:	add	ip, ip, #86016	; 0x15000
   10fbc:	ldr	pc, [ip, #136]!	; 0x88

00010fc0 <open64@plt>:
   10fc0:	add	ip, pc, #0, 12
   10fc4:	add	ip, ip, #86016	; 0x15000
   10fc8:	ldr	pc, [ip, #128]!	; 0x80

00010fcc <__libc_start_main@plt>:
   10fcc:	add	ip, pc, #0, 12
   10fd0:	add	ip, ip, #86016	; 0x15000
   10fd4:	ldr	pc, [ip, #120]!	; 0x78

00010fd8 <strerror@plt>:
   10fd8:	add	ip, pc, #0, 12
   10fdc:	add	ip, ip, #86016	; 0x15000
   10fe0:	ldr	pc, [ip, #112]!	; 0x70

00010fe4 <strftime@plt>:
   10fe4:	add	ip, pc, #0, 12
   10fe8:	add	ip, ip, #86016	; 0x15000
   10fec:	ldr	pc, [ip, #104]!	; 0x68

00010ff0 <mmc_read_sectors@plt>:
   10ff0:	add	ip, pc, #0, 12
   10ff4:	add	ip, ip, #86016	; 0x15000
   10ff8:	ldr	pc, [ip, #96]!	; 0x60

00010ffc <__vfprintf_chk@plt>:
   10ffc:	add	ip, pc, #0, 12
   11000:	add	ip, ip, #86016	; 0x15000
   11004:	ldr	pc, [ip, #88]!	; 0x58

00011008 <cdio_get_default_device@plt>:
   11008:	add	ip, pc, #0, 12
   1100c:	add	ip, ip, #86016	; 0x15000
   11010:	ldr	pc, [ip, #80]!	; 0x50

00011014 <__gmon_start__@plt>:
   11014:	add	ip, pc, #0, 12
   11018:	add	ip, ip, #86016	; 0x15000
   1101c:	ldr	pc, [ip, #72]!	; 0x48

00011020 <getopt_long@plt>:
   11020:	add	ip, pc, #0, 12
   11024:	add	ip, ip, #86016	; 0x15000
   11028:	ldr	pc, [ip, #64]!	; 0x40

0001102c <__ctype_b_loc@plt>:
   1102c:	add	ip, pc, #0, 12
   11030:	add	ip, ip, #86016	; 0x15000
   11034:	ldr	pc, [ip, #56]!	; 0x38

00011038 <exit@plt>:
   11038:	add	ip, pc, #0, 12
   1103c:	add	ip, ip, #86016	; 0x15000
   11040:	ldr	pc, [ip, #48]!	; 0x30

00011044 <iso9660_get_dtime@plt>:
   11044:	add	ip, pc, #0, 12
   11048:	add	ip, ip, #86016	; 0x15000
   1104c:	ldr	pc, [ip, #40]!	; 0x28

00011050 <strlen@plt>:
   11050:	add	ip, pc, #0, 12
   11054:	add	ip, ip, #86016	; 0x15000
   11058:	ldr	pc, [ip, #32]!

0001105c <mmc_run_cmd@plt>:
   1105c:	add	ip, pc, #0, 12
   11060:	add	ip, ip, #86016	; 0x15000
   11064:	ldr	pc, [ip, #24]!

00011068 <cdio_have_driver@plt>:
   11068:	add	ip, pc, #0, 12
   1106c:	add	ip, ip, #86016	; 0x15000
   11070:	ldr	pc, [ip, #16]!

00011074 <__errno_location@plt>:
   11074:	add	ip, pc, #0, 12
   11078:	add	ip, ip, #86016	; 0x15000
   1107c:	ldr	pc, [ip, #8]!

00011080 <__strdup@plt>:
   11080:	add	ip, pc, #0, 12
   11084:	add	ip, ip, #86016	; 0x15000
   11088:	ldr	pc, [ip, #0]!

0001108c <memset@plt>:
   1108c:	add	ip, pc, #0, 12
   11090:	add	ip, ip, #20, 20	; 0x14000
   11094:	ldr	pc, [ip, #4088]!	; 0xff8

00011098 <bsearch@plt>:
   11098:	add	ip, pc, #0, 12
   1109c:	add	ip, ip, #20, 20	; 0x14000
   110a0:	ldr	pc, [ip, #4080]!	; 0xff0

000110a4 <putchar@plt>:
   110a4:	add	ip, pc, #0, 12
   110a8:	add	ip, ip, #20, 20	; 0x14000
   110ac:	ldr	pc, [ip, #4072]!	; 0xfe8

000110b0 <mmc_feature_profile2str@plt>:
   110b0:	add	ip, pc, #0, 12
   110b4:	add	ip, ip, #20, 20	; 0x14000
   110b8:	ldr	pc, [ip, #4064]!	; 0xfe0

000110bc <write@plt>:
   110bc:	add	ip, pc, #0, 12
   110c0:	add	ip, ip, #20, 20	; 0x14000
   110c4:	ldr	pc, [ip, #4056]!	; 0xfd8

000110c8 <__fprintf_chk@plt>:
   110c8:	add	ip, pc, #0, 12
   110cc:	add	ip, ip, #20, 20	; 0x14000
   110d0:	ldr	pc, [ip, #4048]!	; 0xfd0

000110d4 <cdio_get_driver_id@plt>:
   110d4:	add	ip, pc, #0, 12
   110d8:	add	ip, ip, #20, 20	; 0x14000
   110dc:	ldr	pc, [ip, #4040]!	; 0xfc8

000110e0 <strrchr@plt>:
   110e0:	add	ip, pc, #0, 12
   110e4:	add	ip, ip, #20, 20	; 0x14000
   110e8:	ldr	pc, [ip, #4032]!	; 0xfc0

000110ec <fputc@plt>:
   110ec:	add	ip, pc, #0, 12
   110f0:	add	ip, ip, #20, 20	; 0x14000
   110f4:	ldr	pc, [ip, #4024]!	; 0xfb8

000110f8 <cdio_open_am@plt>:
   110f8:	add	ip, pc, #0, 12
   110fc:	add	ip, ip, #20, 20	; 0x14000
   11100:	ldr	pc, [ip, #4016]!	; 0xfb0

00011104 <iso9660_get_rock_attr_str@plt>:
   11104:	add	ip, pc, #0, 12
   11108:	add	ip, ip, #20, 20	; 0x14000
   1110c:	ldr	pc, [ip, #4008]!	; 0xfa8

00011110 <cdio_driver_describe@plt>:
   11110:	add	ip, pc, #0, 12
   11114:	add	ip, ip, #20, 20	; 0x14000
   11118:	ldr	pc, [ip, #4000]!	; 0xfa0

0001111c <iso9660_get_ltime@plt>:
   1111c:	add	ip, pc, #0, 12
   11120:	add	ip, ip, #20, 20	; 0x14000
   11124:	ldr	pc, [ip, #3992]!	; 0xf98

00011128 <cdio_read_sector@plt>:
   11128:	add	ip, pc, #0, 12
   1112c:	add	ip, ip, #20, 20	; 0x14000
   11130:	ldr	pc, [ip, #3984]!	; 0xf90

00011134 <strncmp@plt>:
   11134:	add	ip, pc, #0, 12
   11138:	add	ip, ip, #20, 20	; 0x14000
   1113c:	ldr	pc, [ip, #3976]!	; 0xf88

00011140 <abort@plt>:
   11140:	add	ip, pc, #0, 12
   11144:	add	ip, ip, #20, 20	; 0x14000
   11148:	ldr	pc, [ip, #3968]!	; 0xf80

0001114c <close@plt>:
   1114c:	add	ip, pc, #0, 12
   11150:	add	ip, ip, #20, 20	; 0x14000
   11154:	ldr	pc, [ip, #3960]!	; 0xf78

Disassembly of section .text:

00011158 <.text>:
   11158:	movw	ip, #24792	; 0x60d8
   1115c:	movt	ip, #2
   11160:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11164:	sub	sp, sp, #2400	; 0x960
   11168:	ldr	r3, [ip]
   1116c:	sub	sp, sp, #12
   11170:	mov	r4, r1
   11174:	mov	r2, #2352	; 0x930
   11178:	mov	r1, #0
   1117c:	mov	r6, r0
   11180:	movw	r5, #24884	; 0x6134
   11184:	add	r0, sp, #52	; 0x34
   11188:	movt	r5, #2
   1118c:	str	ip, [sp, #8]
   11190:	str	r3, [sp, #2404]	; 0x964
   11194:	bl	1108c <memset@plt>
   11198:	movw	r0, #7952	; 0x1f10
   1119c:	movt	r0, #1
   111a0:	mov	r3, #5
   111a4:	mov	r2, #6
   111a8:	str	r3, [r5, #24]
   111ac:	mov	r3, #2
   111b0:	str	r2, [r5, #40]	; 0x28
   111b4:	mov	r2, #0
   111b8:	str	r3, [r5, #12]
   111bc:	movw	r3, #20235	; 0x4f0b
   111c0:	str	r2, [r5, #8]
   111c4:	movt	r3, #65535	; 0xffff
   111c8:	str	r2, [r5, #52]	; 0x34
   111cc:	movw	r8, #24948	; 0x6174
   111d0:	str	r3, [r5, #44]	; 0x2c
   111d4:	movt	r8, #2
   111d8:	str	r3, [r5, #48]	; 0x30
   111dc:	bl	10fb4 <cdio_log_set_handler@plt>
   111e0:	movw	r3, #24944	; 0x6170
   111e4:	movt	r3, #2
   111e8:	mov	r1, #47	; 0x2f
   111ec:	movw	r9, #24872	; 0x6128
   111f0:	movw	sl, #8068	; 0x1f84
   111f4:	movt	r9, #2
   111f8:	movt	sl, #1
   111fc:	mov	r7, #0
   11200:	str	r0, [r3]
   11204:	ldr	r0, [r4]
   11208:	bl	110e0 <strrchr@plt>
   1120c:	cmp	r0, #0
   11210:	str	r0, [r8]
   11214:	addne	r0, r0, #1
   11218:	ldreq	r0, [r4]
   1121c:	bl	11080 <__strdup@plt>
   11220:	str	r0, [r8]
   11224:	ldr	r2, [pc, #2976]	; 11dcc <close@plt+0xc80>
   11228:	mov	r0, r6
   1122c:	str	r7, [sp]
   11230:	mov	r1, r4
   11234:	add	r3, r2, #40	; 0x28
   11238:	bl	11020 <getopt_long@plt>
   1123c:	cmp	r0, #0
   11240:	blt	115a4 <close@plt+0x458>
   11244:	sub	r3, r0, #7
   11248:	cmp	r3, #113	; 0x71
   1124c:	ldrls	pc, [pc, r3, lsl #2]
   11250:	b	11224 <close@plt+0xd8>
   11254:	andeq	r1, r1, ip, ror #10
   11258:	andeq	r1, r1, r4, lsr #4
   1125c:	andeq	r1, r1, r4, lsr #4
   11260:	andeq	r1, r1, r4, lsr #4
   11264:	andeq	r1, r1, r4, lsr #4
   11268:	andeq	r1, r1, r4, lsr #4
   1126c:	andeq	r1, r1, r4, lsr #4
   11270:	andeq	r1, r1, r4, lsr #4
   11274:	andeq	r1, r1, r4, lsr #4
   11278:	andeq	r1, r1, r4, lsr #4
   1127c:	andeq	r1, r1, r4, lsr #4
   11280:	andeq	r1, r1, r4, lsr #4
   11284:	andeq	r1, r1, r4, lsr #4
   11288:	andeq	r1, r1, r4, lsr #4
   1128c:	andeq	r1, r1, r4, lsr #4
   11290:	andeq	r1, r1, r4, lsr #4
   11294:	andeq	r1, r1, r4, lsr #4
   11298:	andeq	r1, r1, r4, lsr #4
   1129c:	andeq	r1, r1, r4, lsr #4
   112a0:	andeq	r1, r1, r4, lsr #4
   112a4:	andeq	r1, r1, r4, lsr #4
   112a8:	andeq	r1, r1, r4, lsr #4
   112ac:	andeq	r1, r1, r4, lsr #4
   112b0:	andeq	r1, r1, r4, lsr #4
   112b4:	andeq	r1, r1, r4, lsr #4
   112b8:	andeq	r1, r1, r4, lsr #4
   112bc:	andeq	r1, r1, r4, lsr #4
   112c0:	andeq	r1, r1, r4, lsr #4
   112c4:	andeq	r1, r1, r4, lsr #4
   112c8:	andeq	r1, r1, r4, lsr #4
   112cc:	andeq	r1, r1, r4, lsr #4
   112d0:	andeq	r1, r1, r4, lsr #4
   112d4:	andeq	r1, r1, r4, lsr #4
   112d8:	andeq	r1, r1, r4, lsr #4
   112dc:	andeq	r1, r1, r4, lsr #4
   112e0:	andeq	r1, r1, r4, lsr #4
   112e4:	andeq	r1, r1, r4, lsr #4
   112e8:	andeq	r1, r1, r4, lsr #4
   112ec:	andeq	r1, r1, r4, lsr #4
   112f0:	andeq	r1, r1, r4, lsr #4
   112f4:	andeq	r1, r1, r4, lsr #4
   112f8:	andeq	r1, r1, r4, lsr #4
   112fc:	andeq	r1, r1, r4, lsr #4
   11300:	andeq	r1, r1, r4, lsr #4
   11304:	andeq	r1, r1, r4, lsr #4
   11308:	andeq	r1, r1, r4, lsr #4
   1130c:	andeq	r1, r1, r4, lsr #4
   11310:	andeq	r1, r1, r4, lsr #4
   11314:	andeq	r1, r1, r4, lsr #4
   11318:	andeq	r1, r1, r4, lsr #4
   1131c:	andeq	r1, r1, r4, lsr #4
   11320:	andeq	r1, r1, r4, lsr #4
   11324:	andeq	r1, r1, r4, lsr #4
   11328:	andeq	r1, r1, r4, lsr #4
   1132c:	andeq	r1, r1, r4, lsr #4
   11330:	andeq	r1, r1, r4, lsr #4
   11334:	andeq	r1, r1, r0, asr #10
   11338:	andeq	r1, r1, r4, lsr #4
   1133c:	andeq	r1, r1, r4, lsr #4
   11340:	andeq	r1, r1, r4, lsr #4
   11344:	andeq	r1, r1, r4, lsr r5
   11348:	andeq	r1, r1, r4, lsr #4
   1134c:	andeq	r1, r1, r4, lsr #4
   11350:	andeq	r1, r1, r4, lsr #4
   11354:	andeq	r1, r1, r4, lsr #4
   11358:	andeq	r1, r1, r4, lsr #4
   1135c:	andeq	r1, r1, r4, lsr #4
   11360:	andeq	r1, r1, r4, lsr #4
   11364:	andeq	r1, r1, r4, lsr #4
   11368:	andeq	r1, r1, r4, lsr #4
   1136c:	andeq	r1, r1, r4, lsr #4
   11370:	andeq	r1, r1, r8, lsr #10
   11374:	andeq	r1, r1, r4, lsr #4
   11378:	andeq	r1, r1, r4, lsr #4
   1137c:	andeq	r1, r1, r4, lsr #4
   11380:	andeq	r1, r1, r4, lsr #4
   11384:	andeq	r1, r1, r4, lsr #4
   11388:	andeq	r1, r1, r4, lsr #4
   1138c:	andeq	r1, r1, r4, lsr #4
   11390:	andeq	r1, r1, r0, lsl #10
   11394:	andeq	r1, r1, r4, lsr #4
   11398:	andeq	r1, r1, r4, lsr #4
   1139c:	andeq	r1, r1, r4, lsr #4
   113a0:	andeq	r1, r1, r4, lsr #4
   113a4:	andeq	r1, r1, r4, lsr #4
   113a8:	andeq	r1, r1, r4, lsr #4
   113ac:	andeq	r1, r1, r4, lsr #4
   113b0:	andeq	r1, r1, r4, lsr #4
   113b4:	andeq	r1, r1, r4, lsr #4
   113b8:	andeq	r1, r1, r4, lsr #4
   113bc:	strdeq	r1, [r1], -r0
   113c0:	andeq	r1, r1, r4, ror #9
   113c4:	ldrdeq	r1, [r1], -r8
   113c8:	andeq	r1, r1, r0, asr #9
   113cc:	andeq	r1, r1, r8, lsr #9
   113d0:	andeq	r1, r1, r4, lsr #4
   113d4:	andeq	r1, r1, r4, lsr #4
   113d8:	andeq	r1, r1, r4, lsr #4
   113dc:	muleq	r1, ip, r4
   113e0:	andeq	r1, r1, r4, lsr #4
   113e4:	andeq	r1, r1, r4, lsr #4
   113e8:	andeq	r1, r1, r4, lsr #4
   113ec:	andeq	r1, r1, r8, ror #8
   113f0:	andeq	r1, r1, r0, asr r4
   113f4:	andeq	r1, r1, r0, asr #8
   113f8:	andeq	r1, r1, r4, lsr #4
   113fc:	andeq	r1, r1, r4, lsr #4
   11400:	andeq	r1, r1, r4, lsr #4
   11404:	andeq	r1, r1, r8, lsr #8
   11408:	andeq	r1, r1, ip, lsl r4
   1140c:	andeq	r1, r1, r4, lsr #4
   11410:	andeq	r1, r1, r4, lsr #4
   11414:	andeq	r1, r1, r4, lsr #4
   11418:	muleq	r1, r8, r5
   1141c:	mov	r0, #5
   11420:	bl	11f8c <close@plt+0xe40>
   11424:	b	11224 <close@plt+0xd8>
   11428:	ldr	r0, [r9]
   1142c:	mov	r1, #0
   11430:	mov	r2, #10
   11434:	bl	10f3c <strtol@plt>
   11438:	str	r0, [r5, #44]	; 0x2c
   1143c:	b	11224 <close@plt+0xd8>
   11440:	ldr	r0, [r9]
   11444:	bl	11080 <__strdup@plt>
   11448:	str	r0, [r5, #4]
   1144c:	b	11224 <close@plt+0xd8>
   11450:	ldr	r0, [r9]
   11454:	mov	r1, #0
   11458:	mov	r2, #10
   1145c:	bl	10f3c <strtol@plt>
   11460:	str	r0, [r5, #52]	; 0x34
   11464:	b	11224 <close@plt+0xd8>
   11468:	ldr	fp, [r9]
   1146c:	movw	r1, #12852	; 0x3234
   11470:	str	sl, [sp]
   11474:	movt	r1, #1
   11478:	mov	r2, #11
   1147c:	mov	r3, #36	; 0x24
   11480:	mov	r0, fp
   11484:	bl	11098 <bsearch@plt>
   11488:	cmp	r0, #0
   1148c:	beq	11d08 <close@plt+0xbbc>
   11490:	ldr	r3, [r0, #32]
   11494:	str	r3, [r5, #24]
   11498:	b	11224 <close@plt+0xd8>
   1149c:	mov	r0, #1
   114a0:	bl	11f8c <close@plt+0xe40>
   114a4:	b	11224 <close@plt+0xd8>
   114a8:	ldr	r0, [r9]
   114ac:	mov	r1, #0
   114b0:	mov	r2, #10
   114b4:	bl	10f3c <strtol@plt>
   114b8:	str	r0, [r5, #48]	; 0x30
   114bc:	b	11224 <close@plt+0xd8>
   114c0:	ldr	r0, [r9]
   114c4:	mov	r1, #0
   114c8:	mov	r2, #10
   114cc:	bl	10f3c <strtol@plt>
   114d0:	str	r0, [r5, #8]
   114d4:	b	11224 <close@plt+0xd8>
   114d8:	mov	r0, #3
   114dc:	bl	11f8c <close@plt+0xe40>
   114e0:	b	11224 <close@plt+0xd8>
   114e4:	mov	r0, #2
   114e8:	bl	11f8c <close@plt+0xe40>
   114ec:	b	11224 <close@plt+0xd8>
   114f0:	ldr	r0, [r9]
   114f4:	bl	11080 <__strdup@plt>
   114f8:	str	r0, [r5]
   114fc:	b	11224 <close@plt+0xd8>
   11500:	ldr	r0, [r8]
   11504:	mov	r2, #0
   11508:	mov	r3, #1
   1150c:	movw	r1, #16120	; 0x3ef8
   11510:	movt	r1, #1
   11514:	bl	1212c <close@plt+0xfe0>
   11518:	ldr	r0, [r8]
   1151c:	bl	10f6c <free@plt>
   11520:	mov	r0, #0
   11524:	bl	11038 <exit@plt>
   11528:	mov	r0, #4
   1152c:	bl	11f8c <close@plt+0xe40>
   11530:	b	11224 <close@plt+0xd8>
   11534:	mov	r0, #6
   11538:	bl	11f8c <close@plt+0xe40>
   1153c:	b	11224 <close@plt+0xd8>
   11540:	movw	r3, #24864	; 0x6120
   11544:	movt	r3, #2
   11548:	mov	r1, #1
   1154c:	ldr	r2, [pc, #2172]	; 11dd0 <close@plt+0xc84>
   11550:	ldr	r0, [r3]
   11554:	ldr	r3, [r8]
   11558:	bl	110c8 <__fprintf_chk@plt>
   1155c:	ldr	r0, [r8]
   11560:	bl	10f6c <free@plt>
   11564:	mov	r0, #100	; 0x64
   11568:	bl	11038 <exit@plt>
   1156c:	movw	r3, #24804	; 0x60e4
   11570:	movt	r3, #2
   11574:	mov	r1, #1
   11578:	ldr	r2, [pc, #2132]	; 11dd4 <close@plt+0xc88>
   1157c:	ldr	r0, [r3]
   11580:	ldr	r3, [r8]
   11584:	bl	110c8 <__fprintf_chk@plt>
   11588:	ldr	r0, [r8]
   1158c:	bl	10f6c <free@plt>
   11590:	mov	r0, #1
   11594:	bl	11038 <exit@plt>
   11598:	mov	r3, #1
   1159c:	str	r3, [r5, #12]
   115a0:	b	11224 <close@plt+0xd8>
   115a4:	movw	r7, #24800	; 0x60e0
   115a8:	movt	r7, #2
   115ac:	ldr	r3, [r7]
   115b0:	cmp	r6, r3
   115b4:	ble	1163c <close@plt+0x4f0>
   115b8:	movw	ip, #24940	; 0x616c
   115bc:	movt	ip, #2
   115c0:	ldr	r4, [r4, r3, lsl #2]
   115c4:	add	r2, r3, #1
   115c8:	ldr	r3, [ip]
   115cc:	str	ip, [sp, #24]
   115d0:	cmp	r3, #0
   115d4:	str	r2, [r7]
   115d8:	bne	11c34 <close@plt+0xae8>
   115dc:	ldr	r3, [r5, #40]	; 0x28
   115e0:	mov	r0, r4
   115e4:	cmp	r3, #1
   115e8:	beq	11ae4 <close@plt+0x998>
   115ec:	bl	11080 <__strdup@plt>
   115f0:	ldr	ip, [sp, #24]
   115f4:	str	r0, [ip]
   115f8:	ldr	r3, [r7]
   115fc:	cmp	r6, r3
   11600:	ble	1163c <close@plt+0x4f0>
   11604:	ldr	ip, [sp, #24]
   11608:	movw	r2, #24804	; 0x60e4
   1160c:	movt	r2, #2
   11610:	str	r4, [sp]
   11614:	movw	r1, #16176	; 0x3f30
   11618:	movt	r1, #1
   1161c:	ldr	r0, [r2]
   11620:	ldr	r3, [ip]
   11624:	ldr	r2, [r8]
   11628:	bl	120d4 <close@plt+0xf88>
   1162c:	ldr	r0, [r8]
   11630:	bl	10f6c <free@plt>
   11634:	mov	r0, #1
   11638:	bl	11038 <exit@plt>
   1163c:	ldr	r3, [r5, #8]
   11640:	cmp	r3, #3
   11644:	beq	11b98 <close@plt+0xa4c>
   11648:	movwgt	r3, #24876	; 0x612c
   1164c:	movtgt	r3, #2
   11650:	movgt	r2, #1
   11654:	strgt	r2, [r3]
   11658:	ldr	r2, [r5, #24]
   1165c:	movw	r3, #24884	; 0x6134
   11660:	movt	r3, #2
   11664:	cmp	r2, #5
   11668:	beq	11c78 <close@plt+0xb2c>
   1166c:	ldr	r2, [r3, #16]
   11670:	cmp	r2, #0
   11674:	beq	1168c <close@plt+0x540>
   11678:	ldr	r2, [r3, #12]
   1167c:	cmp	r2, #2
   11680:	moveq	r2, #0
   11684:	streq	r2, [r3, #12]
   11688:	bne	11c54 <close@plt+0xb08>
   1168c:	ldr	r1, [r5, #44]	; 0x2c
   11690:	movw	r2, #20235	; 0x4f0b
   11694:	movt	r2, #65535	; 0xffff
   11698:	movw	r3, #24884	; 0x6134
   1169c:	cmp	r1, r2
   116a0:	movt	r3, #2
   116a4:	beq	11b40 <close@plt+0x9f4>
   116a8:	ldr	r2, [r5, #48]	; 0x30
   116ac:	movw	r1, #20235	; 0x4f0b
   116b0:	movt	r1, #65535	; 0xffff
   116b4:	movw	r3, #24884	; 0x6134
   116b8:	cmp	r2, r1
   116bc:	movt	r3, #2
   116c0:	beq	11b18 <close@plt+0x9cc>
   116c4:	ldr	r3, [r5, #44]	; 0x2c
   116c8:	movw	r1, #24884	; 0x6134
   116cc:	movt	r1, #2
   116d0:	cmp	r3, r2
   116d4:	bgt	11cd8 <close@plt+0xb8c>
   116d8:	ldr	r1, [r1, #52]	; 0x34
   116dc:	rsb	r0, r3, r2
   116e0:	add	r0, r0, #1
   116e4:	cmp	r1, r0
   116e8:	beq	116f4 <close@plt+0x5a8>
   116ec:	cmp	r1, #0
   116f0:	bne	11ca4 <close@plt+0xb58>
   116f4:	str	r0, [r5, #52]	; 0x34
   116f8:	ldrb	r3, [r5, #28]
   116fc:	movw	r1, #16120	; 0x3ef8
   11700:	ldr	r0, [r8]
   11704:	movt	r1, #1
   11708:	ldr	r2, [r5, #32]
   1170c:	movw	ip, #24940	; 0x616c
   11710:	movt	ip, #2
   11714:	str	ip, [sp, #24]
   11718:	bl	1212c <close@plt+0xfe0>
   1171c:	ldr	ip, [sp, #24]
   11720:	ldr	r1, [r5, #40]	; 0x28
   11724:	movw	r4, #24884	; 0x6134
   11728:	ldr	r2, [r5]
   1172c:	movt	r4, #2
   11730:	ldr	r0, [ip]
   11734:	bl	12230 <close@plt+0x10e4>
   11738:	ldr	r3, [r4, #12]
   1173c:	str	r0, [sp, #20]
   11740:	ldr	r0, [r5, #4]
   11744:	cmp	r0, #0
   11748:	beq	11bac <close@plt+0xa60>
   1174c:	cmp	r3, #2
   11750:	movw	r1, #577	; 0x241
   11754:	mov	r2, #420	; 0x1a4
   11758:	moveq	r3, #0
   1175c:	streq	r3, [r4, #12]
   11760:	bl	10fc0 <open64@plt>
   11764:	cmn	r0, #1
   11768:	str	r0, [sp, #12]
   1176c:	beq	11bcc <close@plt+0xa80>
   11770:	ldr	r2, [r5, #44]	; 0x2c
   11774:	ldr	r3, [r5, #48]	; 0x30
   11778:	cmp	r2, r3
   1177c:	bgt	11890 <close@plt+0x744>
   11780:	mov	sl, #2352	; 0x930
   11784:	movw	ip, #24804	; 0x60e4
   11788:	str	r8, [sp, #44]	; 0x2c
   1178c:	movt	ip, #2
   11790:	str	ip, [sp, #28]
   11794:	movw	ip, #24884	; 0x6134
   11798:	movt	ip, #2
   1179c:	str	ip, [sp, #16]
   117a0:	add	ip, sp, #51	; 0x33
   117a4:	str	ip, [sp, #40]	; 0x28
   117a8:	movw	ip, #24864	; 0x6120
   117ac:	movt	ip, #2
   117b0:	str	ip, [sp, #32]
   117b4:	ldr	r3, [r5, #24]
   117b8:	cmp	r3, #6
   117bc:	ldrls	pc, [pc, r3, lsl #2]
   117c0:	b	11824 <close@plt+0x6d8>
   117c4:	andeq	r1, r1, r4, lsl #18
   117c8:	andeq	r1, r1, r4, lsl #18
   117cc:	andeq	r1, r1, r4, lsl #18
   117d0:	andeq	r1, r1, r4, lsl #18
   117d4:	andeq	r1, r1, r4, lsl #18
   117d8:	ldrdeq	r1, [r1], -r4
   117dc:	andeq	r1, r1, r0, ror #15
   117e0:	ldr	r0, [sp, #20]
   117e4:	bl	110d4 <cdio_get_driver_id@plt>
   117e8:	ldr	ip, [sp, #24]
   117ec:	mov	r1, r0
   117f0:	ldr	r0, [ip]
   117f4:	bl	10f60 <cdio_is_device@plt>
   117f8:	cmp	r0, #0
   117fc:	beq	11a98 <close@plt+0x94c>
   11800:	mov	r3, #1
   11804:	ldr	r0, [sp, #20]
   11808:	str	r3, [sp]
   1180c:	add	r1, sp, #52	; 0x34
   11810:	ldr	r2, [r5, #44]	; 0x2c
   11814:	mov	r3, #0
   11818:	bl	10ff0 <mmc_read_sectors@plt>
   1181c:	cmp	r0, #0
   11820:	bne	11af4 <close@plt+0x9a8>
   11824:	ldr	r3, [r5, #4]
   11828:	cmp	r3, #0
   1182c:	ldreq	ip, [sp, #32]
   11830:	ldreq	r6, [ip]
   11834:	beq	1184c <close@plt+0x700>
   11838:	movw	r1, #16728	; 0x4158
   1183c:	ldr	r0, [sp, #12]
   11840:	movt	r1, #1
   11844:	bl	10f0c <fdopen@plt>
   11848:	mov	r6, r0
   1184c:	ldr	r3, [r5, #12]
   11850:	cmp	r3, #0
   11854:	bne	11944 <close@plt+0x7f8>
   11858:	ldr	ip, [sp, #16]
   1185c:	ldr	r3, [ip, #4]
   11860:	cmp	r3, #0
   11864:	beq	11a70 <close@plt+0x924>
   11868:	ldr	r0, [sp, #12]
   1186c:	add	r1, sp, #52	; 0x34
   11870:	mov	r2, sl
   11874:	bl	110bc <write@plt>
   11878:	ldr	r2, [r5, #44]	; 0x2c
   1187c:	ldr	r3, [r5, #48]	; 0x30
   11880:	add	r2, r2, #1
   11884:	str	r2, [r5, #44]	; 0x2c
   11888:	cmp	r3, r2
   1188c:	bge	117b4 <close@plt+0x668>
   11890:	ldr	r3, [r5, #4]
   11894:	cmp	r3, #0
   11898:	beq	118a4 <close@plt+0x758>
   1189c:	ldr	r0, [sp, #12]
   118a0:	bl	1114c <close@plt>
   118a4:	ldr	r0, [sp, #20]
   118a8:	mov	r1, #0
   118ac:	bl	12088 <close@plt+0xf3c>
   118b0:	ldr	ip, [sp, #8]
   118b4:	ldr	r2, [sp, #2404]	; 0x964
   118b8:	mov	r0, #0
   118bc:	ldr	r3, [ip]
   118c0:	cmp	r2, r3
   118c4:	bne	11d98 <close@plt+0xc4c>
   118c8:	add	sp, sp, #2400	; 0x960
   118cc:	add	sp, sp, #12
   118d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   118d4:	ldr	ip, [sp, #44]	; 0x2c
   118d8:	movw	r1, #16696	; 0x4138
   118dc:	movt	r1, #1
   118e0:	ldr	r2, [ip]
   118e4:	ldr	ip, [sp, #28]
   118e8:	ldr	r0, [ip]
   118ec:	mov	r3, r2
   118f0:	bl	120d4 <close@plt+0xf88>
   118f4:	ldr	r0, [sp, #20]
   118f8:	mov	r1, #1
   118fc:	bl	12088 <close@plt+0xf3c>
   11900:	b	11824 <close@plt+0x6d8>
   11904:	ldr	r0, [sp, #20]
   11908:	add	r1, sp, #52	; 0x34
   1190c:	bl	11128 <cdio_read_sector@plt>
   11910:	cmp	r0, #0
   11914:	bne	11ab4 <close@plt+0x968>
   11918:	ldr	r3, [r5, #24]
   1191c:	sub	r3, r3, #1
   11920:	cmp	r3, #3
   11924:	ldrls	pc, [pc, r3, lsl #2]
   11928:	b	11824 <close@plt+0x6d8>
   1192c:	andeq	r1, r1, ip, lsr r9
   11930:	ldrdeq	r1, [r1], -ip
   11934:	andeq	r1, r1, ip, lsr r9
   11938:	ldrdeq	r1, [r1], -r4
   1193c:	mov	sl, #2048	; 0x800
   11940:	b	11824 <close@plt+0x6d8>
   11944:	ldr	r0, [sp, #16]
   11948:	cmp	sl, #0
   1194c:	addne	r7, sp, #36	; 0x24
   11950:	strne	r5, [sp, #36]	; 0x24
   11954:	movne	r4, #0
   11958:	ldr	ip, [r0, #20]
   1195c:	movne	fp, ip
   11960:	bne	119a0 <close@plt+0x854>
   11964:	b	11a00 <close@plt+0x8b4>
   11968:	movw	r2, #16744	; 0x4168
   1196c:	mov	r0, r6
   11970:	movt	r2, #1
   11974:	mov	r1, #1
   11978:	ldrb	r3, [r7, #16]
   1197c:	bl	110c8 <__fprintf_chk@plt>
   11980:	tst	r4, #1
   11984:	bne	119c4 <close@plt+0x878>
   11988:	cmp	r8, #15
   1198c:	beq	119d8 <close@plt+0x88c>
   11990:	add	r4, r4, #1
   11994:	add	r7, r7, #1
   11998:	cmp	r4, sl
   1199c:	beq	119fc <close@plt+0x8b0>
   119a0:	ands	r8, r4, #15
   119a4:	bne	11968 <close@plt+0x81c>
   119a8:	movw	r2, #16732	; 0x415c
   119ac:	mov	r0, r6
   119b0:	movt	r2, #1
   119b4:	mov	r1, #1
   119b8:	mov	r3, r4
   119bc:	bl	110c8 <__fprintf_chk@plt>
   119c0:	b	11968 <close@plt+0x81c>
   119c4:	mov	r0, #32
   119c8:	mov	r1, r6
   119cc:	bl	110ec <fputc@plt>
   119d0:	cmp	r8, #15
   119d4:	bne	11990 <close@plt+0x844>
   119d8:	cmp	fp, #0
   119dc:	beq	11a18 <close@plt+0x8cc>
   119e0:	mov	r0, #10
   119e4:	mov	r1, r6
   119e8:	add	r4, r4, #1
   119ec:	bl	110ec <fputc@plt>
   119f0:	cmp	r4, sl
   119f4:	add	r7, r7, #1
   119f8:	bne	119a0 <close@plt+0x854>
   119fc:	ldr	r5, [sp, #36]	; 0x24
   11a00:	mov	r1, r6
   11a04:	mov	r0, #10
   11a08:	bl	110ec <fputc@plt>
   11a0c:	mov	r0, r6
   11a10:	bl	10f54 <fflush@plt>
   11a14:	b	11878 <close@plt+0x72c>
   11a18:	add	ip, sp, #52	; 0x34
   11a1c:	mov	r1, #1
   11a20:	mov	r2, #2
   11a24:	mov	r3, r6
   11a28:	movw	r0, #16752	; 0x4170
   11a2c:	movt	r0, #1
   11a30:	add	r9, ip, r4
   11a34:	bl	10fa8 <fwrite@plt>
   11a38:	bl	1102c <__ctype_b_loc@plt>
   11a3c:	mov	r8, r7
   11a40:	mov	r5, r0
   11a44:	ldrb	r0, [r8, #1]!
   11a48:	mov	r1, r6
   11a4c:	ldr	r2, [r5]
   11a50:	lsl	r3, r0, #1
   11a54:	ldrh	r3, [r2, r3]
   11a58:	tst	r3, #16384	; 0x4000
   11a5c:	moveq	r0, #46	; 0x2e
   11a60:	bl	110ec <fputc@plt>
   11a64:	cmp	r9, r8
   11a68:	bne	11a44 <close@plt+0x8f8>
   11a6c:	b	119e0 <close@plt+0x894>
   11a70:	cmp	sl, #0
   11a74:	ldrne	ip, [sp, #40]	; 0x28
   11a78:	addne	r4, ip, sl
   11a7c:	movne	r6, ip
   11a80:	beq	11878 <close@plt+0x72c>
   11a84:	ldrb	r0, [r6, #1]!
   11a88:	bl	110a4 <putchar@plt>
   11a8c:	cmp	r6, r4
   11a90:	bne	11a84 <close@plt+0x938>
   11a94:	b	11878 <close@plt+0x72c>
   11a98:	ldr	ip, [sp, #44]	; 0x2c
   11a9c:	movw	r1, #16624	; 0x40f0
   11aa0:	movt	r1, #1
   11aa4:	ldr	r2, [ip]
   11aa8:	ldr	ip, [sp, #28]
   11aac:	ldr	r0, [ip]
   11ab0:	b	118ec <close@plt+0x7a0>
   11ab4:	ldr	ip, [sp, #28]
   11ab8:	movw	r1, #16600	; 0x40d8
   11abc:	ldr	r2, [r5, #44]	; 0x2c
   11ac0:	movt	r1, #1
   11ac4:	mov	sl, #0
   11ac8:	ldr	r0, [ip]
   11acc:	bl	120d4 <close@plt+0xf88>
   11ad0:	b	11824 <close@plt+0x6d8>
   11ad4:	movw	sl, #2324	; 0x914
   11ad8:	b	11824 <close@plt+0x6d8>
   11adc:	mov	sl, #2336	; 0x920
   11ae0:	b	11824 <close@plt+0x6d8>
   11ae4:	bl	124ac <close@plt+0x1360>
   11ae8:	ldr	ip, [sp, #24]
   11aec:	str	r0, [ip]
   11af0:	b	115f8 <close@plt+0x4ac>
   11af4:	ldr	ip, [sp, #28]
   11af8:	movw	r1, #16600	; 0x40d8
   11afc:	movt	r1, #1
   11b00:	mov	sl, #0
   11b04:	ldr	r0, [ip]
   11b08:	ldr	ip, [sp, #16]
   11b0c:	ldr	r2, [ip, #44]	; 0x2c
   11b10:	bl	120d4 <close@plt+0xf88>
   11b14:	b	11824 <close@plt+0x6d8>
   11b18:	ldr	r2, [r3, #52]	; 0x34
   11b1c:	cmp	r2, #0
   11b20:	moveq	r2, #1
   11b24:	streq	r2, [r3, #52]	; 0x34
   11b28:	ldr	r2, [r5, #44]	; 0x2c
   11b2c:	ldr	r3, [r5, #52]	; 0x34
   11b30:	add	r3, r2, r3
   11b34:	sub	r3, r3, #1
   11b38:	str	r3, [r5, #48]	; 0x30
   11b3c:	b	116f8 <close@plt+0x5ac>
   11b40:	ldr	r2, [r3, #48]	; 0x30
   11b44:	cmp	r2, r1
   11b48:	beq	11c18 <close@plt+0xacc>
   11b4c:	ldr	r1, [r3, #52]	; 0x34
   11b50:	cmp	r1, #0
   11b54:	beq	116c4 <close@plt+0x578>
   11b58:	cmp	r2, r1
   11b5c:	rsbgt	r2, r1, r2
   11b60:	addgt	r2, r2, #1
   11b64:	strgt	r2, [r3, #44]	; 0x2c
   11b68:	bgt	116a8 <close@plt+0x55c>
   11b6c:	movw	r0, #24804	; 0x60e4
   11b70:	movt	r0, #2
   11b74:	str	r1, [sp]
   11b78:	mov	r3, r2
   11b7c:	ldr	r0, [r0]
   11b80:	movw	r1, #16356	; 0x3fe4
   11b84:	ldr	r2, [r8]
   11b88:	movt	r1, #1
   11b8c:	bl	120d4 <close@plt+0xf88>
   11b90:	mov	r0, #12
   11b94:	bl	11038 <exit@plt>
   11b98:	movw	r3, #24876	; 0x612c
   11b9c:	movt	r3, #2
   11ba0:	mov	r2, #2
   11ba4:	str	r2, [r3]
   11ba8:	b	11658 <close@plt+0x50c>
   11bac:	cmp	r3, #2
   11bb0:	moveq	r3, #1
   11bb4:	mvneq	ip, #0
   11bb8:	mvnne	ip, #0
   11bbc:	streq	ip, [sp, #12]
   11bc0:	streq	r3, [r4, #12]
   11bc4:	strne	ip, [sp, #12]
   11bc8:	b	11770 <close@plt+0x624>
   11bcc:	movw	r3, #24804	; 0x60e4
   11bd0:	movt	r3, #2
   11bd4:	ldr	r7, [r8]
   11bd8:	ldr	r4, [r3]
   11bdc:	bl	11074 <__errno_location@plt>
   11be0:	ldr	r6, [r5, #4]
   11be4:	ldr	r0, [r0]
   11be8:	bl	10fd8 <strerror@plt>
   11bec:	mov	r2, r7
   11bf0:	mov	r3, r6
   11bf4:	movw	r1, #16560	; 0x40b0
   11bf8:	movt	r1, #1
   11bfc:	str	r0, [sp]
   11c00:	mov	r0, r4
   11c04:	bl	120d4 <close@plt+0xf88>
   11c08:	ldr	r0, [sp, #20]
   11c0c:	mov	r1, #1
   11c10:	bl	12088 <close@plt+0xf3c>
   11c14:	b	11770 <close@plt+0x624>
   11c18:	ldr	r2, [r3, #52]	; 0x34
   11c1c:	mov	r1, #0
   11c20:	str	r1, [r3, #44]	; 0x2c
   11c24:	cmp	r2, r1
   11c28:	moveq	r2, #1
   11c2c:	streq	r2, [r3, #52]	; 0x34
   11c30:	b	116a8 <close@plt+0x55c>
   11c34:	movw	r2, #24804	; 0x60e4
   11c38:	movt	r2, #2
   11c3c:	str	r4, [sp]
   11c40:	movw	r1, #16128	; 0x3f00
   11c44:	ldr	r0, [r2]
   11c48:	movt	r1, #1
   11c4c:	ldr	r2, [r8]
   11c50:	b	11628 <close@plt+0x4dc>
   11c54:	movw	r3, #24804	; 0x60e4
   11c58:	movt	r3, #2
   11c5c:	ldr	r2, [r8]
   11c60:	movw	r1, #16296	; 0x3fa8
   11c64:	ldr	r0, [r3]
   11c68:	movt	r1, #1
   11c6c:	bl	120d4 <close@plt+0xf88>
   11c70:	mov	r0, #13
   11c74:	bl	11038 <exit@plt>
   11c78:	movw	r3, #24804	; 0x60e4
   11c7c:	movt	r3, #2
   11c80:	ldr	r2, [r8]
   11c84:	movw	r1, #16224	; 0x3f60
   11c88:	ldr	r0, [r3]
   11c8c:	movt	r1, #1
   11c90:	bl	120d4 <close@plt+0xf88>
   11c94:	ldr	r0, [r8]
   11c98:	bl	10f6c <free@plt>
   11c9c:	mov	r0, #10
   11ca0:	bl	11038 <exit@plt>
   11ca4:	movw	r0, #24804	; 0x60e4
   11ca8:	movt	r0, #2
   11cac:	str	r1, [sp, #4]
   11cb0:	movw	r1, #16488	; 0x4068
   11cb4:	str	r2, [sp]
   11cb8:	movt	r1, #1
   11cbc:	ldr	r0, [r0]
   11cc0:	ldr	r2, [r8]
   11cc4:	bl	120d4 <close@plt+0xf88>
   11cc8:	ldr	r0, [r8]
   11ccc:	bl	10f6c <free@plt>
   11cd0:	mov	r0, #14
   11cd4:	bl	11038 <exit@plt>
   11cd8:	movw	r1, #24804	; 0x60e4
   11cdc:	movt	r1, #2
   11ce0:	str	r2, [sp]
   11ce4:	ldr	r0, [r1]
   11ce8:	movw	r1, #16428	; 0x402c
   11cec:	ldr	r2, [r8]
   11cf0:	movt	r1, #1
   11cf4:	bl	120d4 <close@plt+0xf88>
   11cf8:	ldr	r0, [r8]
   11cfc:	bl	10f6c <free@plt>
   11d00:	mov	r0, #13
   11d04:	bl	11038 <exit@plt>
   11d08:	movw	r1, #15992	; 0x3e78
   11d0c:	mov	r0, fp
   11d10:	movt	r1, #1
   11d14:	movw	r4, #24804	; 0x60e4
   11d18:	bl	10f30 <strcmp@plt>
   11d1c:	movt	r4, #2
   11d20:	rsbs	r7, r0, #1
   11d24:	movcc	r7, #0
   11d28:	cmp	r7, #0
   11d2c:	beq	11d9c <close@plt+0xc50>
   11d30:	movw	r1, #16000	; 0x3e80
   11d34:	movw	r2, #16040	; 0x3ea8
   11d38:	ldr	r0, [r4]
   11d3c:	movt	r1, #1
   11d40:	movt	r2, #1
   11d44:	bl	120d4 <close@plt+0xf88>
   11d48:	movw	r6, #12852	; 0x3234
   11d4c:	movt	r6, #1
   11d50:	mov	r5, #0
   11d54:	add	r2, r6, r5
   11d58:	movw	r1, #16104	; 0x3ee8
   11d5c:	ldr	r0, [r4]
   11d60:	movt	r1, #1
   11d64:	add	r5, r5, #36	; 0x24
   11d68:	bl	120d4 <close@plt+0xf88>
   11d6c:	cmp	r5, #360	; 0x168
   11d70:	movw	r3, #24804	; 0x60e4
   11d74:	movt	r3, #2
   11d78:	bne	11d54 <close@plt+0xc08>
   11d7c:	ldr	r0, [r3]
   11d80:	movw	r1, #16112	; 0x3ef0
   11d84:	ldr	r2, [pc, #76]	; 11dd8 <close@plt+0xc8c>
   11d88:	movt	r1, #1
   11d8c:	bl	120d4 <close@plt+0xf88>
   11d90:	eor	r0, r7, #1
   11d94:	bl	11038 <exit@plt>
   11d98:	bl	10f78 <__stack_chk_fail@plt>
   11d9c:	ldr	r0, [r4]
   11da0:	mov	r3, fp
   11da4:	movw	r1, #16048	; 0x3eb0
   11da8:	movw	r2, #16040	; 0x3ea8
   11dac:	movt	r1, #1
   11db0:	movt	r2, #1
   11db4:	bl	120d4 <close@plt+0xf88>
   11db8:	ldr	r0, [r4]
   11dbc:	movw	r1, #16084	; 0x3ed4
   11dc0:	movt	r1, #1
   11dc4:	bl	120d4 <close@plt+0xf88>
   11dc8:	b	11d48 <close@plt+0xbfc>
   11dcc:	andeq	r3, r1, r8, lsr #25
   11dd0:	andeq	r3, r1, r0, asr #7
   11dd4:	andeq	r3, r1, r8, lsl fp
   11dd8:	muleq	r1, ip, r3
   11ddc:	mov	fp, #0
   11de0:	mov	lr, #0
   11de4:	pop	{r1}		; (ldr r1, [sp], #4)
   11de8:	mov	r2, sp
   11dec:	push	{r2}		; (str r2, [sp, #-4]!)
   11df0:	push	{r0}		; (str r0, [sp, #-4]!)
   11df4:	ldr	ip, [pc, #16]	; 11e0c <close@plt+0xcc0>
   11df8:	push	{ip}		; (str ip, [sp, #-4]!)
   11dfc:	ldr	r0, [pc, #12]	; 11e10 <close@plt+0xcc4>
   11e00:	ldr	r3, [pc, #12]	; 11e14 <close@plt+0xcc8>
   11e04:	bl	10fcc <__libc_start_main@plt>
   11e08:	bl	11140 <abort@plt>
   11e0c:	andeq	r3, r1, r0, lsr #4
   11e10:	andeq	r1, r1, r8, asr r1
   11e14:			; <UNDEFINED> instruction: 0x000131bc
   11e18:	ldr	r3, [pc, #20]	; 11e34 <close@plt+0xce8>
   11e1c:	ldr	r2, [pc, #20]	; 11e38 <close@plt+0xcec>
   11e20:	add	r3, pc, r3
   11e24:	ldr	r2, [r3, r2]
   11e28:	cmp	r2, #0
   11e2c:	bxeq	lr
   11e30:	b	11014 <__gmon_start__@plt>
   11e34:	ldrdeq	r4, [r1], -r8
   11e38:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   11e3c:	push	{r3, lr}
   11e40:	movw	r0, #24792	; 0x60d8
   11e44:	ldr	r3, [pc, #36]	; 11e70 <close@plt+0xd24>
   11e48:	movt	r0, #2
   11e4c:	rsb	r3, r0, r3
   11e50:	cmp	r3, #6
   11e54:	popls	{r3, pc}
   11e58:	movw	r3, #0
   11e5c:	movt	r3, #0
   11e60:	cmp	r3, #0
   11e64:	popeq	{r3, pc}
   11e68:	blx	r3
   11e6c:	pop	{r3, pc}
   11e70:	ldrdeq	r6, [r2], -fp
   11e74:	push	{r3, lr}
   11e78:	movw	r0, #24792	; 0x60d8
   11e7c:	movw	r3, #24792	; 0x60d8
   11e80:	movt	r0, #2
   11e84:	movt	r3, #2
   11e88:	rsb	r3, r0, r3
   11e8c:	asr	r3, r3, #2
   11e90:	add	r3, r3, r3, lsr #31
   11e94:	asrs	r1, r3, #1
   11e98:	popeq	{r3, pc}
   11e9c:	movw	r2, #0
   11ea0:	movt	r2, #0
   11ea4:	cmp	r2, #0
   11ea8:	popeq	{r3, pc}
   11eac:	blx	r2
   11eb0:	pop	{r3, pc}
   11eb4:	push	{r4, lr}
   11eb8:	movw	r4, #24880	; 0x6130
   11ebc:	movt	r4, #2
   11ec0:	ldrb	r3, [r4]
   11ec4:	cmp	r3, #0
   11ec8:	popne	{r4, pc}
   11ecc:	bl	11e3c <close@plt+0xcf0>
   11ed0:	mov	r3, #1
   11ed4:	strb	r3, [r4]
   11ed8:	pop	{r4, pc}
   11edc:	movw	r0, #24300	; 0x5eec
   11ee0:	movt	r0, #2
   11ee4:	push	{r3, lr}
   11ee8:	ldr	r3, [r0]
   11eec:	cmp	r3, #0
   11ef0:	beq	11f08 <close@plt+0xdbc>
   11ef4:	movw	r3, #0
   11ef8:	movt	r3, #0
   11efc:	cmp	r3, #0
   11f00:	beq	11f08 <close@plt+0xdbc>
   11f04:	blx	r3
   11f08:	pop	{r3, lr}
   11f0c:	b	11e74 <close@plt+0xd28>
   11f10:	cmp	r0, #1
   11f14:	push	{r3, lr}
   11f18:	beq	11f6c <close@plt+0xe20>
   11f1c:	cmp	r0, #2
   11f20:	beq	11f54 <close@plt+0xe08>
   11f24:	cmp	r0, #3
   11f28:	bne	11f40 <close@plt+0xdf4>
   11f2c:	movw	r3, #24884	; 0x6134
   11f30:	movt	r3, #2
   11f34:	ldr	r3, [r3, #8]
   11f38:	cmp	r3, #0
   11f3c:	poplt	{r3, pc}
   11f40:	movw	r3, #24944	; 0x6170
   11f44:	movt	r3, #2
   11f48:	ldr	r3, [r3]
   11f4c:	blx	r3
   11f50:	pop	{r3, pc}
   11f54:	movw	r3, #24884	; 0x6134
   11f58:	movt	r3, #2
   11f5c:	ldr	r3, [r3, #8]
   11f60:	cmp	r3, #0
   11f64:	bgt	11f40 <close@plt+0xdf4>
   11f68:	pop	{r3, pc}
   11f6c:	movw	r3, #24884	; 0x6134
   11f70:	movt	r3, #2
   11f74:	ldr	r3, [r3, #8]
   11f78:	cmp	r3, #1
   11f7c:	bgt	11f40 <close@plt+0xdf4>
   11f80:	pop	{r3, pc}
   11f84:	mov	r2, #30
   11f88:	b	11134 <strncmp@plt>
   11f8c:	push	{r3, r4, r5, lr}
   11f90:	movw	r4, #24884	; 0x6134
   11f94:	movt	r4, #2
   11f98:	mov	r5, r0
   11f9c:	ldr	r3, [r4, #40]	; 0x28
   11fa0:	cmp	r3, #6
   11fa4:	bne	1201c <close@plt+0xed0>
   11fa8:	cmp	r0, #6
   11fac:	movw	r3, #24872	; 0x6128
   11fb0:	movt	r3, #2
   11fb4:	beq	11ff4 <close@plt+0xea8>
   11fb8:	ldr	r0, [r3]
   11fbc:	cmp	r0, #0
   11fc0:	beq	11fd4 <close@plt+0xe88>
   11fc4:	bl	11080 <__strdup@plt>
   11fc8:	movw	r3, #24940	; 0x616c
   11fcc:	movt	r3, #2
   11fd0:	str	r0, [r3]
   11fd4:	sub	r5, r5, #1
   11fd8:	cmp	r5, #3
   11fdc:	ldrls	pc, [pc, r5, lsl #2]
   11fe0:	b	12018 <close@plt+0xecc>
   11fe4:	andeq	r2, r1, ip, ror r0
   11fe8:	andeq	r2, r1, r0, ror r0
   11fec:	andeq	r2, r1, r4, rrx
   11ff0:	andeq	r2, r1, r8, asr r0
   11ff4:	ldr	r0, [r3]
   11ff8:	mov	r2, #1
   11ffc:	str	r2, [r4, #40]	; 0x28
   12000:	cmp	r0, #0
   12004:	popeq	{r3, r4, r5, pc}
   12008:	bl	124ac <close@plt+0x1360>
   1200c:	movw	r3, #24940	; 0x616c
   12010:	movt	r3, #2
   12014:	str	r0, [r3]
   12018:	pop	{r3, r4, r5, pc}
   1201c:	movw	r5, #24804	; 0x60e4
   12020:	movw	r4, #24948	; 0x6174
   12024:	movt	r5, #2
   12028:	movt	r4, #2
   1202c:	movw	r1, #15904	; 0x3e20
   12030:	movt	r1, #1
   12034:	ldr	r0, [r5]
   12038:	ldr	r2, [r4]
   1203c:	bl	120d4 <close@plt+0xf88>
   12040:	ldr	r0, [r5]
   12044:	ldr	r2, [r4]
   12048:	movw	r1, #15952	; 0x3e50
   1204c:	pop	{r3, r4, r5, lr}
   12050:	movt	r1, #1
   12054:	b	120d4 <close@plt+0xf88>
   12058:	mov	r3, #4
   1205c:	str	r3, [r4, #40]	; 0x28
   12060:	pop	{r3, r4, r5, pc}
   12064:	mov	r3, #3
   12068:	str	r3, [r4, #40]	; 0x28
   1206c:	pop	{r3, r4, r5, pc}
   12070:	mov	r3, #2
   12074:	str	r3, [r4, #40]	; 0x28
   12078:	pop	{r3, r4, r5, pc}
   1207c:	mov	r3, #0
   12080:	str	r3, [r4, #40]	; 0x28
   12084:	pop	{r3, r4, r5, pc}
   12088:	cmp	r0, #0
   1208c:	push	{r4, lr}
   12090:	mov	r4, r1
   12094:	beq	1209c <close@plt+0xf50>
   12098:	bl	10f84 <cdio_destroy@plt>
   1209c:	movw	r3, #24948	; 0x6174
   120a0:	movt	r3, #2
   120a4:	ldr	r0, [r3]
   120a8:	cmp	r0, #0
   120ac:	beq	120b4 <close@plt+0xf68>
   120b0:	bl	10f6c <free@plt>
   120b4:	movw	r3, #24940	; 0x616c
   120b8:	movt	r3, #2
   120bc:	ldr	r0, [r3]
   120c0:	cmp	r0, #0
   120c4:	beq	120cc <close@plt+0xf80>
   120c8:	bl	10f6c <free@plt>
   120cc:	mov	r0, r4
   120d0:	bl	11038 <exit@plt>
   120d4:	push	{r1, r2, r3}
   120d8:	mov	r1, #1
   120dc:	push	{r4, lr}
   120e0:	movw	r4, #24792	; 0x60d8
   120e4:	movt	r4, #2
   120e8:	sub	sp, sp, #12
   120ec:	add	ip, sp, #24
   120f0:	ldr	lr, [r4]
   120f4:	ldr	r2, [sp, #20]
   120f8:	mov	r3, ip
   120fc:	str	ip, [sp]
   12100:	str	lr, [sp, #4]
   12104:	bl	10ffc <__vfprintf_chk@plt>
   12108:	ldr	r2, [sp, #4]
   1210c:	ldr	r3, [r4]
   12110:	cmp	r2, r3
   12114:	bne	12128 <close@plt+0xfdc>
   12118:	add	sp, sp, #12
   1211c:	pop	{r4, lr}
   12120:	add	sp, sp, #12
   12124:	bx	lr
   12128:	bl	10f78 <__stack_chk_fail@plt>
   1212c:	cmp	r2, #0
   12130:	push	{r3, r4, r5, r6, r7, lr}
   12134:	mov	r6, r0
   12138:	mov	r4, r3
   1213c:	beq	121a8 <close@plt+0x105c>
   12140:	cmp	r4, #0
   12144:	popeq	{r3, r4, r5, r6, r7, pc}
   12148:	movw	r4, #24808	; 0x60e8
   1214c:	movt	r4, #2
   12150:	ldr	r0, [r4]
   12154:	cmp	r0, #0
   12158:	addne	r4, r4, #4
   1215c:	movwne	r5, #24864	; 0x6120
   12160:	movtne	r5, #2
   12164:	bne	12178 <close@plt+0x102c>
   12168:	b	121e4 <close@plt+0x1098>
   1216c:	ldr	r0, [r4], #4
   12170:	cmp	r0, #0
   12174:	beq	121ec <close@plt+0x10a0>
   12178:	bl	11068 <cdio_have_driver@plt>
   1217c:	cmp	r0, #0
   12180:	beq	1216c <close@plt+0x1020>
   12184:	ldr	r0, [r4, #-4]
   12188:	ldr	r7, [r5]
   1218c:	bl	11110 <cdio_driver_describe@plt>
   12190:	movw	r1, #17180	; 0x431c
   12194:	movt	r1, #1
   12198:	mov	r2, r0
   1219c:	mov	r0, r7
   121a0:	bl	120d4 <close@plt+0xf88>
   121a4:	b	1216c <close@plt+0x1020>
   121a8:	movw	r5, #24864	; 0x6120
   121ac:	movt	r5, #2
   121b0:	mov	r3, r1
   121b4:	mov	r2, r6
   121b8:	ldr	r0, [r5]
   121bc:	movw	r1, #16948	; 0x4234
   121c0:	movt	r1, #1
   121c4:	bl	120d4 <close@plt+0xf88>
   121c8:	ldr	r0, [r5]
   121cc:	movw	r1, #17028	; 0x4284
   121d0:	movt	r1, #1
   121d4:	bl	120d4 <close@plt+0xf88>
   121d8:	cmp	r4, #0
   121dc:	popeq	{r3, r4, r5, r6, r7, pc}
   121e0:	b	12148 <close@plt+0xffc>
   121e4:	movw	r5, #24864	; 0x6120
   121e8:	movt	r5, #2
   121ec:	mov	r0, #0
   121f0:	bl	11008 <cdio_get_default_device@plt>
   121f4:	subs	r2, r0, #0
   121f8:	beq	1221c <close@plt+0x10d0>
   121fc:	movw	r1, #17200	; 0x4330
   12200:	ldr	r0, [r5]
   12204:	movt	r1, #1
   12208:	bl	120d4 <close@plt+0xf88>
   1220c:	mov	r0, r6
   12210:	bl	10f6c <free@plt>
   12214:	mov	r0, #100	; 0x64
   12218:	bl	11038 <exit@plt>
   1221c:	ldr	r0, [r5]
   12220:	movw	r1, #17228	; 0x434c
   12224:	movt	r1, #1
   12228:	bl	120d4 <close@plt+0xf88>
   1222c:	b	1220c <close@plt+0x10c0>
   12230:	push	{r3, r4, r5, lr}
   12234:	mov	r4, r0
   12238:	cmp	r1, #6
   1223c:	ldrls	pc, [pc, r1, lsl #2]
   12240:	b	124a4 <close@plt+0x1358>
   12244:	andeq	r2, r1, r8, ror r2
   12248:			; <UNDEFINED> instruction: 0x000122b4
   1224c:	strdeq	r2, [r1], -r0
   12250:	andeq	r2, r1, ip, lsr #6
   12254:	andeq	r2, r1, r4, ror #6
   12258:	andeq	r2, r1, r0, ror #4
   1225c:	andeq	r2, r1, r8, ror r2
   12260:	mov	r1, #10
   12264:	bl	110f8 <cdio_open_am@plt>
   12268:	subs	r5, r0, #0
   1226c:	beq	123b0 <close@plt+0x1264>
   12270:	mov	r0, r5
   12274:	pop	{r3, r4, r5, pc}
   12278:	mov	r1, #0
   1227c:	bl	110f8 <cdio_open_am@plt>
   12280:	subs	r5, r0, #0
   12284:	bne	12270 <close@plt+0x1124>
   12288:	cmp	r4, #0
   1228c:	movw	r0, #24804	; 0x60e4
   12290:	movw	r2, #24948	; 0x6174
   12294:	movt	r0, #2
   12298:	movt	r2, #2
   1229c:	beq	1242c <close@plt+0x12e0>
   122a0:	movw	r1, #17256	; 0x4368
   122a4:	mov	r3, r4
   122a8:	ldr	r0, [r0]
   122ac:	movt	r1, #1
   122b0:	b	1239c <close@plt+0x1250>
   122b4:	mov	r1, #13
   122b8:	bl	110f8 <cdio_open_am@plt>
   122bc:	subs	r5, r0, #0
   122c0:	bne	12270 <close@plt+0x1124>
   122c4:	cmp	r4, #0
   122c8:	movw	r0, #24804	; 0x60e4
   122cc:	movw	r2, #24948	; 0x6174
   122d0:	movt	r0, #2
   122d4:	movt	r2, #2
   122d8:	beq	12404 <close@plt+0x12b8>
   122dc:	movw	r1, #17368	; 0x43d8
   122e0:	mov	r3, r4
   122e4:	ldr	r0, [r0]
   122e8:	movt	r1, #1
   122ec:	b	1239c <close@plt+0x1250>
   122f0:	mov	r1, #11
   122f4:	bl	110f8 <cdio_open_am@plt>
   122f8:	subs	r5, r0, #0
   122fc:	bne	12270 <close@plt+0x1124>
   12300:	cmp	r4, #0
   12304:	movw	r0, #24804	; 0x60e4
   12308:	movw	r2, #24948	; 0x6174
   1230c:	movt	r0, #2
   12310:	movt	r2, #2
   12314:	beq	123dc <close@plt+0x1290>
   12318:	movw	r1, #17460	; 0x4434
   1231c:	mov	r3, r4
   12320:	ldr	r0, [r0]
   12324:	movt	r1, #1
   12328:	b	1239c <close@plt+0x1250>
   1232c:	bl	10f48 <cdio_open_cue@plt>
   12330:	subs	r5, r0, #0
   12334:	bne	12270 <close@plt+0x1124>
   12338:	cmp	r4, #0
   1233c:	movw	r0, #24804	; 0x60e4
   12340:	movw	r2, #24948	; 0x6174
   12344:	movt	r0, #2
   12348:	movt	r2, #2
   1234c:	beq	123dc <close@plt+0x1290>
   12350:	movw	r1, #17560	; 0x4498
   12354:	mov	r3, r4
   12358:	ldr	r0, [r0]
   1235c:	movt	r1, #1
   12360:	b	1239c <close@plt+0x1250>
   12364:	mov	r1, #12
   12368:	bl	110f8 <cdio_open_am@plt>
   1236c:	subs	r5, r0, #0
   12370:	bne	12270 <close@plt+0x1124>
   12374:	cmp	r4, #0
   12378:	movw	r0, #24804	; 0x60e4
   1237c:	movw	r2, #24948	; 0x6174
   12380:	movt	r0, #2
   12384:	movt	r2, #2
   12388:	beq	12454 <close@plt+0x1308>
   1238c:	ldr	r0, [r0]
   12390:	movw	r1, #17624	; 0x44d8
   12394:	movt	r1, #1
   12398:	mov	r3, r4
   1239c:	ldr	r2, [r2]
   123a0:	bl	120d4 <close@plt+0xf88>
   123a4:	mov	r0, r5
   123a8:	mov	r1, #1
   123ac:	bl	12088 <close@plt+0xf3c>
   123b0:	cmp	r4, #0
   123b4:	movw	r0, #24804	; 0x60e4
   123b8:	movw	r2, #24948	; 0x6174
   123bc:	movt	r0, #2
   123c0:	movt	r2, #2
   123c4:	beq	1247c <close@plt+0x1330>
   123c8:	movw	r1, #17708	; 0x452c
   123cc:	mov	r3, r4
   123d0:	ldr	r0, [r0]
   123d4:	movt	r1, #1
   123d8:	b	1239c <close@plt+0x1250>
   123dc:	ldr	r0, [r0]
   123e0:	movw	r1, #17316	; 0x43a4
   123e4:	movw	r3, #17524	; 0x4474
   123e8:	movt	r1, #1
   123ec:	ldr	r2, [r2]
   123f0:	movt	r3, #1
   123f4:	bl	120d4 <close@plt+0xf88>
   123f8:	mov	r0, r4
   123fc:	mov	r1, #1
   12400:	bl	12088 <close@plt+0xf3c>
   12404:	ldr	r0, [r0]
   12408:	movw	r1, #17316	; 0x43a4
   1240c:	movw	r3, #17420	; 0x440c
   12410:	movt	r1, #1
   12414:	ldr	r2, [r2]
   12418:	movt	r3, #1
   1241c:	bl	120d4 <close@plt+0xf88>
   12420:	mov	r0, r4
   12424:	mov	r1, #1
   12428:	bl	12088 <close@plt+0xf3c>
   1242c:	ldr	r0, [r0]
   12430:	movw	r1, #17316	; 0x43a4
   12434:	movw	r3, #17324	; 0x43ac
   12438:	movt	r1, #1
   1243c:	ldr	r2, [r2]
   12440:	movt	r3, #1
   12444:	bl	120d4 <close@plt+0xf88>
   12448:	mov	r0, r4
   1244c:	mov	r1, #1
   12450:	bl	12088 <close@plt+0xf3c>
   12454:	ldr	r0, [r0]
   12458:	movw	r1, #17316	; 0x43a4
   1245c:	movw	r3, #17676	; 0x450c
   12460:	movt	r1, #1
   12464:	ldr	r2, [r2]
   12468:	movt	r3, #1
   1246c:	bl	120d4 <close@plt+0xf88>
   12470:	mov	r0, r4
   12474:	mov	r1, #1
   12478:	bl	12088 <close@plt+0xf3c>
   1247c:	ldr	r0, [r0]
   12480:	movw	r1, #17316	; 0x43a4
   12484:	movw	r3, #17756	; 0x455c
   12488:	movt	r1, #1
   1248c:	ldr	r2, [r2]
   12490:	movt	r3, #1
   12494:	bl	120d4 <close@plt+0xf88>
   12498:	mov	r0, r4
   1249c:	mov	r1, #1
   124a0:	bl	12088 <close@plt+0xf3c>
   124a4:	mov	r5, #0
   124a8:	b	12270 <close@plt+0x1124>
   124ac:	push	{r3, r4, r5, lr}
   124b0:	subs	r4, r0, #0
   124b4:	beq	12518 <close@plt+0x13cc>
   124b8:	movw	r1, #17788	; 0x457c
   124bc:	mov	r2, #5
   124c0:	movt	r1, #1
   124c4:	bl	11134 <strncmp@plt>
   124c8:	cmp	r0, #0
   124cc:	mov	r0, r4
   124d0:	beq	12510 <close@plt+0x13c4>
   124d4:	bl	11050 <strlen@plt>
   124d8:	add	r1, r0, #5
   124dc:	mov	r0, #1
   124e0:	bl	10f18 <calloc@plt>
   124e4:	movw	r2, #24864	; 0x6120
   124e8:	movt	r2, #2
   124ec:	mov	r3, r4
   124f0:	mov	r5, r0
   124f4:	mov	r1, r0
   124f8:	ldr	r0, [r2]
   124fc:	movw	r2, #17796	; 0x4584
   12500:	movt	r2, #1
   12504:	bl	120d4 <close@plt+0xf88>
   12508:	mov	r0, r5
   1250c:	pop	{r3, r4, r5, pc}
   12510:	pop	{r3, r4, r5, lr}
   12514:	b	11080 <__strdup@plt>
   12518:	mov	r0, r4
   1251c:	pop	{r3, r4, r5, pc}
   12520:	movw	r1, #24792	; 0x60d8
   12524:	movt	r1, #2
   12528:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1252c:	sub	sp, sp, #804	; 0x324
   12530:	ldr	r3, [r1]
   12534:	add	r7, sp, #296	; 0x128
   12538:	mov	r4, #500	; 0x1f4
   1253c:	str	r1, [sp, #20]
   12540:	mov	r5, r0
   12544:	mov	r2, r4
   12548:	mov	r1, #0
   1254c:	mov	r0, r7
   12550:	str	r3, [sp, #796]	; 0x31c
   12554:	bl	1108c <memset@plt>
   12558:	mov	ip, #0
   1255c:	str	r4, [sp]
   12560:	mov	r1, ip
   12564:	mov	r3, ip
   12568:	str	r7, [sp, #4]
   1256c:	mov	r0, r5
   12570:	add	r2, sp, #24
   12574:	str	ip, [sp, #24]
   12578:	str	ip, [sp, #32]
   1257c:	mov	lr, #70	; 0x46
   12580:	str	ip, [sp, #28]
   12584:	mvn	ip, #11
   12588:	strb	lr, [sp, #24]
   1258c:	strb	ip, [sp, #32]
   12590:	bl	1105c <mmc_run_cmd@plt>
   12594:	cmp	r0, #0
   12598:	bne	12984 <close@plt+0x1838>
   1259c:	ldrb	r9, [sp, #297]	; 0x129
   125a0:	add	r4, sp, #304	; 0x130
   125a4:	ldrb	r1, [sp, #296]	; 0x128
   125a8:	ldrb	r2, [sp, #299]	; 0x12b
   125ac:	lsl	r9, r9, #16
   125b0:	ldrb	r3, [sp, #298]	; 0x12a
   125b4:	add	r9, r9, r1, lsl #24
   125b8:	add	r9, r9, r2
   125bc:	add	r9, r9, r3, lsl #8
   125c0:	add	r9, r7, r9
   125c4:	cmp	r9, r4
   125c8:	bls	126f8 <close@plt+0x15ac>
   125cc:	movw	r5, #24864	; 0x6120
   125d0:	movt	r5, #2
   125d4:	movw	r2, #17804	; 0x458c
   125d8:	movw	r3, #19280	; 0x4b50
   125dc:	mov	sl, r5
   125e0:	movt	r2, #1
   125e4:	movt	r3, #1
   125e8:	str	r2, [sp, #16]
   125ec:	str	r3, [sp, #12]
   125f0:	ldrb	r8, [r4]
   125f4:	ldrb	r3, [r4, #1]
   125f8:	ldrb	r6, [r4, #3]
   125fc:	add	r8, r3, r8, lsl #8
   12600:	uxth	r8, r8
   12604:	mov	r0, r8
   12608:	bl	10f9c <mmc_feature2str@plt>
   1260c:	movw	r1, #17840	; 0x45b0
   12610:	movt	r1, #1
   12614:	mov	r2, r0
   12618:	ldr	r0, [r5]
   1261c:	bl	120d4 <close@plt+0xf88>
   12620:	cmp	r8, #30
   12624:	beq	12914 <close@plt+0x17c8>
   12628:	bhi	12674 <close@plt+0x1528>
   1262c:	cmp	r8, #1
   12630:	beq	127f4 <close@plt+0x16a8>
   12634:	bcc	12780 <close@plt+0x1634>
   12638:	cmp	r8, #2
   1263c:	beq	12838 <close@plt+0x16ec>
   12640:	cmp	r8, #3
   12644:	bne	12724 <close@plt+0x15d8>
   12648:	ldrb	r3, [r4, #4]
   1264c:	lsr	r3, r3, #5
   12650:	cmp	r3, #5
   12654:	ldrls	pc, [pc, r3, lsl #2]
   12658:	b	12afc <close@plt+0x19b0>
   1265c:	strdeq	r2, [r1], -r8
   12660:	andeq	r2, r1, ip, lsl #20
   12664:	andeq	r2, r1, r0, lsr #20
   12668:	strdeq	r2, [r1], -ip
   1266c:	andeq	r2, r1, r4, lsr sl
   12670:	andeq	r2, r1, r0, lsr #19
   12674:	movw	r3, #259	; 0x103
   12678:	cmp	r8, r3
   1267c:	beq	12888 <close@plt+0x173c>
   12680:	cmp	r8, #260	; 0x104
   12684:	bcc	12738 <close@plt+0x15ec>
   12688:	movw	r3, #262	; 0x106
   1268c:	cmp	r8, r3
   12690:	beq	1295c <close@plt+0x1810>
   12694:	cmp	r8, #264	; 0x108
   12698:	bne	12724 <close@plt+0x15d8>
   1269c:	ldrb	r8, [r4, #3]
   126a0:	mov	r1, #0
   126a4:	movw	r2, #257	; 0x101
   126a8:	add	r0, sp, #36	; 0x24
   126ac:	bl	1108c <memset@plt>
   126b0:	add	r1, r4, #4
   126b4:	mov	r2, r8
   126b8:	add	r0, sp, #36	; 0x24
   126bc:	movw	r3, #257	; 0x101
   126c0:	bl	10f90 <__memcpy_chk@plt>
   126c4:	movw	r1, #18736	; 0x4930
   126c8:	add	r2, sp, #36	; 0x24
   126cc:	ldr	r0, [sl]
   126d0:	movt	r1, #1
   126d4:	bl	120d4 <close@plt+0xf88>
   126d8:	add	r6, r6, #4
   126dc:	add	r4, r4, r6
   126e0:	cmp	r4, r9
   126e4:	bcs	126f8 <close@plt+0x15ac>
   126e8:	add	r3, r7, #65280	; 0xff00
   126ec:	add	r3, r3, #250	; 0xfa
   126f0:	cmp	r4, r3
   126f4:	bcc	125f0 <close@plt+0x14a4>
   126f8:	ldr	r1, [sp, #20]
   126fc:	ldr	r2, [sp, #796]	; 0x31c
   12700:	ldr	r3, [r1]
   12704:	cmp	r2, r3
   12708:	bne	12b10 <close@plt+0x19c4>
   1270c:	add	sp, sp, #804	; 0x324
   12710:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12714:	movw	r1, #17976	; 0x4638
   12718:	ldr	r0, [r5]
   1271c:	movt	r1, #1
   12720:	bl	120d4 <close@plt+0xf88>
   12724:	movw	r1, #18740	; 0x4934
   12728:	ldr	r0, [r5]
   1272c:	movt	r1, #1
   12730:	bl	120d4 <close@plt+0xf88>
   12734:	b	126d8 <close@plt+0x158c>
   12738:	cmp	r8, #41	; 0x29
   1273c:	bne	12724 <close@plt+0x15d8>
   12740:	ldrb	r1, [r4, #4]
   12744:	movw	r2, #17828	; 0x45a4
   12748:	movw	r3, #17824	; 0x45a0
   1274c:	movt	r2, #1
   12750:	tst	r1, #1
   12754:	movt	r3, #1
   12758:	ldr	r0, [sl]
   1275c:	movw	r1, #18524	; 0x485c
   12760:	movt	r1, #1
   12764:	movne	r2, r3
   12768:	bl	120d4 <close@plt+0xf88>
   1276c:	movw	r1, #18740	; 0x4934
   12770:	ldr	r0, [r5]
   12774:	movt	r1, #1
   12778:	bl	120d4 <close@plt+0xf88>
   1277c:	b	126d8 <close@plt+0x158c>
   12780:	add	fp, r4, #4
   12784:	add	r8, r4, r6
   12788:	cmp	fp, r8
   1278c:	bcc	127b0 <close@plt+0x1664>
   12790:	b	12724 <close@plt+0x15d8>
   12794:	add	fp, fp, #4
   12798:	movw	r1, #18740	; 0x4934
   1279c:	ldr	r0, [r5]
   127a0:	movt	r1, #1
   127a4:	bl	120d4 <close@plt+0xf88>
   127a8:	cmp	fp, r8
   127ac:	bcs	12724 <close@plt+0x15d8>
   127b0:	ldrb	r0, [fp]
   127b4:	ldrb	r3, [fp, #1]
   127b8:	add	r0, r3, r0, lsl #8
   127bc:	bl	110b0 <mmc_feature_profile2str@plt>
   127c0:	movw	r1, #17852	; 0x45bc
   127c4:	movt	r1, #1
   127c8:	mov	r2, r0
   127cc:	ldr	r0, [r5]
   127d0:	bl	120d4 <close@plt+0xf88>
   127d4:	ldrb	r3, [fp, #2]
   127d8:	tst	r3, #1
   127dc:	beq	12794 <close@plt+0x1648>
   127e0:	movw	r1, #17856	; 0x45c0
   127e4:	ldr	r0, [sl]
   127e8:	movt	r1, #1
   127ec:	bl	120d4 <close@plt+0xf88>
   127f0:	b	12794 <close@plt+0x1648>
   127f4:	ldrb	r3, [r4, #5]
   127f8:	ldrb	r0, [r4, #4]
   127fc:	ldrb	r1, [r4, #6]
   12800:	lsl	r3, r3, #16
   12804:	ldrb	r2, [r4, #7]
   12808:	add	r3, r3, r0, lsl #24
   1280c:	add	r3, r3, r1, lsl #8
   12810:	add	r3, r3, r2
   12814:	cmp	r3, #5
   12818:	ldrls	pc, [pc, r3, lsl #2]
   1281c:	b	12724 <close@plt+0x15d8>
   12820:	andeq	r2, r1, r8, asr #20
   12824:	andeq	r2, r1, ip, ror #20
   12828:	muleq	r1, r0, sl
   1282c:			; <UNDEFINED> instruction: 0x00012ab4
   12830:	ldrdeq	r2, [r1], -r8
   12834:	andeq	r2, r1, r4, lsl r7
   12838:	ldrb	r3, [r4, #4]
   1283c:	movw	r1, #18004	; 0x4654
   12840:	ldr	r2, [sp, #16]
   12844:	movt	r1, #1
   12848:	tst	r3, #2
   1284c:	ldr	r3, [sp, #12]
   12850:	ldr	r0, [sl]
   12854:	movne	r2, r3
   12858:	bl	120d4 <close@plt+0xf88>
   1285c:	ldrb	r1, [r4, #4]
   12860:	movw	r2, #17816	; 0x4598
   12864:	movw	r3, #17812	; 0x4594
   12868:	tst	r1, #1
   1286c:	movt	r2, #1
   12870:	movt	r3, #1
   12874:	movw	r1, #18060	; 0x468c
   12878:	ldr	r0, [r5]
   1287c:	movt	r1, #1
   12880:	movne	r2, r3
   12884:	b	12768 <close@plt+0x161c>
   12888:	ldrb	r3, [r4, #4]
   1288c:	movw	r1, #18552	; 0x4878
   12890:	ldr	r2, [sp, #16]
   12894:	movt	r1, #1
   12898:	tst	r3, #4
   1289c:	ldr	r3, [sp, #12]
   128a0:	ldr	r0, [sl]
   128a4:	movne	r2, r3
   128a8:	bl	120d4 <close@plt+0xf88>
   128ac:	ldrb	r3, [r4, #4]
   128b0:	ldr	r2, [sp, #16]
   128b4:	movw	r1, #18584	; 0x4898
   128b8:	tst	r3, #2
   128bc:	ldr	r3, [sp, #12]
   128c0:	ldr	r0, [r5]
   128c4:	movt	r1, #1
   128c8:	movne	r2, r3
   128cc:	bl	120d4 <close@plt+0xf88>
   128d0:	ldrb	r3, [r4, #4]
   128d4:	ldr	r2, [sp, #16]
   128d8:	movw	r1, #18628	; 0x48c4
   128dc:	tst	r3, #1
   128e0:	ldr	r3, [sp, #12]
   128e4:	ldr	r0, [r5]
   128e8:	movt	r1, #1
   128ec:	movne	r2, r3
   128f0:	bl	120d4 <close@plt+0xf88>
   128f4:	ldrb	r2, [r4, #6]
   128f8:	ldrb	r3, [r4, #7]
   128fc:	movw	r1, #18680	; 0x48f8
   12900:	ldr	r0, [r5]
   12904:	movt	r1, #1
   12908:	add	r2, r3, r2, lsl #8
   1290c:	uxth	r2, r2
   12910:	b	12768 <close@plt+0x161c>
   12914:	ldrb	r3, [r4, #4]
   12918:	movw	r1, #18460	; 0x481c
   1291c:	ldr	r2, [sp, #16]
   12920:	movt	r1, #1
   12924:	tst	r3, #2
   12928:	ldr	r3, [sp, #12]
   1292c:	ldr	r0, [sl]
   12930:	movne	r2, r3
   12934:	bl	120d4 <close@plt+0xf88>
   12938:	ldrb	r3, [r4, #4]
   1293c:	ldr	r2, [sp, #16]
   12940:	movw	r1, #18496	; 0x4840
   12944:	tst	r3, #1
   12948:	ldr	r3, [sp, #12]
   1294c:	ldr	r0, [r5]
   12950:	movt	r1, #1
   12954:	movne	r2, r3
   12958:	b	12768 <close@plt+0x161c>
   1295c:	ldr	r0, [sl]
   12960:	movw	r1, #18712	; 0x4918
   12964:	ldrb	r2, [r4, #7]
   12968:	movt	r1, #1
   1296c:	bl	120d4 <close@plt+0xf88>
   12970:	movw	r1, #18732	; 0x492c
   12974:	ldr	r0, [sl]
   12978:	movt	r1, #1
   1297c:	bl	120d4 <close@plt+0xf88>
   12980:	b	126d8 <close@plt+0x158c>
   12984:	movw	r3, #24864	; 0x6120
   12988:	movt	r3, #2
   1298c:	movw	r1, #18744	; 0x4938
   12990:	movt	r1, #1
   12994:	ldr	r0, [r3]
   12998:	bl	120d4 <close@plt+0xf88>
   1299c:	b	126f8 <close@plt+0x15ac>
   129a0:	movw	r1, #18272	; 0x4760
   129a4:	ldr	r0, [r5]
   129a8:	movt	r1, #1
   129ac:	bl	120d4 <close@plt+0xf88>
   129b0:	ldrb	r3, [r4, #4]
   129b4:	movw	r8, #17820	; 0x459c
   129b8:	ldr	r2, [sp, #12]
   129bc:	movt	r8, #1
   129c0:	tst	r3, #8
   129c4:	ldr	r0, [r5]
   129c8:	movw	r1, #18348	; 0x47ac
   129cc:	movt	r1, #1
   129d0:	moveq	r2, r8
   129d4:	bl	120d4 <close@plt+0xf88>
   129d8:	ldrb	r3, [r4, #4]
   129dc:	ldr	r2, [sp, #12]
   129e0:	movw	r1, #18420	; 0x47f4
   129e4:	tst	r3, #1
   129e8:	ldr	r0, [r5]
   129ec:	movt	r1, #1
   129f0:	moveq	r2, r8
   129f4:	b	12768 <close@plt+0x161c>
   129f8:	movw	r1, #18116	; 0x46c4
   129fc:	ldr	r0, [r5]
   12a00:	movt	r1, #1
   12a04:	bl	120d4 <close@plt+0xf88>
   12a08:	b	129b0 <close@plt+0x1864>
   12a0c:	movw	r1, #18152	; 0x46e8
   12a10:	ldr	r0, [r5]
   12a14:	movt	r1, #1
   12a18:	bl	120d4 <close@plt+0xf88>
   12a1c:	b	129b0 <close@plt+0x1864>
   12a20:	movw	r1, #18184	; 0x4708
   12a24:	ldr	r0, [r5]
   12a28:	movt	r1, #1
   12a2c:	bl	120d4 <close@plt+0xf88>
   12a30:	b	129b0 <close@plt+0x1864>
   12a34:	movw	r1, #18216	; 0x4728
   12a38:	ldr	r0, [r5]
   12a3c:	movt	r1, #1
   12a40:	bl	120d4 <close@plt+0xf88>
   12a44:	b	129b0 <close@plt+0x1864>
   12a48:	ldr	r0, [r5]
   12a4c:	movw	r1, #17864	; 0x45c8
   12a50:	movt	r1, #1
   12a54:	bl	120d4 <close@plt+0xf88>
   12a58:	movw	r1, #18740	; 0x4934
   12a5c:	ldr	r0, [r5]
   12a60:	movt	r1, #1
   12a64:	bl	120d4 <close@plt+0xf88>
   12a68:	b	126d8 <close@plt+0x158c>
   12a6c:	ldr	r0, [r5]
   12a70:	movw	r1, #17888	; 0x45e0
   12a74:	movt	r1, #1
   12a78:	bl	120d4 <close@plt+0xf88>
   12a7c:	movw	r1, #18740	; 0x4934
   12a80:	ldr	r0, [r5]
   12a84:	movt	r1, #1
   12a88:	bl	120d4 <close@plt+0xf88>
   12a8c:	b	126d8 <close@plt+0x158c>
   12a90:	ldr	r0, [r5]
   12a94:	movw	r1, #17908	; 0x45f4
   12a98:	movt	r1, #1
   12a9c:	bl	120d4 <close@plt+0xf88>
   12aa0:	movw	r1, #18740	; 0x4934
   12aa4:	ldr	r0, [r5]
   12aa8:	movt	r1, #1
   12aac:	bl	120d4 <close@plt+0xf88>
   12ab0:	b	126d8 <close@plt+0x158c>
   12ab4:	ldr	r0, [r5]
   12ab8:	movw	r1, #17928	; 0x4608
   12abc:	movt	r1, #1
   12ac0:	bl	120d4 <close@plt+0xf88>
   12ac4:	movw	r1, #18740	; 0x4934
   12ac8:	ldr	r0, [r5]
   12acc:	movt	r1, #1
   12ad0:	bl	120d4 <close@plt+0xf88>
   12ad4:	b	126d8 <close@plt+0x158c>
   12ad8:	ldr	r0, [r5]
   12adc:	movw	r1, #17952	; 0x4620
   12ae0:	movt	r1, #1
   12ae4:	bl	120d4 <close@plt+0xf88>
   12ae8:	movw	r1, #18740	; 0x4934
   12aec:	ldr	r0, [r5]
   12af0:	movt	r1, #1
   12af4:	bl	120d4 <close@plt+0xf88>
   12af8:	b	126d8 <close@plt+0x158c>
   12afc:	movw	r1, #18320	; 0x4790
   12b00:	ldr	r0, [r5]
   12b04:	movt	r1, #1
   12b08:	bl	120d4 <close@plt+0xf88>
   12b0c:	b	129b0 <close@plt+0x1864>
   12b10:	bl	10f78 <__stack_chk_fail@plt>
   12b14:	cmp	r2, #262144	; 0x40000
   12b18:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   12b1c:	mov	r5, r2
   12b20:	mov	r7, r0
   12b24:	mov	r8, r1
   12b28:	beq	12e4c <close@plt+0x1d00>
   12b2c:	cmp	r2, #524288	; 0x80000
   12b30:	beq	12e68 <close@plt+0x1d1c>
   12b34:	tst	r2, #131072	; 0x20000
   12b38:	movw	r3, #18776	; 0x4958
   12b3c:	movw	r2, #18788	; 0x4964
   12b40:	movt	r3, #1
   12b44:	movt	r2, #1
   12b48:	movw	r4, #24864	; 0x6120
   12b4c:	movt	r4, #2
   12b50:	movw	r1, #18892	; 0x49cc
   12b54:	movne	r2, r3
   12b58:	movt	r1, #1
   12b5c:	ldr	r0, [r4]
   12b60:	movw	r9, #18808	; 0x4978
   12b64:	bl	120d4 <close@plt+0xf88>
   12b68:	movt	r9, #1
   12b6c:	tst	r5, #2
   12b70:	movw	r6, #18804	; 0x4974
   12b74:	movt	r6, #1
   12b78:	ldr	r0, [r4]
   12b7c:	movw	r1, #18940	; 0x49fc
   12b80:	movt	r1, #1
   12b84:	moveq	r2, r9
   12b88:	movne	r2, r6
   12b8c:	bl	120d4 <close@plt+0xf88>
   12b90:	tst	r5, #1
   12b94:	ldr	r0, [r4]
   12b98:	movw	r1, #18988	; 0x4a2c
   12b9c:	moveq	r2, r9
   12ba0:	movne	r2, r6
   12ba4:	movt	r1, #1
   12ba8:	bl	120d4 <close@plt+0xf88>
   12bac:	tst	r5, #4
   12bb0:	ldr	r0, [r4]
   12bb4:	movw	r1, #19036	; 0x4a5c
   12bb8:	moveq	r2, r9
   12bbc:	movne	r2, r6
   12bc0:	movt	r1, #1
   12bc4:	bl	120d4 <close@plt+0xf88>
   12bc8:	tst	r5, #16
   12bcc:	ldr	r0, [r4]
   12bd0:	movw	r1, #19084	; 0x4a8c
   12bd4:	moveq	r2, r9
   12bd8:	movne	r2, r6
   12bdc:	movt	r1, #1
   12be0:	bl	120d4 <close@plt+0xf88>
   12be4:	tst	r5, #8
   12be8:	ldr	r0, [r4]
   12bec:	movw	r1, #19136	; 0x4ac0
   12bf0:	moveq	r2, r9
   12bf4:	movne	r2, r6
   12bf8:	movt	r1, #1
   12bfc:	bl	120d4 <close@plt+0xf88>
   12c00:	tst	r5, #32
   12c04:	ldr	r0, [r4]
   12c08:	movw	r1, #19184	; 0x4af0
   12c0c:	moveq	r2, r9
   12c10:	movne	r2, r6
   12c14:	movt	r1, #1
   12c18:	bl	120d4 <close@plt+0xf88>
   12c1c:	tst	r5, #256	; 0x100
   12c20:	movw	r1, #19232	; 0x4b20
   12c24:	ldr	r0, [r4]
   12c28:	moveq	r2, r9
   12c2c:	movne	r2, r6
   12c30:	movt	r1, #1
   12c34:	bl	120d4 <close@plt+0xf88>
   12c38:	cmp	r7, #262144	; 0x40000
   12c3c:	beq	12ee0 <close@plt+0x1d94>
   12c40:	ldr	r0, [r4]
   12c44:	movw	r1, #19444	; 0x4bf4
   12c48:	movt	r1, #1
   12c4c:	movw	r6, #18808	; 0x4978
   12c50:	bl	120d4 <close@plt+0xf88>
   12c54:	movt	r6, #1
   12c58:	tst	r7, #4096	; 0x1000
   12c5c:	movw	r5, #18804	; 0x4974
   12c60:	movt	r5, #1
   12c64:	ldr	r0, [r4]
   12c68:	movw	r1, #19460	; 0x4c04
   12c6c:	movt	r1, #1
   12c70:	moveq	r2, r6
   12c74:	movne	r2, r5
   12c78:	bl	120d4 <close@plt+0xf88>
   12c7c:	tst	r7, #8192	; 0x2000
   12c80:	ldr	r0, [r4]
   12c84:	movw	r1, #19508	; 0x4c34
   12c88:	moveq	r2, r6
   12c8c:	movne	r2, r5
   12c90:	movt	r1, #1
   12c94:	bl	120d4 <close@plt+0xf88>
   12c98:	tst	r7, #12288	; 0x3000
   12c9c:	ldr	r0, [r4]
   12ca0:	movw	r1, #19556	; 0x4c64
   12ca4:	moveq	r2, r6
   12ca8:	movne	r2, r5
   12cac:	movt	r1, #1
   12cb0:	bl	120d4 <close@plt+0xf88>
   12cb4:	tst	r7, #2048	; 0x800
   12cb8:	ldr	r0, [r4]
   12cbc:	movw	r1, #19604	; 0x4c94
   12cc0:	moveq	r2, r6
   12cc4:	movne	r2, r5
   12cc8:	movt	r1, #1
   12ccc:	bl	120d4 <close@plt+0xf88>
   12cd0:	tst	r7, #32768	; 0x8000
   12cd4:	ldr	r0, [r4]
   12cd8:	movw	r1, #19652	; 0x4cc4
   12cdc:	moveq	r2, r6
   12ce0:	movne	r2, r5
   12ce4:	movt	r1, #1
   12ce8:	bl	120d4 <close@plt+0xf88>
   12cec:	tst	r7, #16384	; 0x4000
   12cf0:	ldr	r0, [r4]
   12cf4:	movw	r1, #19700	; 0x4cf4
   12cf8:	moveq	r2, r6
   12cfc:	movne	r2, r5
   12d00:	movt	r1, #1
   12d04:	bl	120d4 <close@plt+0xf88>
   12d08:	tst	r7, #1
   12d0c:	ldr	r0, [r4]
   12d10:	movw	r1, #19748	; 0x4d24
   12d14:	moveq	r2, r6
   12d18:	movne	r2, r5
   12d1c:	movt	r1, #1
   12d20:	bl	120d4 <close@plt+0xf88>
   12d24:	tst	r7, #2
   12d28:	ldr	r0, [r4]
   12d2c:	movw	r1, #19796	; 0x4d54
   12d30:	moveq	r2, r6
   12d34:	movne	r2, r5
   12d38:	movt	r1, #1
   12d3c:	bl	120d4 <close@plt+0xf88>
   12d40:	tst	r7, #8
   12d44:	ldr	r0, [r4]
   12d48:	movw	r1, #19844	; 0x4d84
   12d4c:	moveq	r2, r6
   12d50:	movne	r2, r5
   12d54:	movt	r1, #1
   12d58:	bl	120d4 <close@plt+0xf88>
   12d5c:	tst	r7, #16
   12d60:	ldr	r0, [r4]
   12d64:	movw	r1, #19892	; 0x4db4
   12d68:	moveq	r2, r6
   12d6c:	movne	r2, r5
   12d70:	movt	r1, #1
   12d74:	bl	120d4 <close@plt+0xf88>
   12d78:	tst	r7, #256	; 0x100
   12d7c:	movw	r1, #19940	; 0x4de4
   12d80:	ldr	r0, [r4]
   12d84:	moveq	r2, r6
   12d88:	movne	r2, r5
   12d8c:	movt	r1, #1
   12d90:	bl	120d4 <close@plt+0xf88>
   12d94:	cmp	r8, #262144	; 0x40000
   12d98:	beq	12ecc <close@plt+0x1d80>
   12d9c:	ldr	r0, [r4]
   12da0:	movw	r1, #19988	; 0x4e14
   12da4:	movt	r1, #1
   12da8:	movw	r5, #18808	; 0x4978
   12dac:	bl	120d4 <close@plt+0xf88>
   12db0:	movt	r5, #1
   12db4:	tst	r8, #2
   12db8:	movw	r6, #18804	; 0x4974
   12dbc:	movt	r6, #1
   12dc0:	ldr	r0, [r4]
   12dc4:	movw	r1, #20004	; 0x4e24
   12dc8:	movt	r1, #1
   12dcc:	moveq	r2, r5
   12dd0:	movne	r2, r6
   12dd4:	bl	120d4 <close@plt+0xf88>
   12dd8:	tst	r8, #4
   12ddc:	ldr	r0, [r4]
   12de0:	movw	r1, #20052	; 0x4e54
   12de4:	moveq	r2, r5
   12de8:	movne	r2, r6
   12dec:	movt	r1, #1
   12df0:	bl	120d4 <close@plt+0xf88>
   12df4:	tst	r8, #16
   12df8:	ldr	r0, [r4]
   12dfc:	movw	r1, #20100	; 0x4e84
   12e00:	moveq	r2, r5
   12e04:	movne	r2, r6
   12e08:	movt	r1, #1
   12e0c:	bl	120d4 <close@plt+0xf88>
   12e10:	tst	r8, #32
   12e14:	ldr	r0, [r4]
   12e18:	movw	r1, #20148	; 0x4eb4
   12e1c:	moveq	r2, r5
   12e20:	movne	r2, r6
   12e24:	movt	r1, #1
   12e28:	bl	120d4 <close@plt+0xf88>
   12e2c:	tst	r8, #64	; 0x40
   12e30:	ldr	r0, [r4]
   12e34:	movw	r1, #20196	; 0x4ee4
   12e38:	moveq	r2, r5
   12e3c:	movne	r2, r6
   12e40:	movt	r1, #1
   12e44:	pop	{r3, r4, r5, r6, r7, r8, r9, lr}
   12e48:	b	120d4 <close@plt+0xf88>
   12e4c:	movw	r4, #24864	; 0x6120
   12e50:	movt	r4, #2
   12e54:	movw	r1, #18812	; 0x497c
   12e58:	movt	r1, #1
   12e5c:	ldr	r0, [r4]
   12e60:	bl	120d4 <close@plt+0xf88>
   12e64:	b	12c38 <close@plt+0x1aec>
   12e68:	movw	r4, #24864	; 0x6120
   12e6c:	movt	r4, #2
   12e70:	movw	r1, #18856	; 0x49a8
   12e74:	movt	r1, #1
   12e78:	ldr	r0, [r4]
   12e7c:	bl	120d4 <close@plt+0xf88>
   12e80:	cmp	r7, #262144	; 0x40000
   12e84:	beq	12eb4 <close@plt+0x1d68>
   12e88:	movw	r1, #19372	; 0x4bac
   12e8c:	ldr	r0, [r4]
   12e90:	movt	r1, #1
   12e94:	bl	120d4 <close@plt+0xf88>
   12e98:	cmp	r8, #262144	; 0x40000
   12e9c:	beq	12ecc <close@plt+0x1d80>
   12ea0:	ldr	r0, [r4]
   12ea4:	movw	r1, #19408	; 0x4bd0
   12ea8:	pop	{r3, r4, r5, r6, r7, r8, r9, lr}
   12eac:	movt	r1, #1
   12eb0:	b	120d4 <close@plt+0xf88>
   12eb4:	movw	r1, #19284	; 0x4b54
   12eb8:	ldr	r0, [r4]
   12ebc:	movt	r1, #1
   12ec0:	bl	120d4 <close@plt+0xf88>
   12ec4:	cmp	r8, #262144	; 0x40000
   12ec8:	bne	12ea0 <close@plt+0x1d54>
   12ecc:	ldr	r0, [r4]
   12ed0:	movw	r1, #19328	; 0x4b80
   12ed4:	pop	{r3, r4, r5, r6, r7, r8, r9, lr}
   12ed8:	movt	r1, #1
   12edc:	b	120d4 <close@plt+0xf88>
   12ee0:	movw	r1, #19284	; 0x4b54
   12ee4:	ldr	r0, [r4]
   12ee8:	movt	r1, #1
   12eec:	bl	120d4 <close@plt+0xf88>
   12ef0:	cmp	r8, #262144	; 0x40000
   12ef4:	beq	12ecc <close@plt+0x1d80>
   12ef8:	cmp	r5, #524288	; 0x80000
   12efc:	bne	12d9c <close@plt+0x1c50>
   12f00:	b	12ea0 <close@plt+0x1d54>
   12f04:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12f08:	movw	r6, #24792	; 0x60d8
   12f0c:	movt	r6, #2
   12f10:	mov	r4, r0
   12f14:	ldr	r0, [r0]
   12f18:	sub	sp, sp, #116	; 0x74
   12f1c:	ldr	ip, [r6]
   12f20:	movw	r5, #24864	; 0x6120
   12f24:	cmp	r0, #1
   12f28:	mov	r8, r1
   12f2c:	movt	r5, #2
   12f30:	mov	r9, r3
   12f34:	ldr	r7, [sp, #152]	; 0x98
   12f38:	str	ip, [sp, #108]	; 0x6c
   12f3c:	beq	13084 <close@plt+0x1f38>
   12f40:	cmp	r2, #0
   12f44:	bne	130ec <close@plt+0x1fa0>
   12f48:	ldr	r2, [r4, #248]	; 0xf8
   12f4c:	movw	r1, #20344	; 0x4f78
   12f50:	ldr	ip, [r4, #224]	; 0xe0
   12f54:	movt	r1, #1
   12f58:	cmp	r2, #2
   12f5c:	ldr	r3, [r4, #220]	; 0xdc
   12f60:	ldr	r0, [r5]
   12f64:	str	ip, [sp]
   12f68:	movne	r2, #45	; 0x2d
   12f6c:	moveq	r2, #100	; 0x64
   12f70:	bl	120d4 <close@plt+0xf88>
   12f74:	ldr	r2, [r4]
   12f78:	cmp	r2, #1
   12f7c:	beq	12fd8 <close@plt+0x1e8c>
   12f80:	add	r3, r4, #176	; 0xb0
   12f84:	mov	r1, #30
   12f88:	movw	r2, #20276	; 0x4f34
   12f8c:	add	r0, sp, #76	; 0x4c
   12f90:	movt	r2, #1
   12f94:	bl	10fe4 <strftime@plt>
   12f98:	movw	r1, #20364	; 0x4f8c
   12f9c:	add	r2, sp, #76	; 0x4c
   12fa0:	mov	r3, r7
   12fa4:	ldr	r0, [r5]
   12fa8:	movt	r1, #1
   12fac:	bl	120d4 <close@plt+0xf88>
   12fb0:	ldr	r0, [r5]
   12fb4:	movw	r1, #18740	; 0x4934
   12fb8:	movt	r1, #1
   12fbc:	bl	120d4 <close@plt+0xf88>
   12fc0:	ldr	r2, [sp, #108]	; 0x6c
   12fc4:	ldr	r3, [r6]
   12fc8:	cmp	r2, r3
   12fcc:	bne	131b8 <close@plt+0x206c>
   12fd0:	add	sp, sp, #116	; 0x74
   12fd4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12fd8:	cmp	r8, #0
   12fdc:	beq	12f80 <close@plt+0x1e34>
   12fe0:	add	r3, r4, #176	; 0xb0
   12fe4:	movw	r2, #20276	; 0x4f34
   12fe8:	mov	r1, #30
   12fec:	movt	r2, #1
   12ff0:	add	r0, sp, #76	; 0x4c
   12ff4:	bl	10fe4 <strftime@plt>
   12ff8:	ldrb	r3, [r4, #55]	; 0x37
   12ffc:	cmp	r3, #0
   13000:	beq	1303c <close@plt+0x1ef0>
   13004:	ldrb	r3, [r4, #56]	; 0x38
   13008:	add	r7, sp, #32
   1300c:	add	r0, r4, #57	; 0x39
   13010:	cmp	r3, #0
   13014:	bne	13184 <close@plt+0x2038>
   13018:	mov	r1, #1
   1301c:	mov	r2, r7
   13020:	bl	11044 <iso9660_get_dtime@plt>
   13024:	movw	r2, #20276	; 0x4f34
   13028:	mov	r3, r7
   1302c:	add	r0, sp, #76	; 0x4c
   13030:	movt	r2, #1
   13034:	mov	r1, #30
   13038:	bl	10fe4 <strftime@plt>
   1303c:	mov	r3, r9
   13040:	add	r2, sp, #76	; 0x4c
   13044:	movw	r1, #20364	; 0x4f8c
   13048:	ldr	r0, [r5]
   1304c:	movt	r1, #1
   13050:	movw	r7, #24864	; 0x6120
   13054:	bl	120d4 <close@plt+0xf88>
   13058:	ldr	r3, [r4, #4]
   1305c:	movt	r7, #2
   13060:	and	r3, r3, #61440	; 0xf000
   13064:	cmp	r3, #40960	; 0xa000
   13068:	bne	12fb0 <close@plt+0x1e64>
   1306c:	ldr	r0, [r7]
   13070:	movw	r1, #20372	; 0x4f94
   13074:	ldr	r2, [r4, #32]
   13078:	movt	r1, #1
   1307c:	bl	120d4 <close@plt+0xf88>
   13080:	b	12fb0 <close@plt+0x1e64>
   13084:	cmp	r1, #0
   13088:	beq	12f40 <close@plt+0x1df4>
   1308c:	ldr	r0, [r4, #4]
   13090:	ldr	r8, [r5]
   13094:	bl	11104 <iso9660_get_rock_attr_str@plt>
   13098:	ldmib	r4, {r3, sl}
   1309c:	ldr	ip, [r4, #12]
   130a0:	and	r3, r3, #61440	; 0xf000
   130a4:	ldr	fp, [r4, #220]	; 0xdc
   130a8:	cmp	r3, #40960	; 0xa000
   130ac:	ldr	r3, [r4, #16]
   130b0:	ldrne	r1, [r4, #224]	; 0xe0
   130b4:	mov	r2, r0
   130b8:	beq	13190 <close@plt+0x2044>
   130bc:	stmib	sp, {r3, fp}
   130c0:	mov	r0, r8
   130c4:	mov	r3, sl
   130c8:	str	r1, [sp, #12]
   130cc:	str	ip, [sp]
   130d0:	movw	r1, #20244	; 0x4f14
   130d4:	movt	r1, #1
   130d8:	bl	120d4 <close@plt+0xf88>
   130dc:	ldr	r3, [r4]
   130e0:	cmp	r3, #1
   130e4:	bne	12f80 <close@plt+0x1e34>
   130e8:	b	12fe0 <close@plt+0x1e94>
   130ec:	ldrh	r0, [r4, #236]	; 0xec
   130f0:	ldr	sl, [r5]
   130f4:	bl	10f24 <iso9660_get_xa_attr_str@plt>
   130f8:	ldrh	ip, [r4, #232]	; 0xe8
   130fc:	movw	r1, #20296	; 0x4f48
   13100:	ldrh	r3, [r4, #234]	; 0xea
   13104:	movt	r1, #1
   13108:	rev16	ip, ip
   1310c:	rev16	r3, r3
   13110:	uxth	ip, ip
   13114:	str	ip, [sp]
   13118:	ldrb	ip, [r4, #240]	; 0xf0
   1311c:	uxth	r3, r3
   13120:	str	ip, [sp, #4]
   13124:	ldr	ip, [r4, #220]	; 0xdc
   13128:	str	ip, [sp, #8]
   1312c:	mov	r2, r0
   13130:	mov	r0, sl
   13134:	bl	120d4 <close@plt+0xf88>
   13138:	ldrh	r3, [r4, #236]	; 0xec
   1313c:	rev16	r3, r3
   13140:	tst	r3, #4096	; 0x1000
   13144:	beq	1316c <close@plt+0x2020>
   13148:	ldr	r2, [r4, #228]	; 0xe4
   1314c:	movw	ip, #2324	; 0x914
   13150:	movw	r1, #20332	; 0x4f6c
   13154:	ldr	r0, [r5]
   13158:	movt	r1, #1
   1315c:	ldr	r3, [r4, #224]	; 0xe0
   13160:	mul	r2, ip, r2
   13164:	bl	120d4 <close@plt+0xf88>
   13168:	b	12f74 <close@plt+0x1e28>
   1316c:	movw	r1, #20360	; 0x4f88
   13170:	ldr	r0, [r5]
   13174:	movt	r1, #1
   13178:	ldr	r2, [r4, #224]	; 0xe0
   1317c:	bl	120d4 <close@plt+0xf88>
   13180:	b	12f74 <close@plt+0x1e28>
   13184:	mov	r1, r7
   13188:	bl	1111c <iso9660_get_ltime@plt>
   1318c:	b	13024 <close@plt+0x1ed8>
   13190:	ldr	r0, [r4, #32]
   13194:	str	r2, [sp, #28]
   13198:	str	r3, [sp, #20]
   1319c:	str	ip, [sp, #24]
   131a0:	bl	11050 <strlen@plt>
   131a4:	ldr	r2, [sp, #28]
   131a8:	ldr	r3, [sp, #20]
   131ac:	ldr	ip, [sp, #24]
   131b0:	mov	r1, r0
   131b4:	b	130bc <close@plt+0x1f70>
   131b8:	bl	10f78 <__stack_chk_fail@plt>
   131bc:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   131c0:	mov	r7, r0
   131c4:	ldr	r6, [pc, #76]	; 13218 <close@plt+0x20cc>
   131c8:	mov	r8, r1
   131cc:	ldr	r5, [pc, #72]	; 1321c <close@plt+0x20d0>
   131d0:	mov	r9, r2
   131d4:	add	r6, pc, r6
   131d8:	bl	10eec <_init@@Base>
   131dc:	add	r5, pc, r5
   131e0:	rsb	r6, r5, r6
   131e4:	asrs	r6, r6, #2
   131e8:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   131ec:	sub	r5, r5, #4
   131f0:	mov	r4, #0
   131f4:	add	r4, r4, #1
   131f8:	ldr	r3, [r5, #4]!
   131fc:	mov	r0, r7
   13200:	mov	r1, r8
   13204:	mov	r2, r9
   13208:	blx	r3
   1320c:	cmp	r4, r6
   13210:	bne	131f4 <close@plt+0x20a8>
   13214:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   13218:	andeq	r2, r1, ip, lsl #26
   1321c:	andeq	r2, r1, r0, lsl #26
   13220:	bx	lr

Disassembly of section .fini:

00013224 <_fini@@Base>:
   13224:	push	{r3, lr}
   13228:	pop	{r3, pc}
