Analysis & Elaboration report for DE1_SoC
Fri Dec 02 14:30:54 2022
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Failed - Fri Dec 02 14:30:54 2022           ;
; Quartus Prime Version         ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                 ; DE1_SoC                                     ;
; Top-level Entity Name         ; pipelined_cpu                               ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; pipelined_cpu      ; DE1_SoC            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Fri Dec 02 14:30:31 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC --analysis_and_elaboration
Info (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 2 entities, in source file mux64_4x1.sv
    Info (12023): Found entity 1: mux64_4x1 File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/mux64_4x1.sv Line: 14
    Info (12023): Found entity 2: mux64_4x1_testbench File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/mux64_4x1.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file reg_mem_wb.sv
    Info (12023): Found entity 1: reg_mem_wb File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/reg_mem_wb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg_if_id.sv
    Info (12023): Found entity 1: reg_if_id File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/reg_if_id.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg_id_ex.sv
    Info (12023): Found entity 1: reg_id_ex File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/reg_id_ex.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg_ex_mem.sv
    Info (12023): Found entity 1: reg_ex_mem File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/reg_ex_mem.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file pipelined_cpu.sv
    Info (12023): Found entity 1: pipelined_cpu File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/pipelined_cpu.sv Line: 15
    Info (12023): Found entity 2: pipelined_cpu_testbench File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/pipelined_cpu.sv Line: 234
Info (12021): Found 1 design units, including 1 entities, in source file nn_dff.sv
    Info (12023): Found entity 1: nn_dff File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/nn_dff.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file n_dff.sv
    Info (12023): Found entity 1: n_dff File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/n_dff.sv Line: 17
Info (12021): Found 2 design units, including 2 entities, in source file forwarding_unit.sv
    Info (12023): Found entity 1: forwarding_unit File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/forwarding_unit.sv Line: 2
    Info (12023): Found entity 2: forwarding_unit_testbench File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/forwarding_unit.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file d_ff_neg.sv
    Info (12023): Found entity 1: d_ff_neg File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/d_ff_neg.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_signals.sv
    Info (12023): Found entity 1: alu_signals File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/alu_signals.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file alu_flags.sv
    Info (12023): Found entity 1: alu_flags File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/alu_flags.sv Line: 19
Warning (12019): Can't analyze file -- file single_cycle_cpu.sv is missing
Info (12021): Found 2 design units, including 2 entities, in source file sign_extender.sv
    Info (12023): Found entity 1: sign_extender File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/sign_extender.sv Line: 18
    Info (12023): Found entity 2: sign_extender_testbench File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/sign_extender.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file register.sv
    Info (12023): Found entity 1: register File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/register.sv Line: 17
Info (12021): Found 2 design units, including 2 entities, in source file regfile.sv
    Info (12023): Found entity 1: regfile File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/regfile.sv Line: 2
    Info (12023): Found entity 2: regstim File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/regfile.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file program_counter.sv
    Info (12023): Found entity 1: program_counter File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/program_counter.sv Line: 16
    Info (12023): Found entity 2: program_counter_testbench File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/program_counter.sv Line: 30
Info (12021): Found 2 design units, including 2 entities, in source file mux64_2x1.sv
    Info (12023): Found entity 1: mux64_2x1 File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/mux64_2x1.sv Line: 14
    Info (12023): Found entity 2: mux64_2x1_testbench File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/mux64_2x1.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file mux5_2x1.sv
    Info (12023): Found entity 1: mux5_2x1 File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/mux5_2x1.sv Line: 14
Info (12021): Found 2 design units, including 2 entities, in source file mux_32x1.sv
    Info (12023): Found entity 1: mux_32x1 File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/mux_32x1.sv Line: 1
    Info (12023): Found entity 2: mux_32x1_testbench File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/mux_32x1.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file mux_16x1.sv
    Info (12023): Found entity 1: mux_16x1 File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/mux_16x1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_8x1.sv
    Info (12023): Found entity 1: mux_8x1 File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/mux_8x1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_4x1.sv
    Info (12023): Found entity 1: mux_4x1 File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/mux_4x1.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file mux_2x1.sv
    Info (12023): Found entity 1: mux_2x1 File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/mux_2x1.sv Line: 2
    Info (12023): Found entity 2: mux_2x1_testbench File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/mux_2x1.sv Line: 17
Info (12021): Found 2 design units, including 2 entities, in source file multiplexor.sv
    Info (12023): Found entity 1: multiplexor File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/multiplexor.sv Line: 1
    Info (12023): Found entity 2: multiplexor_testbench File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/multiplexor.sv Line: 32
Info (12021): Found 4 design units, including 4 entities, in source file math.sv
    Info (12023): Found entity 1: mult File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/math.sv Line: 6
    Info (12023): Found entity 2: shifter File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/math.sv Line: 36
    Info (12023): Found entity 3: shifter_testbench File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/math.sv Line: 51
    Info (12023): Found entity 4: mult_testbench File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/math.sv Line: 71
Info (12021): Found 2 design units, including 2 entities, in source file instructmem.sv
    Info (12023): Found entity 1: instructmem File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/instructmem.sv Line: 20
    Info (12023): Found entity 2: instructmem_testbench File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/instructmem.sv Line: 60
Info (12021): Found 2 design units, including 2 entities, in source file instruction_decoder.sv
    Info (12023): Found entity 1: instruction_decoder File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/instruction_decoder.sv Line: 36
    Info (12023): Found entity 2: instruction_decoder_testbench File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/instruction_decoder.sv Line: 340
Info (12021): Found 2 design units, including 2 entities, in source file enabled_decoder_5x32.sv
    Info (12023): Found entity 1: enabled_decoder_5x32 File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/enabled_decoder_5x32.sv Line: 2
    Info (12023): Found entity 2: enabled_decoder_5x32_testbench File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/enabled_decoder_5x32.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file decoder_3x8.sv
    Info (12023): Found entity 1: decoder_3x8 File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/decoder_3x8.sv Line: 2
    Info (12023): Found entity 2: decoder_3x8_testbench File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/decoder_3x8.sv Line: 25
Info (12021): Found 2 design units, including 2 entities, in source file datamem.sv
    Info (12023): Found entity 1: datamem File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/datamem.sv Line: 12
    Info (12023): Found entity 2: datamem_testbench File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/datamem.sv Line: 70
Info (12021): Found 1 design units, including 1 entities, in source file data_wb.sv
    Info (12023): Found entity 1: data_wb File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/data_wb.sv Line: 18
Info (12021): Found 2 design units, including 2 entities, in source file data_mem.sv
    Info (12023): Found entity 1: data_mem File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/data_mem.sv Line: 29
    Info (12023): Found entity 2: data_mem_testbench File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/data_mem.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file data_if.sv
    Info (12023): Found entity 1: data_if File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/data_if.sv Line: 43
    Info (12023): Found entity 2: data_if_testbench File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/data_if.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file data_id.sv
    Info (12023): Found entity 1: data_id File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/data_id.sv Line: 45
    Info (12023): Found entity 2: data_id_testbench File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/data_id.sv Line: 102
Info (12021): Found 2 design units, including 2 entities, in source file data_ex.sv
    Info (12023): Found entity 1: data_ex File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/data_ex.sv Line: 28
    Info (12023): Found entity 2: data_ex_testbench File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/data_ex.sv Line: 80
Info (12021): Found 2 design units, including 2 entities, in source file d_ff_en.sv
    Info (12023): Found entity 1: d_ff_en File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/d_ff_en.sv Line: 16
    Info (12023): Found entity 2: d_ff_en_testbench File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/d_ff_en.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file d_ff.sv
    Info (12023): Found entity 1: d_ff File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/d_ff.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file b_cond_decode.sv
    Info (12023): Found entity 1: B_cond_decode File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/B_cond_decode.sv Line: 18
    Info (12023): Found entity 2: B_cond_decode_testbench File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/B_cond_decode.sv Line: 68
Info (12021): Found 2 design units, including 2 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/alu.sv Line: 20
    Info (12023): Found entity 2: alu_testbench File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/alu.sv Line: 70
Info (12021): Found 2 design units, including 2 entities, in source file adder64.sv
    Info (12023): Found entity 1: adder64 File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/adder64.sv Line: 15
    Info (12023): Found entity 2: adder64_testbench File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/adder64.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file adder_more.sv
    Info (12023): Found entity 1: adder_more File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/adder_more.sv Line: 17
Info (12021): Found 2 design units, including 2 entities, in source file adder.sv
    Info (12023): Found entity 1: adder File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/adder.sv Line: 18
    Info (12023): Found entity 2: adder_testbench File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/adder.sv Line: 37
Warning (10236): Verilog HDL Implicit Net warning at data_id.sv(71): created implicit net for "Bcond_branch" File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/data_id.sv Line: 71
Info (12127): Elaborating entity "pipelined_cpu" for the top level hierarchy
Warning (10030): Net "BR_to_shift_id" at pipelined_cpu.sv(74) has no driver or initial value, using a default initial value '0' File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/pipelined_cpu.sv Line: 74
Warning (10030): Net "BRsignal_id" at pipelined_cpu.sv(65) has no driver or initial value, using a default initial value '0' File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/pipelined_cpu.sv Line: 65
Info (12128): Elaborating entity "reg_if_id" for hierarchy "reg_if_id:reg0" File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/pipelined_cpu.sv Line: 145
Info (12128): Elaborating entity "nn_dff" for hierarchy "reg_if_id:reg0|nn_dff:dff0" File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/reg_if_id.sv Line: 29
Info (12128): Elaborating entity "d_ff_neg" for hierarchy "reg_if_id:reg0|nn_dff:dff0|d_ff_neg:dff[0].dff_neg" File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/nn_dff.sv Line: 26
Info (12128): Elaborating entity "nn_dff" for hierarchy "reg_if_id:reg0|nn_dff:dff2" File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/reg_if_id.sv Line: 31
Info (12128): Elaborating entity "nn_dff" for hierarchy "reg_if_id:reg0|nn_dff:dff3" File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/reg_if_id.sv Line: 32
Info (12128): Elaborating entity "nn_dff" for hierarchy "reg_if_id:reg0|nn_dff:dff4" File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/reg_if_id.sv Line: 33
Info (12128): Elaborating entity "nn_dff" for hierarchy "reg_if_id:reg0|nn_dff:dff16" File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/reg_if_id.sv Line: 45
Info (12128): Elaborating entity "nn_dff" for hierarchy "reg_if_id:reg0|nn_dff:dff17" File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/reg_if_id.sv Line: 46
Info (12128): Elaborating entity "nn_dff" for hierarchy "reg_if_id:reg0|nn_dff:dff18" File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/reg_if_id.sv Line: 47
Info (12128): Elaborating entity "nn_dff" for hierarchy "reg_if_id:reg0|nn_dff:dff21" File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/reg_if_id.sv Line: 50
Info (12128): Elaborating entity "nn_dff" for hierarchy "reg_if_id:reg0|nn_dff:dff22" File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/reg_if_id.sv Line: 51
Info (12128): Elaborating entity "nn_dff" for hierarchy "reg_if_id:reg0|nn_dff:dff23" File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/reg_if_id.sv Line: 52
Info (12128): Elaborating entity "reg_id_ex" for hierarchy "reg_id_ex:reg1" File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/pipelined_cpu.sv Line: 146
Info (12128): Elaborating entity "reg_ex_mem" for hierarchy "reg_ex_mem:reg2" File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/pipelined_cpu.sv Line: 147
Info (12128): Elaborating entity "reg_mem_wb" for hierarchy "reg_mem_wb:reg3" File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/pipelined_cpu.sv Line: 148
Info (12128): Elaborating entity "n_dff" for hierarchy "reg_mem_wb:reg3|n_dff:dff1" File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/reg_mem_wb.sv Line: 14
Info (12128): Elaborating entity "d_ff" for hierarchy "reg_mem_wb:reg3|n_dff:dff1|d_ff:dff[0].dff" File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/n_dff.sv Line: 26
Info (12128): Elaborating entity "n_dff" for hierarchy "reg_mem_wb:reg3|n_dff:dff3" File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/reg_mem_wb.sv Line: 16
Info (12128): Elaborating entity "n_dff" for hierarchy "reg_mem_wb:reg3|n_dff:dff5" File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/reg_mem_wb.sv Line: 18
Info (12128): Elaborating entity "forwarding_unit" for hierarchy "forwarding_unit:forward" File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/pipelined_cpu.sv Line: 155
Info (12128): Elaborating entity "data_if" for hierarchy "data_if:if_module" File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/pipelined_cpu.sv Line: 174
Info (12128): Elaborating entity "program_counter" for hierarchy "data_if:if_module|program_counter:pc_module" File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/data_if.sv Line: 66
Info (12128): Elaborating entity "mux64_2x1" for hierarchy "data_if:if_module|mux64_2x1:mux64_1" File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/data_if.sv Line: 69
Info (12128): Elaborating entity "mux_2x1" for hierarchy "data_if:if_module|mux64_2x1:mux64_1|mux_2x1:mux64[0].mux" File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/mux64_2x1.sv Line: 22
Info (12128): Elaborating entity "adder64" for hierarchy "data_if:if_module|adder64:adder64_1" File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/data_if.sv Line: 73
Info (12128): Elaborating entity "adder" for hierarchy "data_if:if_module|adder64:adder64_1|adder:add0" File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/adder64.sv Line: 22
Info (12128): Elaborating entity "instructmem" for hierarchy "data_if:if_module|instructmem:im_module" File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/data_if.sv Line: 76
Warning (10175): Verilog HDL warning at instructmem.sv(27): ignoring unsupported system task File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/instructmem.sv Line: 27
Error (10170): Verilog HDL syntax error at test05_Blt.arm(50) near text: _. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/School/EE469/fpga-arm-processor/benchmarks/test05_Blt.arm Line: 50
Info (10648): Verilog HDL Display System Task info at instructmem.sv(46): Running benchmark:  File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/instructmem.sv Line: 46
Error (12152): Can't elaborate user hierarchy "data_if:if_module|instructmem:im_module" File: C:/School/EE469/fpga-arm-processor/pipelined_cpu/data_if.sv Line: 76
Error: Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 6 warnings
    Error: Peak virtual memory: 4778 megabytes
    Error: Processing ended: Fri Dec 02 14:30:54 2022
    Error: Elapsed time: 00:00:23
    Error: Total CPU time (on all processors): 00:00:52


