INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/IP/IP_FIFO/SCFIFO/SCFIFO.srcs/sources_1/ip/scfifo_256x8/sim/scfifo_256x8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scfifo_256x8
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/IP/IP_FIFO/SCFIFO/SCFIFO.srcs/sources_1/new/scfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/IP/IP_FIFO/SCFIFO/SCFIFO.srcs/sim_1/new/tb_scfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_scfifo
