strict digraph "" {
	node [label="\N"];
	"1414:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fb43032a2d0>",
		fillcolor=turquoise,
		label="1414:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1415:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fb430335fd0>",
		fillcolor=springgreen,
		label="1415:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1414:BL" -> "1415:IF"	 [cond="[]",
		lineno=None];
	"1421:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fb430335050>",
		fillcolor=turquoise,
		label="1421:BL
RxValid_d <= GenerateRxValid;
RxValid <= RxValid_d;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb43032c350>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7fb430335350>]",
		style=filled,
		typ=Block];
	"Leaf_1413:AL"	 [def_var="['RxValid', 'RxValid_d']",
		label="Leaf_1413:AL"];
	"1421:BL" -> "Leaf_1413:AL"	 [cond="[]",
		lineno=None];
	"1415:IF" -> "1421:BL"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=1415];
	"1416:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fb430335f90>",
		fillcolor=turquoise,
		label="1416:BL
RxValid_d <= 1'b0;
RxValid <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb430335f10>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7fb43032a150>]",
		style=filled,
		typ=Block];
	"1415:IF" -> "1416:BL"	 [cond="['Reset']",
		label=Reset,
		lineno=1415];
	"1416:BL" -> "Leaf_1413:AL"	 [cond="[]",
		lineno=None];
	"1413:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fb43032a350>",
		clk_sens=True,
		fillcolor=gold,
		label="1413:AL",
		sens="['MRxClk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'RxValid_d', 'GenerateRxValid']"];
	"1413:AL" -> "1414:BL"	 [cond="[]",
		lineno=None];
}
