Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.46 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.48 secs
 
--> Reading design: fifo123.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "fifo123.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "fifo123"
Output Format                      : NGC
Target Device                      : xc3s250e-5-pq208

---- Source Options
Top Module Name                    : fifo123
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "G:/SUBJECTS/Course_Taught/VLSI_2019 Course/VHDL_codes_2024/FIFO/fifo123.vhd" in Library work.
Architecture behavioral of Entity fifo123 is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <fifo123> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <fifo123> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "G:/SUBJECTS/Course_Taught/VLSI_2019 Course/VHDL_codes_2024/FIFO/fifo123.vhd" line 69: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <memory> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "G:/SUBJECTS/Course_Taught/VLSI_2019 Course/VHDL_codes_2024/FIFO/fifo123.vhd" line 77: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <memory> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:819 - "G:/SUBJECTS/Course_Taught/VLSI_2019 Course/VHDL_codes_2024/FIFO/fifo123.vhd" line 63: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <readptr>, <writeptr>
Entity <fifo123> analyzed. Unit <fifo123> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <fifo123>.
    Related source file is "G:/SUBJECTS/Course_Taught/VLSI_2019 Course/VHDL_codes_2024/FIFO/fifo123.vhd".
    Found 8x4-bit dual-port RAM <Mram_memory> for signal <memory>.
    Found 4-bit register for signal <dataout>.
    Found 1-bit register for signal <clk>.
    Found 21-bit up counter for signal <cnt>.
    Found 4-bit up counter for signal <readptr>.
    Found 4-bit up counter for signal <writeptr>.
    Summary:
	inferred   1 RAM(s).
	inferred   3 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <fifo123> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x4-bit dual-port RAM                                 : 1
# Counters                                             : 3
 21-bit up counter                                     : 1
 4-bit up counter                                      : 2
# Registers                                            : 2
 1-bit register                                        : 1
 4-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <fifo123>.
INFO:Xst:3231 - The small RAM <Mram_memory> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 4-bit                      |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <enw>           | high     |
    |     addrA          | connected to signal <writeptr>      |          |
    |     diA            | connected to signal <datain>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 4-bit                      |          |
    |     addrB          | connected to signal <readptr>       |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <fifo123> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x4-bit dual-port distributed RAM                     : 1
# Counters                                             : 3
 21-bit up counter                                     : 1
 4-bit up counter                                      : 2
# Registers                                            : 5
 Flip-Flops                                            : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <fifo123> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fifo123, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 34
 Flip-Flops                                            : 34

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : fifo123.ngr
Top Level Output File Name         : fifo123
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 14

Cell Usage :
# BELS                             : 108
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 20
#      LUT2                        : 23
#      LUT3                        : 2
#      LUT4                        : 9
#      MUXCY                       : 26
#      VCC                         : 1
#      XORCY                       : 21
# FlipFlops/Latches                : 34
#      FDC                         : 21
#      FDCE                        : 8
#      FDE                         : 5
# RAMS                             : 4
#      RAM16X1D                    : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 7
#      OBUF                        : 6
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250epq208-5 

 Number of Slices:                       36  out of   2448     1%  
 Number of Slice Flip Flops:             34  out of   4896     0%  
 Number of 4 input LUTs:                 67  out of   4896     1%  
    Number used as logic:                59
    Number used as RAMs:                  8
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    158     8%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
mclk                               | BUFGP                  | 22    |
clk                                | NONE(dataout_0)        | 16    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 21    |
empty_OBUF(readptr_cmp_eq00001:O)  | NONE(readptr_0)        | 4     |
full_OBUF(writeptr_cmp_eq00001:O)  | NONE(writeptr_0)       | 4     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.994ns (Maximum Frequency: 200.242MHz)
   Minimum input arrival time before clock: 3.547ns
   Maximum output required time after clock: 5.864ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'mclk'
  Clock period: 4.994ns (frequency: 200.242MHz)
  Total number of paths / destination ports: 693 / 22
-------------------------------------------------------------------------
Delay:               4.994ns (Levels of Logic = 22)
  Source:            cnt_1 (FF)
  Destination:       cnt_20 (FF)
  Source Clock:      mclk rising
  Destination Clock: mclk rising

  Data Path: cnt_1 to cnt_20
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.514   0.532  cnt_1 (cnt_1)
     LUT1:I0->O            1   0.612   0.000  Mcount_cnt_cy<1>_rt (Mcount_cnt_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  Mcount_cnt_cy<1> (Mcount_cnt_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_cnt_cy<2> (Mcount_cnt_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_cnt_cy<3> (Mcount_cnt_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_cnt_cy<4> (Mcount_cnt_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_cnt_cy<5> (Mcount_cnt_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_cnt_cy<6> (Mcount_cnt_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_cnt_cy<7> (Mcount_cnt_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_cnt_cy<8> (Mcount_cnt_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_cnt_cy<9> (Mcount_cnt_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_cnt_cy<10> (Mcount_cnt_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_cnt_cy<11> (Mcount_cnt_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_cnt_cy<12> (Mcount_cnt_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_cnt_cy<13> (Mcount_cnt_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_cnt_cy<14> (Mcount_cnt_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_cnt_cy<15> (Mcount_cnt_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_cnt_cy<16> (Mcount_cnt_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_cnt_cy<17> (Mcount_cnt_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_cnt_cy<18> (Mcount_cnt_cy<18>)
     MUXCY:CI->O           0   0.052   0.000  Mcount_cnt_cy<19> (Mcount_cnt_cy<19>)
     XORCY:CI->O           1   0.699   0.426  Mcount_cnt_xor<20> (Result<20>)
     LUT2:I1->O            1   0.612   0.000  Mcount_cnt_eqn_201 (Mcount_cnt_eqn_20)
     FDC:D                     0.268          cnt_20
    ----------------------------------------
    Total                      4.994ns (4.036ns logic, 0.958ns route)
                                       (80.8% logic, 19.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.644ns (frequency: 378.165MHz)
  Total number of paths / destination ports: 60 / 36
-------------------------------------------------------------------------
Delay:               2.644ns (Levels of Logic = 1)
  Source:            writeptr_0 (FF)
  Destination:       writeptr_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: writeptr_0 to writeptr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            17   0.514   0.893  writeptr_0 (writeptr_0)
     INV:I->O              1   0.612   0.357  Mcount_writeptr_xor<0>11_INV_0 (Result<0>2)
     FDCE:D                    0.268          writeptr_0
    ----------------------------------------
    Total                      2.644ns (1.394ns logic, 1.250ns route)
                                       (52.7% logic, 47.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mclk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.547ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       clk (FF)
  Destination Clock: mclk rising

  Data Path: rst to clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.106   0.989  rst_IBUF (rst_IBUF)
     INV:I->O              1   0.612   0.357  rst_inv1_INV_0 (rst_inv)
     FDE:CE                    0.483          clk
    ----------------------------------------
    Total                      3.547ns (2.201ns logic, 1.346ns route)
                                       (62.0% logic, 38.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              2.232ns (Levels of Logic = 1)
  Source:            enr (PAD)
  Destination:       dataout_0 (FF)
  Destination Clock: clk rising

  Data Path: enr to dataout_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.106   0.643  enr_IBUF (enr_IBUF)
     FDE:CE                    0.483          dataout_0
    ----------------------------------------
    Total                      2.232ns (1.589ns logic, 0.643ns route)
                                       (71.2% logic, 28.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 12 / 6
-------------------------------------------------------------------------
Offset:              5.864ns (Levels of Logic = 2)
  Source:            writeptr_1 (FF)
  Destination:       full (PAD)
  Source Clock:      clk rising

  Data Path: writeptr_1 to full
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            16   0.514   1.031  writeptr_1 (writeptr_1)
     LUT4:I0->O            5   0.612   0.538  writeptr_cmp_eq00001 (full_OBUF)
     OBUF:I->O                 3.169          full_OBUF (full)
    ----------------------------------------
    Total                      5.864ns (4.295ns logic, 1.569ns route)
                                       (73.2% logic, 26.8% route)

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.55 secs
 
--> 

Total memory usage is 4514212 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    4 (   0 filtered)

