Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 19def2b481244d6794ac17109aec23ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot reg16_tb_behav xil_defaultlib.reg16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.reg16 [reg16_default]
Compiling architecture test of entity xil_defaultlib.reg16_tb
Built simulation snapshot reg16_tb_behav
