Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 21:46:39 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU/post_route_timing_summary.rpt
| Design       : LU
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2085 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 1025 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -57.627   -34456.605                   3343                24286        0.065        0.000                      0                24286        3.950        0.000                       0                 13294  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               -57.627   -34456.605                   3343                24286        0.065        0.000                      0                24286        3.950        0.000                       0                 13294  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :         3343  Failing Endpoints,  Worst Slack      -57.627ns,  Total Violation   -34456.607ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -57.627ns  (required time - arrival time)
  Source:                 rec/d_man_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multOperand_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        67.620ns  (logic 24.053ns (35.571%)  route 43.567ns (64.429%))
  Logic Levels:           149  (CARRY4=99 LUT2=1 LUT3=3 LUT4=4 LUT5=18 LUT6=24)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=13293, unset)        0.704     0.704    rec/clk
    SLICE_X105Y44        FDRE                                         r  rec/d_man_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y44        FDRE (Prop_fdre_C_Q)         0.341     1.045 f  rec/d_man_reg[0]_replica/Q
                         net (fo=9, routed)           0.455     1.500    rec/d_man[0]_repN
    SLICE_X103Y45        LUT2 (Prop_lut2_I1_O)        0.097     1.597 r  rec/multOperand[1]_i_124/O
                         net (fo=1, routed)           0.000     1.597    rec/multOperand[1]_i_124_n_0
    SLICE_X103Y45        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     1.992 r  rec/multOperand_reg[1]_i_47/CO[3]
                         net (fo=1, routed)           0.000     1.992    rec/multOperand_reg[1]_i_47_n_0
    SLICE_X103Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.081 r  rec/multOperand_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.081    rec/multOperand_reg[1]_i_13_n_0
    SLICE_X103Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.170 r  rec/multOperand_reg[1]_i_3/CO[3]
                         net (fo=220, routed)         1.164     3.334    rec/div_man[23]
    SLICE_X103Y48        LUT5 (Prop_lut5_I2_O)        0.097     3.431 r  rec/multOperand[1]_i_279/O
                         net (fo=1, routed)           0.000     3.431    rec/multOperand[1]_i_279_n_0
    SLICE_X103Y48        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.843 r  rec/multOperand_reg[1]_i_161/CO[3]
                         net (fo=1, routed)           0.000     3.843    rec/multOperand_reg[1]_i_161_n_0
    SLICE_X103Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.932 r  rec/multOperand_reg[1]_i_70/CO[3]
                         net (fo=1, routed)           0.001     3.933    rec/multOperand_reg[1]_i_70_n_0
    SLICE_X103Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.022 r  rec/multOperand_reg[1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.022    rec/multOperand_reg[1]_i_27_n_0
    SLICE_X103Y51        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     4.209 r  rec/multOperand_reg[1]_i_5/CO[0]
                         net (fo=165, routed)         0.751     4.959    rec/res[17]
    SLICE_X105Y44        LUT4 (Prop_lut4_I1_O)        0.279     5.238 r  rec/multOperand[22]_i_1099/O
                         net (fo=8, routed)           0.617     5.856    rec/divide/numer21[25]
    SLICE_X105Y45        LUT6 (Prop_lut6_I0_O)        0.097     5.953 r  rec/multOperand[22]_i_686/O
                         net (fo=1, routed)           0.616     6.569    rec/multOperand[22]_i_686_n_0
    SLICE_X106Y46        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     6.864 r  rec/multOperand_reg[22]_i_318/CO[3]
                         net (fo=1, routed)           0.000     6.864    rec/multOperand_reg[22]_i_318_n_0
    SLICE_X106Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.953 r  rec/multOperand_reg[22]_i_115/CO[3]
                         net (fo=1, routed)           0.000     6.953    rec/multOperand_reg[22]_i_115_n_0
    SLICE_X106Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.042 r  rec/multOperand_reg[22]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.042    rec/multOperand_reg[22]_i_28_n_0
    SLICE_X106Y49        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     7.229 r  rec/multOperand_reg[22]_i_8/CO[0]
                         net (fo=137, routed)         0.783     8.012    rec/res[16]
    SLICE_X105Y44        LUT4 (Prop_lut4_I1_O)        0.279     8.291 r  rec/multOperand[22]_i_1122/O
                         net (fo=7, routed)           0.907     9.198    rec/divide/numer20[22]
    SLICE_X108Y46        LUT6 (Prop_lut6_I4_O)        0.097     9.295 r  rec/multOperand[22]_i_724/O
                         net (fo=1, routed)           0.000     9.295    rec/multOperand[22]_i_724_n_0
    SLICE_X108Y46        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.697 r  rec/multOperand_reg[22]_i_342/CO[3]
                         net (fo=1, routed)           0.000     9.697    rec/multOperand_reg[22]_i_342_n_0
    SLICE_X108Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.789 r  rec/multOperand_reg[22]_i_125/CO[3]
                         net (fo=1, routed)           0.000     9.789    rec/multOperand_reg[22]_i_125_n_0
    SLICE_X108Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.881 r  rec/multOperand_reg[22]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.881    rec/multOperand_reg[22]_i_31_n_0
    SLICE_X108Y49        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    10.000 r  rec/multOperand_reg[22]_i_9/CO[1]
                         net (fo=181, routed)         0.806    10.806    rec/res[15]
    SLICE_X110Y45        LUT5 (Prop_lut5_I1_O)        0.251    11.057 r  rec/multOperand[22]_i_659/O
                         net (fo=8, routed)           0.614    11.672    rec/divide/numer19[31]
    SLICE_X111Y46        LUT6 (Prop_lut6_I0_O)        0.097    11.769 r  rec/multOperand[22]_i_505/O
                         net (fo=1, routed)           0.678    12.446    rec/multOperand[22]_i_505_n_0
    SLICE_X112Y47        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298    12.744 r  rec/multOperand_reg[22]_i_203/CO[3]
                         net (fo=1, routed)           0.000    12.744    rec/multOperand_reg[22]_i_203_n_0
    SLICE_X112Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.836 r  rec/multOperand_reg[22]_i_67/CO[3]
                         net (fo=1, routed)           0.000    12.836    rec/multOperand_reg[22]_i_67_n_0
    SLICE_X112Y49        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    12.955 r  rec/multOperand_reg[22]_i_15/CO[1]
                         net (fo=166, routed)         0.965    13.921    rec/res[14]
    SLICE_X113Y56        LUT5 (Prop_lut5_I1_O)        0.251    14.172 r  rec/multOperand[22]_i_657_replica/O
                         net (fo=6, routed)           0.625    14.796    rec/divide/numer18[30]_repN
    SLICE_X110Y55        LUT6 (Prop_lut6_I0_O)        0.097    14.893 r  rec/multOperand[22]_i_281/O
                         net (fo=1, routed)           0.435    15.329    rec/multOperand[22]_i_281_n_0
    SLICE_X111Y50        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    15.624 r  rec/multOperand_reg[22]_i_98/CO[3]
                         net (fo=1, routed)           0.000    15.624    rec/multOperand_reg[22]_i_98_n_0
    SLICE_X111Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.713 r  rec/multOperand_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.713    rec/multOperand_reg[22]_i_21_n_0
    SLICE_X111Y52        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    15.886 r  rec/multOperand_reg[22]_i_6/CO[2]
                         net (fo=183, routed)         0.829    16.715    rec/res[13]
    SLICE_X111Y54        LUT5 (Prop_lut5_I1_O)        0.237    16.952 r  rec/multOperand[22]_i_811/O
                         net (fo=8, routed)           0.488    17.439    rec/divide/p_1_in[14]
    SLICE_X110Y55        LUT6 (Prop_lut6_I0_O)        0.097    17.536 r  rec/multOperand[22]_i_457/O
                         net (fo=1, routed)           0.345    17.881    rec/multOperand[22]_i_457_n_0
    SLICE_X109Y53        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    18.166 r  rec/multOperand_reg[22]_i_176/CO[3]
                         net (fo=1, routed)           0.000    18.166    rec/multOperand_reg[22]_i_176_n_0
    SLICE_X109Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.255 r  rec/multOperand_reg[22]_i_51/CO[3]
                         net (fo=1, routed)           0.000    18.255    rec/multOperand_reg[22]_i_51_n_0
    SLICE_X109Y55        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    18.428 r  rec/multOperand_reg[22]_i_13/CO[2]
                         net (fo=181, routed)         0.665    19.094    rec/res[12]
    SLICE_X113Y55        LUT5 (Prop_lut5_I1_O)        0.237    19.331 r  rec/multOperand[22]_i_1182/O
                         net (fo=9, routed)           0.653    19.984    rec/divide/numer16[20]
    SLICE_X111Y56        LUT6 (Prop_lut6_I0_O)        0.097    20.081 r  rec/multOperand[22]_i_881/O
                         net (fo=1, routed)           0.517    20.598    rec/multOperand[22]_i_881_n_0
    SLICE_X105Y55        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    20.893 r  rec/multOperand_reg[22]_i_484/CO[3]
                         net (fo=1, routed)           0.000    20.893    rec/multOperand_reg[22]_i_484_n_0
    SLICE_X105Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.982 r  rec/multOperand_reg[22]_i_191/CO[3]
                         net (fo=1, routed)           0.000    20.982    rec/multOperand_reg[22]_i_191_n_0
    SLICE_X105Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.071 r  rec/multOperand_reg[22]_i_58/CO[3]
                         net (fo=1, routed)           0.000    21.071    rec/multOperand_reg[22]_i_58_n_0
    SLICE_X105Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.160 r  rec/multOperand_reg[22]_i_14/CO[3]
                         net (fo=202, routed)         1.143    22.303    rec/div_man[16]
    SLICE_X98Y52         LUT5 (Prop_lut5_I1_O)        0.097    22.400 r  rec/multOperand[22]_i_797/O
                         net (fo=11, routed)          0.633    23.033    rec/divide/numer15[27]
    SLICE_X96Y55         LUT6 (Prop_lut6_I0_O)        0.097    23.130 r  rec/multOperand[22]_i_391/O
                         net (fo=1, routed)           0.478    23.609    rec/multOperand[22]_i_391_n_0
    SLICE_X104Y53        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298    23.907 r  rec/multOperand_reg[22]_i_145/CO[3]
                         net (fo=1, routed)           0.000    23.907    rec/multOperand_reg[22]_i_145_n_0
    SLICE_X104Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.999 r  rec/multOperand_reg[22]_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.999    rec/multOperand_reg[22]_i_39_n_0
    SLICE_X104Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.091 r  rec/multOperand_reg[22]_i_11/CO[3]
                         net (fo=198, routed)         0.991    25.082    rec/div_man[15]
    SLICE_X98Y54         LUT5 (Prop_lut5_I1_O)        0.097    25.179 r  rec/multOperand[22]_i_838/O
                         net (fo=9, routed)           0.625    25.804    rec/divide/numer14[30]
    SLICE_X98Y53         LUT6 (Prop_lut6_I0_O)        0.097    25.901 r  rec/multOperand[22]_i_439/O
                         net (fo=1, routed)           0.440    26.341    rec/multOperand[22]_i_439_n_0
    SLICE_X100Y54        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    26.752 r  rec/multOperand_reg[22]_i_166/CO[3]
                         net (fo=1, routed)           0.000    26.752    rec/multOperand_reg[22]_i_166_n_0
    SLICE_X100Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    26.844 r  rec/multOperand_reg[22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    26.844    rec/multOperand_reg[22]_i_48_n_0
    SLICE_X100Y56        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    27.028 r  rec/multOperand_reg[22]_i_12/CO[0]
                         net (fo=227, routed)         1.072    28.099    rec/res[11]
    SLICE_X101Y61        LUT3 (Prop_lut3_I1_O)        0.262    28.361 r  rec/multOperand[30]_i_149/O
                         net (fo=9, routed)           0.571    28.933    rec/divide/numer13[36]
    SLICE_X99Y55         LUT3 (Prop_lut3_I0_O)        0.097    29.030 r  rec/multOperand[22]_i_752/O
                         net (fo=1, routed)           0.000    29.030    rec/multOperand[22]_i_752_n_0
    SLICE_X99Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    29.329 r  rec/multOperand_reg[22]_i_365/CO[3]
                         net (fo=1, routed)           0.000    29.329    rec/multOperand_reg[22]_i_365_n_0
    SLICE_X99Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.418 r  rec/multOperand_reg[22]_i_137/CO[3]
                         net (fo=1, routed)           0.000    29.418    rec/multOperand_reg[22]_i_137_n_0
    SLICE_X99Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187    29.605 r  rec/multOperand_reg[22]_i_36/CO[0]
                         net (fo=217, routed)         0.644    30.249    rec/res[10]
    SLICE_X99Y59         LUT5 (Prop_lut5_I1_O)        0.279    30.528 r  rec/multOperand[30]_i_244/O
                         net (fo=9, routed)           0.926    31.454    rec/divide/numer12[30]
    SLICE_X107Y58        LUT6 (Prop_lut6_I4_O)        0.097    31.551 r  rec/multOperand[22]_i_775/O
                         net (fo=1, routed)           0.000    31.551    rec/multOperand[22]_i_775_n_0
    SLICE_X107Y58        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    31.963 r  rec/multOperand_reg[22]_i_377/CO[3]
                         net (fo=1, routed)           0.000    31.963    rec/multOperand_reg[22]_i_377_n_0
    SLICE_X107Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.052 r  rec/multOperand_reg[22]_i_140/CO[3]
                         net (fo=1, routed)           0.000    32.052    rec/multOperand_reg[22]_i_140_n_0
    SLICE_X107Y60        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    32.172 r  rec/multOperand_reg[22]_i_37/CO[1]
                         net (fo=214, routed)         0.802    32.974    rec/res[9]
    SLICE_X112Y58        LUT5 (Prop_lut5_I1_O)        0.249    33.223 r  rec/multOperand[30]_i_334/O
                         net (fo=12, routed)          0.490    33.713    rec/divide/numer11[23]
    SLICE_X113Y58        LUT6 (Prop_lut6_I0_O)        0.097    33.810 r  rec/multOperand[30]_i_233/O
                         net (fo=1, routed)           0.217    34.027    rec/multOperand[30]_i_233_n_0
    SLICE_X110Y58        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    34.322 r  rec/multOperand_reg[30]_i_131/CO[3]
                         net (fo=1, routed)           0.000    34.322    rec/multOperand_reg[30]_i_131_n_0
    SLICE_X110Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.411 r  rec/multOperand_reg[30]_i_77/CO[3]
                         net (fo=1, routed)           0.000    34.411    rec/multOperand_reg[30]_i_77_n_0
    SLICE_X110Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.500 r  rec/multOperand_reg[30]_i_49/CO[3]
                         net (fo=1, routed)           0.000    34.500    rec/multOperand_reg[30]_i_49_n_0
    SLICE_X110Y61        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    34.620 r  rec/multOperand_reg[30]_i_19/CO[1]
                         net (fo=225, routed)         0.534    35.153    rec/res[8]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.249    35.402 r  rec/multOperand[30]_i_300/O
                         net (fo=9, routed)           0.558    35.960    rec/divide/numer10[22]
    SLICE_X112Y63        LUT6 (Prop_lut6_I0_O)        0.097    36.057 r  rec/multOperand[30]_i_282/O
                         net (fo=1, routed)           0.446    36.503    rec/multOperand[30]_i_282_n_0
    SLICE_X110Y63        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    36.798 r  rec/multOperand_reg[30]_i_162/CO[3]
                         net (fo=1, routed)           0.000    36.798    rec/multOperand_reg[30]_i_162_n_0
    SLICE_X110Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.887 r  rec/multOperand_reg[30]_i_92/CO[3]
                         net (fo=1, routed)           0.000    36.887    rec/multOperand_reg[30]_i_92_n_0
    SLICE_X110Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.976 r  rec/multOperand_reg[30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.976    rec/multOperand_reg[30]_i_54_n_0
    SLICE_X110Y66        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    37.149 r  rec/multOperand_reg[30]_i_20/CO[2]
                         net (fo=239, routed)         0.754    37.903    rec/res[7]
    SLICE_X113Y65        LUT5 (Prop_lut5_I1_O)        0.237    38.140 r  rec/multOperand[22]_i_1073/O
                         net (fo=9, routed)           0.736    38.876    rec/divide/numer9[27]
    SLICE_X107Y66        LUT6 (Prop_lut6_I0_O)        0.097    38.973 r  rec/multOperand[30]_i_107/O
                         net (fo=1, routed)           0.217    39.190    rec/multOperand[30]_i_107_n_0
    SLICE_X106Y65        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    39.564 r  rec/multOperand_reg[30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    39.564    rec/multOperand_reg[30]_i_62_n_0
    SLICE_X106Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.653 r  rec/multOperand_reg[30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    39.653    rec/multOperand_reg[30]_i_42_n_0
    SLICE_X106Y67        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    39.826 r  rec/multOperand_reg[30]_i_18/CO[2]
                         net (fo=222, routed)         0.911    40.737    rec/res[6]
    SLICE_X107Y66        LUT5 (Prop_lut5_I1_O)        0.237    40.974 r  rec/multOperand[22]_i_989_replica/O
                         net (fo=1, routed)           0.206    41.180    rec/divide/numer8[24]_repN
    SLICE_X108Y67        LUT6 (Prop_lut6_I0_O)        0.097    41.277 r  rec/multOperand[22]_i_622/O
                         net (fo=1, routed)           0.775    42.052    rec/multOperand[22]_i_622_n_0
    SLICE_X104Y65        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    42.463 r  rec/multOperand_reg[22]_i_265/CO[3]
                         net (fo=1, routed)           0.000    42.463    rec/multOperand_reg[22]_i_265_n_0
    SLICE_X104Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.555 r  rec/multOperand_reg[22]_i_89/CO[3]
                         net (fo=1, routed)           0.000    42.555    rec/multOperand_reg[22]_i_89_n_0
    SLICE_X104Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.647 r  rec/multOperand_reg[22]_i_20/CO[3]
                         net (fo=240, routed)         0.848    43.495    rec/div_man[8]
    SLICE_X103Y63        LUT5 (Prop_lut5_I1_O)        0.097    43.592 r  rec/multOperand[22]_i_1590/O
                         net (fo=9, routed)           0.536    44.128    rec/divide/numer7[13]
    SLICE_X103Y63        LUT6 (Prop_lut6_I0_O)        0.097    44.225 r  rec/multOperand[22]_i_1340/O
                         net (fo=1, routed)           0.340    44.565    rec/multOperand[22]_i_1340_n_0
    SLICE_X102Y62        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292    44.857 r  rec/multOperand_reg[22]_i_971/CO[3]
                         net (fo=1, routed)           0.000    44.857    rec/multOperand_reg[22]_i_971_n_0
    SLICE_X102Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    44.949 r  rec/multOperand_reg[22]_i_558/CO[3]
                         net (fo=1, routed)           0.000    44.949    rec/multOperand_reg[22]_i_558_n_0
    SLICE_X102Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    45.041 r  rec/multOperand_reg[22]_i_235/CO[3]
                         net (fo=1, routed)           0.000    45.041    rec/multOperand_reg[22]_i_235_n_0
    SLICE_X102Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    45.133 r  rec/multOperand_reg[22]_i_77/CO[3]
                         net (fo=1, routed)           0.000    45.133    rec/multOperand_reg[22]_i_77_n_0
    SLICE_X102Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    45.225 r  rec/multOperand_reg[22]_i_18/CO[3]
                         net (fo=223, routed)         1.178    46.403    rec/div_man[7]
    SLICE_X101Y62        LUT4 (Prop_lut4_I1_O)        0.097    46.500 r  rec/multOperand[22]_i_1707/O
                         net (fo=7, routed)           0.638    47.138    rec/divide/numer6[8]
    SLICE_X99Y62         LUT6 (Prop_lut6_I4_O)        0.097    47.235 r  rec/multOperand[22]_i_1617/O
                         net (fo=1, routed)           0.000    47.235    rec/multOperand[22]_i_1617_n_0
    SLICE_X99Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    47.647 r  rec/multOperand_reg[22]_i_1386/CO[3]
                         net (fo=1, routed)           0.000    47.647    rec/multOperand_reg[22]_i_1386_n_0
    SLICE_X99Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.736 r  rec/multOperand_reg[22]_i_1036/CO[3]
                         net (fo=1, routed)           0.000    47.736    rec/multOperand_reg[22]_i_1036_n_0
    SLICE_X99Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.825 r  rec/multOperand_reg[22]_i_601/CO[3]
                         net (fo=1, routed)           0.000    47.825    rec/multOperand_reg[22]_i_601_n_0
    SLICE_X99Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.914 r  rec/multOperand_reg[22]_i_255/CO[3]
                         net (fo=1, routed)           0.000    47.914    rec/multOperand_reg[22]_i_255_n_0
    SLICE_X99Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.003 r  rec/multOperand_reg[22]_i_86/CO[3]
                         net (fo=1, routed)           0.000    48.003    rec/multOperand_reg[22]_i_86_n_0
    SLICE_X99Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187    48.190 r  rec/multOperand_reg[22]_i_19/CO[0]
                         net (fo=248, routed)         0.853    49.043    rec/res[5]
    SLICE_X97Y65         LUT5 (Prop_lut5_I1_O)        0.279    49.322 r  rec/multOperand[22]_i_1566/O
                         net (fo=9, routed)           0.589    49.911    rec/divide/numer5[19]
    SLICE_X97Y64         LUT6 (Prop_lut6_I0_O)        0.097    50.008 r  rec/multOperand[22]_i_1298/O
                         net (fo=1, routed)           0.474    50.483    rec/multOperand[22]_i_1298_n_0
    SLICE_X95Y62         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    50.768 r  rec/multOperand_reg[22]_i_935/CO[3]
                         net (fo=1, routed)           0.000    50.768    rec/multOperand_reg[22]_i_935_n_0
    SLICE_X95Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    50.857 r  rec/multOperand_reg[22]_i_532/CO[3]
                         net (fo=1, routed)           0.000    50.857    rec/multOperand_reg[22]_i_532_n_0
    SLICE_X95Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    50.946 r  rec/multOperand_reg[22]_i_223/CO[3]
                         net (fo=1, routed)           0.000    50.946    rec/multOperand_reg[22]_i_223_n_0
    SLICE_X95Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.035 r  rec/multOperand_reg[22]_i_74/CO[3]
                         net (fo=1, routed)           0.000    51.035    rec/multOperand_reg[22]_i_74_n_0
    SLICE_X95Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187    51.222 r  rec/multOperand_reg[22]_i_17/CO[0]
                         net (fo=227, routed)         0.644    51.865    rec/res[4]
    SLICE_X95Y59         LUT5 (Prop_lut5_I1_O)        0.279    52.144 r  rec/multOperand[1]_i_597/O
                         net (fo=9, routed)           0.336    52.480    rec/divide/numer4[8]
    SLICE_X95Y59         LUT6 (Prop_lut6_I0_O)        0.097    52.577 r  rec/multOperand[22]_i_1693/O
                         net (fo=1, routed)           0.421    52.998    rec/multOperand[22]_i_1693_n_0
    SLICE_X94Y60         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298    53.296 r  rec/multOperand_reg[22]_i_1542/CO[3]
                         net (fo=1, routed)           0.000    53.296    rec/multOperand_reg[22]_i_1542_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    53.388 r  rec/multOperand_reg[22]_i_1277/CO[3]
                         net (fo=1, routed)           0.000    53.388    rec/multOperand_reg[22]_i_1277_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    53.480 r  rec/multOperand_reg[22]_i_923/CO[3]
                         net (fo=1, routed)           0.000    53.480    rec/multOperand_reg[22]_i_923_n_0
    SLICE_X94Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    53.572 r  rec/multOperand_reg[22]_i_522/CO[3]
                         net (fo=1, routed)           0.000    53.572    rec/multOperand_reg[22]_i_522_n_0
    SLICE_X94Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    53.664 r  rec/multOperand_reg[22]_i_218/CO[3]
                         net (fo=1, routed)           0.000    53.664    rec/multOperand_reg[22]_i_218_n_0
    SLICE_X94Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    53.783 r  rec/multOperand_reg[22]_i_73/CO[1]
                         net (fo=255, routed)         0.781    54.564    rec/res[3]
    SLICE_X94Y59         LUT5 (Prop_lut5_I1_O)        0.251    54.815 r  rec/multOperand[1]_i_551/O
                         net (fo=9, routed)           0.650    55.465    rec/divide/numer3[9]
    SLICE_X92Y59         LUT6 (Prop_lut6_I0_O)        0.097    55.562 r  rec/multOperand[22]_i_1684/O
                         net (fo=1, routed)           0.408    55.970    rec/multOperand[22]_i_1684_n_0
    SLICE_X92Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292    56.262 r  rec/multOperand_reg[22]_i_1533/CO[3]
                         net (fo=1, routed)           0.000    56.262    rec/multOperand_reg[22]_i_1533_n_0
    SLICE_X92Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    56.354 r  rec/multOperand_reg[22]_i_1267/CO[3]
                         net (fo=1, routed)           0.000    56.354    rec/multOperand_reg[22]_i_1267_n_0
    SLICE_X92Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    56.446 r  rec/multOperand_reg[22]_i_914/CO[3]
                         net (fo=1, routed)           0.000    56.446    rec/multOperand_reg[22]_i_914_n_0
    SLICE_X92Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    56.538 r  rec/multOperand_reg[22]_i_513/CO[3]
                         net (fo=1, routed)           0.000    56.538    rec/multOperand_reg[22]_i_513_n_0
    SLICE_X92Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    56.630 r  rec/multOperand_reg[22]_i_213/CO[3]
                         net (fo=1, routed)           0.000    56.630    rec/multOperand_reg[22]_i_213_n_0
    SLICE_X92Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    56.749 r  rec/multOperand_reg[22]_i_72/CO[1]
                         net (fo=223, routed)         1.023    57.772    rec/res[2]
    SLICE_X84Y60         LUT5 (Prop_lut5_I1_O)        0.251    58.023 r  rec/multOperand[1]_i_537/O
                         net (fo=7, routed)           0.490    58.513    rec/divide/numer2[6]
    SLICE_X89Y60         LUT6 (Prop_lut6_I0_O)        0.097    58.610 r  rec/multOperand[2]_i_89/O
                         net (fo=1, routed)           0.322    58.932    rec/multOperand[2]_i_89_n_0
    SLICE_X86Y62         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298    59.230 r  rec/multOperand_reg[2]_i_66/CO[3]
                         net (fo=1, routed)           0.000    59.230    rec/multOperand_reg[2]_i_66_n_0
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    59.322 r  rec/multOperand_reg[2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    59.322    rec/multOperand_reg[2]_i_42_n_0
    SLICE_X86Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    59.414 r  rec/multOperand_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.414    rec/multOperand_reg[2]_i_23_n_0
    SLICE_X86Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    59.506 r  rec/multOperand_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    59.506    rec/multOperand_reg[2]_i_11_n_0
    SLICE_X86Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    59.598 r  rec/multOperand_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    59.598    rec/multOperand_reg[2]_i_4_n_0
    SLICE_X86Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    59.772 r  rec/multOperand_reg[2]_i_3/CO[2]
                         net (fo=198, routed)         0.931    60.702    rec/res[1]
    SLICE_X85Y63         LUT5 (Prop_lut5_I1_O)        0.223    60.925 r  rec/multOperand[1]_i_432/O
                         net (fo=5, routed)           0.613    61.538    rec/divide/numer1[15]
    SLICE_X89Y63         LUT6 (Prop_lut6_I0_O)        0.097    61.635 r  rec/multOperand[1]_i_292/O
                         net (fo=1, routed)           0.769    62.404    rec/multOperand[1]_i_292_n_0
    SLICE_X89Y65         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    62.689 r  rec/multOperand_reg[1]_i_175/CO[3]
                         net (fo=1, routed)           0.000    62.689    rec/multOperand_reg[1]_i_175_n_0
    SLICE_X89Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    62.778 r  rec/multOperand_reg[1]_i_80/CO[3]
                         net (fo=1, routed)           0.000    62.778    rec/multOperand_reg[1]_i_80_n_0
    SLICE_X89Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    62.867 r  rec/multOperand_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.867    rec/multOperand_reg[1]_i_30_n_0
    SLICE_X89Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    62.956 r  rec/multOperand_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    62.956    rec/multOperand_reg[1]_i_6_n_0
    SLICE_X89Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    63.129 r  rec/multOperand_reg[1]_i_2/CO[2]
                         net (fo=89, routed)          0.856    63.986    rec/res[0]
    SLICE_X89Y58         LUT4 (Prop_lut4_I1_O)        0.237    64.223 r  rec/multOperand[1]_i_582/O
                         net (fo=1, routed)           0.394    64.617    rec/divide/numer0__0[2]
    SLICE_X89Y60         LUT6 (Prop_lut6_I0_O)        0.097    64.714 r  rec/multOperand[1]_i_505/O
                         net (fo=1, routed)           0.328    65.042    rec/multOperand[1]_i_505_n_0
    SLICE_X88Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    65.416 r  rec/multOperand_reg[1]_i_384/CO[3]
                         net (fo=1, routed)           0.000    65.416    rec/multOperand_reg[1]_i_384_n_0
    SLICE_X88Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.505 r  rec/multOperand_reg[1]_i_240/CO[3]
                         net (fo=1, routed)           0.000    65.505    rec/multOperand_reg[1]_i_240_n_0
    SLICE_X88Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.594 r  rec/multOperand_reg[1]_i_125/CO[3]
                         net (fo=1, routed)           0.000    65.594    rec/multOperand_reg[1]_i_125_n_0
    SLICE_X88Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.683 r  rec/multOperand_reg[1]_i_52/CO[3]
                         net (fo=1, routed)           0.000    65.683    rec/multOperand_reg[1]_i_52_n_0
    SLICE_X88Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.772 r  rec/multOperand_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.772    rec/multOperand_reg[1]_i_18_n_0
    SLICE_X88Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.861 r  rec/multOperand_reg[1]_i_4/CO[3]
                         net (fo=23, routed)          0.928    66.790    rec/div_man[0]
    SLICE_X85Y66         LUT6 (Prop_lut6_I4_O)        0.097    66.887 r  rec/multOperand[19]_i_9/O
                         net (fo=1, routed)           0.456    67.343    rec/multOperand[19]_i_9_n_0
    SLICE_X85Y63         LUT6 (Prop_lut6_I5_O)        0.097    67.440 r  rec/multOperand[19]_i_3/O
                         net (fo=1, routed)           0.271    67.711    rec/multOperand[19]_i_3_n_0
    SLICE_X83Y63         LUT6 (Prop_lut6_I0_O)        0.097    67.808 r  rec/multOperand[19]_i_2/O
                         net (fo=1, routed)           0.405    68.213    rec/recResult[19]
    SLICE_X84Y62         LUT3 (Prop_lut3_I1_O)        0.111    68.324 r  rec/multOperand[19]_i_1/O
                         net (fo=1, routed)           0.000    68.324    rec_n_30
    SLICE_X84Y62         FDRE                                         r  multOperand_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=13293, unset)        0.669    10.669    clk
    SLICE_X84Y62         FDRE                                         r  multOperand_reg[19]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X84Y62         FDRE (Setup_fdre_C_D)        0.064    10.697    multOperand_reg[19]
  -------------------------------------------------------------------
                         required time                         10.697    
                         arrival time                         -68.324    
  -------------------------------------------------------------------
                         slack                                -57.627    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 curWriteData0Reg1_reg[305]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            currentBlock0/inst1/ram_reg_4/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.472%)  route 0.100ns (41.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=13293, unset)        0.411     0.411    clk
    SLICE_X55Y12         FDRE                                         r  curWriteData0Reg1_reg[305]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.141     0.552 r  curWriteData0Reg1_reg[305]/Q
                         net (fo=1, routed)           0.100     0.652    currentBlock0/inst1/ram_reg_14_1[305]
    RAMB36_X3Y2          RAMB36E1                                     r  currentBlock0/inst1/ram_reg_4/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=13293, unset)        0.432     0.432    currentBlock0/inst1/clk
    RAMB36_X3Y2          RAMB36E1                                     r  currentBlock0/inst1/ram_reg_4/CLKBWRCLK
                         clock pessimism              0.000     0.432    
    RAMB36_X3Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[17])
                                                      0.155     0.587    currentBlock0/inst1/ram_reg_4
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB36_X1Y4   currentBlock0/inst1/ram_reg_0/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X86Y51  topBlock/inst2/ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X86Y51  topBlock/inst2/ram_reg_0_15_0_5/RAMA/CLK



