

================================================================
== Vitis HLS Report for 'top_module'
================================================================
* Date:           Mon Feb 13 21:32:02 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        prj_impulse_test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------+-------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                            |                         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |          Instance          |          Module         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------+-------------------------+---------+---------+----------+----------+-----+-----+---------+
        |master_to_stream_U0         |master_to_stream         |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |pixl_to_symbol_U0           |pixl_to_symbol           |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |QAM_U0                      |QAM                      |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |pilot_insertion_U0          |pilot_insertion          |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |fft_top0_U0                 |fft_top0                 |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |CP_insertion_U0             |CP_insertion             |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |channel_gen_U0              |channel_gen              |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |CP_removal_U0               |CP_removal               |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |fft_top1_U0                 |fft_top1                 |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |equalizer_pilot_removal_U0  |equalizer_pilot_removal  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |deQAM_U0                    |deQAM                    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |symbol_to_pixl_U0           |symbol_to_pixl           |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |entry_proc_U0               |entry_proc               |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |stream_to_master_U0         |stream_to_master         |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +----------------------------+-------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      12|    -|
|FIFO             |        -|     -|    1287|     870|    -|
|Instance         |       53|   215|   95640|   92445|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      18|    -|
|Register         |        -|     -|       2|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       53|   215|   96929|   93345|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       18|    17|      41|      79|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-------------------------+---------+-----+-------+-------+-----+
    |          Instance          |          Module         | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +----------------------------+-------------------------+---------+-----+-------+-------+-----+
    |CP_insertion_U0             |CP_insertion             |        2|    3|   1230|   1139|    0|
    |CP_removal_U0               |CP_removal               |        0|    6|   1237|   1237|    0|
    |QAM_U0                      |QAM                      |        0|    3|    336|    475|    0|
    |channel_gen_U0              |channel_gen              |       11|  101|   6189|  16346|    0|
    |control_s_axi_U             |control_s_axi            |        0|    0|    176|    296|    0|
    |deQAM_U0                    |deQAM                    |        0|    3|    766|   1093|    0|
    |entry_proc_U0               |entry_proc               |        0|    0|     66|     20|    0|
    |equalizer_pilot_removal_U0  |equalizer_pilot_removal  |        0|   36|  40147|  26569|    0|
    |fft_top0_U0                 |fft_top0                 |       16|   23|  11253|  13174|    0|
    |fft_top1_U0                 |fft_top1                 |       16|   23|  11253|  13026|    0|
    |gmem0_m_axi_U               |gmem0_m_axi              |        8|    0|    566|    766|    0|
    |master_to_stream_U0         |master_to_stream         |        0|    0|    335|    587|    0|
    |pilot_insertion_U0          |pilot_insertion          |        0|   11|   3524|   3192|    0|
    |pixl_to_symbol_U0           |pixl_to_symbol           |        0|    3|  17987|  13685|    0|
    |stream_to_master_U0         |stream_to_master         |        0|    0|    367|    518|    0|
    |symbol_to_pixl_U0           |symbol_to_pixl           |        0|    3|    208|    322|    0|
    +----------------------------+-------------------------+---------+-----+-------+-------+-----+
    |Total                       |                         |       53|  215|  95640|  92445|    0|
    +----------------------------+-------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------------------+---------+----+----+-----+------+-----+---------+
    |              Name             | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------------------+---------+----+----+-----+------+-----+---------+
    |FFT_out_U                      |        0|  99|   0|    -|     2|   64|      128|
    |IFFT_out_U                     |        0|  99|   0|    -|     2|   64|      128|
    |QAM_out_U                      |        0|  99|   0|    -|     2|   64|      128|
    |channel_out_U                  |        0|  99|   0|    -|     2|   64|      128|
    |cp_insertion_out_U             |        0|  99|   0|    -|     2|   64|      128|
    |cp_removal_out_U               |        0|  99|   0|    -|     2|   64|      128|
    |data_out_c_channel_U           |        0|  99|   0|    -|    13|   64|      832|
    |deQAM_out_U                    |        0|  99|   0|    -|     2|   64|      128|
    |equalizer_pilot_removal_out_U  |        0|  99|   0|    -|     2|   64|      128|
    |master2stream_out_U            |        0|  99|   0|    -|     2|   64|      128|
    |pilot_insertion_out_U          |        0|  99|   0|    -|     2|   64|      128|
    |pixl2symbol_out_U              |        0|  99|   0|    -|     2|   64|      128|
    |symbol2pixl_out_U              |        0|  99|   0|    -|     2|   64|      128|
    +-------------------------------+---------+----+----+-----+------+-----+---------+
    |Total                          |        0|1287|   0|    0|    37|  832|     2368|
    +-------------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                               |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                         |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start                |       and|   0|  0|   2|           1|           1|
    |master_to_stream_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready        |        or|   0|  0|   2|           1|           1|
    |ap_sync_master_to_stream_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |Total                                 |          |   0|  0|  12|           6|           6|
    +--------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_entry_proc_U0_ap_ready        |   9|          2|    1|          2|
    |ap_sync_reg_master_to_stream_U0_ap_ready  |   9|          2|    1|          2|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     |  18|          4|    2|          4|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+---+----+-----+-----------+
    |                   Name                   | FF| LUT| Bits| Const Bits|
    +------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_entry_proc_U0_ap_ready        |  1|   0|    1|          0|
    |ap_sync_reg_master_to_stream_U0_ap_ready  |  1|   0|    1|          0|
    +------------------------------------------+---+----+-----+-----------+
    |Total                                     |  2|   0|    2|          0|
    +------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|    top_module|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|    top_module|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|    top_module|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|    8|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|       m_axi|         gmem0|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

