<stg><name>log<99, 33></name>


<trans_list>

<trans id="269" from="1" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1652" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="1" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1652" val="0"/>
<literal name="icmp_ln731" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1652" val="0"/>
<literal name="icmp_ln731" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="select_ln731" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="select_ln731" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:0 %specpipeline_ln501 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln501"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="99" op_0_bw="99" op_1_bw="99">
<![CDATA[
entry:1 %x_read = read i99 @_ssdm_op_Read.ap_auto.i99, i99 %x

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="99" op_1_bw="99">
<![CDATA[
entry:2 %icmp_ln1652 = icmp_slt  i99 %x_read, i99 1

]]></Node>
<StgValue><ssdm name="icmp_ln1652"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:3 %br_ln703 = br i1 %icmp_ln1652, void %_ZN9ap_ufixedILi110ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, void %if.end66

]]></Node>
<StgValue><ssdm name="br_ln703"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1652" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="98" op_0_bw="99">
<![CDATA[
_ZN9ap_ufixedILi110ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:0 %trunc_ln594 = trunc i99 %x_read

]]></Node>
<StgValue><ssdm name="trunc_ln594"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1652" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="110" op_0_bw="110" op_1_bw="1" op_2_bw="98" op_3_bw="11">
<![CDATA[
_ZN9ap_ufixedILi110ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:1 %p_Result_101 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i1.i98.i11, i1 0, i98 %trunc_ln594, i11 0

]]></Node>
<StgValue><ssdm name="p_Result_101"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1652" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="109" op_0_bw="109" op_1_bw="98" op_2_bw="11">
<![CDATA[
_ZN9ap_ufixedILi110ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:2 %p_Result_109_cast = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i98.i11, i98 %trunc_ln594, i11 0

]]></Node>
<StgValue><ssdm name="p_Result_109_cast"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1652" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="2" op_0_bw="2" op_1_bw="99" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi110ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:3 %tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i99.i32.i32, i99 %x_read, i32 96, i32 97

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1652" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="109" op_0_bw="109" op_1_bw="2" op_2_bw="107">
<![CDATA[
_ZN9ap_ufixedILi110ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:4 %and_ln = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i2.i107, i2 %tmp_s, i107 0

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1652" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="109" op_1_bw="109">
<![CDATA[
_ZN9ap_ufixedILi110ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:5 %icmp_ln731 = icmp_eq  i109 %and_ln, i109 486777830487640090174734030864384

]]></Node>
<StgValue><ssdm name="icmp_ln731"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1652" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN9ap_ufixedILi110ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:6 %br_ln731 = br i1 %icmp_ln731, void %for.inc.preheader, void %if.else34

]]></Node>
<StgValue><ssdm name="br_ln731"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1652" val="0"/>
<literal name="icmp_ln731" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="109" op_0_bw="32">
<![CDATA[
for.inc.preheader:0 %p_Val2_34 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_Val2_34"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1652" val="0"/>
<literal name="icmp_ln731" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="32">
<![CDATA[
for.inc.preheader:1 %b_exp_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="b_exp_V"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1652" val="0"/>
<literal name="icmp_ln731" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.preheader:2 %store_ln53 = store i7 32, i7 %b_exp_V

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1652" val="0"/>
<literal name="icmp_ln731" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="109" op_1_bw="109">
<![CDATA[
for.inc.preheader:3 %store_ln53 = store i109 %p_Result_109_cast, i109 %p_Val2_34

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1652" val="0"/>
<literal name="icmp_ln731" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
for.inc.preheader:4 %br_ln53 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc:1 %b_exp_V_2 = load i7 %b_exp_V

]]></Node>
<StgValue><ssdm name="b_exp_V_2"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:4 %b_exp_V_3 = add i7 %b_exp_V_2, i7 127

]]></Node>
<StgValue><ssdm name="b_exp_V_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="109" op_0_bw="109" op_1_bw="0">
<![CDATA[
for.inc:0 %p_Val2_35 = load i109 %p_Val2_34

]]></Node>
<StgValue><ssdm name="p_Val2_35"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="110" op_0_bw="110" op_1_bw="109" op_2_bw="1">
<![CDATA[
for.inc:2 %r_V_13 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i109.i1, i109 %p_Val2_35, i1 0

]]></Node>
<StgValue><ssdm name="r_V_13"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="109" op_0_bw="109" op_1_bw="109">
<![CDATA[
for.inc:3 %shl_ln1453 = shl i109 %p_Val2_35, i109 1

]]></Node>
<StgValue><ssdm name="shl_ln1453"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="109" op_2_bw="32">
<![CDATA[
for.inc:5 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i109.i32, i109 %p_Val2_35, i32 108

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="2" op_1_bw="109" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:6 %tmp_29 = partselect i2 @_ssdm_op_PartSelect.i2.i109.i32.i32, i109 %p_Val2_35, i32 106, i32 107

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="109" op_0_bw="109" op_1_bw="2" op_2_bw="107">
<![CDATA[
for.inc:7 %and_ln731_1 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i2.i107, i2 %tmp_29, i107 0

]]></Node>
<StgValue><ssdm name="and_ln731_1"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="109" op_1_bw="109">
<![CDATA[
for.inc:8 %icmp_ln731_1 = icmp_eq  i109 %and_ln731_1, i109 486777830487640090174734030864384

]]></Node>
<StgValue><ssdm name="icmp_ln731_1"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="109" op_2_bw="32">
<![CDATA[
for.inc:9 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i109.i32, i109 %p_Val2_35, i32 107

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc:10 %xor_ln731 = xor i1 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln731"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc:11 %select_ln731 = select i1 %p_Result_s, i1 %xor_ln731, i1 %icmp_ln731_1

]]></Node>
<StgValue><ssdm name="select_ln731"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:12 %br_ln731 = br i1 %select_ln731, void %for.inc.for.inc_crit_edge, void %for.body._ZN13ap_fixed_baseILi7ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln731"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln731" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.for.inc_crit_edge:0 %store_ln731 = store i7 %b_exp_V_3, i7 %b_exp_V

]]></Node>
<StgValue><ssdm name="store_ln731"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln731" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="109" op_1_bw="109" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.for.inc_crit_edge:1 %store_ln731 = store i109 %shl_ln1453, i109 %p_Val2_34

]]></Node>
<StgValue><ssdm name="store_ln731"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln731" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
for.inc.for.inc_crit_edge:2 %br_ln731 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln731"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln731" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="88" op_0_bw="7">
<![CDATA[
for.body._ZN13ap_fixed_baseILi7ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i_crit_edge:0 %sext_ln1273 = sext i7 %b_exp_V_3

]]></Node>
<StgValue><ssdm name="sext_ln1273"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln731" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="88" op_0_bw="88" op_1_bw="88">
<![CDATA[
for.body._ZN13ap_fixed_baseILi7ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i_crit_edge:1 %mul_ln1273 = mul i88 %sext_ln1273, i88 3351854093488004965279630

]]></Node>
<StgValue><ssdm name="mul_ln1273"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="86" st_id="4" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="88" op_0_bw="88" op_1_bw="88">
<![CDATA[
for.body._ZN13ap_fixed_baseILi7ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i_crit_edge:1 %mul_ln1273 = mul i88 %sext_ln1273, i88 3351854093488004965279630

]]></Node>
<StgValue><ssdm name="mul_ln1273"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="87" st_id="5" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="88" op_0_bw="88" op_1_bw="88">
<![CDATA[
for.body._ZN13ap_fixed_baseILi7ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i_crit_edge:1 %mul_ln1273 = mul i88 %sext_ln1273, i88 3351854093488004965279630

]]></Node>
<StgValue><ssdm name="mul_ln1273"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="88" st_id="6" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="88" op_0_bw="88" op_1_bw="88">
<![CDATA[
for.body._ZN13ap_fixed_baseILi7ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i_crit_edge:1 %mul_ln1273 = mul i88 %sext_ln1273, i88 3351854093488004965279630

]]></Node>
<StgValue><ssdm name="mul_ln1273"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="89" st_id="7" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="88" op_0_bw="88" op_1_bw="88">
<![CDATA[
for.body._ZN13ap_fixed_baseILi7ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i_crit_edge:1 %mul_ln1273 = mul i88 %sext_ln1273, i88 3351854093488004965279630

]]></Node>
<StgValue><ssdm name="mul_ln1273"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="82" op_0_bw="82" op_1_bw="88" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body._ZN13ap_fixed_baseILi7ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i_crit_edge:2 %trunc_ln1 = partselect i82 @_ssdm_op_PartSelect.i82.i88.i32.i32, i88 %mul_ln1273, i32 6, i32 87

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln731" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body._ZN13ap_fixed_baseILi7ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i_crit_edge:3 %br_ln748 = br i1 %p_Result_s, void %if.else34, void %if.then31

]]></Node>
<StgValue><ssdm name="br_ln748"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln731" val="0"/>
<literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="6" op_1_bw="109" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then31:0 %index0_V = partselect i6 @_ssdm_op_PartSelect.i6.i109.i32.i32, i109 %p_Val2_35, i32 102, i32 107

]]></Node>
<StgValue><ssdm name="index0_V"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln731" val="0"/>
<literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
if.then31:1 %br_ln748 = br void %if.end37

]]></Node>
<StgValue><ssdm name="br_ln748"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="0"/>
</and_exp><and_exp><literal name="icmp_ln731" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="82" op_0_bw="82" op_1_bw="0" op_2_bw="82" op_3_bw="0">
<![CDATA[
if.else34:0 %conv_i_i_i38032 = phi i82 %trunc_ln1, void %for.body._ZN13ap_fixed_baseILi7ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i_crit_edge, i82 1675927046744002482639815, void %_ZN9ap_ufixedILi110ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit

]]></Node>
<StgValue><ssdm name="conv_i_i_i38032"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="0"/>
</and_exp><and_exp><literal name="icmp_ln731" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="110" op_0_bw="110" op_1_bw="0" op_2_bw="110" op_3_bw="0">
<![CDATA[
if.else34:1 %b_frac_013_lcssa29 = phi i110 %r_V_13, void %for.body._ZN13ap_fixed_baseILi7ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i_crit_edge, i110 %p_Result_101, void %_ZN9ap_ufixedILi110ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit

]]></Node>
<StgValue><ssdm name="b_frac_013_lcssa29"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="0"/>
</and_exp><and_exp><literal name="icmp_ln731" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="6" op_1_bw="110" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.else34:2 %index0_V_1 = partselect i6 @_ssdm_op_PartSelect.i6.i110.i32.i32, i110 %b_frac_013_lcssa29, i32 102, i32 107

]]></Node>
<StgValue><ssdm name="index0_V_1"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="0"/>
</and_exp><and_exp><literal name="icmp_ln731" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
if.else34:3 %br_ln0 = br void %if.end37

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
if.end37:2 %index0_V_2 = phi i6 %index0_V, void %if.then31, i6 %index0_V_1, void %if.else34

]]></Node>
<StgValue><ssdm name="index0_V_2"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="6">
<![CDATA[
if.end37:3 %zext_ln541 = zext i6 %index0_V_2

]]></Node>
<StgValue><ssdm name="zext_ln541"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end37:4 %log_apfixed_reduce_log_inverse_lut_table_array_V_addr = getelementptr i6 %log_apfixed_reduce_log_inverse_lut_table_array_V, i64 0, i64 %zext_ln541

]]></Node>
<StgValue><ssdm name="log_apfixed_reduce_log_inverse_lut_table_array_V_addr"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="6">
<![CDATA[
if.end37:5 %b_frac_tilde_inverse_V = load i6 %log_apfixed_reduce_log_inverse_lut_table_array_V_addr

]]></Node>
<StgValue><ssdm name="b_frac_tilde_inverse_V"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="102" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="82" op_0_bw="82" op_1_bw="0" op_2_bw="82" op_3_bw="0">
<![CDATA[
if.end37:0 %conv_i_i_i38031 = phi i82 %trunc_ln1, void %if.then31, i82 %conv_i_i_i38032, void %if.else34

]]></Node>
<StgValue><ssdm name="conv_i_i_i38031"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="110" op_0_bw="110" op_1_bw="0" op_2_bw="110" op_3_bw="0">
<![CDATA[
if.end37:1 %r_V = phi i110 %r_V_13, void %if.then31, i110 %b_frac_013_lcssa29, void %if.else34

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="6">
<![CDATA[
if.end37:5 %b_frac_tilde_inverse_V = load i6 %log_apfixed_reduce_log_inverse_lut_table_array_V_addr

]]></Node>
<StgValue><ssdm name="b_frac_tilde_inverse_V"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="105" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="110" op_0_bw="6">
<![CDATA[
if.end37:8 %zext_ln1273 = zext i6 %b_frac_tilde_inverse_V

]]></Node>
<StgValue><ssdm name="zext_ln1273"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="110" op_0_bw="110" op_1_bw="110">
<![CDATA[
if.end37:9 %r_V_3 = mul i110 %r_V, i110 %zext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="107" st_id="11" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="110" op_0_bw="110" op_1_bw="110">
<![CDATA[
if.end37:9 %r_V_3 = mul i110 %r_V, i110 %zext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="108" st_id="12" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="110" op_0_bw="110" op_1_bw="110">
<![CDATA[
if.end37:9 %r_V_3 = mul i110 %r_V, i110 %zext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="109" st_id="13" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="110" op_0_bw="110" op_1_bw="110">
<![CDATA[
if.end37:9 %r_V_3 = mul i110 %r_V, i110 %zext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="110" st_id="14" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="110" op_0_bw="110" op_1_bw="110">
<![CDATA[
if.end37:9 %r_V_3 = mul i110 %r_V, i110 %zext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="111" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="4" op_1_bw="110" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end37:10 %a_V = partselect i4 @_ssdm_op_PartSelect.i4.i110.i32.i32, i110 %r_V_3, i32 106, i32 109

]]></Node>
<StgValue><ssdm name="a_V"/></StgValue>
</operation>

<operation id="112" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="81" op_0_bw="81" op_1_bw="110" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end37:11 %tmp_30 = partselect i81 @_ssdm_op_PartSelect.i81.i110.i32.i32, i110 %r_V_3, i32 29, i32 109

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="113" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="110" op_2_bw="32">
<![CDATA[
if.end37:12 %tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i110.i32, i110 %r_V_3, i32 109

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="114" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="80" op_0_bw="80" op_1_bw="110" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end37:13 %tmp_31 = partselect i80 @_ssdm_op_PartSelect.i80.i110.i32.i32, i110 %r_V_3, i32 30, i32 109

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="115" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="77" op_0_bw="77" op_1_bw="110" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end37:18 %tmp_33 = partselect i77 @_ssdm_op_PartSelect.i77.i110.i32.i32, i110 %r_V_3, i32 29, i32 105

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="116" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="85" op_0_bw="85" op_1_bw="5" op_2_bw="80">
<![CDATA[
if.end37:14 %zext_ln1488_cast = bitconcatenate i85 @_ssdm_op_BitConcatenate.i85.i5.i80, i5 16, i80 %tmp_31

]]></Node>
<StgValue><ssdm name="zext_ln1488_cast"/></StgValue>
</operation>

<operation id="117" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="86" op_0_bw="86" op_1_bw="5" op_2_bw="81">
<![CDATA[
if.end37:15 %tmp_32 = bitconcatenate i86 @_ssdm_op_BitConcatenate.i86.i5.i81, i5 16, i81 %tmp_30

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="118" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="86" op_0_bw="85">
<![CDATA[
if.end37:16 %zext_ln1488 = zext i85 %zext_ln1488_cast

]]></Node>
<StgValue><ssdm name="zext_ln1488"/></StgValue>
</operation>

<operation id="119" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="86" op_0_bw="1" op_1_bw="86" op_2_bw="86">
<![CDATA[
if.end37:17 %select_ln1488 = select i1 %tmp_38, i86 %tmp_32, i86 %zext_ln1488

]]></Node>
<StgValue><ssdm name="select_ln1488"/></StgValue>
</operation>

<operation id="120" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="85" op_0_bw="4">
<![CDATA[
if.end37:22 %zext_ln1271 = zext i4 %a_V

]]></Node>
<StgValue><ssdm name="zext_ln1271"/></StgValue>
</operation>

<operation id="121" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="85" op_0_bw="81">
<![CDATA[
if.end37:23 %zext_ln1273_1 = zext i81 %tmp_30

]]></Node>
<StgValue><ssdm name="zext_ln1273_1"/></StgValue>
</operation>

<operation id="122" st_id="15" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="85" op_0_bw="85" op_1_bw="85">
<![CDATA[
if.end37:24 %r_V_14 = mul i85 %zext_ln1273_1, i85 %zext_ln1271

]]></Node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="123" st_id="16" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="85" op_0_bw="85" op_1_bw="85">
<![CDATA[
if.end37:24 %r_V_14 = mul i85 %zext_ln1273_1, i85 %zext_ln1271

]]></Node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="124" st_id="17" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="85" op_0_bw="85" op_1_bw="85">
<![CDATA[
if.end37:24 %r_V_14 = mul i85 %zext_ln1273_1, i85 %zext_ln1271

]]></Node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="125" st_id="18" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="85" op_0_bw="85" op_1_bw="85">
<![CDATA[
if.end37:24 %r_V_14 = mul i85 %zext_ln1273_1, i85 %zext_ln1271

]]></Node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="126" st_id="19" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="85" op_0_bw="85" op_1_bw="85">
<![CDATA[
if.end37:24 %r_V_14 = mul i85 %zext_ln1273_1, i85 %zext_ln1271

]]></Node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="127" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="85" op_0_bw="85" op_1_bw="77" op_2_bw="8">
<![CDATA[
if.end37:19 %lhs = bitconcatenate i85 @_ssdm_op_BitConcatenate.i85.i77.i8, i77 %tmp_33, i8 0

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="128" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="86" op_0_bw="85">
<![CDATA[
if.end37:20 %zext_ln1347 = zext i85 %lhs

]]></Node>
<StgValue><ssdm name="zext_ln1347"/></StgValue>
</operation>

<operation id="129" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="86" op_0_bw="86" op_1_bw="86">
<![CDATA[
if.end37:21 %ret_V_11 = add i86 %zext_ln1347, i86 %select_ln1488

]]></Node>
<StgValue><ssdm name="ret_V_11"/></StgValue>
</operation>

<operation id="130" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="86" op_0_bw="85">
<![CDATA[
if.end37:25 %zext_ln1348 = zext i85 %r_V_14

]]></Node>
<StgValue><ssdm name="zext_ln1348"/></StgValue>
</operation>

<operation id="131" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="86" op_0_bw="86" op_1_bw="86">
<![CDATA[
if.end37:26 %ret_V_2 = sub i86 %ret_V_11, i86 %zext_ln1348

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="132" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="75" op_0_bw="75" op_1_bw="86" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end37:30 %tmp_34 = partselect i75 @_ssdm_op_PartSelect.i75.i86.i32.i32, i86 %ret_V_2, i32 11, i32 85

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="133" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="69" op_0_bw="69" op_1_bw="86" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end37:32 %tmp_35 = partselect i69 @_ssdm_op_PartSelect.i69.i86.i32.i32, i86 %ret_V_2, i32 11, i32 79

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="134" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="6" op_0_bw="6" op_1_bw="86" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end37:37 %tmp_36 = partselect i6 @_ssdm_op_PartSelect.i6.i86.i32.i32, i86 %ret_V_2, i32 80, i32 85

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="135" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="81" op_0_bw="6">
<![CDATA[
if.end37:38 %zext_ln1271_1 = zext i6 %tmp_36

]]></Node>
<StgValue><ssdm name="zext_ln1271_1"/></StgValue>
</operation>

<operation id="136" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="81" op_0_bw="75">
<![CDATA[
if.end37:39 %zext_ln1273_2 = zext i75 %tmp_34

]]></Node>
<StgValue><ssdm name="zext_ln1273_2"/></StgValue>
</operation>

<operation id="137" st_id="21" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
if.end37:40 %r_V_15 = mul i81 %zext_ln1273_2, i81 %zext_ln1271_1

]]></Node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="138" st_id="22" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
if.end37:40 %r_V_15 = mul i81 %zext_ln1273_2, i81 %zext_ln1271_1

]]></Node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="139" st_id="23" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
if.end37:40 %r_V_15 = mul i81 %zext_ln1273_2, i81 %zext_ln1271_1

]]></Node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="140" st_id="24" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
if.end37:40 %r_V_15 = mul i81 %zext_ln1273_2, i81 %zext_ln1271_1

]]></Node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="141" st_id="25" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
if.end37:40 %r_V_15 = mul i81 %zext_ln1273_2, i81 %zext_ln1271_1

]]></Node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="142" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="83" op_0_bw="83" op_1_bw="8" op_2_bw="75">
<![CDATA[
if.end37:31 %eZ = bitconcatenate i83 @_ssdm_op_BitConcatenate.i83.i8.i75, i8 128, i75 %tmp_34

]]></Node>
<StgValue><ssdm name="eZ"/></StgValue>
</operation>

<operation id="143" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="83" op_0_bw="83" op_1_bw="69" op_2_bw="14">
<![CDATA[
if.end37:33 %lhs_2 = bitconcatenate i83 @_ssdm_op_BitConcatenate.i83.i69.i14, i69 %tmp_35, i14 0

]]></Node>
<StgValue><ssdm name="lhs_2"/></StgValue>
</operation>

<operation id="144" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="84" op_0_bw="83">
<![CDATA[
if.end37:34 %zext_ln1347_1 = zext i83 %lhs_2

]]></Node>
<StgValue><ssdm name="zext_ln1347_1"/></StgValue>
</operation>

<operation id="145" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="84" op_0_bw="83">
<![CDATA[
if.end37:35 %zext_ln813 = zext i83 %eZ

]]></Node>
<StgValue><ssdm name="zext_ln813"/></StgValue>
</operation>

<operation id="146" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="84" op_0_bw="84" op_1_bw="84">
<![CDATA[
if.end37:36 %ret_V_12 = add i84 %zext_ln1347_1, i84 %zext_ln813

]]></Node>
<StgValue><ssdm name="ret_V_12"/></StgValue>
</operation>

<operation id="147" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="82" op_0_bw="82" op_1_bw="81" op_2_bw="1">
<![CDATA[
if.end37:41 %rhs_3 = bitconcatenate i82 @_ssdm_op_BitConcatenate.i82.i81.i1, i81 %r_V_15, i1 0

]]></Node>
<StgValue><ssdm name="rhs_3"/></StgValue>
</operation>

<operation id="148" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="84" op_0_bw="82">
<![CDATA[
if.end37:42 %zext_ln1348_1 = zext i82 %rhs_3

]]></Node>
<StgValue><ssdm name="zext_ln1348_1"/></StgValue>
</operation>

<operation id="149" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="84" op_0_bw="84" op_1_bw="84">
<![CDATA[
if.end37:43 %ret_V_4 = sub i84 %ret_V_12, i84 %zext_ln1348_1

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="150" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="70" op_0_bw="70" op_1_bw="84" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end37:48 %tmp_37 = partselect i70 @_ssdm_op_PartSelect.i70.i84.i32.i32, i84 %ret_V_4, i32 14, i32 83

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="151" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="84" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end37:50 %tmp_39 = partselect i64 @_ssdm_op_PartSelect.i64.i84.i32.i32, i84 %ret_V_4, i32 14, i32 77

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="152" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="6" op_0_bw="6" op_1_bw="84" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end37:55 %tmp_40 = partselect i6 @_ssdm_op_PartSelect.i6.i84.i32.i32, i84 %ret_V_4, i32 78, i32 83

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="153" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="76" op_0_bw="6">
<![CDATA[
if.end37:56 %zext_ln1271_2 = zext i6 %tmp_40

]]></Node>
<StgValue><ssdm name="zext_ln1271_2"/></StgValue>
</operation>

<operation id="154" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="76" op_0_bw="70">
<![CDATA[
if.end37:57 %zext_ln1273_3 = zext i70 %tmp_37

]]></Node>
<StgValue><ssdm name="zext_ln1273_3"/></StgValue>
</operation>

<operation id="155" st_id="27" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="76" op_0_bw="76" op_1_bw="76">
<![CDATA[
if.end37:58 %r_V_16 = mul i76 %zext_ln1273_3, i76 %zext_ln1271_2

]]></Node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="156" st_id="28" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="76" op_0_bw="76" op_1_bw="76">
<![CDATA[
if.end37:58 %r_V_16 = mul i76 %zext_ln1273_3, i76 %zext_ln1271_2

]]></Node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="157" st_id="29" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="76" op_0_bw="76" op_1_bw="76">
<![CDATA[
if.end37:58 %r_V_16 = mul i76 %zext_ln1273_3, i76 %zext_ln1271_2

]]></Node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="158" st_id="30" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="76" op_0_bw="76" op_1_bw="76">
<![CDATA[
if.end37:58 %r_V_16 = mul i76 %zext_ln1273_3, i76 %zext_ln1271_2

]]></Node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="159" st_id="31" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="76" op_0_bw="76" op_1_bw="76">
<![CDATA[
if.end37:58 %r_V_16 = mul i76 %zext_ln1273_3, i76 %zext_ln1271_2

]]></Node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="160" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="83" op_0_bw="83" op_1_bw="13" op_2_bw="70">
<![CDATA[
if.end37:49 %eZ_1 = bitconcatenate i83 @_ssdm_op_BitConcatenate.i83.i13.i70, i13 4096, i70 %tmp_37

]]></Node>
<StgValue><ssdm name="eZ_1"/></StgValue>
</operation>

<operation id="161" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="88" op_0_bw="88" op_1_bw="64" op_2_bw="24">
<![CDATA[
if.end37:51 %lhs_4 = bitconcatenate i88 @_ssdm_op_BitConcatenate.i88.i64.i24, i64 %tmp_39, i24 0

]]></Node>
<StgValue><ssdm name="lhs_4"/></StgValue>
</operation>

<operation id="162" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="89" op_0_bw="88">
<![CDATA[
if.end37:52 %zext_ln1347_2 = zext i88 %lhs_4

]]></Node>
<StgValue><ssdm name="zext_ln1347_2"/></StgValue>
</operation>

<operation id="163" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="89" op_0_bw="83">
<![CDATA[
if.end37:53 %zext_ln813_1 = zext i83 %eZ_1

]]></Node>
<StgValue><ssdm name="zext_ln813_1"/></StgValue>
</operation>

<operation id="164" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="89" op_0_bw="89" op_1_bw="89">
<![CDATA[
if.end37:54 %ret_V_13 = add i89 %zext_ln1347_2, i89 %zext_ln813_1

]]></Node>
<StgValue><ssdm name="ret_V_13"/></StgValue>
</operation>

<operation id="165" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="82" op_0_bw="82" op_1_bw="76" op_2_bw="6">
<![CDATA[
if.end37:59 %rhs_6 = bitconcatenate i82 @_ssdm_op_BitConcatenate.i82.i76.i6, i76 %r_V_16, i6 0

]]></Node>
<StgValue><ssdm name="rhs_6"/></StgValue>
</operation>

<operation id="166" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="89" op_0_bw="82">
<![CDATA[
if.end37:60 %zext_ln1348_2 = zext i82 %rhs_6

]]></Node>
<StgValue><ssdm name="zext_ln1348_2"/></StgValue>
</operation>

<operation id="167" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="89" op_0_bw="89" op_1_bw="89">
<![CDATA[
if.end37:61 %ret_V_6 = sub i89 %ret_V_13, i89 %zext_ln1348_2

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="168" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="65" op_0_bw="65" op_1_bw="89" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end37:66 %tmp_41 = partselect i65 @_ssdm_op_PartSelect.i65.i89.i32.i32, i89 %ret_V_6, i32 24, i32 88

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="169" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="59" op_0_bw="59" op_1_bw="89" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end37:68 %tmp_42 = partselect i59 @_ssdm_op_PartSelect.i59.i89.i32.i32, i89 %ret_V_6, i32 24, i32 82

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="170" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="6" op_0_bw="6" op_1_bw="89" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end37:73 %tmp_43 = partselect i6 @_ssdm_op_PartSelect.i6.i89.i32.i32, i89 %ret_V_6, i32 83, i32 88

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="171" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="71" op_0_bw="6">
<![CDATA[
if.end37:74 %zext_ln1271_3 = zext i6 %tmp_43

]]></Node>
<StgValue><ssdm name="zext_ln1271_3"/></StgValue>
</operation>

<operation id="172" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="71" op_0_bw="65">
<![CDATA[
if.end37:75 %zext_ln1273_4 = zext i65 %tmp_41

]]></Node>
<StgValue><ssdm name="zext_ln1273_4"/></StgValue>
</operation>

<operation id="173" st_id="33" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="71" op_0_bw="71" op_1_bw="71">
<![CDATA[
if.end37:76 %r_V_17 = mul i71 %zext_ln1273_4, i71 %zext_ln1271_3

]]></Node>
<StgValue><ssdm name="r_V_17"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="174" st_id="34" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="71" op_0_bw="71" op_1_bw="71">
<![CDATA[
if.end37:76 %r_V_17 = mul i71 %zext_ln1273_4, i71 %zext_ln1271_3

]]></Node>
<StgValue><ssdm name="r_V_17"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="175" st_id="35" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="71" op_0_bw="71" op_1_bw="71">
<![CDATA[
if.end37:76 %r_V_17 = mul i71 %zext_ln1273_4, i71 %zext_ln1271_3

]]></Node>
<StgValue><ssdm name="r_V_17"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="176" st_id="36" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="71" op_0_bw="71" op_1_bw="71">
<![CDATA[
if.end37:76 %r_V_17 = mul i71 %zext_ln1273_4, i71 %zext_ln1271_3

]]></Node>
<StgValue><ssdm name="r_V_17"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="177" st_id="37" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="71" op_0_bw="71" op_1_bw="71">
<![CDATA[
if.end37:76 %r_V_17 = mul i71 %zext_ln1273_4, i71 %zext_ln1271_3

]]></Node>
<StgValue><ssdm name="r_V_17"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="178" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="83" op_0_bw="83" op_1_bw="18" op_2_bw="65">
<![CDATA[
if.end37:67 %eZ_2 = bitconcatenate i83 @_ssdm_op_BitConcatenate.i83.i18.i65, i18 131072, i65 %tmp_41

]]></Node>
<StgValue><ssdm name="eZ_2"/></StgValue>
</operation>

<operation id="179" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="93" op_0_bw="93" op_1_bw="59" op_2_bw="34">
<![CDATA[
if.end37:69 %lhs_6 = bitconcatenate i93 @_ssdm_op_BitConcatenate.i93.i59.i34, i59 %tmp_42, i34 0

]]></Node>
<StgValue><ssdm name="lhs_6"/></StgValue>
</operation>

<operation id="180" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="94" op_0_bw="93">
<![CDATA[
if.end37:70 %zext_ln1347_3 = zext i93 %lhs_6

]]></Node>
<StgValue><ssdm name="zext_ln1347_3"/></StgValue>
</operation>

<operation id="181" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="94" op_0_bw="83">
<![CDATA[
if.end37:71 %zext_ln813_2 = zext i83 %eZ_2

]]></Node>
<StgValue><ssdm name="zext_ln813_2"/></StgValue>
</operation>

<operation id="182" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="94" op_0_bw="94" op_1_bw="94">
<![CDATA[
if.end37:72 %ret_V_14 = add i94 %zext_ln1347_3, i94 %zext_ln813_2

]]></Node>
<StgValue><ssdm name="ret_V_14"/></StgValue>
</operation>

<operation id="183" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="82" op_0_bw="82" op_1_bw="71" op_2_bw="11">
<![CDATA[
if.end37:77 %rhs_9 = bitconcatenate i82 @_ssdm_op_BitConcatenate.i82.i71.i11, i71 %r_V_17, i11 0

]]></Node>
<StgValue><ssdm name="rhs_9"/></StgValue>
</operation>

<operation id="184" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="94" op_0_bw="82">
<![CDATA[
if.end37:78 %zext_ln1348_3 = zext i82 %rhs_9

]]></Node>
<StgValue><ssdm name="zext_ln1348_3"/></StgValue>
</operation>

<operation id="185" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="94" op_0_bw="94" op_1_bw="94">
<![CDATA[
if.end37:79 %ret_V_8 = sub i94 %ret_V_14, i94 %zext_ln1348_3

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="186" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="60" op_0_bw="60" op_1_bw="94" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end37:84 %tmp_44 = partselect i60 @_ssdm_op_PartSelect.i60.i94.i32.i32, i94 %ret_V_8, i32 34, i32 93

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="187" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="54" op_0_bw="54" op_1_bw="94" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end37:86 %tmp_45 = partselect i54 @_ssdm_op_PartSelect.i54.i94.i32.i32, i94 %ret_V_8, i32 34, i32 87

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="188" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="6" op_0_bw="6" op_1_bw="94" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end37:91 %tmp_46 = partselect i6 @_ssdm_op_PartSelect.i6.i94.i32.i32, i94 %ret_V_8, i32 88, i32 93

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="189" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="66" op_0_bw="6">
<![CDATA[
if.end37:92 %zext_ln1271_4 = zext i6 %tmp_46

]]></Node>
<StgValue><ssdm name="zext_ln1271_4"/></StgValue>
</operation>

<operation id="190" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="66" op_0_bw="60">
<![CDATA[
if.end37:93 %zext_ln1273_5 = zext i60 %tmp_44

]]></Node>
<StgValue><ssdm name="zext_ln1273_5"/></StgValue>
</operation>

<operation id="191" st_id="39" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="66" op_0_bw="66" op_1_bw="66">
<![CDATA[
if.end37:94 %r_V_18 = mul i66 %zext_ln1273_5, i66 %zext_ln1271_4

]]></Node>
<StgValue><ssdm name="r_V_18"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="192" st_id="40" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="66" op_0_bw="66" op_1_bw="66">
<![CDATA[
if.end37:94 %r_V_18 = mul i66 %zext_ln1273_5, i66 %zext_ln1271_4

]]></Node>
<StgValue><ssdm name="r_V_18"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="193" st_id="41" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="66" op_0_bw="66" op_1_bw="66">
<![CDATA[
if.end37:94 %r_V_18 = mul i66 %zext_ln1273_5, i66 %zext_ln1271_4

]]></Node>
<StgValue><ssdm name="r_V_18"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="194" st_id="42" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="66" op_0_bw="66" op_1_bw="66">
<![CDATA[
if.end37:94 %r_V_18 = mul i66 %zext_ln1273_5, i66 %zext_ln1271_4

]]></Node>
<StgValue><ssdm name="r_V_18"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="195" st_id="43" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="66" op_0_bw="66" op_1_bw="66">
<![CDATA[
if.end37:94 %r_V_18 = mul i66 %zext_ln1273_5, i66 %zext_ln1271_4

]]></Node>
<StgValue><ssdm name="r_V_18"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="196" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="83" op_0_bw="83" op_1_bw="23" op_2_bw="60">
<![CDATA[
if.end37:85 %eZ_3 = bitconcatenate i83 @_ssdm_op_BitConcatenate.i83.i23.i60, i23 4194304, i60 %tmp_44

]]></Node>
<StgValue><ssdm name="eZ_3"/></StgValue>
</operation>

<operation id="197" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="98" op_0_bw="98" op_1_bw="54" op_2_bw="44">
<![CDATA[
if.end37:87 %lhs_8 = bitconcatenate i98 @_ssdm_op_BitConcatenate.i98.i54.i44, i54 %tmp_45, i44 0

]]></Node>
<StgValue><ssdm name="lhs_8"/></StgValue>
</operation>

<operation id="198" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="99" op_0_bw="98">
<![CDATA[
if.end37:88 %zext_ln1347_4 = zext i98 %lhs_8

]]></Node>
<StgValue><ssdm name="zext_ln1347_4"/></StgValue>
</operation>

<operation id="199" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="99" op_0_bw="83">
<![CDATA[
if.end37:89 %zext_ln813_3 = zext i83 %eZ_3

]]></Node>
<StgValue><ssdm name="zext_ln813_3"/></StgValue>
</operation>

<operation id="200" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="99" op_0_bw="99" op_1_bw="99">
<![CDATA[
if.end37:90 %ret_V_15 = add i99 %zext_ln1347_4, i99 %zext_ln813_3

]]></Node>
<StgValue><ssdm name="ret_V_15"/></StgValue>
</operation>

<operation id="201" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="82" op_0_bw="82" op_1_bw="66" op_2_bw="16">
<![CDATA[
if.end37:95 %rhs_12 = bitconcatenate i82 @_ssdm_op_BitConcatenate.i82.i66.i16, i66 %r_V_18, i16 0

]]></Node>
<StgValue><ssdm name="rhs_12"/></StgValue>
</operation>

<operation id="202" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="99" op_0_bw="82">
<![CDATA[
if.end37:96 %zext_ln1348_4 = zext i82 %rhs_12

]]></Node>
<StgValue><ssdm name="zext_ln1348_4"/></StgValue>
</operation>

<operation id="203" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="99" op_0_bw="99" op_1_bw="99">
<![CDATA[
if.end37:97 %ret_V_10 = sub i99 %ret_V_15, i99 %zext_ln1348_4

]]></Node>
<StgValue><ssdm name="ret_V_10"/></StgValue>
</operation>

<operation id="204" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="55" op_0_bw="55" op_1_bw="99" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end37:102 %tmp_47 = partselect i55 @_ssdm_op_PartSelect.i55.i99.i32.i32, i99 %ret_V_10, i32 44, i32 98

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="205" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="29" op_0_bw="29" op_1_bw="99" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end37:103 %tmp_48 = partselect i29 @_ssdm_op_PartSelect.i29.i99.i32.i32, i99 %ret_V_10, i32 70, i32 98

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="206" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="58" op_0_bw="29">
<![CDATA[
if.end37:104 %zext_ln1270 = zext i29 %tmp_48

]]></Node>
<StgValue><ssdm name="zext_ln1270"/></StgValue>
</operation>

<operation id="207" st_id="45" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
if.end37:105 %r_V_19 = mul i58 %zext_ln1270, i58 %zext_ln1270

]]></Node>
<StgValue><ssdm name="r_V_19"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="208" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="82" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end37:6 %log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V_addr = getelementptr i82 %log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V, i64 0, i64 %zext_ln541

]]></Node>
<StgValue><ssdm name="log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V_addr"/></StgValue>
</operation>

<operation id="209" st_id="46" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="82" op_0_bw="6">
<![CDATA[
if.end37:7 %log_sum_V = load i6 %log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V_addr

]]></Node>
<StgValue><ssdm name="log_sum_V"/></StgValue>
</operation>

<operation id="210" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="4">
<![CDATA[
if.end37:27 %zext_ln541_1 = zext i4 %a_V

]]></Node>
<StgValue><ssdm name="zext_ln541_1"/></StgValue>
</operation>

<operation id="211" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="78" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end37:28 %log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V_addr = getelementptr i78 %log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V, i64 0, i64 %zext_ln541_1

]]></Node>
<StgValue><ssdm name="log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V_addr"/></StgValue>
</operation>

<operation id="212" st_id="46" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="78" op_0_bw="4">
<![CDATA[
if.end37:29 %logn_V = load i4 %log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V_addr

]]></Node>
<StgValue><ssdm name="logn_V"/></StgValue>
</operation>

<operation id="213" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="6">
<![CDATA[
if.end37:44 %zext_ln541_2 = zext i6 %tmp_36

]]></Node>
<StgValue><ssdm name="zext_ln541_2"/></StgValue>
</operation>

<operation id="214" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="6" op_0_bw="75" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end37:45 %log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V_addr = getelementptr i75 %log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V, i64 0, i64 %zext_ln541_2

]]></Node>
<StgValue><ssdm name="log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V_addr"/></StgValue>
</operation>

<operation id="215" st_id="46" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="75" op_0_bw="6">
<![CDATA[
if.end37:46 %logn_V_1 = load i6 %log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V_addr

]]></Node>
<StgValue><ssdm name="logn_V_1"/></StgValue>
</operation>

<operation id="216" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="6">
<![CDATA[
if.end37:62 %zext_ln541_3 = zext i6 %tmp_40

]]></Node>
<StgValue><ssdm name="zext_ln541_3"/></StgValue>
</operation>

<operation id="217" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="6" op_0_bw="70" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end37:63 %log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V_addr = getelementptr i70 %log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V, i64 0, i64 %zext_ln541_3

]]></Node>
<StgValue><ssdm name="log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V_addr"/></StgValue>
</operation>

<operation id="218" st_id="46" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="70" op_0_bw="6">
<![CDATA[
if.end37:64 %logn_V_2 = load i6 %log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V_addr

]]></Node>
<StgValue><ssdm name="logn_V_2"/></StgValue>
</operation>

<operation id="219" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="6">
<![CDATA[
if.end37:80 %zext_ln541_4 = zext i6 %tmp_43

]]></Node>
<StgValue><ssdm name="zext_ln541_4"/></StgValue>
</operation>

<operation id="220" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="6" op_0_bw="65" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end37:81 %log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V_addr = getelementptr i65 %log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V, i64 0, i64 %zext_ln541_4

]]></Node>
<StgValue><ssdm name="log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V_addr"/></StgValue>
</operation>

<operation id="221" st_id="46" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="65" op_0_bw="6">
<![CDATA[
if.end37:82 %logn_V_3 = load i6 %log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V_addr

]]></Node>
<StgValue><ssdm name="logn_V_3"/></StgValue>
</operation>

<operation id="222" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="6">
<![CDATA[
if.end37:98 %zext_ln541_5 = zext i6 %tmp_46

]]></Node>
<StgValue><ssdm name="zext_ln541_5"/></StgValue>
</operation>

<operation id="223" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="6" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end37:99 %log_apfixed_reduce_log_lut_table_ap_fixed_22_6_64_array_V_addr = getelementptr i60 %log_apfixed_reduce_log_lut_table_ap_fixed_22_6_64_array_V, i64 0, i64 %zext_ln541_5

]]></Node>
<StgValue><ssdm name="log_apfixed_reduce_log_lut_table_ap_fixed_22_6_64_array_V_addr"/></StgValue>
</operation>

<operation id="224" st_id="46" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="60" op_0_bw="6">
<![CDATA[
if.end37:100 %logn_V_4 = load i6 %log_apfixed_reduce_log_lut_table_ap_fixed_22_6_64_array_V_addr

]]></Node>
<StgValue><ssdm name="logn_V_4"/></StgValue>
</operation>

<operation id="225" st_id="46" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
if.end37:105 %r_V_19 = mul i58 %zext_ln1270, i58 %zext_ln1270

]]></Node>
<StgValue><ssdm name="r_V_19"/></StgValue>
</operation>

<operation id="226" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="57" op_0_bw="57" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end37:106 %rhs_s = partselect i57 @_ssdm_op_PartSelect.i57.i58.i32.i32, i58 %r_V_19, i32 1, i32 57

]]></Node>
<StgValue><ssdm name="rhs_s"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="227" st_id="47" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="82" op_0_bw="6">
<![CDATA[
if.end37:7 %log_sum_V = load i6 %log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V_addr

]]></Node>
<StgValue><ssdm name="log_sum_V"/></StgValue>
</operation>

<operation id="228" st_id="47" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="78" op_0_bw="4">
<![CDATA[
if.end37:29 %logn_V = load i4 %log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V_addr

]]></Node>
<StgValue><ssdm name="logn_V"/></StgValue>
</operation>

<operation id="229" st_id="47" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="75" op_0_bw="6">
<![CDATA[
if.end37:46 %logn_V_1 = load i6 %log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V_addr

]]></Node>
<StgValue><ssdm name="logn_V_1"/></StgValue>
</operation>

<operation id="230" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="82" op_0_bw="75">
<![CDATA[
if.end37:47 %zext_ln387 = zext i75 %logn_V_1

]]></Node>
<StgValue><ssdm name="zext_ln387"/></StgValue>
</operation>

<operation id="231" st_id="47" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="70" op_0_bw="6">
<![CDATA[
if.end37:64 %logn_V_2 = load i6 %log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V_addr

]]></Node>
<StgValue><ssdm name="logn_V_2"/></StgValue>
</operation>

<operation id="232" st_id="47" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="65" op_0_bw="6">
<![CDATA[
if.end37:82 %logn_V_3 = load i6 %log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V_addr

]]></Node>
<StgValue><ssdm name="logn_V_3"/></StgValue>
</operation>

<operation id="233" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="66" op_0_bw="65">
<![CDATA[
if.end37:83 %zext_ln387_2 = zext i65 %logn_V_3

]]></Node>
<StgValue><ssdm name="zext_ln387_2"/></StgValue>
</operation>

<operation id="234" st_id="47" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="60" op_0_bw="6">
<![CDATA[
if.end37:100 %logn_V_4 = load i6 %log_apfixed_reduce_log_lut_table_ap_fixed_22_6_64_array_V_addr

]]></Node>
<StgValue><ssdm name="logn_V_4"/></StgValue>
</operation>

<operation id="235" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="66" op_0_bw="60">
<![CDATA[
if.end37:101 %zext_ln387_3 = zext i60 %logn_V_4

]]></Node>
<StgValue><ssdm name="zext_ln387_3"/></StgValue>
</operation>

<operation id="236" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="85" op_0_bw="85" op_1_bw="55" op_2_bw="30">
<![CDATA[
if.end37:107 %lhs_V = bitconcatenate i85 @_ssdm_op_BitConcatenate.i85.i55.i30, i55 %tmp_47, i30 0

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="237" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="86" op_0_bw="85">
<![CDATA[
if.end37:108 %zext_ln1348_5 = zext i85 %lhs_V

]]></Node>
<StgValue><ssdm name="zext_ln1348_5"/></StgValue>
</operation>

<operation id="238" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="86" op_0_bw="57">
<![CDATA[
if.end37:109 %zext_ln1348_6 = zext i57 %rhs_s

]]></Node>
<StgValue><ssdm name="zext_ln1348_6"/></StgValue>
</operation>

<operation id="239" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="86" op_0_bw="86" op_1_bw="86">
<![CDATA[
if.end37:110 %ret_V = sub i86 %zext_ln1348_5, i86 %zext_ln1348_6

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="240" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="56" op_0_bw="56" op_1_bw="86" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end37:111 %trunc_ln818_2 = partselect i56 @_ssdm_op_PartSelect.i56.i86.i32.i32, i86 %ret_V, i32 30, i32 85

]]></Node>
<StgValue><ssdm name="trunc_ln818_2"/></StgValue>
</operation>

<operation id="241" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="66" op_0_bw="66" op_1_bw="66">
<![CDATA[
if.end37:115 %add_ln813 = add i66 %zext_ln387_3, i66 %zext_ln387_2

]]></Node>
<StgValue><ssdm name="add_ln813"/></StgValue>
</operation>

<operation id="242" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="82" op_0_bw="82" op_1_bw="82">
<![CDATA[
if.end37:120 %add_ln813_3 = add i82 %zext_ln387, i82 %log_sum_V

]]></Node>
<StgValue><ssdm name="add_ln813_3"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="243" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="78" op_0_bw="70">
<![CDATA[
if.end37:65 %zext_ln387_1 = zext i70 %logn_V_2

]]></Node>
<StgValue><ssdm name="zext_ln387_1"/></StgValue>
</operation>

<operation id="244" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="89" op_0_bw="56">
<![CDATA[
if.end37:112 %sext_ln818 = sext i56 %trunc_ln818_2

]]></Node>
<StgValue><ssdm name="sext_ln818"/></StgValue>
</operation>

<operation id="245" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="88" op_0_bw="88" op_1_bw="82" op_2_bw="6">
<![CDATA[
if.end37:113 %shl_ln = bitconcatenate i88 @_ssdm_op_BitConcatenate.i88.i82.i6, i82 %conv_i_i_i38031, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="246" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="89" op_0_bw="88">
<![CDATA[
if.end37:114 %sext_ln813 = sext i88 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln813"/></StgValue>
</operation>

<operation id="247" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="78" op_0_bw="66">
<![CDATA[
if.end37:116 %zext_ln813_4 = zext i66 %add_ln813

]]></Node>
<StgValue><ssdm name="zext_ln813_4"/></StgValue>
</operation>

<operation id="248" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="78" op_0_bw="78" op_1_bw="78">
<![CDATA[
if.end37:117 %add_ln813_1 = add i78 %zext_ln387_1, i78 %logn_V

]]></Node>
<StgValue><ssdm name="add_ln813_1"/></StgValue>
</operation>

<operation id="249" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="78" op_0_bw="78" op_1_bw="78">
<![CDATA[
if.end37:118 %add_ln813_2 = add i78 %add_ln813_1, i78 %zext_ln813_4

]]></Node>
<StgValue><ssdm name="add_ln813_2"/></StgValue>
</operation>

<operation id="250" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="88" op_0_bw="56">
<![CDATA[
if.end37:122 %sext_ln813_2 = sext i56 %trunc_ln818_2

]]></Node>
<StgValue><ssdm name="sext_ln813_2"/></StgValue>
</operation>

<operation id="251" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="89" op_0_bw="89" op_1_bw="89">
<![CDATA[
if.end37:123 %add_ln813_4 = add i89 %sext_ln813, i89 %sext_ln818

]]></Node>
<StgValue><ssdm name="add_ln813_4"/></StgValue>
</operation>

<operation id="252" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="88" op_0_bw="82">
<![CDATA[
if.end37:124 %sext_ln813_3 = sext i82 %add_ln813_3

]]></Node>
<StgValue><ssdm name="sext_ln813_3"/></StgValue>
</operation>

<operation id="253" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="88" op_0_bw="88" op_1_bw="88">
<![CDATA[
if.end37:125 %add_ln813_5 = add i88 %shl_ln, i88 %sext_ln813_2

]]></Node>
<StgValue><ssdm name="add_ln813_5"/></StgValue>
</operation>

<operation id="254" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="88" op_0_bw="88" op_1_bw="88">
<![CDATA[
if.end37:128 %add_ln813_7 = add i88 %add_ln813_5, i88 %sext_ln813_3

]]></Node>
<StgValue><ssdm name="add_ln813_7"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="255" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="89" op_0_bw="78">
<![CDATA[
if.end37:119 %zext_ln813_5 = zext i78 %add_ln813_2

]]></Node>
<StgValue><ssdm name="zext_ln813_5"/></StgValue>
</operation>

<operation id="256" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="89" op_0_bw="82">
<![CDATA[
if.end37:121 %sext_ln813_1 = sext i82 %add_ln813_3

]]></Node>
<StgValue><ssdm name="sext_ln813_1"/></StgValue>
</operation>

<operation id="257" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="89" op_0_bw="89" op_1_bw="89">
<![CDATA[
if.end37:126 %add_ln813_6 = add i89 %add_ln813_4, i89 %sext_ln813_1

]]></Node>
<StgValue><ssdm name="add_ln813_6"/></StgValue>
</operation>

<operation id="258" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="89" op_0_bw="89" op_1_bw="89">
<![CDATA[
if.end37:129 %log_base_V_2 = add i89 %add_ln813_6, i89 %zext_ln813_5

]]></Node>
<StgValue><ssdm name="log_base_V_2"/></StgValue>
</operation>

<operation id="259" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="89" op_2_bw="32">
<![CDATA[
if.end37:131 %p_Result_102 = bitselect i1 @_ssdm_op_BitSelect.i1.i89.i32, i89 %log_base_V_2, i32 88

]]></Node>
<StgValue><ssdm name="p_Result_102"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="260" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="88" op_0_bw="78">
<![CDATA[
if.end37:127 %zext_ln813_6 = zext i78 %add_ln813_2

]]></Node>
<StgValue><ssdm name="zext_ln813_6"/></StgValue>
</operation>

<operation id="261" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="88" op_0_bw="88" op_1_bw="88">
<![CDATA[
if.end37:130 %add_ln778 = add i88 %add_ln813_7, i88 %zext_ln813_6

]]></Node>
<StgValue><ssdm name="add_ln778"/></StgValue>
</operation>

<operation id="262" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="17" op_0_bw="17" op_1_bw="1" op_2_bw="16">
<![CDATA[
if.end37:132 %shl_ln813_1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 %p_Result_102, i16 32768

]]></Node>
<StgValue><ssdm name="shl_ln813_1"/></StgValue>
</operation>

<operation id="263" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="88" op_0_bw="17">
<![CDATA[
if.end37:133 %sext_ln813_4 = sext i17 %shl_ln813_1

]]></Node>
<StgValue><ssdm name="sext_ln813_4"/></StgValue>
</operation>

<operation id="264" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="88" op_0_bw="88" op_1_bw="88">
<![CDATA[
if.end37:134 %log_base_V = add i88 %add_ln778, i88 %sext_ln813_4

]]></Node>
<StgValue><ssdm name="log_base_V"/></StgValue>
</operation>

<operation id="265" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="72" op_0_bw="72" op_1_bw="88" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end37:135 %r_V_11 = partselect i72 @_ssdm_op_PartSelect.i72.i88.i32.i32, i88 %log_base_V, i32 16, i32 87

]]></Node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="266" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1652" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
if.end37:136 %br_ln0 = br void %if.end66

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="267" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="72" op_0_bw="72" op_1_bw="0" op_2_bw="72" op_3_bw="0">
<![CDATA[
if.end66:0 %r_V_12 = phi i72 %r_V_11, void %if.end37, i72 0, void %entry

]]></Node>
<StgValue><ssdm name="r_V_12"/></StgValue>
</operation>

<operation id="268" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="72">
<![CDATA[
if.end66:1 %ret_ln794 = ret i72 %r_V_12

]]></Node>
<StgValue><ssdm name="ret_ln794"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
