;; Compile Options : /TML610112 /MS /near /Icommon /Imain /Iirq /Itimer /Iclock /Itbc /Iuart /IsaAdc /SS 256 /SD /Oa /Ot /W 3 /Wc /Fa_output\_obj\ 
;; Version Number  : Ver.3.31.4
;; File Name       : main.c

	type (ML610112) 
	model small, near
	$$NINITVAR segment data 2h #0h
	$$NINITTAB segment table 2h any
	$$NTABmain segment table 2h #0h
	$$Initialization$main segment code 2h #0h
	$$NOP1000$main segment code 2h #0h
	$$PinB0_PWM$main segment code 2h #0h
	$$PortA_Digital_Inputs$main segment code 2h #0h
	$$PortA_Low$main segment code 2h #0h
	$$PortB_Low$main segment code 2h #0h
	$$PortC_Low$main segment code 2h #0h
	$$PortD_Low$main segment code 2h #0h
	$$RX_Loop$main segment code 2h #0h
	$$SetOSC$main segment code 2h #0h
	$$TAB_uartSetParam$main segment table 2h #0h
	$$TX_Loop$main segment code 2h #0h
	$$_funcUartFin$main segment code 2h #0h
	$$_intUart$main segment code 2h #0h
	$$analog_comparator$main segment code 2h #0h
	$$main$main segment code 2h #0h
	$$main_clrWDT$main segment code 2h #0h
	$$main_reqNotHalt$main segment code 2h #0h
	$$saADC_Reading$main segment code 2h #0h
	$$NTABsaADC_Reading$main segment table 2h #0h
	STACKSEG 0100h
CVERSION 3.31.4
CGLOBAL 01H 03H 0000H "main_clrWDT" 08H 02H 49H 00H 80H 00H 00H 00H 07H
CSGLOBAL 03H 0000H "_funcUartFin" 08H 02H 53H 00H 81H 02H 00H 00H 07H
CGLOBAL 01H 03H 0000H "main_reqNotHalt" 08H 02H 54H 00H 80H 00H 00H 00H 07H
CGLOBAL 01H 02H 0000H "saADC_Reading" 08H 02H 59H 00H 80H 02H 00H 00H 08H
CGLOBAL 01H 03H 0000H "RX_Loop" 08H 02H 57H 00H 81H 06H 00H 00H 07H
CGLOBAL 01H 03H 0000H "TX_Loop" 08H 02H 58H 00H 81H 04H 00H 00H 07H
CSGLOBAL 03H 0000H "Initialization" 08H 02H 4AH 00H 81H 04H 00H 00H 07H
CGLOBAL 01H 03H 0000H "PortA_Digital_Inputs" 08H 02H 51H 00H 80H 00H 00H 00H 07H
CGLOBAL 01H 03H 0000H "main" 08H 02H 5AH 00H 80H 00H 00H 00H 01H
CSGLOBAL 03H 0000H "_intUart" 08H 02H 55H 00H 80H 00H 00H 00H 07H
CGLOBAL 01H 03H 0000H "PortD_Low" 08H 02H 50H 00H 80H 00H 00H 00H 07H
CGLOBAL 01H 03H 0000H "NOP1000" 08H 02H 56H 00H 80H 00H 00H 00H 07H
CSGLOBAL 03H 0000H "SetOSC" 08H 02H 4BH 00H 80H 00H 00H 00H 07H
CGLOBAL 01H 03H 0000H "PortC_Low" 08H 02H 4FH 00H 80H 00H 00H 00H 07H
CGLOBAL 01H 03H 0000H "PortB_Low" 08H 02H 4EH 00H 80H 00H 00H 00H 07H
CGLOBAL 01H 03H 0000H "PortA_Low" 08H 02H 4DH 00H 80H 00H 00H 00H 07H
CGLOBAL 01H 03H 0000H "analog_comparator" 08H 02H 4CH 00H 80H 00H 00H 00H 07H
CGLOBAL 01H 03H 0000H "PinB0_PWM" 08H 02H 52H 00H 80H 00H 00H 00H 07H
CSTRUCTTAG 0000H 0000H 0004H 0003H 00000001H "_Notag"
CSTRUCTMEM 52H 00000001H 00000000H "state" 02H 00H 00H
CSTRUCTMEM 52H 00000002H 00000001H "state_sub" 02H 00H 00H
CSTRUCTMEM 52H 00000005H 00000003H "reserve" 02H 00H 00H
CSTRUCTTAG 0000H 0000H 0003H 0006H 0000000AH "_Notag"
CSTRUCTMEM 42H 00000004H 00000000H "br" 02H 00H 02H
CSTRUCTMEM 42H 00000001H 00000004H "lg" 02H 00H 00H
CSTRUCTMEM 42H 00000001H 00000005H "pt" 02H 00H 00H
CSTRUCTMEM 42H 00000001H 00000006H "stp" 02H 00H 00H
CSTRUCTMEM 42H 00000001H 00000007H "neg" 02H 00H 00H
CSTRUCTMEM 42H 00000001H 00000008H "dir" 02H 00H 00H
CSTRUCTTAG 0000H 0000H 0002H 0002H 00000008H "_Notag"
CSTRUCTMEM 43H 00000004H 00000000H "quot" 02H 00H 02H
CSTRUCTMEM 43H 00000004H 00000004H "rem" 02H 00H 02H
CSTRUCTTAG 0000H 0000H 0001H 0002H 00000004H "_Notag"
CSTRUCTMEM 43H 00000002H 00000000H "quot" 02H 00H 01H
CSTRUCTMEM 43H 00000002H 00000002H "rem" 02H 00H 01H
CSTRUCTTAG 0000H 0000H 0000H 0008H 00000001H "_Notag"
CSTRUCTMEM 52H 00000001H 00000000H "b0" 02H 00H 00H
CSTRUCTMEM 52H 00000001H 00000001H "b1" 02H 00H 00H
CSTRUCTMEM 52H 00000001H 00000002H "b2" 02H 00H 00H
CSTRUCTMEM 52H 00000001H 00000003H "b3" 02H 00H 00H
CSTRUCTMEM 52H 00000001H 00000004H "b4" 02H 00H 00H
CSTRUCTMEM 52H 00000001H 00000005H "b5" 02H 00H 00H
CSTRUCTMEM 52H 00000001H 00000006H "b6" 02H 00H 00H
CSTRUCTMEM 52H 00000001H 00000007H "b7" 02H 00H 00H
CENUMTAG 0000H 0000H 0005H 0003H "Status"
CENUMMEM 00000000H "CONTINUE"
CENUMMEM 00000001H "WON"
CENUMMEM 00000002H "LOST"
CTYPEDEF 0000H 0000H 43H "_Ptrdifft" 02H 00H 01H
CTYPEDEF 0000H 0000H 42H "_Sizet" 02H 00H 01H
CTYPEDEF 0000H 0000H 43H "tUartSetParam" 04H 00H 05H 03H 00H
CTYPEDEF 0000H 0000H 42H "size_t" 02H 00H 01H
CTYPEDEF 0000H 0000H 43H "cbfUart" 0AH 03H 00H 02H 2EH 00H 00H 00H 00H 00H 07H
CTYPEDEF 0000H 0000H 43H "STRUCT_STATE" 04H 00H 05H 04H 00H
CTYPEDEF 0000H 0000H 03H "_Cmpfun_nf" 08H 02H 01H 00H 00H 00H 00H 00H 01H
CTYPEDEF 0000H 0000H 03H "_Cmpfun_nn" 08H 02H 00H 00H 00H 00H 00H 00H 01H
CTYPEDEF 0000H 0000H 03H "_Cmpfun_ff" 08H 02H 03H 00H 00H 00H 00H 00H 01H
CTYPEDEF 0000H 0000H 03H "_Cmpfun_fn" 08H 02H 02H 00H 00H 00H 00H 00H 01H
CTYPEDEF 0000H 0000H 43H "div_t" 04H 00H 05H 01H 00H
CTYPEDEF 0000H 0000H 43H "ldiv_t" 04H 00H 05H 02H 00H
CTYPEDEF 0000H 0000H 43H "_BYTE_FIELD" 04H 00H 05H 00H 00H
CGLOBAL 00H 42H 0015H "RecWorld" 05H 01H 15H 00H 00H 00H
CGLOBAL 00H 42H 0001H "_flgUartFin" 02H 00H 00H
CGLOBAL 00H 42H 0002H "UART_VAR" 02H 00H 01H
CGLOBAL 01H 42H 0008H "PING" 05H 01H 08H 00H 00H 00H
CGLOBAL 01H 42H 0016H "AckMCUConn" 05H 01H 16H 00H 00H 00H
CGLOBAL 01H 42H 000EH "InputRec" 05H 01H 0EH 00H 00H 00H
CGLOBAL 00H 43H 0004H "long_a" 02H 00H 02H
CGLOBAL 00H 43H 0008H "double_a" 02H 00H 04H
CGLOBAL 00H 43H 0002H "inta" 02H 00H 01H
CSGLOBAL 01H 000AH "_uartSetParam" 04H 00H 05H 03H 00H
CGLOBAL 01H 42H 0017H "OutputRec" 05H 01H 17H 00H 00H 00H
CGLOBAL 00H 42H 0002H "saADC_result" 02H 00H 08H
CGLOBAL 00H 43H 00C8H "table" 05H 01H 64H 00H 00H 01H
CGLOBAL 00H 43H 0001H "char_a" 02H 00H 00H
CGLOBAL 01H 42H 000EH "HelloWorld" 05H 01H 0EH 00H 00H 00H
CGLOBAL 00H 43H 0004H "delay" 02H 00H 02H
CGLOBAL 00H 42H 0002H "uint" 02H 00H 01H
CGLOBAL 00H 42H 0001H "_reqNotHalt" 02H 00H 00H
CGLOBAL 00H 42H 0001H "uchar" 02H 00H 00H
CGLOBAL 01H 42H 0017H "InputStatus" 05H 01H 17H 00H 00H 00H
CGLOBAL 00H 42H 0016H "Q112ToQ111" 05H 01H 16H 00H 00H 00H
CGLOBAL 00H 43H 0004H "float_a" 02H 00H 03H
CFILE 0001H 0000085AH "main\\ML610112.H"
CFILE 0002H 000000D8H "main\\stdlib.h"
CFILE 0003H 0000007AH "main\\yvals.h"
CFILE 0004H 0000006BH "uart\\uart.h"
CFILE 0005H 00000027H "common\\common.h"
CFILE 0006H 00000057H "irq\\irq.h"
CFILE 0007H 00000023H "main\\mcu.h"
CFILE 0008H 00000074H "saAdc\\saAdc.h"
CFILE 0000H 000004EAH "main\\main.c"

	rseg $$main$main
CFUNCTION 90

_main	:
CBLOCK 90 1 257

;;{
CLINEA 0000H 0001H 0101H 0001H 0001H
CBLOCK 90 2 257
CLOCAL 4BH 0001H 0000H 0002H "Desired_saADC_chan" 02H 00H 00H

;;	Initialization(); //Ports, UART, Timers, Oscillator, Comparators, etc.
CLINEA 0000H 0001H 0106H 0002H 0047H
	bl	_Initialization

;;Loop:
CLINEA 0000H 0001H 010AH 0001H 0005H
CLABEL 0008H "Loop"
_$L8 :

;;	saADC_result = saADC_Reading(Desired_saADC_chan);	// Get saADC reading for channel X (0-7)
CLINEA 0000H 0000H 010FH 0002H 005BH
	mov	r0,	#00h
	bl	_saADC_Reading
	st	er0,	NEAR _saADC_result

;;	TX_Loop();	// Function that sends "PING"
CLINEA 0000H 0001H 0113H 0002H 0029H
	bl	_TX_Loop

;;		NOP1000();
CLINEA 0000H 0001H 0115H 0003H 000CH
	bl	_NOP1000

;;	RX_Loop();  // Function that interfaces with LaPi GUI	
CLINEA 0000H 0001H 0117H 0002H 0037H
	bl	_RX_Loop

;;		NOP1000();
CLINEA 0000H 0001H 0119H 0003H 000CH
	bl	_NOP1000

;;goto Loop;
CLINEA 0000H 0001H 011BH 0001H 000AH
	bal	_$L8
CBLOCKEND 90 2 284

;;}//end main
CLINEA 0000H 0001H 011CH 0001H 000BH
CBLOCKEND 90 1 284
CFUNCTIONEND 90


	rseg $$main_clrWDT$main
CFUNCTION 73

_main_clrWDT	:
CBLOCK 73 1 310

;;{
CLINEA 0000H 0001H 0136H 0001H 0001H
CBLOCK 73 2 310

;;	do {
CLINEA 0000H 0001H 0139H 0002H 0005H
_$L12 :
CBLOCK 73 3 313

;;		WDTCON = 0x5Au;
CLINEA 0000H 0001H 013AH 0003H 0011H
	mov	r0,	#05ah
	st	r0,	0f00eh
CBLOCKEND 73 3 315

;;	} while (WDP != 1);
CLINEA 0000H 0000H 013BH 0002H 0014H
	tb	0f00eh.0
	beq	_$L12

;;	WDTCON = 0xA5u;
CLINEA 0000H 0001H 013CH 0002H 0010H
	mov	r0,	#0a5h
	st	r0,	0f00eh
CBLOCKEND 73 2 317

;;}
CLINEA 0000H 0001H 013DH 0001H 0001H
	rt
CBLOCKEND 73 1 317
CFUNCTIONEND 73


	rseg $$NOP1000$main
CFUNCTION 86

_NOP1000	:
CBLOCK 86 1 327

;;{
CLINEA 0000H 0001H 0147H 0001H 0001H
CBLOCK 86 2 327
CLOCAL 4AH 0002H 0000H 0002H "ONCNT" 02H 00H 01H
CBLOCKEND 86 2 334

;;}
CLINEA 0000H 0001H 014EH 0001H 0001H
	rt
CBLOCKEND 86 1 334
CFUNCTIONEND 86


	rseg $$Initialization$main
CFUNCTION 74

_Initialization	:
CBLOCK 74 1 341

;;static void Initialization(void){
CLINEA 0000H 0001H 0155H 0001H 0021H
	push	lr
CBLOCK 74 2 341
CRET 0000H

;;			DSIO0 = 1; // 0=> Enables Synchronous Serial Port 0 (initial value).
CLINEA 0000H 0001H 0159H 0004H 0047H
	sb	0f02ah.0

;;			DUA0  = 0; // 0=> Enables the operation of UART0 (initial value).
CLINEA 0000H 0001H 015AH 0004H 0044H
	rb	0f02ah.2

;;			DUA1  = 1; // 0=> Enables Uart1 (initial value). 
CLINEA 0000H 0001H 015BH 0004H 0034H
	sb	0f02ah.3

;;			DI2C1 = 1; // 0=> Enables I2C bus Interface (Slave) (initial value).
CLINEA 0000H 0001H 015CH 0004H 0047H
	sb	0f02ah.6

;;			DI2C0 = 1; // 0=> Enables I2C bus Interface (Master) (initial value).	
CLINEA 0000H 0001H 015DH 0004H 0049H
	sb	0f02ah.7

;;		BLKCON4 = 0x00; // 0=> Enables SA-ADC
CLINEA 0000H 0001H 015FH 0003H 0027H
	mov	r0,	#00h
	st	r0,	0f02ch

;;		BLKCON6 = 0x00; // (1=disables; 0=enables) the operation of Timers 8, 9, A, E, F.
CLINEA 0000H 0001H 0160H 0003H 0053H
	st	r0,	0f02eh

;;		BLKCON7 = 0x00; // (1=disables; 0=enables) the operation of PWW (PWMC, PWMD, PWME, PWMF
CLINEA 0000H 0001H 0161H 0003H 0059H
	st	r0,	0f02fh

;;		PortA_Low();	//Initialize all 3 Ports of Port A to GPIO-Low
CLINEA 0000H 0001H 0164H 0003H 003DH
	bl	_PortA_Low

;;		PortB_Low();	//Initialize all 8 Ports of Port B to GPIO-Low
CLINEA 0000H 0001H 0165H 0003H 003DH
	bl	_PortB_Low

;;		PortC_Low();	//Initialize all 8 Ports of Port C to GPIO-Low
CLINEA 0000H 0001H 0166H 0003H 003DH
	bl	_PortC_Low

;;		PortD_Low();	//Initialize all 6 Ports of Port D to GPIO-Low
CLINEA 0000H 0001H 0167H 0003H 003DH
	bl	_PortD_Low

;;     		SetOSC();
CLINEA 0000H 0001H 017BH 0008H 0010H
	bl	_SetOSC

;;		TM8D    = 0;	//Timer 8 DATA Register
CLINEA 0000H 0001H 0183H 0003H 0026H
	mov	r0,	#00h
	st	r0,	0f8e0h

;;		TM8C    = 0;	//Timer 8 CLOCK Register
CLINEA 0000H 0001H 0186H 0003H 0027H
	st	r0,	0f8e1h

;;		T8C1 = 0;	// 01 = HTBCLK  
CLINEA 0000H 0001H 018BH 0003H 001CH
	rb	0f8e1h.1

;;		T8C0 = 1;
CLINEA 0000H 0001H 018CH 0003H 000BH
	sb	0f8e1h.0

;;		T89M16 = 0;	// 0=8-Bit Mode; 1=16bit Mode...
CLINEA 0000H 0001H 018EH 0003H 002EH
	rb	0f8e2h.5

;;		T8OST = 0;	// 0=Normal; 1=One-Shot...
CLINEA 0000H 0001H 0190H 0003H 0027H
	rb	0f8e2h.7

;;		T8RUN = 0;	//0=STOP; 1=START...
CLINEA 0000H 0001H 0193H 0003H 0021H
	rb	0f8e3h.0

;;		irq_di();	// Disable Interrupts
CLINEA 0000H 0001H 019BH 0003H 0021H
	bl	_irq_di

;;		irq_init();	// Initialize Interrupts (All Off and NO Requests)
CLINEA 0000H 0001H 019CH 0003H 0040H
	bl	_irq_init

;;		IE0 = IE1 = IE2 = IE3 = IE4 = IE5 = IE6 = IE7 = 0;
CLINEA 0000H 0001H 01A7H 0003H 0034H
	mov	r0,	#00h
	st	r0,	0f017h
	st	r0,	0f016h
	st	r0,	0f015h
	st	r0,	0f014h
	st	r0,	0f013h
	st	r0,	0f012h
	st	r0,	0f011h
	st	r0,	0f010h

;;		IRQ0 = IRQ1 = IRQ2 = IRQ3 = IRQ4 = IRQ5 = IRQ6 = IRQ7 = 0;
CLINEA 0000H 0001H 01B2H 0003H 003CH
	st	r0,	0f01fh
	st	r0,	0f01eh
	st	r0,	0f01dh
	st	r0,	0f01ch
	st	r0,	0f01bh
	st	r0,	0f01ah
	st	r0,	0f019h
	st	r0,	0f018h

;;		E2H = 0; 	// E2H is the Enable flag for 2Hz TBC Interrupt (1=ENABLED)
CLINEA 0000H 0001H 01B5H 0003H 0047H
	rb	0f017h.3

;;		(void)irq_setHdr( (unsigned char)IRQ_NO_UA0INT, _intUart );
CLINEA 0000H 0001H 01BAH 0003H 003DH
	mov	r2,	#BYTE1 OFFSET __intUart
	mov	r3,	#BYTE2 OFFSET __intUart
	mov	r0,	#0fh
	bl	_irq_setHdr

;;		EUA0 = 1; // EUA0 is the enable flag for the UART0 interrupt (1=ENABLED)
CLINEA 0000H 0001H 01BCH 0003H 004AH
	sb	0f014h.0

;;		ESAD = 1; // ESAD is the enable flag for the successive approximation type A/D converter interrupt (SADINT).	
CLINEA 0000H 0001H 01BDH 0003H 006FH
	sb	0f012h.2

;;		irq_ei(); // Enable Interrupts
CLINEA 0000H 0001H 01BFH 0003H 0020H
	bl	_irq_ei

;;	WDTMOD = 0x03; 	// 0x03=overflow 8sec...
CLINEA 0000H 0001H 01C4H 0002H 0029H
	mov	r0,	#03h
	st	r0,	0f00fh

;;	main_clrWDT(); 	// Clear WDT
CLINEA 0000H 0001H 01C5H 0002H 001DH
	bl	_main_clrWDT

;;		HelloWorld[12] 	= 0x0D;
CLINEA 0000H 0001H 01C8H 0003H 0019H
	mov	r0,	#0dh
	st	r0,	NEAR _HelloWorld+0ch

;;		HelloWorld[13] 	= 0x0A;
CLINEA 0000H 0001H 01C9H 0003H 0019H
	mov	r0,	#0ah
	st	r0,	NEAR _HelloWorld+0dh

;;		InputStatus[21] 	= 0x0D;
CLINEA 0000H 0001H 01CAH 0003H 001AH
	mov	r0,	#0dh
	st	r0,	NEAR _InputStatus+015h

;;		InputStatus[22] 	= 0x0A;
CLINEA 0000H 0001H 01CBH 0003H 001AH
	mov	r0,	#0ah
	st	r0,	NEAR _InputStatus+016h

;;		InputRec[12] 	= 0x0D;
CLINEA 0000H 0001H 01CCH 0003H 0017H
	mov	r0,	#0dh
	st	r0,	NEAR _InputRec+0ch

;;		InputRec[13] 	= 0x0A;
CLINEA 0000H 0001H 01CDH 0003H 0017H
	mov	r0,	#0ah
	st	r0,	NEAR _InputRec+0dh

;;		OutputRec[21] 	= 0x0D;
CLINEA 0000H 0001H 01CEH 0003H 0018H
	mov	r0,	#0dh
	st	r0,	NEAR _OutputRec+015h

;;		OutputRec[22] 	= 0x0A;
CLINEA 0000H 0001H 01CFH 0003H 0018H
	mov	r0,	#0ah
	st	r0,	NEAR _OutputRec+016h

;;		AckMCUConn[20] 	= 0x0D;
CLINEA 0000H 0001H 01D0H 0003H 0019H
	mov	r0,	#0dh
	st	r0,	NEAR _AckMCUConn+014h

;;		AckMCUConn[21] 	= 0x0A;
CLINEA 0000H 0001H 01D1H 0003H 0019H
	mov	r0,	#0ah
	st	r0,	NEAR _AckMCUConn+015h

;;				     &_uartSetParam );				/* Param... 	 */
CLINEA 0000H 0001H 01D6H 000AH 002EH
	mov	r0,	#BYTE1 OFFSET __uartSetParam
	mov	r1,	#BYTE2 OFFSET __uartSetParam
	push	er0
	mov	r2,	#040h
	mov	r3,	#01fh
	mov	r0,	#02h
	bl	_uart_init
	add	sp,	#2 

;;		uart_PortSet();
CLINEA 0000H 0001H 01D7H 0003H 0011H
	bl	_uart_PortSet

;;		_flgUartFin = 0;
CLINEA 0000H 0001H 01D8H 0003H 0012H
	mov	r0,	#00h
	st	r0,	NEAR __flgUartFin

;;		uart_stop();
CLINEA 0000H 0001H 01D9H 0003H 000EH
	bl	_uart_stop

;;		uart_startSend(HelloWorld, 14, _funcUartFin); // Send, "Hello World!"
CLINEA 0000H 0001H 01DBH 0003H 0047H
	mov	r0,	#BYTE1 OFFSET __funcUartFin
	mov	r1,	#BYTE2 OFFSET __funcUartFin
	push	er0
	mov	er2,	#14
	mov	r0,	#BYTE1 OFFSET _HelloWorld
	mov	r1,	#BYTE2 OFFSET _HelloWorld
	bl	_uart_startSend
	add	sp,	#2 

;;		while(_flgUartFin != 1){
CLINEA 0000H 0000H 01DCH 0001H 0001H
	bal	_$L25

;;		while(_flgUartFin != 1){
CLINEA 0000H 0000H 01DCH 0003H 001AH
_$L23 :
CBLOCK 74 3 476

;;			NOP1000();
CLINEA 0000H 0001H 01DDH 0004H 000DH
	bl	_NOP1000

;;			main_clrWDT();
CLINEA 0000H 0001H 01DEH 0004H 0011H
	bl	_main_clrWDT
CBLOCKEND 74 3 479

;;		while(_flgUartFin != 1){
CLINEA 0000H 0000H 01DCH 0001H 0001H
_$L25 :
	l	r0,	NEAR __flgUartFin
	cmp	r0,	#01h
	bne	_$L23
CBLOCKEND 74 2 480

;;}
CLINEA 0000H 0001H 01E0H 0001H 0001H
	pop	pc
CBLOCKEND 74 1 480
CFUNCTIONEND 74


	rseg $$_funcUartFin$main
CFUNCTION 83

__funcUartFin	:
CBLOCK 83 1 492

;;{
CLINEA 0000H 0001H 01ECH 0001H 0001H
	push	lr
CBLOCK 83 2 492
CRET 0000H
CARGUMENT 46H 0002H 0000H "size" 02H 00H 01H
CARGUMENT 46H 0001H 0000H "errStat" 02H 00H 00H

;;	uart_continue();					// Function in UART.c: process to continue send and receive...
CLINEA 0000H 0001H 01EDH 0002H 0054H
	bl	_uart_continue

;;	_flgUartFin = (unsigned char)FLG_SET;
CLINEA 0000H 0001H 01EEH 0002H 0026H
	mov	r0,	#01h
	st	r0,	NEAR __flgUartFin

;;	main_reqNotHalt();				// uncommented 5/2/2013
CLINEA 0000H 0001H 01EFH 0002H 002EH
	bl	_main_reqNotHalt
CBLOCKEND 83 2 496

;;}
CLINEA 0000H 0001H 01F0H 0001H 0001H
	pop	pc
CBLOCKEND 83 1 496
CFUNCTIONEND 83


	rseg $$main_reqNotHalt$main
CFUNCTION 84

_main_reqNotHalt	:
CBLOCK 84 1 506

;;{
CLINEA 0000H 0001H 01FAH 0001H 0001H
CBLOCK 84 2 506

;;	_reqNotHalt = (unsigned char)FLG_SET;
CLINEA 0000H 0001H 01FBH 0002H 0026H
	mov	r0,	#01h
	st	r0,	NEAR __reqNotHalt
CBLOCKEND 84 2 508

;;}
CLINEA 0000H 0001H 01FCH 0001H 0001H
	rt
CBLOCKEND 84 1 508
CFUNCTIONEND 84


	rseg $$_intUart$main
CFUNCTION 85

__intUart	:
CBLOCK 85 1 518

;;{
CLINEA 0000H 0001H 0206H 0001H 0001H
CBLOCK 85 2 518

;;		uart_continue(); //in UART.c: process to continue send and receive...
CLINEA 0000H 0001H 0207H 0003H 0047H
	b	_uart_continue
CBLOCKEND 85 2 520
CLINEA 0000H 0001H 0208H 0001H 0001H
CBLOCKEND 85 1 520
CFUNCTIONEND 85


	rseg $$SetOSC$main
CFUNCTION 75

_SetOSC	:
CBLOCK 75 1 525

;;static void SetOSC(void){
CLINEA 0000H 0001H 020DH 0001H 0019H
CBLOCK 75 2 525

;;	SYSC0 = 0;			// Used to select the frequency of the HSCLK => 00=8.192MHz.
CLINEA 0000H 0001H 0210H 0002H 004AH
	rb	0f002h.0

;;	SYSC1 = 0;
CLINEA 0000H 0001H 0211H 0002H 000BH
	rb	0f002h.1

;;	OSCM1 = 1;			// 10 => Built-in PLL oscillation mode
CLINEA 0000H 0001H 0213H 0002H 0034H
	sb	0f002h.3

;;	OSCM0 = 0;
CLINEA 0000H 0001H 0214H 0002H 000BH
	rb	0f002h.2

;;	ENOSC = 1;			//1=Enable High Speed Oscillator...MUST ENABLE before setting SYSTEM CLOCK!
CLINEA 0000H 0001H 0216H 0002H 0059H
	sb	0f003h.1

;;	SYSCLK = 1;			//1=HSCLK; 0=LSCLK (MUST set ENOSC = 1 first) 
CLINEA 0000H 0001H 0217H 0002H 003DH
	sb	0f003h.0

;;	LPLL = 1;			//1=Enables the use of PLL oscillation - ADDED 4/30/2013
CLINEA 0000H 0001H 0219H 0002H 0045H
	sb	0f003h.7

;;	__EI();			//INT enable
CLINEA 0000H 0001H 021BH 0002H 0017H
	ei
CBLOCKEND 75 2 540

;;}
CLINEA 0000H 0001H 021CH 0001H 0001H
	rt
CBLOCKEND 75 1 540
CFUNCTIONEND 75


	rseg $$analog_comparator$main
CFUNCTION 76

_analog_comparator	:
CBLOCK 76 1 547

;;void analog_comparator(void){
CLINEA 0000H 0001H 0223H 0001H 001DH
CBLOCK 76 2 547

;;	CMP0EN  = 0x01; 	// Comparator ON...
CLINEA 0000H 0001H 0239H 0002H 0025H
	sb	0f950h.0

;;	CMP0E1  = 0x00; 	// No Interupt...
CLINEA 0000H 0001H 023AH 0002H 0023H
	rb	0f951h.1

;;	CMP0E0  = 0x00;
CLINEA 0000H 0001H 023BH 0002H 0010H
	rb	0f951h.0

;;	CMP0SM1 = 0x00; 	// Detect without Sampling... 
CLINEA 0000H 0001H 023CH 0002H 0030H
	rb	0f951h.3

;;	CMP0RFS = 0x01; 	// Differential Input on B5
CLINEA 0000H 0001H 023DH 0002H 002DH
	sb	0f951h.4

;;	CMP0EN  = 0x00;
CLINEA 0000H 0001H 0240H 0002H 0010H
	rb	0f950h.0
CBLOCKEND 76 2 579

;;}
CLINEA 0000H 0001H 0243H 0001H 0001H
	rt
CBLOCKEND 76 1 579
CFUNCTIONEND 76


	rseg $$PortA_Low$main
CFUNCTION 77

_PortA_Low	:
CBLOCK 77 1 587

;;void PortA_Low(void){
CLINEA 0000H 0001H 024BH 0001H 0015H
CBLOCK 77 2 587

;;	PA0DIR = 0;		// PortA Bit0 set to Output Mode...
CLINEA 0000H 0001H 0255H 0002H 0031H
	rb	0f251h.0

;;	PA1DIR = 0;		// PortA Bit1 set to Output Mode...
CLINEA 0000H 0001H 0256H 0002H 0031H
	rb	0f251h.1

;;	PA2DIR = 0;		// PortA Bit2 set to Output Mode...
CLINEA 0000H 0001H 0257H 0002H 0031H
	rb	0f251h.2

;;	PA0C1  = 1;		// PortA Bit0 set to CMOS Output...
CLINEA 0000H 0001H 025AH 0002H 0031H
	sb	0f253h.0

;;	PA0C0  = 1;		
CLINEA 0000H 0001H 025BH 0002H 000EH
	sb	0f252h.0

;;	PA1C1  = 1;		// PortA Bit1 set to CMOS Output...
CLINEA 0000H 0001H 025CH 0002H 0031H
	sb	0f253h.1

;;	PA1C0  = 1;	
CLINEA 0000H 0001H 025DH 0002H 000DH
	sb	0f252h.1

;;	PA2C1  = 1;		// PortA Bit2 set to CMOS Output...
CLINEA 0000H 0001H 025EH 0002H 0031H
	sb	0f253h.2

;;	PA2C0  = 1;	
CLINEA 0000H 0001H 025FH 0002H 000DH
	sb	0f252h.2

;;	PA0MD1  = 0;	// PortA Bit0 set to General Purpose Output...
CLINEA 0000H 0001H 0262H 0002H 003CH
	rb	0f255h.0

;;	PA0MD0  = 0;	
CLINEA 0000H 0001H 0263H 0002H 000EH
	rb	0f254h.0

;;	PA1MD1  = 0;	// PortA Bit1 set to General Purpose Output...
CLINEA 0000H 0001H 0264H 0002H 003CH
	rb	0f255h.1

;;	PA1MD0  = 0;	
CLINEA 0000H 0001H 0265H 0002H 000EH
	rb	0f254h.1

;;	PA2MD1  = 0;	// PortA Bit2 set to General Purpose Output...
CLINEA 0000H 0001H 0266H 0002H 003CH
	rb	0f255h.2

;;	PA2MD0  = 0;	
CLINEA 0000H 0001H 0267H 0002H 000EH
	rb	0f254h.2

;;	PA0D = 0;		// A.0 Output OFF....
CLINEA 0000H 0001H 026AH 0002H 0021H
	rb	0f250h.0

;;	PA1D = 0;		// A.1 Output OFF....
CLINEA 0000H 0001H 026BH 0002H 0021H
	rb	0f250h.1

;;	PA2D = 0;		// A.2 Output OFF....
CLINEA 0000H 0001H 026CH 0002H 0021H
	rb	0f250h.2

;;	main_clrWDT(); 	// Clear WDT
CLINEA 0000H 0001H 026EH 0002H 001DH
	b	_main_clrWDT
CBLOCKEND 77 2 624
CLINEA 0000H 0001H 0270H 0001H 0001H
CBLOCKEND 77 1 624
CFUNCTIONEND 77


	rseg $$PortB_Low$main
CFUNCTION 78

_PortB_Low	:
CBLOCK 78 1 630

;;void PortB_Low(void){
CLINEA 0000H 0001H 0276H 0001H 0015H
CBLOCK 78 2 630

;;	PB0DIR = 0;		// PortB Bit0 set to Output Mode...
CLINEA 0000H 0001H 0280H 0002H 0031H
	rb	0f259h.0

;;	PB1DIR = 0;		// PortB Bit1 set to Output Mode...
CLINEA 0000H 0001H 0281H 0002H 0031H
	rb	0f259h.1

;;	PB2DIR = 0;		// PortB Bit2 set to Output Mode...
CLINEA 0000H 0001H 0282H 0002H 0031H
	rb	0f259h.2

;;	PB3DIR = 0;		// PortB Bit3 set to Output Mode...
CLINEA 0000H 0001H 0283H 0002H 0031H
	rb	0f259h.3

;;	PB4DIR = 0;		// PortB Bit4 set to Output Mode...
CLINEA 0000H 0001H 0284H 0002H 0031H
	rb	0f259h.4

;;	PB5DIR = 0;		// PortB Bit5 set to Output Mode...
CLINEA 0000H 0001H 0285H 0002H 0031H
	rb	0f259h.5

;;	PB6DIR = 0;		// PortB Bit6 set to Output Mode...
CLINEA 0000H 0001H 0286H 0002H 0031H
	rb	0f259h.6

;;	PB7DIR = 0;		// PortB Bit7 set to Output Mode...
CLINEA 0000H 0001H 0287H 0002H 0031H
	rb	0f259h.7

;;	PB0C1  = 1;		// PortB Bit0 set to CMOS Output...
CLINEA 0000H 0001H 028AH 0002H 0031H
	sb	0f25bh.0

;;	PB0C0  = 1;		
CLINEA 0000H 0001H 028BH 0002H 000EH
	sb	0f25ah.0

;;	PB1C1  = 1;		// PortB Bit1 set to CMOS Output...
CLINEA 0000H 0001H 028CH 0002H 0031H
	sb	0f25bh.1

;;	PB1C0  = 1;	
CLINEA 0000H 0001H 028DH 0002H 000DH
	sb	0f25ah.1

;;	PB2C1  = 1;		// PortB Bit2 set to CMOS Output...
CLINEA 0000H 0001H 028EH 0002H 0031H
	sb	0f25bh.2

;;	PB2C0  = 1;	
CLINEA 0000H 0001H 028FH 0002H 000DH
	sb	0f25ah.2

;;	PB3C1  = 1;		// PortB Bit3 set to CMOS Output...
CLINEA 0000H 0001H 0290H 0002H 0031H
	sb	0f25bh.3

;;	PB3C0  = 1;		
CLINEA 0000H 0001H 0291H 0002H 000EH
	sb	0f25ah.3

;;	PB4C1  = 1;		// PortB Bit4 set to CMOS Output...
CLINEA 0000H 0001H 0292H 0002H 0031H
	sb	0f25bh.4

;;	PB4C0  = 1;	
CLINEA 0000H 0001H 0293H 0002H 000DH
	sb	0f25ah.4

;;	PB5C1  = 1;		// PortB Bit5 set to CMOS Output...
CLINEA 0000H 0001H 0294H 0002H 0031H
	sb	0f25bh.5

;;	PB5C0  = 1;	
CLINEA 0000H 0001H 0295H 0002H 000DH
	sb	0f25ah.5

;;	PB6C1  = 1;		// PortB Bit6 set to CMOS Output...
CLINEA 0000H 0001H 0296H 0002H 0031H
	sb	0f25bh.6

;;	PB6C0  = 1;	
CLINEA 0000H 0001H 0297H 0002H 000DH
	sb	0f25ah.6

;;	PB7C1  = 1;		// PortB Bit7 set to CMOS Output...
CLINEA 0000H 0001H 0298H 0002H 0031H
	sb	0f25bh.7

;;	PB7C0  = 1;	
CLINEA 0000H 0001H 0299H 0002H 000DH
	sb	0f25ah.7

;;	PB0MD1  = 0;	// PortB Bit0 set to General Purpose Output...
CLINEA 0000H 0001H 029CH 0002H 003CH
	rb	0f25dh.0

;;	PB0MD0  = 0;	
CLINEA 0000H 0001H 029DH 0002H 000EH
	rb	0f25ch.0

;;	PB1MD1  = 0;	// PortB Bit1 set to General Purpose Output...
CLINEA 0000H 0001H 029EH 0002H 003CH
	rb	0f25dh.1

;;	PB1MD0  = 0;	
CLINEA 0000H 0001H 029FH 0002H 000EH
	rb	0f25ch.1

;;	PB2MD1  = 0;	// PortB Bit2 set to General Purpose Output...
CLINEA 0000H 0001H 02A0H 0002H 003CH
	rb	0f25dh.2

;;	PB2MD0  = 0;	
CLINEA 0000H 0001H 02A1H 0002H 000EH
	rb	0f25ch.2

;;	PB3MD1  = 0;	// PortB Bit3 set to General Purpose Output...
CLINEA 0000H 0001H 02A2H 0002H 003CH
	rb	0f25dh.3

;;	PB3MD0  = 0;	
CLINEA 0000H 0001H 02A3H 0002H 000EH
	rb	0f25ch.3

;;	PB4MD1  = 0;	// PortB Bit4 set to General Purpose Output...
CLINEA 0000H 0001H 02A4H 0002H 003CH
	rb	0f25dh.4

;;	PB4MD0  = 0;	
CLINEA 0000H 0001H 02A5H 0002H 000EH
	rb	0f25ch.4

;;	PB5MD1  = 0;	// PortB Bit5 set to General Purpose Output...
CLINEA 0000H 0001H 02A6H 0002H 003CH
	rb	0f25dh.5

;;	PB5MD0  = 0;
CLINEA 0000H 0001H 02A7H 0002H 000DH
	rb	0f25ch.5

;;	PB6MD1  = 0;	// PortB Bit6 set to General Purpose Output...
CLINEA 0000H 0001H 02A8H 0002H 003CH
	rb	0f25dh.6

;;	PB6MD0  = 0;	
CLINEA 0000H 0001H 02A9H 0002H 000EH
	rb	0f25ch.6

;;	PB7MD1  = 0;	// PortB Bit7 set to General Purpose Output...
CLINEA 0000H 0001H 02AAH 0002H 003CH
	rb	0f25dh.7

;;	PB7MD0  = 0;
CLINEA 0000H 0001H 02ABH 0002H 000DH
	rb	0f25ch.7

;;	PB0D = 0;		// B.0 Output OFF....
CLINEA 0000H 0001H 02AEH 0002H 0021H
	rb	0f258h.0

;;	PB1D = 0;		// B.1 Output OFF....
CLINEA 0000H 0001H 02AFH 0002H 0021H
	rb	0f258h.1

;;	PB2D = 0;		// B.2 Output OFF....
CLINEA 0000H 0001H 02B0H 0002H 0021H
	rb	0f258h.2

;;	PB3D = 0;		// B.3 Output OFF....
CLINEA 0000H 0001H 02B1H 0002H 0021H
	rb	0f258h.3

;;	PB4D = 0;		// B.4 Output OFF....
CLINEA 0000H 0001H 02B2H 0002H 0021H
	rb	0f258h.4

;;	PB5D = 0;		// B.5 Output OFF....
CLINEA 0000H 0001H 02B3H 0002H 0021H
	rb	0f258h.5

;;	PB6D = 0;		// B.6 Output OFF....
CLINEA 0000H 0001H 02B4H 0002H 0021H
	rb	0f258h.6

;;	PB7D = 0;		// B.7 Output OFF....
CLINEA 0000H 0001H 02B5H 0002H 0021H
	rb	0f258h.7

;;	main_clrWDT(); 	// Clear WDT
CLINEA 0000H 0001H 02B7H 0002H 001DH
	b	_main_clrWDT
CBLOCKEND 78 2 697
CLINEA 0000H 0001H 02B9H 0001H 0001H
CBLOCKEND 78 1 697
CFUNCTIONEND 78


	rseg $$PortC_Low$main
CFUNCTION 79

_PortC_Low	:
CBLOCK 79 1 703

;;void PortC_Low(void){
CLINEA 0000H 0001H 02BFH 0001H 0015H
CBLOCK 79 2 703

;;	PC0DIR = 0;		// PortC Bit0 set to Output Mode...
CLINEA 0000H 0001H 02C9H 0002H 0031H
	rb	0f261h.0

;;	PC1DIR = 0;		// PortC Bit1 set to Output Mode...
CLINEA 0000H 0001H 02CAH 0002H 0031H
	rb	0f261h.1

;;	PC2DIR = 0;		// PortC Bit2 set to Output Mode...
CLINEA 0000H 0001H 02CBH 0002H 0031H
	rb	0f261h.2

;;	PC3DIR = 0;		// PortC Bit3 set to Output Mode...
CLINEA 0000H 0001H 02CCH 0002H 0031H
	rb	0f261h.3

;;	PC4DIR = 0;		// PortC Bit4 set to Output Mode...
CLINEA 0000H 0001H 02CDH 0002H 0031H
	rb	0f261h.4

;;	PC5DIR = 0;		// PortC Bit5 set to Output Mode...
CLINEA 0000H 0001H 02CEH 0002H 0031H
	rb	0f261h.5

;;	PC6DIR = 0;		// PortC Bit6 set to Output Mode...
CLINEA 0000H 0001H 02CFH 0002H 0031H
	rb	0f261h.6

;;	PC7DIR = 0;		// PortC Bit7 set to Output Mode...
CLINEA 0000H 0001H 02D0H 0002H 0031H
	rb	0f261h.7

;;	PC0C1  = 1;		// PortC Bit0 set to High-Impedance Output...
CLINEA 0000H 0001H 02D3H 0002H 003BH
	sb	0f263h.0

;;	PC0C0  = 1;		
CLINEA 0000H 0001H 02D4H 0002H 000EH
	sb	0f262h.0

;;	PC1C1  = 1;		// PortC Bit1 set to High-Impedance Output...
CLINEA 0000H 0001H 02D5H 0002H 003BH
	sb	0f263h.1

;;	PC1C0  = 1;	
CLINEA 0000H 0001H 02D6H 0002H 000DH
	sb	0f262h.1

;;	PC2C1  = 1;		// PortC Bit2 set to High-Impedance Output...
CLINEA 0000H 0001H 02D7H 0002H 003BH
	sb	0f263h.2

;;	PC2C0  = 1;	
CLINEA 0000H 0001H 02D8H 0002H 000DH
	sb	0f262h.2

;;	PC3C1  = 1;		// PortC Bit3 set to High-Impedance Output...
CLINEA 0000H 0001H 02D9H 0002H 003BH
	sb	0f263h.3

;;	PC3C0  = 1;		
CLINEA 0000H 0001H 02DAH 0002H 000EH
	sb	0f262h.3

;;	PC4C1  = 1;		// PortC Bit4 set to High-Impedance Output...
CLINEA 0000H 0001H 02DBH 0002H 003BH
	sb	0f263h.4

;;	PC4C0  = 1;	
CLINEA 0000H 0001H 02DCH 0002H 000DH
	sb	0f262h.4

;;	PC5C1  = 1;		// PortC Bit5 set to High-Impedance Output...
CLINEA 0000H 0001H 02DDH 0002H 003BH
	sb	0f263h.5

;;	PC5C0  = 1;	
CLINEA 0000H 0001H 02DEH 0002H 000DH
	sb	0f262h.5

;;	PC6C1  = 1;		// PortC Bit6 set to High-Impedance Output...
CLINEA 0000H 0001H 02DFH 0002H 003BH
	sb	0f263h.6

;;	PC6C0  = 1;	
CLINEA 0000H 0001H 02E0H 0002H 000DH
	sb	0f262h.6

;;	PC7C1  = 1;		// PortC Bit7 set to High-Impedance Output...
CLINEA 0000H 0001H 02E1H 0002H 003BH
	sb	0f263h.7

;;	PC7C0  = 1;	
CLINEA 0000H 0001H 02E2H 0002H 000DH
	sb	0f262h.7

;;	PC0MD1  = 0;	// PortC Bit0 set to General Purpose Output...
CLINEA 0000H 0001H 02E5H 0002H 003CH
	rb	0f265h.0

;;	PC0MD0  = 0;	
CLINEA 0000H 0001H 02E6H 0002H 000EH
	rb	0f264h.0

;;	PC1MD1  = 0;	// PortC Bit1 set to General Purpose Output...
CLINEA 0000H 0001H 02E7H 0002H 003CH
	rb	0f265h.1

;;	PC1MD0  = 0;	
CLINEA 0000H 0001H 02E8H 0002H 000EH
	rb	0f264h.1

;;	PC2MD1  = 0;	// PortC Bit2 set to General Purpose Output...
CLINEA 0000H 0001H 02E9H 0002H 003CH
	rb	0f265h.2

;;	PC2MD0  = 0;	
CLINEA 0000H 0001H 02EAH 0002H 000EH
	rb	0f264h.2

;;	PC3MD1  = 0;	// PortC Bit3 set to General Purpose Output...
CLINEA 0000H 0001H 02EBH 0002H 003CH
	rb	0f265h.3

;;	PC3MD0  = 0;	
CLINEA 0000H 0001H 02ECH 0002H 000EH
	rb	0f264h.3

;;	PC4MD1  = 0;	// PortC Bit4 set to General Purpose Output...
CLINEA 0000H 0001H 02EDH 0002H 003CH
	rb	0f265h.4

;;	PC4MD0  = 0;	
CLINEA 0000H 0001H 02EEH 0002H 000EH
	rb	0f264h.4

;;	PC5MD1  = 0;	// PortC Bit5 set to General Purpose Output...
CLINEA 0000H 0001H 02EFH 0002H 003CH
	rb	0f265h.5

;;	PC5MD0  = 0;
CLINEA 0000H 0001H 02F0H 0002H 000DH
	rb	0f264h.5

;;	PC6MD1  = 0;	// PortC Bit6 set to General Purpose Output...
CLINEA 0000H 0001H 02F1H 0002H 003CH
	rb	0f265h.6

;;	PC6MD0  = 0;	
CLINEA 0000H 0001H 02F2H 0002H 000EH
	rb	0f264h.6

;;	PC7MD1  = 0;	// PortC Bit7 set to General Purpose Output...
CLINEA 0000H 0001H 02F3H 0002H 003CH
	rb	0f265h.7

;;	PC7MD0  = 0;
CLINEA 0000H 0001H 02F4H 0002H 000DH
	rb	0f264h.7

;;	PC0D = 0;		// C.0 Output OFF....
CLINEA 0000H 0001H 02F7H 0002H 0021H
	rb	0f260h.0

;;	PC1D = 0;		// C.1 Output OFF....
CLINEA 0000H 0001H 02F8H 0002H 0021H
	rb	0f260h.1

;;	PC2D = 0;		// C.2 Output OFF....
CLINEA 0000H 0001H 02F9H 0002H 0021H
	rb	0f260h.2

;;	PC3D = 0;		// C.3 Output OFF....
CLINEA 0000H 0001H 02FAH 0002H 0021H
	rb	0f260h.3

;;	PC4D = 0;		// C.4 Output OFF....
CLINEA 0000H 0001H 02FBH 0002H 0021H
	rb	0f260h.4

;;	PC5D = 0;		// C.5 Output OFF....
CLINEA 0000H 0001H 02FCH 0002H 0021H
	rb	0f260h.5

;;	PC6D = 0;		// C.6 Output OFF....
CLINEA 0000H 0001H 02FDH 0002H 0021H
	rb	0f260h.6

;;	PC7D = 0;		// C.7 Output OFF....
CLINEA 0000H 0001H 02FEH 0002H 0021H
	rb	0f260h.7

;;	main_clrWDT(); 	// Clear WDT
CLINEA 0000H 0001H 0300H 0002H 001DH
	b	_main_clrWDT
CBLOCKEND 79 2 770
CLINEA 0000H 0001H 0302H 0001H 0001H
CBLOCKEND 79 1 770
CFUNCTIONEND 79


	rseg $$PortD_Low$main
CFUNCTION 80

_PortD_Low	:
CBLOCK 80 1 776

;;void PortD_Low(void){
CLINEA 0000H 0001H 0308H 0001H 0015H
CBLOCK 80 2 776

;;	PD0DIR = 0;		// PortD Bit0 set to Output Mode...
CLINEA 0000H 0001H 0311H 0002H 0031H
	rb	0f269h.0

;;	PD1DIR = 0;		// PortD Bit1 set to Output Mode...
CLINEA 0000H 0001H 0312H 0002H 0031H
	rb	0f269h.1

;;	PD2DIR = 0;		// PortD Bit2 set to Output Mode...
CLINEA 0000H 0001H 0313H 0002H 0031H
	rb	0f269h.2

;;	PD3DIR = 0;		// PortD Bit3 set to Output Mode...
CLINEA 0000H 0001H 0314H 0002H 0031H
	rb	0f269h.3

;;	PD4DIR = 0;		// PortD Bit4 set to Output Mode...
CLINEA 0000H 0001H 0315H 0002H 0031H
	rb	0f269h.4

;;	PD5DIR = 0;		// PortD Bit5 set to Output Mode...
CLINEA 0000H 0001H 0316H 0002H 0031H
	rb	0f269h.5

;;	PD0C1= 1;		// PortD Bit0 set to CMOS Output...
CLINEA 0000H 0001H 0319H 0002H 002FH
	sb	0f26bh.0

;;	PD0C0= 1;		
CLINEA 0000H 0001H 031AH 0002H 000CH
	sb	0f26ah.0

;;	PD1C1= 1;		// PortD Bit1 set to CMOS Output...
CLINEA 0000H 0001H 031BH 0002H 002FH
	sb	0f26bh.1

;;	PD1C0= 1;	
CLINEA 0000H 0001H 031CH 0002H 000BH
	sb	0f26ah.1

;;	PD2C1= 1;		// PortD Bit2 set to CMOS Output...
CLINEA 0000H 0001H 031DH 0002H 002FH
	sb	0f26bh.2

;;	PD2C0= 1;	
CLINEA 0000H 0001H 031EH 0002H 000BH
	sb	0f26ah.2

;;	PD3C1= 1;		// PortD Bit3 set to CMOS Output...
CLINEA 0000H 0001H 031FH 0002H 002FH
	sb	0f26bh.3

;;	PD3C0= 1;		
CLINEA 0000H 0001H 0320H 0002H 000CH
	sb	0f26ah.3

;;	PD4C1= 1;		// PortD Bit4 set to CMOS Output...
CLINEA 0000H 0001H 0321H 0002H 002FH
	sb	0f26bh.4

;;	PD4C0= 1;	
CLINEA 0000H 0001H 0322H 0002H 000BH
	sb	0f26ah.4

;;	PD5C1= 1;		// PortD Bit5 set to CMOS Output...
CLINEA 0000H 0001H 0323H 0002H 002FH
	sb	0f26bh.5

;;	PD5C0= 1;	
CLINEA 0000H 0001H 0324H 0002H 000BH
	sb	0f26ah.5

;;	PD0D = 0;		// D.0 Output OFF....
CLINEA 0000H 0001H 0327H 0002H 0021H
	rb	0f268h.0

;;	PD1D = 0;		// D.1 Output OFF....
CLINEA 0000H 0001H 0328H 0002H 0021H
	rb	0f268h.1

;;	PD2D = 0;		// D.2 Output OFF....
CLINEA 0000H 0001H 0329H 0002H 0021H
	rb	0f268h.2

;;	PD3D = 0;		// D.3 Output OFF....
CLINEA 0000H 0001H 032AH 0002H 0021H
	rb	0f268h.3

;;	PD4D = 0;		// D.4 Output OFF....
CLINEA 0000H 0001H 032BH 0002H 0021H
	rb	0f268h.4

;;	PD5D = 0;		// D.5 Output OFF....
CLINEA 0000H 0001H 032CH 0002H 0021H
	rb	0f268h.5

;;	main_clrWDT(); 	// Clear WDT
CLINEA 0000H 0001H 032FH 0002H 001DH
	b	_main_clrWDT
CBLOCKEND 80 2 817
CLINEA 0000H 0001H 0331H 0001H 0001H
CBLOCKEND 80 1 817
CFUNCTIONEND 80


	rseg $$PortA_Digital_Inputs$main
CFUNCTION 81

_PortA_Digital_Inputs	:
CBLOCK 81 1 823

;;void PortA_Digital_Inputs(void){
CLINEA 0000H 0001H 0337H 0001H 0020H
CBLOCK 81 2 823

;;	PA0DIR = 1;		// PortA Bit0 set to Input Mode...
CLINEA 0000H 0001H 0341H 0002H 0030H
	sb	0f251h.0

;;	PA1DIR = 1;		// PortA Bit1 set to Input Mode...
CLINEA 0000H 0001H 0342H 0002H 0030H
	sb	0f251h.1

;;	PA2DIR = 1;		// PortA Bit2 set to Input Mode...
CLINEA 0000H 0001H 0343H 0002H 0030H
	sb	0f251h.2

;;	PA0C1  = 1;		// PortA Bit0 set to Input with Pull-Up Resistor...
CLINEA 0000H 0001H 0347H 0002H 0041H
	sb	0f253h.0

;;	PA0C0  = 0;		
CLINEA 0000H 0001H 0348H 0002H 000EH
	rb	0f252h.0

;;	PA1C1  = 1;		// PortA Bit1 set to Input with Pull-Up Resistor...
CLINEA 0000H 0001H 0349H 0002H 0041H
	sb	0f253h.1

;;	PA1C0  = 0;	
CLINEA 0000H 0001H 034AH 0002H 000DH
	rb	0f252h.1

;;	PA2C1  = 1;		// PortA Bit2 set to Input with Pull-Up Resistor...
CLINEA 0000H 0001H 034BH 0002H 0041H
	sb	0f253h.2

;;	PA2C0  = 0;	
CLINEA 0000H 0001H 034CH 0002H 000DH
	rb	0f252h.2

;;	PA0MD1  = 0;	// PortA Bit0 set to General Purpose I/O...
CLINEA 0000H 0001H 034FH 0002H 0039H
	rb	0f255h.0

;;	PA0MD0  = 0;	
CLINEA 0000H 0001H 0350H 0002H 000EH
	rb	0f254h.0

;;	PA1MD1  = 0;	// PortA Bit1 set to General Purpose I/O...
CLINEA 0000H 0001H 0351H 0002H 0039H
	rb	0f255h.1

;;	PA1MD0  = 0;	
CLINEA 0000H 0001H 0352H 0002H 000EH
	rb	0f254h.1

;;	PA2MD1  = 0;	// PortA Bit2 set to General Purpose I/O...
CLINEA 0000H 0001H 0353H 0002H 0039H
	rb	0f255h.2

;;	PA2MD0  = 0;	
CLINEA 0000H 0001H 0354H 0002H 000EH
	rb	0f254h.2

;;	main_clrWDT(); 	// Clear WDT
CLINEA 0000H 0001H 0356H 0002H 001DH
	b	_main_clrWDT
CBLOCKEND 81 2 856
CLINEA 0000H 0001H 0358H 0001H 0001H
CBLOCKEND 81 1 856
CFUNCTIONEND 81


	rseg $$PinB0_PWM$main
CFUNCTION 82

_PinB0_PWM	:
CBLOCK 82 1 864

;;void PinB0_PWM(void){
CLINEA 0000H 0001H 0360H 0001H 0015H
CBLOCK 82 2 864

;;	PB0DIR = 0;		// PortB Bit0 set to Output Mode...
CLINEA 0000H 0001H 036CH 0002H 0031H
	rb	0f259h.0

;;	PB0C1  = 1;		// PortB Bit0 set to CMOS Output...
CLINEA 0000H 0001H 036FH 0002H 0031H
	sb	0f25bh.0

;;	PB0C0  = 1;		
CLINEA 0000H 0001H 0370H 0002H 000EH
	sb	0f25ah.0

;;	PB0MD1  = 0;	// PortB Bit0 set to PWM Output (0,1)...
CLINEA 0000H 0001H 0373H 0002H 0036H
	rb	0f25dh.0

;;	PB0MD0  = 1;	
CLINEA 0000H 0001H 0374H 0002H 000EH
	sb	0f25ch.0

;;	PCCS1 = 0;	//00= LS; 01=HS; 10=PLL
CLINEA 0000H 0001H 0378H 0002H 0023H
	rb	0f916h.1

;;	PCCS0 = 1;
CLINEA 0000H 0001H 0379H 0002H 000BH
	sb	0f916h.0

;;	PWCP = 4250;		// Init Period to (1=255kHz; 10=46kHz; 50=10kHz; 200=2.5kH; ; 3185 = 160Hz; 3400=150Hz; 4250=120Hz; 5000=102Hz)
CLINEA 0000H 0001H 037CH 0002H 007EH
	mov	r0,	#09ah
	mov	r1,	#010h
	st	er0,	0f910h

;;	PWCD =    12;		//12    ~  0.25 % duty cycle @ 160Hz
CLINEA 0000H 0001H 0386H 0002H 0034H
	mov	er0,	#12
	st	er0,	0f912h

;;	PCRUN = 0;		// OFF to start
CLINEA 0000H 0001H 0388H 0002H 001CH
	rb	0f917h.0
CBLOCKEND 82 2 906

;;}
CLINEA 0000H 0001H 038AH 0001H 0001H
	rt
CBLOCKEND 82 1 906
CFUNCTIONEND 82


	rseg $$RX_Loop$main
CFUNCTION 87

_RX_Loop	:
CBLOCK 87 1 911

;;void RX_Loop(void){
CLINEA 0000H 0001H 038FH 0001H 0013H
	push	lr
	push	er4
CBLOCK 87 2 911
CRET 0002H
CLOCAL 47H 0002H 0024H 0002H "i" 02H 00H 01H
CLOCAL 47H 0002H 0026H 0002H "count" 02H 00H 01H

;;		main_clrWDT();
CLINEA 0000H 0001H 0393H 0003H 0010H
	bl	_main_clrWDT

;;		for (i=0;i<22;i++)
CLINEA 0000H 0001H 0396H 0003H 0014H
	mov	er0,	#0 
_$L40 :
CBLOCK 87 3 919

;;			RecWorld[i] = 0;	
CLINEA 0000H 0001H 0398H 0004H 0014H
	mov	r2,	#00h
	st	r2,	NEAR _RecWorld[er0]
CBLOCKEND 87 3 921

;;		for (i=0;i<22;i++)
CLINEA 0000H 0000H 0396H 0003H 0014H
	add	er0,	#1 
	cmp	r0,	#016h
	cmpc	r1,	#00h
	blts	_$L40

;;		_flgUartFin = 0;
CLINEA 0000H 0001H 039CH 0003H 0012H
	mov	r0,	#00h
	st	r0,	NEAR __flgUartFin

;;		uart_stop();
CLINEA 0000H 0001H 039DH 0003H 000EH
	bl	_uart_stop

;;		uart_startReceive(RecWorld, 21, _funcUartFin);
CLINEA 0000H 0001H 039EH 0003H 0030H
	mov	r0,	#BYTE1 OFFSET __funcUartFin
	mov	r1,	#BYTE2 OFFSET __funcUartFin
	push	er0
	mov	er2,	#21
	mov	r0,	#BYTE1 OFFSET _RecWorld
	mov	r1,	#BYTE2 OFFSET _RecWorld
	bl	_uart_startReceive
	add	sp,	#2 

;;		while(_flgUartFin != 1){
CLINEA 0000H 0000H 039FH 0001H 001AH
	bal	_$L114

;;		while(_flgUartFin != 1){
CLINEA 0000H 0000H 039FH 0003H 001AH
_$L46 :
CBLOCK 87 4 927

;;			NOP1000();
CLINEA 0000H 0001H 03A0H 0004H 000DH
	bl	_NOP1000

;;			main_clrWDT();
CLINEA 0000H 0001H 03A1H 0004H 0011H
	bl	_main_clrWDT
CBLOCKEND 87 4 930

;;		while(_flgUartFin != 1){
CLINEA 0000H 0000H 039FH 0001H 001AH
_$L114 :
	l	r0,	NEAR __flgUartFin
	cmp	r0,	#01h
	bne	_$L46

;;		if(RecWorld[0] == 0x41){			//if RECWORLD == "INP"
CLINEA 0000H 0001H 03A7H 0003H 0033H
	l	r0,	NEAR _RecWorld
	cmp	r0,	#041h
	bne	_$L55
CBLOCK 87 5 935

;;			if(RecWorld[1] == 0x43){
CLINEA 0000H 0001H 03A8H 0004H 001BH
	l	r0,	NEAR _RecWorld+01h
	cmp	r0,	#043h
	bne	_$L55
CBLOCK 87 6 936

;;				if(RecWorld[2] == 0x4B){
CLINEA 0000H 0001H 03A9H 0005H 001CH
	l	r0,	NEAR _RecWorld+02h
	cmp	r0,	#04bh
	bne	_$L55
CBLOCK 87 7 937

;;					_flgUartFin = 0;
CLINEA 0000H 0001H 03AAH 0006H 0015H
	mov	r0,	#00h
	st	r0,	NEAR __flgUartFin

;;					uart_stop();
CLINEA 0000H 0001H 03ABH 0006H 0011H
	bl	_uart_stop

;;					uart_startSend(AckMCUConn, 22, _funcUartFin);
CLINEA 0000H 0001H 03ACH 0006H 0032H
	mov	r0,	#BYTE1 OFFSET __funcUartFin
	mov	r1,	#BYTE2 OFFSET __funcUartFin
	push	er0
	mov	er2,	#22
	mov	r0,	#BYTE1 OFFSET _AckMCUConn
	mov	r1,	#BYTE2 OFFSET _AckMCUConn
	bl	_uart_startSend
	add	sp,	#2 

;;					while(_flgUartFin != 1){
CLINEA 0000H 0000H 03ADH 0001H 001AH
	bal	_$L115

;;					while(_flgUartFin != 1){
CLINEA 0000H 0000H 03ADH 0006H 001DH
_$L56 :
CBLOCK 87 8 941

;;						NOP1000();
CLINEA 0000H 0001H 03AEH 0007H 0010H
	bl	_NOP1000

;;						main_clrWDT();
CLINEA 0000H 0001H 03AFH 0007H 0014H
	bl	_main_clrWDT
CBLOCKEND 87 8 944

;;					while(_flgUartFin != 1){
CLINEA 0000H 0000H 03ADH 0001H 001AH
_$L115 :
	l	r0,	NEAR __flgUartFin
	cmp	r0,	#01h
	bne	_$L56

;;					}
CLINEA 0000H 0000H 03B0H 0006H 0006H
_$L55 :
CBLOCKEND 87 7 946
CBLOCKEND 87 6 947
CBLOCKEND 87 5 948

;;		if(RecWorld[0] == 0x49){			//if RECWORLD == "INP"
CLINEA 0000H 0001H 03B7H 0003H 0033H
	l	r0,	NEAR _RecWorld
	cmp	r0,	#049h
	beq	_$M64
	b	_$L85
_$M64 :
CBLOCK 87 9 951

;;			if(RecWorld[1] == 0x4E){
CLINEA 0000H 0001H 03B8H 0004H 001BH
	l	r0,	NEAR _RecWorld+01h
	cmp	r0,	#04eh
	beq	_$M65
	b	_$L85
_$M65 :
CBLOCK 87 10 952

;;				if(RecWorld[2] == 0x50){
CLINEA 0000H 0001H 03B9H 0005H 001CH
	l	r0,	NEAR _RecWorld+02h
	cmp	r0,	#050h
	beq	_$M66
	b	_$L85
_$M66 :
CBLOCK 87 11 953

;;					for(count = 4; count < 12; count++)
CLINEA 0000H 0001H 03BBH 000AH 0013H
	mov	er4,	#4 

;;					for(count = 4; count < 12; count++)
CLINEA 0000H 0000H 03BBH 0021H 0027H
_$L66 :
CBLOCK 87 12 956

;;						RecWorld[count] -= 0x30;
CLINEA 0000H 0001H 03BDH 0007H 001EH
	l	r2,	NEAR _RecWorld[er4]
	add	r2,	#0d0h
	st	r2,	NEAR _RecWorld[er4]

;;						if(RecWorld[count] != (0x01||0x00)){
CLINEA 0000H 0001H 03BEH 0007H 002AH
	mov	r0,	r2
	cmp	r0,	#01h
	beq	_$L78
CBLOCK 87 13 958

;;							RecWorld[count] = 0;
CLINEA 0000H 0001H 03BFH 0008H 001BH
	mov	r2,	#00h
	st	r2,	NEAR _RecWorld[er4]
CBLOCKEND 87 13 960

;;						}
CLINEA 0000H 0000H 03C0H 0007H 0007H
_$L78 :
CBLOCKEND 87 12 961

;;					for(count = 4; count < 12; count++)
CLINEA 0000H 0000H 03BBH 0021H 0027H
	add	er4,	#1 

;;					for(count = 4; count < 12; count++)
CLINEA 0000H 0000H 03BBH 0015H 001FH
	cmp	r4,	#0ch
	cmpc	r5,	#00h
	blts	_$L66

;;					PC7DIR = RecWorld[4];
CLINEA 0000H 0001H 03C4H 0006H 001AH
	l	r0,	NEAR _RecWorld+04h
	and	r0,	#01h
	beq	_$M16
	sb	0f261h.7
	bal	_$M17
_$M16 :
	rb	0f261h.7
_$M17 :

;;					PC6DIR = RecWorld[5];
CLINEA 0000H 0001H 03C5H 0006H 001AH
	l	r0,	NEAR _RecWorld+05h
	and	r0,	#01h
	beq	_$M18
	sb	0f261h.6
	bal	_$M19
_$M18 :
	rb	0f261h.6
_$M19 :

;;					PC5DIR = RecWorld[6];
CLINEA 0000H 0001H 03C6H 0006H 001AH
	l	r0,	NEAR _RecWorld+06h
	and	r0,	#01h
	beq	_$M20
	sb	0f261h.5
	bal	_$M21
_$M20 :
	rb	0f261h.5
_$M21 :

;;					PC4DIR = RecWorld[7];
CLINEA 0000H 0001H 03C7H 0006H 001AH
	l	r0,	NEAR _RecWorld+07h
	and	r0,	#01h
	beq	_$M22
	sb	0f261h.4
	bal	_$M23
_$M22 :
	rb	0f261h.4
_$M23 :

;;					PC3DIR = RecWorld[8];
CLINEA 0000H 0001H 03C8H 0006H 001AH
	l	r0,	NEAR _RecWorld+08h
	and	r0,	#01h
	beq	_$M24
	sb	0f261h.3
	bal	_$M25
_$M24 :
	rb	0f261h.3
_$M25 :

;;					PC2DIR = RecWorld[9];
CLINEA 0000H 0001H 03C9H 0006H 001AH
	l	r0,	NEAR _RecWorld+09h
	and	r0,	#01h
	beq	_$M26
	sb	0f261h.2
	bal	_$M27
_$M26 :
	rb	0f261h.2
_$M27 :

;;					PC1DIR = RecWorld[10];
CLINEA 0000H 0001H 03CAH 0006H 001BH
	l	r0,	NEAR _RecWorld+0ah
	and	r0,	#01h
	beq	_$M28
	sb	0f261h.1
	bal	_$M29
_$M28 :
	rb	0f261h.1
_$M29 :

;;					PC0DIR = RecWorld[11];
CLINEA 0000H 0001H 03CBH 0006H 001BH
	l	r0,	NEAR _RecWorld+0bh
	and	r0,	#01h
	beq	_$M30
	sb	0f261h.0
	bal	_$M31
_$M30 :
	rb	0f261h.0
_$M31 :

;;					InputStatus[4]  = PC7DIR + 0x30;
CLINEA 0000H 0001H 03CEH 0006H 0025H
	l	r0,	0f261h
	srl	r0,	#07h
	and	r0,	#01h
	add	r0,	#030h
	st	r0,	NEAR _InputStatus+04h

;;					InputStatus[5]  = PC6DIR + 0x30;
CLINEA 0000H 0001H 03CFH 0006H 0025H
	l	r0,	0f261h
	srl	r0,	#06h
	and	r0,	#01h
	add	r0,	#030h
	st	r0,	NEAR _InputStatus+05h

;;					InputStatus[6]  = PC5DIR + 0x30;
CLINEA 0000H 0001H 03D0H 0006H 0025H
	l	r0,	0f261h
	srl	r0,	#05h
	and	r0,	#01h
	add	r0,	#030h
	st	r0,	NEAR _InputStatus+06h

;;					InputStatus[7]  = PC4DIR + 0x30;
CLINEA 0000H 0001H 03D1H 0006H 0025H
	l	r0,	0f261h
	srl	r0,	#04h
	and	r0,	#01h
	add	r0,	#030h
	st	r0,	NEAR _InputStatus+07h

;;					InputStatus[8]  = PC3DIR + 0x30;
CLINEA 0000H 0001H 03D2H 0006H 0025H
	l	r0,	0f261h
	srl	r0,	#03h
	and	r0,	#01h
	add	r0,	#030h
	st	r0,	NEAR _InputStatus+08h

;;					InputStatus[9]  = PC2DIR + 0x30;
CLINEA 0000H 0001H 03D3H 0006H 0025H
	l	r0,	0f261h
	srl	r0,	#02h
	and	r0,	#01h
	add	r0,	#030h
	st	r0,	NEAR _InputStatus+09h

;;					InputStatus[10] = PC1DIR + 0x30;
CLINEA 0000H 0001H 03D4H 0006H 0025H
	l	r0,	0f261h
	srl	r0,	#01h
	and	r0,	#01h
	add	r0,	#030h
	st	r0,	NEAR _InputStatus+0ah

;;					InputStatus[11] = PC0DIR + 0x30;
CLINEA 0000H 0001H 03D5H 0006H 0025H
	l	r0,	0f261h
	and	r0,	#01h
	add	r0,	#030h
	st	r0,	NEAR _InputStatus+0bh

;;					InputStatus[13] = PC7D + 0x30;
CLINEA 0000H 0001H 03D8H 0006H 0023H
	l	r0,	0f260h
	srl	r0,	#07h
	and	r0,	#01h
	add	r0,	#030h
	st	r0,	NEAR _InputStatus+0dh

;;					InputStatus[14] = PC6D + 0x30;
CLINEA 0000H 0001H 03D9H 0006H 0023H
	l	r0,	0f260h
	srl	r0,	#06h
	and	r0,	#01h
	add	r0,	#030h
	st	r0,	NEAR _InputStatus+0eh

;;					InputStatus[15] = PC5D + 0x30;
CLINEA 0000H 0001H 03DAH 0006H 0023H
	l	r0,	0f260h
	srl	r0,	#05h
	and	r0,	#01h
	add	r0,	#030h
	st	r0,	NEAR _InputStatus+0fh

;;					InputStatus[16] = PC4D + 0x30;
CLINEA 0000H 0001H 03DBH 0006H 0023H
	l	r0,	0f260h
	srl	r0,	#04h
	and	r0,	#01h
	add	r0,	#030h
	st	r0,	NEAR _InputStatus+010h

;;					InputStatus[17] = PC3D + 0x30;
CLINEA 0000H 0001H 03DCH 0006H 0023H
	l	r0,	0f260h
	srl	r0,	#03h
	and	r0,	#01h
	add	r0,	#030h
	st	r0,	NEAR _InputStatus+011h

;;					InputStatus[18] = PC2D + 0x30;
CLINEA 0000H 0001H 03DDH 0006H 0023H
	l	r0,	0f260h
	srl	r0,	#02h
	and	r0,	#01h
	add	r0,	#030h
	st	r0,	NEAR _InputStatus+012h

;;					InputStatus[19] = PC1D + 0x30;
CLINEA 0000H 0001H 03DEH 0006H 0023H
	l	r0,	0f260h
	srl	r0,	#01h
	and	r0,	#01h
	add	r0,	#030h
	st	r0,	NEAR _InputStatus+013h

;;					InputStatus[20] = PC0D + 0x30;
CLINEA 0000H 0001H 03DFH 0006H 0023H
	l	r0,	0f260h
	and	r0,	#01h
	add	r0,	#030h
	st	r0,	NEAR _InputStatus+014h

;;					_flgUartFin = 0;
CLINEA 0000H 0001H 03E3H 0006H 0015H
	mov	r0,	#00h
	st	r0,	NEAR __flgUartFin

;;					uart_stop();
CLINEA 0000H 0001H 03E4H 0006H 0011H
	bl	_uart_stop

;;					uart_startSend(InputStatus, 23, _funcUartFin);
CLINEA 0000H 0001H 03E5H 0006H 0033H
	mov	r0,	#BYTE1 OFFSET __funcUartFin
	mov	r1,	#BYTE2 OFFSET __funcUartFin
	push	er0
	mov	er2,	#23
	mov	r0,	#BYTE1 OFFSET _InputStatus
	mov	r1,	#BYTE2 OFFSET _InputStatus
	bl	_uart_startSend
	add	sp,	#2 

;;					while(_flgUartFin != 1){
CLINEA 0000H 0000H 03E6H 0001H 001AH
	bal	_$L116

;;					while(_flgUartFin != 1){
CLINEA 0000H 0000H 03E6H 0006H 001DH
_$L82 :
CBLOCK 87 14 998

;;						NOP1000();
CLINEA 0000H 0001H 03E7H 0007H 0010H
	bl	_NOP1000

;;						main_clrWDT();
CLINEA 0000H 0001H 03E8H 0007H 0014H
	bl	_main_clrWDT
CBLOCKEND 87 14 1001

;;					while(_flgUartFin != 1){
CLINEA 0000H 0000H 03E6H 0001H 001AH
_$L116 :

;;					while(_flgUartFin != 1){
CLINEA 0000H 0000H 03E6H 0015H 001FH
	l	r0,	NEAR __flgUartFin
	cmp	r0,	#01h
	bne	_$L82

;;					_flgUartFin = 0;
CLINEA 0000H 0001H 03ECH 0006H 0015H
	mov	r0,	#00h
	st	r0,	NEAR __flgUartFin

;;					uart_stop();
CLINEA 0000H 0001H 03EDH 0006H 0011H
	bl	_uart_stop

;;					uart_startSend(InputRec, 14, _funcUartFin);
CLINEA 0000H 0001H 03EEH 0006H 0030H
	mov	r0,	#BYTE1 OFFSET __funcUartFin
	mov	r1,	#BYTE2 OFFSET __funcUartFin
	push	er0
	mov	er2,	#14
	mov	r0,	#BYTE1 OFFSET _InputRec
	mov	r1,	#BYTE2 OFFSET _InputRec
	bl	_uart_startSend
	add	sp,	#2 

;;					while(_flgUartFin != 1){
CLINEA 0000H 0000H 03EFH 0001H 001AH
	bal	_$L117

;;					while(_flgUartFin != 1){
CLINEA 0000H 0000H 03EFH 0006H 001DH
_$L86 :
CBLOCK 87 15 1007

;;						NOP1000();
CLINEA 0000H 0001H 03F0H 0007H 0010H
	bl	_NOP1000

;;						main_clrWDT();
CLINEA 0000H 0001H 03F1H 0007H 0014H
	bl	_main_clrWDT
CBLOCKEND 87 15 1010

;;					while(_flgUartFin != 1){
CLINEA 0000H 0000H 03EFH 0001H 001AH
_$L117 :

;;					while(_flgUartFin != 1){
CLINEA 0000H 0000H 03EFH 0015H 001FH
	l	r0,	NEAR __flgUartFin
	cmp	r0,	#01h
	bne	_$L86

;;					}
CLINEA 0000H 0000H 03F2H 0006H 0006H
_$L85 :
CBLOCKEND 87 11 1011
CBLOCKEND 87 10 1012
CBLOCKEND 87 9 1013

;;		if(RecWorld[0] == 0x4F){			//if RECWORLD == "OUT"
CLINEA 0000H 0001H 03F8H 0003H 0033H
	l	r0,	NEAR _RecWorld
	cmp	r0,	#04fh
	beq	_$M67
	b	_$L111
_$M67 :
CBLOCK 87 16 1016

;;			if(RecWorld[1] == 0x55){
CLINEA 0000H 0001H 03F9H 0004H 001BH
	l	r0,	NEAR _RecWorld+01h
	cmp	r0,	#055h
	beq	_$M68
	b	_$L111
_$M68 :
CBLOCK 87 17 1017

;;				if(RecWorld[2] == 0x54){
CLINEA 0000H 0001H 03FAH 0005H 001CH
	l	r0,	NEAR _RecWorld+02h
	cmp	r0,	#054h
	beq	_$M69
	b	_$L111
_$M69 :
CBLOCK 87 18 1018

;;					for(count = 4; count < 21; count++)
CLINEA 0000H 0001H 03FCH 000AH 0013H
	mov	er4,	#4 

;;					for(count = 4; count < 21; count++)
CLINEA 0000H 0000H 03FCH 0021H 0027H
_$L96 :
CBLOCK 87 19 1021

;;						RecWorld[count] -= 0x30;
CLINEA 0000H 0001H 03FEH 0007H 001EH
	l	r2,	NEAR _RecWorld[er4]
	add	r2,	#0d0h
	st	r2,	NEAR _RecWorld[er4]

;;						if(RecWorld[count] != (0x01||0x00)){
CLINEA 0000H 0001H 03FFH 0007H 002AH
	mov	r0,	r2
	cmp	r0,	#01h
	beq	_$L108
CBLOCK 87 20 1023

;;							RecWorld[count] = 0;
CLINEA 0000H 0001H 0400H 0008H 001BH
	mov	r2,	#00h
	st	r2,	NEAR _RecWorld[er4]
CBLOCKEND 87 20 1025

;;						}
CLINEA 0000H 0000H 0401H 0007H 0007H
_$L108 :
CBLOCKEND 87 19 1026

;;					for(count = 4; count < 21; count++)
CLINEA 0000H 0000H 03FCH 0021H 0027H
	add	er4,	#1 

;;					for(count = 4; count < 21; count++)
CLINEA 0000H 0000H 03FCH 0015H 001FH
	cmp	r4,	#015h
	cmpc	r5,	#00h
	blts	_$L96

;;					PC7DIR = RecWorld[4];
CLINEA 0000H 0001H 0404H 0006H 001AH
	l	r0,	NEAR _RecWorld+04h
	and	r0,	#01h
	beq	_$M32
	sb	0f261h.7
	bal	_$M33
_$M32 :
	rb	0f261h.7
_$M33 :

;;					PC6DIR = RecWorld[5];
CLINEA 0000H 0001H 0405H 0006H 001AH
	l	r0,	NEAR _RecWorld+05h
	and	r0,	#01h
	beq	_$M34
	sb	0f261h.6
	bal	_$M35
_$M34 :
	rb	0f261h.6
_$M35 :

;;					PC5DIR = RecWorld[6];
CLINEA 0000H 0001H 0406H 0006H 001AH
	l	r0,	NEAR _RecWorld+06h
	and	r0,	#01h
	beq	_$M36
	sb	0f261h.5
	bal	_$M37
_$M36 :
	rb	0f261h.5
_$M37 :

;;					PC4DIR = RecWorld[7];
CLINEA 0000H 0001H 0407H 0006H 001AH
	l	r0,	NEAR _RecWorld+07h
	and	r0,	#01h
	beq	_$M38
	sb	0f261h.4
	bal	_$M39
_$M38 :
	rb	0f261h.4
_$M39 :

;;					PC3DIR = RecWorld[8];
CLINEA 0000H 0001H 0408H 0006H 001AH
	l	r0,	NEAR _RecWorld+08h
	and	r0,	#01h
	beq	_$M40
	sb	0f261h.3
	bal	_$M41
_$M40 :
	rb	0f261h.3
_$M41 :

;;					PC2DIR = RecWorld[9];
CLINEA 0000H 0001H 0409H 0006H 001AH
	l	r0,	NEAR _RecWorld+09h
	and	r0,	#01h
	beq	_$M42
	sb	0f261h.2
	bal	_$M43
_$M42 :
	rb	0f261h.2
_$M43 :

;;					PC1DIR = RecWorld[10];
CLINEA 0000H 0001H 040AH 0006H 001BH
	l	r0,	NEAR _RecWorld+0ah
	and	r0,	#01h
	beq	_$M44
	sb	0f261h.1
	bal	_$M45
_$M44 :
	rb	0f261h.1
_$M45 :

;;					PC0DIR = RecWorld[11];
CLINEA 0000H 0001H 040BH 0006H 001BH
	l	r0,	NEAR _RecWorld+0bh
	and	r0,	#01h
	beq	_$M46
	sb	0f261h.0
	bal	_$M47
_$M46 :
	rb	0f261h.0
_$M47 :

;;					PC7D = RecWorld[13];
CLINEA 0000H 0001H 040EH 0006H 0019H
	l	r0,	NEAR _RecWorld+0dh
	and	r0,	#01h
	beq	_$M48
	sb	0f260h.7
	bal	_$M49
_$M48 :
	rb	0f260h.7
_$M49 :

;;					PC6D = RecWorld[14];
CLINEA 0000H 0001H 040FH 0006H 0019H
	l	r0,	NEAR _RecWorld+0eh
	and	r0,	#01h
	beq	_$M50
	sb	0f260h.6
	bal	_$M51
_$M50 :
	rb	0f260h.6
_$M51 :

;;					PC5D = RecWorld[15];
CLINEA 0000H 0001H 0410H 0006H 0019H
	l	r0,	NEAR _RecWorld+0fh
	and	r0,	#01h
	beq	_$M52
	sb	0f260h.5
	bal	_$M53
_$M52 :
	rb	0f260h.5
_$M53 :

;;					PC4D = RecWorld[16];
CLINEA 0000H 0001H 0411H 0006H 0019H
	l	r0,	NEAR _RecWorld+010h
	and	r0,	#01h
	beq	_$M54
	sb	0f260h.4
	bal	_$M55
_$M54 :
	rb	0f260h.4
_$M55 :

;;					PC3D = RecWorld[17];
CLINEA 0000H 0001H 0412H 0006H 0019H
	l	r0,	NEAR _RecWorld+011h
	and	r0,	#01h
	beq	_$M56
	sb	0f260h.3
	bal	_$M57
_$M56 :
	rb	0f260h.3
_$M57 :

;;					PC2D = RecWorld[18];
CLINEA 0000H 0001H 0413H 0006H 0019H
	l	r0,	NEAR _RecWorld+012h
	and	r0,	#01h
	beq	_$M58
	sb	0f260h.2
	bal	_$M59
_$M58 :
	rb	0f260h.2
_$M59 :

;;					PC1D = RecWorld[19];
CLINEA 0000H 0001H 0414H 0006H 0019H
	l	r0,	NEAR _RecWorld+013h
	and	r0,	#01h
	beq	_$M60
	sb	0f260h.1
	bal	_$M61
_$M60 :
	rb	0f260h.1
_$M61 :

;;					PC0D = RecWorld[20];
CLINEA 0000H 0001H 0415H 0006H 0019H
	l	r0,	NEAR _RecWorld+014h
	and	r0,	#01h
	beq	_$M62
	sb	0f260h.0
	bal	_$M63
_$M62 :
	rb	0f260h.0
_$M63 :

;;					OutputRec[13] = PC7D + 0x30;
CLINEA 0000H 0001H 0418H 0006H 0021H
	l	r0,	0f260h
	srl	r0,	#07h
	and	r0,	#01h
	add	r0,	#030h
	st	r0,	NEAR _OutputRec+0dh

;;					OutputRec[14] = PC6D + 0x30;
CLINEA 0000H 0001H 0419H 0006H 0021H
	l	r0,	0f260h
	srl	r0,	#06h
	and	r0,	#01h
	add	r0,	#030h
	st	r0,	NEAR _OutputRec+0eh

;;					OutputRec[15] = PC5D + 0x30;
CLINEA 0000H 0001H 041AH 0006H 0021H
	l	r0,	0f260h
	srl	r0,	#05h
	and	r0,	#01h
	add	r0,	#030h
	st	r0,	NEAR _OutputRec+0fh

;;					OutputRec[16] = PC4D + 0x30;
CLINEA 0000H 0001H 041BH 0006H 0021H
	l	r0,	0f260h
	srl	r0,	#04h
	and	r0,	#01h
	add	r0,	#030h
	st	r0,	NEAR _OutputRec+010h

;;					OutputRec[17] = PC3D + 0x30;
CLINEA 0000H 0001H 041CH 0006H 0021H
	l	r0,	0f260h
	srl	r0,	#03h
	and	r0,	#01h
	add	r0,	#030h
	st	r0,	NEAR _OutputRec+011h

;;					OutputRec[18] = PC2D + 0x30;
CLINEA 0000H 0001H 041DH 0006H 0021H
	l	r0,	0f260h
	srl	r0,	#02h
	and	r0,	#01h
	add	r0,	#030h
	st	r0,	NEAR _OutputRec+012h

;;					OutputRec[19] = PC1D + 0x30;
CLINEA 0000H 0001H 041EH 0006H 0021H
	l	r0,	0f260h
	srl	r0,	#01h
	and	r0,	#01h
	add	r0,	#030h
	st	r0,	NEAR _OutputRec+013h

;;					OutputRec[20] = PC0D + 0x30;
CLINEA 0000H 0001H 041FH 0006H 0021H
	l	r0,	0f260h
	and	r0,	#01h
	add	r0,	#030h
	st	r0,	NEAR _OutputRec+014h

;;					_flgUartFin = 0;
CLINEA 0000H 0001H 0421H 0006H 0015H
	mov	r0,	#00h
	st	r0,	NEAR __flgUartFin

;;					uart_stop();
CLINEA 0000H 0001H 0422H 0006H 0011H
	bl	_uart_stop

;;					uart_startSend(OutputRec, 23, _funcUartFin);
CLINEA 0000H 0001H 0423H 0006H 0031H
	mov	r0,	#BYTE1 OFFSET __funcUartFin
	mov	r1,	#BYTE2 OFFSET __funcUartFin
	push	er0
	mov	er2,	#23
	mov	r0,	#BYTE1 OFFSET _OutputRec
	mov	r1,	#BYTE2 OFFSET _OutputRec
	bl	_uart_startSend
	add	sp,	#2 

;;					while(_flgUartFin != 1){
CLINEA 0000H 0000H 0424H 0001H 001AH
	bal	_$L118

;;					while(_flgUartFin != 1){
CLINEA 0000H 0000H 0424H 0006H 001DH
_$L112 :
CBLOCK 87 21 1060

;;						NOP1000();
CLINEA 0000H 0001H 0425H 0007H 0010H
	bl	_NOP1000

;;						main_clrWDT();
CLINEA 0000H 0001H 0426H 0007H 0014H
	bl	_main_clrWDT
CBLOCKEND 87 21 1063

;;					while(_flgUartFin != 1){
CLINEA 0000H 0000H 0424H 0001H 001AH
_$L118 :

;;					while(_flgUartFin != 1){
CLINEA 0000H 0000H 0424H 0015H 001FH
	l	r0,	NEAR __flgUartFin
	cmp	r0,	#01h
	bne	_$L112

;;					}
CLINEA 0000H 0000H 0427H 0006H 0006H
_$L111 :
CBLOCKEND 87 18 1064
CBLOCKEND 87 17 1065
CBLOCKEND 87 16 1066
CBLOCKEND 87 2 1068

;;}//End RX_Loop Function...
CLINEA 0000H 0001H 042CH 0001H 001AH
	pop	er4
	pop	pc
CBLOCKEND 87 1 1068
CFUNCTIONEND 87


	rseg $$TX_Loop$main
CFUNCTION 88

_TX_Loop	:
CBLOCK 88 1 1074

;;void TX_Loop(void){
CLINEA 0000H 0001H 0432H 0001H 0013H
	push	lr
CBLOCK 88 2 1074
CRET 0000H

;;		uart_PortSet();
CLINEA 0000H 0001H 0434H 0003H 0011H
	bl	_uart_PortSet

;;		_flgUartFin = 0;
CLINEA 0000H 0001H 0435H 0003H 0012H
	mov	r0,	#00h
	st	r0,	NEAR __flgUartFin

;;		uart_stop();
CLINEA 0000H 0001H 0436H 0003H 000EH
	bl	_uart_stop

;;		uart_startSend(PING, 8, _funcUartFin); // Send, "PING!"
CLINEA 0000H 0001H 0438H 0003H 0039H
	mov	r0,	#BYTE1 OFFSET __funcUartFin
	mov	r1,	#BYTE2 OFFSET __funcUartFin
	push	er0
	mov	er2,	#8 
	mov	r0,	#BYTE1 OFFSET _PING
	mov	r1,	#BYTE2 OFFSET _PING
	bl	_uart_startSend
	add	sp,	#2 

;;		while(_flgUartFin != 1){
CLINEA 0000H 0000H 0439H 0001H 001AH
	bal	_$L124

;;		while(_flgUartFin != 1){
CLINEA 0000H 0000H 0439H 0003H 001AH
_$L122 :
CBLOCK 88 3 1081

;;			NOP1000();
CLINEA 0000H 0001H 043AH 0004H 000DH
	bl	_NOP1000

;;			main_clrWDT();
CLINEA 0000H 0001H 043BH 0004H 0011H
	bl	_main_clrWDT
CBLOCKEND 88 3 1084

;;		while(_flgUartFin != 1){
CLINEA 0000H 0000H 0439H 0001H 001AH
_$L124 :

;;		while(_flgUartFin != 1){
CLINEA 0000H 0000H 0439H 0015H 001FH
	l	r0,	NEAR __flgUartFin
	cmp	r0,	#01h
	bne	_$L122
CBLOCKEND 88 2 1086

;;}//End TX_Loop Function...
CLINEA 0000H 0001H 043EH 0001H 001AH
	pop	pc
CBLOCKEND 88 1 1086
CFUNCTIONEND 88


	rseg $$saADC_Reading$main
CFUNCTION 89

_saADC_Reading	:
CBLOCK 89 1 1094

;;{
CLINEA 0000H 0001H 0446H 0001H 0001H
	push	er8
	mov	r8,	r0
CBLOCK 89 2 1094
CARGUMENT 47H 0001H 001CH "ADC_Channel" 02H 00H 00H
CLOCAL 46H 0001H 0014H 0002H "reg" 02H 00H 00H
CLOCAL 46H 0002H 0025H 0002H "rl" 02H 00H 08H
CLOCAL 46H 0002H 0024H 0002H "rh" 02H 00H 08H
CLOCAL 4AH 0002H 0000H 0002H "saADC_Adval" 02H 00H 08H
CLOCAL 4BH 0002H 0000H 0002H "counterVar" 02H 00H 01H

;;	switch (ADC_Channel)
CLINEA 0000H 0001H 045DH 0002H 0015H
	extbw	er0
CBLOCK 89 3 1118
	cmp	r0,	#07h
	cmpc	r1,	#00h
	ble	_$M75
	b	_$L130
_$M75 :
	sllc	r1,	#01h
	sll	r0,	#01h
	l	er0,	NEAR _$M72[er0]
	b	er0

;;	}
_$L129 :

;;	SARUN = 0;		  // STOP: The SARUN bit for SA-ADC conversion (0=STOP; 1=START)
CLINEA 0000H 0001H 0497H 0002H 004DH
	rb	0f2f1h.0

;;	SADMOD0 = 0;	  // Channel setting : Chan. 0-7 ...
CLINEA 0000H 0001H 0498H 0002H 0032H
	mov	r0,	#00h
	st	r0,	0f2f2h

;;	switch (ADC_Channel)
CLINEA 0000H 0001H 049BH 0002H 0015H
	mov	r0,	r8
	extbw	er0
CBLOCK 89 4 1180
	cmp	r0,	#07h
	cmpc	r1,	#00h
	ble	_$M76
	b	_$L143
_$M76 :
	sllc	r1,	#01h
	sll	r0,	#01h
	l	er0,	NEAR _$M73[er0]
	b	er0

;;	}
_$L142 :

;;	ESAD = 0 ;		  // ESAD = 0 ...clear SAADC-IRQ...
CLINEA 0000H 0001H 04B1H 0002H 0030H
	rb	0f012h.2

;;	SARUN = 1;		  // START: The SARUN bit for SA-ADC conversion (0=STOP; 1=START)
CLINEA 0000H 0001H 04B2H 0002H 004EH
	sb	0f2f1h.0

;;	Wait_ADC:	
CLINEA 0000H 0001H 04B6H 0002H 000BH
CLABEL 0098H "Wait_ADC"
_$L152 :

;;	reg = IRQ2;
CLINEA 0000H 0001H 04B7H 0002H 000CH
	l	r0,	0f01ah

;;	if( ( reg & (unsigned char) IRQ2_QSAD) != 0 ) {
CLINEA 0000H 0001H 04B9H 0002H 0030H
	tb	r0.2
	beq	_$L152
CBLOCK 89 5 1209
CBLOCKEND 89 5 1211

;;	switch (ADC_Channel)
CLINEA 0000H 0001H 04C1H 0002H 0015H
	mov	r0,	r8
	extbw	er0
CBLOCK 89 6 1218
	cmp	r0,	#07h
	cmpc	r1,	#00h
	ble	_$M77
	b	_$L160
_$M77 :
	sllc	r1,	#01h
	sll	r0,	#01h
	l	er0,	NEAR _$M74[er0]
	b	er0

;;	}
_$L159 :

;;		SARUN = 0;		  // STOP: The SARUN bit for SA-ADC conversion (0=STOP; 1=START)
CLINEA 0000H 0001H 04E0H 0003H 004EH
	rb	0f2f1h.0

;;	return saADC_Adval;
CLINEA 0000H 0001H 04E6H 0002H 0014H
	sllc	r1,	#02h
	sll	r0,	#02h
	srlc	r2,	#04h
	srl	r3,	#04h
	or	r2,	r0
	or	r3,	r1
CBLOCKEND 89 2 1255

;;}//End saADC_Reading Function...
CLINEA 0000H 0000H 04E7H 0001H 0020H
	mov	er0,	er2
	pop	er8
	rt

;;		case 0:	//Chan AN0 (A.0) set to Input & High-Z...
CLINEA 0000H 0001H 045FH 0003H 0033H
_$S131 :

;;				PA0DIR = 1;		// Set PortA, Bit0 = to 1 (INPUT)
CLINEA 0000H 0001H 0460H 0005H 0032H
	sb	0f251h.0

;;	 			PA0C1 = 0;  	// Sets PortA, Bit0 = to High-impedance input when (PA0DIR bit = 1)
CLINEA 0000H 0001H 0461H 0006H 0055H
	rb	0f253h.0

;;	 			PA0C0 = 0;  	// 
CLINEA 0000H 0001H 0462H 0006H 0015H
	rb	0f252h.0

;;				break;
CLINEA 0000H 0001H 0463H 0005H 000AH
	bal	_$L129

;;		case 1:	//Chan AN1 (A.1) set to Input & High-Z...
CLINEA 0000H 0001H 0465H 0003H 0033H
_$S132 :

;;				PA1DIR = 1;		// Set PortA, Bit1 = to 1 (INPUT)
CLINEA 0000H 0001H 0466H 0005H 0032H
	sb	0f251h.1

;;	 			PA1C1 = 0;  	// Sets PortA, Bit1 = to High-impedance input when (PA1DIR bit = 1)
CLINEA 0000H 0001H 0467H 0006H 0055H
	rb	0f253h.1

;;	 			PA1C0 = 0;  	// 
CLINEA 0000H 0001H 0468H 0006H 0015H
	rb	0f252h.1

;;				break;
CLINEA 0000H 0001H 0469H 0005H 000AH
	bal	_$L129

;;		case 2:	//Chan AN2 (B.0) set to Input & High-Z...
CLINEA 0000H 0001H 046BH 0003H 0033H
_$S133 :

;;				PB0DIR = 1;		// Set PortB, Bit0 = to 1 (INPUT)
CLINEA 0000H 0001H 046CH 0005H 0032H
	sb	0f259h.0

;;	 			PB0C1 = 0;  	// Sets PortB, Bit0 = to High-impedance input when (PB0DIR bit = 1)
CLINEA 0000H 0001H 046DH 0006H 0055H
	rb	0f25bh.0

;;	 			PB0C0 = 0;  	// 
CLINEA 0000H 0001H 046EH 0006H 0015H
	rb	0f25ah.0

;;				break;
CLINEA 0000H 0001H 046FH 0005H 000AH
	bal	_$L129

;;		case 3:	//Chan AN3 (B.1) set to Input & High-Z...
CLINEA 0000H 0001H 0471H 0003H 0033H
_$S134 :

;;				PB1DIR = 1;		// Set PortB, Bit1 = to 1 (INPUT)
CLINEA 0000H 0001H 0472H 0005H 0032H
	sb	0f259h.1

;;	 			PB1C1 = 0;  	// Sets PortB, Bit1 = to High-impedance input when (PB1DIR bit = 1)
CLINEA 0000H 0001H 0473H 0006H 0055H
	rb	0f25bh.1

;;	 			PB1C0 = 0;  	// 
CLINEA 0000H 0001H 0474H 0006H 0015H
	rb	0f25ah.1

;;				break;
CLINEA 0000H 0001H 0475H 0005H 000AH
	b	_$L129

;;		case 4:	//Chan AN4 (B.6) set to Input & High-Z...
CLINEA 0000H 0001H 0477H 0003H 0033H
_$S135 :

;;				PB6DIR = 1;		// Set PortB, Bit6 = to 1 (INPUT)
CLINEA 0000H 0001H 0478H 0005H 0032H
	sb	0f259h.6

;;	 			PB6C1 = 0;  	// Sets PortB, Bit6 = to High-impedance input when (PB6DIR bit = 1)
CLINEA 0000H 0001H 0479H 0006H 0055H
	rb	0f25bh.6

;;	 			PB6C0 = 0;  	// 
CLINEA 0000H 0001H 047AH 0006H 0015H
	rb	0f25ah.6

;;				break;
CLINEA 0000H 0001H 047BH 0005H 000AH
	b	_$L129

;;		case 5:	//Chan AN5 (B.7) set to Input & High-Z...
CLINEA 0000H 0001H 047DH 0003H 0033H
_$S136 :

;;				PB7DIR = 1;		// Set PortB, Bit7 = to 1 (INPUT)
CLINEA 0000H 0001H 047EH 0005H 0032H
	sb	0f259h.7

;;	 			PB7C1 = 0;  	// Sets PortB, Bit7 = to High-impedance input when (PB7DIR bit = 1)
CLINEA 0000H 0001H 047FH 0006H 0055H
	rb	0f25bh.7

;;	 			PB7C0 = 0;  	// 
CLINEA 0000H 0001H 0480H 0006H 0015H
	rb	0f25ah.7

;;				break;
CLINEA 0000H 0001H 0481H 0005H 000AH
	b	_$L129

;;		case 6:	//Chan AN6 (C.6) set to Input & High-Z...
CLINEA 0000H 0001H 0483H 0003H 0033H
_$S137 :

;;				PC6DIR = 1;		// Set PortC, Bit6 = to 1 (INPUT)
CLINEA 0000H 0001H 0484H 0005H 0032H
	sb	0f261h.6

;;	 			PC6C1 = 0;  	// Sets PortC, Bit6 = to High-impedance input when (PC6DIR bit = 1)
CLINEA 0000H 0001H 0485H 0006H 0055H
	rb	0f263h.6

;;	 			PC6C0 = 0;  	// 
CLINEA 0000H 0001H 0486H 0006H 0015H
	rb	0f262h.6

;;				break;
CLINEA 0000H 0001H 0487H 0005H 000AH
	b	_$L129

;;		case 7:	//Chan AN7 (C.7) set to Input & High-Z...
CLINEA 0000H 0001H 0489H 0003H 0033H
_$S138 :

;;				PC7DIR = 1;		// Set PortC, Bit7 = to 1 (INPUT)
CLINEA 0000H 0001H 048AH 0005H 0032H
	sb	0f261h.7

;;	 			PC7C1 = 0;  	// Sets PortC, Bit7 = to High-impedance input when (PC7DIR bit = 1)
CLINEA 0000H 0001H 048BH 0006H 0055H
	rb	0f263h.7

;;	 			PC7C0 = 0;  	// 
CLINEA 0000H 0001H 048CH 0006H 0015H
	rb	0f262h.7

;;				break;
CLINEA 0000H 0001H 048DH 0005H 000AH
	b	_$L129

;;		default:	//Chan AN0 (A.0) set to Input & High-Z...
CLINEA 0000H 0001H 048FH 0003H 0034H
_$L130 :

;;				PA0DIR = 1;		// Set PortA, Bit0 = to 1 (INPUT)
CLINEA 0000H 0001H 0490H 0005H 0032H
	sb	0f251h.0

;;	 			PA0C1 = 0;  	// Sets PortA, Bit0 = to High-impedance input when (PA0DIR bit = 1)
CLINEA 0000H 0001H 0491H 0006H 0055H
	rb	0f253h.0

;;	 			PA0C0 = 0;  	// 
CLINEA 0000H 0001H 0492H 0006H 0015H
	rb	0f252h.0

;;				break;	
CLINEA 0000H 0001H 0493H 0005H 000BH
	b	_$L129
CBLOCKEND 89 3 1172

;;		case 0:	SACH0 = 1;		  // Performs conversion on Channel 0...
CLINEA 0000H 0001H 049DH 0003H 003EH
_$S144 :
	sb	0f2f2h.0

;;				break;
CLINEA 0000H 0001H 049EH 0005H 000AH
	b	_$L142

;;		case 1:	SACH1 = 1;		  // Performs conversion on Channel 1...
CLINEA 0000H 0001H 049FH 0003H 003EH
_$S145 :
	sb	0f2f2h.1

;;				break;
CLINEA 0000H 0001H 04A0H 0005H 000AH
	b	_$L142

;;		case 2:	SACH2 = 1;		  // Performs conversion on Channel 2...
CLINEA 0000H 0001H 04A1H 0003H 003EH
_$S146 :
	sb	0f2f2h.2

;;				break;
CLINEA 0000H 0001H 04A2H 0005H 000AH
	b	_$L142

;;		case 3:	SACH3 = 1;		  // Performs conversion on Channel 3...
CLINEA 0000H 0001H 04A3H 0003H 003EH
_$S147 :
	sb	0f2f2h.3

;;				break;
CLINEA 0000H 0001H 04A4H 0005H 000AH
	b	_$L142

;;		case 4:	SACH4 = 1;		  // Performs conversion on Channel 4...
CLINEA 0000H 0001H 04A5H 0003H 003EH
_$S148 :
	sb	0f2f2h.4

;;				break;
CLINEA 0000H 0001H 04A6H 0005H 000AH
	b	_$L142

;;		case 5:	SACH5 = 1;		  // Performs conversion on Channel 5...
CLINEA 0000H 0001H 04A7H 0003H 003EH
_$S149 :
	sb	0f2f2h.5

;;				break;
CLINEA 0000H 0001H 04A8H 0005H 000AH
	b	_$L142

;;		case 6:	SACH6 = 1;		  // Performs conversion on Channel 6...
CLINEA 0000H 0001H 04A9H 0003H 003EH
_$S150 :
	sb	0f2f2h.6

;;				break;	
CLINEA 0000H 0001H 04AAH 0005H 000BH
	b	_$L142

;;		case 7:	SACH7 = 1;		  // Performs conversion on Channel 7...
CLINEA 0000H 0001H 04ABH 0003H 003EH
_$S151 :
	sb	0f2f2h.7

;;				break;	
CLINEA 0000H 0001H 04ACH 0005H 000BH
	b	_$L142

;;		default:	SACH0 = 1;	  	  // DEFAULT Performs conversion on Channel 0...
CLINEA 0000H 0001H 04ADH 0003H 0049H
_$L143 :
	sb	0f2f2h.0

;;				break;	
CLINEA 0000H 0001H 04AEH 0005H 000BH
	b	_$L142
CBLOCKEND 89 4 1199

;;		case 0:	rl = SADR0L;	//CHAN 0 Low  Byte Results
CLINEA 0000H 0001H 04C3H 0003H 0031H
_$S161 :
	l	r0,	0f2d0h
	mov	r1,	#00h
	mov	er2,	er0

;;				rh = SADR0H;	//CHAN 0 High Byte Results
CLINEA 0000H 0001H 04C4H 0005H 002BH
	l	r0,	0f2d1h

;;				break;
CLINEA 0000H 0001H 04C5H 0005H 000AH
	b	_$L159

;;		case 1:	rl = SADR1L;	//CHAN 1 Low  Byte Results
CLINEA 0000H 0001H 04C6H 0003H 0031H
_$S162 :
	l	r0,	0f2d2h
	mov	r1,	#00h
	mov	er2,	er0

;;				rh = SADR1H;	//CHAN 1 High Byte Results
CLINEA 0000H 0001H 04C7H 0005H 002BH
	l	r0,	0f2d3h

;;				break;	
CLINEA 0000H 0001H 04C8H 0005H 000BH
	b	_$L159

;;		case 2:	rl = SADR2L;	//CHAN 2 Low  Byte Results
CLINEA 0000H 0001H 04C9H 0003H 0031H
_$S163 :
	l	r0,	0f2d4h
	mov	r1,	#00h
	mov	er2,	er0

;;				rh = SADR2H;	//CHAN 2 High Byte Results
CLINEA 0000H 0001H 04CAH 0005H 002BH
	l	r0,	0f2d5h

;;				break;
CLINEA 0000H 0001H 04CBH 0005H 000AH
	b	_$L159

;;		case 3:	rl = SADR3L;	//CHAN 3 Low  Byte Results
CLINEA 0000H 0001H 04CCH 0003H 0031H
_$S164 :
	l	r0,	0f2d6h
	mov	r1,	#00h
	mov	er2,	er0

;;				rh = SADR3H;	//CHAN 3 High Byte Results
CLINEA 0000H 0001H 04CDH 0005H 002BH
	l	r0,	0f2d7h

;;				break;
CLINEA 0000H 0001H 04CEH 0005H 000AH
	b	_$L159

;;		case 4:	rl = SADR4L;	//CHAN 4 Low  Byte Results
CLINEA 0000H 0001H 04CFH 0003H 0031H
_$S165 :
	l	r0,	0f2d8h
	mov	r1,	#00h
	mov	er2,	er0

;;				rh = SADR4H;	//CHAN 4 High Byte Results
CLINEA 0000H 0001H 04D0H 0005H 002BH
	l	r0,	0f2d9h

;;				break;
CLINEA 0000H 0001H 04D1H 0005H 000AH
	b	_$L159

;;		case 5:	rl = SADR5L;	//CHAN 5 Low  Byte Results
CLINEA 0000H 0001H 04D2H 0003H 0031H
_$S166 :
	l	r0,	0f2dah
	mov	r1,	#00h
	mov	er2,	er0

;;				rh = SADR5H;	//CHAN 5 High Byte Results
CLINEA 0000H 0001H 04D3H 0005H 002BH
	l	r0,	0f2dbh

;;				break;
CLINEA 0000H 0001H 04D4H 0005H 000AH
	b	_$L159

;;		case 6:	rl = SADR6L;	//CHAN 6 Low  Byte Results
CLINEA 0000H 0001H 04D5H 0003H 0031H
_$S167 :
	l	r0,	0f2dch
	mov	r1,	#00h
	mov	er2,	er0

;;				rh = SADR6H;	//CHAN 6 High Byte Results
CLINEA 0000H 0001H 04D6H 0005H 002BH
	l	r0,	0f2ddh

;;				break;
CLINEA 0000H 0001H 04D7H 0005H 000AH
	b	_$L159

;;		case 7:	rl = SADR7L;	//CHAN 7 Low  Byte Results
CLINEA 0000H 0001H 04D8H 0003H 0031H
_$S168 :
	l	r0,	0f2deh
	mov	r1,	#00h
	mov	er2,	er0

;;				rh = SADR7H;	//CHAN 7 High Byte Results
CLINEA 0000H 0001H 04D9H 0005H 002BH
	l	r0,	0f2dfh

;;				break;
CLINEA 0000H 0001H 04DAH 0005H 000AH
	b	_$L159

;;		default:	rl = SADR0L;	//DEFAULT - CHAN 0 Low  Byte Results
CLINEA 0000H 0001H 04DBH 0003H 003CH
_$L160 :
	l	r0,	0f2d0h
	mov	r1,	#00h
	mov	er2,	er0

;;				rh = SADR0H;	//DEFAULT - CHAN 0 High Byte Results
CLINEA 0000H 0001H 04DCH 0005H 0035H
	l	r0,	0f2d1h

;;				break;
CLINEA 0000H 0001H 04DDH 0005H 000AH
	b	_$L159
CBLOCKEND 89 6 1246
CBLOCKEND 89 1 1255
CFUNCTIONEND 89

	public _main_clrWDT
	public _main_reqNotHalt
	public _PING
	public _saADC_Reading
	public _AckMCUConn
	public _InputRec
	public _RX_Loop
	public _TX_Loop
	public _PortA_Digital_Inputs
	public _main
	public _PortD_Low
	public _NOP1000
	public _OutputRec
	public _PortC_Low
	public _HelloWorld
	public _PortB_Low
	public _InputStatus
	public _PortA_Low
	public _analog_comparator
	public _PinB0_PWM
	_RecWorld comm data 015h #00h
	__flgUartFin comm data 01h #00h
	_UART_VAR comm data 02h #00h
	_long_a comm data 04h #00h
	_double_a comm data 08h #00h
	_inta comm data 02h #00h
	_saADC_result comm data 02h #00h
	_table comm data 0c8h #00h
	_char_a comm data 01h #00h
	_delay comm data 04h #00h
	_uint comm data 02h #00h
	__reqNotHalt comm data 01h #00h
	_uchar comm data 01h #00h
	_Q112ToQ111 comm data 016h #00h
	_float_a comm data 04h #00h
	extrn code near : _irq_init
	extrn code near : _uart_PortSet
	extrn code near : _uart_startReceive
	extrn code near : _uart_init
	extrn code near : _irq_di
	extrn code near : _irq_ei
	extrn code near : _irq_setHdr
	extrn code near : _uart_stop
	extrn code near : _uart_startSend
	extrn code near : _uart_continue
	extrn code : $$start_up

	cseg #00h at 02h
	dw	$$start_up

	rseg $$NTABsaADC_Reading$main
_$M72 :
	dw	_$S131
	dw	_$S132
	dw	_$S133
	dw	_$S134
	dw	_$S135
	dw	_$S136
	dw	_$S137
	dw	_$S138

_$M73 :
	dw	_$S144
	dw	_$S145
	dw	_$S146
	dw	_$S147
	dw	_$S148
	dw	_$S149
	dw	_$S150
	dw	_$S151

_$M74 :
	dw	_$S161
	dw	_$S162
	dw	_$S163
	dw	_$S164
	dw	_$S165
	dw	_$S166
	dw	_$S167
	dw	_$S168

	rseg $$NINITTAB
	DB	"Hello World!  "
	DB	"PING!   "
	DB	"INP_00000000_00000000", 00H
	db	00h
	DB	"INP Received", 00H
	db	00h
	DB	"OUT Received         ", 00H
	db	00h
	DB	"ML610Q112 Connected!", 00H
	db	00h

	rseg $$TAB_uartSetParam$main
__uartSetParam :
	dw	02580h
	dw	00h
	db	00h
	db	02h
	db	00h
	db	00h
	db	00h
	align

	rseg $$NINITVAR
_HelloWorld :
	ds	0eh
_PING :
	ds	08h
_InputStatus :
	ds	017h
_InputRec :
	ds	0eh
_OutputRec :
	ds	017h
_AckMCUConn :
	ds	016h

	end
