FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"CHOSEN_CLK_P";
2"CHOSEN_CLK_N";
3"UN$1$MC10E116$I1$Q2";
4"UN$1$MC10E116$I1$Q2$1";
5"UN$1$MC10E116$I1$Q3";
6"UN$1$MC10E116$I1$Q3$1";
7"VEE\G";
8"USE_DEFAULT_N";
9"USE_BCKP_P";
10"USE_BCKP_N";
11"UN$1$CSMD0603$I10$B";
12"CHANGE_CLK_N";
13"UN$1$CSMD0603$I10$A";
14"CHANGE_CLK_P";
15"USE_DEFAULT_P";
16"CHOSEN_CLK2_N";
17"VEE\G";
18"CHOSEN_CLK2_P";
19"GND\G";
20"GND\G";
21"VEE\G";
22"VCC\G";
23"GND\G";
%"MC10E116"
"1","(-1750,3175)","0","ecl","I1";
;
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-175,400,175,-275";
"VEE"13;
"GND0"11;
"VBB"0;
"D0"14;
"D1"12;
"D2"14;
"D3"18;
"D4"0;
"D0* \B"12;
"D1* \B"14;
"D2* \B"12;
"D3* \B"16;
"D4* \B"0;
"Q0"9;
"Q1"15;
"Q2"3;
"Q3"5;
"Q4"0;
"Q0* \B"10;
"Q1* \B"8;
"Q2* \B"4;
"Q3* \B"6;
"Q4* \B"0;
"GND1"11;
"GND2"11;
"GND3"11;
"GND4"11;
"GND5"11;
%"CSMD0603"
"1","(-1850,3800)","0","capacitors","I10";
;
VOLTAGE"50V"
PACKTYPE"0603"
PART_NAME"CSMD0603"
TOL"10%"
VALUE"0.1UF"
CDS_LIB"capacitors"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25";
"B<0>"11;
"A<0>"13;
%"INPORT"
"1","(-2575,3425)","0","standard","I11";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"14;
%"INPORT"
"1","(-2575,3375)","0","standard","I12";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"12;
%"SY100EL05"
"1","(-825,3525)","0","ttl","I2";
;
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,225,125,-125";
"Q* \B"2;
"Q"1;
"VEE"7;
"GND"20;
"D_B* \B"10;
"D_B"9;
"D_A* \B"0;
"D_A"0;
%"SY100EL05"
"1","(-825,3000)","0","ttl","I3";
;
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,225,125,-125";
"Q* \B"2;
"Q"1;
"VEE"21;
"GND"19;
"D_B* \B"0;
"D_B"0;
"D_A* \B"8;
"D_A"15;
%"SS22SDP2"
"1","(500,3300)","2","misc","I4";
;
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-150,150,150,-150";
"T_B2"2;
"T_B1"1;
"T_A2"0;
"T_A1"0;
"P1"18;
"P2"16;
%"MC10H125"
"1","(-800,1850)","0","ecl","I5";
;
CDS_LMAN_SYM_OUTLINE"-125,300,125,-200"
CDS_LIB"ecl";
"VCC"22;
"GND"23;
"VEE"17;
"Q4"0;
"Q3"0;
"Q2"0;
"Q1"0;
"D4* \B"0;
"D3* \B"0;
"D2* \B"6;
"D1* \B"4;
"D4"0;
"D3"0;
"D2"5;
"D1"3;
"VBB"0;
%"CSMD0603"
"1","(-975,2325)","0","capacitors","I6";
;
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
VALUE"0.1UF"
TOL"10%"
PART_NAME"CSMD0603"
PACKTYPE"0603"
VOLTAGE"50V";
"B<0>"23;
"A<0>"17;
%"CSMD0603"
"1","(-600,2325)","0","capacitors","I7";
;
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
VALUE"0.1UF"
TOL"10%"
PART_NAME"CSMD0603"
PACKTYPE"0603"
VOLTAGE"50V";
"B<0>"22;
"A<0>"23;
%"CSMD0603"
"1","(-775,3350)","0","capacitors","I8";
;
VOLTAGE"50V"
PACKTYPE"0603"
PART_NAME"CSMD0603"
TOL"10%"
VALUE"0.1UF"
CDS_LIB"capacitors"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25";
"B<0>"21;
"A<0>"19;
%"CSMD0603"
"1","(-825,3900)","0","capacitors","I9";
;
VOLTAGE"50V"
PACKTYPE"0603"
PART_NAME"CSMD0603"
TOL"10%"
VALUE"0.1UF"
CDS_LIB"capacitors"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25";
"B<0>"7;
"A<0>"20;
END.
