Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Jul 15 13:22:33 2021
| Host         : FDC212-04 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_module_timing_summary_routed.rpt -pb top_level_module_timing_summary_routed.pb -rpx top_level_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level_module
| Device       : 7a75t-fgg484
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 21 register/latch pins with no clock driven by root clock pin: A0_DCO_P (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: A1_DCO_P (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: A2_DCO_P (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: A3_DCO_P (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top/CONVERT/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top/CONVERT/FSM_onehot_state_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top/CONVERT/FSM_onehot_state_reg[9]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: top/data_converter_0/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: top/data_converter_0/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: top/data_converter_0/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: top/data_converter_0/FSM_sequential_state_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 299 pins that are not constrained for maximum delay. (HIGH)

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -47.441    -3441.866                    857                 7925        0.003        0.000                      0                 7925        1.100        0.000                       0                  3074  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
okUH0                 {0.000 4.960}        9.920           100.806         
  mmcm0_clk0          {1.488 6.448}        9.920           100.806         
  mmcm0_clkfb         {0.000 4.960}        9.920           100.806         
sys_clk               {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0  {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
okUH0                                                                                                                                                                   2.960        0.000                       0                     1  
  mmcm0_clk0                0.701        0.000                      0                 3731        0.003        0.000                      0                 3731        3.710        0.000                       0                  1652  
  mmcm0_clkfb                                                                                                                                                           7.765        0.000                       0                     3  
sys_clk                   -47.441    -3425.785                    833                 3724        0.083        0.000                      0                 3724        1.100        0.000                       0                  1373  
  clk_out1_clk_wiz_0       -1.365       -4.347                      9                   60        0.234        0.000                      0                   60        2.000        0.000                       0                    42  
  clkfbout_clk_wiz_0                                                                                                                                                    2.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mmcm0_clk0          okUH0                     4.607        0.000                      0                   35        1.029        0.000                      0                   35  
okUH0               mmcm0_clk0                0.208        0.000                      0                   36        1.262        0.000                      0                   36  
clk_out1_clk_wiz_0  sys_clk                  -2.306      -43.779                     75                  431        0.360        0.000                      0                  431  
sys_clk             clk_out1_clk_wiz_0       -2.019      -12.071                      9                   40        0.095        0.000                      0                   40  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   sys_clk             clk_out1_clk_wiz_0       -0.432       -4.010                     15                   20        0.298        0.000                      0                   20  
**async_default**   mmcm0_clk0          mmcm0_clk0                5.440        0.000                      0                   91        0.539        0.000                      0                   91  
**async_default**   sys_clk             sys_clk                   0.241        0.000                      0                  228        0.400        0.000                      0                  228  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  okUH0
  To Clock:  okUH0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.960ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         okUH0
Waveform(ns):       { 0.000 4.960 }
Period(ns):         9.920
Sources:            { okUH[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         9.920       8.671      MMCME2_ADV_X0Y1  okHI/mmcm0/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       9.920       90.080     MMCME2_ADV_X0Y1  okHI/mmcm0/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y1  okHI/mmcm0/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y1  okHI/mmcm0/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y1  okHI/mmcm0/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y1  okHI/mmcm0/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        0.701ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.003ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.701ns  (required time - arrival time)
  Source:                 adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.883ns  (logic 3.610ns (40.638%)  route 5.273ns (59.362%))
  Logic Levels:           7  (LUT4=4 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 9.382 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.130ns = ( 0.358 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.862     0.358    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y0          RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      2.454     2.812 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           1.461     4.272    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7[0]
    SLICE_X9Y22          LUT6 (Prop_lut6_I3_O)        0.124     4.396 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[31]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.396    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[31]_INST_0_i_1_n_0
    SLICE_X9Y22          MUXF7 (Prop_muxf7_I0_O)      0.238     4.634 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[31]_INST_0/O
                         net (fo=1, routed)           1.410     6.044    pipeOutA1/ep_datain[31]
    SLICE_X15Y54         LUT4 (Prop_lut4_I3_O)        0.298     6.342 r  pipeOutA1/okEH[31]_INST_0/O
                         net (fo=1, routed)           1.033     7.375    wireOR/okEHx[160]
    SLICE_X15Y70         LUT4 (Prop_lut4_I0_O)        0.124     7.499 r  wireOR/core0_i_35/O
                         net (fo=1, routed)           0.433     7.931    wireOR/core0_i_35_n_0
    SLICE_X15Y70         LUT4 (Prop_lut4_I1_O)        0.124     8.055 r  wireOR/core0_i_3/O
                         net (fo=2, routed)           0.444     8.499    okHI/core0/core0/lbdbe0a2138e5523911cd7fdedd1c6eed[31]
    SLICE_X12Y70         LUT6 (Prop_lut6_I1_O)        0.124     8.623 r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[31]_i_3/O
                         net (fo=1, routed)           0.493     9.117    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[31]_i_3_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I3_O)        0.124     9.241 r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[31]_i_2/O
                         net (fo=1, routed)           0.000     9.241    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[31]_i_2_n_0
    SLICE_X12Y70         FDRE                                         r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.510     9.382    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y70         FDRE                                         r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[31]/C
                         clock pessimism              0.552     9.934    
                         clock uncertainty           -0.073     9.861    
    SLICE_X12Y70         FDRE (Setup_fdre_C_D)        0.081     9.942    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[31]
  -------------------------------------------------------------------
                         required time                          9.942    
                         arrival time                          -9.241    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.898ns  (logic 3.461ns (38.898%)  route 5.437ns (61.102%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.947ns = ( 9.461 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.146ns = ( 0.342 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.846     0.342    adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X1Y9          RAMB36E1                                     r  adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     2.796 r  adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           1.364     4.160    adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[3]
    SLICE_X62Y54         LUT6 (Prop_lut6_I0_O)        0.124     4.284 r  adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[26]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.284    adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[26]_INST_0_i_2_n_0
    SLICE_X62Y54         MUXF7 (Prop_muxf7_I1_O)      0.214     4.498 r  adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[26]_INST_0/O
                         net (fo=1, routed)           1.294     5.792    pipeOutA3/ep_datain[26]
    SLICE_X42Y62         LUT4 (Prop_lut4_I3_O)        0.297     6.089 r  pipeOutA3/okEH[26]_INST_0/O
                         net (fo=1, routed)           1.642     7.730    wireOR/okEHx[221]
    SLICE_X10Y70         LUT5 (Prop_lut5_I0_O)        0.124     7.854 r  wireOR/core0_i_8/O
                         net (fo=2, routed)           0.685     8.539    okHI/core0/core0/lbdbe0a2138e5523911cd7fdedd1c6eed[26]
    SLICE_X6Y70          LUT6 (Prop_lut6_I1_O)        0.124     8.663 r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[26]_i_2/O
                         net (fo=1, routed)           0.452     9.115    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[26]_i_2_n_0
    SLICE_X6Y70          LUT4 (Prop_lut4_I3_O)        0.124     9.239 r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[26]_i_1/O
                         net (fo=1, routed)           0.000     9.239    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[26]_i_1_n_0
    SLICE_X6Y70          FDRE                                         r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.589     9.461    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y70          FDRE                                         r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[26]/C
                         clock pessimism              0.552    10.013    
                         clock uncertainty           -0.073     9.940    
    SLICE_X6Y70          FDRE (Setup_fdre_C_D)        0.077    10.017    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[26]
  -------------------------------------------------------------------
                         required time                         10.017    
                         arrival time                          -9.239    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.768ns  (logic 3.456ns (39.414%)  route 5.312ns (60.586%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 9.383 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.096ns = ( 0.392 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.896     0.392    adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y9          RAMB36E1                                     r  adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     2.846 r  adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           1.388     4.233    adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[6]
    SLICE_X62Y50         LUT6 (Prop_lut6_I3_O)        0.124     4.357 r  adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[29]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.357    adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[29]_INST_0_i_1_n_0
    SLICE_X62Y50         MUXF7 (Prop_muxf7_I0_O)      0.209     4.566 r  adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[29]_INST_0/O
                         net (fo=1, routed)           1.165     5.732    pipeOutA3/ep_datain[29]
    SLICE_X47Y59         LUT4 (Prop_lut4_I3_O)        0.297     6.029 r  pipeOutA3/okEH[29]_INST_0/O
                         net (fo=1, routed)           1.656     7.685    wireOR/okEHx[224]
    SLICE_X12Y68         LUT5 (Prop_lut5_I0_O)        0.124     7.809 r  wireOR/core0_i_5/O
                         net (fo=2, routed)           0.609     8.419    okHI/core0/core0/lbdbe0a2138e5523911cd7fdedd1c6eed[29]
    SLICE_X8Y68          LUT6 (Prop_lut6_I1_O)        0.124     8.543 r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[29]_i_2/O
                         net (fo=1, routed)           0.493     9.036    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[29]_i_2_n_0
    SLICE_X8Y68          LUT4 (Prop_lut4_I3_O)        0.124     9.160 r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[29]_i_1/O
                         net (fo=1, routed)           0.000     9.160    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[29]_i_1_n_0
    SLICE_X8Y68          FDRE                                         r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.511     9.383    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y68          FDRE                                         r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[29]/C
                         clock pessimism              0.552     9.935    
                         clock uncertainty           -0.073     9.862    
    SLICE_X8Y68          FDRE (Setup_fdre_C_D)        0.081     9.943    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[29]
  -------------------------------------------------------------------
                         required time                          9.943    
                         arrival time                          -9.160    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.720ns  (logic 2.950ns (33.829%)  route 5.770ns (66.171%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 9.393 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.097ns = ( 0.391 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.895     0.391    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y8          RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     2.845 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           2.072     4.917    pipeOutA1/ep_datain[21]
    SLICE_X43Y58         LUT4 (Prop_lut4_I3_O)        0.124     5.041 r  pipeOutA1/okEH[21]_INST_0/O
                         net (fo=1, routed)           1.196     6.237    wireOR/okEHx[150]
    SLICE_X42Y74         LUT5 (Prop_lut5_I1_O)        0.124     6.361 r  wireOR/core0_i_13/O
                         net (fo=2, routed)           1.134     7.495    okHI/core0/core0/lbdbe0a2138e5523911cd7fdedd1c6eed[21]
    SLICE_X8Y72          LUT6 (Prop_lut6_I1_O)        0.124     7.619 r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[21]_i_2/O
                         net (fo=1, routed)           1.368     8.987    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[21]_i_2_n_0
    SLICE_X9Y96          LUT4 (Prop_lut4_I3_O)        0.124     9.111 r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[21]_i_1/O
                         net (fo=1, routed)           0.000     9.111    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[21]_i_1_n_0
    SLICE_X9Y96          FDRE                                         r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.521     9.393    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y96          FDRE                                         r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[21]/C
                         clock pessimism              0.552     9.945    
                         clock uncertainty           -0.073     9.872    
    SLICE_X9Y96          FDRE (Setup_fdre_C_D)        0.031     9.903    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[21]
  -------------------------------------------------------------------
                         required time                          9.903    
                         arrival time                          -9.111    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.858ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.464ns  (logic 3.416ns (40.357%)  route 5.048ns (59.643%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 9.387 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.149ns = ( 0.339 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.843     0.339    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X1Y15         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     2.793 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.992     4.784    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRC1
    SLICE_X46Y42         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     4.937 f  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.825     5.762    okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X47Y42         LUT5 (Prop_lut5_I0_O)        0.359     6.121 f  okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=21, routed)          0.918     7.039    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[2]
    SLICE_X43Y44         LUT6 (Prop_lut6_I5_O)        0.326     7.365 f  okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.477     7.842    okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X41Y46         LUT4 (Prop_lut4_I3_O)        0.124     7.966 r  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.837     8.803    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X40Y55         FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.515     9.387    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X40Y55         FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[0]/C
                         clock pessimism              0.552     9.939    
                         clock uncertainty           -0.073     9.866    
    SLICE_X40Y55         FDRE (Setup_fdre_C_CE)      -0.205     9.661    okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[0]
  -------------------------------------------------------------------
                         required time                          9.661    
                         arrival time                          -8.803    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.858ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.464ns  (logic 3.416ns (40.357%)  route 5.048ns (59.643%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 9.387 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.149ns = ( 0.339 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.843     0.339    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X1Y15         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     2.793 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.992     4.784    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRC1
    SLICE_X46Y42         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     4.937 f  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.825     5.762    okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X47Y42         LUT5 (Prop_lut5_I0_O)        0.359     6.121 f  okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=21, routed)          0.918     7.039    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[2]
    SLICE_X43Y44         LUT6 (Prop_lut6_I5_O)        0.326     7.365 f  okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.477     7.842    okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X41Y46         LUT4 (Prop_lut4_I3_O)        0.124     7.966 r  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.837     8.803    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X40Y55         FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.515     9.387    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X40Y55         FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[1]/C
                         clock pessimism              0.552     9.939    
                         clock uncertainty           -0.073     9.866    
    SLICE_X40Y55         FDRE (Setup_fdre_C_CE)      -0.205     9.661    okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[1]
  -------------------------------------------------------------------
                         required time                          9.661    
                         arrival time                          -8.803    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.858ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.464ns  (logic 3.416ns (40.357%)  route 5.048ns (59.643%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 9.387 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.149ns = ( 0.339 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.843     0.339    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X1Y15         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     2.793 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.992     4.784    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRC1
    SLICE_X46Y42         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     4.937 f  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.825     5.762    okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X47Y42         LUT5 (Prop_lut5_I0_O)        0.359     6.121 f  okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=21, routed)          0.918     7.039    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[2]
    SLICE_X43Y44         LUT6 (Prop_lut6_I5_O)        0.326     7.365 f  okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.477     7.842    okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X41Y46         LUT4 (Prop_lut4_I3_O)        0.124     7.966 r  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.837     8.803    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X40Y55         FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.515     9.387    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X40Y55         FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[2]/C
                         clock pessimism              0.552     9.939    
                         clock uncertainty           -0.073     9.866    
    SLICE_X40Y55         FDRE (Setup_fdre_C_CE)      -0.205     9.661    okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[2]
  -------------------------------------------------------------------
                         required time                          9.661    
                         arrival time                          -8.803    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.858ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.464ns  (logic 3.416ns (40.357%)  route 5.048ns (59.643%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 9.387 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.149ns = ( 0.339 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.843     0.339    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X1Y15         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     2.793 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.992     4.784    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRC1
    SLICE_X46Y42         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     4.937 f  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.825     5.762    okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X47Y42         LUT5 (Prop_lut5_I0_O)        0.359     6.121 f  okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=21, routed)          0.918     7.039    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[2]
    SLICE_X43Y44         LUT6 (Prop_lut6_I5_O)        0.326     7.365 f  okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.477     7.842    okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X41Y46         LUT4 (Prop_lut4_I3_O)        0.124     7.966 r  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.837     8.803    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X40Y55         FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.515     9.387    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X40Y55         FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[3]/C
                         clock pessimism              0.552     9.939    
                         clock uncertainty           -0.073     9.866    
    SLICE_X40Y55         FDRE (Setup_fdre_C_CE)      -0.205     9.661    okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[3]
  -------------------------------------------------------------------
                         required time                          9.661    
                         arrival time                          -8.803    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.858ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.464ns  (logic 3.416ns (40.357%)  route 5.048ns (59.643%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 9.387 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.149ns = ( 0.339 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.843     0.339    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X1Y15         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     2.793 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.992     4.784    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRC1
    SLICE_X46Y42         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     4.937 f  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.825     5.762    okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X47Y42         LUT5 (Prop_lut5_I0_O)        0.359     6.121 f  okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=21, routed)          0.918     7.039    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[2]
    SLICE_X43Y44         LUT6 (Prop_lut6_I5_O)        0.326     7.365 f  okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.477     7.842    okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X41Y46         LUT4 (Prop_lut4_I3_O)        0.124     7.966 r  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.837     8.803    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X40Y55         FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.515     9.387    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X40Y55         FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[4]/C
                         clock pessimism              0.552     9.939    
                         clock uncertainty           -0.073     9.866    
    SLICE_X40Y55         FDRE (Setup_fdre_C_CE)      -0.205     9.661    okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[4]
  -------------------------------------------------------------------
                         required time                          9.661    
                         arrival time                          -8.803    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.858ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.464ns  (logic 3.416ns (40.357%)  route 5.048ns (59.643%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 9.387 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.149ns = ( 0.339 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.843     0.339    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X1Y15         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     2.793 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.992     4.784    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRC1
    SLICE_X46Y42         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     4.937 f  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.825     5.762    okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X47Y42         LUT5 (Prop_lut5_I0_O)        0.359     6.121 f  okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=21, routed)          0.918     7.039    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[2]
    SLICE_X43Y44         LUT6 (Prop_lut6_I5_O)        0.326     7.365 f  okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.477     7.842    okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X41Y46         LUT4 (Prop_lut4_I3_O)        0.124     7.966 r  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.837     8.803    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X40Y55         FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.515     9.387    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X40Y55         FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[5]/C
                         clock pessimism              0.552     9.939    
                         clock uncertainty           -0.073     9.866    
    SLICE_X40Y55         FDRE (Setup_fdre_C_CE)      -0.205     9.661    okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[5]
  -------------------------------------------------------------------
                         required time                          9.661    
                         arrival time                          -8.803    
  -------------------------------------------------------------------
                         slack                                  0.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 okHI/core0/core0/lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            top/realTime_LPF_coeff_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.736%)  route 0.172ns (57.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 0.701 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.587ns = ( 0.901 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.563     0.901    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y78          FDCE                                         r  okHI/core0/core0/lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDCE (Prop_fdce_C_Q)         0.128     1.029 r  okHI/core0/core0/lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[27]/Q
                         net (fo=1, routed)           0.172     1.201    top/realTime_LPF_coeff_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[27]
    RAMB18_X0Y31         RAMB18E1                                     r  top/realTime_LPF_coeff_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.871     0.701    top/realTime_LPF_coeff_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y31         RAMB18E1                                     r  top/realTime_LPF_coeff_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254     0.955    
    RAMB18_X0Y31         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                      0.243     1.198    top/realTime_LPF_coeff_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 okHI/core0/core0/lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            top/realTime_LPF_coeff_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.366ns  (logic 0.148ns (40.436%)  route 0.218ns (59.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 0.701 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.587ns = ( 0.901 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.563     0.901    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y78          FDCE                                         r  okHI/core0/core0/lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDCE (Prop_fdce_C_Q)         0.148     1.049 r  okHI/core0/core0/lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[17]/Q
                         net (fo=1, routed)           0.218     1.267    top/realTime_LPF_coeff_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[17]
    RAMB18_X0Y31         RAMB18E1                                     r  top/realTime_LPF_coeff_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.871     0.701    top/realTime_LPF_coeff_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y31         RAMB18E1                                     r  top/realTime_LPF_coeff_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254     0.955    
    RAMB18_X0Y31         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.243     1.198    top/realTime_LPF_coeff_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 okHI/core0/core0/ld53bc82cafe43594f651cb14d090c4f9_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            top/realTime_LPF_coeff_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.311ns  (logic 0.164ns (52.747%)  route 0.147ns (47.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 0.701 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.587ns = ( 0.901 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.563     0.901    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y77          FDCE                                         r  okHI/core0/core0/ld53bc82cafe43594f651cb14d090c4f9_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDCE (Prop_fdce_C_Q)         0.164     1.065 r  okHI/core0/core0/ld53bc82cafe43594f651cb14d090c4f9_reg[0]/Q
                         net (fo=1, routed)           0.147     1.212    top/realTime_LPF_coeff_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X0Y31         RAMB18E1                                     r  top/realTime_LPF_coeff_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.871     0.701    top/realTime_LPF_coeff_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y31         RAMB18E1                                     r  top/realTime_LPF_coeff_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254     0.955    
    RAMB18_X0Y31         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.138    top/realTime_LPF_coeff_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 okHI/core0/core0/ld53bc82cafe43594f651cb14d090c4f9_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            top/realTime_LPF_coeff_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.311ns  (logic 0.164ns (52.747%)  route 0.147ns (47.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 0.701 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.587ns = ( 0.901 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.563     0.901    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y77          FDCE                                         r  okHI/core0/core0/ld53bc82cafe43594f651cb14d090c4f9_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDCE (Prop_fdce_C_Q)         0.164     1.065 r  okHI/core0/core0/ld53bc82cafe43594f651cb14d090c4f9_reg[1]/Q
                         net (fo=1, routed)           0.147     1.212    top/realTime_LPF_coeff_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB18_X0Y31         RAMB18E1                                     r  top/realTime_LPF_coeff_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.871     0.701    top/realTime_LPF_coeff_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y31         RAMB18E1                                     r  top/realTime_LPF_coeff_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254     0.955    
    RAMB18_X0Y31         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.138    top/realTime_LPF_coeff_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 okHI/core0/core0/ld53bc82cafe43594f651cb14d090c4f9_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            top/realTime_LPF_coeff_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.311ns  (logic 0.164ns (52.747%)  route 0.147ns (47.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 0.701 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.587ns = ( 0.901 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.563     0.901    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y77          FDCE                                         r  okHI/core0/core0/ld53bc82cafe43594f651cb14d090c4f9_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDCE (Prop_fdce_C_Q)         0.164     1.065 r  okHI/core0/core0/ld53bc82cafe43594f651cb14d090c4f9_reg[2]/Q
                         net (fo=1, routed)           0.147     1.212    top/realTime_LPF_coeff_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X0Y31         RAMB18E1                                     r  top/realTime_LPF_coeff_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.871     0.701    top/realTime_LPF_coeff_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y31         RAMB18E1                                     r  top/realTime_LPF_coeff_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254     0.955    
    RAMB18_X0Y31         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.138    top/realTime_LPF_coeff_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/t_state2_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom_cooolgate_en_gate_68_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.920%)  route 0.275ns (66.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 0.731 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.520ns = ( 0.968 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.629     0.968    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X48Y42         FDRE                                         r  okHI/core0/core0/a0/pc0/t_state2_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         FDRE (Prop_fdre_C_Q)         0.141     1.109 r  okHI/core0/core0/a0/pc0/t_state2_flop/Q
                         net (fo=12, routed)          0.275     1.384    okHI/core0/core0/a0/l21e836a66b9e03cacf64b04798f26451
    SLICE_X52Y41         FDCE                                         r  okHI/core0/core0/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom_cooolgate_en_gate_68_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.901     0.731    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X52Y41         FDCE                                         r  okHI/core0/core0/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom_cooolgate_en_gate_68_cooolDelFlop/C
                         clock pessimism              0.500     1.231    
    SLICE_X52Y41         FDCE (Hold_fdce_C_D)         0.070     1.301    okHI/core0/core0/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom_cooolgate_en_gate_68_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/pc0/lower_reg_banks/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.736%)  route 0.161ns (53.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 0.734 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.520ns = ( 0.968 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.629     0.968    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X48Y42         FDRE                                         r  okHI/core0/core0/a0/pc0/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         FDRE (Prop_fdre_C_Q)         0.141     1.109 r  okHI/core0/core0/a0/pc0/sx_addr4_flop/Q
                         net (fo=20, routed)          0.161     1.270    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRD4
    SLICE_X46Y42         RAMD32                                       r  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.904     0.734    okHI/core0/core0/a0/pc0/lower_reg_banks/WCLK
    SLICE_X46Y42         RAMD32                                       r  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMA/CLK
                         clock pessimism              0.250     0.984    
    SLICE_X46Y42         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.184    okHI/core0/core0/a0/pc0/lower_reg_banks/RAMA
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/pc0/lower_reg_banks/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.736%)  route 0.161ns (53.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 0.734 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.520ns = ( 0.968 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.629     0.968    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X48Y42         FDRE                                         r  okHI/core0/core0/a0/pc0/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         FDRE (Prop_fdre_C_Q)         0.141     1.109 r  okHI/core0/core0/a0/pc0/sx_addr4_flop/Q
                         net (fo=20, routed)          0.161     1.270    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRD4
    SLICE_X46Y42         RAMD32                                       r  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.904     0.734    okHI/core0/core0/a0/pc0/lower_reg_banks/WCLK
    SLICE_X46Y42         RAMD32                                       r  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMA_D1/CLK
                         clock pessimism              0.250     0.984    
    SLICE_X46Y42         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.184    okHI/core0/core0/a0/pc0/lower_reg_banks/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/pc0/lower_reg_banks/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.736%)  route 0.161ns (53.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 0.734 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.520ns = ( 0.968 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.629     0.968    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X48Y42         FDRE                                         r  okHI/core0/core0/a0/pc0/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         FDRE (Prop_fdre_C_Q)         0.141     1.109 r  okHI/core0/core0/a0/pc0/sx_addr4_flop/Q
                         net (fo=20, routed)          0.161     1.270    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRD4
    SLICE_X46Y42         RAMD32                                       r  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.904     0.734    okHI/core0/core0/a0/pc0/lower_reg_banks/WCLK
    SLICE_X46Y42         RAMD32                                       r  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMB/CLK
                         clock pessimism              0.250     0.984    
    SLICE_X46Y42         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.184    okHI/core0/core0/a0/pc0/lower_reg_banks/RAMB
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/pc0/lower_reg_banks/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.736%)  route 0.161ns (53.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 0.734 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.520ns = ( 0.968 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.629     0.968    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X48Y42         FDRE                                         r  okHI/core0/core0/a0/pc0/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         FDRE (Prop_fdre_C_Q)         0.141     1.109 r  okHI/core0/core0/a0/pc0/sx_addr4_flop/Q
                         net (fo=20, routed)          0.161     1.270    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRD4
    SLICE_X46Y42         RAMD32                                       r  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.904     0.734    okHI/core0/core0/a0/pc0/lower_reg_banks/WCLK
    SLICE_X46Y42         RAMD32                                       r  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMB_D1/CLK
                         clock pessimism              0.250     0.984    
    SLICE_X46Y42         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.184    okHI/core0/core0/a0/pc0/lower_reg_banks/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clk0
Waveform(ns):       { 1.488 6.448 }
Period(ns):         9.920
Sources:            { okHI/mmcm0/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         9.920       6.976      RAMB18_X1Y14     okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         9.920       6.976      RAMB18_X1Y14     okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.920       7.344      RAMB36_X0Y18     adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.920       7.344      RAMB36_X0Y29     adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.920       7.344      RAMB36_X0Y26     adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.920       7.344      RAMB36_X0Y25     adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.920       7.344      RAMB36_X0Y28     adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.920       7.344      RAMB36_X0Y24     adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.920       7.344      RAMB36_X0Y23     adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.920       7.344      RAMB36_X0Y14     adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.920       203.440    MMCME2_ADV_X0Y1  okHI/mmcm0/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X42Y44     okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X42Y44     okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X42Y44     okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X42Y44     okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X42Y43     okHI/core0/core0/a0/pc0/data_path_loop[4].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X42Y43     okHI/core0/core0/a0/pc0/data_path_loop[4].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X42Y43     okHI/core0/core0/a0/pc0/data_path_loop[5].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X42Y43     okHI/core0/core0/a0/pc0/data_path_loop[5].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X46Y44     okHI/core0/core0/a0/pc0/data_path_loop[6].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X46Y44     okHI/core0/core0/a0/pc0/data_path_loop[6].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.960       3.710      SLICE_X46Y42     okHI/core0/core0/a0/pc0/lower_reg_banks/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.960       3.710      SLICE_X46Y42     okHI/core0/core0/a0/pc0/lower_reg_banks/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.960       3.710      SLICE_X46Y42     okHI/core0/core0/a0/pc0/lower_reg_banks/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.960       3.710      SLICE_X46Y42     okHI/core0/core0/a0/pc0/lower_reg_banks/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.960       3.710      SLICE_X46Y42     okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.960       3.710      SLICE_X46Y42     okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.960       3.710      SLICE_X46Y42     okHI/core0/core0/a0/pc0/lower_reg_banks/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.960       3.710      SLICE_X46Y42     okHI/core0/core0/a0/pc0/lower_reg_banks/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.960       3.710      SLICE_X50Y44     okHI/core0/core0/a0/pc0/stack_ram_high/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.960       3.710      SLICE_X50Y44     okHI/core0/core0/a0/pc0/stack_ram_high/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clkfb
  To Clock:  mmcm0_clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.765ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clkfb
Waveform(ns):       { 0.000 4.960 }
Period(ns):         9.920
Sources:            { okHI/mmcm0/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         9.920       7.765      BUFGCTRL_X0Y6    okHI/mmcm0fb_bufg/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         9.920       8.671      MMCME2_ADV_X0Y1  okHI/mmcm0/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         9.920       8.671      MMCME2_ADV_X0Y1  okHI/mmcm0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       9.920       90.080     MMCME2_ADV_X0Y1  okHI/mmcm0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       9.920       203.440    MMCME2_ADV_X0Y1  okHI/mmcm0/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :          833  Failing Endpoints,  Worst Slack      -47.441ns,  Total Violation    -3425.785ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -47.441ns  (required time - arrival time)
  Source:                 top/u_Butterworth_0/mul_temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/u_Butterworth_0/delay2_section2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        52.427ns  (logic 41.333ns (78.840%)  route 11.094ns (21.160%))
  Logic Levels:           81  (CARRY4=66 DSP48E1=9 LUT2=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 9.943 - 5.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.723     5.160    top/u_Butterworth_0/clk_sys_BUFG
    DSP48_X0Y58          DSP48E1                                      r  top/u_Butterworth_0/mul_temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y58          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.366 r  top/u_Butterworth_0/mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002     9.368    top/u_Butterworth_0/mul_temp_n_106
    DSP48_X0Y59          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518    10.886 r  top/u_Butterworth_0/mul_temp__0/P[14]
                         net (fo=4, routed)           0.852    11.738    top/u_Butterworth_0/p_0_in0
    SLICE_X11Y142        LUT2 (Prop_lut2_I1_O)        0.124    11.862 r  top/u_Butterworth_0/b1mul1_i_58/O
                         net (fo=1, routed)           0.000    11.862    top/u_Butterworth_0/b1mul1_i_58_n_0
    SLICE_X11Y142        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.394 r  top/u_Butterworth_0/b1mul1_i_50/CO[3]
                         net (fo=1, routed)           0.000    12.394    top/u_Butterworth_0/b1mul1_i_50_n_0
    SLICE_X11Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.508 r  top/u_Butterworth_0/b1mul1_i_45/CO[3]
                         net (fo=1, routed)           0.000    12.508    top/u_Butterworth_0/b1mul1_i_45_n_0
    SLICE_X11Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.622 r  top/u_Butterworth_0/b1mul1_i_40/CO[3]
                         net (fo=1, routed)           0.000    12.622    top/u_Butterworth_0/b1mul1_i_40_n_0
    SLICE_X11Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.736 r  top/u_Butterworth_0/b1mul1_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.736    top/u_Butterworth_0/b1mul1_i_35_n_0
    SLICE_X11Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.850 r  top/u_Butterworth_0/b1mul1_i_30/CO[3]
                         net (fo=1, routed)           0.000    12.850    top/u_Butterworth_0/b1mul1_i_30_n_0
    SLICE_X11Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.964 r  top/u_Butterworth_0/b1mul1_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.964    top/u_Butterworth_0/b1mul1_i_25_n_0
    SLICE_X11Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.078 r  top/u_Butterworth_0/b1mul1_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.078    top/u_Butterworth_0/b1mul1_i_22_n_0
    SLICE_X11Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.192 r  top/u_Butterworth_0/b1mul1_i_6/CO[3]
                         net (fo=1, routed)           0.001    13.193    top/u_Butterworth_0/b1mul1_i_6_n_0
    SLICE_X11Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.307 r  top/u_Butterworth_0/b1mul1_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.307    top/u_Butterworth_0/b1mul1_i_5_n_0
    SLICE_X11Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.421 r  top/u_Butterworth_0/b1mul1_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.421    top/u_Butterworth_0/b1mul1_i_4_n_0
    SLICE_X11Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.535 r  top/u_Butterworth_0/b1mul1_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.535    top/u_Butterworth_0/b1mul1_i_3_n_0
    SLICE_X11Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.869 r  top/u_Butterworth_0/b1mul1_i_2/O[1]
                         net (fo=6, routed)           0.589    14.458    top/u_Butterworth_0/scale1[14]
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      4.030    18.488 r  top/u_Butterworth_0/b1mul1/PCOUT[47]
                         net (fo=1, routed)           0.002    18.490    top/u_Butterworth_0/b1mul1_n_106
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    20.008 r  top/u_Butterworth_0/b1mul1__0/P[12]
                         net (fo=1, routed)           1.027    21.035    top/u_Butterworth_0/b1mul1__1[29]
    SLICE_X28Y152        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    21.583 r  top/u_Butterworth_0/a3mul1_i_20/O[1]
                         net (fo=6, routed)           0.998    22.581    top/u_Butterworth_0/p_1_in[30]
    SLICE_X48Y147        LUT2 (Prop_lut2_I1_O)        0.303    22.884 r  top/u_Butterworth_0/a3mul1_i_79/O
                         net (fo=1, routed)           0.000    22.884    top/u_Butterworth_0/a3mul1_i_79_n_0
    SLICE_X48Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.416 r  top/u_Butterworth_0/a3mul1_i_71/CO[3]
                         net (fo=1, routed)           0.000    23.416    top/u_Butterworth_0/a3mul1_i_71_n_0
    SLICE_X48Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.530 r  top/u_Butterworth_0/a3mul1_i_66/CO[3]
                         net (fo=1, routed)           0.000    23.530    top/u_Butterworth_0/a3mul1_i_66_n_0
    SLICE_X48Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.644 r  top/u_Butterworth_0/a3mul1_i_61/CO[3]
                         net (fo=1, routed)           0.001    23.645    top/u_Butterworth_0/a3mul1_i_61_n_0
    SLICE_X48Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.759 r  top/u_Butterworth_0/a3mul1_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.759    top/u_Butterworth_0/a3mul1_i_56_n_0
    SLICE_X48Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.873 r  top/u_Butterworth_0/a3mul1_i_51/CO[3]
                         net (fo=1, routed)           0.000    23.873    top/u_Butterworth_0/a3mul1_i_51_n_0
    SLICE_X48Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.987 r  top/u_Butterworth_0/a3mul1_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.987    top/u_Butterworth_0/a3mul1_i_45_n_0
    SLICE_X48Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.101 r  top/u_Butterworth_0/a3mul1_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.101    top/u_Butterworth_0/a3mul1_i_25_n_0
    SLICE_X48Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.215 r  top/u_Butterworth_0/a3mul1_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.215    top/u_Butterworth_0/a3mul1_i_6_n_0
    SLICE_X48Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.329 r  top/u_Butterworth_0/a3mul1_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.329    top/u_Butterworth_0/a3mul1_i_5_n_0
    SLICE_X48Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.443 r  top/u_Butterworth_0/a3mul1_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.443    top/u_Butterworth_0/a3mul1_i_4_n_0
    SLICE_X48Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.557 r  top/u_Butterworth_0/a3mul1_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.557    top/u_Butterworth_0/a3mul1_i_3_n_0
    SLICE_X48Y158        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.891 r  top/u_Butterworth_0/a3mul1_i_2/O[1]
                         net (fo=54, routed)          0.856    25.747    top/u_Butterworth_0/A[15]
    DSP48_X1Y62          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.030    29.777 r  top/u_Butterworth_0/mul_temp_1/PCOUT[47]
                         net (fo=1, routed)           0.002    29.779    top/u_Butterworth_0/mul_temp_1_n_106
    DSP48_X1Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    31.297 r  top/u_Butterworth_0/mul_temp_1__0/P[13]
                         net (fo=4, routed)           1.184    32.480    top/u_Butterworth_0/mul_temp_1__1[30]
    SLICE_X43Y151        LUT2 (Prop_lut2_I1_O)        0.124    32.604 r  top/u_Butterworth_0/b1mul2_i_57/O
                         net (fo=1, routed)           0.000    32.604    top/u_Butterworth_0/b1mul2_i_57_n_0
    SLICE_X43Y151        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.136 r  top/u_Butterworth_0/b1mul2_i_49/CO[3]
                         net (fo=1, routed)           0.000    33.136    top/u_Butterworth_0/b1mul2_i_49_n_0
    SLICE_X43Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.250 r  top/u_Butterworth_0/b1mul2_i_44/CO[3]
                         net (fo=1, routed)           0.000    33.250    top/u_Butterworth_0/b1mul2_i_44_n_0
    SLICE_X43Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.364 r  top/u_Butterworth_0/b1mul2_i_39/CO[3]
                         net (fo=1, routed)           0.000    33.364    top/u_Butterworth_0/b1mul2_i_39_n_0
    SLICE_X43Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.478 r  top/u_Butterworth_0/b1mul2_i_34/CO[3]
                         net (fo=1, routed)           0.000    33.478    top/u_Butterworth_0/b1mul2_i_34_n_0
    SLICE_X43Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.592 r  top/u_Butterworth_0/b1mul2_i_29/CO[3]
                         net (fo=1, routed)           0.000    33.592    top/u_Butterworth_0/b1mul2_i_29_n_0
    SLICE_X43Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.706 r  top/u_Butterworth_0/b1mul2_i_24/CO[3]
                         net (fo=1, routed)           0.000    33.706    top/u_Butterworth_0/b1mul2_i_24_n_0
    SLICE_X43Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.820 r  top/u_Butterworth_0/b1mul2_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.820    top/u_Butterworth_0/b1mul2_i_21_n_0
    SLICE_X43Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.934 r  top/u_Butterworth_0/b1mul2_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.934    top/u_Butterworth_0/b1mul2_i_6_n_0
    SLICE_X43Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.048 r  top/u_Butterworth_0/b1mul2_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.048    top/u_Butterworth_0/b1mul2_i_5_n_0
    SLICE_X43Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.162 r  top/u_Butterworth_0/b1mul2_i_4/CO[3]
                         net (fo=1, routed)           0.000    34.162    top/u_Butterworth_0/b1mul2_i_4_n_0
    SLICE_X43Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.276 r  top/u_Butterworth_0/b1mul2_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.276    top/u_Butterworth_0/b1mul2_i_3_n_0
    SLICE_X43Y162        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.610 r  top/u_Butterworth_0/b1mul2_i_2/O[1]
                         net (fo=54, routed)          1.378    35.989    top/u_Butterworth_0/scale2[15]
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.030    40.019 r  top/u_Butterworth_0/b1mul2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.021    top/u_Butterworth_0/b1mul2_n_106
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    41.539 r  top/u_Butterworth_0/b1mul2__0/P[12]
                         net (fo=1, routed)           0.656    42.195    top/u_Butterworth_0/b1mul2__1[29]
    SLICE_X12Y159        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.551    42.746 r  top/u_Butterworth_0/a3mul2_i_20/O[1]
                         net (fo=6, routed)           0.692    43.437    top/u_Butterworth_0/a3mul2_i_20_n_6
    SLICE_X13Y152        LUT2 (Prop_lut2_I1_O)        0.306    43.743 r  top/u_Butterworth_0/a3mul2_i_79/O
                         net (fo=1, routed)           0.000    43.743    top/u_Butterworth_0/a3mul2_i_79_n_0
    SLICE_X13Y152        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.275 r  top/u_Butterworth_0/a3mul2_i_71/CO[3]
                         net (fo=1, routed)           0.000    44.275    top/u_Butterworth_0/a3mul2_i_71_n_0
    SLICE_X13Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.389 r  top/u_Butterworth_0/a3mul2_i_66/CO[3]
                         net (fo=1, routed)           0.000    44.389    top/u_Butterworth_0/a3mul2_i_66_n_0
    SLICE_X13Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.503 r  top/u_Butterworth_0/a3mul2_i_61/CO[3]
                         net (fo=1, routed)           0.000    44.503    top/u_Butterworth_0/a3mul2_i_61_n_0
    SLICE_X13Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.617 r  top/u_Butterworth_0/a3mul2_i_56/CO[3]
                         net (fo=1, routed)           0.000    44.617    top/u_Butterworth_0/a3mul2_i_56_n_0
    SLICE_X13Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.731 r  top/u_Butterworth_0/a3mul2_i_51/CO[3]
                         net (fo=1, routed)           0.000    44.731    top/u_Butterworth_0/a3mul2_i_51_n_0
    SLICE_X13Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.845 r  top/u_Butterworth_0/a3mul2_i_45/CO[3]
                         net (fo=1, routed)           0.000    44.845    top/u_Butterworth_0/a3mul2_i_45_n_0
    SLICE_X13Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.959 r  top/u_Butterworth_0/a3mul2_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.959    top/u_Butterworth_0/a3mul2_i_25_n_0
    SLICE_X13Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.073 r  top/u_Butterworth_0/a3mul2_i_6/CO[3]
                         net (fo=1, routed)           0.000    45.073    top/u_Butterworth_0/a3mul2_i_6_n_0
    SLICE_X13Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.187 r  top/u_Butterworth_0/a3mul2_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.187    top/u_Butterworth_0/a3mul2_i_5_n_0
    SLICE_X13Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.301 r  top/u_Butterworth_0/a3mul2_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.301    top/u_Butterworth_0/a3mul2_i_4_n_0
    SLICE_X13Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.415 r  top/u_Butterworth_0/a3mul2_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.415    top/u_Butterworth_0/a3mul2_i_3_n_0
    SLICE_X13Y163        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.749 r  top/u_Butterworth_0/a3mul2_i_2/O[1]
                         net (fo=54, routed)          1.200    46.949    top/u_Butterworth_0/feedback20[45]
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.030    50.979 r  top/u_Butterworth_0/a3mul2/PCOUT[47]
                         net (fo=1, routed)           0.002    50.981    top/u_Butterworth_0/a3mul2_n_106
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    52.499 r  top/u_Butterworth_0/a3mul2__0/P[0]
                         net (fo=1, routed)           0.794    53.293    top/u_Butterworth_0/a3mul2__0_n_105
    SLICE_X12Y168        LUT2 (Prop_lut2_I1_O)        0.124    53.417 r  top/u_Butterworth_0/delay2_section2[5]_i_25/O
                         net (fo=1, routed)           0.000    53.417    top/u_Butterworth_0/delay2_section2[5]_i_25_n_0
    SLICE_X12Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.950 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    53.950    top/u_Butterworth_0/delay2_section2_reg[5]_i_17_n_0
    SLICE_X12Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.067 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.067    top/u_Butterworth_0/delay2_section2_reg[5]_i_12_n_0
    SLICE_X12Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.184 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000    54.184    top/u_Butterworth_0/delay2_section2_reg[5]_i_7_n_0
    SLICE_X12Y171        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.423 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_2/O[2]
                         net (fo=6, routed)           0.857    55.280    top/u_Butterworth_0/ab3sum2[30]
    SLICE_X11Y162        LUT2 (Prop_lut2_I1_O)        0.301    55.581 r  top/u_Butterworth_0/delay2_section2[1]_i_39/O
                         net (fo=1, routed)           0.000    55.581    top/u_Butterworth_0/delay2_section2[1]_i_39_n_0
    SLICE_X11Y162        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.113 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.113    top/u_Butterworth_0/delay2_section2_reg[1]_i_31_n_0
    SLICE_X11Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.227 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    56.227    top/u_Butterworth_0/delay2_section2_reg[1]_i_26_n_0
    SLICE_X11Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.341 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.341    top/u_Butterworth_0/delay2_section2_reg[1]_i_21_n_0
    SLICE_X11Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.455 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    56.455    top/u_Butterworth_0/delay2_section2_reg[1]_i_16_n_0
    SLICE_X11Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.569 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    56.569    top/u_Butterworth_0/delay2_section2_reg[1]_i_11_n_0
    SLICE_X11Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.683 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    56.683    top/u_Butterworth_0/delay2_section2_reg[1]_i_6_n_0
    SLICE_X11Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.797 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.797    top/u_Butterworth_0/delay2_section2_reg[1]_i_2_n_0
    SLICE_X11Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.911 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.911    top/u_Butterworth_0/delay2_section2_reg[1]_i_1_n_0
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.025 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    57.025    top/u_Butterworth_0/delay2_section2_reg[5]_i_1_n_0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.139 r  top/u_Butterworth_0/delay2_section2_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    57.139    top/u_Butterworth_0/delay2_section2_reg[9]_i_1_n_0
    SLICE_X11Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.253 r  top/u_Butterworth_0/delay2_section2_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    57.253    top/u_Butterworth_0/delay2_section2_reg[13]_i_1_n_0
    SLICE_X11Y173        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    57.587 r  top/u_Butterworth_0/delay2_section2_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    57.587    top/u_Butterworth_0/delay2_typeconvert2[15]
    SLICE_X11Y173        FDRE                                         r  top/u_Butterworth_0/delay2_section2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.674     9.943    top/u_Butterworth_0/clk_sys_BUFG
    SLICE_X11Y173        FDRE                                         r  top/u_Butterworth_0/delay2_section2_reg[15]/C
                         clock pessimism              0.176    10.119    
                         clock uncertainty           -0.035    10.083    
    SLICE_X11Y173        FDRE (Setup_fdre_C_D)        0.062    10.145    top/u_Butterworth_0/delay2_section2_reg[15]
  -------------------------------------------------------------------
                         required time                         10.145    
                         arrival time                         -57.587    
  -------------------------------------------------------------------
                         slack                                -47.441    

Slack (VIOLATED) :        -47.330ns  (required time - arrival time)
  Source:                 top/u_Butterworth_0/mul_temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/u_Butterworth_0/delay2_section2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        52.316ns  (logic 41.222ns (78.795%)  route 11.094ns (21.205%))
  Logic Levels:           81  (CARRY4=66 DSP48E1=9 LUT2=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 9.943 - 5.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.723     5.160    top/u_Butterworth_0/clk_sys_BUFG
    DSP48_X0Y58          DSP48E1                                      r  top/u_Butterworth_0/mul_temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y58          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.366 r  top/u_Butterworth_0/mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002     9.368    top/u_Butterworth_0/mul_temp_n_106
    DSP48_X0Y59          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518    10.886 r  top/u_Butterworth_0/mul_temp__0/P[14]
                         net (fo=4, routed)           0.852    11.738    top/u_Butterworth_0/p_0_in0
    SLICE_X11Y142        LUT2 (Prop_lut2_I1_O)        0.124    11.862 r  top/u_Butterworth_0/b1mul1_i_58/O
                         net (fo=1, routed)           0.000    11.862    top/u_Butterworth_0/b1mul1_i_58_n_0
    SLICE_X11Y142        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.394 r  top/u_Butterworth_0/b1mul1_i_50/CO[3]
                         net (fo=1, routed)           0.000    12.394    top/u_Butterworth_0/b1mul1_i_50_n_0
    SLICE_X11Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.508 r  top/u_Butterworth_0/b1mul1_i_45/CO[3]
                         net (fo=1, routed)           0.000    12.508    top/u_Butterworth_0/b1mul1_i_45_n_0
    SLICE_X11Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.622 r  top/u_Butterworth_0/b1mul1_i_40/CO[3]
                         net (fo=1, routed)           0.000    12.622    top/u_Butterworth_0/b1mul1_i_40_n_0
    SLICE_X11Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.736 r  top/u_Butterworth_0/b1mul1_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.736    top/u_Butterworth_0/b1mul1_i_35_n_0
    SLICE_X11Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.850 r  top/u_Butterworth_0/b1mul1_i_30/CO[3]
                         net (fo=1, routed)           0.000    12.850    top/u_Butterworth_0/b1mul1_i_30_n_0
    SLICE_X11Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.964 r  top/u_Butterworth_0/b1mul1_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.964    top/u_Butterworth_0/b1mul1_i_25_n_0
    SLICE_X11Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.078 r  top/u_Butterworth_0/b1mul1_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.078    top/u_Butterworth_0/b1mul1_i_22_n_0
    SLICE_X11Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.192 r  top/u_Butterworth_0/b1mul1_i_6/CO[3]
                         net (fo=1, routed)           0.001    13.193    top/u_Butterworth_0/b1mul1_i_6_n_0
    SLICE_X11Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.307 r  top/u_Butterworth_0/b1mul1_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.307    top/u_Butterworth_0/b1mul1_i_5_n_0
    SLICE_X11Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.421 r  top/u_Butterworth_0/b1mul1_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.421    top/u_Butterworth_0/b1mul1_i_4_n_0
    SLICE_X11Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.535 r  top/u_Butterworth_0/b1mul1_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.535    top/u_Butterworth_0/b1mul1_i_3_n_0
    SLICE_X11Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.869 r  top/u_Butterworth_0/b1mul1_i_2/O[1]
                         net (fo=6, routed)           0.589    14.458    top/u_Butterworth_0/scale1[14]
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      4.030    18.488 r  top/u_Butterworth_0/b1mul1/PCOUT[47]
                         net (fo=1, routed)           0.002    18.490    top/u_Butterworth_0/b1mul1_n_106
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    20.008 r  top/u_Butterworth_0/b1mul1__0/P[12]
                         net (fo=1, routed)           1.027    21.035    top/u_Butterworth_0/b1mul1__1[29]
    SLICE_X28Y152        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    21.583 r  top/u_Butterworth_0/a3mul1_i_20/O[1]
                         net (fo=6, routed)           0.998    22.581    top/u_Butterworth_0/p_1_in[30]
    SLICE_X48Y147        LUT2 (Prop_lut2_I1_O)        0.303    22.884 r  top/u_Butterworth_0/a3mul1_i_79/O
                         net (fo=1, routed)           0.000    22.884    top/u_Butterworth_0/a3mul1_i_79_n_0
    SLICE_X48Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.416 r  top/u_Butterworth_0/a3mul1_i_71/CO[3]
                         net (fo=1, routed)           0.000    23.416    top/u_Butterworth_0/a3mul1_i_71_n_0
    SLICE_X48Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.530 r  top/u_Butterworth_0/a3mul1_i_66/CO[3]
                         net (fo=1, routed)           0.000    23.530    top/u_Butterworth_0/a3mul1_i_66_n_0
    SLICE_X48Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.644 r  top/u_Butterworth_0/a3mul1_i_61/CO[3]
                         net (fo=1, routed)           0.001    23.645    top/u_Butterworth_0/a3mul1_i_61_n_0
    SLICE_X48Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.759 r  top/u_Butterworth_0/a3mul1_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.759    top/u_Butterworth_0/a3mul1_i_56_n_0
    SLICE_X48Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.873 r  top/u_Butterworth_0/a3mul1_i_51/CO[3]
                         net (fo=1, routed)           0.000    23.873    top/u_Butterworth_0/a3mul1_i_51_n_0
    SLICE_X48Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.987 r  top/u_Butterworth_0/a3mul1_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.987    top/u_Butterworth_0/a3mul1_i_45_n_0
    SLICE_X48Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.101 r  top/u_Butterworth_0/a3mul1_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.101    top/u_Butterworth_0/a3mul1_i_25_n_0
    SLICE_X48Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.215 r  top/u_Butterworth_0/a3mul1_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.215    top/u_Butterworth_0/a3mul1_i_6_n_0
    SLICE_X48Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.329 r  top/u_Butterworth_0/a3mul1_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.329    top/u_Butterworth_0/a3mul1_i_5_n_0
    SLICE_X48Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.443 r  top/u_Butterworth_0/a3mul1_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.443    top/u_Butterworth_0/a3mul1_i_4_n_0
    SLICE_X48Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.557 r  top/u_Butterworth_0/a3mul1_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.557    top/u_Butterworth_0/a3mul1_i_3_n_0
    SLICE_X48Y158        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.891 r  top/u_Butterworth_0/a3mul1_i_2/O[1]
                         net (fo=54, routed)          0.856    25.747    top/u_Butterworth_0/A[15]
    DSP48_X1Y62          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.030    29.777 r  top/u_Butterworth_0/mul_temp_1/PCOUT[47]
                         net (fo=1, routed)           0.002    29.779    top/u_Butterworth_0/mul_temp_1_n_106
    DSP48_X1Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    31.297 r  top/u_Butterworth_0/mul_temp_1__0/P[13]
                         net (fo=4, routed)           1.184    32.480    top/u_Butterworth_0/mul_temp_1__1[30]
    SLICE_X43Y151        LUT2 (Prop_lut2_I1_O)        0.124    32.604 r  top/u_Butterworth_0/b1mul2_i_57/O
                         net (fo=1, routed)           0.000    32.604    top/u_Butterworth_0/b1mul2_i_57_n_0
    SLICE_X43Y151        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.136 r  top/u_Butterworth_0/b1mul2_i_49/CO[3]
                         net (fo=1, routed)           0.000    33.136    top/u_Butterworth_0/b1mul2_i_49_n_0
    SLICE_X43Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.250 r  top/u_Butterworth_0/b1mul2_i_44/CO[3]
                         net (fo=1, routed)           0.000    33.250    top/u_Butterworth_0/b1mul2_i_44_n_0
    SLICE_X43Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.364 r  top/u_Butterworth_0/b1mul2_i_39/CO[3]
                         net (fo=1, routed)           0.000    33.364    top/u_Butterworth_0/b1mul2_i_39_n_0
    SLICE_X43Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.478 r  top/u_Butterworth_0/b1mul2_i_34/CO[3]
                         net (fo=1, routed)           0.000    33.478    top/u_Butterworth_0/b1mul2_i_34_n_0
    SLICE_X43Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.592 r  top/u_Butterworth_0/b1mul2_i_29/CO[3]
                         net (fo=1, routed)           0.000    33.592    top/u_Butterworth_0/b1mul2_i_29_n_0
    SLICE_X43Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.706 r  top/u_Butterworth_0/b1mul2_i_24/CO[3]
                         net (fo=1, routed)           0.000    33.706    top/u_Butterworth_0/b1mul2_i_24_n_0
    SLICE_X43Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.820 r  top/u_Butterworth_0/b1mul2_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.820    top/u_Butterworth_0/b1mul2_i_21_n_0
    SLICE_X43Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.934 r  top/u_Butterworth_0/b1mul2_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.934    top/u_Butterworth_0/b1mul2_i_6_n_0
    SLICE_X43Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.048 r  top/u_Butterworth_0/b1mul2_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.048    top/u_Butterworth_0/b1mul2_i_5_n_0
    SLICE_X43Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.162 r  top/u_Butterworth_0/b1mul2_i_4/CO[3]
                         net (fo=1, routed)           0.000    34.162    top/u_Butterworth_0/b1mul2_i_4_n_0
    SLICE_X43Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.276 r  top/u_Butterworth_0/b1mul2_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.276    top/u_Butterworth_0/b1mul2_i_3_n_0
    SLICE_X43Y162        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.610 r  top/u_Butterworth_0/b1mul2_i_2/O[1]
                         net (fo=54, routed)          1.378    35.989    top/u_Butterworth_0/scale2[15]
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.030    40.019 r  top/u_Butterworth_0/b1mul2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.021    top/u_Butterworth_0/b1mul2_n_106
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    41.539 r  top/u_Butterworth_0/b1mul2__0/P[12]
                         net (fo=1, routed)           0.656    42.195    top/u_Butterworth_0/b1mul2__1[29]
    SLICE_X12Y159        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.551    42.746 r  top/u_Butterworth_0/a3mul2_i_20/O[1]
                         net (fo=6, routed)           0.692    43.437    top/u_Butterworth_0/a3mul2_i_20_n_6
    SLICE_X13Y152        LUT2 (Prop_lut2_I1_O)        0.306    43.743 r  top/u_Butterworth_0/a3mul2_i_79/O
                         net (fo=1, routed)           0.000    43.743    top/u_Butterworth_0/a3mul2_i_79_n_0
    SLICE_X13Y152        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.275 r  top/u_Butterworth_0/a3mul2_i_71/CO[3]
                         net (fo=1, routed)           0.000    44.275    top/u_Butterworth_0/a3mul2_i_71_n_0
    SLICE_X13Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.389 r  top/u_Butterworth_0/a3mul2_i_66/CO[3]
                         net (fo=1, routed)           0.000    44.389    top/u_Butterworth_0/a3mul2_i_66_n_0
    SLICE_X13Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.503 r  top/u_Butterworth_0/a3mul2_i_61/CO[3]
                         net (fo=1, routed)           0.000    44.503    top/u_Butterworth_0/a3mul2_i_61_n_0
    SLICE_X13Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.617 r  top/u_Butterworth_0/a3mul2_i_56/CO[3]
                         net (fo=1, routed)           0.000    44.617    top/u_Butterworth_0/a3mul2_i_56_n_0
    SLICE_X13Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.731 r  top/u_Butterworth_0/a3mul2_i_51/CO[3]
                         net (fo=1, routed)           0.000    44.731    top/u_Butterworth_0/a3mul2_i_51_n_0
    SLICE_X13Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.845 r  top/u_Butterworth_0/a3mul2_i_45/CO[3]
                         net (fo=1, routed)           0.000    44.845    top/u_Butterworth_0/a3mul2_i_45_n_0
    SLICE_X13Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.959 r  top/u_Butterworth_0/a3mul2_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.959    top/u_Butterworth_0/a3mul2_i_25_n_0
    SLICE_X13Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.073 r  top/u_Butterworth_0/a3mul2_i_6/CO[3]
                         net (fo=1, routed)           0.000    45.073    top/u_Butterworth_0/a3mul2_i_6_n_0
    SLICE_X13Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.187 r  top/u_Butterworth_0/a3mul2_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.187    top/u_Butterworth_0/a3mul2_i_5_n_0
    SLICE_X13Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.301 r  top/u_Butterworth_0/a3mul2_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.301    top/u_Butterworth_0/a3mul2_i_4_n_0
    SLICE_X13Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.415 r  top/u_Butterworth_0/a3mul2_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.415    top/u_Butterworth_0/a3mul2_i_3_n_0
    SLICE_X13Y163        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.749 r  top/u_Butterworth_0/a3mul2_i_2/O[1]
                         net (fo=54, routed)          1.200    46.949    top/u_Butterworth_0/feedback20[45]
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.030    50.979 r  top/u_Butterworth_0/a3mul2/PCOUT[47]
                         net (fo=1, routed)           0.002    50.981    top/u_Butterworth_0/a3mul2_n_106
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    52.499 r  top/u_Butterworth_0/a3mul2__0/P[0]
                         net (fo=1, routed)           0.794    53.293    top/u_Butterworth_0/a3mul2__0_n_105
    SLICE_X12Y168        LUT2 (Prop_lut2_I1_O)        0.124    53.417 r  top/u_Butterworth_0/delay2_section2[5]_i_25/O
                         net (fo=1, routed)           0.000    53.417    top/u_Butterworth_0/delay2_section2[5]_i_25_n_0
    SLICE_X12Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.950 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    53.950    top/u_Butterworth_0/delay2_section2_reg[5]_i_17_n_0
    SLICE_X12Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.067 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.067    top/u_Butterworth_0/delay2_section2_reg[5]_i_12_n_0
    SLICE_X12Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.184 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000    54.184    top/u_Butterworth_0/delay2_section2_reg[5]_i_7_n_0
    SLICE_X12Y171        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.423 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_2/O[2]
                         net (fo=6, routed)           0.857    55.280    top/u_Butterworth_0/ab3sum2[30]
    SLICE_X11Y162        LUT2 (Prop_lut2_I1_O)        0.301    55.581 r  top/u_Butterworth_0/delay2_section2[1]_i_39/O
                         net (fo=1, routed)           0.000    55.581    top/u_Butterworth_0/delay2_section2[1]_i_39_n_0
    SLICE_X11Y162        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.113 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.113    top/u_Butterworth_0/delay2_section2_reg[1]_i_31_n_0
    SLICE_X11Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.227 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    56.227    top/u_Butterworth_0/delay2_section2_reg[1]_i_26_n_0
    SLICE_X11Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.341 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.341    top/u_Butterworth_0/delay2_section2_reg[1]_i_21_n_0
    SLICE_X11Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.455 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    56.455    top/u_Butterworth_0/delay2_section2_reg[1]_i_16_n_0
    SLICE_X11Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.569 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    56.569    top/u_Butterworth_0/delay2_section2_reg[1]_i_11_n_0
    SLICE_X11Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.683 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    56.683    top/u_Butterworth_0/delay2_section2_reg[1]_i_6_n_0
    SLICE_X11Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.797 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.797    top/u_Butterworth_0/delay2_section2_reg[1]_i_2_n_0
    SLICE_X11Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.911 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.911    top/u_Butterworth_0/delay2_section2_reg[1]_i_1_n_0
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.025 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    57.025    top/u_Butterworth_0/delay2_section2_reg[5]_i_1_n_0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.139 r  top/u_Butterworth_0/delay2_section2_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    57.139    top/u_Butterworth_0/delay2_section2_reg[9]_i_1_n_0
    SLICE_X11Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.253 r  top/u_Butterworth_0/delay2_section2_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    57.253    top/u_Butterworth_0/delay2_section2_reg[13]_i_1_n_0
    SLICE_X11Y173        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    57.476 r  top/u_Butterworth_0/delay2_section2_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    57.476    top/u_Butterworth_0/delay2_typeconvert2[14]
    SLICE_X11Y173        FDRE                                         r  top/u_Butterworth_0/delay2_section2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.674     9.943    top/u_Butterworth_0/clk_sys_BUFG
    SLICE_X11Y173        FDRE                                         r  top/u_Butterworth_0/delay2_section2_reg[14]/C
                         clock pessimism              0.176    10.119    
                         clock uncertainty           -0.035    10.083    
    SLICE_X11Y173        FDRE (Setup_fdre_C_D)        0.062    10.145    top/u_Butterworth_0/delay2_section2_reg[14]
  -------------------------------------------------------------------
                         required time                         10.145    
                         arrival time                         -57.476    
  -------------------------------------------------------------------
                         slack                                -47.330    

Slack (VIOLATED) :        -47.326ns  (required time - arrival time)
  Source:                 top/u_Butterworth_0/mul_temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/u_Butterworth_0/delay2_section2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        52.313ns  (logic 41.219ns (78.793%)  route 11.094ns (21.206%))
  Logic Levels:           80  (CARRY4=65 DSP48E1=9 LUT2=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 9.944 - 5.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.723     5.160    top/u_Butterworth_0/clk_sys_BUFG
    DSP48_X0Y58          DSP48E1                                      r  top/u_Butterworth_0/mul_temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y58          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.366 r  top/u_Butterworth_0/mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002     9.368    top/u_Butterworth_0/mul_temp_n_106
    DSP48_X0Y59          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518    10.886 r  top/u_Butterworth_0/mul_temp__0/P[14]
                         net (fo=4, routed)           0.852    11.738    top/u_Butterworth_0/p_0_in0
    SLICE_X11Y142        LUT2 (Prop_lut2_I1_O)        0.124    11.862 r  top/u_Butterworth_0/b1mul1_i_58/O
                         net (fo=1, routed)           0.000    11.862    top/u_Butterworth_0/b1mul1_i_58_n_0
    SLICE_X11Y142        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.394 r  top/u_Butterworth_0/b1mul1_i_50/CO[3]
                         net (fo=1, routed)           0.000    12.394    top/u_Butterworth_0/b1mul1_i_50_n_0
    SLICE_X11Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.508 r  top/u_Butterworth_0/b1mul1_i_45/CO[3]
                         net (fo=1, routed)           0.000    12.508    top/u_Butterworth_0/b1mul1_i_45_n_0
    SLICE_X11Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.622 r  top/u_Butterworth_0/b1mul1_i_40/CO[3]
                         net (fo=1, routed)           0.000    12.622    top/u_Butterworth_0/b1mul1_i_40_n_0
    SLICE_X11Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.736 r  top/u_Butterworth_0/b1mul1_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.736    top/u_Butterworth_0/b1mul1_i_35_n_0
    SLICE_X11Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.850 r  top/u_Butterworth_0/b1mul1_i_30/CO[3]
                         net (fo=1, routed)           0.000    12.850    top/u_Butterworth_0/b1mul1_i_30_n_0
    SLICE_X11Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.964 r  top/u_Butterworth_0/b1mul1_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.964    top/u_Butterworth_0/b1mul1_i_25_n_0
    SLICE_X11Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.078 r  top/u_Butterworth_0/b1mul1_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.078    top/u_Butterworth_0/b1mul1_i_22_n_0
    SLICE_X11Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.192 r  top/u_Butterworth_0/b1mul1_i_6/CO[3]
                         net (fo=1, routed)           0.001    13.193    top/u_Butterworth_0/b1mul1_i_6_n_0
    SLICE_X11Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.307 r  top/u_Butterworth_0/b1mul1_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.307    top/u_Butterworth_0/b1mul1_i_5_n_0
    SLICE_X11Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.421 r  top/u_Butterworth_0/b1mul1_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.421    top/u_Butterworth_0/b1mul1_i_4_n_0
    SLICE_X11Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.535 r  top/u_Butterworth_0/b1mul1_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.535    top/u_Butterworth_0/b1mul1_i_3_n_0
    SLICE_X11Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.869 r  top/u_Butterworth_0/b1mul1_i_2/O[1]
                         net (fo=6, routed)           0.589    14.458    top/u_Butterworth_0/scale1[14]
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      4.030    18.488 r  top/u_Butterworth_0/b1mul1/PCOUT[47]
                         net (fo=1, routed)           0.002    18.490    top/u_Butterworth_0/b1mul1_n_106
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    20.008 r  top/u_Butterworth_0/b1mul1__0/P[12]
                         net (fo=1, routed)           1.027    21.035    top/u_Butterworth_0/b1mul1__1[29]
    SLICE_X28Y152        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    21.583 r  top/u_Butterworth_0/a3mul1_i_20/O[1]
                         net (fo=6, routed)           0.998    22.581    top/u_Butterworth_0/p_1_in[30]
    SLICE_X48Y147        LUT2 (Prop_lut2_I1_O)        0.303    22.884 r  top/u_Butterworth_0/a3mul1_i_79/O
                         net (fo=1, routed)           0.000    22.884    top/u_Butterworth_0/a3mul1_i_79_n_0
    SLICE_X48Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.416 r  top/u_Butterworth_0/a3mul1_i_71/CO[3]
                         net (fo=1, routed)           0.000    23.416    top/u_Butterworth_0/a3mul1_i_71_n_0
    SLICE_X48Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.530 r  top/u_Butterworth_0/a3mul1_i_66/CO[3]
                         net (fo=1, routed)           0.000    23.530    top/u_Butterworth_0/a3mul1_i_66_n_0
    SLICE_X48Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.644 r  top/u_Butterworth_0/a3mul1_i_61/CO[3]
                         net (fo=1, routed)           0.001    23.645    top/u_Butterworth_0/a3mul1_i_61_n_0
    SLICE_X48Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.759 r  top/u_Butterworth_0/a3mul1_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.759    top/u_Butterworth_0/a3mul1_i_56_n_0
    SLICE_X48Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.873 r  top/u_Butterworth_0/a3mul1_i_51/CO[3]
                         net (fo=1, routed)           0.000    23.873    top/u_Butterworth_0/a3mul1_i_51_n_0
    SLICE_X48Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.987 r  top/u_Butterworth_0/a3mul1_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.987    top/u_Butterworth_0/a3mul1_i_45_n_0
    SLICE_X48Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.101 r  top/u_Butterworth_0/a3mul1_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.101    top/u_Butterworth_0/a3mul1_i_25_n_0
    SLICE_X48Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.215 r  top/u_Butterworth_0/a3mul1_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.215    top/u_Butterworth_0/a3mul1_i_6_n_0
    SLICE_X48Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.329 r  top/u_Butterworth_0/a3mul1_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.329    top/u_Butterworth_0/a3mul1_i_5_n_0
    SLICE_X48Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.443 r  top/u_Butterworth_0/a3mul1_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.443    top/u_Butterworth_0/a3mul1_i_4_n_0
    SLICE_X48Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.557 r  top/u_Butterworth_0/a3mul1_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.557    top/u_Butterworth_0/a3mul1_i_3_n_0
    SLICE_X48Y158        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.891 r  top/u_Butterworth_0/a3mul1_i_2/O[1]
                         net (fo=54, routed)          0.856    25.747    top/u_Butterworth_0/A[15]
    DSP48_X1Y62          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.030    29.777 r  top/u_Butterworth_0/mul_temp_1/PCOUT[47]
                         net (fo=1, routed)           0.002    29.779    top/u_Butterworth_0/mul_temp_1_n_106
    DSP48_X1Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    31.297 r  top/u_Butterworth_0/mul_temp_1__0/P[13]
                         net (fo=4, routed)           1.184    32.480    top/u_Butterworth_0/mul_temp_1__1[30]
    SLICE_X43Y151        LUT2 (Prop_lut2_I1_O)        0.124    32.604 r  top/u_Butterworth_0/b1mul2_i_57/O
                         net (fo=1, routed)           0.000    32.604    top/u_Butterworth_0/b1mul2_i_57_n_0
    SLICE_X43Y151        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.136 r  top/u_Butterworth_0/b1mul2_i_49/CO[3]
                         net (fo=1, routed)           0.000    33.136    top/u_Butterworth_0/b1mul2_i_49_n_0
    SLICE_X43Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.250 r  top/u_Butterworth_0/b1mul2_i_44/CO[3]
                         net (fo=1, routed)           0.000    33.250    top/u_Butterworth_0/b1mul2_i_44_n_0
    SLICE_X43Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.364 r  top/u_Butterworth_0/b1mul2_i_39/CO[3]
                         net (fo=1, routed)           0.000    33.364    top/u_Butterworth_0/b1mul2_i_39_n_0
    SLICE_X43Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.478 r  top/u_Butterworth_0/b1mul2_i_34/CO[3]
                         net (fo=1, routed)           0.000    33.478    top/u_Butterworth_0/b1mul2_i_34_n_0
    SLICE_X43Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.592 r  top/u_Butterworth_0/b1mul2_i_29/CO[3]
                         net (fo=1, routed)           0.000    33.592    top/u_Butterworth_0/b1mul2_i_29_n_0
    SLICE_X43Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.706 r  top/u_Butterworth_0/b1mul2_i_24/CO[3]
                         net (fo=1, routed)           0.000    33.706    top/u_Butterworth_0/b1mul2_i_24_n_0
    SLICE_X43Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.820 r  top/u_Butterworth_0/b1mul2_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.820    top/u_Butterworth_0/b1mul2_i_21_n_0
    SLICE_X43Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.934 r  top/u_Butterworth_0/b1mul2_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.934    top/u_Butterworth_0/b1mul2_i_6_n_0
    SLICE_X43Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.048 r  top/u_Butterworth_0/b1mul2_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.048    top/u_Butterworth_0/b1mul2_i_5_n_0
    SLICE_X43Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.162 r  top/u_Butterworth_0/b1mul2_i_4/CO[3]
                         net (fo=1, routed)           0.000    34.162    top/u_Butterworth_0/b1mul2_i_4_n_0
    SLICE_X43Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.276 r  top/u_Butterworth_0/b1mul2_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.276    top/u_Butterworth_0/b1mul2_i_3_n_0
    SLICE_X43Y162        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.610 r  top/u_Butterworth_0/b1mul2_i_2/O[1]
                         net (fo=54, routed)          1.378    35.989    top/u_Butterworth_0/scale2[15]
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.030    40.019 r  top/u_Butterworth_0/b1mul2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.021    top/u_Butterworth_0/b1mul2_n_106
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    41.539 r  top/u_Butterworth_0/b1mul2__0/P[12]
                         net (fo=1, routed)           0.656    42.195    top/u_Butterworth_0/b1mul2__1[29]
    SLICE_X12Y159        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.551    42.746 r  top/u_Butterworth_0/a3mul2_i_20/O[1]
                         net (fo=6, routed)           0.692    43.437    top/u_Butterworth_0/a3mul2_i_20_n_6
    SLICE_X13Y152        LUT2 (Prop_lut2_I1_O)        0.306    43.743 r  top/u_Butterworth_0/a3mul2_i_79/O
                         net (fo=1, routed)           0.000    43.743    top/u_Butterworth_0/a3mul2_i_79_n_0
    SLICE_X13Y152        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.275 r  top/u_Butterworth_0/a3mul2_i_71/CO[3]
                         net (fo=1, routed)           0.000    44.275    top/u_Butterworth_0/a3mul2_i_71_n_0
    SLICE_X13Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.389 r  top/u_Butterworth_0/a3mul2_i_66/CO[3]
                         net (fo=1, routed)           0.000    44.389    top/u_Butterworth_0/a3mul2_i_66_n_0
    SLICE_X13Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.503 r  top/u_Butterworth_0/a3mul2_i_61/CO[3]
                         net (fo=1, routed)           0.000    44.503    top/u_Butterworth_0/a3mul2_i_61_n_0
    SLICE_X13Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.617 r  top/u_Butterworth_0/a3mul2_i_56/CO[3]
                         net (fo=1, routed)           0.000    44.617    top/u_Butterworth_0/a3mul2_i_56_n_0
    SLICE_X13Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.731 r  top/u_Butterworth_0/a3mul2_i_51/CO[3]
                         net (fo=1, routed)           0.000    44.731    top/u_Butterworth_0/a3mul2_i_51_n_0
    SLICE_X13Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.845 r  top/u_Butterworth_0/a3mul2_i_45/CO[3]
                         net (fo=1, routed)           0.000    44.845    top/u_Butterworth_0/a3mul2_i_45_n_0
    SLICE_X13Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.959 r  top/u_Butterworth_0/a3mul2_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.959    top/u_Butterworth_0/a3mul2_i_25_n_0
    SLICE_X13Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.073 r  top/u_Butterworth_0/a3mul2_i_6/CO[3]
                         net (fo=1, routed)           0.000    45.073    top/u_Butterworth_0/a3mul2_i_6_n_0
    SLICE_X13Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.187 r  top/u_Butterworth_0/a3mul2_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.187    top/u_Butterworth_0/a3mul2_i_5_n_0
    SLICE_X13Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.301 r  top/u_Butterworth_0/a3mul2_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.301    top/u_Butterworth_0/a3mul2_i_4_n_0
    SLICE_X13Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.415 r  top/u_Butterworth_0/a3mul2_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.415    top/u_Butterworth_0/a3mul2_i_3_n_0
    SLICE_X13Y163        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.749 r  top/u_Butterworth_0/a3mul2_i_2/O[1]
                         net (fo=54, routed)          1.200    46.949    top/u_Butterworth_0/feedback20[45]
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.030    50.979 r  top/u_Butterworth_0/a3mul2/PCOUT[47]
                         net (fo=1, routed)           0.002    50.981    top/u_Butterworth_0/a3mul2_n_106
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    52.499 r  top/u_Butterworth_0/a3mul2__0/P[0]
                         net (fo=1, routed)           0.794    53.293    top/u_Butterworth_0/a3mul2__0_n_105
    SLICE_X12Y168        LUT2 (Prop_lut2_I1_O)        0.124    53.417 r  top/u_Butterworth_0/delay2_section2[5]_i_25/O
                         net (fo=1, routed)           0.000    53.417    top/u_Butterworth_0/delay2_section2[5]_i_25_n_0
    SLICE_X12Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.950 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    53.950    top/u_Butterworth_0/delay2_section2_reg[5]_i_17_n_0
    SLICE_X12Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.067 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.067    top/u_Butterworth_0/delay2_section2_reg[5]_i_12_n_0
    SLICE_X12Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.184 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000    54.184    top/u_Butterworth_0/delay2_section2_reg[5]_i_7_n_0
    SLICE_X12Y171        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.423 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_2/O[2]
                         net (fo=6, routed)           0.857    55.280    top/u_Butterworth_0/ab3sum2[30]
    SLICE_X11Y162        LUT2 (Prop_lut2_I1_O)        0.301    55.581 r  top/u_Butterworth_0/delay2_section2[1]_i_39/O
                         net (fo=1, routed)           0.000    55.581    top/u_Butterworth_0/delay2_section2[1]_i_39_n_0
    SLICE_X11Y162        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.113 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.113    top/u_Butterworth_0/delay2_section2_reg[1]_i_31_n_0
    SLICE_X11Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.227 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    56.227    top/u_Butterworth_0/delay2_section2_reg[1]_i_26_n_0
    SLICE_X11Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.341 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.341    top/u_Butterworth_0/delay2_section2_reg[1]_i_21_n_0
    SLICE_X11Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.455 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    56.455    top/u_Butterworth_0/delay2_section2_reg[1]_i_16_n_0
    SLICE_X11Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.569 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    56.569    top/u_Butterworth_0/delay2_section2_reg[1]_i_11_n_0
    SLICE_X11Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.683 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    56.683    top/u_Butterworth_0/delay2_section2_reg[1]_i_6_n_0
    SLICE_X11Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.797 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.797    top/u_Butterworth_0/delay2_section2_reg[1]_i_2_n_0
    SLICE_X11Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.911 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.911    top/u_Butterworth_0/delay2_section2_reg[1]_i_1_n_0
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.025 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    57.025    top/u_Butterworth_0/delay2_section2_reg[5]_i_1_n_0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.139 r  top/u_Butterworth_0/delay2_section2_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    57.139    top/u_Butterworth_0/delay2_section2_reg[9]_i_1_n_0
    SLICE_X11Y172        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    57.473 r  top/u_Butterworth_0/delay2_section2_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000    57.473    top/u_Butterworth_0/delay2_typeconvert2[11]
    SLICE_X11Y172        FDRE                                         r  top/u_Butterworth_0/delay2_section2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.675     9.944    top/u_Butterworth_0/clk_sys_BUFG
    SLICE_X11Y172        FDRE                                         r  top/u_Butterworth_0/delay2_section2_reg[11]/C
                         clock pessimism              0.176    10.120    
                         clock uncertainty           -0.035    10.084    
    SLICE_X11Y172        FDRE (Setup_fdre_C_D)        0.062    10.146    top/u_Butterworth_0/delay2_section2_reg[11]
  -------------------------------------------------------------------
                         required time                         10.146    
                         arrival time                         -57.473    
  -------------------------------------------------------------------
                         slack                                -47.326    

Slack (VIOLATED) :        -47.305ns  (required time - arrival time)
  Source:                 top/u_Butterworth_0/mul_temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/u_Butterworth_0/delay2_section2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        52.292ns  (logic 41.198ns (78.785%)  route 11.094ns (21.215%))
  Logic Levels:           80  (CARRY4=65 DSP48E1=9 LUT2=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 9.944 - 5.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.723     5.160    top/u_Butterworth_0/clk_sys_BUFG
    DSP48_X0Y58          DSP48E1                                      r  top/u_Butterworth_0/mul_temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y58          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.366 r  top/u_Butterworth_0/mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002     9.368    top/u_Butterworth_0/mul_temp_n_106
    DSP48_X0Y59          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518    10.886 r  top/u_Butterworth_0/mul_temp__0/P[14]
                         net (fo=4, routed)           0.852    11.738    top/u_Butterworth_0/p_0_in0
    SLICE_X11Y142        LUT2 (Prop_lut2_I1_O)        0.124    11.862 r  top/u_Butterworth_0/b1mul1_i_58/O
                         net (fo=1, routed)           0.000    11.862    top/u_Butterworth_0/b1mul1_i_58_n_0
    SLICE_X11Y142        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.394 r  top/u_Butterworth_0/b1mul1_i_50/CO[3]
                         net (fo=1, routed)           0.000    12.394    top/u_Butterworth_0/b1mul1_i_50_n_0
    SLICE_X11Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.508 r  top/u_Butterworth_0/b1mul1_i_45/CO[3]
                         net (fo=1, routed)           0.000    12.508    top/u_Butterworth_0/b1mul1_i_45_n_0
    SLICE_X11Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.622 r  top/u_Butterworth_0/b1mul1_i_40/CO[3]
                         net (fo=1, routed)           0.000    12.622    top/u_Butterworth_0/b1mul1_i_40_n_0
    SLICE_X11Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.736 r  top/u_Butterworth_0/b1mul1_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.736    top/u_Butterworth_0/b1mul1_i_35_n_0
    SLICE_X11Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.850 r  top/u_Butterworth_0/b1mul1_i_30/CO[3]
                         net (fo=1, routed)           0.000    12.850    top/u_Butterworth_0/b1mul1_i_30_n_0
    SLICE_X11Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.964 r  top/u_Butterworth_0/b1mul1_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.964    top/u_Butterworth_0/b1mul1_i_25_n_0
    SLICE_X11Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.078 r  top/u_Butterworth_0/b1mul1_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.078    top/u_Butterworth_0/b1mul1_i_22_n_0
    SLICE_X11Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.192 r  top/u_Butterworth_0/b1mul1_i_6/CO[3]
                         net (fo=1, routed)           0.001    13.193    top/u_Butterworth_0/b1mul1_i_6_n_0
    SLICE_X11Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.307 r  top/u_Butterworth_0/b1mul1_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.307    top/u_Butterworth_0/b1mul1_i_5_n_0
    SLICE_X11Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.421 r  top/u_Butterworth_0/b1mul1_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.421    top/u_Butterworth_0/b1mul1_i_4_n_0
    SLICE_X11Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.535 r  top/u_Butterworth_0/b1mul1_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.535    top/u_Butterworth_0/b1mul1_i_3_n_0
    SLICE_X11Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.869 r  top/u_Butterworth_0/b1mul1_i_2/O[1]
                         net (fo=6, routed)           0.589    14.458    top/u_Butterworth_0/scale1[14]
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      4.030    18.488 r  top/u_Butterworth_0/b1mul1/PCOUT[47]
                         net (fo=1, routed)           0.002    18.490    top/u_Butterworth_0/b1mul1_n_106
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    20.008 r  top/u_Butterworth_0/b1mul1__0/P[12]
                         net (fo=1, routed)           1.027    21.035    top/u_Butterworth_0/b1mul1__1[29]
    SLICE_X28Y152        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    21.583 r  top/u_Butterworth_0/a3mul1_i_20/O[1]
                         net (fo=6, routed)           0.998    22.581    top/u_Butterworth_0/p_1_in[30]
    SLICE_X48Y147        LUT2 (Prop_lut2_I1_O)        0.303    22.884 r  top/u_Butterworth_0/a3mul1_i_79/O
                         net (fo=1, routed)           0.000    22.884    top/u_Butterworth_0/a3mul1_i_79_n_0
    SLICE_X48Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.416 r  top/u_Butterworth_0/a3mul1_i_71/CO[3]
                         net (fo=1, routed)           0.000    23.416    top/u_Butterworth_0/a3mul1_i_71_n_0
    SLICE_X48Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.530 r  top/u_Butterworth_0/a3mul1_i_66/CO[3]
                         net (fo=1, routed)           0.000    23.530    top/u_Butterworth_0/a3mul1_i_66_n_0
    SLICE_X48Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.644 r  top/u_Butterworth_0/a3mul1_i_61/CO[3]
                         net (fo=1, routed)           0.001    23.645    top/u_Butterworth_0/a3mul1_i_61_n_0
    SLICE_X48Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.759 r  top/u_Butterworth_0/a3mul1_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.759    top/u_Butterworth_0/a3mul1_i_56_n_0
    SLICE_X48Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.873 r  top/u_Butterworth_0/a3mul1_i_51/CO[3]
                         net (fo=1, routed)           0.000    23.873    top/u_Butterworth_0/a3mul1_i_51_n_0
    SLICE_X48Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.987 r  top/u_Butterworth_0/a3mul1_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.987    top/u_Butterworth_0/a3mul1_i_45_n_0
    SLICE_X48Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.101 r  top/u_Butterworth_0/a3mul1_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.101    top/u_Butterworth_0/a3mul1_i_25_n_0
    SLICE_X48Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.215 r  top/u_Butterworth_0/a3mul1_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.215    top/u_Butterworth_0/a3mul1_i_6_n_0
    SLICE_X48Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.329 r  top/u_Butterworth_0/a3mul1_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.329    top/u_Butterworth_0/a3mul1_i_5_n_0
    SLICE_X48Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.443 r  top/u_Butterworth_0/a3mul1_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.443    top/u_Butterworth_0/a3mul1_i_4_n_0
    SLICE_X48Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.557 r  top/u_Butterworth_0/a3mul1_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.557    top/u_Butterworth_0/a3mul1_i_3_n_0
    SLICE_X48Y158        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.891 r  top/u_Butterworth_0/a3mul1_i_2/O[1]
                         net (fo=54, routed)          0.856    25.747    top/u_Butterworth_0/A[15]
    DSP48_X1Y62          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.030    29.777 r  top/u_Butterworth_0/mul_temp_1/PCOUT[47]
                         net (fo=1, routed)           0.002    29.779    top/u_Butterworth_0/mul_temp_1_n_106
    DSP48_X1Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    31.297 r  top/u_Butterworth_0/mul_temp_1__0/P[13]
                         net (fo=4, routed)           1.184    32.480    top/u_Butterworth_0/mul_temp_1__1[30]
    SLICE_X43Y151        LUT2 (Prop_lut2_I1_O)        0.124    32.604 r  top/u_Butterworth_0/b1mul2_i_57/O
                         net (fo=1, routed)           0.000    32.604    top/u_Butterworth_0/b1mul2_i_57_n_0
    SLICE_X43Y151        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.136 r  top/u_Butterworth_0/b1mul2_i_49/CO[3]
                         net (fo=1, routed)           0.000    33.136    top/u_Butterworth_0/b1mul2_i_49_n_0
    SLICE_X43Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.250 r  top/u_Butterworth_0/b1mul2_i_44/CO[3]
                         net (fo=1, routed)           0.000    33.250    top/u_Butterworth_0/b1mul2_i_44_n_0
    SLICE_X43Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.364 r  top/u_Butterworth_0/b1mul2_i_39/CO[3]
                         net (fo=1, routed)           0.000    33.364    top/u_Butterworth_0/b1mul2_i_39_n_0
    SLICE_X43Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.478 r  top/u_Butterworth_0/b1mul2_i_34/CO[3]
                         net (fo=1, routed)           0.000    33.478    top/u_Butterworth_0/b1mul2_i_34_n_0
    SLICE_X43Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.592 r  top/u_Butterworth_0/b1mul2_i_29/CO[3]
                         net (fo=1, routed)           0.000    33.592    top/u_Butterworth_0/b1mul2_i_29_n_0
    SLICE_X43Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.706 r  top/u_Butterworth_0/b1mul2_i_24/CO[3]
                         net (fo=1, routed)           0.000    33.706    top/u_Butterworth_0/b1mul2_i_24_n_0
    SLICE_X43Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.820 r  top/u_Butterworth_0/b1mul2_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.820    top/u_Butterworth_0/b1mul2_i_21_n_0
    SLICE_X43Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.934 r  top/u_Butterworth_0/b1mul2_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.934    top/u_Butterworth_0/b1mul2_i_6_n_0
    SLICE_X43Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.048 r  top/u_Butterworth_0/b1mul2_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.048    top/u_Butterworth_0/b1mul2_i_5_n_0
    SLICE_X43Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.162 r  top/u_Butterworth_0/b1mul2_i_4/CO[3]
                         net (fo=1, routed)           0.000    34.162    top/u_Butterworth_0/b1mul2_i_4_n_0
    SLICE_X43Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.276 r  top/u_Butterworth_0/b1mul2_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.276    top/u_Butterworth_0/b1mul2_i_3_n_0
    SLICE_X43Y162        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.610 r  top/u_Butterworth_0/b1mul2_i_2/O[1]
                         net (fo=54, routed)          1.378    35.989    top/u_Butterworth_0/scale2[15]
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.030    40.019 r  top/u_Butterworth_0/b1mul2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.021    top/u_Butterworth_0/b1mul2_n_106
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    41.539 r  top/u_Butterworth_0/b1mul2__0/P[12]
                         net (fo=1, routed)           0.656    42.195    top/u_Butterworth_0/b1mul2__1[29]
    SLICE_X12Y159        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.551    42.746 r  top/u_Butterworth_0/a3mul2_i_20/O[1]
                         net (fo=6, routed)           0.692    43.437    top/u_Butterworth_0/a3mul2_i_20_n_6
    SLICE_X13Y152        LUT2 (Prop_lut2_I1_O)        0.306    43.743 r  top/u_Butterworth_0/a3mul2_i_79/O
                         net (fo=1, routed)           0.000    43.743    top/u_Butterworth_0/a3mul2_i_79_n_0
    SLICE_X13Y152        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.275 r  top/u_Butterworth_0/a3mul2_i_71/CO[3]
                         net (fo=1, routed)           0.000    44.275    top/u_Butterworth_0/a3mul2_i_71_n_0
    SLICE_X13Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.389 r  top/u_Butterworth_0/a3mul2_i_66/CO[3]
                         net (fo=1, routed)           0.000    44.389    top/u_Butterworth_0/a3mul2_i_66_n_0
    SLICE_X13Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.503 r  top/u_Butterworth_0/a3mul2_i_61/CO[3]
                         net (fo=1, routed)           0.000    44.503    top/u_Butterworth_0/a3mul2_i_61_n_0
    SLICE_X13Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.617 r  top/u_Butterworth_0/a3mul2_i_56/CO[3]
                         net (fo=1, routed)           0.000    44.617    top/u_Butterworth_0/a3mul2_i_56_n_0
    SLICE_X13Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.731 r  top/u_Butterworth_0/a3mul2_i_51/CO[3]
                         net (fo=1, routed)           0.000    44.731    top/u_Butterworth_0/a3mul2_i_51_n_0
    SLICE_X13Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.845 r  top/u_Butterworth_0/a3mul2_i_45/CO[3]
                         net (fo=1, routed)           0.000    44.845    top/u_Butterworth_0/a3mul2_i_45_n_0
    SLICE_X13Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.959 r  top/u_Butterworth_0/a3mul2_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.959    top/u_Butterworth_0/a3mul2_i_25_n_0
    SLICE_X13Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.073 r  top/u_Butterworth_0/a3mul2_i_6/CO[3]
                         net (fo=1, routed)           0.000    45.073    top/u_Butterworth_0/a3mul2_i_6_n_0
    SLICE_X13Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.187 r  top/u_Butterworth_0/a3mul2_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.187    top/u_Butterworth_0/a3mul2_i_5_n_0
    SLICE_X13Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.301 r  top/u_Butterworth_0/a3mul2_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.301    top/u_Butterworth_0/a3mul2_i_4_n_0
    SLICE_X13Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.415 r  top/u_Butterworth_0/a3mul2_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.415    top/u_Butterworth_0/a3mul2_i_3_n_0
    SLICE_X13Y163        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.749 r  top/u_Butterworth_0/a3mul2_i_2/O[1]
                         net (fo=54, routed)          1.200    46.949    top/u_Butterworth_0/feedback20[45]
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.030    50.979 r  top/u_Butterworth_0/a3mul2/PCOUT[47]
                         net (fo=1, routed)           0.002    50.981    top/u_Butterworth_0/a3mul2_n_106
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    52.499 r  top/u_Butterworth_0/a3mul2__0/P[0]
                         net (fo=1, routed)           0.794    53.293    top/u_Butterworth_0/a3mul2__0_n_105
    SLICE_X12Y168        LUT2 (Prop_lut2_I1_O)        0.124    53.417 r  top/u_Butterworth_0/delay2_section2[5]_i_25/O
                         net (fo=1, routed)           0.000    53.417    top/u_Butterworth_0/delay2_section2[5]_i_25_n_0
    SLICE_X12Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.950 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    53.950    top/u_Butterworth_0/delay2_section2_reg[5]_i_17_n_0
    SLICE_X12Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.067 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.067    top/u_Butterworth_0/delay2_section2_reg[5]_i_12_n_0
    SLICE_X12Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.184 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000    54.184    top/u_Butterworth_0/delay2_section2_reg[5]_i_7_n_0
    SLICE_X12Y171        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.423 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_2/O[2]
                         net (fo=6, routed)           0.857    55.280    top/u_Butterworth_0/ab3sum2[30]
    SLICE_X11Y162        LUT2 (Prop_lut2_I1_O)        0.301    55.581 r  top/u_Butterworth_0/delay2_section2[1]_i_39/O
                         net (fo=1, routed)           0.000    55.581    top/u_Butterworth_0/delay2_section2[1]_i_39_n_0
    SLICE_X11Y162        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.113 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.113    top/u_Butterworth_0/delay2_section2_reg[1]_i_31_n_0
    SLICE_X11Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.227 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    56.227    top/u_Butterworth_0/delay2_section2_reg[1]_i_26_n_0
    SLICE_X11Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.341 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.341    top/u_Butterworth_0/delay2_section2_reg[1]_i_21_n_0
    SLICE_X11Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.455 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    56.455    top/u_Butterworth_0/delay2_section2_reg[1]_i_16_n_0
    SLICE_X11Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.569 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    56.569    top/u_Butterworth_0/delay2_section2_reg[1]_i_11_n_0
    SLICE_X11Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.683 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    56.683    top/u_Butterworth_0/delay2_section2_reg[1]_i_6_n_0
    SLICE_X11Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.797 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.797    top/u_Butterworth_0/delay2_section2_reg[1]_i_2_n_0
    SLICE_X11Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.911 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.911    top/u_Butterworth_0/delay2_section2_reg[1]_i_1_n_0
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.025 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    57.025    top/u_Butterworth_0/delay2_section2_reg[5]_i_1_n_0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.139 r  top/u_Butterworth_0/delay2_section2_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    57.139    top/u_Butterworth_0/delay2_section2_reg[9]_i_1_n_0
    SLICE_X11Y172        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    57.452 r  top/u_Butterworth_0/delay2_section2_reg[13]_i_1/O[3]
                         net (fo=1, routed)           0.000    57.452    top/u_Butterworth_0/delay2_typeconvert2[13]
    SLICE_X11Y172        FDRE                                         r  top/u_Butterworth_0/delay2_section2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.675     9.944    top/u_Butterworth_0/clk_sys_BUFG
    SLICE_X11Y172        FDRE                                         r  top/u_Butterworth_0/delay2_section2_reg[13]/C
                         clock pessimism              0.176    10.120    
                         clock uncertainty           -0.035    10.084    
    SLICE_X11Y172        FDRE (Setup_fdre_C_D)        0.062    10.146    top/u_Butterworth_0/delay2_section2_reg[13]
  -------------------------------------------------------------------
                         required time                         10.146    
                         arrival time                         -57.452    
  -------------------------------------------------------------------
                         slack                                -47.305    

Slack (VIOLATED) :        -47.231ns  (required time - arrival time)
  Source:                 top/u_Butterworth_0/mul_temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/u_Butterworth_0/delay2_section2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        52.218ns  (logic 41.124ns (78.755%)  route 11.094ns (21.245%))
  Logic Levels:           80  (CARRY4=65 DSP48E1=9 LUT2=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 9.944 - 5.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.723     5.160    top/u_Butterworth_0/clk_sys_BUFG
    DSP48_X0Y58          DSP48E1                                      r  top/u_Butterworth_0/mul_temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y58          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.366 r  top/u_Butterworth_0/mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002     9.368    top/u_Butterworth_0/mul_temp_n_106
    DSP48_X0Y59          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518    10.886 r  top/u_Butterworth_0/mul_temp__0/P[14]
                         net (fo=4, routed)           0.852    11.738    top/u_Butterworth_0/p_0_in0
    SLICE_X11Y142        LUT2 (Prop_lut2_I1_O)        0.124    11.862 r  top/u_Butterworth_0/b1mul1_i_58/O
                         net (fo=1, routed)           0.000    11.862    top/u_Butterworth_0/b1mul1_i_58_n_0
    SLICE_X11Y142        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.394 r  top/u_Butterworth_0/b1mul1_i_50/CO[3]
                         net (fo=1, routed)           0.000    12.394    top/u_Butterworth_0/b1mul1_i_50_n_0
    SLICE_X11Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.508 r  top/u_Butterworth_0/b1mul1_i_45/CO[3]
                         net (fo=1, routed)           0.000    12.508    top/u_Butterworth_0/b1mul1_i_45_n_0
    SLICE_X11Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.622 r  top/u_Butterworth_0/b1mul1_i_40/CO[3]
                         net (fo=1, routed)           0.000    12.622    top/u_Butterworth_0/b1mul1_i_40_n_0
    SLICE_X11Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.736 r  top/u_Butterworth_0/b1mul1_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.736    top/u_Butterworth_0/b1mul1_i_35_n_0
    SLICE_X11Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.850 r  top/u_Butterworth_0/b1mul1_i_30/CO[3]
                         net (fo=1, routed)           0.000    12.850    top/u_Butterworth_0/b1mul1_i_30_n_0
    SLICE_X11Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.964 r  top/u_Butterworth_0/b1mul1_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.964    top/u_Butterworth_0/b1mul1_i_25_n_0
    SLICE_X11Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.078 r  top/u_Butterworth_0/b1mul1_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.078    top/u_Butterworth_0/b1mul1_i_22_n_0
    SLICE_X11Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.192 r  top/u_Butterworth_0/b1mul1_i_6/CO[3]
                         net (fo=1, routed)           0.001    13.193    top/u_Butterworth_0/b1mul1_i_6_n_0
    SLICE_X11Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.307 r  top/u_Butterworth_0/b1mul1_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.307    top/u_Butterworth_0/b1mul1_i_5_n_0
    SLICE_X11Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.421 r  top/u_Butterworth_0/b1mul1_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.421    top/u_Butterworth_0/b1mul1_i_4_n_0
    SLICE_X11Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.535 r  top/u_Butterworth_0/b1mul1_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.535    top/u_Butterworth_0/b1mul1_i_3_n_0
    SLICE_X11Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.869 r  top/u_Butterworth_0/b1mul1_i_2/O[1]
                         net (fo=6, routed)           0.589    14.458    top/u_Butterworth_0/scale1[14]
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      4.030    18.488 r  top/u_Butterworth_0/b1mul1/PCOUT[47]
                         net (fo=1, routed)           0.002    18.490    top/u_Butterworth_0/b1mul1_n_106
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    20.008 r  top/u_Butterworth_0/b1mul1__0/P[12]
                         net (fo=1, routed)           1.027    21.035    top/u_Butterworth_0/b1mul1__1[29]
    SLICE_X28Y152        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    21.583 r  top/u_Butterworth_0/a3mul1_i_20/O[1]
                         net (fo=6, routed)           0.998    22.581    top/u_Butterworth_0/p_1_in[30]
    SLICE_X48Y147        LUT2 (Prop_lut2_I1_O)        0.303    22.884 r  top/u_Butterworth_0/a3mul1_i_79/O
                         net (fo=1, routed)           0.000    22.884    top/u_Butterworth_0/a3mul1_i_79_n_0
    SLICE_X48Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.416 r  top/u_Butterworth_0/a3mul1_i_71/CO[3]
                         net (fo=1, routed)           0.000    23.416    top/u_Butterworth_0/a3mul1_i_71_n_0
    SLICE_X48Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.530 r  top/u_Butterworth_0/a3mul1_i_66/CO[3]
                         net (fo=1, routed)           0.000    23.530    top/u_Butterworth_0/a3mul1_i_66_n_0
    SLICE_X48Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.644 r  top/u_Butterworth_0/a3mul1_i_61/CO[3]
                         net (fo=1, routed)           0.001    23.645    top/u_Butterworth_0/a3mul1_i_61_n_0
    SLICE_X48Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.759 r  top/u_Butterworth_0/a3mul1_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.759    top/u_Butterworth_0/a3mul1_i_56_n_0
    SLICE_X48Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.873 r  top/u_Butterworth_0/a3mul1_i_51/CO[3]
                         net (fo=1, routed)           0.000    23.873    top/u_Butterworth_0/a3mul1_i_51_n_0
    SLICE_X48Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.987 r  top/u_Butterworth_0/a3mul1_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.987    top/u_Butterworth_0/a3mul1_i_45_n_0
    SLICE_X48Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.101 r  top/u_Butterworth_0/a3mul1_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.101    top/u_Butterworth_0/a3mul1_i_25_n_0
    SLICE_X48Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.215 r  top/u_Butterworth_0/a3mul1_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.215    top/u_Butterworth_0/a3mul1_i_6_n_0
    SLICE_X48Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.329 r  top/u_Butterworth_0/a3mul1_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.329    top/u_Butterworth_0/a3mul1_i_5_n_0
    SLICE_X48Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.443 r  top/u_Butterworth_0/a3mul1_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.443    top/u_Butterworth_0/a3mul1_i_4_n_0
    SLICE_X48Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.557 r  top/u_Butterworth_0/a3mul1_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.557    top/u_Butterworth_0/a3mul1_i_3_n_0
    SLICE_X48Y158        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.891 r  top/u_Butterworth_0/a3mul1_i_2/O[1]
                         net (fo=54, routed)          0.856    25.747    top/u_Butterworth_0/A[15]
    DSP48_X1Y62          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.030    29.777 r  top/u_Butterworth_0/mul_temp_1/PCOUT[47]
                         net (fo=1, routed)           0.002    29.779    top/u_Butterworth_0/mul_temp_1_n_106
    DSP48_X1Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    31.297 r  top/u_Butterworth_0/mul_temp_1__0/P[13]
                         net (fo=4, routed)           1.184    32.480    top/u_Butterworth_0/mul_temp_1__1[30]
    SLICE_X43Y151        LUT2 (Prop_lut2_I1_O)        0.124    32.604 r  top/u_Butterworth_0/b1mul2_i_57/O
                         net (fo=1, routed)           0.000    32.604    top/u_Butterworth_0/b1mul2_i_57_n_0
    SLICE_X43Y151        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.136 r  top/u_Butterworth_0/b1mul2_i_49/CO[3]
                         net (fo=1, routed)           0.000    33.136    top/u_Butterworth_0/b1mul2_i_49_n_0
    SLICE_X43Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.250 r  top/u_Butterworth_0/b1mul2_i_44/CO[3]
                         net (fo=1, routed)           0.000    33.250    top/u_Butterworth_0/b1mul2_i_44_n_0
    SLICE_X43Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.364 r  top/u_Butterworth_0/b1mul2_i_39/CO[3]
                         net (fo=1, routed)           0.000    33.364    top/u_Butterworth_0/b1mul2_i_39_n_0
    SLICE_X43Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.478 r  top/u_Butterworth_0/b1mul2_i_34/CO[3]
                         net (fo=1, routed)           0.000    33.478    top/u_Butterworth_0/b1mul2_i_34_n_0
    SLICE_X43Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.592 r  top/u_Butterworth_0/b1mul2_i_29/CO[3]
                         net (fo=1, routed)           0.000    33.592    top/u_Butterworth_0/b1mul2_i_29_n_0
    SLICE_X43Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.706 r  top/u_Butterworth_0/b1mul2_i_24/CO[3]
                         net (fo=1, routed)           0.000    33.706    top/u_Butterworth_0/b1mul2_i_24_n_0
    SLICE_X43Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.820 r  top/u_Butterworth_0/b1mul2_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.820    top/u_Butterworth_0/b1mul2_i_21_n_0
    SLICE_X43Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.934 r  top/u_Butterworth_0/b1mul2_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.934    top/u_Butterworth_0/b1mul2_i_6_n_0
    SLICE_X43Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.048 r  top/u_Butterworth_0/b1mul2_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.048    top/u_Butterworth_0/b1mul2_i_5_n_0
    SLICE_X43Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.162 r  top/u_Butterworth_0/b1mul2_i_4/CO[3]
                         net (fo=1, routed)           0.000    34.162    top/u_Butterworth_0/b1mul2_i_4_n_0
    SLICE_X43Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.276 r  top/u_Butterworth_0/b1mul2_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.276    top/u_Butterworth_0/b1mul2_i_3_n_0
    SLICE_X43Y162        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.610 r  top/u_Butterworth_0/b1mul2_i_2/O[1]
                         net (fo=54, routed)          1.378    35.989    top/u_Butterworth_0/scale2[15]
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.030    40.019 r  top/u_Butterworth_0/b1mul2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.021    top/u_Butterworth_0/b1mul2_n_106
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    41.539 r  top/u_Butterworth_0/b1mul2__0/P[12]
                         net (fo=1, routed)           0.656    42.195    top/u_Butterworth_0/b1mul2__1[29]
    SLICE_X12Y159        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.551    42.746 r  top/u_Butterworth_0/a3mul2_i_20/O[1]
                         net (fo=6, routed)           0.692    43.437    top/u_Butterworth_0/a3mul2_i_20_n_6
    SLICE_X13Y152        LUT2 (Prop_lut2_I1_O)        0.306    43.743 r  top/u_Butterworth_0/a3mul2_i_79/O
                         net (fo=1, routed)           0.000    43.743    top/u_Butterworth_0/a3mul2_i_79_n_0
    SLICE_X13Y152        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.275 r  top/u_Butterworth_0/a3mul2_i_71/CO[3]
                         net (fo=1, routed)           0.000    44.275    top/u_Butterworth_0/a3mul2_i_71_n_0
    SLICE_X13Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.389 r  top/u_Butterworth_0/a3mul2_i_66/CO[3]
                         net (fo=1, routed)           0.000    44.389    top/u_Butterworth_0/a3mul2_i_66_n_0
    SLICE_X13Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.503 r  top/u_Butterworth_0/a3mul2_i_61/CO[3]
                         net (fo=1, routed)           0.000    44.503    top/u_Butterworth_0/a3mul2_i_61_n_0
    SLICE_X13Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.617 r  top/u_Butterworth_0/a3mul2_i_56/CO[3]
                         net (fo=1, routed)           0.000    44.617    top/u_Butterworth_0/a3mul2_i_56_n_0
    SLICE_X13Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.731 r  top/u_Butterworth_0/a3mul2_i_51/CO[3]
                         net (fo=1, routed)           0.000    44.731    top/u_Butterworth_0/a3mul2_i_51_n_0
    SLICE_X13Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.845 r  top/u_Butterworth_0/a3mul2_i_45/CO[3]
                         net (fo=1, routed)           0.000    44.845    top/u_Butterworth_0/a3mul2_i_45_n_0
    SLICE_X13Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.959 r  top/u_Butterworth_0/a3mul2_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.959    top/u_Butterworth_0/a3mul2_i_25_n_0
    SLICE_X13Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.073 r  top/u_Butterworth_0/a3mul2_i_6/CO[3]
                         net (fo=1, routed)           0.000    45.073    top/u_Butterworth_0/a3mul2_i_6_n_0
    SLICE_X13Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.187 r  top/u_Butterworth_0/a3mul2_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.187    top/u_Butterworth_0/a3mul2_i_5_n_0
    SLICE_X13Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.301 r  top/u_Butterworth_0/a3mul2_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.301    top/u_Butterworth_0/a3mul2_i_4_n_0
    SLICE_X13Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.415 r  top/u_Butterworth_0/a3mul2_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.415    top/u_Butterworth_0/a3mul2_i_3_n_0
    SLICE_X13Y163        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.749 r  top/u_Butterworth_0/a3mul2_i_2/O[1]
                         net (fo=54, routed)          1.200    46.949    top/u_Butterworth_0/feedback20[45]
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.030    50.979 r  top/u_Butterworth_0/a3mul2/PCOUT[47]
                         net (fo=1, routed)           0.002    50.981    top/u_Butterworth_0/a3mul2_n_106
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    52.499 r  top/u_Butterworth_0/a3mul2__0/P[0]
                         net (fo=1, routed)           0.794    53.293    top/u_Butterworth_0/a3mul2__0_n_105
    SLICE_X12Y168        LUT2 (Prop_lut2_I1_O)        0.124    53.417 r  top/u_Butterworth_0/delay2_section2[5]_i_25/O
                         net (fo=1, routed)           0.000    53.417    top/u_Butterworth_0/delay2_section2[5]_i_25_n_0
    SLICE_X12Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.950 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    53.950    top/u_Butterworth_0/delay2_section2_reg[5]_i_17_n_0
    SLICE_X12Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.067 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.067    top/u_Butterworth_0/delay2_section2_reg[5]_i_12_n_0
    SLICE_X12Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.184 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000    54.184    top/u_Butterworth_0/delay2_section2_reg[5]_i_7_n_0
    SLICE_X12Y171        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.423 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_2/O[2]
                         net (fo=6, routed)           0.857    55.280    top/u_Butterworth_0/ab3sum2[30]
    SLICE_X11Y162        LUT2 (Prop_lut2_I1_O)        0.301    55.581 r  top/u_Butterworth_0/delay2_section2[1]_i_39/O
                         net (fo=1, routed)           0.000    55.581    top/u_Butterworth_0/delay2_section2[1]_i_39_n_0
    SLICE_X11Y162        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.113 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.113    top/u_Butterworth_0/delay2_section2_reg[1]_i_31_n_0
    SLICE_X11Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.227 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    56.227    top/u_Butterworth_0/delay2_section2_reg[1]_i_26_n_0
    SLICE_X11Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.341 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.341    top/u_Butterworth_0/delay2_section2_reg[1]_i_21_n_0
    SLICE_X11Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.455 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    56.455    top/u_Butterworth_0/delay2_section2_reg[1]_i_16_n_0
    SLICE_X11Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.569 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    56.569    top/u_Butterworth_0/delay2_section2_reg[1]_i_11_n_0
    SLICE_X11Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.683 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    56.683    top/u_Butterworth_0/delay2_section2_reg[1]_i_6_n_0
    SLICE_X11Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.797 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.797    top/u_Butterworth_0/delay2_section2_reg[1]_i_2_n_0
    SLICE_X11Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.911 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.911    top/u_Butterworth_0/delay2_section2_reg[1]_i_1_n_0
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.025 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    57.025    top/u_Butterworth_0/delay2_section2_reg[5]_i_1_n_0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.139 r  top/u_Butterworth_0/delay2_section2_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    57.139    top/u_Butterworth_0/delay2_section2_reg[9]_i_1_n_0
    SLICE_X11Y172        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    57.378 r  top/u_Butterworth_0/delay2_section2_reg[13]_i_1/O[2]
                         net (fo=1, routed)           0.000    57.378    top/u_Butterworth_0/delay2_typeconvert2[12]
    SLICE_X11Y172        FDRE                                         r  top/u_Butterworth_0/delay2_section2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.675     9.944    top/u_Butterworth_0/clk_sys_BUFG
    SLICE_X11Y172        FDRE                                         r  top/u_Butterworth_0/delay2_section2_reg[12]/C
                         clock pessimism              0.176    10.120    
                         clock uncertainty           -0.035    10.084    
    SLICE_X11Y172        FDRE (Setup_fdre_C_D)        0.062    10.146    top/u_Butterworth_0/delay2_section2_reg[12]
  -------------------------------------------------------------------
                         required time                         10.146    
                         arrival time                         -57.378    
  -------------------------------------------------------------------
                         slack                                -47.231    

Slack (VIOLATED) :        -47.215ns  (required time - arrival time)
  Source:                 top/u_Butterworth_0/mul_temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/u_Butterworth_0/delay2_section2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        52.202ns  (logic 41.108ns (78.748%)  route 11.094ns (21.252%))
  Logic Levels:           80  (CARRY4=65 DSP48E1=9 LUT2=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 9.944 - 5.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.723     5.160    top/u_Butterworth_0/clk_sys_BUFG
    DSP48_X0Y58          DSP48E1                                      r  top/u_Butterworth_0/mul_temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y58          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.366 r  top/u_Butterworth_0/mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002     9.368    top/u_Butterworth_0/mul_temp_n_106
    DSP48_X0Y59          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518    10.886 r  top/u_Butterworth_0/mul_temp__0/P[14]
                         net (fo=4, routed)           0.852    11.738    top/u_Butterworth_0/p_0_in0
    SLICE_X11Y142        LUT2 (Prop_lut2_I1_O)        0.124    11.862 r  top/u_Butterworth_0/b1mul1_i_58/O
                         net (fo=1, routed)           0.000    11.862    top/u_Butterworth_0/b1mul1_i_58_n_0
    SLICE_X11Y142        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.394 r  top/u_Butterworth_0/b1mul1_i_50/CO[3]
                         net (fo=1, routed)           0.000    12.394    top/u_Butterworth_0/b1mul1_i_50_n_0
    SLICE_X11Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.508 r  top/u_Butterworth_0/b1mul1_i_45/CO[3]
                         net (fo=1, routed)           0.000    12.508    top/u_Butterworth_0/b1mul1_i_45_n_0
    SLICE_X11Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.622 r  top/u_Butterworth_0/b1mul1_i_40/CO[3]
                         net (fo=1, routed)           0.000    12.622    top/u_Butterworth_0/b1mul1_i_40_n_0
    SLICE_X11Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.736 r  top/u_Butterworth_0/b1mul1_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.736    top/u_Butterworth_0/b1mul1_i_35_n_0
    SLICE_X11Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.850 r  top/u_Butterworth_0/b1mul1_i_30/CO[3]
                         net (fo=1, routed)           0.000    12.850    top/u_Butterworth_0/b1mul1_i_30_n_0
    SLICE_X11Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.964 r  top/u_Butterworth_0/b1mul1_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.964    top/u_Butterworth_0/b1mul1_i_25_n_0
    SLICE_X11Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.078 r  top/u_Butterworth_0/b1mul1_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.078    top/u_Butterworth_0/b1mul1_i_22_n_0
    SLICE_X11Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.192 r  top/u_Butterworth_0/b1mul1_i_6/CO[3]
                         net (fo=1, routed)           0.001    13.193    top/u_Butterworth_0/b1mul1_i_6_n_0
    SLICE_X11Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.307 r  top/u_Butterworth_0/b1mul1_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.307    top/u_Butterworth_0/b1mul1_i_5_n_0
    SLICE_X11Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.421 r  top/u_Butterworth_0/b1mul1_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.421    top/u_Butterworth_0/b1mul1_i_4_n_0
    SLICE_X11Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.535 r  top/u_Butterworth_0/b1mul1_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.535    top/u_Butterworth_0/b1mul1_i_3_n_0
    SLICE_X11Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.869 r  top/u_Butterworth_0/b1mul1_i_2/O[1]
                         net (fo=6, routed)           0.589    14.458    top/u_Butterworth_0/scale1[14]
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      4.030    18.488 r  top/u_Butterworth_0/b1mul1/PCOUT[47]
                         net (fo=1, routed)           0.002    18.490    top/u_Butterworth_0/b1mul1_n_106
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    20.008 r  top/u_Butterworth_0/b1mul1__0/P[12]
                         net (fo=1, routed)           1.027    21.035    top/u_Butterworth_0/b1mul1__1[29]
    SLICE_X28Y152        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    21.583 r  top/u_Butterworth_0/a3mul1_i_20/O[1]
                         net (fo=6, routed)           0.998    22.581    top/u_Butterworth_0/p_1_in[30]
    SLICE_X48Y147        LUT2 (Prop_lut2_I1_O)        0.303    22.884 r  top/u_Butterworth_0/a3mul1_i_79/O
                         net (fo=1, routed)           0.000    22.884    top/u_Butterworth_0/a3mul1_i_79_n_0
    SLICE_X48Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.416 r  top/u_Butterworth_0/a3mul1_i_71/CO[3]
                         net (fo=1, routed)           0.000    23.416    top/u_Butterworth_0/a3mul1_i_71_n_0
    SLICE_X48Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.530 r  top/u_Butterworth_0/a3mul1_i_66/CO[3]
                         net (fo=1, routed)           0.000    23.530    top/u_Butterworth_0/a3mul1_i_66_n_0
    SLICE_X48Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.644 r  top/u_Butterworth_0/a3mul1_i_61/CO[3]
                         net (fo=1, routed)           0.001    23.645    top/u_Butterworth_0/a3mul1_i_61_n_0
    SLICE_X48Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.759 r  top/u_Butterworth_0/a3mul1_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.759    top/u_Butterworth_0/a3mul1_i_56_n_0
    SLICE_X48Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.873 r  top/u_Butterworth_0/a3mul1_i_51/CO[3]
                         net (fo=1, routed)           0.000    23.873    top/u_Butterworth_0/a3mul1_i_51_n_0
    SLICE_X48Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.987 r  top/u_Butterworth_0/a3mul1_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.987    top/u_Butterworth_0/a3mul1_i_45_n_0
    SLICE_X48Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.101 r  top/u_Butterworth_0/a3mul1_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.101    top/u_Butterworth_0/a3mul1_i_25_n_0
    SLICE_X48Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.215 r  top/u_Butterworth_0/a3mul1_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.215    top/u_Butterworth_0/a3mul1_i_6_n_0
    SLICE_X48Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.329 r  top/u_Butterworth_0/a3mul1_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.329    top/u_Butterworth_0/a3mul1_i_5_n_0
    SLICE_X48Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.443 r  top/u_Butterworth_0/a3mul1_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.443    top/u_Butterworth_0/a3mul1_i_4_n_0
    SLICE_X48Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.557 r  top/u_Butterworth_0/a3mul1_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.557    top/u_Butterworth_0/a3mul1_i_3_n_0
    SLICE_X48Y158        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.891 r  top/u_Butterworth_0/a3mul1_i_2/O[1]
                         net (fo=54, routed)          0.856    25.747    top/u_Butterworth_0/A[15]
    DSP48_X1Y62          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.030    29.777 r  top/u_Butterworth_0/mul_temp_1/PCOUT[47]
                         net (fo=1, routed)           0.002    29.779    top/u_Butterworth_0/mul_temp_1_n_106
    DSP48_X1Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    31.297 r  top/u_Butterworth_0/mul_temp_1__0/P[13]
                         net (fo=4, routed)           1.184    32.480    top/u_Butterworth_0/mul_temp_1__1[30]
    SLICE_X43Y151        LUT2 (Prop_lut2_I1_O)        0.124    32.604 r  top/u_Butterworth_0/b1mul2_i_57/O
                         net (fo=1, routed)           0.000    32.604    top/u_Butterworth_0/b1mul2_i_57_n_0
    SLICE_X43Y151        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.136 r  top/u_Butterworth_0/b1mul2_i_49/CO[3]
                         net (fo=1, routed)           0.000    33.136    top/u_Butterworth_0/b1mul2_i_49_n_0
    SLICE_X43Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.250 r  top/u_Butterworth_0/b1mul2_i_44/CO[3]
                         net (fo=1, routed)           0.000    33.250    top/u_Butterworth_0/b1mul2_i_44_n_0
    SLICE_X43Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.364 r  top/u_Butterworth_0/b1mul2_i_39/CO[3]
                         net (fo=1, routed)           0.000    33.364    top/u_Butterworth_0/b1mul2_i_39_n_0
    SLICE_X43Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.478 r  top/u_Butterworth_0/b1mul2_i_34/CO[3]
                         net (fo=1, routed)           0.000    33.478    top/u_Butterworth_0/b1mul2_i_34_n_0
    SLICE_X43Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.592 r  top/u_Butterworth_0/b1mul2_i_29/CO[3]
                         net (fo=1, routed)           0.000    33.592    top/u_Butterworth_0/b1mul2_i_29_n_0
    SLICE_X43Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.706 r  top/u_Butterworth_0/b1mul2_i_24/CO[3]
                         net (fo=1, routed)           0.000    33.706    top/u_Butterworth_0/b1mul2_i_24_n_0
    SLICE_X43Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.820 r  top/u_Butterworth_0/b1mul2_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.820    top/u_Butterworth_0/b1mul2_i_21_n_0
    SLICE_X43Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.934 r  top/u_Butterworth_0/b1mul2_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.934    top/u_Butterworth_0/b1mul2_i_6_n_0
    SLICE_X43Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.048 r  top/u_Butterworth_0/b1mul2_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.048    top/u_Butterworth_0/b1mul2_i_5_n_0
    SLICE_X43Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.162 r  top/u_Butterworth_0/b1mul2_i_4/CO[3]
                         net (fo=1, routed)           0.000    34.162    top/u_Butterworth_0/b1mul2_i_4_n_0
    SLICE_X43Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.276 r  top/u_Butterworth_0/b1mul2_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.276    top/u_Butterworth_0/b1mul2_i_3_n_0
    SLICE_X43Y162        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.610 r  top/u_Butterworth_0/b1mul2_i_2/O[1]
                         net (fo=54, routed)          1.378    35.989    top/u_Butterworth_0/scale2[15]
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.030    40.019 r  top/u_Butterworth_0/b1mul2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.021    top/u_Butterworth_0/b1mul2_n_106
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    41.539 r  top/u_Butterworth_0/b1mul2__0/P[12]
                         net (fo=1, routed)           0.656    42.195    top/u_Butterworth_0/b1mul2__1[29]
    SLICE_X12Y159        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.551    42.746 r  top/u_Butterworth_0/a3mul2_i_20/O[1]
                         net (fo=6, routed)           0.692    43.437    top/u_Butterworth_0/a3mul2_i_20_n_6
    SLICE_X13Y152        LUT2 (Prop_lut2_I1_O)        0.306    43.743 r  top/u_Butterworth_0/a3mul2_i_79/O
                         net (fo=1, routed)           0.000    43.743    top/u_Butterworth_0/a3mul2_i_79_n_0
    SLICE_X13Y152        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.275 r  top/u_Butterworth_0/a3mul2_i_71/CO[3]
                         net (fo=1, routed)           0.000    44.275    top/u_Butterworth_0/a3mul2_i_71_n_0
    SLICE_X13Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.389 r  top/u_Butterworth_0/a3mul2_i_66/CO[3]
                         net (fo=1, routed)           0.000    44.389    top/u_Butterworth_0/a3mul2_i_66_n_0
    SLICE_X13Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.503 r  top/u_Butterworth_0/a3mul2_i_61/CO[3]
                         net (fo=1, routed)           0.000    44.503    top/u_Butterworth_0/a3mul2_i_61_n_0
    SLICE_X13Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.617 r  top/u_Butterworth_0/a3mul2_i_56/CO[3]
                         net (fo=1, routed)           0.000    44.617    top/u_Butterworth_0/a3mul2_i_56_n_0
    SLICE_X13Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.731 r  top/u_Butterworth_0/a3mul2_i_51/CO[3]
                         net (fo=1, routed)           0.000    44.731    top/u_Butterworth_0/a3mul2_i_51_n_0
    SLICE_X13Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.845 r  top/u_Butterworth_0/a3mul2_i_45/CO[3]
                         net (fo=1, routed)           0.000    44.845    top/u_Butterworth_0/a3mul2_i_45_n_0
    SLICE_X13Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.959 r  top/u_Butterworth_0/a3mul2_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.959    top/u_Butterworth_0/a3mul2_i_25_n_0
    SLICE_X13Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.073 r  top/u_Butterworth_0/a3mul2_i_6/CO[3]
                         net (fo=1, routed)           0.000    45.073    top/u_Butterworth_0/a3mul2_i_6_n_0
    SLICE_X13Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.187 r  top/u_Butterworth_0/a3mul2_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.187    top/u_Butterworth_0/a3mul2_i_5_n_0
    SLICE_X13Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.301 r  top/u_Butterworth_0/a3mul2_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.301    top/u_Butterworth_0/a3mul2_i_4_n_0
    SLICE_X13Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.415 r  top/u_Butterworth_0/a3mul2_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.415    top/u_Butterworth_0/a3mul2_i_3_n_0
    SLICE_X13Y163        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.749 r  top/u_Butterworth_0/a3mul2_i_2/O[1]
                         net (fo=54, routed)          1.200    46.949    top/u_Butterworth_0/feedback20[45]
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.030    50.979 r  top/u_Butterworth_0/a3mul2/PCOUT[47]
                         net (fo=1, routed)           0.002    50.981    top/u_Butterworth_0/a3mul2_n_106
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    52.499 r  top/u_Butterworth_0/a3mul2__0/P[0]
                         net (fo=1, routed)           0.794    53.293    top/u_Butterworth_0/a3mul2__0_n_105
    SLICE_X12Y168        LUT2 (Prop_lut2_I1_O)        0.124    53.417 r  top/u_Butterworth_0/delay2_section2[5]_i_25/O
                         net (fo=1, routed)           0.000    53.417    top/u_Butterworth_0/delay2_section2[5]_i_25_n_0
    SLICE_X12Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.950 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    53.950    top/u_Butterworth_0/delay2_section2_reg[5]_i_17_n_0
    SLICE_X12Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.067 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.067    top/u_Butterworth_0/delay2_section2_reg[5]_i_12_n_0
    SLICE_X12Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.184 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000    54.184    top/u_Butterworth_0/delay2_section2_reg[5]_i_7_n_0
    SLICE_X12Y171        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.423 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_2/O[2]
                         net (fo=6, routed)           0.857    55.280    top/u_Butterworth_0/ab3sum2[30]
    SLICE_X11Y162        LUT2 (Prop_lut2_I1_O)        0.301    55.581 r  top/u_Butterworth_0/delay2_section2[1]_i_39/O
                         net (fo=1, routed)           0.000    55.581    top/u_Butterworth_0/delay2_section2[1]_i_39_n_0
    SLICE_X11Y162        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.113 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.113    top/u_Butterworth_0/delay2_section2_reg[1]_i_31_n_0
    SLICE_X11Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.227 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    56.227    top/u_Butterworth_0/delay2_section2_reg[1]_i_26_n_0
    SLICE_X11Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.341 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.341    top/u_Butterworth_0/delay2_section2_reg[1]_i_21_n_0
    SLICE_X11Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.455 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    56.455    top/u_Butterworth_0/delay2_section2_reg[1]_i_16_n_0
    SLICE_X11Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.569 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    56.569    top/u_Butterworth_0/delay2_section2_reg[1]_i_11_n_0
    SLICE_X11Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.683 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    56.683    top/u_Butterworth_0/delay2_section2_reg[1]_i_6_n_0
    SLICE_X11Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.797 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.797    top/u_Butterworth_0/delay2_section2_reg[1]_i_2_n_0
    SLICE_X11Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.911 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.911    top/u_Butterworth_0/delay2_section2_reg[1]_i_1_n_0
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.025 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    57.025    top/u_Butterworth_0/delay2_section2_reg[5]_i_1_n_0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.139 r  top/u_Butterworth_0/delay2_section2_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    57.139    top/u_Butterworth_0/delay2_section2_reg[9]_i_1_n_0
    SLICE_X11Y172        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    57.362 r  top/u_Butterworth_0/delay2_section2_reg[13]_i_1/O[0]
                         net (fo=1, routed)           0.000    57.362    top/u_Butterworth_0/delay2_typeconvert2[10]
    SLICE_X11Y172        FDRE                                         r  top/u_Butterworth_0/delay2_section2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.675     9.944    top/u_Butterworth_0/clk_sys_BUFG
    SLICE_X11Y172        FDRE                                         r  top/u_Butterworth_0/delay2_section2_reg[10]/C
                         clock pessimism              0.176    10.120    
                         clock uncertainty           -0.035    10.084    
    SLICE_X11Y172        FDRE (Setup_fdre_C_D)        0.062    10.146    top/u_Butterworth_0/delay2_section2_reg[10]
  -------------------------------------------------------------------
                         required time                         10.146    
                         arrival time                         -57.362    
  -------------------------------------------------------------------
                         slack                                -47.215    

Slack (VIOLATED) :        -47.210ns  (required time - arrival time)
  Source:                 top/u_Butterworth_0/mul_temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/u_Butterworth_0/delay2_section2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        52.199ns  (logic 41.105ns (78.747%)  route 11.094ns (21.253%))
  Logic Levels:           79  (CARRY4=64 DSP48E1=9 LUT2=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 9.946 - 5.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.723     5.160    top/u_Butterworth_0/clk_sys_BUFG
    DSP48_X0Y58          DSP48E1                                      r  top/u_Butterworth_0/mul_temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y58          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.366 r  top/u_Butterworth_0/mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002     9.368    top/u_Butterworth_0/mul_temp_n_106
    DSP48_X0Y59          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518    10.886 r  top/u_Butterworth_0/mul_temp__0/P[14]
                         net (fo=4, routed)           0.852    11.738    top/u_Butterworth_0/p_0_in0
    SLICE_X11Y142        LUT2 (Prop_lut2_I1_O)        0.124    11.862 r  top/u_Butterworth_0/b1mul1_i_58/O
                         net (fo=1, routed)           0.000    11.862    top/u_Butterworth_0/b1mul1_i_58_n_0
    SLICE_X11Y142        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.394 r  top/u_Butterworth_0/b1mul1_i_50/CO[3]
                         net (fo=1, routed)           0.000    12.394    top/u_Butterworth_0/b1mul1_i_50_n_0
    SLICE_X11Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.508 r  top/u_Butterworth_0/b1mul1_i_45/CO[3]
                         net (fo=1, routed)           0.000    12.508    top/u_Butterworth_0/b1mul1_i_45_n_0
    SLICE_X11Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.622 r  top/u_Butterworth_0/b1mul1_i_40/CO[3]
                         net (fo=1, routed)           0.000    12.622    top/u_Butterworth_0/b1mul1_i_40_n_0
    SLICE_X11Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.736 r  top/u_Butterworth_0/b1mul1_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.736    top/u_Butterworth_0/b1mul1_i_35_n_0
    SLICE_X11Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.850 r  top/u_Butterworth_0/b1mul1_i_30/CO[3]
                         net (fo=1, routed)           0.000    12.850    top/u_Butterworth_0/b1mul1_i_30_n_0
    SLICE_X11Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.964 r  top/u_Butterworth_0/b1mul1_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.964    top/u_Butterworth_0/b1mul1_i_25_n_0
    SLICE_X11Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.078 r  top/u_Butterworth_0/b1mul1_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.078    top/u_Butterworth_0/b1mul1_i_22_n_0
    SLICE_X11Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.192 r  top/u_Butterworth_0/b1mul1_i_6/CO[3]
                         net (fo=1, routed)           0.001    13.193    top/u_Butterworth_0/b1mul1_i_6_n_0
    SLICE_X11Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.307 r  top/u_Butterworth_0/b1mul1_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.307    top/u_Butterworth_0/b1mul1_i_5_n_0
    SLICE_X11Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.421 r  top/u_Butterworth_0/b1mul1_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.421    top/u_Butterworth_0/b1mul1_i_4_n_0
    SLICE_X11Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.535 r  top/u_Butterworth_0/b1mul1_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.535    top/u_Butterworth_0/b1mul1_i_3_n_0
    SLICE_X11Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.869 r  top/u_Butterworth_0/b1mul1_i_2/O[1]
                         net (fo=6, routed)           0.589    14.458    top/u_Butterworth_0/scale1[14]
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      4.030    18.488 r  top/u_Butterworth_0/b1mul1/PCOUT[47]
                         net (fo=1, routed)           0.002    18.490    top/u_Butterworth_0/b1mul1_n_106
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    20.008 r  top/u_Butterworth_0/b1mul1__0/P[12]
                         net (fo=1, routed)           1.027    21.035    top/u_Butterworth_0/b1mul1__1[29]
    SLICE_X28Y152        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    21.583 r  top/u_Butterworth_0/a3mul1_i_20/O[1]
                         net (fo=6, routed)           0.998    22.581    top/u_Butterworth_0/p_1_in[30]
    SLICE_X48Y147        LUT2 (Prop_lut2_I1_O)        0.303    22.884 r  top/u_Butterworth_0/a3mul1_i_79/O
                         net (fo=1, routed)           0.000    22.884    top/u_Butterworth_0/a3mul1_i_79_n_0
    SLICE_X48Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.416 r  top/u_Butterworth_0/a3mul1_i_71/CO[3]
                         net (fo=1, routed)           0.000    23.416    top/u_Butterworth_0/a3mul1_i_71_n_0
    SLICE_X48Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.530 r  top/u_Butterworth_0/a3mul1_i_66/CO[3]
                         net (fo=1, routed)           0.000    23.530    top/u_Butterworth_0/a3mul1_i_66_n_0
    SLICE_X48Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.644 r  top/u_Butterworth_0/a3mul1_i_61/CO[3]
                         net (fo=1, routed)           0.001    23.645    top/u_Butterworth_0/a3mul1_i_61_n_0
    SLICE_X48Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.759 r  top/u_Butterworth_0/a3mul1_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.759    top/u_Butterworth_0/a3mul1_i_56_n_0
    SLICE_X48Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.873 r  top/u_Butterworth_0/a3mul1_i_51/CO[3]
                         net (fo=1, routed)           0.000    23.873    top/u_Butterworth_0/a3mul1_i_51_n_0
    SLICE_X48Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.987 r  top/u_Butterworth_0/a3mul1_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.987    top/u_Butterworth_0/a3mul1_i_45_n_0
    SLICE_X48Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.101 r  top/u_Butterworth_0/a3mul1_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.101    top/u_Butterworth_0/a3mul1_i_25_n_0
    SLICE_X48Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.215 r  top/u_Butterworth_0/a3mul1_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.215    top/u_Butterworth_0/a3mul1_i_6_n_0
    SLICE_X48Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.329 r  top/u_Butterworth_0/a3mul1_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.329    top/u_Butterworth_0/a3mul1_i_5_n_0
    SLICE_X48Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.443 r  top/u_Butterworth_0/a3mul1_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.443    top/u_Butterworth_0/a3mul1_i_4_n_0
    SLICE_X48Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.557 r  top/u_Butterworth_0/a3mul1_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.557    top/u_Butterworth_0/a3mul1_i_3_n_0
    SLICE_X48Y158        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.891 r  top/u_Butterworth_0/a3mul1_i_2/O[1]
                         net (fo=54, routed)          0.856    25.747    top/u_Butterworth_0/A[15]
    DSP48_X1Y62          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.030    29.777 r  top/u_Butterworth_0/mul_temp_1/PCOUT[47]
                         net (fo=1, routed)           0.002    29.779    top/u_Butterworth_0/mul_temp_1_n_106
    DSP48_X1Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    31.297 r  top/u_Butterworth_0/mul_temp_1__0/P[13]
                         net (fo=4, routed)           1.184    32.480    top/u_Butterworth_0/mul_temp_1__1[30]
    SLICE_X43Y151        LUT2 (Prop_lut2_I1_O)        0.124    32.604 r  top/u_Butterworth_0/b1mul2_i_57/O
                         net (fo=1, routed)           0.000    32.604    top/u_Butterworth_0/b1mul2_i_57_n_0
    SLICE_X43Y151        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.136 r  top/u_Butterworth_0/b1mul2_i_49/CO[3]
                         net (fo=1, routed)           0.000    33.136    top/u_Butterworth_0/b1mul2_i_49_n_0
    SLICE_X43Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.250 r  top/u_Butterworth_0/b1mul2_i_44/CO[3]
                         net (fo=1, routed)           0.000    33.250    top/u_Butterworth_0/b1mul2_i_44_n_0
    SLICE_X43Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.364 r  top/u_Butterworth_0/b1mul2_i_39/CO[3]
                         net (fo=1, routed)           0.000    33.364    top/u_Butterworth_0/b1mul2_i_39_n_0
    SLICE_X43Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.478 r  top/u_Butterworth_0/b1mul2_i_34/CO[3]
                         net (fo=1, routed)           0.000    33.478    top/u_Butterworth_0/b1mul2_i_34_n_0
    SLICE_X43Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.592 r  top/u_Butterworth_0/b1mul2_i_29/CO[3]
                         net (fo=1, routed)           0.000    33.592    top/u_Butterworth_0/b1mul2_i_29_n_0
    SLICE_X43Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.706 r  top/u_Butterworth_0/b1mul2_i_24/CO[3]
                         net (fo=1, routed)           0.000    33.706    top/u_Butterworth_0/b1mul2_i_24_n_0
    SLICE_X43Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.820 r  top/u_Butterworth_0/b1mul2_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.820    top/u_Butterworth_0/b1mul2_i_21_n_0
    SLICE_X43Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.934 r  top/u_Butterworth_0/b1mul2_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.934    top/u_Butterworth_0/b1mul2_i_6_n_0
    SLICE_X43Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.048 r  top/u_Butterworth_0/b1mul2_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.048    top/u_Butterworth_0/b1mul2_i_5_n_0
    SLICE_X43Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.162 r  top/u_Butterworth_0/b1mul2_i_4/CO[3]
                         net (fo=1, routed)           0.000    34.162    top/u_Butterworth_0/b1mul2_i_4_n_0
    SLICE_X43Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.276 r  top/u_Butterworth_0/b1mul2_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.276    top/u_Butterworth_0/b1mul2_i_3_n_0
    SLICE_X43Y162        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.610 r  top/u_Butterworth_0/b1mul2_i_2/O[1]
                         net (fo=54, routed)          1.378    35.989    top/u_Butterworth_0/scale2[15]
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.030    40.019 r  top/u_Butterworth_0/b1mul2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.021    top/u_Butterworth_0/b1mul2_n_106
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    41.539 r  top/u_Butterworth_0/b1mul2__0/P[12]
                         net (fo=1, routed)           0.656    42.195    top/u_Butterworth_0/b1mul2__1[29]
    SLICE_X12Y159        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.551    42.746 r  top/u_Butterworth_0/a3mul2_i_20/O[1]
                         net (fo=6, routed)           0.692    43.437    top/u_Butterworth_0/a3mul2_i_20_n_6
    SLICE_X13Y152        LUT2 (Prop_lut2_I1_O)        0.306    43.743 r  top/u_Butterworth_0/a3mul2_i_79/O
                         net (fo=1, routed)           0.000    43.743    top/u_Butterworth_0/a3mul2_i_79_n_0
    SLICE_X13Y152        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.275 r  top/u_Butterworth_0/a3mul2_i_71/CO[3]
                         net (fo=1, routed)           0.000    44.275    top/u_Butterworth_0/a3mul2_i_71_n_0
    SLICE_X13Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.389 r  top/u_Butterworth_0/a3mul2_i_66/CO[3]
                         net (fo=1, routed)           0.000    44.389    top/u_Butterworth_0/a3mul2_i_66_n_0
    SLICE_X13Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.503 r  top/u_Butterworth_0/a3mul2_i_61/CO[3]
                         net (fo=1, routed)           0.000    44.503    top/u_Butterworth_0/a3mul2_i_61_n_0
    SLICE_X13Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.617 r  top/u_Butterworth_0/a3mul2_i_56/CO[3]
                         net (fo=1, routed)           0.000    44.617    top/u_Butterworth_0/a3mul2_i_56_n_0
    SLICE_X13Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.731 r  top/u_Butterworth_0/a3mul2_i_51/CO[3]
                         net (fo=1, routed)           0.000    44.731    top/u_Butterworth_0/a3mul2_i_51_n_0
    SLICE_X13Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.845 r  top/u_Butterworth_0/a3mul2_i_45/CO[3]
                         net (fo=1, routed)           0.000    44.845    top/u_Butterworth_0/a3mul2_i_45_n_0
    SLICE_X13Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.959 r  top/u_Butterworth_0/a3mul2_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.959    top/u_Butterworth_0/a3mul2_i_25_n_0
    SLICE_X13Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.073 r  top/u_Butterworth_0/a3mul2_i_6/CO[3]
                         net (fo=1, routed)           0.000    45.073    top/u_Butterworth_0/a3mul2_i_6_n_0
    SLICE_X13Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.187 r  top/u_Butterworth_0/a3mul2_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.187    top/u_Butterworth_0/a3mul2_i_5_n_0
    SLICE_X13Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.301 r  top/u_Butterworth_0/a3mul2_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.301    top/u_Butterworth_0/a3mul2_i_4_n_0
    SLICE_X13Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.415 r  top/u_Butterworth_0/a3mul2_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.415    top/u_Butterworth_0/a3mul2_i_3_n_0
    SLICE_X13Y163        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.749 r  top/u_Butterworth_0/a3mul2_i_2/O[1]
                         net (fo=54, routed)          1.200    46.949    top/u_Butterworth_0/feedback20[45]
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.030    50.979 r  top/u_Butterworth_0/a3mul2/PCOUT[47]
                         net (fo=1, routed)           0.002    50.981    top/u_Butterworth_0/a3mul2_n_106
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    52.499 r  top/u_Butterworth_0/a3mul2__0/P[0]
                         net (fo=1, routed)           0.794    53.293    top/u_Butterworth_0/a3mul2__0_n_105
    SLICE_X12Y168        LUT2 (Prop_lut2_I1_O)        0.124    53.417 r  top/u_Butterworth_0/delay2_section2[5]_i_25/O
                         net (fo=1, routed)           0.000    53.417    top/u_Butterworth_0/delay2_section2[5]_i_25_n_0
    SLICE_X12Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.950 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    53.950    top/u_Butterworth_0/delay2_section2_reg[5]_i_17_n_0
    SLICE_X12Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.067 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.067    top/u_Butterworth_0/delay2_section2_reg[5]_i_12_n_0
    SLICE_X12Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.184 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000    54.184    top/u_Butterworth_0/delay2_section2_reg[5]_i_7_n_0
    SLICE_X12Y171        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.423 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_2/O[2]
                         net (fo=6, routed)           0.857    55.280    top/u_Butterworth_0/ab3sum2[30]
    SLICE_X11Y162        LUT2 (Prop_lut2_I1_O)        0.301    55.581 r  top/u_Butterworth_0/delay2_section2[1]_i_39/O
                         net (fo=1, routed)           0.000    55.581    top/u_Butterworth_0/delay2_section2[1]_i_39_n_0
    SLICE_X11Y162        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.113 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.113    top/u_Butterworth_0/delay2_section2_reg[1]_i_31_n_0
    SLICE_X11Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.227 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    56.227    top/u_Butterworth_0/delay2_section2_reg[1]_i_26_n_0
    SLICE_X11Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.341 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.341    top/u_Butterworth_0/delay2_section2_reg[1]_i_21_n_0
    SLICE_X11Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.455 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    56.455    top/u_Butterworth_0/delay2_section2_reg[1]_i_16_n_0
    SLICE_X11Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.569 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    56.569    top/u_Butterworth_0/delay2_section2_reg[1]_i_11_n_0
    SLICE_X11Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.683 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    56.683    top/u_Butterworth_0/delay2_section2_reg[1]_i_6_n_0
    SLICE_X11Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.797 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.797    top/u_Butterworth_0/delay2_section2_reg[1]_i_2_n_0
    SLICE_X11Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.911 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.911    top/u_Butterworth_0/delay2_section2_reg[1]_i_1_n_0
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.025 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    57.025    top/u_Butterworth_0/delay2_section2_reg[5]_i_1_n_0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    57.359 r  top/u_Butterworth_0/delay2_section2_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000    57.359    top/u_Butterworth_0/delay2_typeconvert2[7]
    SLICE_X11Y171        FDRE                                         r  top/u_Butterworth_0/delay2_section2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.677     9.946    top/u_Butterworth_0/clk_sys_BUFG
    SLICE_X11Y171        FDRE                                         r  top/u_Butterworth_0/delay2_section2_reg[7]/C
                         clock pessimism              0.176    10.122    
                         clock uncertainty           -0.035    10.086    
    SLICE_X11Y171        FDRE (Setup_fdre_C_D)        0.062    10.148    top/u_Butterworth_0/delay2_section2_reg[7]
  -------------------------------------------------------------------
                         required time                         10.148    
                         arrival time                         -57.359    
  -------------------------------------------------------------------
                         slack                                -47.210    

Slack (VIOLATED) :        -47.189ns  (required time - arrival time)
  Source:                 top/u_Butterworth_0/mul_temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/u_Butterworth_0/delay2_section2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        52.178ns  (logic 41.084ns (78.739%)  route 11.094ns (21.261%))
  Logic Levels:           79  (CARRY4=64 DSP48E1=9 LUT2=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 9.946 - 5.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.723     5.160    top/u_Butterworth_0/clk_sys_BUFG
    DSP48_X0Y58          DSP48E1                                      r  top/u_Butterworth_0/mul_temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y58          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.366 r  top/u_Butterworth_0/mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002     9.368    top/u_Butterworth_0/mul_temp_n_106
    DSP48_X0Y59          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518    10.886 r  top/u_Butterworth_0/mul_temp__0/P[14]
                         net (fo=4, routed)           0.852    11.738    top/u_Butterworth_0/p_0_in0
    SLICE_X11Y142        LUT2 (Prop_lut2_I1_O)        0.124    11.862 r  top/u_Butterworth_0/b1mul1_i_58/O
                         net (fo=1, routed)           0.000    11.862    top/u_Butterworth_0/b1mul1_i_58_n_0
    SLICE_X11Y142        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.394 r  top/u_Butterworth_0/b1mul1_i_50/CO[3]
                         net (fo=1, routed)           0.000    12.394    top/u_Butterworth_0/b1mul1_i_50_n_0
    SLICE_X11Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.508 r  top/u_Butterworth_0/b1mul1_i_45/CO[3]
                         net (fo=1, routed)           0.000    12.508    top/u_Butterworth_0/b1mul1_i_45_n_0
    SLICE_X11Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.622 r  top/u_Butterworth_0/b1mul1_i_40/CO[3]
                         net (fo=1, routed)           0.000    12.622    top/u_Butterworth_0/b1mul1_i_40_n_0
    SLICE_X11Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.736 r  top/u_Butterworth_0/b1mul1_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.736    top/u_Butterworth_0/b1mul1_i_35_n_0
    SLICE_X11Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.850 r  top/u_Butterworth_0/b1mul1_i_30/CO[3]
                         net (fo=1, routed)           0.000    12.850    top/u_Butterworth_0/b1mul1_i_30_n_0
    SLICE_X11Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.964 r  top/u_Butterworth_0/b1mul1_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.964    top/u_Butterworth_0/b1mul1_i_25_n_0
    SLICE_X11Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.078 r  top/u_Butterworth_0/b1mul1_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.078    top/u_Butterworth_0/b1mul1_i_22_n_0
    SLICE_X11Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.192 r  top/u_Butterworth_0/b1mul1_i_6/CO[3]
                         net (fo=1, routed)           0.001    13.193    top/u_Butterworth_0/b1mul1_i_6_n_0
    SLICE_X11Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.307 r  top/u_Butterworth_0/b1mul1_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.307    top/u_Butterworth_0/b1mul1_i_5_n_0
    SLICE_X11Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.421 r  top/u_Butterworth_0/b1mul1_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.421    top/u_Butterworth_0/b1mul1_i_4_n_0
    SLICE_X11Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.535 r  top/u_Butterworth_0/b1mul1_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.535    top/u_Butterworth_0/b1mul1_i_3_n_0
    SLICE_X11Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.869 r  top/u_Butterworth_0/b1mul1_i_2/O[1]
                         net (fo=6, routed)           0.589    14.458    top/u_Butterworth_0/scale1[14]
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      4.030    18.488 r  top/u_Butterworth_0/b1mul1/PCOUT[47]
                         net (fo=1, routed)           0.002    18.490    top/u_Butterworth_0/b1mul1_n_106
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    20.008 r  top/u_Butterworth_0/b1mul1__0/P[12]
                         net (fo=1, routed)           1.027    21.035    top/u_Butterworth_0/b1mul1__1[29]
    SLICE_X28Y152        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    21.583 r  top/u_Butterworth_0/a3mul1_i_20/O[1]
                         net (fo=6, routed)           0.998    22.581    top/u_Butterworth_0/p_1_in[30]
    SLICE_X48Y147        LUT2 (Prop_lut2_I1_O)        0.303    22.884 r  top/u_Butterworth_0/a3mul1_i_79/O
                         net (fo=1, routed)           0.000    22.884    top/u_Butterworth_0/a3mul1_i_79_n_0
    SLICE_X48Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.416 r  top/u_Butterworth_0/a3mul1_i_71/CO[3]
                         net (fo=1, routed)           0.000    23.416    top/u_Butterworth_0/a3mul1_i_71_n_0
    SLICE_X48Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.530 r  top/u_Butterworth_0/a3mul1_i_66/CO[3]
                         net (fo=1, routed)           0.000    23.530    top/u_Butterworth_0/a3mul1_i_66_n_0
    SLICE_X48Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.644 r  top/u_Butterworth_0/a3mul1_i_61/CO[3]
                         net (fo=1, routed)           0.001    23.645    top/u_Butterworth_0/a3mul1_i_61_n_0
    SLICE_X48Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.759 r  top/u_Butterworth_0/a3mul1_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.759    top/u_Butterworth_0/a3mul1_i_56_n_0
    SLICE_X48Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.873 r  top/u_Butterworth_0/a3mul1_i_51/CO[3]
                         net (fo=1, routed)           0.000    23.873    top/u_Butterworth_0/a3mul1_i_51_n_0
    SLICE_X48Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.987 r  top/u_Butterworth_0/a3mul1_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.987    top/u_Butterworth_0/a3mul1_i_45_n_0
    SLICE_X48Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.101 r  top/u_Butterworth_0/a3mul1_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.101    top/u_Butterworth_0/a3mul1_i_25_n_0
    SLICE_X48Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.215 r  top/u_Butterworth_0/a3mul1_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.215    top/u_Butterworth_0/a3mul1_i_6_n_0
    SLICE_X48Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.329 r  top/u_Butterworth_0/a3mul1_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.329    top/u_Butterworth_0/a3mul1_i_5_n_0
    SLICE_X48Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.443 r  top/u_Butterworth_0/a3mul1_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.443    top/u_Butterworth_0/a3mul1_i_4_n_0
    SLICE_X48Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.557 r  top/u_Butterworth_0/a3mul1_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.557    top/u_Butterworth_0/a3mul1_i_3_n_0
    SLICE_X48Y158        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.891 r  top/u_Butterworth_0/a3mul1_i_2/O[1]
                         net (fo=54, routed)          0.856    25.747    top/u_Butterworth_0/A[15]
    DSP48_X1Y62          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.030    29.777 r  top/u_Butterworth_0/mul_temp_1/PCOUT[47]
                         net (fo=1, routed)           0.002    29.779    top/u_Butterworth_0/mul_temp_1_n_106
    DSP48_X1Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    31.297 r  top/u_Butterworth_0/mul_temp_1__0/P[13]
                         net (fo=4, routed)           1.184    32.480    top/u_Butterworth_0/mul_temp_1__1[30]
    SLICE_X43Y151        LUT2 (Prop_lut2_I1_O)        0.124    32.604 r  top/u_Butterworth_0/b1mul2_i_57/O
                         net (fo=1, routed)           0.000    32.604    top/u_Butterworth_0/b1mul2_i_57_n_0
    SLICE_X43Y151        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.136 r  top/u_Butterworth_0/b1mul2_i_49/CO[3]
                         net (fo=1, routed)           0.000    33.136    top/u_Butterworth_0/b1mul2_i_49_n_0
    SLICE_X43Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.250 r  top/u_Butterworth_0/b1mul2_i_44/CO[3]
                         net (fo=1, routed)           0.000    33.250    top/u_Butterworth_0/b1mul2_i_44_n_0
    SLICE_X43Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.364 r  top/u_Butterworth_0/b1mul2_i_39/CO[3]
                         net (fo=1, routed)           0.000    33.364    top/u_Butterworth_0/b1mul2_i_39_n_0
    SLICE_X43Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.478 r  top/u_Butterworth_0/b1mul2_i_34/CO[3]
                         net (fo=1, routed)           0.000    33.478    top/u_Butterworth_0/b1mul2_i_34_n_0
    SLICE_X43Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.592 r  top/u_Butterworth_0/b1mul2_i_29/CO[3]
                         net (fo=1, routed)           0.000    33.592    top/u_Butterworth_0/b1mul2_i_29_n_0
    SLICE_X43Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.706 r  top/u_Butterworth_0/b1mul2_i_24/CO[3]
                         net (fo=1, routed)           0.000    33.706    top/u_Butterworth_0/b1mul2_i_24_n_0
    SLICE_X43Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.820 r  top/u_Butterworth_0/b1mul2_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.820    top/u_Butterworth_0/b1mul2_i_21_n_0
    SLICE_X43Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.934 r  top/u_Butterworth_0/b1mul2_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.934    top/u_Butterworth_0/b1mul2_i_6_n_0
    SLICE_X43Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.048 r  top/u_Butterworth_0/b1mul2_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.048    top/u_Butterworth_0/b1mul2_i_5_n_0
    SLICE_X43Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.162 r  top/u_Butterworth_0/b1mul2_i_4/CO[3]
                         net (fo=1, routed)           0.000    34.162    top/u_Butterworth_0/b1mul2_i_4_n_0
    SLICE_X43Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.276 r  top/u_Butterworth_0/b1mul2_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.276    top/u_Butterworth_0/b1mul2_i_3_n_0
    SLICE_X43Y162        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.610 r  top/u_Butterworth_0/b1mul2_i_2/O[1]
                         net (fo=54, routed)          1.378    35.989    top/u_Butterworth_0/scale2[15]
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.030    40.019 r  top/u_Butterworth_0/b1mul2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.021    top/u_Butterworth_0/b1mul2_n_106
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    41.539 r  top/u_Butterworth_0/b1mul2__0/P[12]
                         net (fo=1, routed)           0.656    42.195    top/u_Butterworth_0/b1mul2__1[29]
    SLICE_X12Y159        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.551    42.746 r  top/u_Butterworth_0/a3mul2_i_20/O[1]
                         net (fo=6, routed)           0.692    43.437    top/u_Butterworth_0/a3mul2_i_20_n_6
    SLICE_X13Y152        LUT2 (Prop_lut2_I1_O)        0.306    43.743 r  top/u_Butterworth_0/a3mul2_i_79/O
                         net (fo=1, routed)           0.000    43.743    top/u_Butterworth_0/a3mul2_i_79_n_0
    SLICE_X13Y152        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.275 r  top/u_Butterworth_0/a3mul2_i_71/CO[3]
                         net (fo=1, routed)           0.000    44.275    top/u_Butterworth_0/a3mul2_i_71_n_0
    SLICE_X13Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.389 r  top/u_Butterworth_0/a3mul2_i_66/CO[3]
                         net (fo=1, routed)           0.000    44.389    top/u_Butterworth_0/a3mul2_i_66_n_0
    SLICE_X13Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.503 r  top/u_Butterworth_0/a3mul2_i_61/CO[3]
                         net (fo=1, routed)           0.000    44.503    top/u_Butterworth_0/a3mul2_i_61_n_0
    SLICE_X13Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.617 r  top/u_Butterworth_0/a3mul2_i_56/CO[3]
                         net (fo=1, routed)           0.000    44.617    top/u_Butterworth_0/a3mul2_i_56_n_0
    SLICE_X13Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.731 r  top/u_Butterworth_0/a3mul2_i_51/CO[3]
                         net (fo=1, routed)           0.000    44.731    top/u_Butterworth_0/a3mul2_i_51_n_0
    SLICE_X13Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.845 r  top/u_Butterworth_0/a3mul2_i_45/CO[3]
                         net (fo=1, routed)           0.000    44.845    top/u_Butterworth_0/a3mul2_i_45_n_0
    SLICE_X13Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.959 r  top/u_Butterworth_0/a3mul2_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.959    top/u_Butterworth_0/a3mul2_i_25_n_0
    SLICE_X13Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.073 r  top/u_Butterworth_0/a3mul2_i_6/CO[3]
                         net (fo=1, routed)           0.000    45.073    top/u_Butterworth_0/a3mul2_i_6_n_0
    SLICE_X13Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.187 r  top/u_Butterworth_0/a3mul2_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.187    top/u_Butterworth_0/a3mul2_i_5_n_0
    SLICE_X13Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.301 r  top/u_Butterworth_0/a3mul2_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.301    top/u_Butterworth_0/a3mul2_i_4_n_0
    SLICE_X13Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.415 r  top/u_Butterworth_0/a3mul2_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.415    top/u_Butterworth_0/a3mul2_i_3_n_0
    SLICE_X13Y163        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.749 r  top/u_Butterworth_0/a3mul2_i_2/O[1]
                         net (fo=54, routed)          1.200    46.949    top/u_Butterworth_0/feedback20[45]
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.030    50.979 r  top/u_Butterworth_0/a3mul2/PCOUT[47]
                         net (fo=1, routed)           0.002    50.981    top/u_Butterworth_0/a3mul2_n_106
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    52.499 r  top/u_Butterworth_0/a3mul2__0/P[0]
                         net (fo=1, routed)           0.794    53.293    top/u_Butterworth_0/a3mul2__0_n_105
    SLICE_X12Y168        LUT2 (Prop_lut2_I1_O)        0.124    53.417 r  top/u_Butterworth_0/delay2_section2[5]_i_25/O
                         net (fo=1, routed)           0.000    53.417    top/u_Butterworth_0/delay2_section2[5]_i_25_n_0
    SLICE_X12Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.950 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    53.950    top/u_Butterworth_0/delay2_section2_reg[5]_i_17_n_0
    SLICE_X12Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.067 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.067    top/u_Butterworth_0/delay2_section2_reg[5]_i_12_n_0
    SLICE_X12Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.184 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000    54.184    top/u_Butterworth_0/delay2_section2_reg[5]_i_7_n_0
    SLICE_X12Y171        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.423 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_2/O[2]
                         net (fo=6, routed)           0.857    55.280    top/u_Butterworth_0/ab3sum2[30]
    SLICE_X11Y162        LUT2 (Prop_lut2_I1_O)        0.301    55.581 r  top/u_Butterworth_0/delay2_section2[1]_i_39/O
                         net (fo=1, routed)           0.000    55.581    top/u_Butterworth_0/delay2_section2[1]_i_39_n_0
    SLICE_X11Y162        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.113 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.113    top/u_Butterworth_0/delay2_section2_reg[1]_i_31_n_0
    SLICE_X11Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.227 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    56.227    top/u_Butterworth_0/delay2_section2_reg[1]_i_26_n_0
    SLICE_X11Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.341 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.341    top/u_Butterworth_0/delay2_section2_reg[1]_i_21_n_0
    SLICE_X11Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.455 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    56.455    top/u_Butterworth_0/delay2_section2_reg[1]_i_16_n_0
    SLICE_X11Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.569 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    56.569    top/u_Butterworth_0/delay2_section2_reg[1]_i_11_n_0
    SLICE_X11Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.683 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    56.683    top/u_Butterworth_0/delay2_section2_reg[1]_i_6_n_0
    SLICE_X11Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.797 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.797    top/u_Butterworth_0/delay2_section2_reg[1]_i_2_n_0
    SLICE_X11Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.911 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.911    top/u_Butterworth_0/delay2_section2_reg[1]_i_1_n_0
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.025 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    57.025    top/u_Butterworth_0/delay2_section2_reg[5]_i_1_n_0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    57.338 r  top/u_Butterworth_0/delay2_section2_reg[9]_i_1/O[3]
                         net (fo=1, routed)           0.000    57.338    top/u_Butterworth_0/delay2_typeconvert2[9]
    SLICE_X11Y171        FDRE                                         r  top/u_Butterworth_0/delay2_section2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.677     9.946    top/u_Butterworth_0/clk_sys_BUFG
    SLICE_X11Y171        FDRE                                         r  top/u_Butterworth_0/delay2_section2_reg[9]/C
                         clock pessimism              0.176    10.122    
                         clock uncertainty           -0.035    10.086    
    SLICE_X11Y171        FDRE (Setup_fdre_C_D)        0.062    10.148    top/u_Butterworth_0/delay2_section2_reg[9]
  -------------------------------------------------------------------
                         required time                         10.148    
                         arrival time                         -57.338    
  -------------------------------------------------------------------
                         slack                                -47.189    

Slack (VIOLATED) :        -47.115ns  (required time - arrival time)
  Source:                 top/u_Butterworth_0/mul_temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/u_Butterworth_0/delay2_section2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        52.104ns  (logic 41.010ns (78.708%)  route 11.094ns (21.292%))
  Logic Levels:           79  (CARRY4=64 DSP48E1=9 LUT2=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 9.946 - 5.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.723     5.160    top/u_Butterworth_0/clk_sys_BUFG
    DSP48_X0Y58          DSP48E1                                      r  top/u_Butterworth_0/mul_temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y58          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.366 r  top/u_Butterworth_0/mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002     9.368    top/u_Butterworth_0/mul_temp_n_106
    DSP48_X0Y59          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518    10.886 r  top/u_Butterworth_0/mul_temp__0/P[14]
                         net (fo=4, routed)           0.852    11.738    top/u_Butterworth_0/p_0_in0
    SLICE_X11Y142        LUT2 (Prop_lut2_I1_O)        0.124    11.862 r  top/u_Butterworth_0/b1mul1_i_58/O
                         net (fo=1, routed)           0.000    11.862    top/u_Butterworth_0/b1mul1_i_58_n_0
    SLICE_X11Y142        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.394 r  top/u_Butterworth_0/b1mul1_i_50/CO[3]
                         net (fo=1, routed)           0.000    12.394    top/u_Butterworth_0/b1mul1_i_50_n_0
    SLICE_X11Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.508 r  top/u_Butterworth_0/b1mul1_i_45/CO[3]
                         net (fo=1, routed)           0.000    12.508    top/u_Butterworth_0/b1mul1_i_45_n_0
    SLICE_X11Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.622 r  top/u_Butterworth_0/b1mul1_i_40/CO[3]
                         net (fo=1, routed)           0.000    12.622    top/u_Butterworth_0/b1mul1_i_40_n_0
    SLICE_X11Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.736 r  top/u_Butterworth_0/b1mul1_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.736    top/u_Butterworth_0/b1mul1_i_35_n_0
    SLICE_X11Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.850 r  top/u_Butterworth_0/b1mul1_i_30/CO[3]
                         net (fo=1, routed)           0.000    12.850    top/u_Butterworth_0/b1mul1_i_30_n_0
    SLICE_X11Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.964 r  top/u_Butterworth_0/b1mul1_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.964    top/u_Butterworth_0/b1mul1_i_25_n_0
    SLICE_X11Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.078 r  top/u_Butterworth_0/b1mul1_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.078    top/u_Butterworth_0/b1mul1_i_22_n_0
    SLICE_X11Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.192 r  top/u_Butterworth_0/b1mul1_i_6/CO[3]
                         net (fo=1, routed)           0.001    13.193    top/u_Butterworth_0/b1mul1_i_6_n_0
    SLICE_X11Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.307 r  top/u_Butterworth_0/b1mul1_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.307    top/u_Butterworth_0/b1mul1_i_5_n_0
    SLICE_X11Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.421 r  top/u_Butterworth_0/b1mul1_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.421    top/u_Butterworth_0/b1mul1_i_4_n_0
    SLICE_X11Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.535 r  top/u_Butterworth_0/b1mul1_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.535    top/u_Butterworth_0/b1mul1_i_3_n_0
    SLICE_X11Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.869 r  top/u_Butterworth_0/b1mul1_i_2/O[1]
                         net (fo=6, routed)           0.589    14.458    top/u_Butterworth_0/scale1[14]
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      4.030    18.488 r  top/u_Butterworth_0/b1mul1/PCOUT[47]
                         net (fo=1, routed)           0.002    18.490    top/u_Butterworth_0/b1mul1_n_106
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    20.008 r  top/u_Butterworth_0/b1mul1__0/P[12]
                         net (fo=1, routed)           1.027    21.035    top/u_Butterworth_0/b1mul1__1[29]
    SLICE_X28Y152        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    21.583 r  top/u_Butterworth_0/a3mul1_i_20/O[1]
                         net (fo=6, routed)           0.998    22.581    top/u_Butterworth_0/p_1_in[30]
    SLICE_X48Y147        LUT2 (Prop_lut2_I1_O)        0.303    22.884 r  top/u_Butterworth_0/a3mul1_i_79/O
                         net (fo=1, routed)           0.000    22.884    top/u_Butterworth_0/a3mul1_i_79_n_0
    SLICE_X48Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.416 r  top/u_Butterworth_0/a3mul1_i_71/CO[3]
                         net (fo=1, routed)           0.000    23.416    top/u_Butterworth_0/a3mul1_i_71_n_0
    SLICE_X48Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.530 r  top/u_Butterworth_0/a3mul1_i_66/CO[3]
                         net (fo=1, routed)           0.000    23.530    top/u_Butterworth_0/a3mul1_i_66_n_0
    SLICE_X48Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.644 r  top/u_Butterworth_0/a3mul1_i_61/CO[3]
                         net (fo=1, routed)           0.001    23.645    top/u_Butterworth_0/a3mul1_i_61_n_0
    SLICE_X48Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.759 r  top/u_Butterworth_0/a3mul1_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.759    top/u_Butterworth_0/a3mul1_i_56_n_0
    SLICE_X48Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.873 r  top/u_Butterworth_0/a3mul1_i_51/CO[3]
                         net (fo=1, routed)           0.000    23.873    top/u_Butterworth_0/a3mul1_i_51_n_0
    SLICE_X48Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.987 r  top/u_Butterworth_0/a3mul1_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.987    top/u_Butterworth_0/a3mul1_i_45_n_0
    SLICE_X48Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.101 r  top/u_Butterworth_0/a3mul1_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.101    top/u_Butterworth_0/a3mul1_i_25_n_0
    SLICE_X48Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.215 r  top/u_Butterworth_0/a3mul1_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.215    top/u_Butterworth_0/a3mul1_i_6_n_0
    SLICE_X48Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.329 r  top/u_Butterworth_0/a3mul1_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.329    top/u_Butterworth_0/a3mul1_i_5_n_0
    SLICE_X48Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.443 r  top/u_Butterworth_0/a3mul1_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.443    top/u_Butterworth_0/a3mul1_i_4_n_0
    SLICE_X48Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.557 r  top/u_Butterworth_0/a3mul1_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.557    top/u_Butterworth_0/a3mul1_i_3_n_0
    SLICE_X48Y158        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.891 r  top/u_Butterworth_0/a3mul1_i_2/O[1]
                         net (fo=54, routed)          0.856    25.747    top/u_Butterworth_0/A[15]
    DSP48_X1Y62          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.030    29.777 r  top/u_Butterworth_0/mul_temp_1/PCOUT[47]
                         net (fo=1, routed)           0.002    29.779    top/u_Butterworth_0/mul_temp_1_n_106
    DSP48_X1Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    31.297 r  top/u_Butterworth_0/mul_temp_1__0/P[13]
                         net (fo=4, routed)           1.184    32.480    top/u_Butterworth_0/mul_temp_1__1[30]
    SLICE_X43Y151        LUT2 (Prop_lut2_I1_O)        0.124    32.604 r  top/u_Butterworth_0/b1mul2_i_57/O
                         net (fo=1, routed)           0.000    32.604    top/u_Butterworth_0/b1mul2_i_57_n_0
    SLICE_X43Y151        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.136 r  top/u_Butterworth_0/b1mul2_i_49/CO[3]
                         net (fo=1, routed)           0.000    33.136    top/u_Butterworth_0/b1mul2_i_49_n_0
    SLICE_X43Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.250 r  top/u_Butterworth_0/b1mul2_i_44/CO[3]
                         net (fo=1, routed)           0.000    33.250    top/u_Butterworth_0/b1mul2_i_44_n_0
    SLICE_X43Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.364 r  top/u_Butterworth_0/b1mul2_i_39/CO[3]
                         net (fo=1, routed)           0.000    33.364    top/u_Butterworth_0/b1mul2_i_39_n_0
    SLICE_X43Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.478 r  top/u_Butterworth_0/b1mul2_i_34/CO[3]
                         net (fo=1, routed)           0.000    33.478    top/u_Butterworth_0/b1mul2_i_34_n_0
    SLICE_X43Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.592 r  top/u_Butterworth_0/b1mul2_i_29/CO[3]
                         net (fo=1, routed)           0.000    33.592    top/u_Butterworth_0/b1mul2_i_29_n_0
    SLICE_X43Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.706 r  top/u_Butterworth_0/b1mul2_i_24/CO[3]
                         net (fo=1, routed)           0.000    33.706    top/u_Butterworth_0/b1mul2_i_24_n_0
    SLICE_X43Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.820 r  top/u_Butterworth_0/b1mul2_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.820    top/u_Butterworth_0/b1mul2_i_21_n_0
    SLICE_X43Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.934 r  top/u_Butterworth_0/b1mul2_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.934    top/u_Butterworth_0/b1mul2_i_6_n_0
    SLICE_X43Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.048 r  top/u_Butterworth_0/b1mul2_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.048    top/u_Butterworth_0/b1mul2_i_5_n_0
    SLICE_X43Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.162 r  top/u_Butterworth_0/b1mul2_i_4/CO[3]
                         net (fo=1, routed)           0.000    34.162    top/u_Butterworth_0/b1mul2_i_4_n_0
    SLICE_X43Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.276 r  top/u_Butterworth_0/b1mul2_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.276    top/u_Butterworth_0/b1mul2_i_3_n_0
    SLICE_X43Y162        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.610 r  top/u_Butterworth_0/b1mul2_i_2/O[1]
                         net (fo=54, routed)          1.378    35.989    top/u_Butterworth_0/scale2[15]
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.030    40.019 r  top/u_Butterworth_0/b1mul2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.021    top/u_Butterworth_0/b1mul2_n_106
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    41.539 r  top/u_Butterworth_0/b1mul2__0/P[12]
                         net (fo=1, routed)           0.656    42.195    top/u_Butterworth_0/b1mul2__1[29]
    SLICE_X12Y159        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.551    42.746 r  top/u_Butterworth_0/a3mul2_i_20/O[1]
                         net (fo=6, routed)           0.692    43.437    top/u_Butterworth_0/a3mul2_i_20_n_6
    SLICE_X13Y152        LUT2 (Prop_lut2_I1_O)        0.306    43.743 r  top/u_Butterworth_0/a3mul2_i_79/O
                         net (fo=1, routed)           0.000    43.743    top/u_Butterworth_0/a3mul2_i_79_n_0
    SLICE_X13Y152        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.275 r  top/u_Butterworth_0/a3mul2_i_71/CO[3]
                         net (fo=1, routed)           0.000    44.275    top/u_Butterworth_0/a3mul2_i_71_n_0
    SLICE_X13Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.389 r  top/u_Butterworth_0/a3mul2_i_66/CO[3]
                         net (fo=1, routed)           0.000    44.389    top/u_Butterworth_0/a3mul2_i_66_n_0
    SLICE_X13Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.503 r  top/u_Butterworth_0/a3mul2_i_61/CO[3]
                         net (fo=1, routed)           0.000    44.503    top/u_Butterworth_0/a3mul2_i_61_n_0
    SLICE_X13Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.617 r  top/u_Butterworth_0/a3mul2_i_56/CO[3]
                         net (fo=1, routed)           0.000    44.617    top/u_Butterworth_0/a3mul2_i_56_n_0
    SLICE_X13Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.731 r  top/u_Butterworth_0/a3mul2_i_51/CO[3]
                         net (fo=1, routed)           0.000    44.731    top/u_Butterworth_0/a3mul2_i_51_n_0
    SLICE_X13Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.845 r  top/u_Butterworth_0/a3mul2_i_45/CO[3]
                         net (fo=1, routed)           0.000    44.845    top/u_Butterworth_0/a3mul2_i_45_n_0
    SLICE_X13Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.959 r  top/u_Butterworth_0/a3mul2_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.959    top/u_Butterworth_0/a3mul2_i_25_n_0
    SLICE_X13Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.073 r  top/u_Butterworth_0/a3mul2_i_6/CO[3]
                         net (fo=1, routed)           0.000    45.073    top/u_Butterworth_0/a3mul2_i_6_n_0
    SLICE_X13Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.187 r  top/u_Butterworth_0/a3mul2_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.187    top/u_Butterworth_0/a3mul2_i_5_n_0
    SLICE_X13Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.301 r  top/u_Butterworth_0/a3mul2_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.301    top/u_Butterworth_0/a3mul2_i_4_n_0
    SLICE_X13Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.415 r  top/u_Butterworth_0/a3mul2_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.415    top/u_Butterworth_0/a3mul2_i_3_n_0
    SLICE_X13Y163        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.749 r  top/u_Butterworth_0/a3mul2_i_2/O[1]
                         net (fo=54, routed)          1.200    46.949    top/u_Butterworth_0/feedback20[45]
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.030    50.979 r  top/u_Butterworth_0/a3mul2/PCOUT[47]
                         net (fo=1, routed)           0.002    50.981    top/u_Butterworth_0/a3mul2_n_106
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    52.499 r  top/u_Butterworth_0/a3mul2__0/P[0]
                         net (fo=1, routed)           0.794    53.293    top/u_Butterworth_0/a3mul2__0_n_105
    SLICE_X12Y168        LUT2 (Prop_lut2_I1_O)        0.124    53.417 r  top/u_Butterworth_0/delay2_section2[5]_i_25/O
                         net (fo=1, routed)           0.000    53.417    top/u_Butterworth_0/delay2_section2[5]_i_25_n_0
    SLICE_X12Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.950 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    53.950    top/u_Butterworth_0/delay2_section2_reg[5]_i_17_n_0
    SLICE_X12Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.067 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.067    top/u_Butterworth_0/delay2_section2_reg[5]_i_12_n_0
    SLICE_X12Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.184 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000    54.184    top/u_Butterworth_0/delay2_section2_reg[5]_i_7_n_0
    SLICE_X12Y171        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.423 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_2/O[2]
                         net (fo=6, routed)           0.857    55.280    top/u_Butterworth_0/ab3sum2[30]
    SLICE_X11Y162        LUT2 (Prop_lut2_I1_O)        0.301    55.581 r  top/u_Butterworth_0/delay2_section2[1]_i_39/O
                         net (fo=1, routed)           0.000    55.581    top/u_Butterworth_0/delay2_section2[1]_i_39_n_0
    SLICE_X11Y162        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.113 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.113    top/u_Butterworth_0/delay2_section2_reg[1]_i_31_n_0
    SLICE_X11Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.227 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    56.227    top/u_Butterworth_0/delay2_section2_reg[1]_i_26_n_0
    SLICE_X11Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.341 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.341    top/u_Butterworth_0/delay2_section2_reg[1]_i_21_n_0
    SLICE_X11Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.455 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    56.455    top/u_Butterworth_0/delay2_section2_reg[1]_i_16_n_0
    SLICE_X11Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.569 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    56.569    top/u_Butterworth_0/delay2_section2_reg[1]_i_11_n_0
    SLICE_X11Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.683 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    56.683    top/u_Butterworth_0/delay2_section2_reg[1]_i_6_n_0
    SLICE_X11Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.797 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.797    top/u_Butterworth_0/delay2_section2_reg[1]_i_2_n_0
    SLICE_X11Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.911 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.911    top/u_Butterworth_0/delay2_section2_reg[1]_i_1_n_0
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.025 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    57.025    top/u_Butterworth_0/delay2_section2_reg[5]_i_1_n_0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    57.264 r  top/u_Butterworth_0/delay2_section2_reg[9]_i_1/O[2]
                         net (fo=1, routed)           0.000    57.264    top/u_Butterworth_0/delay2_typeconvert2[8]
    SLICE_X11Y171        FDRE                                         r  top/u_Butterworth_0/delay2_section2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.677     9.946    top/u_Butterworth_0/clk_sys_BUFG
    SLICE_X11Y171        FDRE                                         r  top/u_Butterworth_0/delay2_section2_reg[8]/C
                         clock pessimism              0.176    10.122    
                         clock uncertainty           -0.035    10.086    
    SLICE_X11Y171        FDRE (Setup_fdre_C_D)        0.062    10.148    top/u_Butterworth_0/delay2_section2_reg[8]
  -------------------------------------------------------------------
                         required time                         10.148    
                         arrival time                         -57.264    
  -------------------------------------------------------------------
                         slack                                -47.115    

Slack (VIOLATED) :        -47.099ns  (required time - arrival time)
  Source:                 top/u_Butterworth_0/mul_temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/u_Butterworth_0/delay2_section2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        52.088ns  (logic 40.994ns (78.702%)  route 11.094ns (21.298%))
  Logic Levels:           79  (CARRY4=64 DSP48E1=9 LUT2=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 9.946 - 5.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.723     5.160    top/u_Butterworth_0/clk_sys_BUFG
    DSP48_X0Y58          DSP48E1                                      r  top/u_Butterworth_0/mul_temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y58          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.366 r  top/u_Butterworth_0/mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002     9.368    top/u_Butterworth_0/mul_temp_n_106
    DSP48_X0Y59          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518    10.886 r  top/u_Butterworth_0/mul_temp__0/P[14]
                         net (fo=4, routed)           0.852    11.738    top/u_Butterworth_0/p_0_in0
    SLICE_X11Y142        LUT2 (Prop_lut2_I1_O)        0.124    11.862 r  top/u_Butterworth_0/b1mul1_i_58/O
                         net (fo=1, routed)           0.000    11.862    top/u_Butterworth_0/b1mul1_i_58_n_0
    SLICE_X11Y142        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.394 r  top/u_Butterworth_0/b1mul1_i_50/CO[3]
                         net (fo=1, routed)           0.000    12.394    top/u_Butterworth_0/b1mul1_i_50_n_0
    SLICE_X11Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.508 r  top/u_Butterworth_0/b1mul1_i_45/CO[3]
                         net (fo=1, routed)           0.000    12.508    top/u_Butterworth_0/b1mul1_i_45_n_0
    SLICE_X11Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.622 r  top/u_Butterworth_0/b1mul1_i_40/CO[3]
                         net (fo=1, routed)           0.000    12.622    top/u_Butterworth_0/b1mul1_i_40_n_0
    SLICE_X11Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.736 r  top/u_Butterworth_0/b1mul1_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.736    top/u_Butterworth_0/b1mul1_i_35_n_0
    SLICE_X11Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.850 r  top/u_Butterworth_0/b1mul1_i_30/CO[3]
                         net (fo=1, routed)           0.000    12.850    top/u_Butterworth_0/b1mul1_i_30_n_0
    SLICE_X11Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.964 r  top/u_Butterworth_0/b1mul1_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.964    top/u_Butterworth_0/b1mul1_i_25_n_0
    SLICE_X11Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.078 r  top/u_Butterworth_0/b1mul1_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.078    top/u_Butterworth_0/b1mul1_i_22_n_0
    SLICE_X11Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.192 r  top/u_Butterworth_0/b1mul1_i_6/CO[3]
                         net (fo=1, routed)           0.001    13.193    top/u_Butterworth_0/b1mul1_i_6_n_0
    SLICE_X11Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.307 r  top/u_Butterworth_0/b1mul1_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.307    top/u_Butterworth_0/b1mul1_i_5_n_0
    SLICE_X11Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.421 r  top/u_Butterworth_0/b1mul1_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.421    top/u_Butterworth_0/b1mul1_i_4_n_0
    SLICE_X11Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.535 r  top/u_Butterworth_0/b1mul1_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.535    top/u_Butterworth_0/b1mul1_i_3_n_0
    SLICE_X11Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.869 r  top/u_Butterworth_0/b1mul1_i_2/O[1]
                         net (fo=6, routed)           0.589    14.458    top/u_Butterworth_0/scale1[14]
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      4.030    18.488 r  top/u_Butterworth_0/b1mul1/PCOUT[47]
                         net (fo=1, routed)           0.002    18.490    top/u_Butterworth_0/b1mul1_n_106
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    20.008 r  top/u_Butterworth_0/b1mul1__0/P[12]
                         net (fo=1, routed)           1.027    21.035    top/u_Butterworth_0/b1mul1__1[29]
    SLICE_X28Y152        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    21.583 r  top/u_Butterworth_0/a3mul1_i_20/O[1]
                         net (fo=6, routed)           0.998    22.581    top/u_Butterworth_0/p_1_in[30]
    SLICE_X48Y147        LUT2 (Prop_lut2_I1_O)        0.303    22.884 r  top/u_Butterworth_0/a3mul1_i_79/O
                         net (fo=1, routed)           0.000    22.884    top/u_Butterworth_0/a3mul1_i_79_n_0
    SLICE_X48Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.416 r  top/u_Butterworth_0/a3mul1_i_71/CO[3]
                         net (fo=1, routed)           0.000    23.416    top/u_Butterworth_0/a3mul1_i_71_n_0
    SLICE_X48Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.530 r  top/u_Butterworth_0/a3mul1_i_66/CO[3]
                         net (fo=1, routed)           0.000    23.530    top/u_Butterworth_0/a3mul1_i_66_n_0
    SLICE_X48Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.644 r  top/u_Butterworth_0/a3mul1_i_61/CO[3]
                         net (fo=1, routed)           0.001    23.645    top/u_Butterworth_0/a3mul1_i_61_n_0
    SLICE_X48Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.759 r  top/u_Butterworth_0/a3mul1_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.759    top/u_Butterworth_0/a3mul1_i_56_n_0
    SLICE_X48Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.873 r  top/u_Butterworth_0/a3mul1_i_51/CO[3]
                         net (fo=1, routed)           0.000    23.873    top/u_Butterworth_0/a3mul1_i_51_n_0
    SLICE_X48Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.987 r  top/u_Butterworth_0/a3mul1_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.987    top/u_Butterworth_0/a3mul1_i_45_n_0
    SLICE_X48Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.101 r  top/u_Butterworth_0/a3mul1_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.101    top/u_Butterworth_0/a3mul1_i_25_n_0
    SLICE_X48Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.215 r  top/u_Butterworth_0/a3mul1_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.215    top/u_Butterworth_0/a3mul1_i_6_n_0
    SLICE_X48Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.329 r  top/u_Butterworth_0/a3mul1_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.329    top/u_Butterworth_0/a3mul1_i_5_n_0
    SLICE_X48Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.443 r  top/u_Butterworth_0/a3mul1_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.443    top/u_Butterworth_0/a3mul1_i_4_n_0
    SLICE_X48Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.557 r  top/u_Butterworth_0/a3mul1_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.557    top/u_Butterworth_0/a3mul1_i_3_n_0
    SLICE_X48Y158        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.891 r  top/u_Butterworth_0/a3mul1_i_2/O[1]
                         net (fo=54, routed)          0.856    25.747    top/u_Butterworth_0/A[15]
    DSP48_X1Y62          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.030    29.777 r  top/u_Butterworth_0/mul_temp_1/PCOUT[47]
                         net (fo=1, routed)           0.002    29.779    top/u_Butterworth_0/mul_temp_1_n_106
    DSP48_X1Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    31.297 r  top/u_Butterworth_0/mul_temp_1__0/P[13]
                         net (fo=4, routed)           1.184    32.480    top/u_Butterworth_0/mul_temp_1__1[30]
    SLICE_X43Y151        LUT2 (Prop_lut2_I1_O)        0.124    32.604 r  top/u_Butterworth_0/b1mul2_i_57/O
                         net (fo=1, routed)           0.000    32.604    top/u_Butterworth_0/b1mul2_i_57_n_0
    SLICE_X43Y151        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.136 r  top/u_Butterworth_0/b1mul2_i_49/CO[3]
                         net (fo=1, routed)           0.000    33.136    top/u_Butterworth_0/b1mul2_i_49_n_0
    SLICE_X43Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.250 r  top/u_Butterworth_0/b1mul2_i_44/CO[3]
                         net (fo=1, routed)           0.000    33.250    top/u_Butterworth_0/b1mul2_i_44_n_0
    SLICE_X43Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.364 r  top/u_Butterworth_0/b1mul2_i_39/CO[3]
                         net (fo=1, routed)           0.000    33.364    top/u_Butterworth_0/b1mul2_i_39_n_0
    SLICE_X43Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.478 r  top/u_Butterworth_0/b1mul2_i_34/CO[3]
                         net (fo=1, routed)           0.000    33.478    top/u_Butterworth_0/b1mul2_i_34_n_0
    SLICE_X43Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.592 r  top/u_Butterworth_0/b1mul2_i_29/CO[3]
                         net (fo=1, routed)           0.000    33.592    top/u_Butterworth_0/b1mul2_i_29_n_0
    SLICE_X43Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.706 r  top/u_Butterworth_0/b1mul2_i_24/CO[3]
                         net (fo=1, routed)           0.000    33.706    top/u_Butterworth_0/b1mul2_i_24_n_0
    SLICE_X43Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.820 r  top/u_Butterworth_0/b1mul2_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.820    top/u_Butterworth_0/b1mul2_i_21_n_0
    SLICE_X43Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.934 r  top/u_Butterworth_0/b1mul2_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.934    top/u_Butterworth_0/b1mul2_i_6_n_0
    SLICE_X43Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.048 r  top/u_Butterworth_0/b1mul2_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.048    top/u_Butterworth_0/b1mul2_i_5_n_0
    SLICE_X43Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.162 r  top/u_Butterworth_0/b1mul2_i_4/CO[3]
                         net (fo=1, routed)           0.000    34.162    top/u_Butterworth_0/b1mul2_i_4_n_0
    SLICE_X43Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.276 r  top/u_Butterworth_0/b1mul2_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.276    top/u_Butterworth_0/b1mul2_i_3_n_0
    SLICE_X43Y162        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.610 r  top/u_Butterworth_0/b1mul2_i_2/O[1]
                         net (fo=54, routed)          1.378    35.989    top/u_Butterworth_0/scale2[15]
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.030    40.019 r  top/u_Butterworth_0/b1mul2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.021    top/u_Butterworth_0/b1mul2_n_106
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    41.539 r  top/u_Butterworth_0/b1mul2__0/P[12]
                         net (fo=1, routed)           0.656    42.195    top/u_Butterworth_0/b1mul2__1[29]
    SLICE_X12Y159        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.551    42.746 r  top/u_Butterworth_0/a3mul2_i_20/O[1]
                         net (fo=6, routed)           0.692    43.437    top/u_Butterworth_0/a3mul2_i_20_n_6
    SLICE_X13Y152        LUT2 (Prop_lut2_I1_O)        0.306    43.743 r  top/u_Butterworth_0/a3mul2_i_79/O
                         net (fo=1, routed)           0.000    43.743    top/u_Butterworth_0/a3mul2_i_79_n_0
    SLICE_X13Y152        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.275 r  top/u_Butterworth_0/a3mul2_i_71/CO[3]
                         net (fo=1, routed)           0.000    44.275    top/u_Butterworth_0/a3mul2_i_71_n_0
    SLICE_X13Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.389 r  top/u_Butterworth_0/a3mul2_i_66/CO[3]
                         net (fo=1, routed)           0.000    44.389    top/u_Butterworth_0/a3mul2_i_66_n_0
    SLICE_X13Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.503 r  top/u_Butterworth_0/a3mul2_i_61/CO[3]
                         net (fo=1, routed)           0.000    44.503    top/u_Butterworth_0/a3mul2_i_61_n_0
    SLICE_X13Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.617 r  top/u_Butterworth_0/a3mul2_i_56/CO[3]
                         net (fo=1, routed)           0.000    44.617    top/u_Butterworth_0/a3mul2_i_56_n_0
    SLICE_X13Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.731 r  top/u_Butterworth_0/a3mul2_i_51/CO[3]
                         net (fo=1, routed)           0.000    44.731    top/u_Butterworth_0/a3mul2_i_51_n_0
    SLICE_X13Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.845 r  top/u_Butterworth_0/a3mul2_i_45/CO[3]
                         net (fo=1, routed)           0.000    44.845    top/u_Butterworth_0/a3mul2_i_45_n_0
    SLICE_X13Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.959 r  top/u_Butterworth_0/a3mul2_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.959    top/u_Butterworth_0/a3mul2_i_25_n_0
    SLICE_X13Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.073 r  top/u_Butterworth_0/a3mul2_i_6/CO[3]
                         net (fo=1, routed)           0.000    45.073    top/u_Butterworth_0/a3mul2_i_6_n_0
    SLICE_X13Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.187 r  top/u_Butterworth_0/a3mul2_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.187    top/u_Butterworth_0/a3mul2_i_5_n_0
    SLICE_X13Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.301 r  top/u_Butterworth_0/a3mul2_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.301    top/u_Butterworth_0/a3mul2_i_4_n_0
    SLICE_X13Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.415 r  top/u_Butterworth_0/a3mul2_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.415    top/u_Butterworth_0/a3mul2_i_3_n_0
    SLICE_X13Y163        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.749 r  top/u_Butterworth_0/a3mul2_i_2/O[1]
                         net (fo=54, routed)          1.200    46.949    top/u_Butterworth_0/feedback20[45]
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.030    50.979 r  top/u_Butterworth_0/a3mul2/PCOUT[47]
                         net (fo=1, routed)           0.002    50.981    top/u_Butterworth_0/a3mul2_n_106
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    52.499 r  top/u_Butterworth_0/a3mul2__0/P[0]
                         net (fo=1, routed)           0.794    53.293    top/u_Butterworth_0/a3mul2__0_n_105
    SLICE_X12Y168        LUT2 (Prop_lut2_I1_O)        0.124    53.417 r  top/u_Butterworth_0/delay2_section2[5]_i_25/O
                         net (fo=1, routed)           0.000    53.417    top/u_Butterworth_0/delay2_section2[5]_i_25_n_0
    SLICE_X12Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.950 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    53.950    top/u_Butterworth_0/delay2_section2_reg[5]_i_17_n_0
    SLICE_X12Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.067 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.067    top/u_Butterworth_0/delay2_section2_reg[5]_i_12_n_0
    SLICE_X12Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.184 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000    54.184    top/u_Butterworth_0/delay2_section2_reg[5]_i_7_n_0
    SLICE_X12Y171        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.423 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_2/O[2]
                         net (fo=6, routed)           0.857    55.280    top/u_Butterworth_0/ab3sum2[30]
    SLICE_X11Y162        LUT2 (Prop_lut2_I1_O)        0.301    55.581 r  top/u_Butterworth_0/delay2_section2[1]_i_39/O
                         net (fo=1, routed)           0.000    55.581    top/u_Butterworth_0/delay2_section2[1]_i_39_n_0
    SLICE_X11Y162        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.113 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.113    top/u_Butterworth_0/delay2_section2_reg[1]_i_31_n_0
    SLICE_X11Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.227 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    56.227    top/u_Butterworth_0/delay2_section2_reg[1]_i_26_n_0
    SLICE_X11Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.341 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.341    top/u_Butterworth_0/delay2_section2_reg[1]_i_21_n_0
    SLICE_X11Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.455 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    56.455    top/u_Butterworth_0/delay2_section2_reg[1]_i_16_n_0
    SLICE_X11Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.569 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    56.569    top/u_Butterworth_0/delay2_section2_reg[1]_i_11_n_0
    SLICE_X11Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.683 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    56.683    top/u_Butterworth_0/delay2_section2_reg[1]_i_6_n_0
    SLICE_X11Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.797 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.797    top/u_Butterworth_0/delay2_section2_reg[1]_i_2_n_0
    SLICE_X11Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.911 r  top/u_Butterworth_0/delay2_section2_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.911    top/u_Butterworth_0/delay2_section2_reg[1]_i_1_n_0
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.025 r  top/u_Butterworth_0/delay2_section2_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    57.025    top/u_Butterworth_0/delay2_section2_reg[5]_i_1_n_0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    57.248 r  top/u_Butterworth_0/delay2_section2_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000    57.248    top/u_Butterworth_0/delay2_typeconvert2[6]
    SLICE_X11Y171        FDRE                                         r  top/u_Butterworth_0/delay2_section2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.677     9.946    top/u_Butterworth_0/clk_sys_BUFG
    SLICE_X11Y171        FDRE                                         r  top/u_Butterworth_0/delay2_section2_reg[6]/C
                         clock pessimism              0.176    10.122    
                         clock uncertainty           -0.035    10.086    
    SLICE_X11Y171        FDRE (Setup_fdre_C_D)        0.062    10.148    top/u_Butterworth_0/delay2_section2_reg[6]
  -------------------------------------------------------------------
                         required time                         10.148    
                         arrival time                         -57.248    
  -------------------------------------------------------------------
                         slack                                -47.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.348%)  route 0.184ns (56.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.565     1.829    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X63Y92         FDRE                                         r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.141     1.970 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=17, routed)          0.184     2.154    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[11][3]
    RAMB36_X1Y18         RAMB36E1                                     r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.879     2.244    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y18         RAMB36E1                                     r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.356     1.888    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.071    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.570     1.834    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y99         FDRE                                         r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.975 r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[11]/Q
                         net (fo=3, routed)           0.119     2.094    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/D[11]
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.254 r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.255    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]_i_1_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.309 r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.309    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[12]_i_1_n_7
    SLICE_X31Y100        FDRE                                         r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.838     2.204    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y100        FDRE                                         r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[12]/C
                         clock pessimism             -0.101     2.103    
    SLICE_X31Y100        FDRE (Hold_fdre_C_D)         0.105     2.208    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.226ns (48.646%)  route 0.239ns (51.354%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.570     1.834    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y97         FDRE                                         r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.128     1.962 r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=16, routed)          0.239     2.201    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_in_bin[1]
    SLICE_X28Y102        LUT2 (Prop_lut2_I1_O)        0.098     2.299 r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[1]_i_1/O
                         net (fo=1, routed)           0.000     2.299    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/gray_enc[1]
    SLICE_X28Y102        FDRE                                         r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.838     2.204    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X28Y102        FDRE                                         r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                         clock pessimism             -0.101     2.103    
    SLICE_X28Y102        FDRE (Hold_fdre_C_D)         0.091     2.194    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.246ns (49.459%)  route 0.251ns (50.541%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.569     1.833    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X30Y96         FDRE                                         r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.148     1.981 r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][12]/Q
                         net (fo=5, routed)           0.251     2.232    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][12]
    SLICE_X30Y100        LUT4 (Prop_lut4_I1_O)        0.098     2.330 r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[10]_i_1/O
                         net (fo=1, routed)           0.000     2.330    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[10]
    SLICE_X30Y100        FDRE                                         r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.838     2.204    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X30Y100        FDRE                                         r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[10]/C
                         clock pessimism             -0.101     2.103    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.120     2.223    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 top/i_spi_top/wb_dat_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/Wishbone_Master/o_rsp_word_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.826%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.557     1.821    top/i_spi_top/clk_sys_BUFG
    SLICE_X39Y79         FDCE                                         r  top/i_spi_top/wb_dat_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDCE (Prop_fdce_C_Q)         0.141     1.962 r  top/i_spi_top/wb_dat_o_reg[21]/Q
                         net (fo=1, routed)           0.056     2.018    top/Wishbone_Master/wb_dat_o_reg[31][21]
    SLICE_X38Y79         LUT4 (Prop_lut4_I0_O)        0.045     2.063 r  top/Wishbone_Master/o_rsp_word[21]_i_1/O
                         net (fo=1, routed)           0.000     2.063    top/Wishbone_Master/o_rsp_word[21]_i_1_n_0
    SLICE_X38Y79         FDRE                                         r  top/Wishbone_Master/o_rsp_word_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.827     2.192    top/Wishbone_Master/clk_sys_BUFG
    SLICE_X38Y79         FDRE                                         r  top/Wishbone_Master/o_rsp_word_reg[21]/C
                         clock pessimism             -0.358     1.834    
    SLICE_X38Y79         FDRE (Hold_fdre_C_D)         0.120     1.954    top/Wishbone_Master/o_rsp_word_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.570     1.834    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y99         FDRE                                         r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.975 r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[11]/Q
                         net (fo=3, routed)           0.119     2.094    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/D[11]
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.254 r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.255    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]_i_1_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.320 r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.320    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[12]_i_1_n_5
    SLICE_X31Y100        FDRE                                         r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.838     2.204    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y100        FDRE                                         r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[14]/C
                         clock pessimism             -0.101     2.103    
    SLICE_X31Y100        FDRE (Hold_fdre_C_D)         0.105     2.208    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.406ns (83.508%)  route 0.080ns (16.492%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.570     1.834    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y99         FDRE                                         r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.975 r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/Q
                         net (fo=4, routed)           0.079     2.054    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q[8]
    SLICE_X32Y99         LUT2 (Prop_lut2_I1_O)        0.045     2.099 r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/plusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000     2.099    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/dest_out_bin_ff_reg[10][1]
    SLICE_X32Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     2.254 r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.001     2.255    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__1_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.320 r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__2/O[2]
                         net (fo=1, routed)           0.000     2.320    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp[15]
    SLICE_X32Y100        FDRE                                         r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.838     2.204    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X32Y100        FDRE                                         r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[15]/C
                         clock pessimism             -0.101     2.103    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.105     2.208    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.570     1.834    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X29Y95         FDRE                                         r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.141     1.975 r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056     2.031    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X29Y95         FDRE                                         r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.840     2.205    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X29Y95         FDRE                                         r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.371     1.834    
    SLICE_X29Y95         FDRE (Hold_fdre_C_D)         0.078     1.912    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.128ns (22.660%)  route 0.437ns (77.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.570     1.834    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y97         FDRE                                         r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.128     1.962 r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=16, routed)          0.437     2.399    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[11][1]
    RAMB36_X0Y20         RAMB36E1                                     r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.884     2.249    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y20         RAMB36E1                                     r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101     2.148    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.130     2.278    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.278    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.570     1.834    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X29Y95         FDRE                                         r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.141     1.975 r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056     2.031    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X29Y95         FDRE                                         r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.840     2.205    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X29Y95         FDRE                                         r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.371     1.834    
    SLICE_X29Y95         FDRE (Hold_fdre_C_D)         0.076     1.910    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clkp }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y18    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y29    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y26    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y25    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y28    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y24    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y23    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y14    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y22    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y20    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        5.000       47.633     PLLE2_ADV_X0Y0  adc_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y0  adc_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y0  adc_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X30Y65    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X60Y71    adc7961_2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X30Y119   adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X30Y65    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X70Y98    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X34Y74    top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X34Y74    top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X30Y119   adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y0  adc_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y0  adc_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X30Y119   adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X34Y74    top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X34Y74    top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X70Y98    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X34Y74    top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X34Y74    top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X30Y119   adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X30Y65    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            9  Failing Endpoints,  Worst Slack       -1.365ns,  Total Violation       -4.347ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.365ns  (required time - arrival time)
  Source:                 adc7961_3/sclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_3/Clock_Out_ODDR/D1
                            (rising edge-triggered cell ODDR clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.501ns  (logic 0.999ns (18.159%)  route 4.502ns (81.841%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 9.832 - 5.000 ) 
    Source Clock Delay      (SCD):    5.049ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.830     5.268    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.329 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.342    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.611     5.049    adc7961_3/clk_out1
    SLICE_X54Y105        FDCE                                         r  adc7961_3/sclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        FDCE (Prop_fdce_C_Q)         0.518     5.567 r  adc7961_3/sclk_cnt_reg[2]/Q
                         net (fo=4, routed)           1.481     7.047    adc7961_3/sclk_cnt_reg__0[2]
    SLICE_X40Y98         LUT5 (Prop_lut5_I3_O)        0.154     7.201 r  adc7961_3/Clock_Out_ODDR_i_3__2/O
                         net (fo=2, routed)           1.557     8.758    adc7961_3/Clock_Out_ODDR_i_3__2_n_0
    SLICE_X66Y112        LUT6 (Prop_lut6_I4_O)        0.327     9.085 r  adc7961_3/Clock_Out_ODDR_i_1__1/O
                         net (fo=6, routed)           1.465    10.550    adc7961_3/clk_s
    OLOGIC_X1Y126        ODDR                                         r  adc7961_3/Clock_Out_ODDR/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.563     9.832    adc7961_3/clk_out1
    OLOGIC_X1Y126        ODDR                                         r  adc7961_3/Clock_Out_ODDR/C
                         clock pessimism              0.247    10.079    
                         clock uncertainty           -0.060    10.019    
    OLOGIC_X1Y126        ODDR (Setup_oddr_C_D1)      -0.834     9.185    adc7961_3/Clock_Out_ODDR
  -------------------------------------------------------------------
                         required time                          9.185    
                         arrival time                         -10.550    
  -------------------------------------------------------------------
                         slack                                 -1.365    

Slack (VIOLATED) :        -0.783ns  (required time - arrival time)
  Source:                 adc7961_0/sclk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0/Clock_Out_ODDR/D1
                            (rising edge-triggered cell ODDR clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 0.840ns (17.426%)  route 3.980ns (82.574%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 9.839 - 5.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.830     5.268    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.329 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.342    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.638     5.076    adc7961_0/CLK
    SLICE_X36Y94         FDCE                                         r  adc7961_0/sclk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDCE (Prop_fdce_C_Q)         0.419     5.495 r  adc7961_0/sclk_cnt_reg[3]/Q
                         net (fo=3, routed)           0.982     6.477    adc7961_0/sclk_cnt_reg__0[3]
    SLICE_X36Y94         LUT5 (Prop_lut5_I0_O)        0.297     6.774 r  adc7961_0/Clock_Out_ODDR_i_4/O
                         net (fo=2, routed)           0.504     7.278    adc7961_0/Clock_Out_ODDR_i_4_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I4_O)        0.124     7.402 r  adc7961_0/Clock_Out_ODDR_i_2/O
                         net (fo=6, routed)           2.494     9.896    adc7961_0/clk_s
    OLOGIC_X1Y132        ODDR                                         r  adc7961_0/Clock_Out_ODDR/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.570     9.839    adc7961_0/CLK
    OLOGIC_X1Y132        ODDR                                         r  adc7961_0/Clock_Out_ODDR/C
                         clock pessimism              0.169    10.008    
                         clock uncertainty           -0.060     9.947    
    OLOGIC_X1Y132        ODDR (Setup_oddr_C_D1)      -0.834     9.113    adc7961_0/Clock_Out_ODDR
  -------------------------------------------------------------------
                         required time                          9.113    
                         arrival time                          -9.896    
  -------------------------------------------------------------------
                         slack                                 -0.783    

Slack (VIOLATED) :        -0.570ns  (required time - arrival time)
  Source:                 adc7961_1/sclk_cnt_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1/Clock_Out_ODDR/D1
                            (rising edge-triggered cell ODDR clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 0.937ns (20.275%)  route 3.684ns (79.725%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 9.847 - 5.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.830     5.268    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.329 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.342    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.632     5.070    adc7961_1/CLK
    SLICE_X71Y98         FDPE                                         r  adc7961_1/sclk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y98         FDPE (Prop_fdpe_C_Q)         0.456     5.526 r  adc7961_1/sclk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.996     6.523    adc7961_1/sclk_cnt_reg__0[4]
    SLICE_X71Y98         LUT5 (Prop_lut5_I4_O)        0.154     6.677 r  adc7961_1/Clock_Out_ODDR_i_3__0/O
                         net (fo=2, routed)           0.565     7.241    adc7961_1/Clock_Out_ODDR_i_3__0_n_0
    SLICE_X69Y99         LUT6 (Prop_lut6_I4_O)        0.327     7.568 r  adc7961_1/Clock_Out_ODDR_i_1/O
                         net (fo=6, routed)           2.123     9.691    adc7961_1/clk_s
    OLOGIC_X1Y148        ODDR                                         r  adc7961_1/Clock_Out_ODDR/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.578     9.847    adc7961_1/CLK
    OLOGIC_X1Y148        ODDR                                         r  adc7961_1/Clock_Out_ODDR/C
                         clock pessimism              0.169    10.016    
                         clock uncertainty           -0.060     9.955    
    OLOGIC_X1Y148        ODDR (Setup_oddr_C_D1)      -0.834     9.121    adc7961_1/Clock_Out_ODDR
  -------------------------------------------------------------------
                         required time                          9.121    
                         arrival time                          -9.691    
  -------------------------------------------------------------------
                         slack                                 -0.570    

Slack (VIOLATED) :        -0.291ns  (required time - arrival time)
  Source:                 adc7961_3/sclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_3/sclk_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.062ns  (logic 0.999ns (19.735%)  route 4.063ns (80.265%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 9.760 - 5.000 ) 
    Source Clock Delay      (SCD):    5.049ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.830     5.268    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.329 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.342    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.611     5.049    adc7961_3/clk_out1
    SLICE_X54Y105        FDCE                                         r  adc7961_3/sclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        FDCE (Prop_fdce_C_Q)         0.518     5.567 r  adc7961_3/sclk_cnt_reg[2]/Q
                         net (fo=4, routed)           1.481     7.047    adc7961_3/sclk_cnt_reg__0[2]
    SLICE_X40Y98         LUT5 (Prop_lut5_I3_O)        0.154     7.201 r  adc7961_3/Clock_Out_ODDR_i_3__2/O
                         net (fo=2, routed)           1.557     8.758    adc7961_3/Clock_Out_ODDR_i_3__2_n_0
    SLICE_X66Y112        LUT6 (Prop_lut6_I4_O)        0.327     9.085 r  adc7961_3/Clock_Out_ODDR_i_1__1/O
                         net (fo=6, routed)           1.026    10.111    adc7961_3/clk_s
    SLICE_X54Y105        FDCE                                         r  adc7961_3/sclk_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.491     9.760    adc7961_3/clk_out1
    SLICE_X54Y105        FDCE                                         r  adc7961_3/sclk_cnt_reg[2]/C
                         clock pessimism              0.289    10.049    
                         clock uncertainty           -0.060     9.988    
    SLICE_X54Y105        FDCE (Setup_fdce_C_CE)      -0.169     9.819    adc7961_3/sclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.819    
                         arrival time                         -10.111    
  -------------------------------------------------------------------
                         slack                                 -0.291    

Slack (VIOLATED) :        -0.291ns  (required time - arrival time)
  Source:                 adc7961_3/sclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_3/sclk_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.062ns  (logic 0.999ns (19.735%)  route 4.063ns (80.265%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 9.760 - 5.000 ) 
    Source Clock Delay      (SCD):    5.049ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.830     5.268    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.329 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.342    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.611     5.049    adc7961_3/clk_out1
    SLICE_X54Y105        FDCE                                         r  adc7961_3/sclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        FDCE (Prop_fdce_C_Q)         0.518     5.567 r  adc7961_3/sclk_cnt_reg[2]/Q
                         net (fo=4, routed)           1.481     7.047    adc7961_3/sclk_cnt_reg__0[2]
    SLICE_X40Y98         LUT5 (Prop_lut5_I3_O)        0.154     7.201 r  adc7961_3/Clock_Out_ODDR_i_3__2/O
                         net (fo=2, routed)           1.557     8.758    adc7961_3/Clock_Out_ODDR_i_3__2_n_0
    SLICE_X66Y112        LUT6 (Prop_lut6_I4_O)        0.327     9.085 r  adc7961_3/Clock_Out_ODDR_i_1__1/O
                         net (fo=6, routed)           1.026    10.111    adc7961_3/clk_s
    SLICE_X54Y105        FDCE                                         r  adc7961_3/sclk_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.491     9.760    adc7961_3/clk_out1
    SLICE_X54Y105        FDCE                                         r  adc7961_3/sclk_cnt_reg[3]/C
                         clock pessimism              0.289    10.049    
                         clock uncertainty           -0.060     9.988    
    SLICE_X54Y105        FDCE (Setup_fdce_C_CE)      -0.169     9.819    adc7961_3/sclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.819    
                         arrival time                         -10.111    
  -------------------------------------------------------------------
                         slack                                 -0.291    

Slack (VIOLATED) :        -0.271ns  (required time - arrival time)
  Source:                 adc7961_3/sclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_3/sclk_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 0.999ns (19.914%)  route 4.017ns (80.086%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 9.760 - 5.000 ) 
    Source Clock Delay      (SCD):    5.049ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.830     5.268    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.329 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.342    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.611     5.049    adc7961_3/clk_out1
    SLICE_X54Y105        FDCE                                         r  adc7961_3/sclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        FDCE (Prop_fdce_C_Q)         0.518     5.567 r  adc7961_3/sclk_cnt_reg[2]/Q
                         net (fo=4, routed)           1.481     7.047    adc7961_3/sclk_cnt_reg__0[2]
    SLICE_X40Y98         LUT5 (Prop_lut5_I3_O)        0.154     7.201 r  adc7961_3/Clock_Out_ODDR_i_3__2/O
                         net (fo=2, routed)           1.557     8.758    adc7961_3/Clock_Out_ODDR_i_3__2_n_0
    SLICE_X66Y112        LUT6 (Prop_lut6_I4_O)        0.327     9.085 r  adc7961_3/Clock_Out_ODDR_i_1__1/O
                         net (fo=6, routed)           0.980    10.065    adc7961_3/clk_s
    SLICE_X54Y106        FDCE                                         r  adc7961_3/sclk_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.491     9.760    adc7961_3/clk_out1
    SLICE_X54Y106        FDCE                                         r  adc7961_3/sclk_cnt_reg[0]/C
                         clock pessimism              0.264    10.024    
                         clock uncertainty           -0.060     9.963    
    SLICE_X54Y106        FDCE (Setup_fdce_C_CE)      -0.169     9.794    adc7961_3/sclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.794    
                         arrival time                         -10.065    
  -------------------------------------------------------------------
                         slack                                 -0.271    

Slack (VIOLATED) :        -0.271ns  (required time - arrival time)
  Source:                 adc7961_3/sclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_3/sclk_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 0.999ns (19.914%)  route 4.017ns (80.086%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 9.760 - 5.000 ) 
    Source Clock Delay      (SCD):    5.049ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.830     5.268    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.329 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.342    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.611     5.049    adc7961_3/clk_out1
    SLICE_X54Y105        FDCE                                         r  adc7961_3/sclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        FDCE (Prop_fdce_C_Q)         0.518     5.567 r  adc7961_3/sclk_cnt_reg[2]/Q
                         net (fo=4, routed)           1.481     7.047    adc7961_3/sclk_cnt_reg__0[2]
    SLICE_X40Y98         LUT5 (Prop_lut5_I3_O)        0.154     7.201 r  adc7961_3/Clock_Out_ODDR_i_3__2/O
                         net (fo=2, routed)           1.557     8.758    adc7961_3/Clock_Out_ODDR_i_3__2_n_0
    SLICE_X66Y112        LUT6 (Prop_lut6_I4_O)        0.327     9.085 r  adc7961_3/Clock_Out_ODDR_i_1__1/O
                         net (fo=6, routed)           0.980    10.065    adc7961_3/clk_s
    SLICE_X54Y106        FDCE                                         r  adc7961_3/sclk_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.491     9.760    adc7961_3/clk_out1
    SLICE_X54Y106        FDCE                                         r  adc7961_3/sclk_cnt_reg[1]/C
                         clock pessimism              0.264    10.024    
                         clock uncertainty           -0.060     9.963    
    SLICE_X54Y106        FDCE (Setup_fdce_C_CE)      -0.169     9.794    adc7961_3/sclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.794    
                         arrival time                         -10.065    
  -------------------------------------------------------------------
                         slack                                 -0.271    

Slack (VIOLATED) :        -0.271ns  (required time - arrival time)
  Source:                 adc7961_3/sclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_3/sclk_cnt_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 0.999ns (19.914%)  route 4.017ns (80.086%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 9.760 - 5.000 ) 
    Source Clock Delay      (SCD):    5.049ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.830     5.268    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.329 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.342    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.611     5.049    adc7961_3/clk_out1
    SLICE_X54Y105        FDCE                                         r  adc7961_3/sclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        FDCE (Prop_fdce_C_Q)         0.518     5.567 r  adc7961_3/sclk_cnt_reg[2]/Q
                         net (fo=4, routed)           1.481     7.047    adc7961_3/sclk_cnt_reg__0[2]
    SLICE_X40Y98         LUT5 (Prop_lut5_I3_O)        0.154     7.201 r  adc7961_3/Clock_Out_ODDR_i_3__2/O
                         net (fo=2, routed)           1.557     8.758    adc7961_3/Clock_Out_ODDR_i_3__2_n_0
    SLICE_X66Y112        LUT6 (Prop_lut6_I4_O)        0.327     9.085 r  adc7961_3/Clock_Out_ODDR_i_1__1/O
                         net (fo=6, routed)           0.980    10.065    adc7961_3/clk_s
    SLICE_X54Y106        FDPE                                         r  adc7961_3/sclk_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.491     9.760    adc7961_3/clk_out1
    SLICE_X54Y106        FDPE                                         r  adc7961_3/sclk_cnt_reg[4]/C
                         clock pessimism              0.264    10.024    
                         clock uncertainty           -0.060     9.963    
    SLICE_X54Y106        FDPE (Setup_fdpe_C_CE)      -0.169     9.794    adc7961_3/sclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          9.794    
                         arrival time                         -10.065    
  -------------------------------------------------------------------
                         slack                                 -0.271    

Slack (VIOLATED) :        -0.234ns  (required time - arrival time)
  Source:                 adc7961_2/sclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_2/Clock_Out_ODDR/D1
                            (rising edge-triggered cell ODDR clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.453ns  (logic 0.937ns (21.044%)  route 3.516ns (78.956%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 10.002 - 5.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.830     5.268    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.329 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.342    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.628     5.066    adc7961_2/clk_out1
    SLICE_X47Y62         FDCE                                         r  adc7961_2/sclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDCE (Prop_fdce_C_Q)         0.456     5.522 r  adc7961_2/sclk_cnt_reg[0]/Q
                         net (fo=6, routed)           0.858     6.380    adc7961_2/sclk_cnt_reg__0[0]
    SLICE_X47Y62         LUT5 (Prop_lut5_I2_O)        0.154     6.534 r  adc7961_2/Clock_Out_ODDR_i_3__1/O
                         net (fo=2, routed)           0.564     7.098    adc7961_2/Clock_Out_ODDR_i_3__1_n_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I4_O)        0.327     7.425 r  adc7961_2/Clock_Out_ODDR_i_1__0/O
                         net (fo=6, routed)           2.094     9.519    adc7961_2/clk_s
    OLOGIC_X0Y28         ODDR                                         r  adc7961_2/Clock_Out_ODDR/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.733    10.002    adc7961_2/clk_out1
    OLOGIC_X0Y28         ODDR                                         r  adc7961_2/Clock_Out_ODDR/C
                         clock pessimism              0.177    10.179    
                         clock uncertainty           -0.060    10.119    
    OLOGIC_X0Y28         ODDR (Setup_oddr_C_D1)      -0.834     9.285    adc7961_2/Clock_Out_ODDR
  -------------------------------------------------------------------
                         required time                          9.285    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                 -0.234    

Slack (MET) :             0.644ns  (required time - arrival time)
  Source:                 adc7961_3/sclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_3/serial_present_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.233ns  (logic 1.123ns (26.529%)  route 3.110ns (73.471%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 9.786 - 5.000 ) 
    Source Clock Delay      (SCD):    5.049ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.830     5.268    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.329 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.342    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.611     5.049    adc7961_3/clk_out1
    SLICE_X54Y105        FDCE                                         r  adc7961_3/sclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        FDCE (Prop_fdce_C_Q)         0.518     5.567 f  adc7961_3/sclk_cnt_reg[2]/Q
                         net (fo=4, routed)           1.481     7.047    adc7961_3/sclk_cnt_reg__0[2]
    SLICE_X40Y98         LUT5 (Prop_lut5_I3_O)        0.154     7.201 f  adc7961_3/Clock_Out_ODDR_i_3__2/O
                         net (fo=2, routed)           0.979     8.180    adc7961_3/Clock_Out_ODDR_i_3__2_n_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I4_O)        0.327     8.507 r  adc7961_3/serial_present_state[2]_i_2__2/O
                         net (fo=3, routed)           0.651     9.158    adc7961_3/serial_present_state[2]_i_2__2_n_0
    SLICE_X36Y98         LUT5 (Prop_lut5_I1_O)        0.124     9.282 r  adc7961_3/serial_present_state[0]_i_1__2/O
                         net (fo=1, routed)           0.000     9.282    adc7961_3/serial_present_state[0]_i_1__2_n_0
    SLICE_X36Y98         FDRE                                         r  adc7961_3/serial_present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.517     9.786    adc7961_3/clk_out1
    SLICE_X36Y98         FDRE                                         r  adc7961_3/serial_present_state_reg[0]/C
                         clock pessimism              0.169     9.955    
                         clock uncertainty           -0.060     9.895    
    SLICE_X36Y98         FDRE (Setup_fdre_C_D)        0.031     9.926    adc7961_3/serial_present_state_reg[0]
  -------------------------------------------------------------------
                         required time                          9.926    
                         arrival time                          -9.282    
  -------------------------------------------------------------------
                         slack                                  0.644    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 adc7961_1/sclk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1/sclk_cnt_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.226ns (69.310%)  route 0.100ns (30.690%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.627     1.892    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.576 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.238    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.264 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.567     1.831    adc7961_1/CLK
    SLICE_X71Y98         FDCE                                         r  adc7961_1/sclk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y98         FDCE (Prop_fdce_C_Q)         0.128     1.959 r  adc7961_1/sclk_cnt_reg[3]/Q
                         net (fo=3, routed)           0.100     2.059    adc7961_1/sclk_cnt_reg__0[3]
    SLICE_X71Y98         LUT5 (Prop_lut5_I4_O)        0.098     2.157 r  adc7961_1/sclk_cnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000     2.157    adc7961_1/sclk_cnt0__0[4]
    SLICE_X71Y98         FDPE                                         r  adc7961_1/sclk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.839     2.204    adc7961_1/CLK
    SLICE_X71Y98         FDPE                                         r  adc7961_1/sclk_cnt_reg[4]/C
                         clock pessimism             -0.373     1.831    
    SLICE_X71Y98         FDPE (Hold_fdpe_C_D)         0.092     1.923    adc7961_1/sclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 adc7961_2/serial_present_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_2/serial_read_done_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.251ns (67.239%)  route 0.122ns (32.761%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.627     1.892    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.576 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.238    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.264 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.561     1.825    adc7961_2/clk_out1
    SLICE_X50Y61         FDRE                                         r  adc7961_2/serial_present_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.148     1.973 r  adc7961_2/serial_present_state_reg[2]/Q
                         net (fo=6, routed)           0.122     2.095    adc7961_2/serial_present_state[2]
    SLICE_X50Y61         LUT4 (Prop_lut4_I0_O)        0.103     2.198 r  adc7961_2/serial_read_done_s_i_1__1/O
                         net (fo=1, routed)           0.000     2.198    adc7961_2/serial_read_done_s_i_1__1_n_0
    SLICE_X50Y61         FDRE                                         r  adc7961_2/serial_read_done_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.831     2.196    adc7961_2/clk_out1
    SLICE_X50Y61         FDRE                                         r  adc7961_2/serial_read_done_s_reg/C
                         clock pessimism             -0.371     1.825    
    SLICE_X50Y61         FDRE (Hold_fdre_C_D)         0.131     1.956    adc7961_2/serial_read_done_s_reg
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 adc7961_0/serial_present_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0/serial_read_done_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.797%)  route 0.170ns (48.203%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.627     1.892    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.576 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.238    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.264 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.569     1.833    adc7961_0/CLK
    SLICE_X33Y94         FDRE                                         r  adc7961_0/serial_present_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  adc7961_0/serial_present_state_reg[0]/Q
                         net (fo=8, routed)           0.170     2.144    adc7961_0/serial_present_state[0]
    SLICE_X33Y94         LUT4 (Prop_lut4_I2_O)        0.042     2.186 r  adc7961_0/serial_read_done_s_i_1/O
                         net (fo=1, routed)           0.000     2.186    adc7961_0/serial_read_done_s_i_1_n_0
    SLICE_X33Y94         FDRE                                         r  adc7961_0/serial_read_done_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.840     2.205    adc7961_0/CLK
    SLICE_X33Y94         FDRE                                         r  adc7961_0/serial_read_done_s_reg/C
                         clock pessimism             -0.372     1.833    
    SLICE_X33Y94         FDRE (Hold_fdre_C_D)         0.107     1.940    adc7961_0/serial_read_done_s_reg
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 adc7961_2/serial_present_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_2/serial_present_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.247ns (66.884%)  route 0.122ns (33.116%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.627     1.892    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.576 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.238    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.264 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.561     1.825    adc7961_2/clk_out1
    SLICE_X50Y61         FDRE                                         r  adc7961_2/serial_present_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.148     1.973 f  adc7961_2/serial_present_state_reg[2]/Q
                         net (fo=6, routed)           0.122     2.095    adc7961_2/serial_present_state[2]
    SLICE_X50Y61         LUT5 (Prop_lut5_I3_O)        0.099     2.194 r  adc7961_2/serial_present_state[1]_i_1__1/O
                         net (fo=1, routed)           0.000     2.194    adc7961_2/serial_present_state[1]_i_1__1_n_0
    SLICE_X50Y61         FDRE                                         r  adc7961_2/serial_present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.831     2.196    adc7961_2/clk_out1
    SLICE_X50Y61         FDRE                                         r  adc7961_2/serial_present_state_reg[1]/C
                         clock pessimism             -0.371     1.825    
    SLICE_X50Y61         FDRE (Hold_fdre_C_D)         0.121     1.946    adc7961_2/serial_present_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 adc7961_0/sclk_cnt_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0/sclk_cnt_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.627     1.892    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.576 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.238    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.264 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.568     1.832    adc7961_0/CLK
    SLICE_X36Y94         FDPE                                         r  adc7961_0/sclk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDPE (Prop_fdpe_C_Q)         0.141     1.973 r  adc7961_0/sclk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.173     2.146    adc7961_0/sclk_cnt_reg__0[4]
    SLICE_X36Y94         LUT5 (Prop_lut5_I0_O)        0.042     2.188 r  adc7961_0/sclk_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     2.188    adc7961_0/sclk_cnt0[4]
    SLICE_X36Y94         FDPE                                         r  adc7961_0/sclk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.839     2.204    adc7961_0/CLK
    SLICE_X36Y94         FDPE                                         r  adc7961_0/sclk_cnt_reg[4]/C
                         clock pessimism             -0.372     1.832    
    SLICE_X36Y94         FDPE (Hold_fdpe_C_D)         0.105     1.937    adc7961_0/sclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 adc7961_3/sclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_3/sclk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.207ns (53.840%)  route 0.177ns (46.160%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.627     1.892    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.576 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.238    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.264 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.560     1.824    adc7961_3/clk_out1
    SLICE_X54Y105        FDCE                                         r  adc7961_3/sclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        FDCE (Prop_fdce_C_Q)         0.164     1.988 r  adc7961_3/sclk_cnt_reg[2]/Q
                         net (fo=4, routed)           0.177     2.166    adc7961_3/sclk_cnt_reg__0[2]
    SLICE_X54Y105        LUT4 (Prop_lut4_I3_O)        0.043     2.209 r  adc7961_3/sclk_cnt[3]_i_1__2/O
                         net (fo=1, routed)           0.000     2.209    adc7961_3/sclk_cnt0__2[3]
    SLICE_X54Y105        FDCE                                         r  adc7961_3/sclk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.829     2.195    adc7961_3/clk_out1
    SLICE_X54Y105        FDCE                                         r  adc7961_3/sclk_cnt_reg[3]/C
                         clock pessimism             -0.371     1.824    
    SLICE_X54Y105        FDCE (Hold_fdce_C_D)         0.131     1.955    adc7961_3/sclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 adc7961_1/sclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1/sclk_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.627     1.892    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.576 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.238    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.264 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.567     1.831    adc7961_1/CLK
    SLICE_X71Y98         FDCE                                         r  adc7961_1/sclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y98         FDCE (Prop_fdce_C_Q)         0.141     1.972 r  adc7961_1/sclk_cnt_reg[0]/Q
                         net (fo=6, routed)           0.178     2.150    adc7961_1/sclk_cnt_reg__0[0]
    SLICE_X71Y98         LUT2 (Prop_lut2_I1_O)        0.042     2.192 r  adc7961_1/sclk_cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.192    adc7961_1/sclk_cnt0__0[1]
    SLICE_X71Y98         FDCE                                         r  adc7961_1/sclk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.839     2.204    adc7961_1/CLK
    SLICE_X71Y98         FDCE                                         r  adc7961_1/sclk_cnt_reg[1]/C
                         clock pessimism             -0.373     1.831    
    SLICE_X71Y98         FDCE (Hold_fdce_C_D)         0.107     1.938    adc7961_1/sclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 adc7961_1/sclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1/sclk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.184ns (50.535%)  route 0.180ns (49.465%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.627     1.892    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.576 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.238    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.264 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.567     1.831    adc7961_1/CLK
    SLICE_X71Y98         FDCE                                         r  adc7961_1/sclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y98         FDCE (Prop_fdce_C_Q)         0.141     1.972 r  adc7961_1/sclk_cnt_reg[0]/Q
                         net (fo=6, routed)           0.180     2.152    adc7961_1/sclk_cnt_reg__0[0]
    SLICE_X71Y98         LUT4 (Prop_lut4_I2_O)        0.043     2.195 r  adc7961_1/sclk_cnt[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.195    adc7961_1/sclk_cnt0__0[3]
    SLICE_X71Y98         FDCE                                         r  adc7961_1/sclk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.839     2.204    adc7961_1/CLK
    SLICE_X71Y98         FDCE                                         r  adc7961_1/sclk_cnt_reg[3]/C
                         clock pessimism             -0.373     1.831    
    SLICE_X71Y98         FDCE (Hold_fdce_C_D)         0.107     1.938    adc7961_1/sclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 adc7961_0/sclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0/sclk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.232ns (63.083%)  route 0.136ns (36.917%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.627     1.892    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.576 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.238    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.264 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.568     1.832    adc7961_0/CLK
    SLICE_X36Y94         FDCE                                         r  adc7961_0/sclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDCE (Prop_fdce_C_Q)         0.128     1.960 r  adc7961_0/sclk_cnt_reg[1]/Q
                         net (fo=5, routed)           0.136     2.096    adc7961_0/sclk_cnt_reg__0[1]
    SLICE_X36Y94         LUT4 (Prop_lut4_I1_O)        0.104     2.200 r  adc7961_0/sclk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.200    adc7961_0/sclk_cnt0[3]
    SLICE_X36Y94         FDCE                                         r  adc7961_0/sclk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.839     2.204    adc7961_0/CLK
    SLICE_X36Y94         FDCE                                         r  adc7961_0/sclk_cnt_reg[3]/C
                         clock pessimism             -0.372     1.832    
    SLICE_X36Y94         FDCE (Hold_fdce_C_D)         0.107     1.939    adc7961_0/sclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 adc7961_3/serial_present_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_3/serial_present_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.190ns (51.641%)  route 0.178ns (48.359%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.627     1.892    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.576 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.238    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.264 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.569     1.833    adc7961_3/clk_out1
    SLICE_X36Y98         FDRE                                         r  adc7961_3/serial_present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  adc7961_3/serial_present_state_reg[1]/Q
                         net (fo=6, routed)           0.178     2.152    adc7961_3/serial_present_state[1]
    SLICE_X36Y98         LUT5 (Prop_lut5_I2_O)        0.049     2.201 r  adc7961_3/serial_present_state[2]_i_1__2/O
                         net (fo=1, routed)           0.000     2.201    adc7961_3/serial_present_state[2]_i_1__2_n_0
    SLICE_X36Y98         FDRE                                         r  adc7961_3/serial_present_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.840     2.205    adc7961_3/clk_out1
    SLICE_X36Y98         FDRE                                         r  adc7961_3/serial_present_state_reg[2]/C
                         clock pessimism             -0.372     1.833    
    SLICE_X36Y98         FDRE (Hold_fdre_C_D)         0.107     1.940    adc7961_3/serial_present_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { adc_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1   adc_pll/inst/clkout1_buf/I
Min Period        n/a     ODDR/C             n/a            1.474         5.000       3.526      OLOGIC_X1Y132   adc7961_0/Clock_Out_ODDR/C
Min Period        n/a     ODDR/C             n/a            1.474         5.000       3.526      OLOGIC_X1Y148   adc7961_1/Clock_Out_ODDR/C
Min Period        n/a     ODDR/C             n/a            1.474         5.000       3.526      OLOGIC_X0Y28    adc7961_2/Clock_Out_ODDR/C
Min Period        n/a     ODDR/C             n/a            1.474         5.000       3.526      OLOGIC_X1Y126   adc7961_3/Clock_Out_ODDR/C
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0  adc_pll/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X36Y94    adc7961_0/sclk_cnt_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X36Y94    adc7961_0/sclk_cnt_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X36Y94    adc7961_0/sclk_cnt_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X36Y94    adc7961_0/sclk_cnt_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0  adc_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X33Y94    adc7961_0/serial_present_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X33Y94    adc7961_0/serial_read_done_s_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X36Y94    adc7961_0/sclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X36Y94    adc7961_0/sclk_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X36Y94    adc7961_0/sclk_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X36Y94    adc7961_0/sclk_cnt_reg[3]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X36Y94    adc7961_0/sclk_cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X34Y93    adc7961_0/serial_present_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X34Y93    adc7961_0/serial_present_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X36Y98    adc7961_3/serial_present_state_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X71Y98    adc7961_1/sclk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X71Y98    adc7961_1/sclk_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X71Y98    adc7961_1/sclk_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X71Y98    adc7961_1/sclk_cnt_reg[3]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X71Y98    adc7961_1/sclk_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X66Y97    adc7961_1/serial_present_state_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X66Y97    adc7961_1/serial_present_state_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X66Y97    adc7961_1/serial_present_state_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X66Y97    adc7961_1/serial_read_done_s_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X54Y106   adc7961_3/sclk_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { adc_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y5   adc_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0  adc_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0  adc_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X0Y0  adc_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0  adc_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  okUH0

Setup :            0  Failing Endpoints,  Worst Slack        4.607ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.607ns  (required time - arrival time)
  Source:                 okHI/iob_regs[14].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[14]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.263ns = ( 0.225 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.730     0.225    okHI/rd_clk
    OLOGIC_X0Y97         FDRE                                         r  okHI/iob_regs[14].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y97         FDRE (Prop_fdre_C_Q)         0.552     0.777 r  okHI/iob_regs[14].regvalid/Q
                         net (fo=1, routed)           0.001     0.778    okHI/iob_regs[14].iobf0/T
    R22                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.141 r  okHI/iob_regs[14].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.141    okUHU[14]
    R22                                                               r  okUHU[14] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.141    
  -------------------------------------------------------------------
                         slack                                  4.607    

Slack (MET) :             4.607ns  (required time - arrival time)
  Source:                 okHI/iob_regs[15].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[15]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.263ns = ( 0.225 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.730     0.225    okHI/rd_clk
    OLOGIC_X0Y98         FDRE                                         r  okHI/iob_regs[15].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y98         FDRE (Prop_fdre_C_Q)         0.552     0.777 r  okHI/iob_regs[15].regvalid/Q
                         net (fo=1, routed)           0.001     0.778    okHI/iob_regs[15].iobf0/T
    P22                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.141 r  okHI/iob_regs[15].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.141    okUHU[15]
    P22                                                               r  okUHU[15] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.141    
  -------------------------------------------------------------------
                         slack                                  4.607    

Slack (MET) :             4.607ns  (required time - arrival time)
  Source:                 okHI/iob_regs[24].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[24]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.263ns = ( 0.225 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.730     0.225    okHI/rd_clk
    OLOGIC_X0Y52         FDRE                                         r  okHI/iob_regs[24].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y52         FDRE (Prop_fdre_C_Q)         0.552     0.777 r  okHI/iob_regs[24].regvalid/Q
                         net (fo=1, routed)           0.001     0.778    okHI/iob_regs[24].iobf0/T
    P16                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.141 r  okHI/iob_regs[24].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.141    okUHU[24]
    P16                                                               r  okUHU[24] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.141    
  -------------------------------------------------------------------
                         slack                                  4.607    

Slack (MET) :             4.608ns  (required time - arrival time)
  Source:                 okHI/iob_regs[12].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[12]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.264ns = ( 0.224 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.729     0.224    okHI/rd_clk
    OLOGIC_X0Y95         FDRE                                         r  okHI/iob_regs[12].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y95         FDRE (Prop_fdre_C_Q)         0.552     0.776 r  okHI/iob_regs[12].regvalid/Q
                         net (fo=1, routed)           0.001     0.777    okHI/iob_regs[12].iobf0/T
    R21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.140 r  okHI/iob_regs[12].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.140    okUHU[12]
    R21                                                               r  okUHU[12] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.140    
  -------------------------------------------------------------------
                         slack                                  4.608    

Slack (MET) :             4.608ns  (required time - arrival time)
  Source:                 okHI/iob_regs[13].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[13]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.264ns = ( 0.224 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.729     0.224    okHI/rd_clk
    OLOGIC_X0Y96         FDRE                                         r  okHI/iob_regs[13].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y96         FDRE (Prop_fdre_C_Q)         0.552     0.776 r  okHI/iob_regs[13].regvalid/Q
                         net (fo=1, routed)           0.001     0.777    okHI/iob_regs[13].iobf0/T
    P21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.140 r  okHI/iob_regs[13].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.140    okUHU[13]
    P21                                                               r  okUHU[13] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.140    
  -------------------------------------------------------------------
                         slack                                  4.608    

Slack (MET) :             4.608ns  (required time - arrival time)
  Source:                 okHI/iob_regs[22].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[22]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.264ns = ( 0.224 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.729     0.224    okHI/rd_clk
    OLOGIC_X0Y53         FDRE                                         r  okHI/iob_regs[22].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y53         FDRE (Prop_fdre_C_Q)         0.552     0.776 r  okHI/iob_regs[22].regvalid/Q
                         net (fo=1, routed)           0.001     0.777    okHI/iob_regs[22].iobf0/T
    N14                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.140 r  okHI/iob_regs[22].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.140    okUHU[22]
    N14                                                               r  okUHU[22] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.140    
  -------------------------------------------------------------------
                         slack                                  4.608    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 okHI/iob_regs[10].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[10]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.265ns = ( 0.223 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.728     0.223    okHI/rd_clk
    OLOGIC_X0Y91         FDRE                                         r  okHI/iob_regs[10].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         FDRE (Prop_fdre_C_Q)         0.552     0.775 r  okHI/iob_regs[10].regvalid/Q
                         net (fo=1, routed)           0.001     0.776    okHI/iob_regs[10].iobf0/T
    U21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.139 r  okHI/iob_regs[10].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.139    okUHU[10]
    U21                                                               r  okUHU[10] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                  4.609    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 okHI/iob_regs[11].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[11]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.265ns = ( 0.223 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.728     0.223    okHI/rd_clk
    OLOGIC_X0Y92         FDRE                                         r  okHI/iob_regs[11].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         FDRE (Prop_fdre_C_Q)         0.552     0.775 r  okHI/iob_regs[11].regvalid/Q
                         net (fo=1, routed)           0.001     0.776    okHI/iob_regs[11].iobf0/T
    T21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.139 r  okHI/iob_regs[11].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.139    okUHU[11]
    T21                                                               r  okUHU[11] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                  4.609    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 okHI/iob_regs[19].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[19]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.265ns = ( 0.223 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.728     0.223    okHI/rd_clk
    OLOGIC_X0Y57         FDRE                                         r  okHI/iob_regs[19].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         FDRE (Prop_fdre_C_Q)         0.552     0.775 r  okHI/iob_regs[19].regvalid/Q
                         net (fo=1, routed)           0.001     0.776    okHI/iob_regs[19].iobf0/T
    P17                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.139 r  okHI/iob_regs[19].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.139    okUHU[19]
    P17                                                               r  okUHU[19] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                  4.609    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 okHI/iob_regs[21].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[21]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.265ns = ( 0.223 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.728     0.223    okHI/rd_clk
    OLOGIC_X0Y58         FDRE                                         r  okHI/iob_regs[21].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         FDRE (Prop_fdre_C_Q)         0.552     0.775 r  okHI/iob_regs[21].regvalid/Q
                         net (fo=1, routed)           0.001     0.776    okHI/iob_regs[21].iobf0/T
    N17                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.139 r  okHI/iob_regs[21].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.139    okUHU[21]
    N17                                                               r  okUHU[21] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                  4.609    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.029ns  (arrival time - required time)
  Source:                 okHI/iob_regs[25].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[25]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.768ns  (logic 0.767ns (99.870%)  route 0.001ns (0.130%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.594     0.932    okHI/rd_clk
    OLOGIC_X0Y59         FDRE                                         r  okHI/iob_regs[25].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y59         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  okHI/iob_regs[25].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    okHI/iob_regs[25].iobf0/T
    T18                  OBUFT (TriStatE_obuft_T_O)
                                                      0.575     1.700 r  okHI/iob_regs[25].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.700    okUHU[25]
    T18                                                               r  okUHU[25] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.030ns  (arrival time - required time)
  Source:                 okHI/iob_regs[21].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[21]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.769ns  (logic 0.768ns (99.870%)  route 0.001ns (0.130%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.594     0.932    okHI/rd_clk
    OLOGIC_X0Y58         FDRE                                         r  okHI/iob_regs[21].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  okHI/iob_regs[21].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    okHI/iob_regs[21].iobf0/T
    N17                  OBUFT (TriStatE_obuft_T_O)
                                                      0.576     1.701 r  okHI/iob_regs[21].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.701    okUHU[21]
    N17                                                               r  okUHU[21] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.033ns  (arrival time - required time)
  Source:                 okHI/iob_regs[16].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[16]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.772ns  (logic 0.771ns (99.870%)  route 0.001ns (0.130%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.594     0.932    okHI/rd_clk
    OLOGIC_X0Y61         FDRE                                         r  okHI/iob_regs[16].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y61         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  okHI/iob_regs[16].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    okHI/iob_regs[16].iobf0/T
    R14                  OBUFT (TriStatE_obuft_T_O)
                                                      0.579     1.704 r  okHI/iob_regs[16].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.704    okUHU[16]
    R14                                                               r  okUHU[16] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.033ns  (arrival time - required time)
  Source:                 okHI/iob_regs[24].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[24]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.770ns  (logic 0.769ns (99.870%)  route 0.001ns (0.130%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.554ns = ( 0.934 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.596     0.934    okHI/rd_clk
    OLOGIC_X0Y52         FDRE                                         r  okHI/iob_regs[24].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y52         FDRE (Prop_fdre_C_Q)         0.192     1.126 f  okHI/iob_regs[24].regvalid/Q
                         net (fo=1, routed)           0.001     1.127    okHI/iob_regs[24].iobf0/T
    P16                  OBUFT (TriStatE_obuft_T_O)
                                                      0.577     1.704 r  okHI/iob_regs[24].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.704    okUHU[24]
    P16                                                               r  okUHU[24] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.038ns  (arrival time - required time)
  Source:                 okHI/iob_regs[19].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[19]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.777ns  (logic 0.776ns (99.871%)  route 0.001ns (0.129%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.594     0.932    okHI/rd_clk
    OLOGIC_X0Y57         FDRE                                         r  okHI/iob_regs[19].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  okHI/iob_regs[19].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    okHI/iob_regs[19].iobf0/T
    P17                  OBUFT (TriStatE_obuft_T_O)
                                                      0.584     1.709 r  okHI/iob_regs[19].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.709    okUHU[19]
    P17                                                               r  okUHU[19] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.049ns  (arrival time - required time)
  Source:                 okHI/iob_regs[9].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[9]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.788ns  (logic 0.787ns (99.873%)  route 0.001ns (0.127%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.594     0.932    okHI/rd_clk
    OLOGIC_X0Y90         FDRE                                         r  okHI/iob_regs[9].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y90         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  okHI/iob_regs[9].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    okHI/iob_regs[9].iobf0/T
    P19                  OBUFT (TriStatE_obuft_T_O)
                                                      0.595     1.720 r  okHI/iob_regs[9].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.720    okUHU[9]
    P19                                                               r  okUHU[9] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.054ns  (arrival time - required time)
  Source:                 okHI/iob_regs[8].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[8]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.793ns  (logic 0.792ns (99.874%)  route 0.001ns (0.126%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.594     0.932    okHI/rd_clk
    OLOGIC_X0Y89         FDRE                                         r  okHI/iob_regs[8].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y89         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  okHI/iob_regs[8].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    okHI/iob_regs[8].iobf0/T
    R19                  OBUFT (TriStatE_obuft_T_O)
                                                      0.600     1.725 r  okHI/iob_regs[8].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.725    okUHU[8]
    R19                                                               r  okUHU[8] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.058ns  (arrival time - required time)
  Source:                 okHI/iob_regs[28].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[28]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.797ns  (logic 0.796ns (99.874%)  route 0.001ns (0.126%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.594     0.932    okHI/rd_clk
    OLOGIC_X0Y56         FDRE                                         r  okHI/iob_regs[28].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y56         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  okHI/iob_regs[28].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    okHI/iob_regs[28].iobf0/T
    P15                  OBUFT (TriStatE_obuft_T_O)
                                                      0.604     1.729 r  okHI/iob_regs[28].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.729    okUHU[28]
    P15                                                               r  okUHU[28] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.058ns  (arrival time - required time)
  Source:                 okHI/iob_regs[22].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[22]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.796ns  (logic 0.795ns (99.874%)  route 0.001ns (0.126%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.555ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.555ns = ( 0.933 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.595     0.933    okHI/rd_clk
    OLOGIC_X0Y53         FDRE                                         r  okHI/iob_regs[22].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y53         FDRE (Prop_fdre_C_Q)         0.192     1.125 f  okHI/iob_regs[22].regvalid/Q
                         net (fo=1, routed)           0.001     1.126    okHI/iob_regs[22].iobf0/T
    N14                  OBUFT (TriStatE_obuft_T_O)
                                                      0.603     1.729 r  okHI/iob_regs[22].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.729    okUHU[22]
    N14                                                               r  okUHU[22] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.059ns  (arrival time - required time)
  Source:                 okHI/iob_regs[7].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[7]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.798ns  (logic 0.797ns (99.875%)  route 0.001ns (0.125%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.594     0.932    okHI/rd_clk
    OLOGIC_X0Y87         FDRE                                         r  okHI/iob_regs[7].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y87         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  okHI/iob_regs[7].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    okHI/iob_regs[7].iobf0/T
    T20                  OBUFT (TriStatE_obuft_T_O)
                                                      0.605     1.730 r  okHI/iob_regs[7].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.730    okUHU[7]
    T20                                                               r  okUHU[7] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  1.059    





---------------------------------------------------------------------------------------------------
From Clock:  okUH0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.262ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 okUHU[0]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[0].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 1.051ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( -0.479 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AB22                                              0.000     8.000 r  okUHU[0] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[0].iobf0/IO
    AB22                 IBUF (Prop_ibuf_I_O)         1.051     9.051 r  okHI/iob_regs[0].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.051    okHI/iobf0_o_0
    ILOGIC_X0Y79         FDRE                                         r  okHI/iob_regs[0].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.570     9.441    okHI/rd_clk
    ILOGIC_X0Y79         FDRE                                         r  okHI/iob_regs[0].regin0/C
                         clock pessimism              0.000     9.441    
                         clock uncertainty           -0.171     9.270    
    ILOGIC_X0Y79         FDRE (Setup_fdre_C_D)       -0.011     9.259    okHI/iob_regs[0].regin0
  -------------------------------------------------------------------
                         required time                          9.259    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 okUHU[1]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[1].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 1.050ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( -0.479 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AB21                                              0.000     8.000 r  okUHU[1] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[1].iobf0/IO
    AB21                 IBUF (Prop_ibuf_I_O)         1.050     9.050 r  okHI/iob_regs[1].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.050    okHI/iobf0_o_1
    ILOGIC_X0Y80         FDRE                                         r  okHI/iob_regs[1].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.570     9.441    okHI/rd_clk
    ILOGIC_X0Y80         FDRE                                         r  okHI/iob_regs[1].regin0/C
                         clock pessimism              0.000     9.441    
                         clock uncertainty           -0.171     9.270    
    ILOGIC_X0Y80         FDRE (Setup_fdre_C_D)       -0.011     9.259    okHI/iob_regs[1].regin0
  -------------------------------------------------------------------
                         required time                          9.259    
                         arrival time                          -9.050    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 okUHU[3]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[3].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 1.047ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.961ns = ( -0.473 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AA21                                              0.000     8.000 r  okUHU[3] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[3].iobf0/IO
    AA21                 IBUF (Prop_ibuf_I_O)         1.047     9.047 r  okHI/iob_regs[3].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.047    okHI/iobf0_o_3
    ILOGIC_X0Y83         FDRE                                         r  okHI/iob_regs[3].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.576     9.447    okHI/rd_clk
    ILOGIC_X0Y83         FDRE                                         r  okHI/iob_regs[3].regin0/C
                         clock pessimism              0.000     9.447    
                         clock uncertainty           -0.171     9.276    
    ILOGIC_X0Y83         FDRE (Setup_fdre_C_D)       -0.011     9.265    okHI/iob_regs[3].regin0
  -------------------------------------------------------------------
                         required time                          9.265    
                         arrival time                          -9.047    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 okUHU[17]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[17].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 1.035ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.970ns = ( -0.482 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    W20                                               0.000     8.000 r  okUHU[17] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[17].iobf0/IO
    W20                  IBUF (Prop_ibuf_I_O)         1.035     9.035 r  okHI/iob_regs[17].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.035    okHI/iobf0_o_17
    ILOGIC_X0Y75         FDRE                                         r  okHI/iob_regs[17].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.567     9.438    okHI/rd_clk
    ILOGIC_X0Y75         FDRE                                         r  okHI/iob_regs[17].regin0/C
                         clock pessimism              0.000     9.438    
                         clock uncertainty           -0.171     9.267    
    ILOGIC_X0Y75         FDRE (Setup_fdre_C_D)       -0.011     9.256    okHI/iob_regs[17].regin0
  -------------------------------------------------------------------
                         required time                          9.256    
                         arrival time                          -9.035    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 okUHU[4]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[4].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 1.043ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.961ns = ( -0.473 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AA20                                              0.000     8.000 r  okUHU[4] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[4].iobf0/IO
    AA20                 IBUF (Prop_ibuf_I_O)         1.043     9.043 r  okHI/iob_regs[4].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.043    okHI/iobf0_o_4
    ILOGIC_X0Y84         FDRE                                         r  okHI/iob_regs[4].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.576     9.447    okHI/rd_clk
    ILOGIC_X0Y84         FDRE                                         r  okHI/iob_regs[4].regin0/C
                         clock pessimism              0.000     9.447    
                         clock uncertainty           -0.171     9.276    
    ILOGIC_X0Y84         FDRE (Setup_fdre_C_D)       -0.011     9.265    okHI/iob_regs[4].regin0
  -------------------------------------------------------------------
                         required time                          9.265    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 okUHU[2]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[2].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 1.040ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( -0.475 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    Y22                                               0.000     8.000 r  okUHU[2] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[2].iobf0/IO
    Y22                  IBUF (Prop_ibuf_I_O)         1.040     9.040 r  okHI/iob_regs[2].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.040    okHI/iobf0_o_2
    ILOGIC_X0Y81         FDRE                                         r  okHI/iob_regs[2].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.574     9.445    okHI/rd_clk
    ILOGIC_X0Y81         FDRE                                         r  okHI/iob_regs[2].regin0/C
                         clock pessimism              0.000     9.445    
                         clock uncertainty           -0.171     9.274    
    ILOGIC_X0Y81         FDRE (Setup_fdre_C_D)       -0.011     9.263    okHI/iob_regs[2].regin0
  -------------------------------------------------------------------
                         required time                          9.263    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 okUHU[27]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[27].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 1.034ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( -0.479 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AB20                                              0.000     8.000 r  okUHU[27] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[27].iobf0/IO
    AB20                 IBUF (Prop_ibuf_I_O)         1.034     9.034 r  okHI/iob_regs[27].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.034    okHI/iobf0_o_27
    ILOGIC_X0Y69         FDRE                                         r  okHI/iob_regs[27].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.570     9.441    okHI/rd_clk
    ILOGIC_X0Y69         FDRE                                         r  okHI/iob_regs[27].regin0/C
                         clock pessimism              0.000     9.441    
                         clock uncertainty           -0.171     9.270    
    ILOGIC_X0Y69         FDRE (Setup_fdre_C_D)       -0.011     9.259    okHI/iob_regs[27].regin0
  -------------------------------------------------------------------
                         required time                          9.259    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 okUHU[18]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[18].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 1.035ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( -0.475 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    Y21                                               0.000     8.000 r  okUHU[18] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[18].iobf0/IO
    Y21                  IBUF (Prop_ibuf_I_O)         1.035     9.035 r  okHI/iob_regs[18].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.035    okHI/iobf0_o_18
    ILOGIC_X0Y82         FDRE                                         r  okHI/iob_regs[18].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.574     9.445    okHI/rd_clk
    ILOGIC_X0Y82         FDRE                                         r  okHI/iob_regs[18].regin0/C
                         clock pessimism              0.000     9.445    
                         clock uncertainty           -0.171     9.274    
    ILOGIC_X0Y82         FDRE (Setup_fdre_C_D)       -0.011     9.263    okHI/iob_regs[18].regin0
  -------------------------------------------------------------------
                         required time                          9.263    
                         arrival time                          -9.035    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (required time - arrival time)
  Source:                 okUHU[6]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[6].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 1.036ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns = ( -0.472 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    W21                                               0.000     8.000 r  okUHU[6] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[6].iobf0/IO
    W21                  IBUF (Prop_ibuf_I_O)         1.036     9.036 r  okHI/iob_regs[6].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.036    okHI/iobf0_o_6
    ILOGIC_X0Y86         FDRE                                         r  okHI/iob_regs[6].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.577     9.448    okHI/rd_clk
    ILOGIC_X0Y86         FDRE                                         r  okHI/iob_regs[6].regin0/C
                         clock pessimism              0.000     9.448    
                         clock uncertainty           -0.171     9.277    
    ILOGIC_X0Y86         FDRE (Setup_fdre_C_D)       -0.011     9.266    okHI/iob_regs[6].regin0
  -------------------------------------------------------------------
                         required time                          9.266    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 okUHU[23]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[23].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 1.027ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( -0.480 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    V20                                               0.000     8.000 r  okUHU[23] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[23].iobf0/IO
    V20                  IBUF (Prop_ibuf_I_O)         1.027     9.027 r  okHI/iob_regs[23].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.027    okHI/iobf0_o_23
    ILOGIC_X0Y77         FDRE                                         r  okHI/iob_regs[23].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.569     9.440    okHI/rd_clk
    ILOGIC_X0Y77         FDRE                                         r  okHI/iob_regs[23].regin0/C
                         clock pessimism              0.000     9.440    
                         clock uncertainty           -0.171     9.269    
    ILOGIC_X0Y77         FDRE (Setup_fdre_C_D)       -0.011     9.258    okHI/iob_regs[23].regin0
  -------------------------------------------------------------------
                         required time                          9.258    
                         arrival time                          -9.027    
  -------------------------------------------------------------------
                         slack                                  0.231    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.262ns  (arrival time - required time)
  Source:                 okUHU[24]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[24].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.200ns  (logic 0.200ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns = ( 0.699 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P16                                               0.000    11.920 r  okUHU[24] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[24].iobf0/IO
    P16                  IBUF (Prop_ibuf_I_O)         0.200    12.120 r  okHI/iob_regs[24].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.120    okHI/iobf0_o_24
    ILOGIC_X0Y52         FDRE                                         r  okHI/iob_regs[24].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.869    10.619    okHI/rd_clk
    ILOGIC_X0Y52         FDRE                                         r  okHI/iob_regs[24].regin0/C
                         clock pessimism              0.000    10.619    
                         clock uncertainty            0.171    10.790    
    ILOGIC_X0Y52         FDRE (Hold_fdre_C_D)         0.068    10.858    okHI/iob_regs[24].regin0
  -------------------------------------------------------------------
                         required time                        -10.858    
                         arrival time                          12.120    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.263ns  (arrival time - required time)
  Source:                 okUHU[25]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[25].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.199ns  (logic 0.199ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    T18                                               0.000    11.920 r  okUHU[25] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[25].iobf0/IO
    T18                  IBUF (Prop_ibuf_I_O)         0.199    12.119 r  okHI/iob_regs[25].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.119    okHI/iobf0_o_25
    ILOGIC_X0Y59         FDRE                                         r  okHI/iob_regs[25].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.867    10.617    okHI/rd_clk
    ILOGIC_X0Y59         FDRE                                         r  okHI/iob_regs[25].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y59         FDRE (Hold_fdre_C_D)         0.068    10.856    okHI/iob_regs[25].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.119    
  -------------------------------------------------------------------
                         slack                                  1.263    

Slack (MET) :             1.264ns  (arrival time - required time)
  Source:                 okUHU[21]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[21].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.200ns  (logic 0.200ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    N17                                               0.000    11.920 r  okUHU[21] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[21].iobf0/IO
    N17                  IBUF (Prop_ibuf_I_O)         0.200    12.120 r  okHI/iob_regs[21].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.120    okHI/iobf0_o_21
    ILOGIC_X0Y58         FDRE                                         r  okHI/iob_regs[21].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.867    10.617    okHI/rd_clk
    ILOGIC_X0Y58         FDRE                                         r  okHI/iob_regs[21].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y58         FDRE (Hold_fdre_C_D)         0.068    10.856    okHI/iob_regs[21].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.120    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.266ns  (arrival time - required time)
  Source:                 okUHU[16]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[16].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.202ns  (logic 0.202ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    R14                                               0.000    11.920 r  okUHU[16] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[16].iobf0/IO
    R14                  IBUF (Prop_ibuf_I_O)         0.202    12.122 r  okHI/iob_regs[16].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.122    okHI/iobf0_o_16
    ILOGIC_X0Y61         FDRE                                         r  okHI/iob_regs[16].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.867    10.617    okHI/rd_clk
    ILOGIC_X0Y61         FDRE                                         r  okHI/iob_regs[16].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y61         FDRE (Hold_fdre_C_D)         0.068    10.856    okHI/iob_regs[16].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.122    
  -------------------------------------------------------------------
                         slack                                  1.266    

Slack (MET) :             1.271ns  (arrival time - required time)
  Source:                 okUHU[19]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[19].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.207ns  (logic 0.207ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P17                                               0.000    11.920 r  okUHU[19] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[19].iobf0/IO
    P17                  IBUF (Prop_ibuf_I_O)         0.207    12.127 r  okHI/iob_regs[19].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.127    okHI/iobf0_o_19
    ILOGIC_X0Y57         FDRE                                         r  okHI/iob_regs[19].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.867    10.617    okHI/rd_clk
    ILOGIC_X0Y57         FDRE                                         r  okHI/iob_regs[19].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y57         FDRE (Hold_fdre_C_D)         0.068    10.856    okHI/iob_regs[19].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.127    
  -------------------------------------------------------------------
                         slack                                  1.271    

Slack (MET) :             1.283ns  (arrival time - required time)
  Source:                 okUHU[9]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[9].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.219ns  (logic 0.219ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P19                                               0.000    11.920 r  okUHU[9] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[9].iobf0/IO
    P19                  IBUF (Prop_ibuf_I_O)         0.219    12.139 r  okHI/iob_regs[9].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.139    okHI/iobf0_o_9
    ILOGIC_X0Y90         FDRE                                         r  okHI/iob_regs[9].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.867    10.617    okHI/rd_clk
    ILOGIC_X0Y90         FDRE                                         r  okHI/iob_regs[9].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y90         FDRE (Hold_fdre_C_D)         0.068    10.856    okHI/iob_regs[9].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.139    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.287ns  (arrival time - required time)
  Source:                 okUHU[8]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[8].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.223ns  (logic 0.223ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    R19                                               0.000    11.920 r  okUHU[8] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[8].iobf0/IO
    R19                  IBUF (Prop_ibuf_I_O)         0.223    12.143 r  okHI/iob_regs[8].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.143    okHI/iobf0_o_8
    ILOGIC_X0Y89         FDRE                                         r  okHI/iob_regs[8].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.867    10.617    okHI/rd_clk
    ILOGIC_X0Y89         FDRE                                         r  okHI/iob_regs[8].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y89         FDRE (Hold_fdre_C_D)         0.068    10.856    okHI/iob_regs[8].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.143    
  -------------------------------------------------------------------
                         slack                                  1.287    

Slack (MET) :             1.290ns  (arrival time - required time)
  Source:                 okUHU[22]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[22].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.227ns  (logic 0.227ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.790ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns = ( 0.698 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    N14                                               0.000    11.920 r  okUHU[22] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[22].iobf0/IO
    N14                  IBUF (Prop_ibuf_I_O)         0.227    12.147 r  okHI/iob_regs[22].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.147    okHI/iobf0_o_22
    ILOGIC_X0Y53         FDRE                                         r  okHI/iob_regs[22].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.868    10.618    okHI/rd_clk
    ILOGIC_X0Y53         FDRE                                         r  okHI/iob_regs[22].regin0/C
                         clock pessimism              0.000    10.618    
                         clock uncertainty            0.171    10.789    
    ILOGIC_X0Y53         FDRE (Hold_fdre_C_D)         0.068    10.857    okHI/iob_regs[22].regin0
  -------------------------------------------------------------------
                         required time                        -10.857    
                         arrival time                          12.147    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.291ns  (arrival time - required time)
  Source:                 okUHU[28]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[28].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.227ns  (logic 0.227ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P15                                               0.000    11.920 r  okUHU[28] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[28].iobf0/IO
    P15                  IBUF (Prop_ibuf_I_O)         0.227    12.147 r  okHI/iob_regs[28].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.147    okHI/iobf0_o_28
    ILOGIC_X0Y56         FDRE                                         r  okHI/iob_regs[28].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.867    10.617    okHI/rd_clk
    ILOGIC_X0Y56         FDRE                                         r  okHI/iob_regs[28].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y56         FDRE (Hold_fdre_C_D)         0.068    10.856    okHI/iob_regs[28].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.147    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.292ns  (arrival time - required time)
  Source:                 okUHU[15]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[15].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.229ns  (logic 0.229ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns = ( 0.699 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P22                                               0.000    11.920 r  okUHU[15] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[15].iobf0/IO
    P22                  IBUF (Prop_ibuf_I_O)         0.229    12.149 r  okHI/iob_regs[15].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.149    okHI/iobf0_o_15
    ILOGIC_X0Y98         FDRE                                         r  okHI/iob_regs[15].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.869    10.619    okHI/rd_clk
    ILOGIC_X0Y98         FDRE                                         r  okHI/iob_regs[15].regin0/C
                         clock pessimism              0.000    10.619    
                         clock uncertainty            0.171    10.790    
    ILOGIC_X0Y98         FDRE (Hold_fdre_C_D)         0.068    10.858    okHI/iob_regs[15].regin0
  -------------------------------------------------------------------
                         required time                        -10.858    
                         arrival time                          12.149    
  -------------------------------------------------------------------
                         slack                                  1.292    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  sys_clk

Setup :           75  Failing Endpoints,  Worst Slack       -2.306ns,  Total Violation      -43.779ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.306ns  (required time - arrival time)
  Source:                 adc7961_0/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.805ns  (logic 0.966ns (14.196%)  route 5.839ns (85.804%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 10.000 - 5.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.830     5.268    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.329 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.342    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.639     5.077    adc7961_0/CLK
    SLICE_X33Y94         FDRE                                         r  adc7961_0/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.419     5.496 r  adc7961_0/serial_read_done_s_reg/Q
                         net (fo=2, routed)           0.835     6.331    adc7961_0/serial_read_done_s_reg_n_0
    SLICE_X34Y94         LUT6 (Prop_lut6_I2_O)        0.299     6.630 r  adc7961_0/adc7961_0_fifo_i_1/O
                         net (fo=19, routed)          0.506     7.136    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X31Y93         LUT2 (Prop_lut2_I0_O)        0.124     7.260 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=3, routed)           4.156    11.416    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X9Y2           LUT2 (Prop_lut2_I1_O)        0.124    11.540 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_14/O
                         net (fo=1, routed)           0.341    11.882    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_8
    RAMB36_X0Y0          RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.731    10.000    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y0          RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.169    10.169    
                         clock uncertainty           -0.150    10.019    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.576    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.576    
                         arrival time                         -11.882    
  -------------------------------------------------------------------
                         slack                                 -2.306    

Slack (VIOLATED) :        -1.707ns  (required time - arrival time)
  Source:                 adc7961_0/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.199ns  (logic 0.966ns (15.583%)  route 5.233ns (84.417%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.993ns = ( 9.993 - 5.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.830     5.268    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.329 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.342    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.639     5.077    adc7961_0/CLK
    SLICE_X33Y94         FDRE                                         r  adc7961_0/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.419     5.496 r  adc7961_0/serial_read_done_s_reg/Q
                         net (fo=2, routed)           0.835     6.331    adc7961_0/serial_read_done_s_reg_n_0
    SLICE_X34Y94         LUT6 (Prop_lut6_I2_O)        0.299     6.630 r  adc7961_0/adc7961_0_fifo_i_1/O
                         net (fo=19, routed)          3.392    10.022    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X9Y32          LUT6 (Prop_lut6_I2_O)        0.124    10.146 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__6/O
                         net (fo=1, routed)           0.665    10.811    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ENA_I_12
    SLICE_X9Y32          LUT2 (Prop_lut2_I0_O)        0.124    10.935 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_10/O
                         net (fo=1, routed)           0.341    11.276    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_6
    RAMB36_X0Y6          RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.724     9.993    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y6          RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.169    10.162    
                         clock uncertainty           -0.150    10.012    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.569    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.569    
                         arrival time                         -11.276    
  -------------------------------------------------------------------
                         slack                                 -1.707    

Slack (VIOLATED) :        -1.704ns  (required time - arrival time)
  Source:                 adc7961_0/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.202ns  (logic 0.966ns (15.576%)  route 5.236ns (84.424%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 9.999 - 5.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.830     5.268    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.329 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.342    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.639     5.077    adc7961_0/CLK
    SLICE_X33Y94         FDRE                                         r  adc7961_0/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.419     5.496 r  adc7961_0/serial_read_done_s_reg/Q
                         net (fo=2, routed)           0.835     6.331    adc7961_0/serial_read_done_s_reg_n_0
    SLICE_X34Y94         LUT6 (Prop_lut6_I2_O)        0.299     6.630 r  adc7961_0/adc7961_0_fifo_i_1/O
                         net (fo=19, routed)          2.108     8.738    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X25Y34         LUT2 (Prop_lut2_I0_O)        0.124     8.862 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__10/O
                         net (fo=3, routed)           1.747    10.609    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ram_full_fb_i_reg[0]
    SLICE_X11Y11         LUT2 (Prop_lut2_I1_O)        0.124    10.733 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_12/O
                         net (fo=1, routed)           0.546    11.279    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_7
    RAMB36_X0Y1          RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.730     9.999    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y1          RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.169    10.168    
                         clock uncertainty           -0.150    10.018    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.575    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.575    
                         arrival time                         -11.279    
  -------------------------------------------------------------------
                         slack                                 -1.704    

Slack (VIOLATED) :        -1.678ns  (required time - arrival time)
  Source:                 adc7961_0/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 0.966ns (15.664%)  route 5.201ns (84.336%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 9.990 - 5.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.830     5.268    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.329 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.342    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.639     5.077    adc7961_0/CLK
    SLICE_X33Y94         FDRE                                         r  adc7961_0/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.419     5.496 r  adc7961_0/serial_read_done_s_reg/Q
                         net (fo=2, routed)           0.835     6.331    adc7961_0/serial_read_done_s_reg_n_0
    SLICE_X34Y94         LUT6 (Prop_lut6_I2_O)        0.299     6.630 r  adc7961_0/adc7961_0_fifo_i_1/O
                         net (fo=19, routed)          2.366     8.996    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X11Y32         LUT2 (Prop_lut2_I0_O)        0.124     9.120 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__1/O
                         net (fo=6, routed)           1.639    10.759    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ram_full_fb_i_reg[0]
    SLICE_X11Y17         LUT2 (Prop_lut2_I1_O)        0.124    10.883 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_8/O
                         net (fo=1, routed)           0.361    11.244    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_5
    RAMB36_X0Y3          RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.721     9.990    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y3          RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.169    10.159    
                         clock uncertainty           -0.150    10.009    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.566    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.566    
                         arrival time                         -11.244    
  -------------------------------------------------------------------
                         slack                                 -1.678    

Slack (VIOLATED) :        -1.652ns  (required time - arrival time)
  Source:                 adc7961_0/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.146ns  (logic 0.966ns (15.719%)  route 5.180ns (84.281%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 9.995 - 5.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.830     5.268    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.329 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.342    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.639     5.077    adc7961_0/CLK
    SLICE_X33Y94         FDRE                                         r  adc7961_0/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.419     5.496 r  adc7961_0/serial_read_done_s_reg/Q
                         net (fo=2, routed)           0.835     6.331    adc7961_0/serial_read_done_s_reg_n_0
    SLICE_X34Y94         LUT6 (Prop_lut6_I2_O)        0.299     6.630 r  adc7961_0/adc7961_0_fifo_i_1/O
                         net (fo=19, routed)          2.366     8.996    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X11Y32         LUT2 (Prop_lut2_I0_O)        0.124     9.120 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__1/O
                         net (fo=6, routed)           1.618    10.738    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ram_full_fb_i_reg[0]
    SLICE_X11Y12         LUT2 (Prop_lut2_I1_O)        0.124    10.862 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_4/O
                         net (fo=1, routed)           0.361    11.223    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_3
    RAMB36_X0Y2          RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.726     9.995    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y2          RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.169    10.164    
                         clock uncertainty           -0.150    10.014    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.571    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.571    
                         arrival time                         -11.223    
  -------------------------------------------------------------------
                         slack                                 -1.652    

Slack (VIOLATED) :        -1.276ns  (required time - arrival time)
  Source:                 adc7961_0/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/u_Butterworth_0/mul_temp_2__0/CEB1
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.744ns  (logic 0.966ns (16.817%)  route 4.778ns (83.183%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns = ( 10.041 - 5.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.830     5.268    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.329 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.342    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.639     5.077    adc7961_0/CLK
    SLICE_X33Y94         FDRE                                         r  adc7961_0/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.419     5.496 r  adc7961_0/serial_read_done_s_reg/Q
                         net (fo=2, routed)           0.818     6.314    adc7961_0/serial_read_done_s_reg_n_0
    SLICE_X31Y94         LUT4 (Prop_lut4_I1_O)        0.299     6.613 r  adc7961_0/write_address_reg[3]_i_4/O
                         net (fo=1, routed)           0.433     7.046    top/adc_tcyc_cnt_reg[1]
    SLICE_X31Y94         LUT4 (Prop_lut4_I2_O)        0.124     7.170 r  top/write_address_reg[3]_i_1/O
                         net (fo=129, routed)         3.053    10.223    top/u_Butterworth_0/clk_enable0
    SLICE_X13Y180        LUT6 (Prop_lut6_I0_O)        0.124    10.347 r  top/u_Butterworth_0/mul_temp_2_i_1/O
                         net (fo=2, routed)           0.474    10.821    top/u_Butterworth_0/coeff_scale3_reg
    DSP48_X0Y73          DSP48E1                                      r  top/u_Butterworth_0/mul_temp_2__0/CEB1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.772    10.041    top/u_Butterworth_0/clk_sys_BUFG
    DSP48_X0Y73          DSP48E1                                      r  top/u_Butterworth_0/mul_temp_2__0/CLK
                         clock pessimism              0.169    10.209    
                         clock uncertainty           -0.150    10.059    
    DSP48_X0Y73          DSP48E1 (Setup_dsp48e1_CLK_CEB1)
                                                     -0.514     9.545    top/u_Butterworth_0/mul_temp_2__0
  -------------------------------------------------------------------
                         required time                          9.545    
                         arrival time                         -10.821    
  -------------------------------------------------------------------
                         slack                                 -1.276    

Slack (VIOLATED) :        -1.235ns  (required time - arrival time)
  Source:                 adc7961_0/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.719ns  (logic 0.966ns (16.891%)  route 4.753ns (83.109%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.985ns = ( 9.985 - 5.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.830     5.268    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.329 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.342    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.639     5.077    adc7961_0/CLK
    SLICE_X33Y94         FDRE                                         r  adc7961_0/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.419     5.496 r  adc7961_0/serial_read_done_s_reg/Q
                         net (fo=2, routed)           0.835     6.331    adc7961_0/serial_read_done_s_reg_n_0
    SLICE_X34Y94         LUT6 (Prop_lut6_I2_O)        0.299     6.630 r  adc7961_0/adc7961_0_fifo_i_1/O
                         net (fo=19, routed)          3.079     9.709    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X9Y28          LUT6 (Prop_lut6_I4_O)        0.124     9.833 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=1, routed)           0.264    10.098    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ENA_I_4
    SLICE_X9Y28          LUT2 (Prop_lut2_I0_O)        0.124    10.222 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_2/O
                         net (fo=1, routed)           0.574    10.796    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_2
    RAMB36_X0Y4          RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.716     9.985    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y4          RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.169    10.154    
                         clock uncertainty           -0.150    10.004    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.561    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.561    
                         arrival time                         -10.796    
  -------------------------------------------------------------------
                         slack                                 -1.235    

Slack (VIOLATED) :        -1.137ns  (required time - arrival time)
  Source:                 adc7961_0/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/u_Butterworth_0/b3mul2/CEA1
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.614ns  (logic 0.966ns (17.207%)  route 4.648ns (82.793%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 10.033 - 5.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.830     5.268    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.329 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.342    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.639     5.077    adc7961_0/CLK
    SLICE_X33Y94         FDRE                                         r  adc7961_0/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.419     5.496 r  adc7961_0/serial_read_done_s_reg/Q
                         net (fo=2, routed)           0.818     6.314    adc7961_0/serial_read_done_s_reg_n_0
    SLICE_X31Y94         LUT4 (Prop_lut4_I1_O)        0.299     6.613 r  adc7961_0/write_address_reg[3]_i_4/O
                         net (fo=1, routed)           0.433     7.046    top/adc_tcyc_cnt_reg[1]
    SLICE_X31Y94         LUT4 (Prop_lut4_I2_O)        0.124     7.170 r  top/write_address_reg[3]_i_1/O
                         net (fo=129, routed)         2.921    10.092    top/u_Butterworth_0/clk_enable0
    SLICE_X12Y178        LUT6 (Prop_lut6_I0_O)        0.124    10.216 r  top/u_Butterworth_0/b3mul2_i_1/O
                         net (fo=2, routed)           0.475    10.691    top/u_Butterworth_0/coeff_b3_section2_reg
    DSP48_X0Y70          DSP48E1                                      r  top/u_Butterworth_0/b3mul2/CEA1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.764    10.033    top/u_Butterworth_0/clk_sys_BUFG
    DSP48_X0Y70          DSP48E1                                      r  top/u_Butterworth_0/b3mul2/CLK
                         clock pessimism              0.169    10.201    
                         clock uncertainty           -0.150    10.051    
    DSP48_X0Y70          DSP48E1 (Setup_dsp48e1_CLK_CEA1)
                                                     -0.497     9.554    top/u_Butterworth_0/b3mul2
  -------------------------------------------------------------------
                         required time                          9.554    
                         arrival time                         -10.691    
  -------------------------------------------------------------------
                         slack                                 -1.137    

Slack (VIOLATED) :        -1.120ns  (required time - arrival time)
  Source:                 adc7961_0/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/u_Butterworth_0/mul_temp_2/CEA1
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.602ns  (logic 0.966ns (17.244%)  route 4.636ns (82.756%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.038ns = ( 10.038 - 5.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.830     5.268    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.329 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.342    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.639     5.077    adc7961_0/CLK
    SLICE_X33Y94         FDRE                                         r  adc7961_0/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.419     5.496 r  adc7961_0/serial_read_done_s_reg/Q
                         net (fo=2, routed)           0.818     6.314    adc7961_0/serial_read_done_s_reg_n_0
    SLICE_X31Y94         LUT4 (Prop_lut4_I1_O)        0.299     6.613 r  adc7961_0/write_address_reg[3]_i_4/O
                         net (fo=1, routed)           0.433     7.046    top/adc_tcyc_cnt_reg[1]
    SLICE_X31Y94         LUT4 (Prop_lut4_I2_O)        0.124     7.170 r  top/write_address_reg[3]_i_1/O
                         net (fo=129, routed)         3.053    10.223    top/u_Butterworth_0/clk_enable0
    SLICE_X13Y180        LUT6 (Prop_lut6_I0_O)        0.124    10.347 r  top/u_Butterworth_0/mul_temp_2_i_1/O
                         net (fo=2, routed)           0.332    10.679    top/u_Butterworth_0/coeff_scale3_reg
    DSP48_X0Y72          DSP48E1                                      r  top/u_Butterworth_0/mul_temp_2/CEA1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.769    10.038    top/u_Butterworth_0/clk_sys_BUFG
    DSP48_X0Y72          DSP48E1                                      r  top/u_Butterworth_0/mul_temp_2/CLK
                         clock pessimism              0.169    10.206    
                         clock uncertainty           -0.150    10.056    
    DSP48_X0Y72          DSP48E1 (Setup_dsp48e1_CLK_CEA1)
                                                     -0.497     9.559    top/u_Butterworth_0/mul_temp_2
  -------------------------------------------------------------------
                         required time                          9.559    
                         arrival time                         -10.679    
  -------------------------------------------------------------------
                         slack                                 -1.120    

Slack (VIOLATED) :        -1.090ns  (required time - arrival time)
  Source:                 adc7961_0/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/u_Butterworth_0/b1mul2__0/CEB1
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.564ns  (logic 0.966ns (17.360%)  route 4.598ns (82.640%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 10.047 - 5.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.830     5.268    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.329 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.342    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.639     5.077    adc7961_0/CLK
    SLICE_X33Y94         FDRE                                         r  adc7961_0/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.419     5.496 r  adc7961_0/serial_read_done_s_reg/Q
                         net (fo=2, routed)           0.818     6.314    adc7961_0/serial_read_done_s_reg_n_0
    SLICE_X31Y94         LUT4 (Prop_lut4_I1_O)        0.299     6.613 r  adc7961_0/write_address_reg[3]_i_4/O
                         net (fo=1, routed)           0.433     7.046    top/adc_tcyc_cnt_reg[1]
    SLICE_X31Y94         LUT4 (Prop_lut4_I2_O)        0.124     7.170 r  top/write_address_reg[3]_i_1/O
                         net (fo=129, routed)         2.886    10.056    top/u_Butterworth_0/clk_enable0
    SLICE_X12Y155        LUT6 (Prop_lut6_I0_O)        0.124    10.180 r  top/u_Butterworth_0/b1mul2_i_1/O
                         net (fo=2, routed)           0.461    10.641    top/u_Butterworth_0/coeff_b1_section2_reg
    DSP48_X0Y63          DSP48E1                                      r  top/u_Butterworth_0/b1mul2__0/CEB1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.778    10.047    top/u_Butterworth_0/clk_sys_BUFG
    DSP48_X0Y63          DSP48E1                                      r  top/u_Butterworth_0/b1mul2__0/CLK
                         clock pessimism              0.169    10.215    
                         clock uncertainty           -0.150    10.065    
    DSP48_X0Y63          DSP48E1 (Setup_dsp48e1_CLK_CEB1)
                                                     -0.514     9.551    top/u_Butterworth_0/b1mul2__0
  -------------------------------------------------------------------
                         required time                          9.551    
                         arrival time                         -10.641    
  -------------------------------------------------------------------
                         slack                                 -1.090    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 adc7961_3/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.271ns (31.235%)  route 0.597ns (68.765%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.627     1.892    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.576 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.238    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.264 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.569     1.833    adc7961_3/clk_out1
    SLICE_X36Y98         FDRE                                         r  adc7961_3/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDRE (Prop_fdre_C_Q)         0.128     1.961 r  adc7961_3/serial_read_done_s_reg/Q
                         net (fo=1, routed)           0.161     2.122    adc7961_3/serial_read_done_s_reg_n_0
    SLICE_X37Y98         LUT6 (Prop_lut6_I2_O)        0.098     2.220 r  adc7961_3/adc7961_3_fifo_i_1/O
                         net (fo=17, routed)          0.227     2.447    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X36Y99         LUT4 (Prop_lut4_I1_O)        0.045     2.492 r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           0.208     2.701    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i0
    SLICE_X30Y98         FDRE                                         r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.841     2.206    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X30Y98         FDRE                                         r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.101     2.105    
                         clock uncertainty            0.150     2.255    
    SLICE_X30Y98         FDRE (Hold_fdre_C_D)         0.085     2.340    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.340    
                         arrival time                           2.701    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 adc7961_1/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.291ns (35.010%)  route 0.540ns (64.990%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.627     1.892    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.576 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.238    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.264 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.567     1.831    adc7961_1/CLK
    SLICE_X66Y97         FDRE                                         r  adc7961_1/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y97         FDRE (Prop_fdre_C_Q)         0.148     1.979 r  adc7961_1/serial_read_done_s_reg/Q
                         net (fo=1, routed)           0.184     2.163    adc7961_1/serial_read_done_s_reg_n_0
    SLICE_X65Y97         LUT6 (Prop_lut6_I2_O)        0.098     2.261 r  adc7961_1/adc7961_1_fifo_i_1/O
                         net (fo=17, routed)          0.152     2.413    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X65Y97         LUT2 (Prop_lut2_I0_O)        0.045     2.458 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[14]_i_1/O
                         net (fo=46, routed)          0.204     2.662    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_20_out
    SLICE_X62Y95         FDRE                                         r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.837     2.202    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X62Y95         FDRE                                         r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/C
                         clock pessimism             -0.101     2.101    
                         clock uncertainty            0.150     2.251    
    SLICE_X62Y95         FDRE (Hold_fdre_C_CE)       -0.016     2.235    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.235    
                         arrival time                           2.662    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 adc7961_1/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.291ns (35.010%)  route 0.540ns (64.990%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.627     1.892    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.576 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.238    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.264 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.567     1.831    adc7961_1/CLK
    SLICE_X66Y97         FDRE                                         r  adc7961_1/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y97         FDRE (Prop_fdre_C_Q)         0.148     1.979 r  adc7961_1/serial_read_done_s_reg/Q
                         net (fo=1, routed)           0.184     2.163    adc7961_1/serial_read_done_s_reg_n_0
    SLICE_X65Y97         LUT6 (Prop_lut6_I2_O)        0.098     2.261 r  adc7961_1/adc7961_1_fifo_i_1/O
                         net (fo=17, routed)          0.152     2.413    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X65Y97         LUT2 (Prop_lut2_I0_O)        0.045     2.458 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[14]_i_1/O
                         net (fo=46, routed)          0.204     2.662    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_20_out
    SLICE_X62Y95         FDRE                                         r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.837     2.202    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X62Y95         FDRE                                         r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[13]/C
                         clock pessimism             -0.101     2.101    
                         clock uncertainty            0.150     2.251    
    SLICE_X62Y95         FDRE (Hold_fdre_C_CE)       -0.016     2.235    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.235    
                         arrival time                           2.662    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 adc7961_1/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.291ns (35.010%)  route 0.540ns (64.990%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.627     1.892    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.576 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.238    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.264 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.567     1.831    adc7961_1/CLK
    SLICE_X66Y97         FDRE                                         r  adc7961_1/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y97         FDRE (Prop_fdre_C_Q)         0.148     1.979 r  adc7961_1/serial_read_done_s_reg/Q
                         net (fo=1, routed)           0.184     2.163    adc7961_1/serial_read_done_s_reg_n_0
    SLICE_X65Y97         LUT6 (Prop_lut6_I2_O)        0.098     2.261 r  adc7961_1/adc7961_1_fifo_i_1/O
                         net (fo=17, routed)          0.152     2.413    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X65Y97         LUT2 (Prop_lut2_I0_O)        0.045     2.458 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[14]_i_1/O
                         net (fo=46, routed)          0.204     2.662    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_20_out
    SLICE_X62Y95         FDRE                                         r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.837     2.202    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X62Y95         FDRE                                         r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
                         clock pessimism             -0.101     2.101    
                         clock uncertainty            0.150     2.251    
    SLICE_X62Y95         FDRE (Hold_fdre_C_CE)       -0.016     2.235    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.235    
                         arrival time                           2.662    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 adc7961_3/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.271ns (28.753%)  route 0.672ns (71.247%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.627     1.892    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.576 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.238    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.264 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.569     1.833    adc7961_3/clk_out1
    SLICE_X36Y98         FDRE                                         r  adc7961_3/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDRE (Prop_fdre_C_Q)         0.128     1.961 r  adc7961_3/serial_read_done_s_reg/Q
                         net (fo=1, routed)           0.161     2.122    adc7961_3/serial_read_done_s_reg_n_0
    SLICE_X37Y98         LUT6 (Prop_lut6_I2_O)        0.098     2.220 r  adc7961_3/adc7961_3_fifo_i_1/O
                         net (fo=17, routed)          0.227     2.447    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X36Y99         LUT4 (Prop_lut4_I1_O)        0.045     2.492 r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           0.283     2.775    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i0
    SLICE_X30Y98         FDRE                                         r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.841     2.206    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X30Y98         FDRE                                         r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.101     2.105    
                         clock uncertainty            0.150     2.255    
    SLICE_X30Y98         FDRE (Hold_fdre_C_D)         0.085     2.340    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.340    
                         arrival time                           2.775    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 adc7961_1/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.291ns (28.785%)  route 0.720ns (71.215%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.627     1.892    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.576 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.238    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.264 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.567     1.831    adc7961_1/CLK
    SLICE_X66Y97         FDRE                                         r  adc7961_1/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y97         FDRE (Prop_fdre_C_Q)         0.148     1.979 r  adc7961_1/serial_read_done_s_reg/Q
                         net (fo=1, routed)           0.184     2.163    adc7961_1/serial_read_done_s_reg_n_0
    SLICE_X65Y97         LUT6 (Prop_lut6_I2_O)        0.098     2.261 r  adc7961_1/adc7961_1_fifo_i_1/O
                         net (fo=17, routed)          0.216     2.477    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X65Y98         LUT2 (Prop_lut2_I0_O)        0.045     2.522 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__8/O
                         net (fo=3, routed)           0.320     2.842    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ram_full_fb_i_reg[0]
    RAMB36_X1Y20         RAMB36E1                                     r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.877     2.242    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y20         RAMB36E1                                     r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101     2.141    
                         clock uncertainty            0.150     2.292    
    RAMB36_X1Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     2.388    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.388    
                         arrival time                           2.842    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 adc7961_1/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.291ns (28.788%)  route 0.720ns (71.212%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.627     1.892    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.576 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.238    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.264 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.567     1.831    adc7961_1/CLK
    SLICE_X66Y97         FDRE                                         r  adc7961_1/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y97         FDRE (Prop_fdre_C_Q)         0.148     1.979 r  adc7961_1/serial_read_done_s_reg/Q
                         net (fo=1, routed)           0.184     2.163    adc7961_1/serial_read_done_s_reg_n_0
    SLICE_X65Y97         LUT6 (Prop_lut6_I2_O)        0.098     2.261 r  adc7961_1/adc7961_1_fifo_i_1/O
                         net (fo=17, routed)          0.315     2.575    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X64Y92         LUT2 (Prop_lut2_I0_O)        0.045     2.620 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__10/O
                         net (fo=3, routed)           0.222     2.842    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ram_full_fb_i_reg[0]
    RAMB36_X1Y18         RAMB36E1                                     r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.879     2.244    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y18         RAMB36E1                                     r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101     2.143    
                         clock uncertainty            0.150     2.294    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_WEA[0])
                                                      0.089     2.383    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.383    
                         arrival time                           2.842    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 adc7961_3/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.271ns (31.648%)  route 0.585ns (68.351%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.627     1.892    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.576 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.238    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.264 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.569     1.833    adc7961_3/clk_out1
    SLICE_X36Y98         FDRE                                         r  adc7961_3/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDRE (Prop_fdre_C_Q)         0.128     1.961 r  adc7961_3/serial_read_done_s_reg/Q
                         net (fo=1, routed)           0.161     2.122    adc7961_3/serial_read_done_s_reg_n_0
    SLICE_X37Y98         LUT6 (Prop_lut6_I2_O)        0.098     2.220 r  adc7961_3/adc7961_3_fifo_i_1/O
                         net (fo=17, routed)          0.296     2.516    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X36Y97         LUT2 (Prop_lut2_I0_O)        0.045     2.561 r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[14]_i_1/O
                         net (fo=46, routed)          0.128     2.689    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_20_out
    SLICE_X37Y99         FDRE                                         r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.840     2.205    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X37Y99         FDRE                                         r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[13]/C
                         clock pessimism             -0.101     2.104    
                         clock uncertainty            0.150     2.254    
    SLICE_X37Y99         FDRE (Hold_fdre_C_CE)       -0.039     2.215    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           2.689    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 adc7961_1/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.291ns (27.179%)  route 0.780ns (72.822%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.627     1.892    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.576 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.238    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.264 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.567     1.831    adc7961_1/CLK
    SLICE_X66Y97         FDRE                                         r  adc7961_1/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y97         FDRE (Prop_fdre_C_Q)         0.148     1.979 r  adc7961_1/serial_read_done_s_reg/Q
                         net (fo=1, routed)           0.184     2.163    adc7961_1/serial_read_done_s_reg_n_0
    SLICE_X65Y97         LUT6 (Prop_lut6_I2_O)        0.098     2.261 r  adc7961_1/adc7961_1_fifo_i_1/O
                         net (fo=17, routed)          0.419     2.680    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X72Y97         LUT2 (Prop_lut2_I0_O)        0.045     2.725 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=3, routed)           0.177     2.902    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X2Y19         RAMB36E1                                     r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.908     2.273    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y19         RAMB36E1                                     r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101     2.172    
                         clock uncertainty            0.150     2.323    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     2.419    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.419    
                         arrival time                           2.902    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 adc7961_3/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.271ns (29.398%)  route 0.651ns (70.602%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.627     1.892    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.576 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.238    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.264 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.569     1.833    adc7961_3/clk_out1
    SLICE_X36Y98         FDRE                                         r  adc7961_3/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDRE (Prop_fdre_C_Q)         0.128     1.961 r  adc7961_3/serial_read_done_s_reg/Q
                         net (fo=1, routed)           0.161     2.122    adc7961_3/serial_read_done_s_reg_n_0
    SLICE_X37Y98         LUT6 (Prop_lut6_I2_O)        0.098     2.220 r  adc7961_3/adc7961_3_fifo_i_1/O
                         net (fo=17, routed)          0.296     2.516    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X36Y97         LUT2 (Prop_lut2_I0_O)        0.045     2.561 r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[14]_i_1/O
                         net (fo=46, routed)          0.194     2.755    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_20_out
    SLICE_X32Y98         FDRE                                         r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.841     2.206    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X32Y98         FDRE                                         r  adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.101     2.105    
                         clock uncertainty            0.150     2.255    
    SLICE_X32Y98         FDRE (Hold_fdre_C_CE)       -0.039     2.216    adc7961_3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           2.755    
  -------------------------------------------------------------------
                         slack                                  0.539    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  clk_out1_clk_wiz_0

Setup :            9  Failing Endpoints,  Worst Slack       -2.019ns,  Total Violation      -12.071ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.019ns  (required time - arrival time)
  Source:                 adc7961_0/adc_tcyc_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0/Clock_Out_ODDR/D1
                            (rising edge-triggered cell ODDR clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.965ns  (logic 1.138ns (19.077%)  route 4.827ns (80.923%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 9.839 - 5.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.639     5.077    adc7961_0/clk_sys_BUFG
    SLICE_X34Y99         FDRE                                         r  adc7961_0/adc_tcyc_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  adc7961_0/adc_tcyc_cnt_reg[27]/Q
                         net (fo=2, routed)           0.533     6.128    adc7961_0/adc_tcyc_cnt_reg[27]
    SLICE_X34Y99         LUT4 (Prop_lut4_I0_O)        0.124     6.252 r  adc7961_0/Cnv_Out_OBUFDS_i_5/O
                         net (fo=2, routed)           0.619     6.871    adc7961_0/Cnv_Out_OBUFDS_i_5_n_0
    SLICE_X33Y94         LUT5 (Prop_lut5_I3_O)        0.124     6.995 r  adc7961_0/write_address_reg[3]_i_6/O
                         net (fo=1, routed)           0.433     7.428    adc7961_0/write_address_reg[3]_i_6_n_0
    SLICE_X33Y94         LUT4 (Prop_lut4_I0_O)        0.124     7.552 r  adc7961_0/write_address_reg[3]_i_3/O
                         net (fo=4, routed)           0.570     8.122    adc7961_0/mul_temp_0
    SLICE_X37Y94         LUT2 (Prop_lut2_I0_O)        0.124     8.246 r  adc7961_0/Clock_Out_ODDR_i_3/O
                         net (fo=3, routed)           0.178     8.424    adc7961_0/Clock_Out_ODDR_i_3_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I0_O)        0.124     8.548 r  adc7961_0/Clock_Out_ODDR_i_2/O
                         net (fo=6, routed)           2.494    11.042    adc7961_0/clk_s
    OLOGIC_X1Y132        ODDR                                         r  adc7961_0/Clock_Out_ODDR/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.570     9.839    adc7961_0/CLK
    OLOGIC_X1Y132        ODDR                                         r  adc7961_0/Clock_Out_ODDR/C
                         clock pessimism              0.169    10.008    
                         clock uncertainty           -0.150     9.858    
    OLOGIC_X1Y132        ODDR (Setup_oddr_C_D1)      -0.834     9.024    adc7961_0/Clock_Out_ODDR
  -------------------------------------------------------------------
                         required time                          9.024    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -2.019    

Slack (VIOLATED) :        -2.000ns  (required time - arrival time)
  Source:                 adc7961_3/adc_tcyc_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_3/Clock_Out_ODDR/D1
                            (rising edge-triggered cell ODDR clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.954ns  (logic 1.138ns (19.112%)  route 4.816ns (80.888%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 9.832 - 5.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.625     5.063    adc7961_3/clk_sys_BUFG
    SLICE_X38Y103        FDRE                                         r  adc7961_3/adc_tcyc_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.518     5.581 r  adc7961_3/adc_tcyc_cnt_reg[26]/Q
                         net (fo=2, routed)           0.654     6.235    adc7961_3/adc_tcyc_cnt_reg[26]
    SLICE_X39Y103        LUT4 (Prop_lut4_I1_O)        0.124     6.359 r  adc7961_3/Cnv_Out_OBUFDS_i_5__2/O
                         net (fo=2, routed)           0.697     7.056    adc7961_3/Cnv_Out_OBUFDS_i_5__2_n_0
    SLICE_X39Y99         LUT5 (Prop_lut5_I3_O)        0.124     7.180 r  adc7961_3/adc7961_3_fifo_i_3/O
                         net (fo=1, routed)           0.441     7.621    adc7961_3/adc7961_3_fifo_i_3_n_0
    SLICE_X37Y98         LUT4 (Prop_lut4_I0_O)        0.124     7.745 r  adc7961_3/adc7961_3_fifo_i_2/O
                         net (fo=3, routed)           0.325     8.070    adc7961_3/adc7961_3_fifo_i_2_n_0
    SLICE_X39Y98         LUT2 (Prop_lut2_I0_O)        0.124     8.194 r  adc7961_3/Clock_Out_ODDR_i_2__2/O
                         net (fo=3, routed)           1.234     9.428    adc7961_3/Clock_Out_ODDR_i_2__2_n_0
    SLICE_X66Y112        LUT6 (Prop_lut6_I0_O)        0.124     9.552 r  adc7961_3/Clock_Out_ODDR_i_1__1/O
                         net (fo=6, routed)           1.465    11.017    adc7961_3/clk_s
    OLOGIC_X1Y126        ODDR                                         r  adc7961_3/Clock_Out_ODDR/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.563     9.832    adc7961_3/clk_out1
    OLOGIC_X1Y126        ODDR                                         r  adc7961_3/Clock_Out_ODDR/C
                         clock pessimism              0.169    10.001    
                         clock uncertainty           -0.150     9.851    
    OLOGIC_X1Y126        ODDR (Setup_oddr_C_D1)      -0.834     9.017    adc7961_3/Clock_Out_ODDR
  -------------------------------------------------------------------
                         required time                          9.017    
                         arrival time                         -11.017    
  -------------------------------------------------------------------
                         slack                                 -2.000    

Slack (VIOLATED) :        -1.848ns  (required time - arrival time)
  Source:                 adc7961_1/adc_tcyc_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1/Clock_Out_ODDR/D1
                            (rising edge-triggered cell ODDR clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.822ns  (logic 1.076ns (18.482%)  route 4.746ns (81.518%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 9.847 - 5.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.620     5.058    adc7961_1/clk_sys_BUFG
    SLICE_X64Y102        FDRE                                         r  adc7961_1/adc_tcyc_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.456     5.514 r  adc7961_1/adc_tcyc_cnt_reg[27]/Q
                         net (fo=2, routed)           0.822     6.335    adc7961_1/adc_tcyc_cnt_reg[27]
    SLICE_X66Y99         LUT4 (Prop_lut4_I0_O)        0.124     6.459 r  adc7961_1/Cnv_Out_OBUFDS_i_5__0/O
                         net (fo=2, routed)           0.447     6.906    adc7961_1/Cnv_Out_OBUFDS_i_5__0_n_0
    SLICE_X66Y99         LUT5 (Prop_lut5_I3_O)        0.124     7.030 r  adc7961_1/adc7961_1_fifo_i_3/O
                         net (fo=1, routed)           0.707     7.737    adc7961_1/adc7961_1_fifo_i_3_n_0
    SLICE_X65Y98         LUT4 (Prop_lut4_I0_O)        0.124     7.861 r  adc7961_1/adc7961_1_fifo_i_2/O
                         net (fo=3, routed)           0.316     8.178    adc7961_1/adc7961_1_fifo_i_2_n_0
    SLICE_X66Y98         LUT2 (Prop_lut2_I0_O)        0.124     8.302 r  adc7961_1/Clock_Out_ODDR_i_2__0/O
                         net (fo=3, routed)           0.331     8.633    adc7961_1/Clock_Out_ODDR_i_2__0_n_0
    SLICE_X69Y99         LUT6 (Prop_lut6_I0_O)        0.124     8.757 r  adc7961_1/Clock_Out_ODDR_i_1/O
                         net (fo=6, routed)           2.123    10.880    adc7961_1/clk_s
    OLOGIC_X1Y148        ODDR                                         r  adc7961_1/Clock_Out_ODDR/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.578     9.847    adc7961_1/CLK
    OLOGIC_X1Y148        ODDR                                         r  adc7961_1/Clock_Out_ODDR/C
                         clock pessimism              0.169    10.016    
                         clock uncertainty           -0.150     9.866    
    OLOGIC_X1Y148        ODDR (Setup_oddr_C_D1)      -0.834     9.032    adc7961_1/Clock_Out_ODDR
  -------------------------------------------------------------------
                         required time                          9.032    
                         arrival time                         -10.880    
  -------------------------------------------------------------------
                         slack                                 -1.848    

Slack (VIOLATED) :        -1.498ns  (required time - arrival time)
  Source:                 adc7961_2/adc_tcyc_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_2/Clock_Out_ODDR/D1
                            (rising edge-triggered cell ODDR clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.619ns  (logic 1.076ns (19.151%)  route 4.543ns (80.849%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 10.002 - 5.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.628     5.066    adc7961_2/clk_sys_BUFG
    SLICE_X48Y62         FDRE                                         r  adc7961_2/adc_tcyc_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  adc7961_2/adc_tcyc_cnt_reg[9]/Q
                         net (fo=2, routed)           0.700     6.222    adc7961_2/adc_tcyc_cnt_reg[9]
    SLICE_X49Y62         LUT4 (Prop_lut4_I2_O)        0.124     6.346 r  adc7961_2/Cnv_Out_OBUFDS_i_4__1/O
                         net (fo=2, routed)           0.582     6.929    adc7961_2/Cnv_Out_OBUFDS_i_4__1_n_0
    SLICE_X49Y64         LUT5 (Prop_lut5_I4_O)        0.124     7.053 r  adc7961_2/adc7961_2_fifo_i_3/O
                         net (fo=1, routed)           0.583     7.636    adc7961_2/adc7961_2_fifo_i_3_n_0
    SLICE_X49Y63         LUT4 (Prop_lut4_I0_O)        0.124     7.760 r  adc7961_2/adc7961_2_fifo_i_2/O
                         net (fo=3, routed)           0.416     8.176    adc7961_2/adc7961_2_fifo_i_2_n_0
    SLICE_X49Y62         LUT2 (Prop_lut2_I0_O)        0.124     8.300 r  adc7961_2/Clock_Out_ODDR_i_2__1/O
                         net (fo=3, routed)           0.167     8.466    adc7961_2/Clock_Out_ODDR_i_2__1_n_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I0_O)        0.124     8.590 r  adc7961_2/Clock_Out_ODDR_i_1__0/O
                         net (fo=6, routed)           2.094    10.685    adc7961_2/clk_s
    OLOGIC_X0Y28         ODDR                                         r  adc7961_2/Clock_Out_ODDR/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.733    10.002    adc7961_2/clk_out1
    OLOGIC_X0Y28         ODDR                                         r  adc7961_2/Clock_Out_ODDR/C
                         clock pessimism              0.169    10.171    
                         clock uncertainty           -0.150    10.021    
    OLOGIC_X0Y28         ODDR (Setup_oddr_C_D1)      -0.834     9.187    adc7961_2/Clock_Out_ODDR
  -------------------------------------------------------------------
                         required time                          9.187    
                         arrival time                         -10.685    
  -------------------------------------------------------------------
                         slack                                 -1.498    

Slack (VIOLATED) :        -0.969ns  (required time - arrival time)
  Source:                 adc7961_3/adc_tcyc_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_3/sclk_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.515ns  (logic 1.138ns (20.635%)  route 4.377ns (79.365%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 9.760 - 5.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.625     5.063    adc7961_3/clk_sys_BUFG
    SLICE_X38Y103        FDRE                                         r  adc7961_3/adc_tcyc_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.518     5.581 r  adc7961_3/adc_tcyc_cnt_reg[26]/Q
                         net (fo=2, routed)           0.654     6.235    adc7961_3/adc_tcyc_cnt_reg[26]
    SLICE_X39Y103        LUT4 (Prop_lut4_I1_O)        0.124     6.359 r  adc7961_3/Cnv_Out_OBUFDS_i_5__2/O
                         net (fo=2, routed)           0.697     7.056    adc7961_3/Cnv_Out_OBUFDS_i_5__2_n_0
    SLICE_X39Y99         LUT5 (Prop_lut5_I3_O)        0.124     7.180 r  adc7961_3/adc7961_3_fifo_i_3/O
                         net (fo=1, routed)           0.441     7.621    adc7961_3/adc7961_3_fifo_i_3_n_0
    SLICE_X37Y98         LUT4 (Prop_lut4_I0_O)        0.124     7.745 r  adc7961_3/adc7961_3_fifo_i_2/O
                         net (fo=3, routed)           0.325     8.070    adc7961_3/adc7961_3_fifo_i_2_n_0
    SLICE_X39Y98         LUT2 (Prop_lut2_I0_O)        0.124     8.194 r  adc7961_3/Clock_Out_ODDR_i_2__2/O
                         net (fo=3, routed)           1.234     9.428    adc7961_3/Clock_Out_ODDR_i_2__2_n_0
    SLICE_X66Y112        LUT6 (Prop_lut6_I0_O)        0.124     9.552 r  adc7961_3/Clock_Out_ODDR_i_1__1/O
                         net (fo=6, routed)           1.026    10.578    adc7961_3/clk_s
    SLICE_X54Y105        FDCE                                         r  adc7961_3/sclk_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.491     9.760    adc7961_3/clk_out1
    SLICE_X54Y105        FDCE                                         r  adc7961_3/sclk_cnt_reg[2]/C
                         clock pessimism              0.169     9.928    
                         clock uncertainty           -0.150     9.778    
    SLICE_X54Y105        FDCE (Setup_fdce_C_CE)      -0.169     9.609    adc7961_3/sclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.609    
                         arrival time                         -10.578    
  -------------------------------------------------------------------
                         slack                                 -0.969    

Slack (VIOLATED) :        -0.969ns  (required time - arrival time)
  Source:                 adc7961_3/adc_tcyc_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_3/sclk_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.515ns  (logic 1.138ns (20.635%)  route 4.377ns (79.365%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 9.760 - 5.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.625     5.063    adc7961_3/clk_sys_BUFG
    SLICE_X38Y103        FDRE                                         r  adc7961_3/adc_tcyc_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.518     5.581 r  adc7961_3/adc_tcyc_cnt_reg[26]/Q
                         net (fo=2, routed)           0.654     6.235    adc7961_3/adc_tcyc_cnt_reg[26]
    SLICE_X39Y103        LUT4 (Prop_lut4_I1_O)        0.124     6.359 r  adc7961_3/Cnv_Out_OBUFDS_i_5__2/O
                         net (fo=2, routed)           0.697     7.056    adc7961_3/Cnv_Out_OBUFDS_i_5__2_n_0
    SLICE_X39Y99         LUT5 (Prop_lut5_I3_O)        0.124     7.180 r  adc7961_3/adc7961_3_fifo_i_3/O
                         net (fo=1, routed)           0.441     7.621    adc7961_3/adc7961_3_fifo_i_3_n_0
    SLICE_X37Y98         LUT4 (Prop_lut4_I0_O)        0.124     7.745 r  adc7961_3/adc7961_3_fifo_i_2/O
                         net (fo=3, routed)           0.325     8.070    adc7961_3/adc7961_3_fifo_i_2_n_0
    SLICE_X39Y98         LUT2 (Prop_lut2_I0_O)        0.124     8.194 r  adc7961_3/Clock_Out_ODDR_i_2__2/O
                         net (fo=3, routed)           1.234     9.428    adc7961_3/Clock_Out_ODDR_i_2__2_n_0
    SLICE_X66Y112        LUT6 (Prop_lut6_I0_O)        0.124     9.552 r  adc7961_3/Clock_Out_ODDR_i_1__1/O
                         net (fo=6, routed)           1.026    10.578    adc7961_3/clk_s
    SLICE_X54Y105        FDCE                                         r  adc7961_3/sclk_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.491     9.760    adc7961_3/clk_out1
    SLICE_X54Y105        FDCE                                         r  adc7961_3/sclk_cnt_reg[3]/C
                         clock pessimism              0.169     9.928    
                         clock uncertainty           -0.150     9.778    
    SLICE_X54Y105        FDCE (Setup_fdce_C_CE)      -0.169     9.609    adc7961_3/sclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.609    
                         arrival time                         -10.578    
  -------------------------------------------------------------------
                         slack                                 -0.969    

Slack (VIOLATED) :        -0.923ns  (required time - arrival time)
  Source:                 adc7961_3/adc_tcyc_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_3/sclk_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.469ns  (logic 1.138ns (20.807%)  route 4.331ns (79.193%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 9.760 - 5.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.625     5.063    adc7961_3/clk_sys_BUFG
    SLICE_X38Y103        FDRE                                         r  adc7961_3/adc_tcyc_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.518     5.581 r  adc7961_3/adc_tcyc_cnt_reg[26]/Q
                         net (fo=2, routed)           0.654     6.235    adc7961_3/adc_tcyc_cnt_reg[26]
    SLICE_X39Y103        LUT4 (Prop_lut4_I1_O)        0.124     6.359 r  adc7961_3/Cnv_Out_OBUFDS_i_5__2/O
                         net (fo=2, routed)           0.697     7.056    adc7961_3/Cnv_Out_OBUFDS_i_5__2_n_0
    SLICE_X39Y99         LUT5 (Prop_lut5_I3_O)        0.124     7.180 r  adc7961_3/adc7961_3_fifo_i_3/O
                         net (fo=1, routed)           0.441     7.621    adc7961_3/adc7961_3_fifo_i_3_n_0
    SLICE_X37Y98         LUT4 (Prop_lut4_I0_O)        0.124     7.745 r  adc7961_3/adc7961_3_fifo_i_2/O
                         net (fo=3, routed)           0.325     8.070    adc7961_3/adc7961_3_fifo_i_2_n_0
    SLICE_X39Y98         LUT2 (Prop_lut2_I0_O)        0.124     8.194 r  adc7961_3/Clock_Out_ODDR_i_2__2/O
                         net (fo=3, routed)           1.234     9.428    adc7961_3/Clock_Out_ODDR_i_2__2_n_0
    SLICE_X66Y112        LUT6 (Prop_lut6_I0_O)        0.124     9.552 r  adc7961_3/Clock_Out_ODDR_i_1__1/O
                         net (fo=6, routed)           0.980    10.532    adc7961_3/clk_s
    SLICE_X54Y106        FDCE                                         r  adc7961_3/sclk_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.491     9.760    adc7961_3/clk_out1
    SLICE_X54Y106        FDCE                                         r  adc7961_3/sclk_cnt_reg[0]/C
                         clock pessimism              0.169     9.928    
                         clock uncertainty           -0.150     9.778    
    SLICE_X54Y106        FDCE (Setup_fdce_C_CE)      -0.169     9.609    adc7961_3/sclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.609    
                         arrival time                         -10.532    
  -------------------------------------------------------------------
                         slack                                 -0.923    

Slack (VIOLATED) :        -0.923ns  (required time - arrival time)
  Source:                 adc7961_3/adc_tcyc_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_3/sclk_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.469ns  (logic 1.138ns (20.807%)  route 4.331ns (79.193%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 9.760 - 5.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.625     5.063    adc7961_3/clk_sys_BUFG
    SLICE_X38Y103        FDRE                                         r  adc7961_3/adc_tcyc_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.518     5.581 r  adc7961_3/adc_tcyc_cnt_reg[26]/Q
                         net (fo=2, routed)           0.654     6.235    adc7961_3/adc_tcyc_cnt_reg[26]
    SLICE_X39Y103        LUT4 (Prop_lut4_I1_O)        0.124     6.359 r  adc7961_3/Cnv_Out_OBUFDS_i_5__2/O
                         net (fo=2, routed)           0.697     7.056    adc7961_3/Cnv_Out_OBUFDS_i_5__2_n_0
    SLICE_X39Y99         LUT5 (Prop_lut5_I3_O)        0.124     7.180 r  adc7961_3/adc7961_3_fifo_i_3/O
                         net (fo=1, routed)           0.441     7.621    adc7961_3/adc7961_3_fifo_i_3_n_0
    SLICE_X37Y98         LUT4 (Prop_lut4_I0_O)        0.124     7.745 r  adc7961_3/adc7961_3_fifo_i_2/O
                         net (fo=3, routed)           0.325     8.070    adc7961_3/adc7961_3_fifo_i_2_n_0
    SLICE_X39Y98         LUT2 (Prop_lut2_I0_O)        0.124     8.194 r  adc7961_3/Clock_Out_ODDR_i_2__2/O
                         net (fo=3, routed)           1.234     9.428    adc7961_3/Clock_Out_ODDR_i_2__2_n_0
    SLICE_X66Y112        LUT6 (Prop_lut6_I0_O)        0.124     9.552 r  adc7961_3/Clock_Out_ODDR_i_1__1/O
                         net (fo=6, routed)           0.980    10.532    adc7961_3/clk_s
    SLICE_X54Y106        FDCE                                         r  adc7961_3/sclk_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.491     9.760    adc7961_3/clk_out1
    SLICE_X54Y106        FDCE                                         r  adc7961_3/sclk_cnt_reg[1]/C
                         clock pessimism              0.169     9.928    
                         clock uncertainty           -0.150     9.778    
    SLICE_X54Y106        FDCE (Setup_fdce_C_CE)      -0.169     9.609    adc7961_3/sclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.609    
                         arrival time                         -10.532    
  -------------------------------------------------------------------
                         slack                                 -0.923    

Slack (VIOLATED) :        -0.923ns  (required time - arrival time)
  Source:                 adc7961_3/adc_tcyc_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_3/sclk_cnt_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.469ns  (logic 1.138ns (20.807%)  route 4.331ns (79.193%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 9.760 - 5.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.625     5.063    adc7961_3/clk_sys_BUFG
    SLICE_X38Y103        FDRE                                         r  adc7961_3/adc_tcyc_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.518     5.581 r  adc7961_3/adc_tcyc_cnt_reg[26]/Q
                         net (fo=2, routed)           0.654     6.235    adc7961_3/adc_tcyc_cnt_reg[26]
    SLICE_X39Y103        LUT4 (Prop_lut4_I1_O)        0.124     6.359 r  adc7961_3/Cnv_Out_OBUFDS_i_5__2/O
                         net (fo=2, routed)           0.697     7.056    adc7961_3/Cnv_Out_OBUFDS_i_5__2_n_0
    SLICE_X39Y99         LUT5 (Prop_lut5_I3_O)        0.124     7.180 r  adc7961_3/adc7961_3_fifo_i_3/O
                         net (fo=1, routed)           0.441     7.621    adc7961_3/adc7961_3_fifo_i_3_n_0
    SLICE_X37Y98         LUT4 (Prop_lut4_I0_O)        0.124     7.745 r  adc7961_3/adc7961_3_fifo_i_2/O
                         net (fo=3, routed)           0.325     8.070    adc7961_3/adc7961_3_fifo_i_2_n_0
    SLICE_X39Y98         LUT2 (Prop_lut2_I0_O)        0.124     8.194 r  adc7961_3/Clock_Out_ODDR_i_2__2/O
                         net (fo=3, routed)           1.234     9.428    adc7961_3/Clock_Out_ODDR_i_2__2_n_0
    SLICE_X66Y112        LUT6 (Prop_lut6_I0_O)        0.124     9.552 r  adc7961_3/Clock_Out_ODDR_i_1__1/O
                         net (fo=6, routed)           0.980    10.532    adc7961_3/clk_s
    SLICE_X54Y106        FDPE                                         r  adc7961_3/sclk_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.491     9.760    adc7961_3/clk_out1
    SLICE_X54Y106        FDPE                                         r  adc7961_3/sclk_cnt_reg[4]/C
                         clock pessimism              0.169     9.928    
                         clock uncertainty           -0.150     9.778    
    SLICE_X54Y106        FDPE (Setup_fdpe_C_CE)      -0.169     9.609    adc7961_3/sclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          9.609    
                         arrival time                         -10.532    
  -------------------------------------------------------------------
                         slack                                 -0.923    

Slack (MET) :             0.359ns  (required time - arrival time)
  Source:                 adc7961_1/adc_tcyc_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1/sclk_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.176ns  (logic 1.076ns (25.764%)  route 3.100ns (74.236%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 9.779 - 5.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.620     5.058    adc7961_1/clk_sys_BUFG
    SLICE_X64Y102        FDRE                                         r  adc7961_1/adc_tcyc_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.456     5.514 r  adc7961_1/adc_tcyc_cnt_reg[27]/Q
                         net (fo=2, routed)           0.822     6.335    adc7961_1/adc_tcyc_cnt_reg[27]
    SLICE_X66Y99         LUT4 (Prop_lut4_I0_O)        0.124     6.459 r  adc7961_1/Cnv_Out_OBUFDS_i_5__0/O
                         net (fo=2, routed)           0.447     6.906    adc7961_1/Cnv_Out_OBUFDS_i_5__0_n_0
    SLICE_X66Y99         LUT5 (Prop_lut5_I3_O)        0.124     7.030 r  adc7961_1/adc7961_1_fifo_i_3/O
                         net (fo=1, routed)           0.707     7.737    adc7961_1/adc7961_1_fifo_i_3_n_0
    SLICE_X65Y98         LUT4 (Prop_lut4_I0_O)        0.124     7.861 r  adc7961_1/adc7961_1_fifo_i_2/O
                         net (fo=3, routed)           0.316     8.178    adc7961_1/adc7961_1_fifo_i_2_n_0
    SLICE_X66Y98         LUT2 (Prop_lut2_I0_O)        0.124     8.302 r  adc7961_1/Clock_Out_ODDR_i_2__0/O
                         net (fo=3, routed)           0.331     8.633    adc7961_1/Clock_Out_ODDR_i_2__0_n_0
    SLICE_X69Y99         LUT6 (Prop_lut6_I0_O)        0.124     8.757 r  adc7961_1/Clock_Out_ODDR_i_1/O
                         net (fo=6, routed)           0.477     9.234    adc7961_1/clk_s
    SLICE_X71Y98         FDCE                                         r  adc7961_1/sclk_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.510     9.779    adc7961_1/CLK
    SLICE_X71Y98         FDCE                                         r  adc7961_1/sclk_cnt_reg[0]/C
                         clock pessimism              0.169     9.948    
                         clock uncertainty           -0.150     9.798    
    SLICE_X71Y98         FDCE (Setup_fdce_C_CE)      -0.205     9.593    adc7961_1/sclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.593    
                         arrival time                          -9.234    
  -------------------------------------------------------------------
                         slack                                  0.359    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 adc7961_1/adc_tcyc_cnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1/serial_present_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.276ns (43.158%)  route 0.364ns (56.841%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.566     1.830    adc7961_1/clk_sys_BUFG
    SLICE_X64Y96         FDSE                                         r  adc7961_1/adc_tcyc_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y96         FDSE (Prop_fdse_C_Q)         0.141     1.971 r  adc7961_1/adc_tcyc_cnt_reg[1]/Q
                         net (fo=7, routed)           0.137     2.108    adc7961_1/adc_tcyc_cnt_reg[1]
    SLICE_X65Y97         LUT5 (Prop_lut5_I2_O)        0.045     2.153 r  adc7961_1/serial_present_state[2]_i_4__0/O
                         net (fo=1, routed)           0.126     2.279    adc7961_1/serial_present_state[2]_i_4__0_n_0
    SLICE_X66Y97         LUT6 (Prop_lut6_I1_O)        0.045     2.324 r  adc7961_1/serial_present_state[2]_i_2__0/O
                         net (fo=3, routed)           0.100     2.424    adc7961_1/serial_present_state[2]_i_2__0_n_0
    SLICE_X66Y97         LUT5 (Prop_lut5_I1_O)        0.045     2.469 r  adc7961_1/serial_present_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.469    adc7961_1/serial_present_state[1]_i_1__0_n_0
    SLICE_X66Y97         FDRE                                         r  adc7961_1/serial_present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.839     2.204    adc7961_1/CLK
    SLICE_X66Y97         FDRE                                         r  adc7961_1/serial_present_state_reg[1]/C
                         clock pessimism             -0.101     2.103    
                         clock uncertainty            0.150     2.253    
    SLICE_X66Y97         FDRE (Hold_fdre_C_D)         0.121     2.374    adc7961_1/serial_present_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.374    
                         arrival time                           2.469    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 sync_adc_rst_2/s2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_2/serial_present_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.207ns (29.487%)  route 0.495ns (70.513%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.559     1.823    sync_adc_rst_2/clk_sys_BUFG
    SLICE_X50Y65         FDCE                                         r  sync_adc_rst_2/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDCE (Prop_fdce_C_Q)         0.164     1.987 r  sync_adc_rst_2/s2_reg/Q
                         net (fo=5, routed)           0.495     2.482    adc7961_2/adc_sync_rst_2
    SLICE_X50Y61         LUT5 (Prop_lut5_I4_O)        0.043     2.525 r  adc7961_2/serial_present_state[2]_i_1__1/O
                         net (fo=1, routed)           0.000     2.525    adc7961_2/serial_present_state[2]_i_1__1_n_0
    SLICE_X50Y61         FDRE                                         r  adc7961_2/serial_present_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.831     2.196    adc7961_2/clk_out1
    SLICE_X50Y61         FDRE                                         r  adc7961_2/serial_present_state_reg[2]/C
                         clock pessimism             -0.101     2.095    
                         clock uncertainty            0.150     2.245    
    SLICE_X50Y61         FDRE (Hold_fdre_C_D)         0.131     2.376    adc7961_2/serial_present_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.376    
                         arrival time                           2.525    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 sync_adc_rst_2/s2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_2/serial_present_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.209ns (29.687%)  route 0.495ns (70.313%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.559     1.823    sync_adc_rst_2/clk_sys_BUFG
    SLICE_X50Y65         FDCE                                         r  sync_adc_rst_2/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDCE (Prop_fdce_C_Q)         0.164     1.987 f  sync_adc_rst_2/s2_reg/Q
                         net (fo=5, routed)           0.495     2.482    adc7961_2/adc_sync_rst_2
    SLICE_X50Y61         LUT5 (Prop_lut5_I4_O)        0.045     2.527 r  adc7961_2/serial_present_state[0]_i_1__1/O
                         net (fo=1, routed)           0.000     2.527    adc7961_2/serial_present_state[0]_i_1__1_n_0
    SLICE_X50Y61         FDRE                                         r  adc7961_2/serial_present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.831     2.196    adc7961_2/clk_out1
    SLICE_X50Y61         FDRE                                         r  adc7961_2/serial_present_state_reg[0]/C
                         clock pessimism             -0.101     2.095    
                         clock uncertainty            0.150     2.245    
    SLICE_X50Y61         FDRE (Hold_fdre_C_D)         0.121     2.366    adc7961_2/serial_present_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.366    
                         arrival time                           2.527    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 sync_adc_rst_3/s2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_3/serial_present_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.186ns (26.321%)  route 0.521ns (73.679%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.568     1.832    sync_adc_rst_3/clk_sys_BUFG
    SLICE_X37Y94         FDCE                                         r  sync_adc_rst_3/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDCE (Prop_fdce_C_Q)         0.141     1.973 r  sync_adc_rst_3/s2_reg/Q
                         net (fo=5, routed)           0.521     2.494    adc7961_3/adc_sync_rst_3
    SLICE_X36Y98         LUT5 (Prop_lut5_I4_O)        0.045     2.539 r  adc7961_3/serial_present_state[2]_i_1__2/O
                         net (fo=1, routed)           0.000     2.539    adc7961_3/serial_present_state[2]_i_1__2_n_0
    SLICE_X36Y98         FDRE                                         r  adc7961_3/serial_present_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.840     2.205    adc7961_3/clk_out1
    SLICE_X36Y98         FDRE                                         r  adc7961_3/serial_present_state_reg[2]/C
                         clock pessimism             -0.101     2.104    
                         clock uncertainty            0.150     2.254    
    SLICE_X36Y98         FDRE (Hold_fdre_C_D)         0.107     2.361    adc7961_3/serial_present_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.361    
                         arrival time                           2.539    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 sync_adc_rst_3/s2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_3/serial_present_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.186ns (26.321%)  route 0.521ns (73.679%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.568     1.832    sync_adc_rst_3/clk_sys_BUFG
    SLICE_X37Y94         FDCE                                         r  sync_adc_rst_3/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDCE (Prop_fdce_C_Q)         0.141     1.973 f  sync_adc_rst_3/s2_reg/Q
                         net (fo=5, routed)           0.521     2.494    adc7961_3/adc_sync_rst_3
    SLICE_X36Y98         LUT5 (Prop_lut5_I4_O)        0.045     2.539 r  adc7961_3/serial_present_state[0]_i_1__2/O
                         net (fo=1, routed)           0.000     2.539    adc7961_3/serial_present_state[0]_i_1__2_n_0
    SLICE_X36Y98         FDRE                                         r  adc7961_3/serial_present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.840     2.205    adc7961_3/clk_out1
    SLICE_X36Y98         FDRE                                         r  adc7961_3/serial_present_state_reg[0]/C
                         clock pessimism             -0.101     2.104    
                         clock uncertainty            0.150     2.254    
    SLICE_X36Y98         FDRE (Hold_fdre_C_D)         0.092     2.346    adc7961_3/serial_present_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.346    
                         arrival time                           2.539    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 sync_adc_rst_2/s2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_2/serial_read_done_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.208ns (27.189%)  route 0.557ns (72.811%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.559     1.823    sync_adc_rst_2/clk_sys_BUFG
    SLICE_X50Y65         FDCE                                         r  sync_adc_rst_2/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDCE (Prop_fdce_C_Q)         0.164     1.987 r  sync_adc_rst_2/s2_reg/Q
                         net (fo=5, routed)           0.557     2.544    adc7961_2/adc_sync_rst_2
    SLICE_X50Y61         LUT4 (Prop_lut4_I3_O)        0.044     2.588 r  adc7961_2/serial_read_done_s_i_1__1/O
                         net (fo=1, routed)           0.000     2.588    adc7961_2/serial_read_done_s_i_1__1_n_0
    SLICE_X50Y61         FDRE                                         r  adc7961_2/serial_read_done_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.831     2.196    adc7961_2/clk_out1
    SLICE_X50Y61         FDRE                                         r  adc7961_2/serial_read_done_s_reg/C
                         clock pessimism             -0.101     2.095    
                         clock uncertainty            0.150     2.245    
    SLICE_X50Y61         FDRE (Hold_fdre_C_D)         0.131     2.376    adc7961_2/serial_read_done_s_reg
  -------------------------------------------------------------------
                         required time                         -2.376    
                         arrival time                           2.588    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 adc7961_1/adc_tcyc_cnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1/serial_present_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.276ns (35.636%)  route 0.499ns (64.364%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.566     1.830    adc7961_1/clk_sys_BUFG
    SLICE_X64Y96         FDSE                                         r  adc7961_1/adc_tcyc_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y96         FDSE (Prop_fdse_C_Q)         0.141     1.971 r  adc7961_1/adc_tcyc_cnt_reg[1]/Q
                         net (fo=7, routed)           0.137     2.108    adc7961_1/adc_tcyc_cnt_reg[1]
    SLICE_X65Y97         LUT5 (Prop_lut5_I2_O)        0.045     2.153 r  adc7961_1/serial_present_state[2]_i_4__0/O
                         net (fo=1, routed)           0.126     2.279    adc7961_1/serial_present_state[2]_i_4__0_n_0
    SLICE_X66Y97         LUT6 (Prop_lut6_I1_O)        0.045     2.324 r  adc7961_1/serial_present_state[2]_i_2__0/O
                         net (fo=3, routed)           0.235     2.559    adc7961_1/serial_present_state[2]_i_2__0_n_0
    SLICE_X66Y97         LUT5 (Prop_lut5_I1_O)        0.045     2.604 r  adc7961_1/serial_present_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.604    adc7961_1/serial_present_state[2]_i_1__0_n_0
    SLICE_X66Y97         FDRE                                         r  adc7961_1/serial_present_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.839     2.204    adc7961_1/CLK
    SLICE_X66Y97         FDRE                                         r  adc7961_1/serial_present_state_reg[2]/C
                         clock pessimism             -0.101     2.103    
                         clock uncertainty            0.150     2.253    
    SLICE_X66Y97         FDRE (Hold_fdre_C_D)         0.131     2.384    adc7961_1/serial_present_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.384    
                         arrival time                           2.604    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 sync_adc_rst_2/s2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_2/serial_present_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.209ns (27.284%)  route 0.557ns (72.716%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.559     1.823    sync_adc_rst_2/clk_sys_BUFG
    SLICE_X50Y65         FDCE                                         r  sync_adc_rst_2/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDCE (Prop_fdce_C_Q)         0.164     1.987 r  sync_adc_rst_2/s2_reg/Q
                         net (fo=5, routed)           0.557     2.544    adc7961_2/adc_sync_rst_2
    SLICE_X50Y61         LUT5 (Prop_lut5_I4_O)        0.045     2.589 r  adc7961_2/serial_present_state[1]_i_1__1/O
                         net (fo=1, routed)           0.000     2.589    adc7961_2/serial_present_state[1]_i_1__1_n_0
    SLICE_X50Y61         FDRE                                         r  adc7961_2/serial_present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.831     2.196    adc7961_2/clk_out1
    SLICE_X50Y61         FDRE                                         r  adc7961_2/serial_present_state_reg[1]/C
                         clock pessimism             -0.101     2.095    
                         clock uncertainty            0.150     2.245    
    SLICE_X50Y61         FDRE (Hold_fdre_C_D)         0.121     2.366    adc7961_2/serial_present_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.366    
                         arrival time                           2.589    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 adc7961_2/adc_tcyc_cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_2/sclk_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.186ns (30.816%)  route 0.418ns (69.184%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.562     1.826    adc7961_2/clk_sys_BUFG
    SLICE_X48Y60         FDSE                                         r  adc7961_2/adc_tcyc_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDSE (Prop_fdse_C_Q)         0.141     1.967 r  adc7961_2/adc_tcyc_cnt_reg[2]/Q
                         net (fo=7, routed)           0.296     2.263    adc7961_2/adc_tcyc_cnt_reg[2]
    SLICE_X49Y62         LUT6 (Prop_lut6_I2_O)        0.045     2.308 r  adc7961_2/Clock_Out_ODDR_i_1__0/O
                         net (fo=6, routed)           0.122     2.430    adc7961_2/clk_s
    SLICE_X47Y62         FDCE                                         r  adc7961_2/sclk_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.831     2.196    adc7961_2/clk_out1
    SLICE_X47Y62         FDCE                                         r  adc7961_2/sclk_cnt_reg[0]/C
                         clock pessimism             -0.101     2.095    
                         clock uncertainty            0.150     2.245    
    SLICE_X47Y62         FDCE (Hold_fdce_C_CE)       -0.039     2.206    adc7961_2/sclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.430    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 adc7961_2/adc_tcyc_cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_2/sclk_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.186ns (30.816%)  route 0.418ns (69.184%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.562     1.826    adc7961_2/clk_sys_BUFG
    SLICE_X48Y60         FDSE                                         r  adc7961_2/adc_tcyc_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDSE (Prop_fdse_C_Q)         0.141     1.967 r  adc7961_2/adc_tcyc_cnt_reg[2]/Q
                         net (fo=7, routed)           0.296     2.263    adc7961_2/adc_tcyc_cnt_reg[2]
    SLICE_X49Y62         LUT6 (Prop_lut6_I2_O)        0.045     2.308 r  adc7961_2/Clock_Out_ODDR_i_1__0/O
                         net (fo=6, routed)           0.122     2.430    adc7961_2/clk_s
    SLICE_X47Y62         FDCE                                         r  adc7961_2/sclk_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.831     2.196    adc7961_2/clk_out1
    SLICE_X47Y62         FDCE                                         r  adc7961_2/sclk_cnt_reg[1]/C
                         clock pessimism             -0.101     2.095    
                         clock uncertainty            0.150     2.245    
    SLICE_X47Y62         FDCE (Hold_fdce_C_CE)       -0.039     2.206    adc7961_2/sclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.430    
  -------------------------------------------------------------------
                         slack                                  0.223    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk
  To Clock:  clk_out1_clk_wiz_0

Setup :           15  Failing Endpoints,  Worst Slack       -0.432ns,  Total Violation       -4.010ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.298ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.432ns  (required time - arrival time)
  Source:                 adc7961_2/adc_tcyc_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_2/sclk_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.755ns  (logic 1.076ns (22.630%)  route 3.679ns (77.370%))
  Logic Levels:           5  (LUT2=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 9.775 - 5.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.628     5.066    adc7961_2/clk_sys_BUFG
    SLICE_X48Y62         FDRE                                         r  adc7961_2/adc_tcyc_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  adc7961_2/adc_tcyc_cnt_reg[9]/Q
                         net (fo=2, routed)           0.700     6.222    adc7961_2/adc_tcyc_cnt_reg[9]
    SLICE_X49Y62         LUT4 (Prop_lut4_I2_O)        0.124     6.346 r  adc7961_2/Cnv_Out_OBUFDS_i_4__1/O
                         net (fo=2, routed)           0.582     6.929    adc7961_2/Cnv_Out_OBUFDS_i_4__1_n_0
    SLICE_X49Y64         LUT5 (Prop_lut5_I4_O)        0.124     7.053 r  adc7961_2/adc7961_2_fifo_i_3/O
                         net (fo=1, routed)           0.583     7.636    adc7961_2/adc7961_2_fifo_i_3_n_0
    SLICE_X49Y63         LUT4 (Prop_lut4_I0_O)        0.124     7.760 r  adc7961_2/adc7961_2_fifo_i_2/O
                         net (fo=3, routed)           0.416     8.176    adc7961_2/adc7961_2_fifo_i_2_n_0
    SLICE_X49Y62         LUT2 (Prop_lut2_I0_O)        0.124     8.300 r  adc7961_2/Clock_Out_ODDR_i_2__1/O
                         net (fo=3, routed)           0.598     8.898    adc7961_2/Clock_Out_ODDR_i_2__1_n_0
    SLICE_X49Y65         LUT4 (Prop_lut4_I0_O)        0.124     9.022 f  adc7961_2/serial_buffer[15]_i_3__1/O
                         net (fo=26, routed)          0.799     9.821    adc7961_2/buffer_reset_s
    SLICE_X47Y62         FDCE                                         f  adc7961_2/sclk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.506     9.775    adc7961_2/clk_out1
    SLICE_X47Y62         FDCE                                         r  adc7961_2/sclk_cnt_reg[0]/C
                         clock pessimism              0.169     9.944    
                         clock uncertainty           -0.150     9.794    
    SLICE_X47Y62         FDCE (Recov_fdce_C_CLR)     -0.405     9.389    adc7961_2/sclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.389    
                         arrival time                          -9.821    
  -------------------------------------------------------------------
                         slack                                 -0.432    

Slack (VIOLATED) :        -0.432ns  (required time - arrival time)
  Source:                 adc7961_2/adc_tcyc_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_2/sclk_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.755ns  (logic 1.076ns (22.630%)  route 3.679ns (77.370%))
  Logic Levels:           5  (LUT2=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 9.775 - 5.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.628     5.066    adc7961_2/clk_sys_BUFG
    SLICE_X48Y62         FDRE                                         r  adc7961_2/adc_tcyc_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  adc7961_2/adc_tcyc_cnt_reg[9]/Q
                         net (fo=2, routed)           0.700     6.222    adc7961_2/adc_tcyc_cnt_reg[9]
    SLICE_X49Y62         LUT4 (Prop_lut4_I2_O)        0.124     6.346 r  adc7961_2/Cnv_Out_OBUFDS_i_4__1/O
                         net (fo=2, routed)           0.582     6.929    adc7961_2/Cnv_Out_OBUFDS_i_4__1_n_0
    SLICE_X49Y64         LUT5 (Prop_lut5_I4_O)        0.124     7.053 r  adc7961_2/adc7961_2_fifo_i_3/O
                         net (fo=1, routed)           0.583     7.636    adc7961_2/adc7961_2_fifo_i_3_n_0
    SLICE_X49Y63         LUT4 (Prop_lut4_I0_O)        0.124     7.760 r  adc7961_2/adc7961_2_fifo_i_2/O
                         net (fo=3, routed)           0.416     8.176    adc7961_2/adc7961_2_fifo_i_2_n_0
    SLICE_X49Y62         LUT2 (Prop_lut2_I0_O)        0.124     8.300 r  adc7961_2/Clock_Out_ODDR_i_2__1/O
                         net (fo=3, routed)           0.598     8.898    adc7961_2/Clock_Out_ODDR_i_2__1_n_0
    SLICE_X49Y65         LUT4 (Prop_lut4_I0_O)        0.124     9.022 f  adc7961_2/serial_buffer[15]_i_3__1/O
                         net (fo=26, routed)          0.799     9.821    adc7961_2/buffer_reset_s
    SLICE_X47Y62         FDCE                                         f  adc7961_2/sclk_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.506     9.775    adc7961_2/clk_out1
    SLICE_X47Y62         FDCE                                         r  adc7961_2/sclk_cnt_reg[1]/C
                         clock pessimism              0.169     9.944    
                         clock uncertainty           -0.150     9.794    
    SLICE_X47Y62         FDCE (Recov_fdce_C_CLR)     -0.405     9.389    adc7961_2/sclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.389    
                         arrival time                          -9.821    
  -------------------------------------------------------------------
                         slack                                 -0.432    

Slack (VIOLATED) :        -0.432ns  (required time - arrival time)
  Source:                 adc7961_2/adc_tcyc_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_2/sclk_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.755ns  (logic 1.076ns (22.630%)  route 3.679ns (77.370%))
  Logic Levels:           5  (LUT2=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 9.775 - 5.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.628     5.066    adc7961_2/clk_sys_BUFG
    SLICE_X48Y62         FDRE                                         r  adc7961_2/adc_tcyc_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  adc7961_2/adc_tcyc_cnt_reg[9]/Q
                         net (fo=2, routed)           0.700     6.222    adc7961_2/adc_tcyc_cnt_reg[9]
    SLICE_X49Y62         LUT4 (Prop_lut4_I2_O)        0.124     6.346 r  adc7961_2/Cnv_Out_OBUFDS_i_4__1/O
                         net (fo=2, routed)           0.582     6.929    adc7961_2/Cnv_Out_OBUFDS_i_4__1_n_0
    SLICE_X49Y64         LUT5 (Prop_lut5_I4_O)        0.124     7.053 r  adc7961_2/adc7961_2_fifo_i_3/O
                         net (fo=1, routed)           0.583     7.636    adc7961_2/adc7961_2_fifo_i_3_n_0
    SLICE_X49Y63         LUT4 (Prop_lut4_I0_O)        0.124     7.760 r  adc7961_2/adc7961_2_fifo_i_2/O
                         net (fo=3, routed)           0.416     8.176    adc7961_2/adc7961_2_fifo_i_2_n_0
    SLICE_X49Y62         LUT2 (Prop_lut2_I0_O)        0.124     8.300 r  adc7961_2/Clock_Out_ODDR_i_2__1/O
                         net (fo=3, routed)           0.598     8.898    adc7961_2/Clock_Out_ODDR_i_2__1_n_0
    SLICE_X49Y65         LUT4 (Prop_lut4_I0_O)        0.124     9.022 f  adc7961_2/serial_buffer[15]_i_3__1/O
                         net (fo=26, routed)          0.799     9.821    adc7961_2/buffer_reset_s
    SLICE_X47Y62         FDCE                                         f  adc7961_2/sclk_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.506     9.775    adc7961_2/clk_out1
    SLICE_X47Y62         FDCE                                         r  adc7961_2/sclk_cnt_reg[2]/C
                         clock pessimism              0.169     9.944    
                         clock uncertainty           -0.150     9.794    
    SLICE_X47Y62         FDCE (Recov_fdce_C_CLR)     -0.405     9.389    adc7961_2/sclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.389    
                         arrival time                          -9.821    
  -------------------------------------------------------------------
                         slack                                 -0.432    

Slack (VIOLATED) :        -0.432ns  (required time - arrival time)
  Source:                 adc7961_2/adc_tcyc_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_2/sclk_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.755ns  (logic 1.076ns (22.630%)  route 3.679ns (77.370%))
  Logic Levels:           5  (LUT2=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 9.775 - 5.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.628     5.066    adc7961_2/clk_sys_BUFG
    SLICE_X48Y62         FDRE                                         r  adc7961_2/adc_tcyc_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  adc7961_2/adc_tcyc_cnt_reg[9]/Q
                         net (fo=2, routed)           0.700     6.222    adc7961_2/adc_tcyc_cnt_reg[9]
    SLICE_X49Y62         LUT4 (Prop_lut4_I2_O)        0.124     6.346 r  adc7961_2/Cnv_Out_OBUFDS_i_4__1/O
                         net (fo=2, routed)           0.582     6.929    adc7961_2/Cnv_Out_OBUFDS_i_4__1_n_0
    SLICE_X49Y64         LUT5 (Prop_lut5_I4_O)        0.124     7.053 r  adc7961_2/adc7961_2_fifo_i_3/O
                         net (fo=1, routed)           0.583     7.636    adc7961_2/adc7961_2_fifo_i_3_n_0
    SLICE_X49Y63         LUT4 (Prop_lut4_I0_O)        0.124     7.760 r  adc7961_2/adc7961_2_fifo_i_2/O
                         net (fo=3, routed)           0.416     8.176    adc7961_2/adc7961_2_fifo_i_2_n_0
    SLICE_X49Y62         LUT2 (Prop_lut2_I0_O)        0.124     8.300 r  adc7961_2/Clock_Out_ODDR_i_2__1/O
                         net (fo=3, routed)           0.598     8.898    adc7961_2/Clock_Out_ODDR_i_2__1_n_0
    SLICE_X49Y65         LUT4 (Prop_lut4_I0_O)        0.124     9.022 f  adc7961_2/serial_buffer[15]_i_3__1/O
                         net (fo=26, routed)          0.799     9.821    adc7961_2/buffer_reset_s
    SLICE_X47Y62         FDCE                                         f  adc7961_2/sclk_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.506     9.775    adc7961_2/clk_out1
    SLICE_X47Y62         FDCE                                         r  adc7961_2/sclk_cnt_reg[3]/C
                         clock pessimism              0.169     9.944    
                         clock uncertainty           -0.150     9.794    
    SLICE_X47Y62         FDCE (Recov_fdce_C_CLR)     -0.405     9.389    adc7961_2/sclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.389    
                         arrival time                          -9.821    
  -------------------------------------------------------------------
                         slack                                 -0.432    

Slack (VIOLATED) :        -0.388ns  (required time - arrival time)
  Source:                 adc7961_2/adc_tcyc_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_2/sclk_cnt_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.755ns  (logic 1.076ns (22.630%)  route 3.679ns (77.370%))
  Logic Levels:           5  (LUT2=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 9.775 - 5.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.628     5.066    adc7961_2/clk_sys_BUFG
    SLICE_X48Y62         FDRE                                         r  adc7961_2/adc_tcyc_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  adc7961_2/adc_tcyc_cnt_reg[9]/Q
                         net (fo=2, routed)           0.700     6.222    adc7961_2/adc_tcyc_cnt_reg[9]
    SLICE_X49Y62         LUT4 (Prop_lut4_I2_O)        0.124     6.346 r  adc7961_2/Cnv_Out_OBUFDS_i_4__1/O
                         net (fo=2, routed)           0.582     6.929    adc7961_2/Cnv_Out_OBUFDS_i_4__1_n_0
    SLICE_X49Y64         LUT5 (Prop_lut5_I4_O)        0.124     7.053 r  adc7961_2/adc7961_2_fifo_i_3/O
                         net (fo=1, routed)           0.583     7.636    adc7961_2/adc7961_2_fifo_i_3_n_0
    SLICE_X49Y63         LUT4 (Prop_lut4_I0_O)        0.124     7.760 r  adc7961_2/adc7961_2_fifo_i_2/O
                         net (fo=3, routed)           0.416     8.176    adc7961_2/adc7961_2_fifo_i_2_n_0
    SLICE_X49Y62         LUT2 (Prop_lut2_I0_O)        0.124     8.300 r  adc7961_2/Clock_Out_ODDR_i_2__1/O
                         net (fo=3, routed)           0.598     8.898    adc7961_2/Clock_Out_ODDR_i_2__1_n_0
    SLICE_X49Y65         LUT4 (Prop_lut4_I0_O)        0.124     9.022 f  adc7961_2/serial_buffer[15]_i_3__1/O
                         net (fo=26, routed)          0.799     9.821    adc7961_2/buffer_reset_s
    SLICE_X46Y62         FDPE                                         f  adc7961_2/sclk_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.506     9.775    adc7961_2/clk_out1
    SLICE_X46Y62         FDPE                                         r  adc7961_2/sclk_cnt_reg[4]/C
                         clock pessimism              0.169     9.944    
                         clock uncertainty           -0.150     9.794    
    SLICE_X46Y62         FDPE (Recov_fdpe_C_PRE)     -0.361     9.433    adc7961_2/sclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          9.433    
                         arrival time                          -9.821    
  -------------------------------------------------------------------
                         slack                                 -0.388    

Slack (VIOLATED) :        -0.325ns  (required time - arrival time)
  Source:                 adc7961_3/adc_tcyc_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_3/sclk_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 1.138ns (24.321%)  route 3.541ns (75.679%))
  Logic Levels:           5  (LUT2=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 9.760 - 5.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.625     5.063    adc7961_3/clk_sys_BUFG
    SLICE_X38Y103        FDRE                                         r  adc7961_3/adc_tcyc_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.518     5.581 r  adc7961_3/adc_tcyc_cnt_reg[26]/Q
                         net (fo=2, routed)           0.654     6.235    adc7961_3/adc_tcyc_cnt_reg[26]
    SLICE_X39Y103        LUT4 (Prop_lut4_I1_O)        0.124     6.359 r  adc7961_3/Cnv_Out_OBUFDS_i_5__2/O
                         net (fo=2, routed)           0.697     7.056    adc7961_3/Cnv_Out_OBUFDS_i_5__2_n_0
    SLICE_X39Y99         LUT5 (Prop_lut5_I3_O)        0.124     7.180 r  adc7961_3/adc7961_3_fifo_i_3/O
                         net (fo=1, routed)           0.441     7.621    adc7961_3/adc7961_3_fifo_i_3_n_0
    SLICE_X37Y98         LUT4 (Prop_lut4_I0_O)        0.124     7.745 r  adc7961_3/adc7961_3_fifo_i_2/O
                         net (fo=3, routed)           0.325     8.070    adc7961_3/adc7961_3_fifo_i_2_n_0
    SLICE_X39Y98         LUT2 (Prop_lut2_I0_O)        0.124     8.194 r  adc7961_3/Clock_Out_ODDR_i_2__2/O
                         net (fo=3, routed)           0.319     8.513    adc7961_3/Clock_Out_ODDR_i_2__2_n_0
    SLICE_X40Y98         LUT4 (Prop_lut4_I0_O)        0.124     8.637 f  adc7961_3/serial_buffer[15]_i_3__2/O
                         net (fo=26, routed)          1.105     9.742    adc7961_3/buffer_reset_s
    SLICE_X54Y105        FDCE                                         f  adc7961_3/sclk_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.491     9.760    adc7961_3/clk_out1
    SLICE_X54Y105        FDCE                                         r  adc7961_3/sclk_cnt_reg[3]/C
                         clock pessimism              0.169     9.928    
                         clock uncertainty           -0.150     9.778    
    SLICE_X54Y105        FDCE (Recov_fdce_C_CLR)     -0.361     9.417    adc7961_3/sclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.417    
                         arrival time                          -9.742    
  -------------------------------------------------------------------
                         slack                                 -0.325    

Slack (VIOLATED) :        -0.314ns  (required time - arrival time)
  Source:                 adc7961_3/adc_tcyc_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_3/sclk_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.138ns (24.374%)  route 3.531ns (75.626%))
  Logic Levels:           5  (LUT2=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 9.760 - 5.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.625     5.063    adc7961_3/clk_sys_BUFG
    SLICE_X38Y103        FDRE                                         r  adc7961_3/adc_tcyc_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.518     5.581 r  adc7961_3/adc_tcyc_cnt_reg[26]/Q
                         net (fo=2, routed)           0.654     6.235    adc7961_3/adc_tcyc_cnt_reg[26]
    SLICE_X39Y103        LUT4 (Prop_lut4_I1_O)        0.124     6.359 r  adc7961_3/Cnv_Out_OBUFDS_i_5__2/O
                         net (fo=2, routed)           0.697     7.056    adc7961_3/Cnv_Out_OBUFDS_i_5__2_n_0
    SLICE_X39Y99         LUT5 (Prop_lut5_I3_O)        0.124     7.180 r  adc7961_3/adc7961_3_fifo_i_3/O
                         net (fo=1, routed)           0.441     7.621    adc7961_3/adc7961_3_fifo_i_3_n_0
    SLICE_X37Y98         LUT4 (Prop_lut4_I0_O)        0.124     7.745 r  adc7961_3/adc7961_3_fifo_i_2/O
                         net (fo=3, routed)           0.325     8.070    adc7961_3/adc7961_3_fifo_i_2_n_0
    SLICE_X39Y98         LUT2 (Prop_lut2_I0_O)        0.124     8.194 r  adc7961_3/Clock_Out_ODDR_i_2__2/O
                         net (fo=3, routed)           0.319     8.513    adc7961_3/Clock_Out_ODDR_i_2__2_n_0
    SLICE_X40Y98         LUT4 (Prop_lut4_I0_O)        0.124     8.637 f  adc7961_3/serial_buffer[15]_i_3__2/O
                         net (fo=26, routed)          1.094     9.731    adc7961_3/buffer_reset_s
    SLICE_X54Y106        FDCE                                         f  adc7961_3/sclk_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.491     9.760    adc7961_3/clk_out1
    SLICE_X54Y106        FDCE                                         r  adc7961_3/sclk_cnt_reg[1]/C
                         clock pessimism              0.169     9.928    
                         clock uncertainty           -0.150     9.778    
    SLICE_X54Y106        FDCE (Recov_fdce_C_CLR)     -0.361     9.417    adc7961_3/sclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.417    
                         arrival time                          -9.731    
  -------------------------------------------------------------------
                         slack                                 -0.314    

Slack (VIOLATED) :        -0.283ns  (required time - arrival time)
  Source:                 adc7961_3/adc_tcyc_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_3/sclk_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 1.138ns (24.321%)  route 3.541ns (75.679%))
  Logic Levels:           5  (LUT2=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 9.760 - 5.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.625     5.063    adc7961_3/clk_sys_BUFG
    SLICE_X38Y103        FDRE                                         r  adc7961_3/adc_tcyc_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.518     5.581 r  adc7961_3/adc_tcyc_cnt_reg[26]/Q
                         net (fo=2, routed)           0.654     6.235    adc7961_3/adc_tcyc_cnt_reg[26]
    SLICE_X39Y103        LUT4 (Prop_lut4_I1_O)        0.124     6.359 r  adc7961_3/Cnv_Out_OBUFDS_i_5__2/O
                         net (fo=2, routed)           0.697     7.056    adc7961_3/Cnv_Out_OBUFDS_i_5__2_n_0
    SLICE_X39Y99         LUT5 (Prop_lut5_I3_O)        0.124     7.180 r  adc7961_3/adc7961_3_fifo_i_3/O
                         net (fo=1, routed)           0.441     7.621    adc7961_3/adc7961_3_fifo_i_3_n_0
    SLICE_X37Y98         LUT4 (Prop_lut4_I0_O)        0.124     7.745 r  adc7961_3/adc7961_3_fifo_i_2/O
                         net (fo=3, routed)           0.325     8.070    adc7961_3/adc7961_3_fifo_i_2_n_0
    SLICE_X39Y98         LUT2 (Prop_lut2_I0_O)        0.124     8.194 r  adc7961_3/Clock_Out_ODDR_i_2__2/O
                         net (fo=3, routed)           0.319     8.513    adc7961_3/Clock_Out_ODDR_i_2__2_n_0
    SLICE_X40Y98         LUT4 (Prop_lut4_I0_O)        0.124     8.637 f  adc7961_3/serial_buffer[15]_i_3__2/O
                         net (fo=26, routed)          1.105     9.742    adc7961_3/buffer_reset_s
    SLICE_X54Y105        FDCE                                         f  adc7961_3/sclk_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.491     9.760    adc7961_3/clk_out1
    SLICE_X54Y105        FDCE                                         r  adc7961_3/sclk_cnt_reg[2]/C
                         clock pessimism              0.169     9.928    
                         clock uncertainty           -0.150     9.778    
    SLICE_X54Y105        FDCE (Recov_fdce_C_CLR)     -0.319     9.459    adc7961_3/sclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.459    
                         arrival time                          -9.742    
  -------------------------------------------------------------------
                         slack                                 -0.283    

Slack (VIOLATED) :        -0.272ns  (required time - arrival time)
  Source:                 adc7961_3/adc_tcyc_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_3/sclk_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.138ns (24.374%)  route 3.531ns (75.626%))
  Logic Levels:           5  (LUT2=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 9.760 - 5.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.625     5.063    adc7961_3/clk_sys_BUFG
    SLICE_X38Y103        FDRE                                         r  adc7961_3/adc_tcyc_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.518     5.581 r  adc7961_3/adc_tcyc_cnt_reg[26]/Q
                         net (fo=2, routed)           0.654     6.235    adc7961_3/adc_tcyc_cnt_reg[26]
    SLICE_X39Y103        LUT4 (Prop_lut4_I1_O)        0.124     6.359 r  adc7961_3/Cnv_Out_OBUFDS_i_5__2/O
                         net (fo=2, routed)           0.697     7.056    adc7961_3/Cnv_Out_OBUFDS_i_5__2_n_0
    SLICE_X39Y99         LUT5 (Prop_lut5_I3_O)        0.124     7.180 r  adc7961_3/adc7961_3_fifo_i_3/O
                         net (fo=1, routed)           0.441     7.621    adc7961_3/adc7961_3_fifo_i_3_n_0
    SLICE_X37Y98         LUT4 (Prop_lut4_I0_O)        0.124     7.745 r  adc7961_3/adc7961_3_fifo_i_2/O
                         net (fo=3, routed)           0.325     8.070    adc7961_3/adc7961_3_fifo_i_2_n_0
    SLICE_X39Y98         LUT2 (Prop_lut2_I0_O)        0.124     8.194 r  adc7961_3/Clock_Out_ODDR_i_2__2/O
                         net (fo=3, routed)           0.319     8.513    adc7961_3/Clock_Out_ODDR_i_2__2_n_0
    SLICE_X40Y98         LUT4 (Prop_lut4_I0_O)        0.124     8.637 f  adc7961_3/serial_buffer[15]_i_3__2/O
                         net (fo=26, routed)          1.094     9.731    adc7961_3/buffer_reset_s
    SLICE_X54Y106        FDCE                                         f  adc7961_3/sclk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.491     9.760    adc7961_3/clk_out1
    SLICE_X54Y106        FDCE                                         r  adc7961_3/sclk_cnt_reg[0]/C
                         clock pessimism              0.169     9.928    
                         clock uncertainty           -0.150     9.778    
    SLICE_X54Y106        FDCE (Recov_fdce_C_CLR)     -0.319     9.459    adc7961_3/sclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.459    
                         arrival time                          -9.731    
  -------------------------------------------------------------------
                         slack                                 -0.272    

Slack (VIOLATED) :        -0.272ns  (required time - arrival time)
  Source:                 adc7961_3/adc_tcyc_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_3/sclk_cnt_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.138ns (24.374%)  route 3.531ns (75.626%))
  Logic Levels:           5  (LUT2=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 9.760 - 5.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.625     5.063    adc7961_3/clk_sys_BUFG
    SLICE_X38Y103        FDRE                                         r  adc7961_3/adc_tcyc_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.518     5.581 r  adc7961_3/adc_tcyc_cnt_reg[26]/Q
                         net (fo=2, routed)           0.654     6.235    adc7961_3/adc_tcyc_cnt_reg[26]
    SLICE_X39Y103        LUT4 (Prop_lut4_I1_O)        0.124     6.359 r  adc7961_3/Cnv_Out_OBUFDS_i_5__2/O
                         net (fo=2, routed)           0.697     7.056    adc7961_3/Cnv_Out_OBUFDS_i_5__2_n_0
    SLICE_X39Y99         LUT5 (Prop_lut5_I3_O)        0.124     7.180 r  adc7961_3/adc7961_3_fifo_i_3/O
                         net (fo=1, routed)           0.441     7.621    adc7961_3/adc7961_3_fifo_i_3_n_0
    SLICE_X37Y98         LUT4 (Prop_lut4_I0_O)        0.124     7.745 r  adc7961_3/adc7961_3_fifo_i_2/O
                         net (fo=3, routed)           0.325     8.070    adc7961_3/adc7961_3_fifo_i_2_n_0
    SLICE_X39Y98         LUT2 (Prop_lut2_I0_O)        0.124     8.194 r  adc7961_3/Clock_Out_ODDR_i_2__2/O
                         net (fo=3, routed)           0.319     8.513    adc7961_3/Clock_Out_ODDR_i_2__2_n_0
    SLICE_X40Y98         LUT4 (Prop_lut4_I0_O)        0.124     8.637 f  adc7961_3/serial_buffer[15]_i_3__2/O
                         net (fo=26, routed)          1.094     9.731    adc7961_3/buffer_reset_s
    SLICE_X54Y106        FDPE                                         f  adc7961_3/sclk_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          1.491     9.760    adc7961_3/clk_out1
    SLICE_X54Y106        FDPE                                         r  adc7961_3/sclk_cnt_reg[4]/C
                         clock pessimism              0.169     9.928    
                         clock uncertainty           -0.150     9.778    
    SLICE_X54Y106        FDPE (Recov_fdpe_C_PRE)     -0.319     9.459    adc7961_3/sclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          9.459    
                         arrival time                          -9.731    
  -------------------------------------------------------------------
                         slack                                 -0.272    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 adc7961_1/adc_tcyc_cnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1/sclk_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.186ns (29.562%)  route 0.443ns (70.438%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.566     1.830    adc7961_1/clk_sys_BUFG
    SLICE_X64Y96         FDSE                                         r  adc7961_1/adc_tcyc_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y96         FDSE (Prop_fdse_C_Q)         0.141     1.971 f  adc7961_1/adc_tcyc_cnt_reg[1]/Q
                         net (fo=7, routed)           0.242     2.213    adc7961_1/adc_tcyc_cnt_reg[1]
    SLICE_X67Y98         LUT4 (Prop_lut4_I3_O)        0.045     2.258 f  adc7961_1/serial_buffer[15]_i_3__0/O
                         net (fo=26, routed)          0.202     2.459    adc7961_1/buffer_reset_s
    SLICE_X71Y98         FDCE                                         f  adc7961_1/sclk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.839     2.204    adc7961_1/CLK
    SLICE_X71Y98         FDCE                                         r  adc7961_1/sclk_cnt_reg[0]/C
                         clock pessimism             -0.101     2.103    
                         clock uncertainty            0.150     2.253    
    SLICE_X71Y98         FDCE (Remov_fdce_C_CLR)     -0.092     2.161    adc7961_1/sclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 adc7961_1/adc_tcyc_cnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1/sclk_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.186ns (29.562%)  route 0.443ns (70.438%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.566     1.830    adc7961_1/clk_sys_BUFG
    SLICE_X64Y96         FDSE                                         r  adc7961_1/adc_tcyc_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y96         FDSE (Prop_fdse_C_Q)         0.141     1.971 f  adc7961_1/adc_tcyc_cnt_reg[1]/Q
                         net (fo=7, routed)           0.242     2.213    adc7961_1/adc_tcyc_cnt_reg[1]
    SLICE_X67Y98         LUT4 (Prop_lut4_I3_O)        0.045     2.258 f  adc7961_1/serial_buffer[15]_i_3__0/O
                         net (fo=26, routed)          0.202     2.459    adc7961_1/buffer_reset_s
    SLICE_X71Y98         FDCE                                         f  adc7961_1/sclk_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.839     2.204    adc7961_1/CLK
    SLICE_X71Y98         FDCE                                         r  adc7961_1/sclk_cnt_reg[1]/C
                         clock pessimism             -0.101     2.103    
                         clock uncertainty            0.150     2.253    
    SLICE_X71Y98         FDCE (Remov_fdce_C_CLR)     -0.092     2.161    adc7961_1/sclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 adc7961_1/adc_tcyc_cnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1/sclk_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.186ns (29.562%)  route 0.443ns (70.438%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.566     1.830    adc7961_1/clk_sys_BUFG
    SLICE_X64Y96         FDSE                                         r  adc7961_1/adc_tcyc_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y96         FDSE (Prop_fdse_C_Q)         0.141     1.971 f  adc7961_1/adc_tcyc_cnt_reg[1]/Q
                         net (fo=7, routed)           0.242     2.213    adc7961_1/adc_tcyc_cnt_reg[1]
    SLICE_X67Y98         LUT4 (Prop_lut4_I3_O)        0.045     2.258 f  adc7961_1/serial_buffer[15]_i_3__0/O
                         net (fo=26, routed)          0.202     2.459    adc7961_1/buffer_reset_s
    SLICE_X71Y98         FDCE                                         f  adc7961_1/sclk_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.839     2.204    adc7961_1/CLK
    SLICE_X71Y98         FDCE                                         r  adc7961_1/sclk_cnt_reg[2]/C
                         clock pessimism             -0.101     2.103    
                         clock uncertainty            0.150     2.253    
    SLICE_X71Y98         FDCE (Remov_fdce_C_CLR)     -0.092     2.161    adc7961_1/sclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 adc7961_1/adc_tcyc_cnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1/sclk_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.186ns (29.562%)  route 0.443ns (70.438%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.566     1.830    adc7961_1/clk_sys_BUFG
    SLICE_X64Y96         FDSE                                         r  adc7961_1/adc_tcyc_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y96         FDSE (Prop_fdse_C_Q)         0.141     1.971 f  adc7961_1/adc_tcyc_cnt_reg[1]/Q
                         net (fo=7, routed)           0.242     2.213    adc7961_1/adc_tcyc_cnt_reg[1]
    SLICE_X67Y98         LUT4 (Prop_lut4_I3_O)        0.045     2.258 f  adc7961_1/serial_buffer[15]_i_3__0/O
                         net (fo=26, routed)          0.202     2.459    adc7961_1/buffer_reset_s
    SLICE_X71Y98         FDCE                                         f  adc7961_1/sclk_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.839     2.204    adc7961_1/CLK
    SLICE_X71Y98         FDCE                                         r  adc7961_1/sclk_cnt_reg[3]/C
                         clock pessimism             -0.101     2.103    
                         clock uncertainty            0.150     2.253    
    SLICE_X71Y98         FDCE (Remov_fdce_C_CLR)     -0.092     2.161    adc7961_1/sclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 adc7961_1/adc_tcyc_cnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1/sclk_cnt_reg[4]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.186ns (29.562%)  route 0.443ns (70.438%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.566     1.830    adc7961_1/clk_sys_BUFG
    SLICE_X64Y96         FDSE                                         r  adc7961_1/adc_tcyc_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y96         FDSE (Prop_fdse_C_Q)         0.141     1.971 f  adc7961_1/adc_tcyc_cnt_reg[1]/Q
                         net (fo=7, routed)           0.242     2.213    adc7961_1/adc_tcyc_cnt_reg[1]
    SLICE_X67Y98         LUT4 (Prop_lut4_I3_O)        0.045     2.258 f  adc7961_1/serial_buffer[15]_i_3__0/O
                         net (fo=26, routed)          0.202     2.459    adc7961_1/buffer_reset_s
    SLICE_X71Y98         FDPE                                         f  adc7961_1/sclk_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.839     2.204    adc7961_1/CLK
    SLICE_X71Y98         FDPE                                         r  adc7961_1/sclk_cnt_reg[4]/C
                         clock pessimism             -0.101     2.103    
                         clock uncertainty            0.150     2.253    
    SLICE_X71Y98         FDPE (Remov_fdpe_C_PRE)     -0.095     2.158    adc7961_1/sclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 adc7961_0/adc_tcyc_cnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0/sclk_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.186ns (28.338%)  route 0.470ns (71.662%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.567     1.831    adc7961_0/clk_sys_BUFG
    SLICE_X35Y92         FDSE                                         r  adc7961_0/adc_tcyc_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDSE (Prop_fdse_C_Q)         0.141     1.972 f  adc7961_0/adc_tcyc_cnt_reg[1]/Q
                         net (fo=8, routed)           0.323     2.295    adc7961_0/adc_tcyc_cnt_reg[1]
    SLICE_X37Y94         LUT4 (Prop_lut4_I3_O)        0.045     2.340 f  adc7961_0/serial_buffer[15]_i_3/O
                         net (fo=26, routed)          0.147     2.487    adc7961_0/buffer_reset_s
    SLICE_X36Y94         FDCE                                         f  adc7961_0/sclk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.839     2.204    adc7961_0/CLK
    SLICE_X36Y94         FDCE                                         r  adc7961_0/sclk_cnt_reg[0]/C
                         clock pessimism             -0.101     2.103    
                         clock uncertainty            0.150     2.253    
    SLICE_X36Y94         FDCE (Remov_fdce_C_CLR)     -0.092     2.161    adc7961_0/sclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 adc7961_0/adc_tcyc_cnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0/sclk_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.186ns (28.338%)  route 0.470ns (71.662%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.567     1.831    adc7961_0/clk_sys_BUFG
    SLICE_X35Y92         FDSE                                         r  adc7961_0/adc_tcyc_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDSE (Prop_fdse_C_Q)         0.141     1.972 f  adc7961_0/adc_tcyc_cnt_reg[1]/Q
                         net (fo=8, routed)           0.323     2.295    adc7961_0/adc_tcyc_cnt_reg[1]
    SLICE_X37Y94         LUT4 (Prop_lut4_I3_O)        0.045     2.340 f  adc7961_0/serial_buffer[15]_i_3/O
                         net (fo=26, routed)          0.147     2.487    adc7961_0/buffer_reset_s
    SLICE_X36Y94         FDCE                                         f  adc7961_0/sclk_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.839     2.204    adc7961_0/CLK
    SLICE_X36Y94         FDCE                                         r  adc7961_0/sclk_cnt_reg[1]/C
                         clock pessimism             -0.101     2.103    
                         clock uncertainty            0.150     2.253    
    SLICE_X36Y94         FDCE (Remov_fdce_C_CLR)     -0.092     2.161    adc7961_0/sclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 adc7961_0/adc_tcyc_cnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0/sclk_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.186ns (28.338%)  route 0.470ns (71.662%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.567     1.831    adc7961_0/clk_sys_BUFG
    SLICE_X35Y92         FDSE                                         r  adc7961_0/adc_tcyc_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDSE (Prop_fdse_C_Q)         0.141     1.972 f  adc7961_0/adc_tcyc_cnt_reg[1]/Q
                         net (fo=8, routed)           0.323     2.295    adc7961_0/adc_tcyc_cnt_reg[1]
    SLICE_X37Y94         LUT4 (Prop_lut4_I3_O)        0.045     2.340 f  adc7961_0/serial_buffer[15]_i_3/O
                         net (fo=26, routed)          0.147     2.487    adc7961_0/buffer_reset_s
    SLICE_X36Y94         FDCE                                         f  adc7961_0/sclk_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.839     2.204    adc7961_0/CLK
    SLICE_X36Y94         FDCE                                         r  adc7961_0/sclk_cnt_reg[2]/C
                         clock pessimism             -0.101     2.103    
                         clock uncertainty            0.150     2.253    
    SLICE_X36Y94         FDCE (Remov_fdce_C_CLR)     -0.092     2.161    adc7961_0/sclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 adc7961_0/adc_tcyc_cnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0/sclk_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.186ns (28.338%)  route 0.470ns (71.662%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.567     1.831    adc7961_0/clk_sys_BUFG
    SLICE_X35Y92         FDSE                                         r  adc7961_0/adc_tcyc_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDSE (Prop_fdse_C_Q)         0.141     1.972 f  adc7961_0/adc_tcyc_cnt_reg[1]/Q
                         net (fo=8, routed)           0.323     2.295    adc7961_0/adc_tcyc_cnt_reg[1]
    SLICE_X37Y94         LUT4 (Prop_lut4_I3_O)        0.045     2.340 f  adc7961_0/serial_buffer[15]_i_3/O
                         net (fo=26, routed)          0.147     2.487    adc7961_0/buffer_reset_s
    SLICE_X36Y94         FDCE                                         f  adc7961_0/sclk_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.839     2.204    adc7961_0/CLK
    SLICE_X36Y94         FDCE                                         r  adc7961_0/sclk_cnt_reg[3]/C
                         clock pessimism             -0.101     2.103    
                         clock uncertainty            0.150     2.253    
    SLICE_X36Y94         FDCE (Remov_fdce_C_CLR)     -0.092     2.161    adc7961_0/sclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 adc7961_0/adc_tcyc_cnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0/sclk_cnt_reg[4]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.186ns (28.338%)  route 0.470ns (71.662%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.567     1.831    adc7961_0/clk_sys_BUFG
    SLICE_X35Y92         FDSE                                         r  adc7961_0/adc_tcyc_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDSE (Prop_fdse_C_Q)         0.141     1.972 f  adc7961_0/adc_tcyc_cnt_reg[1]/Q
                         net (fo=8, routed)           0.323     2.295    adc7961_0/adc_tcyc_cnt_reg[1]
    SLICE_X37Y94         LUT4 (Prop_lut4_I3_O)        0.045     2.340 f  adc7961_0/serial_buffer[15]_i_3/O
                         net (fo=26, routed)          0.147     2.487    adc7961_0/buffer_reset_s
    SLICE_X36Y94         FDPE                                         f  adc7961_0/sclk_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=40, routed)          0.839     2.204    adc7961_0/CLK
    SLICE_X36Y94         FDPE                                         r  adc7961_0/sclk_cnt_reg[4]/C
                         clock pessimism             -0.101     2.103    
                         clock uncertainty            0.150     2.253    
    SLICE_X36Y94         FDPE (Remov_fdpe_C_PRE)     -0.095     2.158    adc7961_0/sclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  0.329    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        5.440ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.539ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.440ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[13]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        4.006ns  (logic 0.716ns (17.872%)  route 3.290ns (82.128%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 9.381 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.363ns = ( 0.125 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.629     0.125    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X35Y67         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.419     0.544 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.522     1.066    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X34Y67         LUT2 (Prop_lut2_I0_O)        0.297     1.363 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.768     4.131    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X42Y61         FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.509     9.381    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X42Y61         FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[13]/C
                         clock pessimism              0.624    10.005    
                         clock uncertainty           -0.073     9.932    
    SLICE_X42Y61         FDPE (Recov_fdpe_C_PRE)     -0.361     9.571    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[13]
  -------------------------------------------------------------------
                         required time                          9.571    
                         arrival time                          -4.131    
  -------------------------------------------------------------------
                         slack                                  5.440    

Slack (MET) :             5.482ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[12]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        4.006ns  (logic 0.716ns (17.872%)  route 3.290ns (82.128%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 9.381 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.363ns = ( 0.125 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.629     0.125    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X35Y67         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.419     0.544 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.522     1.066    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X34Y67         LUT2 (Prop_lut2_I0_O)        0.297     1.363 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.768     4.131    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X42Y61         FDCE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.509     9.381    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X42Y61         FDCE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[12]/C
                         clock pessimism              0.624    10.005    
                         clock uncertainty           -0.073     9.932    
    SLICE_X42Y61         FDCE (Recov_fdce_C_CLR)     -0.319     9.613    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[12]
  -------------------------------------------------------------------
                         required time                          9.613    
                         arrival time                          -4.131    
  -------------------------------------------------------------------
                         slack                                  5.482    

Slack (MET) :             5.525ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[9]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.878ns  (logic 0.716ns (18.465%)  route 3.162ns (81.535%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 9.382 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.363ns = ( 0.125 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.629     0.125    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X35Y67         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.419     0.544 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.522     1.066    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X34Y67         LUT2 (Prop_lut2_I0_O)        0.297     1.363 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.639     4.003    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X41Y63         FDCE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.510     9.382    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X41Y63         FDCE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[9]/C
                         clock pessimism              0.624    10.006    
                         clock uncertainty           -0.073     9.933    
    SLICE_X41Y63         FDCE (Recov_fdce_C_CLR)     -0.405     9.528    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[9]
  -------------------------------------------------------------------
                         required time                          9.528    
                         arrival time                          -4.003    
  -------------------------------------------------------------------
                         slack                                  5.525    

Slack (MET) :             5.706ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[10]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.744ns  (logic 0.716ns (19.126%)  route 3.028ns (80.874%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 9.383 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.363ns = ( 0.125 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.629     0.125    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X35Y67         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.419     0.544 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.522     1.066    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X34Y67         LUT2 (Prop_lut2_I0_O)        0.297     1.363 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.505     3.869    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X40Y62         FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.511     9.383    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X40Y62         FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[10]/C
                         clock pessimism              0.624    10.007    
                         clock uncertainty           -0.073     9.934    
    SLICE_X40Y62         FDPE (Recov_fdpe_C_PRE)     -0.359     9.575    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[10]
  -------------------------------------------------------------------
                         required time                          9.575    
                         arrival time                          -3.869    
  -------------------------------------------------------------------
                         slack                                  5.706    

Slack (MET) :             5.706ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[11]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.744ns  (logic 0.716ns (19.126%)  route 3.028ns (80.874%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 9.383 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.363ns = ( 0.125 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.629     0.125    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X35Y67         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.419     0.544 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.522     1.066    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X34Y67         LUT2 (Prop_lut2_I0_O)        0.297     1.363 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.505     3.869    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X40Y62         FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.511     9.383    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X40Y62         FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[11]/C
                         clock pessimism              0.624    10.007    
                         clock uncertainty           -0.073     9.934    
    SLICE_X40Y62         FDPE (Recov_fdpe_C_PRE)     -0.359     9.575    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[11]
  -------------------------------------------------------------------
                         required time                          9.575    
                         arrival time                          -3.869    
  -------------------------------------------------------------------
                         slack                                  5.706    

Slack (MET) :             5.706ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[2]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.744ns  (logic 0.716ns (19.126%)  route 3.028ns (80.874%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 9.383 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.363ns = ( 0.125 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.629     0.125    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X35Y67         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.419     0.544 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.522     1.066    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X34Y67         LUT2 (Prop_lut2_I0_O)        0.297     1.363 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.505     3.869    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X40Y62         FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.511     9.383    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X40Y62         FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[2]/C
                         clock pessimism              0.624    10.007    
                         clock uncertainty           -0.073     9.934    
    SLICE_X40Y62         FDPE (Recov_fdpe_C_PRE)     -0.359     9.575    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[2]
  -------------------------------------------------------------------
                         required time                          9.575    
                         arrival time                          -3.869    
  -------------------------------------------------------------------
                         slack                                  5.706    

Slack (MET) :             5.706ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[8]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.744ns  (logic 0.716ns (19.126%)  route 3.028ns (80.874%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 9.383 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.363ns = ( 0.125 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.629     0.125    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X35Y67         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.419     0.544 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.522     1.066    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X34Y67         LUT2 (Prop_lut2_I0_O)        0.297     1.363 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.505     3.869    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X40Y62         FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.511     9.383    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X40Y62         FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[8]/C
                         clock pessimism              0.624    10.007    
                         clock uncertainty           -0.073     9.934    
    SLICE_X40Y62         FDPE (Recov_fdpe_C_PRE)     -0.359     9.575    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[8]
  -------------------------------------------------------------------
                         required time                          9.575    
                         arrival time                          -3.869    
  -------------------------------------------------------------------
                         slack                                  5.706    

Slack (MET) :             5.711ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[4]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.739ns  (logic 0.716ns (19.148%)  route 3.023ns (80.852%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 9.383 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.363ns = ( 0.125 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.629     0.125    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X35Y67         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.419     0.544 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.522     1.066    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X34Y67         LUT2 (Prop_lut2_I0_O)        0.297     1.363 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.501     3.864    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X41Y62         FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.511     9.383    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X41Y62         FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[4]/C
                         clock pessimism              0.624    10.007    
                         clock uncertainty           -0.073     9.934    
    SLICE_X41Y62         FDPE (Recov_fdpe_C_PRE)     -0.359     9.575    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[4]
  -------------------------------------------------------------------
                         required time                          9.575    
                         arrival time                          -3.864    
  -------------------------------------------------------------------
                         slack                                  5.711    

Slack (MET) :             5.711ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[5]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.739ns  (logic 0.716ns (19.148%)  route 3.023ns (80.852%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 9.383 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.363ns = ( 0.125 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.629     0.125    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X35Y67         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.419     0.544 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.522     1.066    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X34Y67         LUT2 (Prop_lut2_I0_O)        0.297     1.363 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.501     3.864    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X41Y62         FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.511     9.383    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X41Y62         FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[5]/C
                         clock pessimism              0.624    10.007    
                         clock uncertainty           -0.073     9.934    
    SLICE_X41Y62         FDPE (Recov_fdpe_C_PRE)     -0.359     9.575    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[5]
  -------------------------------------------------------------------
                         required time                          9.575    
                         arrival time                          -3.864    
  -------------------------------------------------------------------
                         slack                                  5.711    

Slack (MET) :             5.711ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[6]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.739ns  (logic 0.716ns (19.148%)  route 3.023ns (80.852%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 9.383 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.363ns = ( 0.125 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.629     0.125    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X35Y67         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.419     0.544 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.522     1.066    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X34Y67         LUT2 (Prop_lut2_I0_O)        0.297     1.363 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.501     3.864    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X41Y62         FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        1.511     9.383    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X41Y62         FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[6]/C
                         clock pessimism              0.624    10.007    
                         clock uncertainty           -0.073     9.934    
    SLICE_X41Y62         FDPE (Recov_fdpe_C_PRE)     -0.359     9.575    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[6]
  -------------------------------------------------------------------
                         required time                          9.575    
                         arrival time                          -3.864    
  -------------------------------------------------------------------
                         slack                                  5.711    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.404ns  (logic 0.148ns (36.601%)  route 0.256ns (63.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 0.733 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 0.970 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.631     0.970    okHI/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X42Y40         FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDPE (Prop_fdpe_C_Q)         0.148     1.118 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.256     1.374    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2
    SLICE_X43Y37         FDPE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.903     0.733    okHI/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X43Y37         FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.250     0.983    
    SLICE_X43Y37         FDPE (Remov_fdpe_C_PRE)     -0.148     0.835    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.458ns  (logic 0.148ns (32.331%)  route 0.310ns (67.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 0.735 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 0.970 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.631     0.970    okHI/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X42Y40         FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDPE (Prop_fdpe_C_Q)         0.148     1.118 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.310     1.428    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2
    SLICE_X42Y38         FDPE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.905     0.735    okHI/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X42Y38         FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.250     0.985    
    SLICE_X42Y38         FDPE (Remov_fdpe_C_PRE)     -0.124     0.861    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[28]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.535ns  (logic 0.226ns (42.261%)  route 0.309ns (57.739%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns = ( 0.662 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.588ns = ( 0.900 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.562     0.900    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X35Y67         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.128     1.028 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.166     1.194    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X34Y67         LUT2 (Prop_lut2_I0_O)        0.098     1.292 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.143     1.435    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X33Y67         FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.832     0.662    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X33Y67         FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[28]/C
                         clock pessimism              0.275     0.936    
    SLICE_X33Y67         FDCE (Remov_fdce_C_CLR)     -0.092     0.844    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[29]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.535ns  (logic 0.226ns (42.261%)  route 0.309ns (57.739%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns = ( 0.662 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.588ns = ( 0.900 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.562     0.900    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X35Y67         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.128     1.028 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.166     1.194    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X34Y67         LUT2 (Prop_lut2_I0_O)        0.098     1.292 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.143     1.435    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X33Y67         FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.832     0.662    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X33Y67         FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[29]/C
                         clock pessimism              0.275     0.936    
    SLICE_X33Y67         FDCE (Remov_fdce_C_CLR)     -0.092     0.844    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[30]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.535ns  (logic 0.226ns (42.261%)  route 0.309ns (57.739%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns = ( 0.662 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.588ns = ( 0.900 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.562     0.900    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X35Y67         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.128     1.028 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.166     1.194    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X34Y67         LUT2 (Prop_lut2_I0_O)        0.098     1.292 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.143     1.435    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X33Y67         FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.832     0.662    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X33Y67         FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[30]/C
                         clock pessimism              0.275     0.936    
    SLICE_X33Y67         FDCE (Remov_fdce_C_CLR)     -0.092     0.844    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[31]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.535ns  (logic 0.226ns (42.261%)  route 0.309ns (57.739%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns = ( 0.662 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.588ns = ( 0.900 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.562     0.900    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X35Y67         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.128     1.028 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.166     1.194    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X34Y67         LUT2 (Prop_lut2_I0_O)        0.098     1.292 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.143     1.435    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X33Y67         FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.832     0.662    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X33Y67         FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[31]/C
                         clock pessimism              0.275     0.936    
    SLICE_X33Y67         FDCE (Remov_fdce_C_CLR)     -0.092     0.844    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.540ns  (logic 0.128ns (23.687%)  route 0.412ns (76.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 0.736 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 0.971 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.632     0.971    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X41Y44         FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDPE (Prop_fdpe_C_Q)         0.128     1.099 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.412     1.511    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X42Y40         FDPE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.906     0.736    okHI/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X42Y40         FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.271     1.007    
    SLICE_X42Y40         FDPE (Remov_fdpe_C_PRE)     -0.125     0.882    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.540ns  (logic 0.128ns (23.687%)  route 0.412ns (76.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 0.736 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 0.971 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.632     0.971    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X41Y44         FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDPE (Prop_fdpe_C_Q)         0.128     1.099 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.412     1.511    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X42Y40         FDPE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.906     0.736    okHI/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X42Y40         FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.271     1.007    
    SLICE_X42Y40         FDPE (Remov_fdpe_C_PRE)     -0.125     0.882    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.517ns  (logic 0.128ns (24.748%)  route 0.389ns (75.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 0.735 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 0.971 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.632     0.971    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X41Y44         FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDPE (Prop_fdpe_C_Q)         0.128     1.099 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.389     1.488    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X43Y38         FDPE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.905     0.735    okHI/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X43Y38         FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.271     1.006    
    SLICE_X43Y38         FDPE (Remov_fdpe_C_PRE)     -0.149     0.857    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[24]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.589ns  (logic 0.226ns (38.358%)  route 0.363ns (61.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 0.663 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.588ns = ( 0.900 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.562     0.900    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X35Y67         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.128     1.028 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.166     1.194    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X34Y67         LUT2 (Prop_lut2_I0_O)        0.098     1.292 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.197     1.489    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X33Y66         FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1650, routed)        0.833     0.663    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X33Y66         FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[24]/C
                         clock pessimism              0.275     0.937    
    SLICE_X33Y66         FDCE (Remov_fdce_C_CLR)     -0.092     0.845    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  0.644    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 top/s2_reg_replica_6/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/i_spi_top_0/shift/data_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.355ns  (logic 0.518ns (11.895%)  route 3.837ns (88.105%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 9.860 - 5.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.640     5.078    top/clk_sys_BUFG
    SLICE_X14Y87         FDPE                                         r  top/s2_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y87         FDPE (Prop_fdpe_C_Q)         0.518     5.596 f  top/s2_reg_replica_6/Q
                         net (fo=91, routed)          3.837     9.433    top/i_spi_top_0/shift/o_wb_cyc10_out_repN_6_alias
    SLICE_X2Y107         FDCE                                         f  top/i_spi_top_0/shift/data_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.591     9.860    top/i_spi_top_0/shift/clk_sys_BUFG
    SLICE_X2Y107         FDCE                                         r  top/i_spi_top_0/shift/data_reg[20]/C
                         clock pessimism              0.169    10.028    
                         clock uncertainty           -0.035     9.993    
    SLICE_X2Y107         FDCE (Recov_fdce_C_CLR)     -0.319     9.674    top/i_spi_top_0/shift/data_reg[20]
  -------------------------------------------------------------------
                         required time                          9.674    
                         arrival time                          -9.433    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 top/s2_reg_replica_6/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/i_spi_top_0/shift/data_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.355ns  (logic 0.518ns (11.895%)  route 3.837ns (88.105%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 9.860 - 5.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.640     5.078    top/clk_sys_BUFG
    SLICE_X14Y87         FDPE                                         r  top/s2_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y87         FDPE (Prop_fdpe_C_Q)         0.518     5.596 f  top/s2_reg_replica_6/Q
                         net (fo=91, routed)          3.837     9.433    top/i_spi_top_0/shift/o_wb_cyc10_out_repN_6_alias
    SLICE_X2Y107         FDCE                                         f  top/i_spi_top_0/shift/data_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.591     9.860    top/i_spi_top_0/shift/clk_sys_BUFG
    SLICE_X2Y107         FDCE                                         r  top/i_spi_top_0/shift/data_reg[21]/C
                         clock pessimism              0.169    10.028    
                         clock uncertainty           -0.035     9.993    
    SLICE_X2Y107         FDCE (Recov_fdce_C_CLR)     -0.319     9.674    top/i_spi_top_0/shift/data_reg[21]
  -------------------------------------------------------------------
                         required time                          9.674    
                         arrival time                          -9.433    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 top/s2_reg_replica_6/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/i_spi_top_0/shift/data_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 0.518ns (12.172%)  route 3.738ns (87.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 9.860 - 5.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.640     5.078    top/clk_sys_BUFG
    SLICE_X14Y87         FDPE                                         r  top/s2_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y87         FDPE (Prop_fdpe_C_Q)         0.518     5.596 f  top/s2_reg_replica_6/Q
                         net (fo=91, routed)          3.738     9.334    top/i_spi_top_0/shift/o_wb_cyc10_out_repN_6_alias
    SLICE_X1Y107         FDCE                                         f  top/i_spi_top_0/shift/data_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.591     9.860    top/i_spi_top_0/shift/clk_sys_BUFG
    SLICE_X1Y107         FDCE                                         r  top/i_spi_top_0/shift/data_reg[17]/C
                         clock pessimism              0.169    10.028    
                         clock uncertainty           -0.035     9.993    
    SLICE_X1Y107         FDCE (Recov_fdce_C_CLR)     -0.405     9.588    top/i_spi_top_0/shift/data_reg[17]
  -------------------------------------------------------------------
                         required time                          9.588    
                         arrival time                          -9.334    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 top/s2_reg_replica_6/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/i_spi_top_0/shift/data_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.207ns  (logic 0.518ns (12.314%)  route 3.689ns (87.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 9.860 - 5.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.640     5.078    top/clk_sys_BUFG
    SLICE_X14Y87         FDPE                                         r  top/s2_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y87         FDPE (Prop_fdpe_C_Q)         0.518     5.596 f  top/s2_reg_replica_6/Q
                         net (fo=91, routed)          3.689     9.285    top/i_spi_top_0/shift/o_wb_cyc10_out_repN_6_alias
    SLICE_X1Y108         FDCE                                         f  top/i_spi_top_0/shift/data_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.591     9.860    top/i_spi_top_0/shift/clk_sys_BUFG
    SLICE_X1Y108         FDCE                                         r  top/i_spi_top_0/shift/data_reg[27]/C
                         clock pessimism              0.169    10.028    
                         clock uncertainty           -0.035     9.993    
    SLICE_X1Y108         FDCE (Recov_fdce_C_CLR)     -0.405     9.588    top/i_spi_top_0/shift/data_reg[27]
  -------------------------------------------------------------------
                         required time                          9.588    
                         arrival time                          -9.285    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 top/s2_reg_replica_6/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/i_spi_top_0/shift/data_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.207ns  (logic 0.518ns (12.314%)  route 3.689ns (87.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 9.860 - 5.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.640     5.078    top/clk_sys_BUFG
    SLICE_X14Y87         FDPE                                         r  top/s2_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y87         FDPE (Prop_fdpe_C_Q)         0.518     5.596 f  top/s2_reg_replica_6/Q
                         net (fo=91, routed)          3.689     9.285    top/i_spi_top_0/shift/o_wb_cyc10_out_repN_6_alias
    SLICE_X1Y108         FDCE                                         f  top/i_spi_top_0/shift/data_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.591     9.860    top/i_spi_top_0/shift/clk_sys_BUFG
    SLICE_X1Y108         FDCE                                         r  top/i_spi_top_0/shift/data_reg[29]/C
                         clock pessimism              0.169    10.028    
                         clock uncertainty           -0.035     9.993    
    SLICE_X1Y108         FDCE (Recov_fdce_C_CLR)     -0.405     9.588    top/i_spi_top_0/shift/data_reg[29]
  -------------------------------------------------------------------
                         required time                          9.588    
                         arrival time                          -9.285    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 top/s2_reg_replica_6/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/i_spi_top_0/shift/data_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.207ns  (logic 0.518ns (12.314%)  route 3.689ns (87.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 9.860 - 5.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.640     5.078    top/clk_sys_BUFG
    SLICE_X14Y87         FDPE                                         r  top/s2_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y87         FDPE (Prop_fdpe_C_Q)         0.518     5.596 f  top/s2_reg_replica_6/Q
                         net (fo=91, routed)          3.689     9.285    top/i_spi_top_0/shift/o_wb_cyc10_out_repN_6_alias
    SLICE_X1Y108         FDCE                                         f  top/i_spi_top_0/shift/data_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.591     9.860    top/i_spi_top_0/shift/clk_sys_BUFG
    SLICE_X1Y108         FDCE                                         r  top/i_spi_top_0/shift/data_reg[30]/C
                         clock pessimism              0.169    10.028    
                         clock uncertainty           -0.035     9.993    
    SLICE_X1Y108         FDCE (Recov_fdce_C_CLR)     -0.405     9.588    top/i_spi_top_0/shift/data_reg[30]
  -------------------------------------------------------------------
                         required time                          9.588    
                         arrival time                          -9.285    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 top/s2_reg_replica_6/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/i_spi_top_0/shift/data_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 0.518ns (13.240%)  route 3.394ns (86.760%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 9.859 - 5.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.640     5.078    top/clk_sys_BUFG
    SLICE_X14Y87         FDPE                                         r  top/s2_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y87         FDPE (Prop_fdpe_C_Q)         0.518     5.596 f  top/s2_reg_replica_6/Q
                         net (fo=91, routed)          3.394     8.990    top/i_spi_top_0/shift/o_wb_cyc10_out_repN_6_alias
    SLICE_X0Y109         FDCE                                         f  top/i_spi_top_0/shift/data_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.590     9.859    top/i_spi_top_0/shift/clk_sys_BUFG
    SLICE_X0Y109         FDCE                                         r  top/i_spi_top_0/shift/data_reg[19]/C
                         clock pessimism              0.169    10.027    
                         clock uncertainty           -0.035     9.992    
    SLICE_X0Y109         FDCE (Recov_fdce_C_CLR)     -0.405     9.587    top/i_spi_top_0/shift/data_reg[19]
  -------------------------------------------------------------------
                         required time                          9.587    
                         arrival time                          -8.990    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 top/s2_reg_replica_6/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/i_spi_top_0/shift/data_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 0.518ns (13.240%)  route 3.394ns (86.760%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 9.859 - 5.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.640     5.078    top/clk_sys_BUFG
    SLICE_X14Y87         FDPE                                         r  top/s2_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y87         FDPE (Prop_fdpe_C_Q)         0.518     5.596 f  top/s2_reg_replica_6/Q
                         net (fo=91, routed)          3.394     8.990    top/i_spi_top_0/shift/o_wb_cyc10_out_repN_6_alias
    SLICE_X0Y109         FDCE                                         f  top/i_spi_top_0/shift/data_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.590     9.859    top/i_spi_top_0/shift/clk_sys_BUFG
    SLICE_X0Y109         FDCE                                         r  top/i_spi_top_0/shift/data_reg[22]/C
                         clock pessimism              0.169    10.027    
                         clock uncertainty           -0.035     9.992    
    SLICE_X0Y109         FDCE (Recov_fdce_C_CLR)     -0.405     9.587    top/i_spi_top_0/shift/data_reg[22]
  -------------------------------------------------------------------
                         required time                          9.587    
                         arrival time                          -8.990    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 top/s2_reg_replica_6/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/i_spi_top_0/shift/data_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 0.518ns (13.240%)  route 3.394ns (86.760%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 9.859 - 5.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.640     5.078    top/clk_sys_BUFG
    SLICE_X14Y87         FDPE                                         r  top/s2_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y87         FDPE (Prop_fdpe_C_Q)         0.518     5.596 f  top/s2_reg_replica_6/Q
                         net (fo=91, routed)          3.394     8.990    top/i_spi_top_0/shift/o_wb_cyc10_out_repN_6_alias
    SLICE_X0Y109         FDCE                                         f  top/i_spi_top_0/shift/data_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.590     9.859    top/i_spi_top_0/shift/clk_sys_BUFG
    SLICE_X0Y109         FDCE                                         r  top/i_spi_top_0/shift/data_reg[23]/C
                         clock pessimism              0.169    10.027    
                         clock uncertainty           -0.035     9.992    
    SLICE_X0Y109         FDCE (Recov_fdce_C_CLR)     -0.405     9.587    top/i_spi_top_0/shift/data_reg[23]
  -------------------------------------------------------------------
                         required time                          9.587    
                         arrival time                          -8.990    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 top/s2_reg_replica_6/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/i_spi_top_0/shift/data_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 0.518ns (13.240%)  route 3.394ns (86.760%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 9.859 - 5.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.640     5.078    top/clk_sys_BUFG
    SLICE_X14Y87         FDPE                                         r  top/s2_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y87         FDPE (Prop_fdpe_C_Q)         0.518     5.596 f  top/s2_reg_replica_6/Q
                         net (fo=91, routed)          3.394     8.990    top/i_spi_top_0/shift/o_wb_cyc10_out_repN_6_alias
    SLICE_X0Y109         FDCE                                         f  top/i_spi_top_0/shift/data_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        1.590     9.859    top/i_spi_top_0/shift/clk_sys_BUFG
    SLICE_X0Y109         FDCE                                         r  top/i_spi_top_0/shift/data_reg[26]/C
                         clock pessimism              0.169    10.027    
                         clock uncertainty           -0.035     9.992    
    SLICE_X0Y109         FDCE (Recov_fdce_C_CLR)     -0.405     9.587    top/i_spi_top_0/shift/data_reg[26]
  -------------------------------------------------------------------
                         required time                          9.587    
                         arrival time                          -8.990    
  -------------------------------------------------------------------
                         slack                                  0.597    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 trigIn40/ep_trigger_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sync_adc_fifo_rst_0/s1_reg/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.103%)  route 0.177ns (51.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.561     1.825    trigIn40/ep_clk
    SLICE_X30Y69         FDCE                                         r  trigIn40/ep_trigger_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y69         FDCE (Prop_fdce_C_Q)         0.164     1.989 f  trigIn40/ep_trigger_reg[4]/Q
                         net (fo=2, routed)           0.177     2.166    sync_adc_fifo_rst_0/ep_trigger[0]
    SLICE_X29Y68         FDPE                                         f  sync_adc_fifo_rst_0/s1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.831     2.196    sync_adc_fifo_rst_0/clk_sys_BUFG
    SLICE_X29Y68         FDPE                                         r  sync_adc_fifo_rst_0/s1_reg/C
                         clock pessimism             -0.335     1.861    
    SLICE_X29Y68         FDPE (Remov_fdpe_C_PRE)     -0.095     1.766    sync_adc_fifo_rst_0/s1_reg
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 trigIn40/ep_trigger_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sync_adc_fifo_rst_0/s2_reg/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.103%)  route 0.177ns (51.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.561     1.825    trigIn40/ep_clk
    SLICE_X30Y69         FDCE                                         r  trigIn40/ep_trigger_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y69         FDCE (Prop_fdce_C_Q)         0.164     1.989 f  trigIn40/ep_trigger_reg[4]/Q
                         net (fo=2, routed)           0.177     2.166    sync_adc_fifo_rst_0/ep_trigger[0]
    SLICE_X29Y68         FDPE                                         f  sync_adc_fifo_rst_0/s2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.831     2.196    sync_adc_fifo_rst_0/clk_sys_BUFG
    SLICE_X29Y68         FDPE                                         r  sync_adc_fifo_rst_0/s2_reg/C
                         clock pessimism             -0.335     1.861    
    SLICE_X29Y68         FDPE (Remov_fdpe_C_PRE)     -0.095     1.766    sync_adc_fifo_rst_0/s2_reg
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 trigIn40/ep_trigger_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sync_adc_fifo_rst_1/s1_reg/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.135%)  route 0.249ns (63.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.560     1.824    trigIn40/ep_clk
    SLICE_X49Y86         FDCE                                         r  trigIn40/ep_trigger_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDCE (Prop_fdce_C_Q)         0.141     1.965 f  trigIn40/ep_trigger_reg[5]/Q
                         net (fo=2, routed)           0.249     2.214    sync_adc_fifo_rst_1/ep_trigger[0]
    SLICE_X50Y87         FDPE                                         f  sync_adc_fifo_rst_1/s1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.829     2.194    sync_adc_fifo_rst_1/clk_sys_BUFG
    SLICE_X50Y87         FDPE                                         r  sync_adc_fifo_rst_1/s1_reg/C
                         clock pessimism             -0.335     1.859    
    SLICE_X50Y87         FDPE (Remov_fdpe_C_PRE)     -0.071     1.788    sync_adc_fifo_rst_1/s1_reg
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 trigIn40/ep_trigger_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sync_adc_fifo_rst_1/s2_reg/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.135%)  route 0.249ns (63.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.560     1.824    trigIn40/ep_clk
    SLICE_X49Y86         FDCE                                         r  trigIn40/ep_trigger_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDCE (Prop_fdce_C_Q)         0.141     1.965 f  trigIn40/ep_trigger_reg[5]/Q
                         net (fo=2, routed)           0.249     2.214    sync_adc_fifo_rst_1/ep_trigger[0]
    SLICE_X50Y87         FDPE                                         f  sync_adc_fifo_rst_1/s2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.829     2.194    sync_adc_fifo_rst_1/clk_sys_BUFG
    SLICE_X50Y87         FDPE                                         r  sync_adc_fifo_rst_1/s2_reg/C
                         clock pessimism             -0.335     1.859    
    SLICE_X50Y87         FDPE (Remov_fdpe_C_PRE)     -0.071     1.788    sync_adc_fifo_rst_1/s2_reg
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 trigIn40/ep_trigger_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sync_adc_fifo_rst_3/s1_reg/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.289%)  route 0.206ns (55.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.565     1.829    trigIn40/ep_clk
    SLICE_X30Y84         FDCE                                         r  trigIn40/ep_trigger_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDCE (Prop_fdce_C_Q)         0.164     1.993 f  trigIn40/ep_trigger_reg[7]/Q
                         net (fo=2, routed)           0.206     2.199    sync_adc_fifo_rst_3/ep_trigger[0]
    SLICE_X30Y85         FDPE                                         f  sync_adc_fifo_rst_3/s1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.835     2.200    sync_adc_fifo_rst_3/clk_sys_BUFG
    SLICE_X30Y85         FDPE                                         r  sync_adc_fifo_rst_3/s1_reg/C
                         clock pessimism             -0.356     1.844    
    SLICE_X30Y85         FDPE (Remov_fdpe_C_PRE)     -0.071     1.773    sync_adc_fifo_rst_3/s1_reg
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 trigIn40/ep_trigger_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sync_adc_fifo_rst_3/s2_reg/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.289%)  route 0.206ns (55.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.565     1.829    trigIn40/ep_clk
    SLICE_X30Y84         FDCE                                         r  trigIn40/ep_trigger_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDCE (Prop_fdce_C_Q)         0.164     1.993 f  trigIn40/ep_trigger_reg[7]/Q
                         net (fo=2, routed)           0.206     2.199    sync_adc_fifo_rst_3/ep_trigger[0]
    SLICE_X30Y85         FDPE                                         f  sync_adc_fifo_rst_3/s2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.835     2.200    sync_adc_fifo_rst_3/clk_sys_BUFG
    SLICE_X30Y85         FDPE                                         r  sync_adc_fifo_rst_3/s2_reg/C
                         clock pessimism             -0.356     1.844    
    SLICE_X30Y85         FDPE (Remov_fdpe_C_PRE)     -0.071     1.773    sync_adc_fifo_rst_3/s2_reg
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 trigIn40/ep_trigger_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sync_adc_fifo_rst_2/s1_reg/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.693%)  route 0.214ns (60.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.554     1.818    trigIn40/ep_clk
    SLICE_X48Y71         FDCE                                         r  trigIn40/ep_trigger_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDCE (Prop_fdce_C_Q)         0.141     1.959 f  trigIn40/ep_trigger_reg[6]/Q
                         net (fo=2, routed)           0.214     2.173    sync_adc_fifo_rst_2/ep_trigger[0]
    SLICE_X48Y70         FDPE                                         f  sync_adc_fifo_rst_2/s1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.824     2.189    sync_adc_fifo_rst_2/clk_sys_BUFG
    SLICE_X48Y70         FDPE                                         r  sync_adc_fifo_rst_2/s1_reg/C
                         clock pessimism             -0.356     1.833    
    SLICE_X48Y70         FDPE (Remov_fdpe_C_PRE)     -0.095     1.738    sync_adc_fifo_rst_2/s1_reg
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 trigIn40/ep_trigger_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sync_adc_fifo_rst_2/s2_reg/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.693%)  route 0.214ns (60.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.554     1.818    trigIn40/ep_clk
    SLICE_X48Y71         FDCE                                         r  trigIn40/ep_trigger_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDCE (Prop_fdce_C_Q)         0.141     1.959 f  trigIn40/ep_trigger_reg[6]/Q
                         net (fo=2, routed)           0.214     2.173    sync_adc_fifo_rst_2/ep_trigger[0]
    SLICE_X48Y70         FDPE                                         f  sync_adc_fifo_rst_2/s2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.824     2.189    sync_adc_fifo_rst_2/clk_sys_BUFG
    SLICE_X48Y70         FDPE                                         r  sync_adc_fifo_rst_2/s2_reg/C
                         clock pessimism             -0.356     1.833    
    SLICE_X48Y70         FDPE (Remov_fdpe_C_PRE)     -0.095     1.738    sync_adc_fifo_rst_2/s2_reg
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 top/s2_reg_replica_6/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/i_spi_top_0/ss_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.164ns (22.324%)  route 0.571ns (77.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.570     1.834    top/clk_sys_BUFG
    SLICE_X14Y87         FDPE                                         r  top/s2_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y87         FDPE (Prop_fdpe_C_Q)         0.164     1.998 f  top/s2_reg_replica_6/Q
                         net (fo=91, routed)          0.571     2.569    top/i_spi_top_0/o_wb_cyc10_out_repN_6_alias
    SLICE_X13Y109        FDCE                                         f  top/i_spi_top_0/ss_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.840     2.206    top/i_spi_top_0/clk_sys_BUFG
    SLICE_X13Y109        FDCE                                         r  top/i_spi_top_0/ss_reg[0]/C
                         clock pessimism             -0.101     2.105    
    SLICE_X13Y109        FDCE (Remov_fdce_C_CLR)     -0.092     2.013    top/i_spi_top_0/ss_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.013    
                         arrival time                           2.569    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 top/s2_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/i_spi_top/wb_dat_o_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.164ns (29.506%)  route 0.392ns (70.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.562     1.826    top/clk_sys_BUFG
    SLICE_X30Y81         FDPE                                         r  top/s2_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y81         FDPE (Prop_fdpe_C_Q)         0.164     1.990 f  top/s2_reg_replica_4/Q
                         net (fo=207, routed)         0.392     2.382    top/i_spi_top/o_wb_cyc10_out_repN_4_alias
    SLICE_X39Y79         FDCE                                         f  top/i_spi_top/wb_dat_o_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=1372, routed)        0.827     2.192    top/i_spi_top/clk_sys_BUFG
    SLICE_X39Y79         FDCE                                         r  top/i_spi_top/wb_dat_o_reg[17]/C
                         clock pessimism             -0.335     1.857    
    SLICE_X39Y79         FDCE (Remov_fdce_C_CLR)     -0.092     1.765    top/i_spi_top/wb_dat_o_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.617    





