
Encoder.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b4f0  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003e8  0800b690  0800b690  0000c690  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ba78  0800ba78  0000d2c4  2**0
                  CONTENTS
  4 .ARM          00000008  0800ba78  0800ba78  0000ca78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ba80  0800ba80  0000d2c4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ba80  0800ba80  0000ca80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ba84  0800ba84  0000ca84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002c4  20000000  0800ba88  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001de4  200002c4  0800bd4c  0000d2c4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200020a8  0800bd4c  0000e0a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d2c4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012ce9  00000000  00000000  0000d2f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000331c  00000000  00000000  0001ffdd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011a8  00000000  00000000  00023300  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d65  00000000  00000000  000244a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019be6  00000000  00000000  0002520d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001597c  00000000  00000000  0003edf3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009213d  00000000  00000000  0005476f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e68ac  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005a94  00000000  00000000  000e68f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  000ec384  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200002c4 	.word	0x200002c4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800b678 	.word	0x0800b678

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200002c8 	.word	0x200002c8
 80001dc:	0800b678 	.word	0x0800b678

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b96a 	b.w	8000ea4 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	460c      	mov	r4, r1
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d14e      	bne.n	8000c92 <__udivmoddi4+0xaa>
 8000bf4:	4694      	mov	ip, r2
 8000bf6:	458c      	cmp	ip, r1
 8000bf8:	4686      	mov	lr, r0
 8000bfa:	fab2 f282 	clz	r2, r2
 8000bfe:	d962      	bls.n	8000cc6 <__udivmoddi4+0xde>
 8000c00:	b14a      	cbz	r2, 8000c16 <__udivmoddi4+0x2e>
 8000c02:	f1c2 0320 	rsb	r3, r2, #32
 8000c06:	4091      	lsls	r1, r2
 8000c08:	fa20 f303 	lsr.w	r3, r0, r3
 8000c0c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c10:	4319      	orrs	r1, r3
 8000c12:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c1a:	fa1f f68c 	uxth.w	r6, ip
 8000c1e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c22:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c26:	fb07 1114 	mls	r1, r7, r4, r1
 8000c2a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c2e:	fb04 f106 	mul.w	r1, r4, r6
 8000c32:	4299      	cmp	r1, r3
 8000c34:	d90a      	bls.n	8000c4c <__udivmoddi4+0x64>
 8000c36:	eb1c 0303 	adds.w	r3, ip, r3
 8000c3a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c3e:	f080 8112 	bcs.w	8000e66 <__udivmoddi4+0x27e>
 8000c42:	4299      	cmp	r1, r3
 8000c44:	f240 810f 	bls.w	8000e66 <__udivmoddi4+0x27e>
 8000c48:	3c02      	subs	r4, #2
 8000c4a:	4463      	add	r3, ip
 8000c4c:	1a59      	subs	r1, r3, r1
 8000c4e:	fa1f f38e 	uxth.w	r3, lr
 8000c52:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c56:	fb07 1110 	mls	r1, r7, r0, r1
 8000c5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5e:	fb00 f606 	mul.w	r6, r0, r6
 8000c62:	429e      	cmp	r6, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x94>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c6e:	f080 80fc 	bcs.w	8000e6a <__udivmoddi4+0x282>
 8000c72:	429e      	cmp	r6, r3
 8000c74:	f240 80f9 	bls.w	8000e6a <__udivmoddi4+0x282>
 8000c78:	4463      	add	r3, ip
 8000c7a:	3802      	subs	r0, #2
 8000c7c:	1b9b      	subs	r3, r3, r6
 8000c7e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c82:	2100      	movs	r1, #0
 8000c84:	b11d      	cbz	r5, 8000c8e <__udivmoddi4+0xa6>
 8000c86:	40d3      	lsrs	r3, r2
 8000c88:	2200      	movs	r2, #0
 8000c8a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c92:	428b      	cmp	r3, r1
 8000c94:	d905      	bls.n	8000ca2 <__udivmoddi4+0xba>
 8000c96:	b10d      	cbz	r5, 8000c9c <__udivmoddi4+0xb4>
 8000c98:	e9c5 0100 	strd	r0, r1, [r5]
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	4608      	mov	r0, r1
 8000ca0:	e7f5      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000ca2:	fab3 f183 	clz	r1, r3
 8000ca6:	2900      	cmp	r1, #0
 8000ca8:	d146      	bne.n	8000d38 <__udivmoddi4+0x150>
 8000caa:	42a3      	cmp	r3, r4
 8000cac:	d302      	bcc.n	8000cb4 <__udivmoddi4+0xcc>
 8000cae:	4290      	cmp	r0, r2
 8000cb0:	f0c0 80f0 	bcc.w	8000e94 <__udivmoddi4+0x2ac>
 8000cb4:	1a86      	subs	r6, r0, r2
 8000cb6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cba:	2001      	movs	r0, #1
 8000cbc:	2d00      	cmp	r5, #0
 8000cbe:	d0e6      	beq.n	8000c8e <__udivmoddi4+0xa6>
 8000cc0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cc4:	e7e3      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000cc6:	2a00      	cmp	r2, #0
 8000cc8:	f040 8090 	bne.w	8000dec <__udivmoddi4+0x204>
 8000ccc:	eba1 040c 	sub.w	r4, r1, ip
 8000cd0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cd4:	fa1f f78c 	uxth.w	r7, ip
 8000cd8:	2101      	movs	r1, #1
 8000cda:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cde:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000ce2:	fb08 4416 	mls	r4, r8, r6, r4
 8000ce6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cea:	fb07 f006 	mul.w	r0, r7, r6
 8000cee:	4298      	cmp	r0, r3
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x11c>
 8000cf2:	eb1c 0303 	adds.w	r3, ip, r3
 8000cf6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x11a>
 8000cfc:	4298      	cmp	r0, r3
 8000cfe:	f200 80cd 	bhi.w	8000e9c <__udivmoddi4+0x2b4>
 8000d02:	4626      	mov	r6, r4
 8000d04:	1a1c      	subs	r4, r3, r0
 8000d06:	fa1f f38e 	uxth.w	r3, lr
 8000d0a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d0e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d12:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d16:	fb00 f707 	mul.w	r7, r0, r7
 8000d1a:	429f      	cmp	r7, r3
 8000d1c:	d908      	bls.n	8000d30 <__udivmoddi4+0x148>
 8000d1e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d22:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d26:	d202      	bcs.n	8000d2e <__udivmoddi4+0x146>
 8000d28:	429f      	cmp	r7, r3
 8000d2a:	f200 80b0 	bhi.w	8000e8e <__udivmoddi4+0x2a6>
 8000d2e:	4620      	mov	r0, r4
 8000d30:	1bdb      	subs	r3, r3, r7
 8000d32:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d36:	e7a5      	b.n	8000c84 <__udivmoddi4+0x9c>
 8000d38:	f1c1 0620 	rsb	r6, r1, #32
 8000d3c:	408b      	lsls	r3, r1
 8000d3e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d42:	431f      	orrs	r7, r3
 8000d44:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d48:	fa04 f301 	lsl.w	r3, r4, r1
 8000d4c:	ea43 030c 	orr.w	r3, r3, ip
 8000d50:	40f4      	lsrs	r4, r6
 8000d52:	fa00 f801 	lsl.w	r8, r0, r1
 8000d56:	0c38      	lsrs	r0, r7, #16
 8000d58:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d5c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d60:	fa1f fc87 	uxth.w	ip, r7
 8000d64:	fb00 441e 	mls	r4, r0, lr, r4
 8000d68:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d6c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d70:	45a1      	cmp	r9, r4
 8000d72:	fa02 f201 	lsl.w	r2, r2, r1
 8000d76:	d90a      	bls.n	8000d8e <__udivmoddi4+0x1a6>
 8000d78:	193c      	adds	r4, r7, r4
 8000d7a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d7e:	f080 8084 	bcs.w	8000e8a <__udivmoddi4+0x2a2>
 8000d82:	45a1      	cmp	r9, r4
 8000d84:	f240 8081 	bls.w	8000e8a <__udivmoddi4+0x2a2>
 8000d88:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d8c:	443c      	add	r4, r7
 8000d8e:	eba4 0409 	sub.w	r4, r4, r9
 8000d92:	fa1f f983 	uxth.w	r9, r3
 8000d96:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d9a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d9e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000da2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da6:	45a4      	cmp	ip, r4
 8000da8:	d907      	bls.n	8000dba <__udivmoddi4+0x1d2>
 8000daa:	193c      	adds	r4, r7, r4
 8000dac:	f103 30ff 	add.w	r0, r3, #4294967295
 8000db0:	d267      	bcs.n	8000e82 <__udivmoddi4+0x29a>
 8000db2:	45a4      	cmp	ip, r4
 8000db4:	d965      	bls.n	8000e82 <__udivmoddi4+0x29a>
 8000db6:	3b02      	subs	r3, #2
 8000db8:	443c      	add	r4, r7
 8000dba:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dbe:	fba0 9302 	umull	r9, r3, r0, r2
 8000dc2:	eba4 040c 	sub.w	r4, r4, ip
 8000dc6:	429c      	cmp	r4, r3
 8000dc8:	46ce      	mov	lr, r9
 8000dca:	469c      	mov	ip, r3
 8000dcc:	d351      	bcc.n	8000e72 <__udivmoddi4+0x28a>
 8000dce:	d04e      	beq.n	8000e6e <__udivmoddi4+0x286>
 8000dd0:	b155      	cbz	r5, 8000de8 <__udivmoddi4+0x200>
 8000dd2:	ebb8 030e 	subs.w	r3, r8, lr
 8000dd6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dda:	fa04 f606 	lsl.w	r6, r4, r6
 8000dde:	40cb      	lsrs	r3, r1
 8000de0:	431e      	orrs	r6, r3
 8000de2:	40cc      	lsrs	r4, r1
 8000de4:	e9c5 6400 	strd	r6, r4, [r5]
 8000de8:	2100      	movs	r1, #0
 8000dea:	e750      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000dec:	f1c2 0320 	rsb	r3, r2, #32
 8000df0:	fa20 f103 	lsr.w	r1, r0, r3
 8000df4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000df8:	fa24 f303 	lsr.w	r3, r4, r3
 8000dfc:	4094      	lsls	r4, r2
 8000dfe:	430c      	orrs	r4, r1
 8000e00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e04:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e08:	fa1f f78c 	uxth.w	r7, ip
 8000e0c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e10:	fb08 3110 	mls	r1, r8, r0, r3
 8000e14:	0c23      	lsrs	r3, r4, #16
 8000e16:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e1a:	fb00 f107 	mul.w	r1, r0, r7
 8000e1e:	4299      	cmp	r1, r3
 8000e20:	d908      	bls.n	8000e34 <__udivmoddi4+0x24c>
 8000e22:	eb1c 0303 	adds.w	r3, ip, r3
 8000e26:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e2a:	d22c      	bcs.n	8000e86 <__udivmoddi4+0x29e>
 8000e2c:	4299      	cmp	r1, r3
 8000e2e:	d92a      	bls.n	8000e86 <__udivmoddi4+0x29e>
 8000e30:	3802      	subs	r0, #2
 8000e32:	4463      	add	r3, ip
 8000e34:	1a5b      	subs	r3, r3, r1
 8000e36:	b2a4      	uxth	r4, r4
 8000e38:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e3c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e40:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e44:	fb01 f307 	mul.w	r3, r1, r7
 8000e48:	42a3      	cmp	r3, r4
 8000e4a:	d908      	bls.n	8000e5e <__udivmoddi4+0x276>
 8000e4c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e50:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e54:	d213      	bcs.n	8000e7e <__udivmoddi4+0x296>
 8000e56:	42a3      	cmp	r3, r4
 8000e58:	d911      	bls.n	8000e7e <__udivmoddi4+0x296>
 8000e5a:	3902      	subs	r1, #2
 8000e5c:	4464      	add	r4, ip
 8000e5e:	1ae4      	subs	r4, r4, r3
 8000e60:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e64:	e739      	b.n	8000cda <__udivmoddi4+0xf2>
 8000e66:	4604      	mov	r4, r0
 8000e68:	e6f0      	b.n	8000c4c <__udivmoddi4+0x64>
 8000e6a:	4608      	mov	r0, r1
 8000e6c:	e706      	b.n	8000c7c <__udivmoddi4+0x94>
 8000e6e:	45c8      	cmp	r8, r9
 8000e70:	d2ae      	bcs.n	8000dd0 <__udivmoddi4+0x1e8>
 8000e72:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e76:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e7a:	3801      	subs	r0, #1
 8000e7c:	e7a8      	b.n	8000dd0 <__udivmoddi4+0x1e8>
 8000e7e:	4631      	mov	r1, r6
 8000e80:	e7ed      	b.n	8000e5e <__udivmoddi4+0x276>
 8000e82:	4603      	mov	r3, r0
 8000e84:	e799      	b.n	8000dba <__udivmoddi4+0x1d2>
 8000e86:	4630      	mov	r0, r6
 8000e88:	e7d4      	b.n	8000e34 <__udivmoddi4+0x24c>
 8000e8a:	46d6      	mov	lr, sl
 8000e8c:	e77f      	b.n	8000d8e <__udivmoddi4+0x1a6>
 8000e8e:	4463      	add	r3, ip
 8000e90:	3802      	subs	r0, #2
 8000e92:	e74d      	b.n	8000d30 <__udivmoddi4+0x148>
 8000e94:	4606      	mov	r6, r0
 8000e96:	4623      	mov	r3, r4
 8000e98:	4608      	mov	r0, r1
 8000e9a:	e70f      	b.n	8000cbc <__udivmoddi4+0xd4>
 8000e9c:	3e02      	subs	r6, #2
 8000e9e:	4463      	add	r3, ip
 8000ea0:	e730      	b.n	8000d04 <__udivmoddi4+0x11c>
 8000ea2:	bf00      	nop

08000ea4 <__aeabi_idiv0>:
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop

08000ea8 <Motor_forward>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
char buffer[64];
void Motor_forward() {
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 1);
 8000eac:	2201      	movs	r2, #1
 8000eae:	2120      	movs	r1, #32
 8000eb0:	4804      	ldr	r0, [pc, #16]	@ (8000ec4 <Motor_forward+0x1c>)
 8000eb2:	f000 ff65 	bl	8001d80 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, 0);
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	2110      	movs	r1, #16
 8000eba:	4802      	ldr	r0, [pc, #8]	@ (8000ec4 <Motor_forward+0x1c>)
 8000ebc:	f000 ff60 	bl	8001d80 <HAL_GPIO_WritePin>
}
 8000ec0:	bf00      	nop
 8000ec2:	bd80      	pop	{r7, pc}
 8000ec4:	40020400 	.word	0x40020400

08000ec8 <Motor_SetSpeed>:
    // Dirección hacia adelante
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 0);
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, 0);
}
// Función para configurar la velocidad del motor (PWM)
void Motor_SetSpeed(uint8_t speed) {
 8000ec8:	b480      	push	{r7}
 8000eca:	b085      	sub	sp, #20
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	4603      	mov	r3, r0
 8000ed0:	71fb      	strb	r3, [r7, #7]
    if (speed > 100) speed = 100; // Limita el valor máximo a 100%
 8000ed2:	79fb      	ldrb	r3, [r7, #7]
 8000ed4:	2b64      	cmp	r3, #100	@ 0x64
 8000ed6:	d901      	bls.n	8000edc <Motor_SetSpeed+0x14>
 8000ed8:	2364      	movs	r3, #100	@ 0x64
 8000eda:	71fb      	strb	r3, [r7, #7]
    if (speed < 0) speed = 0; // Limita el valor minimo a 0%
    // Calcula el valor de comparación para el duty cycle
    uint32_t pulse = (speed * __HAL_TIM_GET_AUTORELOAD(&htim2)) / 100;
 8000edc:	79fb      	ldrb	r3, [r7, #7]
 8000ede:	4a0a      	ldr	r2, [pc, #40]	@ (8000f08 <Motor_SetSpeed+0x40>)
 8000ee0:	6812      	ldr	r2, [r2, #0]
 8000ee2:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8000ee4:	fb02 f303 	mul.w	r3, r2, r3
 8000ee8:	4a08      	ldr	r2, [pc, #32]	@ (8000f0c <Motor_SetSpeed+0x44>)
 8000eea:	fba2 2303 	umull	r2, r3, r2, r3
 8000eee:	095b      	lsrs	r3, r3, #5
 8000ef0:	60fb      	str	r3, [r7, #12]

    // Establece el duty cycle
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, pulse);
 8000ef2:	4b05      	ldr	r3, [pc, #20]	@ (8000f08 <Motor_SetSpeed+0x40>)
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	68fa      	ldr	r2, [r7, #12]
 8000ef8:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8000efa:	bf00      	nop
 8000efc:	3714      	adds	r7, #20
 8000efe:	46bd      	mov	sp, r7
 8000f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f04:	4770      	bx	lr
 8000f06:	bf00      	nop
 8000f08:	200002e0 	.word	0x200002e0
 8000f0c:	51eb851f 	.word	0x51eb851f

08000f10 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f10:	b590      	push	{r4, r7, lr}
 8000f12:	b099      	sub	sp, #100	@ 0x64
 8000f14:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f16:	f000 fc07 	bl	8001728 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f1a:	f000 f879 	bl	8001010 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f1e:	f000 f9a9 	bl	8001274 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000f22:	f000 f8dd 	bl	80010e0 <MX_TIM2_Init>
  MX_USB_DEVICE_Init();
 8000f26:	f007 f83d 	bl	8007fa4 <MX_USB_DEVICE_Init>
  MX_TIM3_Init();
 8000f2a:	f000 f94f 	bl	80011cc <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2); // Velocidad de motor
 8000f2e:	2104      	movs	r1, #4
 8000f30:	4832      	ldr	r0, [pc, #200]	@ (8000ffc <main+0xec>)
 8000f32:	f002 fe69 	bl	8003c08 <HAL_TIM_PWM_Start>
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL); // Inicializa encoder
 8000f36:	213c      	movs	r1, #60	@ 0x3c
 8000f38:	4831      	ldr	r0, [pc, #196]	@ (8001000 <main+0xf0>)
 8000f3a:	f002 ffbb 	bl	8003eb4 <HAL_TIM_Encoder_Start>
  uint32_t timer_counter, last_time = 0;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	657b      	str	r3, [r7, #84]	@ 0x54
  uint32_t delta_t = 1000;
 8000f42:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f46:	64fb      	str	r3, [r7, #76]	@ 0x4c
  float rpm;
  char buffer[64];
  uint8_t acum = 20;
 8000f48:	2314      	movs	r3, #20
 8000f4a:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  Motor_forward();
 8000f4e:	f7ff ffab 	bl	8000ea8 <Motor_forward>
  Motor_SetSpeed(20);
 8000f52:	2014      	movs	r0, #20
 8000f54:	f7ff ffb8 	bl	8000ec8 <Motor_SetSpeed>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */

      timer_counter = __HAL_TIM_GET_COUNTER(&htim3); // Lee el contador del encoder
 8000f58:	4b29      	ldr	r3, [pc, #164]	@ (8001000 <main+0xf0>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f5e:	64bb      	str	r3, [r7, #72]	@ 0x48

      // Calcula RPM
      rpm = (timer_counter * 60.0f) / 673.0f; // 673 = Pulsos por revolución del encoder
 8000f60:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000f62:	ee07 3a90 	vmov	s15, r3
 8000f66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000f6a:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8001004 <main+0xf4>
 8000f6e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000f72:	eddf 6a25 	vldr	s13, [pc, #148]	@ 8001008 <main+0xf8>
 8000f76:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f7a:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
      __HAL_TIM_SET_COUNTER(&htim3, 0); // Resetea el contador del encoder
 8000f7e:	4b20      	ldr	r3, [pc, #128]	@ (8001000 <main+0xf0>)
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	2200      	movs	r2, #0
 8000f84:	625a      	str	r2, [r3, #36]	@ 0x24

      // Prepara el mensaje para imprimir
      snprintf(buffer, sizeof(buffer), "Velocidad: %d, RPM: %.2f\r\n", acum, rpm);
 8000f86:	f897 4053 	ldrb.w	r4, [r7, #83]	@ 0x53
 8000f8a:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8000f8c:	f7ff fae4 	bl	8000558 <__aeabi_f2d>
 8000f90:	4602      	mov	r2, r0
 8000f92:	460b      	mov	r3, r1
 8000f94:	1d38      	adds	r0, r7, #4
 8000f96:	e9cd 2300 	strd	r2, r3, [sp]
 8000f9a:	4623      	mov	r3, r4
 8000f9c:	4a1b      	ldr	r2, [pc, #108]	@ (800100c <main+0xfc>)
 8000f9e:	2140      	movs	r1, #64	@ 0x40
 8000fa0:	f008 fa2a 	bl	80093f8 <sniprintf>
      CDC_Transmit_FS((uint8_t *)buffer, strlen(buffer)); // Transmite el mensaje por USB
 8000fa4:	1d3b      	adds	r3, r7, #4
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	f7ff f96a 	bl	8000280 <strlen>
 8000fac:	4603      	mov	r3, r0
 8000fae:	b29a      	uxth	r2, r3
 8000fb0:	1d3b      	adds	r3, r7, #4
 8000fb2:	4611      	mov	r1, r2
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	f007 f8b3 	bl	8008120 <CDC_Transmit_FS>
      // Verifica si ha transcurrido el tiempo de muestreo
      if (HAL_GetTick() - last_time >= delta_t) {
 8000fba:	f000 fc1b 	bl	80017f4 <HAL_GetTick>
 8000fbe:	4602      	mov	r2, r0
 8000fc0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000fc2:	1ad3      	subs	r3, r2, r3
 8000fc4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8000fc6:	429a      	cmp	r2, r3
 8000fc8:	d813      	bhi.n	8000ff2 <main+0xe2>
          // Incrementa la velocidad acumulada
          acum += 5;
 8000fca:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8000fce:	3305      	adds	r3, #5
 8000fd0:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
          if (acum > 100) {
 8000fd4:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8000fd8:	2b64      	cmp	r3, #100	@ 0x64
 8000fda:	d902      	bls.n	8000fe2 <main+0xd2>
              acum = 100; // Limita la velocidad máxima
 8000fdc:	2364      	movs	r3, #100	@ 0x64
 8000fde:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
          }
          Motor_SetSpeed(acum); // Ajusta la velocidad del motor
 8000fe2:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f7ff ff6e 	bl	8000ec8 <Motor_SetSpeed>
          last_time = HAL_GetTick(); // Actualiza el tiempo
 8000fec:	f000 fc02 	bl	80017f4 <HAL_GetTick>
 8000ff0:	6578      	str	r0, [r7, #84]	@ 0x54
      }

      HAL_Delay(10); // Retraso para evitar sobrecargar el CPU
 8000ff2:	200a      	movs	r0, #10
 8000ff4:	f000 fc0a 	bl	800180c <HAL_Delay>
      timer_counter = __HAL_TIM_GET_COUNTER(&htim3); // Lee el contador del encoder
 8000ff8:	e7ae      	b.n	8000f58 <main+0x48>
 8000ffa:	bf00      	nop
 8000ffc:	200002e0 	.word	0x200002e0
 8001000:	20000328 	.word	0x20000328
 8001004:	42700000 	.word	0x42700000
 8001008:	44284000 	.word	0x44284000
 800100c:	0800b690 	.word	0x0800b690

08001010 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b094      	sub	sp, #80	@ 0x50
 8001014:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001016:	f107 0320 	add.w	r3, r7, #32
 800101a:	2230      	movs	r2, #48	@ 0x30
 800101c:	2100      	movs	r1, #0
 800101e:	4618      	mov	r0, r3
 8001020:	f008 fa61 	bl	80094e6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001024:	f107 030c 	add.w	r3, r7, #12
 8001028:	2200      	movs	r2, #0
 800102a:	601a      	str	r2, [r3, #0]
 800102c:	605a      	str	r2, [r3, #4]
 800102e:	609a      	str	r2, [r3, #8]
 8001030:	60da      	str	r2, [r3, #12]
 8001032:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001034:	2300      	movs	r3, #0
 8001036:	60bb      	str	r3, [r7, #8]
 8001038:	4b27      	ldr	r3, [pc, #156]	@ (80010d8 <SystemClock_Config+0xc8>)
 800103a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800103c:	4a26      	ldr	r2, [pc, #152]	@ (80010d8 <SystemClock_Config+0xc8>)
 800103e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001042:	6413      	str	r3, [r2, #64]	@ 0x40
 8001044:	4b24      	ldr	r3, [pc, #144]	@ (80010d8 <SystemClock_Config+0xc8>)
 8001046:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001048:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800104c:	60bb      	str	r3, [r7, #8]
 800104e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001050:	2300      	movs	r3, #0
 8001052:	607b      	str	r3, [r7, #4]
 8001054:	4b21      	ldr	r3, [pc, #132]	@ (80010dc <SystemClock_Config+0xcc>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	4a20      	ldr	r2, [pc, #128]	@ (80010dc <SystemClock_Config+0xcc>)
 800105a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800105e:	6013      	str	r3, [r2, #0]
 8001060:	4b1e      	ldr	r3, [pc, #120]	@ (80010dc <SystemClock_Config+0xcc>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001068:	607b      	str	r3, [r7, #4]
 800106a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800106c:	2301      	movs	r3, #1
 800106e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001070:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001074:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001076:	2302      	movs	r3, #2
 8001078:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800107a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800107e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001080:	2319      	movs	r3, #25
 8001082:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 144;
 8001084:	2390      	movs	r3, #144	@ 0x90
 8001086:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001088:	2302      	movs	r3, #2
 800108a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 800108c:	2303      	movs	r3, #3
 800108e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001090:	f107 0320 	add.w	r3, r7, #32
 8001094:	4618      	mov	r0, r3
 8001096:	f002 f8df 	bl	8003258 <HAL_RCC_OscConfig>
 800109a:	4603      	mov	r3, r0
 800109c:	2b00      	cmp	r3, #0
 800109e:	d001      	beq.n	80010a4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80010a0:	f000 f938 	bl	8001314 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010a4:	230f      	movs	r3, #15
 80010a6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010a8:	2302      	movs	r3, #2
 80010aa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010ac:	2300      	movs	r3, #0
 80010ae:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80010b0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010b4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010b6:	2300      	movs	r3, #0
 80010b8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80010ba:	f107 030c 	add.w	r3, r7, #12
 80010be:	2102      	movs	r1, #2
 80010c0:	4618      	mov	r0, r3
 80010c2:	f002 fb41 	bl	8003748 <HAL_RCC_ClockConfig>
 80010c6:	4603      	mov	r3, r0
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d001      	beq.n	80010d0 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80010cc:	f000 f922 	bl	8001314 <Error_Handler>
  }
}
 80010d0:	bf00      	nop
 80010d2:	3750      	adds	r7, #80	@ 0x50
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	40023800 	.word	0x40023800
 80010dc:	40007000 	.word	0x40007000

080010e0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b08e      	sub	sp, #56	@ 0x38
 80010e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010e6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80010ea:	2200      	movs	r2, #0
 80010ec:	601a      	str	r2, [r3, #0]
 80010ee:	605a      	str	r2, [r3, #4]
 80010f0:	609a      	str	r2, [r3, #8]
 80010f2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010f4:	f107 0320 	add.w	r3, r7, #32
 80010f8:	2200      	movs	r2, #0
 80010fa:	601a      	str	r2, [r3, #0]
 80010fc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80010fe:	1d3b      	adds	r3, r7, #4
 8001100:	2200      	movs	r2, #0
 8001102:	601a      	str	r2, [r3, #0]
 8001104:	605a      	str	r2, [r3, #4]
 8001106:	609a      	str	r2, [r3, #8]
 8001108:	60da      	str	r2, [r3, #12]
 800110a:	611a      	str	r2, [r3, #16]
 800110c:	615a      	str	r2, [r3, #20]
 800110e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001110:	4b2d      	ldr	r3, [pc, #180]	@ (80011c8 <MX_TIM2_Init+0xe8>)
 8001112:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001116:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 8001118:	4b2b      	ldr	r3, [pc, #172]	@ (80011c8 <MX_TIM2_Init+0xe8>)
 800111a:	2247      	movs	r2, #71	@ 0x47
 800111c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800111e:	4b2a      	ldr	r3, [pc, #168]	@ (80011c8 <MX_TIM2_Init+0xe8>)
 8001120:	2200      	movs	r2, #0
 8001122:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 20000;
 8001124:	4b28      	ldr	r3, [pc, #160]	@ (80011c8 <MX_TIM2_Init+0xe8>)
 8001126:	f644 6220 	movw	r2, #20000	@ 0x4e20
 800112a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800112c:	4b26      	ldr	r3, [pc, #152]	@ (80011c8 <MX_TIM2_Init+0xe8>)
 800112e:	2200      	movs	r2, #0
 8001130:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001132:	4b25      	ldr	r3, [pc, #148]	@ (80011c8 <MX_TIM2_Init+0xe8>)
 8001134:	2200      	movs	r2, #0
 8001136:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001138:	4823      	ldr	r0, [pc, #140]	@ (80011c8 <MX_TIM2_Init+0xe8>)
 800113a:	f002 fcbd 	bl	8003ab8 <HAL_TIM_Base_Init>
 800113e:	4603      	mov	r3, r0
 8001140:	2b00      	cmp	r3, #0
 8001142:	d001      	beq.n	8001148 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001144:	f000 f8e6 	bl	8001314 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001148:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800114c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800114e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001152:	4619      	mov	r1, r3
 8001154:	481c      	ldr	r0, [pc, #112]	@ (80011c8 <MX_TIM2_Init+0xe8>)
 8001156:	f002 fffd 	bl	8004154 <HAL_TIM_ConfigClockSource>
 800115a:	4603      	mov	r3, r0
 800115c:	2b00      	cmp	r3, #0
 800115e:	d001      	beq.n	8001164 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001160:	f000 f8d8 	bl	8001314 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001164:	4818      	ldr	r0, [pc, #96]	@ (80011c8 <MX_TIM2_Init+0xe8>)
 8001166:	f002 fcf6 	bl	8003b56 <HAL_TIM_PWM_Init>
 800116a:	4603      	mov	r3, r0
 800116c:	2b00      	cmp	r3, #0
 800116e:	d001      	beq.n	8001174 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001170:	f000 f8d0 	bl	8001314 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001174:	2300      	movs	r3, #0
 8001176:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001178:	2300      	movs	r3, #0
 800117a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800117c:	f107 0320 	add.w	r3, r7, #32
 8001180:	4619      	mov	r1, r3
 8001182:	4811      	ldr	r0, [pc, #68]	@ (80011c8 <MX_TIM2_Init+0xe8>)
 8001184:	f003 fb86 	bl	8004894 <HAL_TIMEx_MasterConfigSynchronization>
 8001188:	4603      	mov	r3, r0
 800118a:	2b00      	cmp	r3, #0
 800118c:	d001      	beq.n	8001192 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800118e:	f000 f8c1 	bl	8001314 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001192:	2360      	movs	r3, #96	@ 0x60
 8001194:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001196:	2300      	movs	r3, #0
 8001198:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800119a:	2300      	movs	r3, #0
 800119c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800119e:	2300      	movs	r3, #0
 80011a0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80011a2:	1d3b      	adds	r3, r7, #4
 80011a4:	2204      	movs	r2, #4
 80011a6:	4619      	mov	r1, r3
 80011a8:	4807      	ldr	r0, [pc, #28]	@ (80011c8 <MX_TIM2_Init+0xe8>)
 80011aa:	f002 ff11 	bl	8003fd0 <HAL_TIM_PWM_ConfigChannel>
 80011ae:	4603      	mov	r3, r0
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d001      	beq.n	80011b8 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80011b4:	f000 f8ae 	bl	8001314 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80011b8:	4803      	ldr	r0, [pc, #12]	@ (80011c8 <MX_TIM2_Init+0xe8>)
 80011ba:	f000 f941 	bl	8001440 <HAL_TIM_MspPostInit>

}
 80011be:	bf00      	nop
 80011c0:	3738      	adds	r7, #56	@ 0x38
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	200002e0 	.word	0x200002e0

080011cc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b08c      	sub	sp, #48	@ 0x30
 80011d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80011d2:	f107 030c 	add.w	r3, r7, #12
 80011d6:	2224      	movs	r2, #36	@ 0x24
 80011d8:	2100      	movs	r1, #0
 80011da:	4618      	mov	r0, r3
 80011dc:	f008 f983 	bl	80094e6 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011e0:	1d3b      	adds	r3, r7, #4
 80011e2:	2200      	movs	r2, #0
 80011e4:	601a      	str	r2, [r3, #0]
 80011e6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80011e8:	4b20      	ldr	r3, [pc, #128]	@ (800126c <MX_TIM3_Init+0xa0>)
 80011ea:	4a21      	ldr	r2, [pc, #132]	@ (8001270 <MX_TIM3_Init+0xa4>)
 80011ec:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80011ee:	4b1f      	ldr	r3, [pc, #124]	@ (800126c <MX_TIM3_Init+0xa0>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011f4:	4b1d      	ldr	r3, [pc, #116]	@ (800126c <MX_TIM3_Init+0xa0>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80011fa:	4b1c      	ldr	r3, [pc, #112]	@ (800126c <MX_TIM3_Init+0xa0>)
 80011fc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001200:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001202:	4b1a      	ldr	r3, [pc, #104]	@ (800126c <MX_TIM3_Init+0xa0>)
 8001204:	2200      	movs	r2, #0
 8001206:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001208:	4b18      	ldr	r3, [pc, #96]	@ (800126c <MX_TIM3_Init+0xa0>)
 800120a:	2200      	movs	r2, #0
 800120c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800120e:	2303      	movs	r3, #3
 8001210:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001212:	2300      	movs	r3, #0
 8001214:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001216:	2301      	movs	r3, #1
 8001218:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800121a:	2300      	movs	r3, #0
 800121c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800121e:	2300      	movs	r3, #0
 8001220:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001222:	2300      	movs	r3, #0
 8001224:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001226:	2301      	movs	r3, #1
 8001228:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800122a:	2300      	movs	r3, #0
 800122c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800122e:	2300      	movs	r3, #0
 8001230:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001232:	f107 030c 	add.w	r3, r7, #12
 8001236:	4619      	mov	r1, r3
 8001238:	480c      	ldr	r0, [pc, #48]	@ (800126c <MX_TIM3_Init+0xa0>)
 800123a:	f002 fd95 	bl	8003d68 <HAL_TIM_Encoder_Init>
 800123e:	4603      	mov	r3, r0
 8001240:	2b00      	cmp	r3, #0
 8001242:	d001      	beq.n	8001248 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001244:	f000 f866 	bl	8001314 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001248:	2300      	movs	r3, #0
 800124a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800124c:	2300      	movs	r3, #0
 800124e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001250:	1d3b      	adds	r3, r7, #4
 8001252:	4619      	mov	r1, r3
 8001254:	4805      	ldr	r0, [pc, #20]	@ (800126c <MX_TIM3_Init+0xa0>)
 8001256:	f003 fb1d 	bl	8004894 <HAL_TIMEx_MasterConfigSynchronization>
 800125a:	4603      	mov	r3, r0
 800125c:	2b00      	cmp	r3, #0
 800125e:	d001      	beq.n	8001264 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001260:	f000 f858 	bl	8001314 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001264:	bf00      	nop
 8001266:	3730      	adds	r7, #48	@ 0x30
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}
 800126c:	20000328 	.word	0x20000328
 8001270:	40000400 	.word	0x40000400

08001274 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b088      	sub	sp, #32
 8001278:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800127a:	f107 030c 	add.w	r3, r7, #12
 800127e:	2200      	movs	r2, #0
 8001280:	601a      	str	r2, [r3, #0]
 8001282:	605a      	str	r2, [r3, #4]
 8001284:	609a      	str	r2, [r3, #8]
 8001286:	60da      	str	r2, [r3, #12]
 8001288:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800128a:	2300      	movs	r3, #0
 800128c:	60bb      	str	r3, [r7, #8]
 800128e:	4b1f      	ldr	r3, [pc, #124]	@ (800130c <MX_GPIO_Init+0x98>)
 8001290:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001292:	4a1e      	ldr	r2, [pc, #120]	@ (800130c <MX_GPIO_Init+0x98>)
 8001294:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001298:	6313      	str	r3, [r2, #48]	@ 0x30
 800129a:	4b1c      	ldr	r3, [pc, #112]	@ (800130c <MX_GPIO_Init+0x98>)
 800129c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800129e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80012a2:	60bb      	str	r3, [r7, #8]
 80012a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012a6:	2300      	movs	r3, #0
 80012a8:	607b      	str	r3, [r7, #4]
 80012aa:	4b18      	ldr	r3, [pc, #96]	@ (800130c <MX_GPIO_Init+0x98>)
 80012ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ae:	4a17      	ldr	r2, [pc, #92]	@ (800130c <MX_GPIO_Init+0x98>)
 80012b0:	f043 0301 	orr.w	r3, r3, #1
 80012b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80012b6:	4b15      	ldr	r3, [pc, #84]	@ (800130c <MX_GPIO_Init+0x98>)
 80012b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ba:	f003 0301 	and.w	r3, r3, #1
 80012be:	607b      	str	r3, [r7, #4]
 80012c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012c2:	2300      	movs	r3, #0
 80012c4:	603b      	str	r3, [r7, #0]
 80012c6:	4b11      	ldr	r3, [pc, #68]	@ (800130c <MX_GPIO_Init+0x98>)
 80012c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ca:	4a10      	ldr	r2, [pc, #64]	@ (800130c <MX_GPIO_Init+0x98>)
 80012cc:	f043 0302 	orr.w	r3, r3, #2
 80012d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80012d2:	4b0e      	ldr	r3, [pc, #56]	@ (800130c <MX_GPIO_Init+0x98>)
 80012d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012d6:	f003 0302 	and.w	r3, r3, #2
 80012da:	603b      	str	r3, [r7, #0]
 80012dc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 80012de:	2200      	movs	r2, #0
 80012e0:	2130      	movs	r1, #48	@ 0x30
 80012e2:	480b      	ldr	r0, [pc, #44]	@ (8001310 <MX_GPIO_Init+0x9c>)
 80012e4:	f000 fd4c 	bl	8001d80 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80012e8:	2330      	movs	r3, #48	@ 0x30
 80012ea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012ec:	2301      	movs	r3, #1
 80012ee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f0:	2300      	movs	r3, #0
 80012f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012f4:	2300      	movs	r3, #0
 80012f6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012f8:	f107 030c 	add.w	r3, r7, #12
 80012fc:	4619      	mov	r1, r3
 80012fe:	4804      	ldr	r0, [pc, #16]	@ (8001310 <MX_GPIO_Init+0x9c>)
 8001300:	f000 fbba 	bl	8001a78 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001304:	bf00      	nop
 8001306:	3720      	adds	r7, #32
 8001308:	46bd      	mov	sp, r7
 800130a:	bd80      	pop	{r7, pc}
 800130c:	40023800 	.word	0x40023800
 8001310:	40020400 	.word	0x40020400

08001314 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001314:	b480      	push	{r7}
 8001316:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001318:	b672      	cpsid	i
}
 800131a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800131c:	bf00      	nop
 800131e:	e7fd      	b.n	800131c <Error_Handler+0x8>

08001320 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001320:	b480      	push	{r7}
 8001322:	b083      	sub	sp, #12
 8001324:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001326:	2300      	movs	r3, #0
 8001328:	607b      	str	r3, [r7, #4]
 800132a:	4b10      	ldr	r3, [pc, #64]	@ (800136c <HAL_MspInit+0x4c>)
 800132c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800132e:	4a0f      	ldr	r2, [pc, #60]	@ (800136c <HAL_MspInit+0x4c>)
 8001330:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001334:	6453      	str	r3, [r2, #68]	@ 0x44
 8001336:	4b0d      	ldr	r3, [pc, #52]	@ (800136c <HAL_MspInit+0x4c>)
 8001338:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800133a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800133e:	607b      	str	r3, [r7, #4]
 8001340:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001342:	2300      	movs	r3, #0
 8001344:	603b      	str	r3, [r7, #0]
 8001346:	4b09      	ldr	r3, [pc, #36]	@ (800136c <HAL_MspInit+0x4c>)
 8001348:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800134a:	4a08      	ldr	r2, [pc, #32]	@ (800136c <HAL_MspInit+0x4c>)
 800134c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001350:	6413      	str	r3, [r2, #64]	@ 0x40
 8001352:	4b06      	ldr	r3, [pc, #24]	@ (800136c <HAL_MspInit+0x4c>)
 8001354:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001356:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800135a:	603b      	str	r3, [r7, #0]
 800135c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800135e:	bf00      	nop
 8001360:	370c      	adds	r7, #12
 8001362:	46bd      	mov	sp, r7
 8001364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001368:	4770      	bx	lr
 800136a:	bf00      	nop
 800136c:	40023800 	.word	0x40023800

08001370 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001370:	b480      	push	{r7}
 8001372:	b085      	sub	sp, #20
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001380:	d10d      	bne.n	800139e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001382:	2300      	movs	r3, #0
 8001384:	60fb      	str	r3, [r7, #12]
 8001386:	4b09      	ldr	r3, [pc, #36]	@ (80013ac <HAL_TIM_Base_MspInit+0x3c>)
 8001388:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800138a:	4a08      	ldr	r2, [pc, #32]	@ (80013ac <HAL_TIM_Base_MspInit+0x3c>)
 800138c:	f043 0301 	orr.w	r3, r3, #1
 8001390:	6413      	str	r3, [r2, #64]	@ 0x40
 8001392:	4b06      	ldr	r3, [pc, #24]	@ (80013ac <HAL_TIM_Base_MspInit+0x3c>)
 8001394:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001396:	f003 0301 	and.w	r3, r3, #1
 800139a:	60fb      	str	r3, [r7, #12]
 800139c:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 800139e:	bf00      	nop
 80013a0:	3714      	adds	r7, #20
 80013a2:	46bd      	mov	sp, r7
 80013a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a8:	4770      	bx	lr
 80013aa:	bf00      	nop
 80013ac:	40023800 	.word	0x40023800

080013b0 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b08a      	sub	sp, #40	@ 0x28
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013b8:	f107 0314 	add.w	r3, r7, #20
 80013bc:	2200      	movs	r2, #0
 80013be:	601a      	str	r2, [r3, #0]
 80013c0:	605a      	str	r2, [r3, #4]
 80013c2:	609a      	str	r2, [r3, #8]
 80013c4:	60da      	str	r2, [r3, #12]
 80013c6:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	4a19      	ldr	r2, [pc, #100]	@ (8001434 <HAL_TIM_Encoder_MspInit+0x84>)
 80013ce:	4293      	cmp	r3, r2
 80013d0:	d12b      	bne.n	800142a <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80013d2:	2300      	movs	r3, #0
 80013d4:	613b      	str	r3, [r7, #16]
 80013d6:	4b18      	ldr	r3, [pc, #96]	@ (8001438 <HAL_TIM_Encoder_MspInit+0x88>)
 80013d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013da:	4a17      	ldr	r2, [pc, #92]	@ (8001438 <HAL_TIM_Encoder_MspInit+0x88>)
 80013dc:	f043 0302 	orr.w	r3, r3, #2
 80013e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80013e2:	4b15      	ldr	r3, [pc, #84]	@ (8001438 <HAL_TIM_Encoder_MspInit+0x88>)
 80013e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013e6:	f003 0302 	and.w	r3, r3, #2
 80013ea:	613b      	str	r3, [r7, #16]
 80013ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013ee:	2300      	movs	r3, #0
 80013f0:	60fb      	str	r3, [r7, #12]
 80013f2:	4b11      	ldr	r3, [pc, #68]	@ (8001438 <HAL_TIM_Encoder_MspInit+0x88>)
 80013f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013f6:	4a10      	ldr	r2, [pc, #64]	@ (8001438 <HAL_TIM_Encoder_MspInit+0x88>)
 80013f8:	f043 0301 	orr.w	r3, r3, #1
 80013fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80013fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001438 <HAL_TIM_Encoder_MspInit+0x88>)
 8001400:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001402:	f003 0301 	and.w	r3, r3, #1
 8001406:	60fb      	str	r3, [r7, #12]
 8001408:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800140a:	23c0      	movs	r3, #192	@ 0xc0
 800140c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800140e:	2302      	movs	r3, #2
 8001410:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001412:	2300      	movs	r3, #0
 8001414:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001416:	2300      	movs	r3, #0
 8001418:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800141a:	2302      	movs	r3, #2
 800141c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800141e:	f107 0314 	add.w	r3, r7, #20
 8001422:	4619      	mov	r1, r3
 8001424:	4805      	ldr	r0, [pc, #20]	@ (800143c <HAL_TIM_Encoder_MspInit+0x8c>)
 8001426:	f000 fb27 	bl	8001a78 <HAL_GPIO_Init>

  /* USER CODE END TIM3_MspInit 1 */

  }

}
 800142a:	bf00      	nop
 800142c:	3728      	adds	r7, #40	@ 0x28
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	40000400 	.word	0x40000400
 8001438:	40023800 	.word	0x40023800
 800143c:	40020000 	.word	0x40020000

08001440 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b088      	sub	sp, #32
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001448:	f107 030c 	add.w	r3, r7, #12
 800144c:	2200      	movs	r2, #0
 800144e:	601a      	str	r2, [r3, #0]
 8001450:	605a      	str	r2, [r3, #4]
 8001452:	609a      	str	r2, [r3, #8]
 8001454:	60da      	str	r2, [r3, #12]
 8001456:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001460:	d11d      	bne.n	800149e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001462:	2300      	movs	r3, #0
 8001464:	60bb      	str	r3, [r7, #8]
 8001466:	4b10      	ldr	r3, [pc, #64]	@ (80014a8 <HAL_TIM_MspPostInit+0x68>)
 8001468:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800146a:	4a0f      	ldr	r2, [pc, #60]	@ (80014a8 <HAL_TIM_MspPostInit+0x68>)
 800146c:	f043 0302 	orr.w	r3, r3, #2
 8001470:	6313      	str	r3, [r2, #48]	@ 0x30
 8001472:	4b0d      	ldr	r3, [pc, #52]	@ (80014a8 <HAL_TIM_MspPostInit+0x68>)
 8001474:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001476:	f003 0302 	and.w	r3, r3, #2
 800147a:	60bb      	str	r3, [r7, #8]
 800147c:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800147e:	2308      	movs	r3, #8
 8001480:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001482:	2302      	movs	r3, #2
 8001484:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001486:	2300      	movs	r3, #0
 8001488:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800148a:	2300      	movs	r3, #0
 800148c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800148e:	2301      	movs	r3, #1
 8001490:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001492:	f107 030c 	add.w	r3, r7, #12
 8001496:	4619      	mov	r1, r3
 8001498:	4804      	ldr	r0, [pc, #16]	@ (80014ac <HAL_TIM_MspPostInit+0x6c>)
 800149a:	f000 faed 	bl	8001a78 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800149e:	bf00      	nop
 80014a0:	3720      	adds	r7, #32
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}
 80014a6:	bf00      	nop
 80014a8:	40023800 	.word	0x40023800
 80014ac:	40020400 	.word	0x40020400

080014b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014b0:	b480      	push	{r7}
 80014b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80014b4:	bf00      	nop
 80014b6:	e7fd      	b.n	80014b4 <NMI_Handler+0x4>

080014b8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014b8:	b480      	push	{r7}
 80014ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014bc:	bf00      	nop
 80014be:	e7fd      	b.n	80014bc <HardFault_Handler+0x4>

080014c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014c0:	b480      	push	{r7}
 80014c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014c4:	bf00      	nop
 80014c6:	e7fd      	b.n	80014c4 <MemManage_Handler+0x4>

080014c8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014c8:	b480      	push	{r7}
 80014ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014cc:	bf00      	nop
 80014ce:	e7fd      	b.n	80014cc <BusFault_Handler+0x4>

080014d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014d0:	b480      	push	{r7}
 80014d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014d4:	bf00      	nop
 80014d6:	e7fd      	b.n	80014d4 <UsageFault_Handler+0x4>

080014d8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014d8:	b480      	push	{r7}
 80014da:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014dc:	bf00      	nop
 80014de:	46bd      	mov	sp, r7
 80014e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e4:	4770      	bx	lr

080014e6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014e6:	b480      	push	{r7}
 80014e8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014ea:	bf00      	nop
 80014ec:	46bd      	mov	sp, r7
 80014ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f2:	4770      	bx	lr

080014f4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014f4:	b480      	push	{r7}
 80014f6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014f8:	bf00      	nop
 80014fa:	46bd      	mov	sp, r7
 80014fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001500:	4770      	bx	lr

08001502 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001502:	b580      	push	{r7, lr}
 8001504:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001506:	f000 f961 	bl	80017cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800150a:	bf00      	nop
 800150c:	bd80      	pop	{r7, pc}
	...

08001510 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001514:	4802      	ldr	r0, [pc, #8]	@ (8001520 <OTG_FS_IRQHandler+0x10>)
 8001516:	f000 fd90 	bl	800203a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800151a:	bf00      	nop
 800151c:	bd80      	pop	{r7, pc}
 800151e:	bf00      	nop
 8001520:	20001858 	.word	0x20001858

08001524 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001524:	b480      	push	{r7}
 8001526:	af00      	add	r7, sp, #0
  return 1;
 8001528:	2301      	movs	r3, #1
}
 800152a:	4618      	mov	r0, r3
 800152c:	46bd      	mov	sp, r7
 800152e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001532:	4770      	bx	lr

08001534 <_kill>:

int _kill(int pid, int sig)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b082      	sub	sp, #8
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
 800153c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800153e:	f008 f825 	bl	800958c <__errno>
 8001542:	4603      	mov	r3, r0
 8001544:	2216      	movs	r2, #22
 8001546:	601a      	str	r2, [r3, #0]
  return -1;
 8001548:	f04f 33ff 	mov.w	r3, #4294967295
}
 800154c:	4618      	mov	r0, r3
 800154e:	3708      	adds	r7, #8
 8001550:	46bd      	mov	sp, r7
 8001552:	bd80      	pop	{r7, pc}

08001554 <_exit>:

void _exit (int status)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b082      	sub	sp, #8
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800155c:	f04f 31ff 	mov.w	r1, #4294967295
 8001560:	6878      	ldr	r0, [r7, #4]
 8001562:	f7ff ffe7 	bl	8001534 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001566:	bf00      	nop
 8001568:	e7fd      	b.n	8001566 <_exit+0x12>

0800156a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800156a:	b580      	push	{r7, lr}
 800156c:	b086      	sub	sp, #24
 800156e:	af00      	add	r7, sp, #0
 8001570:	60f8      	str	r0, [r7, #12]
 8001572:	60b9      	str	r1, [r7, #8]
 8001574:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001576:	2300      	movs	r3, #0
 8001578:	617b      	str	r3, [r7, #20]
 800157a:	e00a      	b.n	8001592 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800157c:	f3af 8000 	nop.w
 8001580:	4601      	mov	r1, r0
 8001582:	68bb      	ldr	r3, [r7, #8]
 8001584:	1c5a      	adds	r2, r3, #1
 8001586:	60ba      	str	r2, [r7, #8]
 8001588:	b2ca      	uxtb	r2, r1
 800158a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800158c:	697b      	ldr	r3, [r7, #20]
 800158e:	3301      	adds	r3, #1
 8001590:	617b      	str	r3, [r7, #20]
 8001592:	697a      	ldr	r2, [r7, #20]
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	429a      	cmp	r2, r3
 8001598:	dbf0      	blt.n	800157c <_read+0x12>
  }

  return len;
 800159a:	687b      	ldr	r3, [r7, #4]
}
 800159c:	4618      	mov	r0, r3
 800159e:	3718      	adds	r7, #24
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bd80      	pop	{r7, pc}

080015a4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b086      	sub	sp, #24
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	60f8      	str	r0, [r7, #12]
 80015ac:	60b9      	str	r1, [r7, #8]
 80015ae:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015b0:	2300      	movs	r3, #0
 80015b2:	617b      	str	r3, [r7, #20]
 80015b4:	e009      	b.n	80015ca <_write+0x26>
  {
    __io_putchar(*ptr++);
 80015b6:	68bb      	ldr	r3, [r7, #8]
 80015b8:	1c5a      	adds	r2, r3, #1
 80015ba:	60ba      	str	r2, [r7, #8]
 80015bc:	781b      	ldrb	r3, [r3, #0]
 80015be:	4618      	mov	r0, r3
 80015c0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015c4:	697b      	ldr	r3, [r7, #20]
 80015c6:	3301      	adds	r3, #1
 80015c8:	617b      	str	r3, [r7, #20]
 80015ca:	697a      	ldr	r2, [r7, #20]
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	429a      	cmp	r2, r3
 80015d0:	dbf1      	blt.n	80015b6 <_write+0x12>
  }
  return len;
 80015d2:	687b      	ldr	r3, [r7, #4]
}
 80015d4:	4618      	mov	r0, r3
 80015d6:	3718      	adds	r7, #24
 80015d8:	46bd      	mov	sp, r7
 80015da:	bd80      	pop	{r7, pc}

080015dc <_close>:

int _close(int file)
{
 80015dc:	b480      	push	{r7}
 80015de:	b083      	sub	sp, #12
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80015e4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015e8:	4618      	mov	r0, r3
 80015ea:	370c      	adds	r7, #12
 80015ec:	46bd      	mov	sp, r7
 80015ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f2:	4770      	bx	lr

080015f4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80015f4:	b480      	push	{r7}
 80015f6:	b083      	sub	sp, #12
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
 80015fc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80015fe:	683b      	ldr	r3, [r7, #0]
 8001600:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001604:	605a      	str	r2, [r3, #4]
  return 0;
 8001606:	2300      	movs	r3, #0
}
 8001608:	4618      	mov	r0, r3
 800160a:	370c      	adds	r7, #12
 800160c:	46bd      	mov	sp, r7
 800160e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001612:	4770      	bx	lr

08001614 <_isatty>:

int _isatty(int file)
{
 8001614:	b480      	push	{r7}
 8001616:	b083      	sub	sp, #12
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800161c:	2301      	movs	r3, #1
}
 800161e:	4618      	mov	r0, r3
 8001620:	370c      	adds	r7, #12
 8001622:	46bd      	mov	sp, r7
 8001624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001628:	4770      	bx	lr

0800162a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800162a:	b480      	push	{r7}
 800162c:	b085      	sub	sp, #20
 800162e:	af00      	add	r7, sp, #0
 8001630:	60f8      	str	r0, [r7, #12]
 8001632:	60b9      	str	r1, [r7, #8]
 8001634:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001636:	2300      	movs	r3, #0
}
 8001638:	4618      	mov	r0, r3
 800163a:	3714      	adds	r7, #20
 800163c:	46bd      	mov	sp, r7
 800163e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001642:	4770      	bx	lr

08001644 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b086      	sub	sp, #24
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800164c:	4a14      	ldr	r2, [pc, #80]	@ (80016a0 <_sbrk+0x5c>)
 800164e:	4b15      	ldr	r3, [pc, #84]	@ (80016a4 <_sbrk+0x60>)
 8001650:	1ad3      	subs	r3, r2, r3
 8001652:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001654:	697b      	ldr	r3, [r7, #20]
 8001656:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001658:	4b13      	ldr	r3, [pc, #76]	@ (80016a8 <_sbrk+0x64>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	2b00      	cmp	r3, #0
 800165e:	d102      	bne.n	8001666 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001660:	4b11      	ldr	r3, [pc, #68]	@ (80016a8 <_sbrk+0x64>)
 8001662:	4a12      	ldr	r2, [pc, #72]	@ (80016ac <_sbrk+0x68>)
 8001664:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001666:	4b10      	ldr	r3, [pc, #64]	@ (80016a8 <_sbrk+0x64>)
 8001668:	681a      	ldr	r2, [r3, #0]
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	4413      	add	r3, r2
 800166e:	693a      	ldr	r2, [r7, #16]
 8001670:	429a      	cmp	r2, r3
 8001672:	d207      	bcs.n	8001684 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001674:	f007 ff8a 	bl	800958c <__errno>
 8001678:	4603      	mov	r3, r0
 800167a:	220c      	movs	r2, #12
 800167c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800167e:	f04f 33ff 	mov.w	r3, #4294967295
 8001682:	e009      	b.n	8001698 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001684:	4b08      	ldr	r3, [pc, #32]	@ (80016a8 <_sbrk+0x64>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800168a:	4b07      	ldr	r3, [pc, #28]	@ (80016a8 <_sbrk+0x64>)
 800168c:	681a      	ldr	r2, [r3, #0]
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	4413      	add	r3, r2
 8001692:	4a05      	ldr	r2, [pc, #20]	@ (80016a8 <_sbrk+0x64>)
 8001694:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001696:	68fb      	ldr	r3, [r7, #12]
}
 8001698:	4618      	mov	r0, r3
 800169a:	3718      	adds	r7, #24
 800169c:	46bd      	mov	sp, r7
 800169e:	bd80      	pop	{r7, pc}
 80016a0:	20020000 	.word	0x20020000
 80016a4:	00000400 	.word	0x00000400
 80016a8:	20000370 	.word	0x20000370
 80016ac:	200020a8 	.word	0x200020a8

080016b0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80016b0:	b480      	push	{r7}
 80016b2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80016b4:	4b06      	ldr	r3, [pc, #24]	@ (80016d0 <SystemInit+0x20>)
 80016b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80016ba:	4a05      	ldr	r2, [pc, #20]	@ (80016d0 <SystemInit+0x20>)
 80016bc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80016c0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80016c4:	bf00      	nop
 80016c6:	46bd      	mov	sp, r7
 80016c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016cc:	4770      	bx	lr
 80016ce:	bf00      	nop
 80016d0:	e000ed00 	.word	0xe000ed00

080016d4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80016d4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800170c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80016d8:	f7ff ffea 	bl	80016b0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80016dc:	480c      	ldr	r0, [pc, #48]	@ (8001710 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80016de:	490d      	ldr	r1, [pc, #52]	@ (8001714 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80016e0:	4a0d      	ldr	r2, [pc, #52]	@ (8001718 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80016e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016e4:	e002      	b.n	80016ec <LoopCopyDataInit>

080016e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016ea:	3304      	adds	r3, #4

080016ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016f0:	d3f9      	bcc.n	80016e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016f2:	4a0a      	ldr	r2, [pc, #40]	@ (800171c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80016f4:	4c0a      	ldr	r4, [pc, #40]	@ (8001720 <LoopFillZerobss+0x22>)
  movs r3, #0
 80016f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016f8:	e001      	b.n	80016fe <LoopFillZerobss>

080016fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016fc:	3204      	adds	r2, #4

080016fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001700:	d3fb      	bcc.n	80016fa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001702:	f007 ff49 	bl	8009598 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001706:	f7ff fc03 	bl	8000f10 <main>
  bx  lr    
 800170a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800170c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001710:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001714:	200002c4 	.word	0x200002c4
  ldr r2, =_sidata
 8001718:	0800ba88 	.word	0x0800ba88
  ldr r2, =_sbss
 800171c:	200002c4 	.word	0x200002c4
  ldr r4, =_ebss
 8001720:	200020a8 	.word	0x200020a8

08001724 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001724:	e7fe      	b.n	8001724 <ADC_IRQHandler>
	...

08001728 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800172c:	4b0e      	ldr	r3, [pc, #56]	@ (8001768 <HAL_Init+0x40>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	4a0d      	ldr	r2, [pc, #52]	@ (8001768 <HAL_Init+0x40>)
 8001732:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001736:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001738:	4b0b      	ldr	r3, [pc, #44]	@ (8001768 <HAL_Init+0x40>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	4a0a      	ldr	r2, [pc, #40]	@ (8001768 <HAL_Init+0x40>)
 800173e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001742:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001744:	4b08      	ldr	r3, [pc, #32]	@ (8001768 <HAL_Init+0x40>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	4a07      	ldr	r2, [pc, #28]	@ (8001768 <HAL_Init+0x40>)
 800174a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800174e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001750:	2003      	movs	r0, #3
 8001752:	f000 f94f 	bl	80019f4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001756:	200f      	movs	r0, #15
 8001758:	f000 f808 	bl	800176c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800175c:	f7ff fde0 	bl	8001320 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001760:	2300      	movs	r3, #0
}
 8001762:	4618      	mov	r0, r3
 8001764:	bd80      	pop	{r7, pc}
 8001766:	bf00      	nop
 8001768:	40023c00 	.word	0x40023c00

0800176c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b082      	sub	sp, #8
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001774:	4b12      	ldr	r3, [pc, #72]	@ (80017c0 <HAL_InitTick+0x54>)
 8001776:	681a      	ldr	r2, [r3, #0]
 8001778:	4b12      	ldr	r3, [pc, #72]	@ (80017c4 <HAL_InitTick+0x58>)
 800177a:	781b      	ldrb	r3, [r3, #0]
 800177c:	4619      	mov	r1, r3
 800177e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001782:	fbb3 f3f1 	udiv	r3, r3, r1
 8001786:	fbb2 f3f3 	udiv	r3, r2, r3
 800178a:	4618      	mov	r0, r3
 800178c:	f000 f967 	bl	8001a5e <HAL_SYSTICK_Config>
 8001790:	4603      	mov	r3, r0
 8001792:	2b00      	cmp	r3, #0
 8001794:	d001      	beq.n	800179a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001796:	2301      	movs	r3, #1
 8001798:	e00e      	b.n	80017b8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	2b0f      	cmp	r3, #15
 800179e:	d80a      	bhi.n	80017b6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80017a0:	2200      	movs	r2, #0
 80017a2:	6879      	ldr	r1, [r7, #4]
 80017a4:	f04f 30ff 	mov.w	r0, #4294967295
 80017a8:	f000 f92f 	bl	8001a0a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80017ac:	4a06      	ldr	r2, [pc, #24]	@ (80017c8 <HAL_InitTick+0x5c>)
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80017b2:	2300      	movs	r3, #0
 80017b4:	e000      	b.n	80017b8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80017b6:	2301      	movs	r3, #1
}
 80017b8:	4618      	mov	r0, r3
 80017ba:	3708      	adds	r7, #8
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd80      	pop	{r7, pc}
 80017c0:	20000000 	.word	0x20000000
 80017c4:	20000008 	.word	0x20000008
 80017c8:	20000004 	.word	0x20000004

080017cc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017cc:	b480      	push	{r7}
 80017ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80017d0:	4b06      	ldr	r3, [pc, #24]	@ (80017ec <HAL_IncTick+0x20>)
 80017d2:	781b      	ldrb	r3, [r3, #0]
 80017d4:	461a      	mov	r2, r3
 80017d6:	4b06      	ldr	r3, [pc, #24]	@ (80017f0 <HAL_IncTick+0x24>)
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	4413      	add	r3, r2
 80017dc:	4a04      	ldr	r2, [pc, #16]	@ (80017f0 <HAL_IncTick+0x24>)
 80017de:	6013      	str	r3, [r2, #0]
}
 80017e0:	bf00      	nop
 80017e2:	46bd      	mov	sp, r7
 80017e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e8:	4770      	bx	lr
 80017ea:	bf00      	nop
 80017ec:	20000008 	.word	0x20000008
 80017f0:	20000374 	.word	0x20000374

080017f4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017f4:	b480      	push	{r7}
 80017f6:	af00      	add	r7, sp, #0
  return uwTick;
 80017f8:	4b03      	ldr	r3, [pc, #12]	@ (8001808 <HAL_GetTick+0x14>)
 80017fa:	681b      	ldr	r3, [r3, #0]
}
 80017fc:	4618      	mov	r0, r3
 80017fe:	46bd      	mov	sp, r7
 8001800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001804:	4770      	bx	lr
 8001806:	bf00      	nop
 8001808:	20000374 	.word	0x20000374

0800180c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b084      	sub	sp, #16
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001814:	f7ff ffee 	bl	80017f4 <HAL_GetTick>
 8001818:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001824:	d005      	beq.n	8001832 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001826:	4b0a      	ldr	r3, [pc, #40]	@ (8001850 <HAL_Delay+0x44>)
 8001828:	781b      	ldrb	r3, [r3, #0]
 800182a:	461a      	mov	r2, r3
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	4413      	add	r3, r2
 8001830:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001832:	bf00      	nop
 8001834:	f7ff ffde 	bl	80017f4 <HAL_GetTick>
 8001838:	4602      	mov	r2, r0
 800183a:	68bb      	ldr	r3, [r7, #8]
 800183c:	1ad3      	subs	r3, r2, r3
 800183e:	68fa      	ldr	r2, [r7, #12]
 8001840:	429a      	cmp	r2, r3
 8001842:	d8f7      	bhi.n	8001834 <HAL_Delay+0x28>
  {
  }
}
 8001844:	bf00      	nop
 8001846:	bf00      	nop
 8001848:	3710      	adds	r7, #16
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}
 800184e:	bf00      	nop
 8001850:	20000008 	.word	0x20000008

08001854 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001854:	b480      	push	{r7}
 8001856:	b085      	sub	sp, #20
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	f003 0307 	and.w	r3, r3, #7
 8001862:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001864:	4b0c      	ldr	r3, [pc, #48]	@ (8001898 <__NVIC_SetPriorityGrouping+0x44>)
 8001866:	68db      	ldr	r3, [r3, #12]
 8001868:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800186a:	68ba      	ldr	r2, [r7, #8]
 800186c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001870:	4013      	ands	r3, r2
 8001872:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001878:	68bb      	ldr	r3, [r7, #8]
 800187a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800187c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001880:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001884:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001886:	4a04      	ldr	r2, [pc, #16]	@ (8001898 <__NVIC_SetPriorityGrouping+0x44>)
 8001888:	68bb      	ldr	r3, [r7, #8]
 800188a:	60d3      	str	r3, [r2, #12]
}
 800188c:	bf00      	nop
 800188e:	3714      	adds	r7, #20
 8001890:	46bd      	mov	sp, r7
 8001892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001896:	4770      	bx	lr
 8001898:	e000ed00 	.word	0xe000ed00

0800189c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800189c:	b480      	push	{r7}
 800189e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018a0:	4b04      	ldr	r3, [pc, #16]	@ (80018b4 <__NVIC_GetPriorityGrouping+0x18>)
 80018a2:	68db      	ldr	r3, [r3, #12]
 80018a4:	0a1b      	lsrs	r3, r3, #8
 80018a6:	f003 0307 	and.w	r3, r3, #7
}
 80018aa:	4618      	mov	r0, r3
 80018ac:	46bd      	mov	sp, r7
 80018ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b2:	4770      	bx	lr
 80018b4:	e000ed00 	.word	0xe000ed00

080018b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018b8:	b480      	push	{r7}
 80018ba:	b083      	sub	sp, #12
 80018bc:	af00      	add	r7, sp, #0
 80018be:	4603      	mov	r3, r0
 80018c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	db0b      	blt.n	80018e2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018ca:	79fb      	ldrb	r3, [r7, #7]
 80018cc:	f003 021f 	and.w	r2, r3, #31
 80018d0:	4907      	ldr	r1, [pc, #28]	@ (80018f0 <__NVIC_EnableIRQ+0x38>)
 80018d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018d6:	095b      	lsrs	r3, r3, #5
 80018d8:	2001      	movs	r0, #1
 80018da:	fa00 f202 	lsl.w	r2, r0, r2
 80018de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80018e2:	bf00      	nop
 80018e4:	370c      	adds	r7, #12
 80018e6:	46bd      	mov	sp, r7
 80018e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ec:	4770      	bx	lr
 80018ee:	bf00      	nop
 80018f0:	e000e100 	.word	0xe000e100

080018f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018f4:	b480      	push	{r7}
 80018f6:	b083      	sub	sp, #12
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	4603      	mov	r3, r0
 80018fc:	6039      	str	r1, [r7, #0]
 80018fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001900:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001904:	2b00      	cmp	r3, #0
 8001906:	db0a      	blt.n	800191e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	b2da      	uxtb	r2, r3
 800190c:	490c      	ldr	r1, [pc, #48]	@ (8001940 <__NVIC_SetPriority+0x4c>)
 800190e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001912:	0112      	lsls	r2, r2, #4
 8001914:	b2d2      	uxtb	r2, r2
 8001916:	440b      	add	r3, r1
 8001918:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800191c:	e00a      	b.n	8001934 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	b2da      	uxtb	r2, r3
 8001922:	4908      	ldr	r1, [pc, #32]	@ (8001944 <__NVIC_SetPriority+0x50>)
 8001924:	79fb      	ldrb	r3, [r7, #7]
 8001926:	f003 030f 	and.w	r3, r3, #15
 800192a:	3b04      	subs	r3, #4
 800192c:	0112      	lsls	r2, r2, #4
 800192e:	b2d2      	uxtb	r2, r2
 8001930:	440b      	add	r3, r1
 8001932:	761a      	strb	r2, [r3, #24]
}
 8001934:	bf00      	nop
 8001936:	370c      	adds	r7, #12
 8001938:	46bd      	mov	sp, r7
 800193a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193e:	4770      	bx	lr
 8001940:	e000e100 	.word	0xe000e100
 8001944:	e000ed00 	.word	0xe000ed00

08001948 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001948:	b480      	push	{r7}
 800194a:	b089      	sub	sp, #36	@ 0x24
 800194c:	af00      	add	r7, sp, #0
 800194e:	60f8      	str	r0, [r7, #12]
 8001950:	60b9      	str	r1, [r7, #8]
 8001952:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	f003 0307 	and.w	r3, r3, #7
 800195a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800195c:	69fb      	ldr	r3, [r7, #28]
 800195e:	f1c3 0307 	rsb	r3, r3, #7
 8001962:	2b04      	cmp	r3, #4
 8001964:	bf28      	it	cs
 8001966:	2304      	movcs	r3, #4
 8001968:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800196a:	69fb      	ldr	r3, [r7, #28]
 800196c:	3304      	adds	r3, #4
 800196e:	2b06      	cmp	r3, #6
 8001970:	d902      	bls.n	8001978 <NVIC_EncodePriority+0x30>
 8001972:	69fb      	ldr	r3, [r7, #28]
 8001974:	3b03      	subs	r3, #3
 8001976:	e000      	b.n	800197a <NVIC_EncodePriority+0x32>
 8001978:	2300      	movs	r3, #0
 800197a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800197c:	f04f 32ff 	mov.w	r2, #4294967295
 8001980:	69bb      	ldr	r3, [r7, #24]
 8001982:	fa02 f303 	lsl.w	r3, r2, r3
 8001986:	43da      	mvns	r2, r3
 8001988:	68bb      	ldr	r3, [r7, #8]
 800198a:	401a      	ands	r2, r3
 800198c:	697b      	ldr	r3, [r7, #20]
 800198e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001990:	f04f 31ff 	mov.w	r1, #4294967295
 8001994:	697b      	ldr	r3, [r7, #20]
 8001996:	fa01 f303 	lsl.w	r3, r1, r3
 800199a:	43d9      	mvns	r1, r3
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019a0:	4313      	orrs	r3, r2
         );
}
 80019a2:	4618      	mov	r0, r3
 80019a4:	3724      	adds	r7, #36	@ 0x24
 80019a6:	46bd      	mov	sp, r7
 80019a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ac:	4770      	bx	lr
	...

080019b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b082      	sub	sp, #8
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	3b01      	subs	r3, #1
 80019bc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80019c0:	d301      	bcc.n	80019c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019c2:	2301      	movs	r3, #1
 80019c4:	e00f      	b.n	80019e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019c6:	4a0a      	ldr	r2, [pc, #40]	@ (80019f0 <SysTick_Config+0x40>)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	3b01      	subs	r3, #1
 80019cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019ce:	210f      	movs	r1, #15
 80019d0:	f04f 30ff 	mov.w	r0, #4294967295
 80019d4:	f7ff ff8e 	bl	80018f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019d8:	4b05      	ldr	r3, [pc, #20]	@ (80019f0 <SysTick_Config+0x40>)
 80019da:	2200      	movs	r2, #0
 80019dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80019de:	4b04      	ldr	r3, [pc, #16]	@ (80019f0 <SysTick_Config+0x40>)
 80019e0:	2207      	movs	r2, #7
 80019e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80019e4:	2300      	movs	r3, #0
}
 80019e6:	4618      	mov	r0, r3
 80019e8:	3708      	adds	r7, #8
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bd80      	pop	{r7, pc}
 80019ee:	bf00      	nop
 80019f0:	e000e010 	.word	0xe000e010

080019f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b082      	sub	sp, #8
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019fc:	6878      	ldr	r0, [r7, #4]
 80019fe:	f7ff ff29 	bl	8001854 <__NVIC_SetPriorityGrouping>
}
 8001a02:	bf00      	nop
 8001a04:	3708      	adds	r7, #8
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bd80      	pop	{r7, pc}

08001a0a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a0a:	b580      	push	{r7, lr}
 8001a0c:	b086      	sub	sp, #24
 8001a0e:	af00      	add	r7, sp, #0
 8001a10:	4603      	mov	r3, r0
 8001a12:	60b9      	str	r1, [r7, #8]
 8001a14:	607a      	str	r2, [r7, #4]
 8001a16:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a1c:	f7ff ff3e 	bl	800189c <__NVIC_GetPriorityGrouping>
 8001a20:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a22:	687a      	ldr	r2, [r7, #4]
 8001a24:	68b9      	ldr	r1, [r7, #8]
 8001a26:	6978      	ldr	r0, [r7, #20]
 8001a28:	f7ff ff8e 	bl	8001948 <NVIC_EncodePriority>
 8001a2c:	4602      	mov	r2, r0
 8001a2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a32:	4611      	mov	r1, r2
 8001a34:	4618      	mov	r0, r3
 8001a36:	f7ff ff5d 	bl	80018f4 <__NVIC_SetPriority>
}
 8001a3a:	bf00      	nop
 8001a3c:	3718      	adds	r7, #24
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bd80      	pop	{r7, pc}

08001a42 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a42:	b580      	push	{r7, lr}
 8001a44:	b082      	sub	sp, #8
 8001a46:	af00      	add	r7, sp, #0
 8001a48:	4603      	mov	r3, r0
 8001a4a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a50:	4618      	mov	r0, r3
 8001a52:	f7ff ff31 	bl	80018b8 <__NVIC_EnableIRQ>
}
 8001a56:	bf00      	nop
 8001a58:	3708      	adds	r7, #8
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}

08001a5e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a5e:	b580      	push	{r7, lr}
 8001a60:	b082      	sub	sp, #8
 8001a62:	af00      	add	r7, sp, #0
 8001a64:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a66:	6878      	ldr	r0, [r7, #4]
 8001a68:	f7ff ffa2 	bl	80019b0 <SysTick_Config>
 8001a6c:	4603      	mov	r3, r0
}
 8001a6e:	4618      	mov	r0, r3
 8001a70:	3708      	adds	r7, #8
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}
	...

08001a78 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	b089      	sub	sp, #36	@ 0x24
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
 8001a80:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001a82:	2300      	movs	r3, #0
 8001a84:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001a86:	2300      	movs	r3, #0
 8001a88:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a8e:	2300      	movs	r3, #0
 8001a90:	61fb      	str	r3, [r7, #28]
 8001a92:	e159      	b.n	8001d48 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001a94:	2201      	movs	r2, #1
 8001a96:	69fb      	ldr	r3, [r7, #28]
 8001a98:	fa02 f303 	lsl.w	r3, r2, r3
 8001a9c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	697a      	ldr	r2, [r7, #20]
 8001aa4:	4013      	ands	r3, r2
 8001aa6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001aa8:	693a      	ldr	r2, [r7, #16]
 8001aaa:	697b      	ldr	r3, [r7, #20]
 8001aac:	429a      	cmp	r2, r3
 8001aae:	f040 8148 	bne.w	8001d42 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001ab2:	683b      	ldr	r3, [r7, #0]
 8001ab4:	685b      	ldr	r3, [r3, #4]
 8001ab6:	f003 0303 	and.w	r3, r3, #3
 8001aba:	2b01      	cmp	r3, #1
 8001abc:	d005      	beq.n	8001aca <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	685b      	ldr	r3, [r3, #4]
 8001ac2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001ac6:	2b02      	cmp	r3, #2
 8001ac8:	d130      	bne.n	8001b2c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	689b      	ldr	r3, [r3, #8]
 8001ace:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001ad0:	69fb      	ldr	r3, [r7, #28]
 8001ad2:	005b      	lsls	r3, r3, #1
 8001ad4:	2203      	movs	r2, #3
 8001ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8001ada:	43db      	mvns	r3, r3
 8001adc:	69ba      	ldr	r2, [r7, #24]
 8001ade:	4013      	ands	r3, r2
 8001ae0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001ae2:	683b      	ldr	r3, [r7, #0]
 8001ae4:	68da      	ldr	r2, [r3, #12]
 8001ae6:	69fb      	ldr	r3, [r7, #28]
 8001ae8:	005b      	lsls	r3, r3, #1
 8001aea:	fa02 f303 	lsl.w	r3, r2, r3
 8001aee:	69ba      	ldr	r2, [r7, #24]
 8001af0:	4313      	orrs	r3, r2
 8001af2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	69ba      	ldr	r2, [r7, #24]
 8001af8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	685b      	ldr	r3, [r3, #4]
 8001afe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b00:	2201      	movs	r2, #1
 8001b02:	69fb      	ldr	r3, [r7, #28]
 8001b04:	fa02 f303 	lsl.w	r3, r2, r3
 8001b08:	43db      	mvns	r3, r3
 8001b0a:	69ba      	ldr	r2, [r7, #24]
 8001b0c:	4013      	ands	r3, r2
 8001b0e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	685b      	ldr	r3, [r3, #4]
 8001b14:	091b      	lsrs	r3, r3, #4
 8001b16:	f003 0201 	and.w	r2, r3, #1
 8001b1a:	69fb      	ldr	r3, [r7, #28]
 8001b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b20:	69ba      	ldr	r2, [r7, #24]
 8001b22:	4313      	orrs	r3, r2
 8001b24:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	69ba      	ldr	r2, [r7, #24]
 8001b2a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	685b      	ldr	r3, [r3, #4]
 8001b30:	f003 0303 	and.w	r3, r3, #3
 8001b34:	2b03      	cmp	r3, #3
 8001b36:	d017      	beq.n	8001b68 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	68db      	ldr	r3, [r3, #12]
 8001b3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001b3e:	69fb      	ldr	r3, [r7, #28]
 8001b40:	005b      	lsls	r3, r3, #1
 8001b42:	2203      	movs	r2, #3
 8001b44:	fa02 f303 	lsl.w	r3, r2, r3
 8001b48:	43db      	mvns	r3, r3
 8001b4a:	69ba      	ldr	r2, [r7, #24]
 8001b4c:	4013      	ands	r3, r2
 8001b4e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	689a      	ldr	r2, [r3, #8]
 8001b54:	69fb      	ldr	r3, [r7, #28]
 8001b56:	005b      	lsls	r3, r3, #1
 8001b58:	fa02 f303 	lsl.w	r3, r2, r3
 8001b5c:	69ba      	ldr	r2, [r7, #24]
 8001b5e:	4313      	orrs	r3, r2
 8001b60:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	69ba      	ldr	r2, [r7, #24]
 8001b66:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	685b      	ldr	r3, [r3, #4]
 8001b6c:	f003 0303 	and.w	r3, r3, #3
 8001b70:	2b02      	cmp	r3, #2
 8001b72:	d123      	bne.n	8001bbc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001b74:	69fb      	ldr	r3, [r7, #28]
 8001b76:	08da      	lsrs	r2, r3, #3
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	3208      	adds	r2, #8
 8001b7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b80:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001b82:	69fb      	ldr	r3, [r7, #28]
 8001b84:	f003 0307 	and.w	r3, r3, #7
 8001b88:	009b      	lsls	r3, r3, #2
 8001b8a:	220f      	movs	r2, #15
 8001b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b90:	43db      	mvns	r3, r3
 8001b92:	69ba      	ldr	r2, [r7, #24]
 8001b94:	4013      	ands	r3, r2
 8001b96:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	691a      	ldr	r2, [r3, #16]
 8001b9c:	69fb      	ldr	r3, [r7, #28]
 8001b9e:	f003 0307 	and.w	r3, r3, #7
 8001ba2:	009b      	lsls	r3, r3, #2
 8001ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba8:	69ba      	ldr	r2, [r7, #24]
 8001baa:	4313      	orrs	r3, r2
 8001bac:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001bae:	69fb      	ldr	r3, [r7, #28]
 8001bb0:	08da      	lsrs	r2, r3, #3
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	3208      	adds	r2, #8
 8001bb6:	69b9      	ldr	r1, [r7, #24]
 8001bb8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001bc2:	69fb      	ldr	r3, [r7, #28]
 8001bc4:	005b      	lsls	r3, r3, #1
 8001bc6:	2203      	movs	r2, #3
 8001bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bcc:	43db      	mvns	r3, r3
 8001bce:	69ba      	ldr	r2, [r7, #24]
 8001bd0:	4013      	ands	r3, r2
 8001bd2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	685b      	ldr	r3, [r3, #4]
 8001bd8:	f003 0203 	and.w	r2, r3, #3
 8001bdc:	69fb      	ldr	r3, [r7, #28]
 8001bde:	005b      	lsls	r3, r3, #1
 8001be0:	fa02 f303 	lsl.w	r3, r2, r3
 8001be4:	69ba      	ldr	r2, [r7, #24]
 8001be6:	4313      	orrs	r3, r2
 8001be8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	69ba      	ldr	r2, [r7, #24]
 8001bee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	685b      	ldr	r3, [r3, #4]
 8001bf4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	f000 80a2 	beq.w	8001d42 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bfe:	2300      	movs	r3, #0
 8001c00:	60fb      	str	r3, [r7, #12]
 8001c02:	4b57      	ldr	r3, [pc, #348]	@ (8001d60 <HAL_GPIO_Init+0x2e8>)
 8001c04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c06:	4a56      	ldr	r2, [pc, #344]	@ (8001d60 <HAL_GPIO_Init+0x2e8>)
 8001c08:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c0c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c0e:	4b54      	ldr	r3, [pc, #336]	@ (8001d60 <HAL_GPIO_Init+0x2e8>)
 8001c10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c12:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c16:	60fb      	str	r3, [r7, #12]
 8001c18:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001c1a:	4a52      	ldr	r2, [pc, #328]	@ (8001d64 <HAL_GPIO_Init+0x2ec>)
 8001c1c:	69fb      	ldr	r3, [r7, #28]
 8001c1e:	089b      	lsrs	r3, r3, #2
 8001c20:	3302      	adds	r3, #2
 8001c22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c26:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001c28:	69fb      	ldr	r3, [r7, #28]
 8001c2a:	f003 0303 	and.w	r3, r3, #3
 8001c2e:	009b      	lsls	r3, r3, #2
 8001c30:	220f      	movs	r2, #15
 8001c32:	fa02 f303 	lsl.w	r3, r2, r3
 8001c36:	43db      	mvns	r3, r3
 8001c38:	69ba      	ldr	r2, [r7, #24]
 8001c3a:	4013      	ands	r3, r2
 8001c3c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	4a49      	ldr	r2, [pc, #292]	@ (8001d68 <HAL_GPIO_Init+0x2f0>)
 8001c42:	4293      	cmp	r3, r2
 8001c44:	d019      	beq.n	8001c7a <HAL_GPIO_Init+0x202>
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	4a48      	ldr	r2, [pc, #288]	@ (8001d6c <HAL_GPIO_Init+0x2f4>)
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	d013      	beq.n	8001c76 <HAL_GPIO_Init+0x1fe>
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	4a47      	ldr	r2, [pc, #284]	@ (8001d70 <HAL_GPIO_Init+0x2f8>)
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d00d      	beq.n	8001c72 <HAL_GPIO_Init+0x1fa>
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	4a46      	ldr	r2, [pc, #280]	@ (8001d74 <HAL_GPIO_Init+0x2fc>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d007      	beq.n	8001c6e <HAL_GPIO_Init+0x1f6>
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	4a45      	ldr	r2, [pc, #276]	@ (8001d78 <HAL_GPIO_Init+0x300>)
 8001c62:	4293      	cmp	r3, r2
 8001c64:	d101      	bne.n	8001c6a <HAL_GPIO_Init+0x1f2>
 8001c66:	2304      	movs	r3, #4
 8001c68:	e008      	b.n	8001c7c <HAL_GPIO_Init+0x204>
 8001c6a:	2307      	movs	r3, #7
 8001c6c:	e006      	b.n	8001c7c <HAL_GPIO_Init+0x204>
 8001c6e:	2303      	movs	r3, #3
 8001c70:	e004      	b.n	8001c7c <HAL_GPIO_Init+0x204>
 8001c72:	2302      	movs	r3, #2
 8001c74:	e002      	b.n	8001c7c <HAL_GPIO_Init+0x204>
 8001c76:	2301      	movs	r3, #1
 8001c78:	e000      	b.n	8001c7c <HAL_GPIO_Init+0x204>
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	69fa      	ldr	r2, [r7, #28]
 8001c7e:	f002 0203 	and.w	r2, r2, #3
 8001c82:	0092      	lsls	r2, r2, #2
 8001c84:	4093      	lsls	r3, r2
 8001c86:	69ba      	ldr	r2, [r7, #24]
 8001c88:	4313      	orrs	r3, r2
 8001c8a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001c8c:	4935      	ldr	r1, [pc, #212]	@ (8001d64 <HAL_GPIO_Init+0x2ec>)
 8001c8e:	69fb      	ldr	r3, [r7, #28]
 8001c90:	089b      	lsrs	r3, r3, #2
 8001c92:	3302      	adds	r3, #2
 8001c94:	69ba      	ldr	r2, [r7, #24]
 8001c96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001c9a:	4b38      	ldr	r3, [pc, #224]	@ (8001d7c <HAL_GPIO_Init+0x304>)
 8001c9c:	689b      	ldr	r3, [r3, #8]
 8001c9e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ca0:	693b      	ldr	r3, [r7, #16]
 8001ca2:	43db      	mvns	r3, r3
 8001ca4:	69ba      	ldr	r2, [r7, #24]
 8001ca6:	4013      	ands	r3, r2
 8001ca8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001caa:	683b      	ldr	r3, [r7, #0]
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d003      	beq.n	8001cbe <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001cb6:	69ba      	ldr	r2, [r7, #24]
 8001cb8:	693b      	ldr	r3, [r7, #16]
 8001cba:	4313      	orrs	r3, r2
 8001cbc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001cbe:	4a2f      	ldr	r2, [pc, #188]	@ (8001d7c <HAL_GPIO_Init+0x304>)
 8001cc0:	69bb      	ldr	r3, [r7, #24]
 8001cc2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001cc4:	4b2d      	ldr	r3, [pc, #180]	@ (8001d7c <HAL_GPIO_Init+0x304>)
 8001cc6:	68db      	ldr	r3, [r3, #12]
 8001cc8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cca:	693b      	ldr	r3, [r7, #16]
 8001ccc:	43db      	mvns	r3, r3
 8001cce:	69ba      	ldr	r2, [r7, #24]
 8001cd0:	4013      	ands	r3, r2
 8001cd2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001cd4:	683b      	ldr	r3, [r7, #0]
 8001cd6:	685b      	ldr	r3, [r3, #4]
 8001cd8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d003      	beq.n	8001ce8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001ce0:	69ba      	ldr	r2, [r7, #24]
 8001ce2:	693b      	ldr	r3, [r7, #16]
 8001ce4:	4313      	orrs	r3, r2
 8001ce6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001ce8:	4a24      	ldr	r2, [pc, #144]	@ (8001d7c <HAL_GPIO_Init+0x304>)
 8001cea:	69bb      	ldr	r3, [r7, #24]
 8001cec:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001cee:	4b23      	ldr	r3, [pc, #140]	@ (8001d7c <HAL_GPIO_Init+0x304>)
 8001cf0:	685b      	ldr	r3, [r3, #4]
 8001cf2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cf4:	693b      	ldr	r3, [r7, #16]
 8001cf6:	43db      	mvns	r3, r3
 8001cf8:	69ba      	ldr	r2, [r7, #24]
 8001cfa:	4013      	ands	r3, r2
 8001cfc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001cfe:	683b      	ldr	r3, [r7, #0]
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d003      	beq.n	8001d12 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001d0a:	69ba      	ldr	r2, [r7, #24]
 8001d0c:	693b      	ldr	r3, [r7, #16]
 8001d0e:	4313      	orrs	r3, r2
 8001d10:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001d12:	4a1a      	ldr	r2, [pc, #104]	@ (8001d7c <HAL_GPIO_Init+0x304>)
 8001d14:	69bb      	ldr	r3, [r7, #24]
 8001d16:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001d18:	4b18      	ldr	r3, [pc, #96]	@ (8001d7c <HAL_GPIO_Init+0x304>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d1e:	693b      	ldr	r3, [r7, #16]
 8001d20:	43db      	mvns	r3, r3
 8001d22:	69ba      	ldr	r2, [r7, #24]
 8001d24:	4013      	ands	r3, r2
 8001d26:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001d28:	683b      	ldr	r3, [r7, #0]
 8001d2a:	685b      	ldr	r3, [r3, #4]
 8001d2c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d003      	beq.n	8001d3c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001d34:	69ba      	ldr	r2, [r7, #24]
 8001d36:	693b      	ldr	r3, [r7, #16]
 8001d38:	4313      	orrs	r3, r2
 8001d3a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001d3c:	4a0f      	ldr	r2, [pc, #60]	@ (8001d7c <HAL_GPIO_Init+0x304>)
 8001d3e:	69bb      	ldr	r3, [r7, #24]
 8001d40:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d42:	69fb      	ldr	r3, [r7, #28]
 8001d44:	3301      	adds	r3, #1
 8001d46:	61fb      	str	r3, [r7, #28]
 8001d48:	69fb      	ldr	r3, [r7, #28]
 8001d4a:	2b0f      	cmp	r3, #15
 8001d4c:	f67f aea2 	bls.w	8001a94 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001d50:	bf00      	nop
 8001d52:	bf00      	nop
 8001d54:	3724      	adds	r7, #36	@ 0x24
 8001d56:	46bd      	mov	sp, r7
 8001d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5c:	4770      	bx	lr
 8001d5e:	bf00      	nop
 8001d60:	40023800 	.word	0x40023800
 8001d64:	40013800 	.word	0x40013800
 8001d68:	40020000 	.word	0x40020000
 8001d6c:	40020400 	.word	0x40020400
 8001d70:	40020800 	.word	0x40020800
 8001d74:	40020c00 	.word	0x40020c00
 8001d78:	40021000 	.word	0x40021000
 8001d7c:	40013c00 	.word	0x40013c00

08001d80 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d80:	b480      	push	{r7}
 8001d82:	b083      	sub	sp, #12
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
 8001d88:	460b      	mov	r3, r1
 8001d8a:	807b      	strh	r3, [r7, #2]
 8001d8c:	4613      	mov	r3, r2
 8001d8e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001d90:	787b      	ldrb	r3, [r7, #1]
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d003      	beq.n	8001d9e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001d96:	887a      	ldrh	r2, [r7, #2]
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001d9c:	e003      	b.n	8001da6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001d9e:	887b      	ldrh	r3, [r7, #2]
 8001da0:	041a      	lsls	r2, r3, #16
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	619a      	str	r2, [r3, #24]
}
 8001da6:	bf00      	nop
 8001da8:	370c      	adds	r7, #12
 8001daa:	46bd      	mov	sp, r7
 8001dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db0:	4770      	bx	lr

08001db2 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001db2:	b580      	push	{r7, lr}
 8001db4:	b086      	sub	sp, #24
 8001db6:	af02      	add	r7, sp, #8
 8001db8:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d101      	bne.n	8001dc4 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001dc0:	2301      	movs	r3, #1
 8001dc2:	e101      	b.n	8001fc8 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8001dd0:	b2db      	uxtb	r3, r3
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d106      	bne.n	8001de4 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	2200      	movs	r2, #0
 8001dda:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001dde:	6878      	ldr	r0, [r7, #4]
 8001de0:	f006 fae6 	bl	80083b0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	2203      	movs	r2, #3
 8001de8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8001dec:	68bb      	ldr	r3, [r7, #8]
 8001dee:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001df2:	d102      	bne.n	8001dfa <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	2200      	movs	r2, #0
 8001df8:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	4618      	mov	r0, r3
 8001e00:	f002 fecd 	bl	8004b9e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	6818      	ldr	r0, [r3, #0]
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	7c1a      	ldrb	r2, [r3, #16]
 8001e0c:	f88d 2000 	strb.w	r2, [sp]
 8001e10:	3304      	adds	r3, #4
 8001e12:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e14:	f002 fdac 	bl	8004970 <USB_CoreInit>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d005      	beq.n	8001e2a <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	2202      	movs	r2, #2
 8001e22:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001e26:	2301      	movs	r3, #1
 8001e28:	e0ce      	b.n	8001fc8 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	2100      	movs	r1, #0
 8001e30:	4618      	mov	r0, r3
 8001e32:	f002 fec5 	bl	8004bc0 <USB_SetCurrentMode>
 8001e36:	4603      	mov	r3, r0
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d005      	beq.n	8001e48 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	2202      	movs	r2, #2
 8001e40:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001e44:	2301      	movs	r3, #1
 8001e46:	e0bf      	b.n	8001fc8 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001e48:	2300      	movs	r3, #0
 8001e4a:	73fb      	strb	r3, [r7, #15]
 8001e4c:	e04a      	b.n	8001ee4 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001e4e:	7bfa      	ldrb	r2, [r7, #15]
 8001e50:	6879      	ldr	r1, [r7, #4]
 8001e52:	4613      	mov	r3, r2
 8001e54:	00db      	lsls	r3, r3, #3
 8001e56:	4413      	add	r3, r2
 8001e58:	009b      	lsls	r3, r3, #2
 8001e5a:	440b      	add	r3, r1
 8001e5c:	3315      	adds	r3, #21
 8001e5e:	2201      	movs	r2, #1
 8001e60:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001e62:	7bfa      	ldrb	r2, [r7, #15]
 8001e64:	6879      	ldr	r1, [r7, #4]
 8001e66:	4613      	mov	r3, r2
 8001e68:	00db      	lsls	r3, r3, #3
 8001e6a:	4413      	add	r3, r2
 8001e6c:	009b      	lsls	r3, r3, #2
 8001e6e:	440b      	add	r3, r1
 8001e70:	3314      	adds	r3, #20
 8001e72:	7bfa      	ldrb	r2, [r7, #15]
 8001e74:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001e76:	7bfa      	ldrb	r2, [r7, #15]
 8001e78:	7bfb      	ldrb	r3, [r7, #15]
 8001e7a:	b298      	uxth	r0, r3
 8001e7c:	6879      	ldr	r1, [r7, #4]
 8001e7e:	4613      	mov	r3, r2
 8001e80:	00db      	lsls	r3, r3, #3
 8001e82:	4413      	add	r3, r2
 8001e84:	009b      	lsls	r3, r3, #2
 8001e86:	440b      	add	r3, r1
 8001e88:	332e      	adds	r3, #46	@ 0x2e
 8001e8a:	4602      	mov	r2, r0
 8001e8c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001e8e:	7bfa      	ldrb	r2, [r7, #15]
 8001e90:	6879      	ldr	r1, [r7, #4]
 8001e92:	4613      	mov	r3, r2
 8001e94:	00db      	lsls	r3, r3, #3
 8001e96:	4413      	add	r3, r2
 8001e98:	009b      	lsls	r3, r3, #2
 8001e9a:	440b      	add	r3, r1
 8001e9c:	3318      	adds	r3, #24
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001ea2:	7bfa      	ldrb	r2, [r7, #15]
 8001ea4:	6879      	ldr	r1, [r7, #4]
 8001ea6:	4613      	mov	r3, r2
 8001ea8:	00db      	lsls	r3, r3, #3
 8001eaa:	4413      	add	r3, r2
 8001eac:	009b      	lsls	r3, r3, #2
 8001eae:	440b      	add	r3, r1
 8001eb0:	331c      	adds	r3, #28
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001eb6:	7bfa      	ldrb	r2, [r7, #15]
 8001eb8:	6879      	ldr	r1, [r7, #4]
 8001eba:	4613      	mov	r3, r2
 8001ebc:	00db      	lsls	r3, r3, #3
 8001ebe:	4413      	add	r3, r2
 8001ec0:	009b      	lsls	r3, r3, #2
 8001ec2:	440b      	add	r3, r1
 8001ec4:	3320      	adds	r3, #32
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001eca:	7bfa      	ldrb	r2, [r7, #15]
 8001ecc:	6879      	ldr	r1, [r7, #4]
 8001ece:	4613      	mov	r3, r2
 8001ed0:	00db      	lsls	r3, r3, #3
 8001ed2:	4413      	add	r3, r2
 8001ed4:	009b      	lsls	r3, r3, #2
 8001ed6:	440b      	add	r3, r1
 8001ed8:	3324      	adds	r3, #36	@ 0x24
 8001eda:	2200      	movs	r2, #0
 8001edc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001ede:	7bfb      	ldrb	r3, [r7, #15]
 8001ee0:	3301      	adds	r3, #1
 8001ee2:	73fb      	strb	r3, [r7, #15]
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	791b      	ldrb	r3, [r3, #4]
 8001ee8:	7bfa      	ldrb	r2, [r7, #15]
 8001eea:	429a      	cmp	r2, r3
 8001eec:	d3af      	bcc.n	8001e4e <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001eee:	2300      	movs	r3, #0
 8001ef0:	73fb      	strb	r3, [r7, #15]
 8001ef2:	e044      	b.n	8001f7e <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001ef4:	7bfa      	ldrb	r2, [r7, #15]
 8001ef6:	6879      	ldr	r1, [r7, #4]
 8001ef8:	4613      	mov	r3, r2
 8001efa:	00db      	lsls	r3, r3, #3
 8001efc:	4413      	add	r3, r2
 8001efe:	009b      	lsls	r3, r3, #2
 8001f00:	440b      	add	r3, r1
 8001f02:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8001f06:	2200      	movs	r2, #0
 8001f08:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001f0a:	7bfa      	ldrb	r2, [r7, #15]
 8001f0c:	6879      	ldr	r1, [r7, #4]
 8001f0e:	4613      	mov	r3, r2
 8001f10:	00db      	lsls	r3, r3, #3
 8001f12:	4413      	add	r3, r2
 8001f14:	009b      	lsls	r3, r3, #2
 8001f16:	440b      	add	r3, r1
 8001f18:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8001f1c:	7bfa      	ldrb	r2, [r7, #15]
 8001f1e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001f20:	7bfa      	ldrb	r2, [r7, #15]
 8001f22:	6879      	ldr	r1, [r7, #4]
 8001f24:	4613      	mov	r3, r2
 8001f26:	00db      	lsls	r3, r3, #3
 8001f28:	4413      	add	r3, r2
 8001f2a:	009b      	lsls	r3, r3, #2
 8001f2c:	440b      	add	r3, r1
 8001f2e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001f32:	2200      	movs	r2, #0
 8001f34:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001f36:	7bfa      	ldrb	r2, [r7, #15]
 8001f38:	6879      	ldr	r1, [r7, #4]
 8001f3a:	4613      	mov	r3, r2
 8001f3c:	00db      	lsls	r3, r3, #3
 8001f3e:	4413      	add	r3, r2
 8001f40:	009b      	lsls	r3, r3, #2
 8001f42:	440b      	add	r3, r1
 8001f44:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8001f48:	2200      	movs	r2, #0
 8001f4a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001f4c:	7bfa      	ldrb	r2, [r7, #15]
 8001f4e:	6879      	ldr	r1, [r7, #4]
 8001f50:	4613      	mov	r3, r2
 8001f52:	00db      	lsls	r3, r3, #3
 8001f54:	4413      	add	r3, r2
 8001f56:	009b      	lsls	r3, r3, #2
 8001f58:	440b      	add	r3, r1
 8001f5a:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8001f5e:	2200      	movs	r2, #0
 8001f60:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001f62:	7bfa      	ldrb	r2, [r7, #15]
 8001f64:	6879      	ldr	r1, [r7, #4]
 8001f66:	4613      	mov	r3, r2
 8001f68:	00db      	lsls	r3, r3, #3
 8001f6a:	4413      	add	r3, r2
 8001f6c:	009b      	lsls	r3, r3, #2
 8001f6e:	440b      	add	r3, r1
 8001f70:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8001f74:	2200      	movs	r2, #0
 8001f76:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001f78:	7bfb      	ldrb	r3, [r7, #15]
 8001f7a:	3301      	adds	r3, #1
 8001f7c:	73fb      	strb	r3, [r7, #15]
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	791b      	ldrb	r3, [r3, #4]
 8001f82:	7bfa      	ldrb	r2, [r7, #15]
 8001f84:	429a      	cmp	r2, r3
 8001f86:	d3b5      	bcc.n	8001ef4 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	6818      	ldr	r0, [r3, #0]
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	7c1a      	ldrb	r2, [r3, #16]
 8001f90:	f88d 2000 	strb.w	r2, [sp]
 8001f94:	3304      	adds	r3, #4
 8001f96:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f98:	f002 fe5e 	bl	8004c58 <USB_DevInit>
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d005      	beq.n	8001fae <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2202      	movs	r2, #2
 8001fa6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001faa:	2301      	movs	r3, #1
 8001fac:	e00c      	b.n	8001fc8 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	2201      	movs	r2, #1
 8001fb8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	f003 fea8 	bl	8005d16 <USB_DevDisconnect>

  return HAL_OK;
 8001fc6:	2300      	movs	r3, #0
}
 8001fc8:	4618      	mov	r0, r3
 8001fca:	3710      	adds	r7, #16
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	bd80      	pop	{r7, pc}

08001fd0 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b084      	sub	sp, #16
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001fe4:	2b01      	cmp	r3, #1
 8001fe6:	d101      	bne.n	8001fec <HAL_PCD_Start+0x1c>
 8001fe8:	2302      	movs	r3, #2
 8001fea:	e022      	b.n	8002032 <HAL_PCD_Start+0x62>
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2201      	movs	r2, #1
 8001ff0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	68db      	ldr	r3, [r3, #12]
 8001ff8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d009      	beq.n	8002014 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8002004:	2b01      	cmp	r3, #1
 8002006:	d105      	bne.n	8002014 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800200c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	4618      	mov	r0, r3
 800201a:	f002 fdaf 	bl	8004b7c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	4618      	mov	r0, r3
 8002024:	f003 fe56 	bl	8005cd4 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	2200      	movs	r2, #0
 800202c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002030:	2300      	movs	r3, #0
}
 8002032:	4618      	mov	r0, r3
 8002034:	3710      	adds	r7, #16
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}

0800203a <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800203a:	b590      	push	{r4, r7, lr}
 800203c:	b08d      	sub	sp, #52	@ 0x34
 800203e:	af00      	add	r7, sp, #0
 8002040:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002048:	6a3b      	ldr	r3, [r7, #32]
 800204a:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4618      	mov	r0, r3
 8002052:	f003 ff14 	bl	8005e7e <USB_GetMode>
 8002056:	4603      	mov	r3, r0
 8002058:	2b00      	cmp	r3, #0
 800205a:	f040 848c 	bne.w	8002976 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	4618      	mov	r0, r3
 8002064:	f003 fe78 	bl	8005d58 <USB_ReadInterrupts>
 8002068:	4603      	mov	r3, r0
 800206a:	2b00      	cmp	r3, #0
 800206c:	f000 8482 	beq.w	8002974 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8002070:	69fb      	ldr	r3, [r7, #28]
 8002072:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002076:	689b      	ldr	r3, [r3, #8]
 8002078:	0a1b      	lsrs	r3, r3, #8
 800207a:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	4618      	mov	r0, r3
 800208a:	f003 fe65 	bl	8005d58 <USB_ReadInterrupts>
 800208e:	4603      	mov	r3, r0
 8002090:	f003 0302 	and.w	r3, r3, #2
 8002094:	2b02      	cmp	r3, #2
 8002096:	d107      	bne.n	80020a8 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	695a      	ldr	r2, [r3, #20]
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f002 0202 	and.w	r2, r2, #2
 80020a6:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	4618      	mov	r0, r3
 80020ae:	f003 fe53 	bl	8005d58 <USB_ReadInterrupts>
 80020b2:	4603      	mov	r3, r0
 80020b4:	f003 0310 	and.w	r3, r3, #16
 80020b8:	2b10      	cmp	r3, #16
 80020ba:	d161      	bne.n	8002180 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	699a      	ldr	r2, [r3, #24]
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f022 0210 	bic.w	r2, r2, #16
 80020ca:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80020cc:	6a3b      	ldr	r3, [r7, #32]
 80020ce:	6a1b      	ldr	r3, [r3, #32]
 80020d0:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80020d2:	69bb      	ldr	r3, [r7, #24]
 80020d4:	f003 020f 	and.w	r2, r3, #15
 80020d8:	4613      	mov	r3, r2
 80020da:	00db      	lsls	r3, r3, #3
 80020dc:	4413      	add	r3, r2
 80020de:	009b      	lsls	r3, r3, #2
 80020e0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80020e4:	687a      	ldr	r2, [r7, #4]
 80020e6:	4413      	add	r3, r2
 80020e8:	3304      	adds	r3, #4
 80020ea:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80020ec:	69bb      	ldr	r3, [r7, #24]
 80020ee:	0c5b      	lsrs	r3, r3, #17
 80020f0:	f003 030f 	and.w	r3, r3, #15
 80020f4:	2b02      	cmp	r3, #2
 80020f6:	d124      	bne.n	8002142 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80020f8:	69ba      	ldr	r2, [r7, #24]
 80020fa:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80020fe:	4013      	ands	r3, r2
 8002100:	2b00      	cmp	r3, #0
 8002102:	d035      	beq.n	8002170 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002104:	697b      	ldr	r3, [r7, #20]
 8002106:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8002108:	69bb      	ldr	r3, [r7, #24]
 800210a:	091b      	lsrs	r3, r3, #4
 800210c:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800210e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002112:	b29b      	uxth	r3, r3
 8002114:	461a      	mov	r2, r3
 8002116:	6a38      	ldr	r0, [r7, #32]
 8002118:	f003 fc8a 	bl	8005a30 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800211c:	697b      	ldr	r3, [r7, #20]
 800211e:	68da      	ldr	r2, [r3, #12]
 8002120:	69bb      	ldr	r3, [r7, #24]
 8002122:	091b      	lsrs	r3, r3, #4
 8002124:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002128:	441a      	add	r2, r3
 800212a:	697b      	ldr	r3, [r7, #20]
 800212c:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800212e:	697b      	ldr	r3, [r7, #20]
 8002130:	695a      	ldr	r2, [r3, #20]
 8002132:	69bb      	ldr	r3, [r7, #24]
 8002134:	091b      	lsrs	r3, r3, #4
 8002136:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800213a:	441a      	add	r2, r3
 800213c:	697b      	ldr	r3, [r7, #20]
 800213e:	615a      	str	r2, [r3, #20]
 8002140:	e016      	b.n	8002170 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8002142:	69bb      	ldr	r3, [r7, #24]
 8002144:	0c5b      	lsrs	r3, r3, #17
 8002146:	f003 030f 	and.w	r3, r3, #15
 800214a:	2b06      	cmp	r3, #6
 800214c:	d110      	bne.n	8002170 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002154:	2208      	movs	r2, #8
 8002156:	4619      	mov	r1, r3
 8002158:	6a38      	ldr	r0, [r7, #32]
 800215a:	f003 fc69 	bl	8005a30 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800215e:	697b      	ldr	r3, [r7, #20]
 8002160:	695a      	ldr	r2, [r3, #20]
 8002162:	69bb      	ldr	r3, [r7, #24]
 8002164:	091b      	lsrs	r3, r3, #4
 8002166:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800216a:	441a      	add	r2, r3
 800216c:	697b      	ldr	r3, [r7, #20]
 800216e:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	699a      	ldr	r2, [r3, #24]
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f042 0210 	orr.w	r2, r2, #16
 800217e:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	4618      	mov	r0, r3
 8002186:	f003 fde7 	bl	8005d58 <USB_ReadInterrupts>
 800218a:	4603      	mov	r3, r0
 800218c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002190:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002194:	f040 80a7 	bne.w	80022e6 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8002198:	2300      	movs	r3, #0
 800219a:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	4618      	mov	r0, r3
 80021a2:	f003 fdec 	bl	8005d7e <USB_ReadDevAllOutEpInterrupt>
 80021a6:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 80021a8:	e099      	b.n	80022de <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80021aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021ac:	f003 0301 	and.w	r3, r3, #1
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	f000 808e 	beq.w	80022d2 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80021bc:	b2d2      	uxtb	r2, r2
 80021be:	4611      	mov	r1, r2
 80021c0:	4618      	mov	r0, r3
 80021c2:	f003 fe10 	bl	8005de6 <USB_ReadDevOutEPInterrupt>
 80021c6:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80021c8:	693b      	ldr	r3, [r7, #16]
 80021ca:	f003 0301 	and.w	r3, r3, #1
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d00c      	beq.n	80021ec <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80021d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021d4:	015a      	lsls	r2, r3, #5
 80021d6:	69fb      	ldr	r3, [r7, #28]
 80021d8:	4413      	add	r3, r2
 80021da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80021de:	461a      	mov	r2, r3
 80021e0:	2301      	movs	r3, #1
 80021e2:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80021e4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80021e6:	6878      	ldr	r0, [r7, #4]
 80021e8:	f000 fea4 	bl	8002f34 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80021ec:	693b      	ldr	r3, [r7, #16]
 80021ee:	f003 0308 	and.w	r3, r3, #8
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d00c      	beq.n	8002210 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80021f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021f8:	015a      	lsls	r2, r3, #5
 80021fa:	69fb      	ldr	r3, [r7, #28]
 80021fc:	4413      	add	r3, r2
 80021fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002202:	461a      	mov	r2, r3
 8002204:	2308      	movs	r3, #8
 8002206:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8002208:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800220a:	6878      	ldr	r0, [r7, #4]
 800220c:	f000 ff7a 	bl	8003104 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8002210:	693b      	ldr	r3, [r7, #16]
 8002212:	f003 0310 	and.w	r3, r3, #16
 8002216:	2b00      	cmp	r3, #0
 8002218:	d008      	beq.n	800222c <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800221a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800221c:	015a      	lsls	r2, r3, #5
 800221e:	69fb      	ldr	r3, [r7, #28]
 8002220:	4413      	add	r3, r2
 8002222:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002226:	461a      	mov	r2, r3
 8002228:	2310      	movs	r3, #16
 800222a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800222c:	693b      	ldr	r3, [r7, #16]
 800222e:	f003 0302 	and.w	r3, r3, #2
 8002232:	2b00      	cmp	r3, #0
 8002234:	d030      	beq.n	8002298 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8002236:	6a3b      	ldr	r3, [r7, #32]
 8002238:	695b      	ldr	r3, [r3, #20]
 800223a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800223e:	2b80      	cmp	r3, #128	@ 0x80
 8002240:	d109      	bne.n	8002256 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8002242:	69fb      	ldr	r3, [r7, #28]
 8002244:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002248:	685b      	ldr	r3, [r3, #4]
 800224a:	69fa      	ldr	r2, [r7, #28]
 800224c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002250:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002254:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8002256:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002258:	4613      	mov	r3, r2
 800225a:	00db      	lsls	r3, r3, #3
 800225c:	4413      	add	r3, r2
 800225e:	009b      	lsls	r3, r3, #2
 8002260:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002264:	687a      	ldr	r2, [r7, #4]
 8002266:	4413      	add	r3, r2
 8002268:	3304      	adds	r3, #4
 800226a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800226c:	697b      	ldr	r3, [r7, #20]
 800226e:	78db      	ldrb	r3, [r3, #3]
 8002270:	2b01      	cmp	r3, #1
 8002272:	d108      	bne.n	8002286 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8002274:	697b      	ldr	r3, [r7, #20]
 8002276:	2200      	movs	r2, #0
 8002278:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800227a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800227c:	b2db      	uxtb	r3, r3
 800227e:	4619      	mov	r1, r3
 8002280:	6878      	ldr	r0, [r7, #4]
 8002282:	f006 f991 	bl	80085a8 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8002286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002288:	015a      	lsls	r2, r3, #5
 800228a:	69fb      	ldr	r3, [r7, #28]
 800228c:	4413      	add	r3, r2
 800228e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002292:	461a      	mov	r2, r3
 8002294:	2302      	movs	r3, #2
 8002296:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002298:	693b      	ldr	r3, [r7, #16]
 800229a:	f003 0320 	and.w	r3, r3, #32
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d008      	beq.n	80022b4 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80022a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022a4:	015a      	lsls	r2, r3, #5
 80022a6:	69fb      	ldr	r3, [r7, #28]
 80022a8:	4413      	add	r3, r2
 80022aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80022ae:	461a      	mov	r2, r3
 80022b0:	2320      	movs	r3, #32
 80022b2:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80022b4:	693b      	ldr	r3, [r7, #16]
 80022b6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d009      	beq.n	80022d2 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80022be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022c0:	015a      	lsls	r2, r3, #5
 80022c2:	69fb      	ldr	r3, [r7, #28]
 80022c4:	4413      	add	r3, r2
 80022c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80022ca:	461a      	mov	r2, r3
 80022cc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80022d0:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80022d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022d4:	3301      	adds	r3, #1
 80022d6:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80022d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022da:	085b      	lsrs	r3, r3, #1
 80022dc:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80022de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	f47f af62 	bne.w	80021aa <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	4618      	mov	r0, r3
 80022ec:	f003 fd34 	bl	8005d58 <USB_ReadInterrupts>
 80022f0:	4603      	mov	r3, r0
 80022f2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80022f6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80022fa:	f040 80db 	bne.w	80024b4 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	4618      	mov	r0, r3
 8002304:	f003 fd55 	bl	8005db2 <USB_ReadDevAllInEpInterrupt>
 8002308:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800230a:	2300      	movs	r3, #0
 800230c:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800230e:	e0cd      	b.n	80024ac <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8002310:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002312:	f003 0301 	and.w	r3, r3, #1
 8002316:	2b00      	cmp	r3, #0
 8002318:	f000 80c2 	beq.w	80024a0 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002322:	b2d2      	uxtb	r2, r2
 8002324:	4611      	mov	r1, r2
 8002326:	4618      	mov	r0, r3
 8002328:	f003 fd7b 	bl	8005e22 <USB_ReadDevInEPInterrupt>
 800232c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800232e:	693b      	ldr	r3, [r7, #16]
 8002330:	f003 0301 	and.w	r3, r3, #1
 8002334:	2b00      	cmp	r3, #0
 8002336:	d057      	beq.n	80023e8 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002338:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800233a:	f003 030f 	and.w	r3, r3, #15
 800233e:	2201      	movs	r2, #1
 8002340:	fa02 f303 	lsl.w	r3, r2, r3
 8002344:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002346:	69fb      	ldr	r3, [r7, #28]
 8002348:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800234c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	43db      	mvns	r3, r3
 8002352:	69f9      	ldr	r1, [r7, #28]
 8002354:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002358:	4013      	ands	r3, r2
 800235a:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800235c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800235e:	015a      	lsls	r2, r3, #5
 8002360:	69fb      	ldr	r3, [r7, #28]
 8002362:	4413      	add	r3, r2
 8002364:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002368:	461a      	mov	r2, r3
 800236a:	2301      	movs	r3, #1
 800236c:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	799b      	ldrb	r3, [r3, #6]
 8002372:	2b01      	cmp	r3, #1
 8002374:	d132      	bne.n	80023dc <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8002376:	6879      	ldr	r1, [r7, #4]
 8002378:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800237a:	4613      	mov	r3, r2
 800237c:	00db      	lsls	r3, r3, #3
 800237e:	4413      	add	r3, r2
 8002380:	009b      	lsls	r3, r3, #2
 8002382:	440b      	add	r3, r1
 8002384:	3320      	adds	r3, #32
 8002386:	6819      	ldr	r1, [r3, #0]
 8002388:	6878      	ldr	r0, [r7, #4]
 800238a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800238c:	4613      	mov	r3, r2
 800238e:	00db      	lsls	r3, r3, #3
 8002390:	4413      	add	r3, r2
 8002392:	009b      	lsls	r3, r3, #2
 8002394:	4403      	add	r3, r0
 8002396:	331c      	adds	r3, #28
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	4419      	add	r1, r3
 800239c:	6878      	ldr	r0, [r7, #4]
 800239e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80023a0:	4613      	mov	r3, r2
 80023a2:	00db      	lsls	r3, r3, #3
 80023a4:	4413      	add	r3, r2
 80023a6:	009b      	lsls	r3, r3, #2
 80023a8:	4403      	add	r3, r0
 80023aa:	3320      	adds	r3, #32
 80023ac:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80023ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d113      	bne.n	80023dc <HAL_PCD_IRQHandler+0x3a2>
 80023b4:	6879      	ldr	r1, [r7, #4]
 80023b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80023b8:	4613      	mov	r3, r2
 80023ba:	00db      	lsls	r3, r3, #3
 80023bc:	4413      	add	r3, r2
 80023be:	009b      	lsls	r3, r3, #2
 80023c0:	440b      	add	r3, r1
 80023c2:	3324      	adds	r3, #36	@ 0x24
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d108      	bne.n	80023dc <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6818      	ldr	r0, [r3, #0]
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80023d4:	461a      	mov	r2, r3
 80023d6:	2101      	movs	r1, #1
 80023d8:	f003 fd82 	bl	8005ee0 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80023dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023de:	b2db      	uxtb	r3, r3
 80023e0:	4619      	mov	r1, r3
 80023e2:	6878      	ldr	r0, [r7, #4]
 80023e4:	f006 f865 	bl	80084b2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80023e8:	693b      	ldr	r3, [r7, #16]
 80023ea:	f003 0308 	and.w	r3, r3, #8
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d008      	beq.n	8002404 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80023f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023f4:	015a      	lsls	r2, r3, #5
 80023f6:	69fb      	ldr	r3, [r7, #28]
 80023f8:	4413      	add	r3, r2
 80023fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80023fe:	461a      	mov	r2, r3
 8002400:	2308      	movs	r3, #8
 8002402:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8002404:	693b      	ldr	r3, [r7, #16]
 8002406:	f003 0310 	and.w	r3, r3, #16
 800240a:	2b00      	cmp	r3, #0
 800240c:	d008      	beq.n	8002420 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800240e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002410:	015a      	lsls	r2, r3, #5
 8002412:	69fb      	ldr	r3, [r7, #28]
 8002414:	4413      	add	r3, r2
 8002416:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800241a:	461a      	mov	r2, r3
 800241c:	2310      	movs	r3, #16
 800241e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8002420:	693b      	ldr	r3, [r7, #16]
 8002422:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002426:	2b00      	cmp	r3, #0
 8002428:	d008      	beq.n	800243c <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800242a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800242c:	015a      	lsls	r2, r3, #5
 800242e:	69fb      	ldr	r3, [r7, #28]
 8002430:	4413      	add	r3, r2
 8002432:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002436:	461a      	mov	r2, r3
 8002438:	2340      	movs	r3, #64	@ 0x40
 800243a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800243c:	693b      	ldr	r3, [r7, #16]
 800243e:	f003 0302 	and.w	r3, r3, #2
 8002442:	2b00      	cmp	r3, #0
 8002444:	d023      	beq.n	800248e <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8002446:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002448:	6a38      	ldr	r0, [r7, #32]
 800244a:	f002 fd69 	bl	8004f20 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800244e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002450:	4613      	mov	r3, r2
 8002452:	00db      	lsls	r3, r3, #3
 8002454:	4413      	add	r3, r2
 8002456:	009b      	lsls	r3, r3, #2
 8002458:	3310      	adds	r3, #16
 800245a:	687a      	ldr	r2, [r7, #4]
 800245c:	4413      	add	r3, r2
 800245e:	3304      	adds	r3, #4
 8002460:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002462:	697b      	ldr	r3, [r7, #20]
 8002464:	78db      	ldrb	r3, [r3, #3]
 8002466:	2b01      	cmp	r3, #1
 8002468:	d108      	bne.n	800247c <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800246a:	697b      	ldr	r3, [r7, #20]
 800246c:	2200      	movs	r2, #0
 800246e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002470:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002472:	b2db      	uxtb	r3, r3
 8002474:	4619      	mov	r1, r3
 8002476:	6878      	ldr	r0, [r7, #4]
 8002478:	f006 f8a8 	bl	80085cc <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800247c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800247e:	015a      	lsls	r2, r3, #5
 8002480:	69fb      	ldr	r3, [r7, #28]
 8002482:	4413      	add	r3, r2
 8002484:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002488:	461a      	mov	r2, r3
 800248a:	2302      	movs	r3, #2
 800248c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800248e:	693b      	ldr	r3, [r7, #16]
 8002490:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002494:	2b00      	cmp	r3, #0
 8002496:	d003      	beq.n	80024a0 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8002498:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800249a:	6878      	ldr	r0, [r7, #4]
 800249c:	f000 fcbd 	bl	8002e1a <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80024a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024a2:	3301      	adds	r3, #1
 80024a4:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80024a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024a8:	085b      	lsrs	r3, r3, #1
 80024aa:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80024ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	f47f af2e 	bne.w	8002310 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4618      	mov	r0, r3
 80024ba:	f003 fc4d 	bl	8005d58 <USB_ReadInterrupts>
 80024be:	4603      	mov	r3, r0
 80024c0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80024c4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80024c8:	d122      	bne.n	8002510 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80024ca:	69fb      	ldr	r3, [r7, #28]
 80024cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80024d0:	685b      	ldr	r3, [r3, #4]
 80024d2:	69fa      	ldr	r2, [r7, #28]
 80024d4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80024d8:	f023 0301 	bic.w	r3, r3, #1
 80024dc:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80024e4:	2b01      	cmp	r3, #1
 80024e6:	d108      	bne.n	80024fa <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2200      	movs	r2, #0
 80024ec:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80024f0:	2100      	movs	r1, #0
 80024f2:	6878      	ldr	r0, [r7, #4]
 80024f4:	f000 fea4 	bl	8003240 <HAL_PCDEx_LPM_Callback>
 80024f8:	e002      	b.n	8002500 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80024fa:	6878      	ldr	r0, [r7, #4]
 80024fc:	f006 f846 	bl	800858c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	695a      	ldr	r2, [r3, #20]
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 800250e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	4618      	mov	r0, r3
 8002516:	f003 fc1f 	bl	8005d58 <USB_ReadInterrupts>
 800251a:	4603      	mov	r3, r0
 800251c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002520:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002524:	d112      	bne.n	800254c <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8002526:	69fb      	ldr	r3, [r7, #28]
 8002528:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800252c:	689b      	ldr	r3, [r3, #8]
 800252e:	f003 0301 	and.w	r3, r3, #1
 8002532:	2b01      	cmp	r3, #1
 8002534:	d102      	bne.n	800253c <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002536:	6878      	ldr	r0, [r7, #4]
 8002538:	f006 f802 	bl	8008540 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	695a      	ldr	r2, [r3, #20]
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800254a:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	4618      	mov	r0, r3
 8002552:	f003 fc01 	bl	8005d58 <USB_ReadInterrupts>
 8002556:	4603      	mov	r3, r0
 8002558:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800255c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002560:	f040 80b7 	bne.w	80026d2 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002564:	69fb      	ldr	r3, [r7, #28]
 8002566:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800256a:	685b      	ldr	r3, [r3, #4]
 800256c:	69fa      	ldr	r2, [r7, #28]
 800256e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002572:	f023 0301 	bic.w	r3, r3, #1
 8002576:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	2110      	movs	r1, #16
 800257e:	4618      	mov	r0, r3
 8002580:	f002 fcce 	bl	8004f20 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002584:	2300      	movs	r3, #0
 8002586:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002588:	e046      	b.n	8002618 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800258a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800258c:	015a      	lsls	r2, r3, #5
 800258e:	69fb      	ldr	r3, [r7, #28]
 8002590:	4413      	add	r3, r2
 8002592:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002596:	461a      	mov	r2, r3
 8002598:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800259c:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800259e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80025a0:	015a      	lsls	r2, r3, #5
 80025a2:	69fb      	ldr	r3, [r7, #28]
 80025a4:	4413      	add	r3, r2
 80025a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80025ae:	0151      	lsls	r1, r2, #5
 80025b0:	69fa      	ldr	r2, [r7, #28]
 80025b2:	440a      	add	r2, r1
 80025b4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80025b8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80025bc:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80025be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80025c0:	015a      	lsls	r2, r3, #5
 80025c2:	69fb      	ldr	r3, [r7, #28]
 80025c4:	4413      	add	r3, r2
 80025c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80025ca:	461a      	mov	r2, r3
 80025cc:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80025d0:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80025d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80025d4:	015a      	lsls	r2, r3, #5
 80025d6:	69fb      	ldr	r3, [r7, #28]
 80025d8:	4413      	add	r3, r2
 80025da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80025e2:	0151      	lsls	r1, r2, #5
 80025e4:	69fa      	ldr	r2, [r7, #28]
 80025e6:	440a      	add	r2, r1
 80025e8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80025ec:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80025f0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80025f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80025f4:	015a      	lsls	r2, r3, #5
 80025f6:	69fb      	ldr	r3, [r7, #28]
 80025f8:	4413      	add	r3, r2
 80025fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002602:	0151      	lsls	r1, r2, #5
 8002604:	69fa      	ldr	r2, [r7, #28]
 8002606:	440a      	add	r2, r1
 8002608:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800260c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002610:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002612:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002614:	3301      	adds	r3, #1
 8002616:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	791b      	ldrb	r3, [r3, #4]
 800261c:	461a      	mov	r2, r3
 800261e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002620:	4293      	cmp	r3, r2
 8002622:	d3b2      	bcc.n	800258a <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002624:	69fb      	ldr	r3, [r7, #28]
 8002626:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800262a:	69db      	ldr	r3, [r3, #28]
 800262c:	69fa      	ldr	r2, [r7, #28]
 800262e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002632:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8002636:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	7bdb      	ldrb	r3, [r3, #15]
 800263c:	2b00      	cmp	r3, #0
 800263e:	d016      	beq.n	800266e <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002640:	69fb      	ldr	r3, [r7, #28]
 8002642:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002646:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800264a:	69fa      	ldr	r2, [r7, #28]
 800264c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002650:	f043 030b 	orr.w	r3, r3, #11
 8002654:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002658:	69fb      	ldr	r3, [r7, #28]
 800265a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800265e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002660:	69fa      	ldr	r2, [r7, #28]
 8002662:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002666:	f043 030b 	orr.w	r3, r3, #11
 800266a:	6453      	str	r3, [r2, #68]	@ 0x44
 800266c:	e015      	b.n	800269a <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800266e:	69fb      	ldr	r3, [r7, #28]
 8002670:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002674:	695b      	ldr	r3, [r3, #20]
 8002676:	69fa      	ldr	r2, [r7, #28]
 8002678:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800267c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002680:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8002684:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002686:	69fb      	ldr	r3, [r7, #28]
 8002688:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800268c:	691b      	ldr	r3, [r3, #16]
 800268e:	69fa      	ldr	r2, [r7, #28]
 8002690:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002694:	f043 030b 	orr.w	r3, r3, #11
 8002698:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800269a:	69fb      	ldr	r3, [r7, #28]
 800269c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	69fa      	ldr	r2, [r7, #28]
 80026a4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80026a8:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80026ac:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	6818      	ldr	r0, [r3, #0]
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80026bc:	461a      	mov	r2, r3
 80026be:	f003 fc0f 	bl	8005ee0 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	695a      	ldr	r2, [r3, #20]
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80026d0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	4618      	mov	r0, r3
 80026d8:	f003 fb3e 	bl	8005d58 <USB_ReadInterrupts>
 80026dc:	4603      	mov	r3, r0
 80026de:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80026e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80026e6:	d123      	bne.n	8002730 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	4618      	mov	r0, r3
 80026ee:	f003 fbd4 	bl	8005e9a <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	4618      	mov	r0, r3
 80026f8:	f002 fc8b 	bl	8005012 <USB_GetDevSpeed>
 80026fc:	4603      	mov	r3, r0
 80026fe:	461a      	mov	r2, r3
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681c      	ldr	r4, [r3, #0]
 8002708:	f001 f9ca 	bl	8003aa0 <HAL_RCC_GetHCLKFreq>
 800270c:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002712:	461a      	mov	r2, r3
 8002714:	4620      	mov	r0, r4
 8002716:	f002 f98f 	bl	8004a38 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800271a:	6878      	ldr	r0, [r7, #4]
 800271c:	f005 fef1 	bl	8008502 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	695a      	ldr	r2, [r3, #20]
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800272e:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	4618      	mov	r0, r3
 8002736:	f003 fb0f 	bl	8005d58 <USB_ReadInterrupts>
 800273a:	4603      	mov	r3, r0
 800273c:	f003 0308 	and.w	r3, r3, #8
 8002740:	2b08      	cmp	r3, #8
 8002742:	d10a      	bne.n	800275a <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002744:	6878      	ldr	r0, [r7, #4]
 8002746:	f005 fece 	bl	80084e6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	695a      	ldr	r2, [r3, #20]
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f002 0208 	and.w	r2, r2, #8
 8002758:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	4618      	mov	r0, r3
 8002760:	f003 fafa 	bl	8005d58 <USB_ReadInterrupts>
 8002764:	4603      	mov	r3, r0
 8002766:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800276a:	2b80      	cmp	r3, #128	@ 0x80
 800276c:	d123      	bne.n	80027b6 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800276e:	6a3b      	ldr	r3, [r7, #32]
 8002770:	699b      	ldr	r3, [r3, #24]
 8002772:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002776:	6a3b      	ldr	r3, [r7, #32]
 8002778:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800277a:	2301      	movs	r3, #1
 800277c:	627b      	str	r3, [r7, #36]	@ 0x24
 800277e:	e014      	b.n	80027aa <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8002780:	6879      	ldr	r1, [r7, #4]
 8002782:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002784:	4613      	mov	r3, r2
 8002786:	00db      	lsls	r3, r3, #3
 8002788:	4413      	add	r3, r2
 800278a:	009b      	lsls	r3, r3, #2
 800278c:	440b      	add	r3, r1
 800278e:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002792:	781b      	ldrb	r3, [r3, #0]
 8002794:	2b01      	cmp	r3, #1
 8002796:	d105      	bne.n	80027a4 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8002798:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800279a:	b2db      	uxtb	r3, r3
 800279c:	4619      	mov	r1, r3
 800279e:	6878      	ldr	r0, [r7, #4]
 80027a0:	f000 fb0a 	bl	8002db8 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80027a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027a6:	3301      	adds	r3, #1
 80027a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	791b      	ldrb	r3, [r3, #4]
 80027ae:	461a      	mov	r2, r3
 80027b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d3e4      	bcc.n	8002780 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	4618      	mov	r0, r3
 80027bc:	f003 facc 	bl	8005d58 <USB_ReadInterrupts>
 80027c0:	4603      	mov	r3, r0
 80027c2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80027c6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80027ca:	d13c      	bne.n	8002846 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80027cc:	2301      	movs	r3, #1
 80027ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80027d0:	e02b      	b.n	800282a <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80027d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027d4:	015a      	lsls	r2, r3, #5
 80027d6:	69fb      	ldr	r3, [r7, #28]
 80027d8:	4413      	add	r3, r2
 80027da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80027e2:	6879      	ldr	r1, [r7, #4]
 80027e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80027e6:	4613      	mov	r3, r2
 80027e8:	00db      	lsls	r3, r3, #3
 80027ea:	4413      	add	r3, r2
 80027ec:	009b      	lsls	r3, r3, #2
 80027ee:	440b      	add	r3, r1
 80027f0:	3318      	adds	r3, #24
 80027f2:	781b      	ldrb	r3, [r3, #0]
 80027f4:	2b01      	cmp	r3, #1
 80027f6:	d115      	bne.n	8002824 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80027f8:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	da12      	bge.n	8002824 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80027fe:	6879      	ldr	r1, [r7, #4]
 8002800:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002802:	4613      	mov	r3, r2
 8002804:	00db      	lsls	r3, r3, #3
 8002806:	4413      	add	r3, r2
 8002808:	009b      	lsls	r3, r3, #2
 800280a:	440b      	add	r3, r1
 800280c:	3317      	adds	r3, #23
 800280e:	2201      	movs	r2, #1
 8002810:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8002812:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002814:	b2db      	uxtb	r3, r3
 8002816:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800281a:	b2db      	uxtb	r3, r3
 800281c:	4619      	mov	r1, r3
 800281e:	6878      	ldr	r0, [r7, #4]
 8002820:	f000 faca 	bl	8002db8 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002824:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002826:	3301      	adds	r3, #1
 8002828:	627b      	str	r3, [r7, #36]	@ 0x24
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	791b      	ldrb	r3, [r3, #4]
 800282e:	461a      	mov	r2, r3
 8002830:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002832:	4293      	cmp	r3, r2
 8002834:	d3cd      	bcc.n	80027d2 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	695a      	ldr	r2, [r3, #20]
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8002844:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	4618      	mov	r0, r3
 800284c:	f003 fa84 	bl	8005d58 <USB_ReadInterrupts>
 8002850:	4603      	mov	r3, r0
 8002852:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002856:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800285a:	d156      	bne.n	800290a <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800285c:	2301      	movs	r3, #1
 800285e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002860:	e045      	b.n	80028ee <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8002862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002864:	015a      	lsls	r2, r3, #5
 8002866:	69fb      	ldr	r3, [r7, #28]
 8002868:	4413      	add	r3, r2
 800286a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002872:	6879      	ldr	r1, [r7, #4]
 8002874:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002876:	4613      	mov	r3, r2
 8002878:	00db      	lsls	r3, r3, #3
 800287a:	4413      	add	r3, r2
 800287c:	009b      	lsls	r3, r3, #2
 800287e:	440b      	add	r3, r1
 8002880:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002884:	781b      	ldrb	r3, [r3, #0]
 8002886:	2b01      	cmp	r3, #1
 8002888:	d12e      	bne.n	80028e8 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800288a:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800288c:	2b00      	cmp	r3, #0
 800288e:	da2b      	bge.n	80028e8 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8002890:	69bb      	ldr	r3, [r7, #24]
 8002892:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800289c:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80028a0:	429a      	cmp	r2, r3
 80028a2:	d121      	bne.n	80028e8 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80028a4:	6879      	ldr	r1, [r7, #4]
 80028a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80028a8:	4613      	mov	r3, r2
 80028aa:	00db      	lsls	r3, r3, #3
 80028ac:	4413      	add	r3, r2
 80028ae:	009b      	lsls	r3, r3, #2
 80028b0:	440b      	add	r3, r1
 80028b2:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80028b6:	2201      	movs	r2, #1
 80028b8:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80028ba:	6a3b      	ldr	r3, [r7, #32]
 80028bc:	699b      	ldr	r3, [r3, #24]
 80028be:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80028c2:	6a3b      	ldr	r3, [r7, #32]
 80028c4:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80028c6:	6a3b      	ldr	r3, [r7, #32]
 80028c8:	695b      	ldr	r3, [r3, #20]
 80028ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d10a      	bne.n	80028e8 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80028d2:	69fb      	ldr	r3, [r7, #28]
 80028d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80028d8:	685b      	ldr	r3, [r3, #4]
 80028da:	69fa      	ldr	r2, [r7, #28]
 80028dc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80028e0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80028e4:	6053      	str	r3, [r2, #4]
            break;
 80028e6:	e008      	b.n	80028fa <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80028e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028ea:	3301      	adds	r3, #1
 80028ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	791b      	ldrb	r3, [r3, #4]
 80028f2:	461a      	mov	r2, r3
 80028f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d3b3      	bcc.n	8002862 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	695a      	ldr	r2, [r3, #20]
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8002908:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	4618      	mov	r0, r3
 8002910:	f003 fa22 	bl	8005d58 <USB_ReadInterrupts>
 8002914:	4603      	mov	r3, r0
 8002916:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800291a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800291e:	d10a      	bne.n	8002936 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8002920:	6878      	ldr	r0, [r7, #4]
 8002922:	f005 fe65 	bl	80085f0 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	695a      	ldr	r2, [r3, #20]
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002934:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	4618      	mov	r0, r3
 800293c:	f003 fa0c 	bl	8005d58 <USB_ReadInterrupts>
 8002940:	4603      	mov	r3, r0
 8002942:	f003 0304 	and.w	r3, r3, #4
 8002946:	2b04      	cmp	r3, #4
 8002948:	d115      	bne.n	8002976 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8002952:	69bb      	ldr	r3, [r7, #24]
 8002954:	f003 0304 	and.w	r3, r3, #4
 8002958:	2b00      	cmp	r3, #0
 800295a:	d002      	beq.n	8002962 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800295c:	6878      	ldr	r0, [r7, #4]
 800295e:	f005 fe55 	bl	800860c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	6859      	ldr	r1, [r3, #4]
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	69ba      	ldr	r2, [r7, #24]
 800296e:	430a      	orrs	r2, r1
 8002970:	605a      	str	r2, [r3, #4]
 8002972:	e000      	b.n	8002976 <HAL_PCD_IRQHandler+0x93c>
      return;
 8002974:	bf00      	nop
    }
  }
}
 8002976:	3734      	adds	r7, #52	@ 0x34
 8002978:	46bd      	mov	sp, r7
 800297a:	bd90      	pop	{r4, r7, pc}

0800297c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b082      	sub	sp, #8
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
 8002984:	460b      	mov	r3, r1
 8002986:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800298e:	2b01      	cmp	r3, #1
 8002990:	d101      	bne.n	8002996 <HAL_PCD_SetAddress+0x1a>
 8002992:	2302      	movs	r3, #2
 8002994:	e012      	b.n	80029bc <HAL_PCD_SetAddress+0x40>
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	2201      	movs	r2, #1
 800299a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	78fa      	ldrb	r2, [r7, #3]
 80029a2:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	78fa      	ldrb	r2, [r7, #3]
 80029aa:	4611      	mov	r1, r2
 80029ac:	4618      	mov	r0, r3
 80029ae:	f003 f96b 	bl	8005c88 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	2200      	movs	r2, #0
 80029b6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80029ba:	2300      	movs	r3, #0
}
 80029bc:	4618      	mov	r0, r3
 80029be:	3708      	adds	r7, #8
 80029c0:	46bd      	mov	sp, r7
 80029c2:	bd80      	pop	{r7, pc}

080029c4 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b084      	sub	sp, #16
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
 80029cc:	4608      	mov	r0, r1
 80029ce:	4611      	mov	r1, r2
 80029d0:	461a      	mov	r2, r3
 80029d2:	4603      	mov	r3, r0
 80029d4:	70fb      	strb	r3, [r7, #3]
 80029d6:	460b      	mov	r3, r1
 80029d8:	803b      	strh	r3, [r7, #0]
 80029da:	4613      	mov	r3, r2
 80029dc:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80029de:	2300      	movs	r3, #0
 80029e0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80029e2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	da0f      	bge.n	8002a0a <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80029ea:	78fb      	ldrb	r3, [r7, #3]
 80029ec:	f003 020f 	and.w	r2, r3, #15
 80029f0:	4613      	mov	r3, r2
 80029f2:	00db      	lsls	r3, r3, #3
 80029f4:	4413      	add	r3, r2
 80029f6:	009b      	lsls	r3, r3, #2
 80029f8:	3310      	adds	r3, #16
 80029fa:	687a      	ldr	r2, [r7, #4]
 80029fc:	4413      	add	r3, r2
 80029fe:	3304      	adds	r3, #4
 8002a00:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	2201      	movs	r2, #1
 8002a06:	705a      	strb	r2, [r3, #1]
 8002a08:	e00f      	b.n	8002a2a <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002a0a:	78fb      	ldrb	r3, [r7, #3]
 8002a0c:	f003 020f 	and.w	r2, r3, #15
 8002a10:	4613      	mov	r3, r2
 8002a12:	00db      	lsls	r3, r3, #3
 8002a14:	4413      	add	r3, r2
 8002a16:	009b      	lsls	r3, r3, #2
 8002a18:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002a1c:	687a      	ldr	r2, [r7, #4]
 8002a1e:	4413      	add	r3, r2
 8002a20:	3304      	adds	r3, #4
 8002a22:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	2200      	movs	r2, #0
 8002a28:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002a2a:	78fb      	ldrb	r3, [r7, #3]
 8002a2c:	f003 030f 	and.w	r3, r3, #15
 8002a30:	b2da      	uxtb	r2, r3
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8002a36:	883b      	ldrh	r3, [r7, #0]
 8002a38:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	78ba      	ldrb	r2, [r7, #2]
 8002a44:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	785b      	ldrb	r3, [r3, #1]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d004      	beq.n	8002a58 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	781b      	ldrb	r3, [r3, #0]
 8002a52:	461a      	mov	r2, r3
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002a58:	78bb      	ldrb	r3, [r7, #2]
 8002a5a:	2b02      	cmp	r3, #2
 8002a5c:	d102      	bne.n	8002a64 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	2200      	movs	r2, #0
 8002a62:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002a6a:	2b01      	cmp	r3, #1
 8002a6c:	d101      	bne.n	8002a72 <HAL_PCD_EP_Open+0xae>
 8002a6e:	2302      	movs	r3, #2
 8002a70:	e00e      	b.n	8002a90 <HAL_PCD_EP_Open+0xcc>
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2201      	movs	r2, #1
 8002a76:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	68f9      	ldr	r1, [r7, #12]
 8002a80:	4618      	mov	r0, r3
 8002a82:	f002 faeb 	bl	800505c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	2200      	movs	r2, #0
 8002a8a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8002a8e:	7afb      	ldrb	r3, [r7, #11]
}
 8002a90:	4618      	mov	r0, r3
 8002a92:	3710      	adds	r7, #16
 8002a94:	46bd      	mov	sp, r7
 8002a96:	bd80      	pop	{r7, pc}

08002a98 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b084      	sub	sp, #16
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
 8002aa0:	460b      	mov	r3, r1
 8002aa2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002aa4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	da0f      	bge.n	8002acc <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002aac:	78fb      	ldrb	r3, [r7, #3]
 8002aae:	f003 020f 	and.w	r2, r3, #15
 8002ab2:	4613      	mov	r3, r2
 8002ab4:	00db      	lsls	r3, r3, #3
 8002ab6:	4413      	add	r3, r2
 8002ab8:	009b      	lsls	r3, r3, #2
 8002aba:	3310      	adds	r3, #16
 8002abc:	687a      	ldr	r2, [r7, #4]
 8002abe:	4413      	add	r3, r2
 8002ac0:	3304      	adds	r3, #4
 8002ac2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	2201      	movs	r2, #1
 8002ac8:	705a      	strb	r2, [r3, #1]
 8002aca:	e00f      	b.n	8002aec <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002acc:	78fb      	ldrb	r3, [r7, #3]
 8002ace:	f003 020f 	and.w	r2, r3, #15
 8002ad2:	4613      	mov	r3, r2
 8002ad4:	00db      	lsls	r3, r3, #3
 8002ad6:	4413      	add	r3, r2
 8002ad8:	009b      	lsls	r3, r3, #2
 8002ada:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002ade:	687a      	ldr	r2, [r7, #4]
 8002ae0:	4413      	add	r3, r2
 8002ae2:	3304      	adds	r3, #4
 8002ae4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	2200      	movs	r2, #0
 8002aea:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8002aec:	78fb      	ldrb	r3, [r7, #3]
 8002aee:	f003 030f 	and.w	r3, r3, #15
 8002af2:	b2da      	uxtb	r2, r3
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002afe:	2b01      	cmp	r3, #1
 8002b00:	d101      	bne.n	8002b06 <HAL_PCD_EP_Close+0x6e>
 8002b02:	2302      	movs	r3, #2
 8002b04:	e00e      	b.n	8002b24 <HAL_PCD_EP_Close+0x8c>
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	2201      	movs	r2, #1
 8002b0a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	68f9      	ldr	r1, [r7, #12]
 8002b14:	4618      	mov	r0, r3
 8002b16:	f002 fb29 	bl	800516c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8002b22:	2300      	movs	r3, #0
}
 8002b24:	4618      	mov	r0, r3
 8002b26:	3710      	adds	r7, #16
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	bd80      	pop	{r7, pc}

08002b2c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b086      	sub	sp, #24
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	60f8      	str	r0, [r7, #12]
 8002b34:	607a      	str	r2, [r7, #4]
 8002b36:	603b      	str	r3, [r7, #0]
 8002b38:	460b      	mov	r3, r1
 8002b3a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002b3c:	7afb      	ldrb	r3, [r7, #11]
 8002b3e:	f003 020f 	and.w	r2, r3, #15
 8002b42:	4613      	mov	r3, r2
 8002b44:	00db      	lsls	r3, r3, #3
 8002b46:	4413      	add	r3, r2
 8002b48:	009b      	lsls	r3, r3, #2
 8002b4a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002b4e:	68fa      	ldr	r2, [r7, #12]
 8002b50:	4413      	add	r3, r2
 8002b52:	3304      	adds	r3, #4
 8002b54:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002b56:	697b      	ldr	r3, [r7, #20]
 8002b58:	687a      	ldr	r2, [r7, #4]
 8002b5a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002b5c:	697b      	ldr	r3, [r7, #20]
 8002b5e:	683a      	ldr	r2, [r7, #0]
 8002b60:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8002b62:	697b      	ldr	r3, [r7, #20]
 8002b64:	2200      	movs	r2, #0
 8002b66:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8002b68:	697b      	ldr	r3, [r7, #20]
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002b6e:	7afb      	ldrb	r3, [r7, #11]
 8002b70:	f003 030f 	and.w	r3, r3, #15
 8002b74:	b2da      	uxtb	r2, r3
 8002b76:	697b      	ldr	r3, [r7, #20]
 8002b78:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	799b      	ldrb	r3, [r3, #6]
 8002b7e:	2b01      	cmp	r3, #1
 8002b80:	d102      	bne.n	8002b88 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002b82:	687a      	ldr	r2, [r7, #4]
 8002b84:	697b      	ldr	r3, [r7, #20]
 8002b86:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	6818      	ldr	r0, [r3, #0]
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	799b      	ldrb	r3, [r3, #6]
 8002b90:	461a      	mov	r2, r3
 8002b92:	6979      	ldr	r1, [r7, #20]
 8002b94:	f002 fbc6 	bl	8005324 <USB_EPStartXfer>

  return HAL_OK;
 8002b98:	2300      	movs	r3, #0
}
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	3718      	adds	r7, #24
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd80      	pop	{r7, pc}

08002ba2 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8002ba2:	b480      	push	{r7}
 8002ba4:	b083      	sub	sp, #12
 8002ba6:	af00      	add	r7, sp, #0
 8002ba8:	6078      	str	r0, [r7, #4]
 8002baa:	460b      	mov	r3, r1
 8002bac:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002bae:	78fb      	ldrb	r3, [r7, #3]
 8002bb0:	f003 020f 	and.w	r2, r3, #15
 8002bb4:	6879      	ldr	r1, [r7, #4]
 8002bb6:	4613      	mov	r3, r2
 8002bb8:	00db      	lsls	r3, r3, #3
 8002bba:	4413      	add	r3, r2
 8002bbc:	009b      	lsls	r3, r3, #2
 8002bbe:	440b      	add	r3, r1
 8002bc0:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8002bc4:	681b      	ldr	r3, [r3, #0]
}
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	370c      	adds	r7, #12
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd0:	4770      	bx	lr

08002bd2 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002bd2:	b580      	push	{r7, lr}
 8002bd4:	b086      	sub	sp, #24
 8002bd6:	af00      	add	r7, sp, #0
 8002bd8:	60f8      	str	r0, [r7, #12]
 8002bda:	607a      	str	r2, [r7, #4]
 8002bdc:	603b      	str	r3, [r7, #0]
 8002bde:	460b      	mov	r3, r1
 8002be0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002be2:	7afb      	ldrb	r3, [r7, #11]
 8002be4:	f003 020f 	and.w	r2, r3, #15
 8002be8:	4613      	mov	r3, r2
 8002bea:	00db      	lsls	r3, r3, #3
 8002bec:	4413      	add	r3, r2
 8002bee:	009b      	lsls	r3, r3, #2
 8002bf0:	3310      	adds	r3, #16
 8002bf2:	68fa      	ldr	r2, [r7, #12]
 8002bf4:	4413      	add	r3, r2
 8002bf6:	3304      	adds	r3, #4
 8002bf8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002bfa:	697b      	ldr	r3, [r7, #20]
 8002bfc:	687a      	ldr	r2, [r7, #4]
 8002bfe:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002c00:	697b      	ldr	r3, [r7, #20]
 8002c02:	683a      	ldr	r2, [r7, #0]
 8002c04:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8002c06:	697b      	ldr	r3, [r7, #20]
 8002c08:	2200      	movs	r2, #0
 8002c0a:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8002c0c:	697b      	ldr	r3, [r7, #20]
 8002c0e:	2201      	movs	r2, #1
 8002c10:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002c12:	7afb      	ldrb	r3, [r7, #11]
 8002c14:	f003 030f 	and.w	r3, r3, #15
 8002c18:	b2da      	uxtb	r2, r3
 8002c1a:	697b      	ldr	r3, [r7, #20]
 8002c1c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	799b      	ldrb	r3, [r3, #6]
 8002c22:	2b01      	cmp	r3, #1
 8002c24:	d102      	bne.n	8002c2c <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002c26:	687a      	ldr	r2, [r7, #4]
 8002c28:	697b      	ldr	r3, [r7, #20]
 8002c2a:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	6818      	ldr	r0, [r3, #0]
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	799b      	ldrb	r3, [r3, #6]
 8002c34:	461a      	mov	r2, r3
 8002c36:	6979      	ldr	r1, [r7, #20]
 8002c38:	f002 fb74 	bl	8005324 <USB_EPStartXfer>

  return HAL_OK;
 8002c3c:	2300      	movs	r3, #0
}
 8002c3e:	4618      	mov	r0, r3
 8002c40:	3718      	adds	r7, #24
 8002c42:	46bd      	mov	sp, r7
 8002c44:	bd80      	pop	{r7, pc}

08002c46 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002c46:	b580      	push	{r7, lr}
 8002c48:	b084      	sub	sp, #16
 8002c4a:	af00      	add	r7, sp, #0
 8002c4c:	6078      	str	r0, [r7, #4]
 8002c4e:	460b      	mov	r3, r1
 8002c50:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002c52:	78fb      	ldrb	r3, [r7, #3]
 8002c54:	f003 030f 	and.w	r3, r3, #15
 8002c58:	687a      	ldr	r2, [r7, #4]
 8002c5a:	7912      	ldrb	r2, [r2, #4]
 8002c5c:	4293      	cmp	r3, r2
 8002c5e:	d901      	bls.n	8002c64 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002c60:	2301      	movs	r3, #1
 8002c62:	e04f      	b.n	8002d04 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002c64:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	da0f      	bge.n	8002c8c <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002c6c:	78fb      	ldrb	r3, [r7, #3]
 8002c6e:	f003 020f 	and.w	r2, r3, #15
 8002c72:	4613      	mov	r3, r2
 8002c74:	00db      	lsls	r3, r3, #3
 8002c76:	4413      	add	r3, r2
 8002c78:	009b      	lsls	r3, r3, #2
 8002c7a:	3310      	adds	r3, #16
 8002c7c:	687a      	ldr	r2, [r7, #4]
 8002c7e:	4413      	add	r3, r2
 8002c80:	3304      	adds	r3, #4
 8002c82:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	2201      	movs	r2, #1
 8002c88:	705a      	strb	r2, [r3, #1]
 8002c8a:	e00d      	b.n	8002ca8 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002c8c:	78fa      	ldrb	r2, [r7, #3]
 8002c8e:	4613      	mov	r3, r2
 8002c90:	00db      	lsls	r3, r3, #3
 8002c92:	4413      	add	r3, r2
 8002c94:	009b      	lsls	r3, r3, #2
 8002c96:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002c9a:	687a      	ldr	r2, [r7, #4]
 8002c9c:	4413      	add	r3, r2
 8002c9e:	3304      	adds	r3, #4
 8002ca0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	2201      	movs	r2, #1
 8002cac:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002cae:	78fb      	ldrb	r3, [r7, #3]
 8002cb0:	f003 030f 	and.w	r3, r3, #15
 8002cb4:	b2da      	uxtb	r2, r3
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002cc0:	2b01      	cmp	r3, #1
 8002cc2:	d101      	bne.n	8002cc8 <HAL_PCD_EP_SetStall+0x82>
 8002cc4:	2302      	movs	r3, #2
 8002cc6:	e01d      	b.n	8002d04 <HAL_PCD_EP_SetStall+0xbe>
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2201      	movs	r2, #1
 8002ccc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	68f9      	ldr	r1, [r7, #12]
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	f002 ff02 	bl	8005ae0 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002cdc:	78fb      	ldrb	r3, [r7, #3]
 8002cde:	f003 030f 	and.w	r3, r3, #15
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d109      	bne.n	8002cfa <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6818      	ldr	r0, [r3, #0]
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	7999      	ldrb	r1, [r3, #6]
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002cf4:	461a      	mov	r2, r3
 8002cf6:	f003 f8f3 	bl	8005ee0 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002d02:	2300      	movs	r3, #0
}
 8002d04:	4618      	mov	r0, r3
 8002d06:	3710      	adds	r7, #16
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	bd80      	pop	{r7, pc}

08002d0c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b084      	sub	sp, #16
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
 8002d14:	460b      	mov	r3, r1
 8002d16:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002d18:	78fb      	ldrb	r3, [r7, #3]
 8002d1a:	f003 030f 	and.w	r3, r3, #15
 8002d1e:	687a      	ldr	r2, [r7, #4]
 8002d20:	7912      	ldrb	r2, [r2, #4]
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d901      	bls.n	8002d2a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002d26:	2301      	movs	r3, #1
 8002d28:	e042      	b.n	8002db0 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002d2a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	da0f      	bge.n	8002d52 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002d32:	78fb      	ldrb	r3, [r7, #3]
 8002d34:	f003 020f 	and.w	r2, r3, #15
 8002d38:	4613      	mov	r3, r2
 8002d3a:	00db      	lsls	r3, r3, #3
 8002d3c:	4413      	add	r3, r2
 8002d3e:	009b      	lsls	r3, r3, #2
 8002d40:	3310      	adds	r3, #16
 8002d42:	687a      	ldr	r2, [r7, #4]
 8002d44:	4413      	add	r3, r2
 8002d46:	3304      	adds	r3, #4
 8002d48:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	2201      	movs	r2, #1
 8002d4e:	705a      	strb	r2, [r3, #1]
 8002d50:	e00f      	b.n	8002d72 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002d52:	78fb      	ldrb	r3, [r7, #3]
 8002d54:	f003 020f 	and.w	r2, r3, #15
 8002d58:	4613      	mov	r3, r2
 8002d5a:	00db      	lsls	r3, r3, #3
 8002d5c:	4413      	add	r3, r2
 8002d5e:	009b      	lsls	r3, r3, #2
 8002d60:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002d64:	687a      	ldr	r2, [r7, #4]
 8002d66:	4413      	add	r3, r2
 8002d68:	3304      	adds	r3, #4
 8002d6a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	2200      	movs	r2, #0
 8002d70:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	2200      	movs	r2, #0
 8002d76:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002d78:	78fb      	ldrb	r3, [r7, #3]
 8002d7a:	f003 030f 	and.w	r3, r3, #15
 8002d7e:	b2da      	uxtb	r2, r3
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002d8a:	2b01      	cmp	r3, #1
 8002d8c:	d101      	bne.n	8002d92 <HAL_PCD_EP_ClrStall+0x86>
 8002d8e:	2302      	movs	r3, #2
 8002d90:	e00e      	b.n	8002db0 <HAL_PCD_EP_ClrStall+0xa4>
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	2201      	movs	r2, #1
 8002d96:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	68f9      	ldr	r1, [r7, #12]
 8002da0:	4618      	mov	r0, r3
 8002da2:	f002 ff0b 	bl	8005bbc <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	2200      	movs	r2, #0
 8002daa:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002dae:	2300      	movs	r3, #0
}
 8002db0:	4618      	mov	r0, r3
 8002db2:	3710      	adds	r7, #16
 8002db4:	46bd      	mov	sp, r7
 8002db6:	bd80      	pop	{r7, pc}

08002db8 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b084      	sub	sp, #16
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
 8002dc0:	460b      	mov	r3, r1
 8002dc2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8002dc4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	da0c      	bge.n	8002de6 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002dcc:	78fb      	ldrb	r3, [r7, #3]
 8002dce:	f003 020f 	and.w	r2, r3, #15
 8002dd2:	4613      	mov	r3, r2
 8002dd4:	00db      	lsls	r3, r3, #3
 8002dd6:	4413      	add	r3, r2
 8002dd8:	009b      	lsls	r3, r3, #2
 8002dda:	3310      	adds	r3, #16
 8002ddc:	687a      	ldr	r2, [r7, #4]
 8002dde:	4413      	add	r3, r2
 8002de0:	3304      	adds	r3, #4
 8002de2:	60fb      	str	r3, [r7, #12]
 8002de4:	e00c      	b.n	8002e00 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002de6:	78fb      	ldrb	r3, [r7, #3]
 8002de8:	f003 020f 	and.w	r2, r3, #15
 8002dec:	4613      	mov	r3, r2
 8002dee:	00db      	lsls	r3, r3, #3
 8002df0:	4413      	add	r3, r2
 8002df2:	009b      	lsls	r3, r3, #2
 8002df4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002df8:	687a      	ldr	r2, [r7, #4]
 8002dfa:	4413      	add	r3, r2
 8002dfc:	3304      	adds	r3, #4
 8002dfe:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	68f9      	ldr	r1, [r7, #12]
 8002e06:	4618      	mov	r0, r3
 8002e08:	f002 fd2a 	bl	8005860 <USB_EPStopXfer>
 8002e0c:	4603      	mov	r3, r0
 8002e0e:	72fb      	strb	r3, [r7, #11]

  return ret;
 8002e10:	7afb      	ldrb	r3, [r7, #11]
}
 8002e12:	4618      	mov	r0, r3
 8002e14:	3710      	adds	r7, #16
 8002e16:	46bd      	mov	sp, r7
 8002e18:	bd80      	pop	{r7, pc}

08002e1a <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002e1a:	b580      	push	{r7, lr}
 8002e1c:	b08a      	sub	sp, #40	@ 0x28
 8002e1e:	af02      	add	r7, sp, #8
 8002e20:	6078      	str	r0, [r7, #4]
 8002e22:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002e2a:	697b      	ldr	r3, [r7, #20]
 8002e2c:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8002e2e:	683a      	ldr	r2, [r7, #0]
 8002e30:	4613      	mov	r3, r2
 8002e32:	00db      	lsls	r3, r3, #3
 8002e34:	4413      	add	r3, r2
 8002e36:	009b      	lsls	r3, r3, #2
 8002e38:	3310      	adds	r3, #16
 8002e3a:	687a      	ldr	r2, [r7, #4]
 8002e3c:	4413      	add	r3, r2
 8002e3e:	3304      	adds	r3, #4
 8002e40:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	695a      	ldr	r2, [r3, #20]
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	691b      	ldr	r3, [r3, #16]
 8002e4a:	429a      	cmp	r2, r3
 8002e4c:	d901      	bls.n	8002e52 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8002e4e:	2301      	movs	r3, #1
 8002e50:	e06b      	b.n	8002f2a <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	691a      	ldr	r2, [r3, #16]
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	695b      	ldr	r3, [r3, #20]
 8002e5a:	1ad3      	subs	r3, r2, r3
 8002e5c:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	689b      	ldr	r3, [r3, #8]
 8002e62:	69fa      	ldr	r2, [r7, #28]
 8002e64:	429a      	cmp	r2, r3
 8002e66:	d902      	bls.n	8002e6e <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	689b      	ldr	r3, [r3, #8]
 8002e6c:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8002e6e:	69fb      	ldr	r3, [r7, #28]
 8002e70:	3303      	adds	r3, #3
 8002e72:	089b      	lsrs	r3, r3, #2
 8002e74:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002e76:	e02a      	b.n	8002ece <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	691a      	ldr	r2, [r3, #16]
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	695b      	ldr	r3, [r3, #20]
 8002e80:	1ad3      	subs	r3, r2, r3
 8002e82:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	689b      	ldr	r3, [r3, #8]
 8002e88:	69fa      	ldr	r2, [r7, #28]
 8002e8a:	429a      	cmp	r2, r3
 8002e8c:	d902      	bls.n	8002e94 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	689b      	ldr	r3, [r3, #8]
 8002e92:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8002e94:	69fb      	ldr	r3, [r7, #28]
 8002e96:	3303      	adds	r3, #3
 8002e98:	089b      	lsrs	r3, r3, #2
 8002e9a:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	68d9      	ldr	r1, [r3, #12]
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	b2da      	uxtb	r2, r3
 8002ea4:	69fb      	ldr	r3, [r7, #28]
 8002ea6:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002eac:	9300      	str	r3, [sp, #0]
 8002eae:	4603      	mov	r3, r0
 8002eb0:	6978      	ldr	r0, [r7, #20]
 8002eb2:	f002 fd7f 	bl	80059b4 <USB_WritePacket>

    ep->xfer_buff  += len;
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	68da      	ldr	r2, [r3, #12]
 8002eba:	69fb      	ldr	r3, [r7, #28]
 8002ebc:	441a      	add	r2, r3
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	695a      	ldr	r2, [r3, #20]
 8002ec6:	69fb      	ldr	r3, [r7, #28]
 8002ec8:	441a      	add	r2, r3
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	015a      	lsls	r2, r3, #5
 8002ed2:	693b      	ldr	r3, [r7, #16]
 8002ed4:	4413      	add	r3, r2
 8002ed6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002eda:	699b      	ldr	r3, [r3, #24]
 8002edc:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002ede:	69ba      	ldr	r2, [r7, #24]
 8002ee0:	429a      	cmp	r2, r3
 8002ee2:	d809      	bhi.n	8002ef8 <PCD_WriteEmptyTxFifo+0xde>
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	695a      	ldr	r2, [r3, #20]
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002eec:	429a      	cmp	r2, r3
 8002eee:	d203      	bcs.n	8002ef8 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	691b      	ldr	r3, [r3, #16]
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d1bf      	bne.n	8002e78 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	691a      	ldr	r2, [r3, #16]
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	695b      	ldr	r3, [r3, #20]
 8002f00:	429a      	cmp	r2, r3
 8002f02:	d811      	bhi.n	8002f28 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	f003 030f 	and.w	r3, r3, #15
 8002f0a:	2201      	movs	r2, #1
 8002f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f10:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002f12:	693b      	ldr	r3, [r7, #16]
 8002f14:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002f18:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002f1a:	68bb      	ldr	r3, [r7, #8]
 8002f1c:	43db      	mvns	r3, r3
 8002f1e:	6939      	ldr	r1, [r7, #16]
 8002f20:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002f24:	4013      	ands	r3, r2
 8002f26:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8002f28:	2300      	movs	r3, #0
}
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	3720      	adds	r7, #32
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bd80      	pop	{r7, pc}
	...

08002f34 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b088      	sub	sp, #32
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]
 8002f3c:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002f44:	69fb      	ldr	r3, [r7, #28]
 8002f46:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002f48:	69fb      	ldr	r3, [r7, #28]
 8002f4a:	333c      	adds	r3, #60	@ 0x3c
 8002f4c:	3304      	adds	r3, #4
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	015a      	lsls	r2, r3, #5
 8002f56:	69bb      	ldr	r3, [r7, #24]
 8002f58:	4413      	add	r3, r2
 8002f5a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002f5e:	689b      	ldr	r3, [r3, #8]
 8002f60:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	799b      	ldrb	r3, [r3, #6]
 8002f66:	2b01      	cmp	r3, #1
 8002f68:	d17b      	bne.n	8003062 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8002f6a:	693b      	ldr	r3, [r7, #16]
 8002f6c:	f003 0308 	and.w	r3, r3, #8
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d015      	beq.n	8002fa0 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002f74:	697b      	ldr	r3, [r7, #20]
 8002f76:	4a61      	ldr	r2, [pc, #388]	@ (80030fc <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	f240 80b9 	bls.w	80030f0 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002f7e:	693b      	ldr	r3, [r7, #16]
 8002f80:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	f000 80b3 	beq.w	80030f0 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002f8a:	683b      	ldr	r3, [r7, #0]
 8002f8c:	015a      	lsls	r2, r3, #5
 8002f8e:	69bb      	ldr	r3, [r7, #24]
 8002f90:	4413      	add	r3, r2
 8002f92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002f96:	461a      	mov	r2, r3
 8002f98:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002f9c:	6093      	str	r3, [r2, #8]
 8002f9e:	e0a7      	b.n	80030f0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8002fa0:	693b      	ldr	r3, [r7, #16]
 8002fa2:	f003 0320 	and.w	r3, r3, #32
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d009      	beq.n	8002fbe <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	015a      	lsls	r2, r3, #5
 8002fae:	69bb      	ldr	r3, [r7, #24]
 8002fb0:	4413      	add	r3, r2
 8002fb2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002fb6:	461a      	mov	r2, r3
 8002fb8:	2320      	movs	r3, #32
 8002fba:	6093      	str	r3, [r2, #8]
 8002fbc:	e098      	b.n	80030f0 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8002fbe:	693b      	ldr	r3, [r7, #16]
 8002fc0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	f040 8093 	bne.w	80030f0 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002fca:	697b      	ldr	r3, [r7, #20]
 8002fcc:	4a4b      	ldr	r2, [pc, #300]	@ (80030fc <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d90f      	bls.n	8002ff2 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002fd2:	693b      	ldr	r3, [r7, #16]
 8002fd4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d00a      	beq.n	8002ff2 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002fdc:	683b      	ldr	r3, [r7, #0]
 8002fde:	015a      	lsls	r2, r3, #5
 8002fe0:	69bb      	ldr	r3, [r7, #24]
 8002fe2:	4413      	add	r3, r2
 8002fe4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002fe8:	461a      	mov	r2, r3
 8002fea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002fee:	6093      	str	r3, [r2, #8]
 8002ff0:	e07e      	b.n	80030f0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8002ff2:	683a      	ldr	r2, [r7, #0]
 8002ff4:	4613      	mov	r3, r2
 8002ff6:	00db      	lsls	r3, r3, #3
 8002ff8:	4413      	add	r3, r2
 8002ffa:	009b      	lsls	r3, r3, #2
 8002ffc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003000:	687a      	ldr	r2, [r7, #4]
 8003002:	4413      	add	r3, r2
 8003004:	3304      	adds	r3, #4
 8003006:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	6a1a      	ldr	r2, [r3, #32]
 800300c:	683b      	ldr	r3, [r7, #0]
 800300e:	0159      	lsls	r1, r3, #5
 8003010:	69bb      	ldr	r3, [r7, #24]
 8003012:	440b      	add	r3, r1
 8003014:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003018:	691b      	ldr	r3, [r3, #16]
 800301a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800301e:	1ad2      	subs	r2, r2, r3
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	2b00      	cmp	r3, #0
 8003028:	d114      	bne.n	8003054 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	691b      	ldr	r3, [r3, #16]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d109      	bne.n	8003046 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6818      	ldr	r0, [r3, #0]
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800303c:	461a      	mov	r2, r3
 800303e:	2101      	movs	r1, #1
 8003040:	f002 ff4e 	bl	8005ee0 <USB_EP0_OutStart>
 8003044:	e006      	b.n	8003054 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	68da      	ldr	r2, [r3, #12]
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	695b      	ldr	r3, [r3, #20]
 800304e:	441a      	add	r2, r3
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	b2db      	uxtb	r3, r3
 8003058:	4619      	mov	r1, r3
 800305a:	6878      	ldr	r0, [r7, #4]
 800305c:	f005 fa0e 	bl	800847c <HAL_PCD_DataOutStageCallback>
 8003060:	e046      	b.n	80030f0 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8003062:	697b      	ldr	r3, [r7, #20]
 8003064:	4a26      	ldr	r2, [pc, #152]	@ (8003100 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8003066:	4293      	cmp	r3, r2
 8003068:	d124      	bne.n	80030b4 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800306a:	693b      	ldr	r3, [r7, #16]
 800306c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003070:	2b00      	cmp	r3, #0
 8003072:	d00a      	beq.n	800308a <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	015a      	lsls	r2, r3, #5
 8003078:	69bb      	ldr	r3, [r7, #24]
 800307a:	4413      	add	r3, r2
 800307c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003080:	461a      	mov	r2, r3
 8003082:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003086:	6093      	str	r3, [r2, #8]
 8003088:	e032      	b.n	80030f0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800308a:	693b      	ldr	r3, [r7, #16]
 800308c:	f003 0320 	and.w	r3, r3, #32
 8003090:	2b00      	cmp	r3, #0
 8003092:	d008      	beq.n	80030a6 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	015a      	lsls	r2, r3, #5
 8003098:	69bb      	ldr	r3, [r7, #24]
 800309a:	4413      	add	r3, r2
 800309c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80030a0:	461a      	mov	r2, r3
 80030a2:	2320      	movs	r3, #32
 80030a4:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	b2db      	uxtb	r3, r3
 80030aa:	4619      	mov	r1, r3
 80030ac:	6878      	ldr	r0, [r7, #4]
 80030ae:	f005 f9e5 	bl	800847c <HAL_PCD_DataOutStageCallback>
 80030b2:	e01d      	b.n	80030f0 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d114      	bne.n	80030e4 <PCD_EP_OutXfrComplete_int+0x1b0>
 80030ba:	6879      	ldr	r1, [r7, #4]
 80030bc:	683a      	ldr	r2, [r7, #0]
 80030be:	4613      	mov	r3, r2
 80030c0:	00db      	lsls	r3, r3, #3
 80030c2:	4413      	add	r3, r2
 80030c4:	009b      	lsls	r3, r3, #2
 80030c6:	440b      	add	r3, r1
 80030c8:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d108      	bne.n	80030e4 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6818      	ldr	r0, [r3, #0]
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80030dc:	461a      	mov	r2, r3
 80030de:	2100      	movs	r1, #0
 80030e0:	f002 fefe 	bl	8005ee0 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	b2db      	uxtb	r3, r3
 80030e8:	4619      	mov	r1, r3
 80030ea:	6878      	ldr	r0, [r7, #4]
 80030ec:	f005 f9c6 	bl	800847c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80030f0:	2300      	movs	r3, #0
}
 80030f2:	4618      	mov	r0, r3
 80030f4:	3720      	adds	r7, #32
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bd80      	pop	{r7, pc}
 80030fa:	bf00      	nop
 80030fc:	4f54300a 	.word	0x4f54300a
 8003100:	4f54310a 	.word	0x4f54310a

08003104 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b086      	sub	sp, #24
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
 800310c:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003114:	697b      	ldr	r3, [r7, #20]
 8003116:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8003118:	697b      	ldr	r3, [r7, #20]
 800311a:	333c      	adds	r3, #60	@ 0x3c
 800311c:	3304      	adds	r3, #4
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	015a      	lsls	r2, r3, #5
 8003126:	693b      	ldr	r3, [r7, #16]
 8003128:	4413      	add	r3, r2
 800312a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800312e:	689b      	ldr	r3, [r3, #8]
 8003130:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	4a15      	ldr	r2, [pc, #84]	@ (800318c <PCD_EP_OutSetupPacket_int+0x88>)
 8003136:	4293      	cmp	r3, r2
 8003138:	d90e      	bls.n	8003158 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800313a:	68bb      	ldr	r3, [r7, #8]
 800313c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003140:	2b00      	cmp	r3, #0
 8003142:	d009      	beq.n	8003158 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	015a      	lsls	r2, r3, #5
 8003148:	693b      	ldr	r3, [r7, #16]
 800314a:	4413      	add	r3, r2
 800314c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003150:	461a      	mov	r2, r3
 8003152:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003156:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8003158:	6878      	ldr	r0, [r7, #4]
 800315a:	f005 f97d 	bl	8008458 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	4a0a      	ldr	r2, [pc, #40]	@ (800318c <PCD_EP_OutSetupPacket_int+0x88>)
 8003162:	4293      	cmp	r3, r2
 8003164:	d90c      	bls.n	8003180 <PCD_EP_OutSetupPacket_int+0x7c>
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	799b      	ldrb	r3, [r3, #6]
 800316a:	2b01      	cmp	r3, #1
 800316c:	d108      	bne.n	8003180 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6818      	ldr	r0, [r3, #0]
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003178:	461a      	mov	r2, r3
 800317a:	2101      	movs	r1, #1
 800317c:	f002 feb0 	bl	8005ee0 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8003180:	2300      	movs	r3, #0
}
 8003182:	4618      	mov	r0, r3
 8003184:	3718      	adds	r7, #24
 8003186:	46bd      	mov	sp, r7
 8003188:	bd80      	pop	{r7, pc}
 800318a:	bf00      	nop
 800318c:	4f54300a 	.word	0x4f54300a

08003190 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8003190:	b480      	push	{r7}
 8003192:	b085      	sub	sp, #20
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
 8003198:	460b      	mov	r3, r1
 800319a:	70fb      	strb	r3, [r7, #3]
 800319c:	4613      	mov	r3, r2
 800319e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031a6:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80031a8:	78fb      	ldrb	r3, [r7, #3]
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d107      	bne.n	80031be <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80031ae:	883b      	ldrh	r3, [r7, #0]
 80031b0:	0419      	lsls	r1, r3, #16
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	68ba      	ldr	r2, [r7, #8]
 80031b8:	430a      	orrs	r2, r1
 80031ba:	629a      	str	r2, [r3, #40]	@ 0x28
 80031bc:	e028      	b.n	8003210 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031c4:	0c1b      	lsrs	r3, r3, #16
 80031c6:	68ba      	ldr	r2, [r7, #8]
 80031c8:	4413      	add	r3, r2
 80031ca:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80031cc:	2300      	movs	r3, #0
 80031ce:	73fb      	strb	r3, [r7, #15]
 80031d0:	e00d      	b.n	80031ee <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681a      	ldr	r2, [r3, #0]
 80031d6:	7bfb      	ldrb	r3, [r7, #15]
 80031d8:	3340      	adds	r3, #64	@ 0x40
 80031da:	009b      	lsls	r3, r3, #2
 80031dc:	4413      	add	r3, r2
 80031de:	685b      	ldr	r3, [r3, #4]
 80031e0:	0c1b      	lsrs	r3, r3, #16
 80031e2:	68ba      	ldr	r2, [r7, #8]
 80031e4:	4413      	add	r3, r2
 80031e6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80031e8:	7bfb      	ldrb	r3, [r7, #15]
 80031ea:	3301      	adds	r3, #1
 80031ec:	73fb      	strb	r3, [r7, #15]
 80031ee:	7bfa      	ldrb	r2, [r7, #15]
 80031f0:	78fb      	ldrb	r3, [r7, #3]
 80031f2:	3b01      	subs	r3, #1
 80031f4:	429a      	cmp	r2, r3
 80031f6:	d3ec      	bcc.n	80031d2 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80031f8:	883b      	ldrh	r3, [r7, #0]
 80031fa:	0418      	lsls	r0, r3, #16
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6819      	ldr	r1, [r3, #0]
 8003200:	78fb      	ldrb	r3, [r7, #3]
 8003202:	3b01      	subs	r3, #1
 8003204:	68ba      	ldr	r2, [r7, #8]
 8003206:	4302      	orrs	r2, r0
 8003208:	3340      	adds	r3, #64	@ 0x40
 800320a:	009b      	lsls	r3, r3, #2
 800320c:	440b      	add	r3, r1
 800320e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8003210:	2300      	movs	r3, #0
}
 8003212:	4618      	mov	r0, r3
 8003214:	3714      	adds	r7, #20
 8003216:	46bd      	mov	sp, r7
 8003218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321c:	4770      	bx	lr

0800321e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800321e:	b480      	push	{r7}
 8003220:	b083      	sub	sp, #12
 8003222:	af00      	add	r7, sp, #0
 8003224:	6078      	str	r0, [r7, #4]
 8003226:	460b      	mov	r3, r1
 8003228:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	887a      	ldrh	r2, [r7, #2]
 8003230:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003232:	2300      	movs	r3, #0
}
 8003234:	4618      	mov	r0, r3
 8003236:	370c      	adds	r7, #12
 8003238:	46bd      	mov	sp, r7
 800323a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323e:	4770      	bx	lr

08003240 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8003240:	b480      	push	{r7}
 8003242:	b083      	sub	sp, #12
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
 8003248:	460b      	mov	r3, r1
 800324a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800324c:	bf00      	nop
 800324e:	370c      	adds	r7, #12
 8003250:	46bd      	mov	sp, r7
 8003252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003256:	4770      	bx	lr

08003258 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b086      	sub	sp, #24
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2b00      	cmp	r3, #0
 8003264:	d101      	bne.n	800326a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003266:	2301      	movs	r3, #1
 8003268:	e267      	b.n	800373a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f003 0301 	and.w	r3, r3, #1
 8003272:	2b00      	cmp	r3, #0
 8003274:	d075      	beq.n	8003362 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003276:	4b88      	ldr	r3, [pc, #544]	@ (8003498 <HAL_RCC_OscConfig+0x240>)
 8003278:	689b      	ldr	r3, [r3, #8]
 800327a:	f003 030c 	and.w	r3, r3, #12
 800327e:	2b04      	cmp	r3, #4
 8003280:	d00c      	beq.n	800329c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003282:	4b85      	ldr	r3, [pc, #532]	@ (8003498 <HAL_RCC_OscConfig+0x240>)
 8003284:	689b      	ldr	r3, [r3, #8]
 8003286:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800328a:	2b08      	cmp	r3, #8
 800328c:	d112      	bne.n	80032b4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800328e:	4b82      	ldr	r3, [pc, #520]	@ (8003498 <HAL_RCC_OscConfig+0x240>)
 8003290:	685b      	ldr	r3, [r3, #4]
 8003292:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003296:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800329a:	d10b      	bne.n	80032b4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800329c:	4b7e      	ldr	r3, [pc, #504]	@ (8003498 <HAL_RCC_OscConfig+0x240>)
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d05b      	beq.n	8003360 <HAL_RCC_OscConfig+0x108>
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d157      	bne.n	8003360 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80032b0:	2301      	movs	r3, #1
 80032b2:	e242      	b.n	800373a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	685b      	ldr	r3, [r3, #4]
 80032b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80032bc:	d106      	bne.n	80032cc <HAL_RCC_OscConfig+0x74>
 80032be:	4b76      	ldr	r3, [pc, #472]	@ (8003498 <HAL_RCC_OscConfig+0x240>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	4a75      	ldr	r2, [pc, #468]	@ (8003498 <HAL_RCC_OscConfig+0x240>)
 80032c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032c8:	6013      	str	r3, [r2, #0]
 80032ca:	e01d      	b.n	8003308 <HAL_RCC_OscConfig+0xb0>
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	685b      	ldr	r3, [r3, #4]
 80032d0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80032d4:	d10c      	bne.n	80032f0 <HAL_RCC_OscConfig+0x98>
 80032d6:	4b70      	ldr	r3, [pc, #448]	@ (8003498 <HAL_RCC_OscConfig+0x240>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	4a6f      	ldr	r2, [pc, #444]	@ (8003498 <HAL_RCC_OscConfig+0x240>)
 80032dc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80032e0:	6013      	str	r3, [r2, #0]
 80032e2:	4b6d      	ldr	r3, [pc, #436]	@ (8003498 <HAL_RCC_OscConfig+0x240>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	4a6c      	ldr	r2, [pc, #432]	@ (8003498 <HAL_RCC_OscConfig+0x240>)
 80032e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032ec:	6013      	str	r3, [r2, #0]
 80032ee:	e00b      	b.n	8003308 <HAL_RCC_OscConfig+0xb0>
 80032f0:	4b69      	ldr	r3, [pc, #420]	@ (8003498 <HAL_RCC_OscConfig+0x240>)
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	4a68      	ldr	r2, [pc, #416]	@ (8003498 <HAL_RCC_OscConfig+0x240>)
 80032f6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80032fa:	6013      	str	r3, [r2, #0]
 80032fc:	4b66      	ldr	r3, [pc, #408]	@ (8003498 <HAL_RCC_OscConfig+0x240>)
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	4a65      	ldr	r2, [pc, #404]	@ (8003498 <HAL_RCC_OscConfig+0x240>)
 8003302:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003306:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	685b      	ldr	r3, [r3, #4]
 800330c:	2b00      	cmp	r3, #0
 800330e:	d013      	beq.n	8003338 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003310:	f7fe fa70 	bl	80017f4 <HAL_GetTick>
 8003314:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003316:	e008      	b.n	800332a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003318:	f7fe fa6c 	bl	80017f4 <HAL_GetTick>
 800331c:	4602      	mov	r2, r0
 800331e:	693b      	ldr	r3, [r7, #16]
 8003320:	1ad3      	subs	r3, r2, r3
 8003322:	2b64      	cmp	r3, #100	@ 0x64
 8003324:	d901      	bls.n	800332a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003326:	2303      	movs	r3, #3
 8003328:	e207      	b.n	800373a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800332a:	4b5b      	ldr	r3, [pc, #364]	@ (8003498 <HAL_RCC_OscConfig+0x240>)
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003332:	2b00      	cmp	r3, #0
 8003334:	d0f0      	beq.n	8003318 <HAL_RCC_OscConfig+0xc0>
 8003336:	e014      	b.n	8003362 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003338:	f7fe fa5c 	bl	80017f4 <HAL_GetTick>
 800333c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800333e:	e008      	b.n	8003352 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003340:	f7fe fa58 	bl	80017f4 <HAL_GetTick>
 8003344:	4602      	mov	r2, r0
 8003346:	693b      	ldr	r3, [r7, #16]
 8003348:	1ad3      	subs	r3, r2, r3
 800334a:	2b64      	cmp	r3, #100	@ 0x64
 800334c:	d901      	bls.n	8003352 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800334e:	2303      	movs	r3, #3
 8003350:	e1f3      	b.n	800373a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003352:	4b51      	ldr	r3, [pc, #324]	@ (8003498 <HAL_RCC_OscConfig+0x240>)
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800335a:	2b00      	cmp	r3, #0
 800335c:	d1f0      	bne.n	8003340 <HAL_RCC_OscConfig+0xe8>
 800335e:	e000      	b.n	8003362 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003360:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f003 0302 	and.w	r3, r3, #2
 800336a:	2b00      	cmp	r3, #0
 800336c:	d063      	beq.n	8003436 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800336e:	4b4a      	ldr	r3, [pc, #296]	@ (8003498 <HAL_RCC_OscConfig+0x240>)
 8003370:	689b      	ldr	r3, [r3, #8]
 8003372:	f003 030c 	and.w	r3, r3, #12
 8003376:	2b00      	cmp	r3, #0
 8003378:	d00b      	beq.n	8003392 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800337a:	4b47      	ldr	r3, [pc, #284]	@ (8003498 <HAL_RCC_OscConfig+0x240>)
 800337c:	689b      	ldr	r3, [r3, #8]
 800337e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003382:	2b08      	cmp	r3, #8
 8003384:	d11c      	bne.n	80033c0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003386:	4b44      	ldr	r3, [pc, #272]	@ (8003498 <HAL_RCC_OscConfig+0x240>)
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800338e:	2b00      	cmp	r3, #0
 8003390:	d116      	bne.n	80033c0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003392:	4b41      	ldr	r3, [pc, #260]	@ (8003498 <HAL_RCC_OscConfig+0x240>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f003 0302 	and.w	r3, r3, #2
 800339a:	2b00      	cmp	r3, #0
 800339c:	d005      	beq.n	80033aa <HAL_RCC_OscConfig+0x152>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	68db      	ldr	r3, [r3, #12]
 80033a2:	2b01      	cmp	r3, #1
 80033a4:	d001      	beq.n	80033aa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80033a6:	2301      	movs	r3, #1
 80033a8:	e1c7      	b.n	800373a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033aa:	4b3b      	ldr	r3, [pc, #236]	@ (8003498 <HAL_RCC_OscConfig+0x240>)
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	691b      	ldr	r3, [r3, #16]
 80033b6:	00db      	lsls	r3, r3, #3
 80033b8:	4937      	ldr	r1, [pc, #220]	@ (8003498 <HAL_RCC_OscConfig+0x240>)
 80033ba:	4313      	orrs	r3, r2
 80033bc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80033be:	e03a      	b.n	8003436 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	68db      	ldr	r3, [r3, #12]
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d020      	beq.n	800340a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80033c8:	4b34      	ldr	r3, [pc, #208]	@ (800349c <HAL_RCC_OscConfig+0x244>)
 80033ca:	2201      	movs	r2, #1
 80033cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033ce:	f7fe fa11 	bl	80017f4 <HAL_GetTick>
 80033d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033d4:	e008      	b.n	80033e8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80033d6:	f7fe fa0d 	bl	80017f4 <HAL_GetTick>
 80033da:	4602      	mov	r2, r0
 80033dc:	693b      	ldr	r3, [r7, #16]
 80033de:	1ad3      	subs	r3, r2, r3
 80033e0:	2b02      	cmp	r3, #2
 80033e2:	d901      	bls.n	80033e8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80033e4:	2303      	movs	r3, #3
 80033e6:	e1a8      	b.n	800373a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033e8:	4b2b      	ldr	r3, [pc, #172]	@ (8003498 <HAL_RCC_OscConfig+0x240>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f003 0302 	and.w	r3, r3, #2
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d0f0      	beq.n	80033d6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033f4:	4b28      	ldr	r3, [pc, #160]	@ (8003498 <HAL_RCC_OscConfig+0x240>)
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	691b      	ldr	r3, [r3, #16]
 8003400:	00db      	lsls	r3, r3, #3
 8003402:	4925      	ldr	r1, [pc, #148]	@ (8003498 <HAL_RCC_OscConfig+0x240>)
 8003404:	4313      	orrs	r3, r2
 8003406:	600b      	str	r3, [r1, #0]
 8003408:	e015      	b.n	8003436 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800340a:	4b24      	ldr	r3, [pc, #144]	@ (800349c <HAL_RCC_OscConfig+0x244>)
 800340c:	2200      	movs	r2, #0
 800340e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003410:	f7fe f9f0 	bl	80017f4 <HAL_GetTick>
 8003414:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003416:	e008      	b.n	800342a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003418:	f7fe f9ec 	bl	80017f4 <HAL_GetTick>
 800341c:	4602      	mov	r2, r0
 800341e:	693b      	ldr	r3, [r7, #16]
 8003420:	1ad3      	subs	r3, r2, r3
 8003422:	2b02      	cmp	r3, #2
 8003424:	d901      	bls.n	800342a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003426:	2303      	movs	r3, #3
 8003428:	e187      	b.n	800373a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800342a:	4b1b      	ldr	r3, [pc, #108]	@ (8003498 <HAL_RCC_OscConfig+0x240>)
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f003 0302 	and.w	r3, r3, #2
 8003432:	2b00      	cmp	r3, #0
 8003434:	d1f0      	bne.n	8003418 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f003 0308 	and.w	r3, r3, #8
 800343e:	2b00      	cmp	r3, #0
 8003440:	d036      	beq.n	80034b0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	695b      	ldr	r3, [r3, #20]
 8003446:	2b00      	cmp	r3, #0
 8003448:	d016      	beq.n	8003478 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800344a:	4b15      	ldr	r3, [pc, #84]	@ (80034a0 <HAL_RCC_OscConfig+0x248>)
 800344c:	2201      	movs	r2, #1
 800344e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003450:	f7fe f9d0 	bl	80017f4 <HAL_GetTick>
 8003454:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003456:	e008      	b.n	800346a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003458:	f7fe f9cc 	bl	80017f4 <HAL_GetTick>
 800345c:	4602      	mov	r2, r0
 800345e:	693b      	ldr	r3, [r7, #16]
 8003460:	1ad3      	subs	r3, r2, r3
 8003462:	2b02      	cmp	r3, #2
 8003464:	d901      	bls.n	800346a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003466:	2303      	movs	r3, #3
 8003468:	e167      	b.n	800373a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800346a:	4b0b      	ldr	r3, [pc, #44]	@ (8003498 <HAL_RCC_OscConfig+0x240>)
 800346c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800346e:	f003 0302 	and.w	r3, r3, #2
 8003472:	2b00      	cmp	r3, #0
 8003474:	d0f0      	beq.n	8003458 <HAL_RCC_OscConfig+0x200>
 8003476:	e01b      	b.n	80034b0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003478:	4b09      	ldr	r3, [pc, #36]	@ (80034a0 <HAL_RCC_OscConfig+0x248>)
 800347a:	2200      	movs	r2, #0
 800347c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800347e:	f7fe f9b9 	bl	80017f4 <HAL_GetTick>
 8003482:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003484:	e00e      	b.n	80034a4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003486:	f7fe f9b5 	bl	80017f4 <HAL_GetTick>
 800348a:	4602      	mov	r2, r0
 800348c:	693b      	ldr	r3, [r7, #16]
 800348e:	1ad3      	subs	r3, r2, r3
 8003490:	2b02      	cmp	r3, #2
 8003492:	d907      	bls.n	80034a4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003494:	2303      	movs	r3, #3
 8003496:	e150      	b.n	800373a <HAL_RCC_OscConfig+0x4e2>
 8003498:	40023800 	.word	0x40023800
 800349c:	42470000 	.word	0x42470000
 80034a0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80034a4:	4b88      	ldr	r3, [pc, #544]	@ (80036c8 <HAL_RCC_OscConfig+0x470>)
 80034a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80034a8:	f003 0302 	and.w	r3, r3, #2
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d1ea      	bne.n	8003486 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f003 0304 	and.w	r3, r3, #4
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	f000 8097 	beq.w	80035ec <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80034be:	2300      	movs	r3, #0
 80034c0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80034c2:	4b81      	ldr	r3, [pc, #516]	@ (80036c8 <HAL_RCC_OscConfig+0x470>)
 80034c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d10f      	bne.n	80034ee <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80034ce:	2300      	movs	r3, #0
 80034d0:	60bb      	str	r3, [r7, #8]
 80034d2:	4b7d      	ldr	r3, [pc, #500]	@ (80036c8 <HAL_RCC_OscConfig+0x470>)
 80034d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034d6:	4a7c      	ldr	r2, [pc, #496]	@ (80036c8 <HAL_RCC_OscConfig+0x470>)
 80034d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80034dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80034de:	4b7a      	ldr	r3, [pc, #488]	@ (80036c8 <HAL_RCC_OscConfig+0x470>)
 80034e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034e6:	60bb      	str	r3, [r7, #8]
 80034e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80034ea:	2301      	movs	r3, #1
 80034ec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034ee:	4b77      	ldr	r3, [pc, #476]	@ (80036cc <HAL_RCC_OscConfig+0x474>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d118      	bne.n	800352c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80034fa:	4b74      	ldr	r3, [pc, #464]	@ (80036cc <HAL_RCC_OscConfig+0x474>)
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	4a73      	ldr	r2, [pc, #460]	@ (80036cc <HAL_RCC_OscConfig+0x474>)
 8003500:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003504:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003506:	f7fe f975 	bl	80017f4 <HAL_GetTick>
 800350a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800350c:	e008      	b.n	8003520 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800350e:	f7fe f971 	bl	80017f4 <HAL_GetTick>
 8003512:	4602      	mov	r2, r0
 8003514:	693b      	ldr	r3, [r7, #16]
 8003516:	1ad3      	subs	r3, r2, r3
 8003518:	2b02      	cmp	r3, #2
 800351a:	d901      	bls.n	8003520 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800351c:	2303      	movs	r3, #3
 800351e:	e10c      	b.n	800373a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003520:	4b6a      	ldr	r3, [pc, #424]	@ (80036cc <HAL_RCC_OscConfig+0x474>)
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003528:	2b00      	cmp	r3, #0
 800352a:	d0f0      	beq.n	800350e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	689b      	ldr	r3, [r3, #8]
 8003530:	2b01      	cmp	r3, #1
 8003532:	d106      	bne.n	8003542 <HAL_RCC_OscConfig+0x2ea>
 8003534:	4b64      	ldr	r3, [pc, #400]	@ (80036c8 <HAL_RCC_OscConfig+0x470>)
 8003536:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003538:	4a63      	ldr	r2, [pc, #396]	@ (80036c8 <HAL_RCC_OscConfig+0x470>)
 800353a:	f043 0301 	orr.w	r3, r3, #1
 800353e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003540:	e01c      	b.n	800357c <HAL_RCC_OscConfig+0x324>
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	689b      	ldr	r3, [r3, #8]
 8003546:	2b05      	cmp	r3, #5
 8003548:	d10c      	bne.n	8003564 <HAL_RCC_OscConfig+0x30c>
 800354a:	4b5f      	ldr	r3, [pc, #380]	@ (80036c8 <HAL_RCC_OscConfig+0x470>)
 800354c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800354e:	4a5e      	ldr	r2, [pc, #376]	@ (80036c8 <HAL_RCC_OscConfig+0x470>)
 8003550:	f043 0304 	orr.w	r3, r3, #4
 8003554:	6713      	str	r3, [r2, #112]	@ 0x70
 8003556:	4b5c      	ldr	r3, [pc, #368]	@ (80036c8 <HAL_RCC_OscConfig+0x470>)
 8003558:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800355a:	4a5b      	ldr	r2, [pc, #364]	@ (80036c8 <HAL_RCC_OscConfig+0x470>)
 800355c:	f043 0301 	orr.w	r3, r3, #1
 8003560:	6713      	str	r3, [r2, #112]	@ 0x70
 8003562:	e00b      	b.n	800357c <HAL_RCC_OscConfig+0x324>
 8003564:	4b58      	ldr	r3, [pc, #352]	@ (80036c8 <HAL_RCC_OscConfig+0x470>)
 8003566:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003568:	4a57      	ldr	r2, [pc, #348]	@ (80036c8 <HAL_RCC_OscConfig+0x470>)
 800356a:	f023 0301 	bic.w	r3, r3, #1
 800356e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003570:	4b55      	ldr	r3, [pc, #340]	@ (80036c8 <HAL_RCC_OscConfig+0x470>)
 8003572:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003574:	4a54      	ldr	r2, [pc, #336]	@ (80036c8 <HAL_RCC_OscConfig+0x470>)
 8003576:	f023 0304 	bic.w	r3, r3, #4
 800357a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	689b      	ldr	r3, [r3, #8]
 8003580:	2b00      	cmp	r3, #0
 8003582:	d015      	beq.n	80035b0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003584:	f7fe f936 	bl	80017f4 <HAL_GetTick>
 8003588:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800358a:	e00a      	b.n	80035a2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800358c:	f7fe f932 	bl	80017f4 <HAL_GetTick>
 8003590:	4602      	mov	r2, r0
 8003592:	693b      	ldr	r3, [r7, #16]
 8003594:	1ad3      	subs	r3, r2, r3
 8003596:	f241 3288 	movw	r2, #5000	@ 0x1388
 800359a:	4293      	cmp	r3, r2
 800359c:	d901      	bls.n	80035a2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800359e:	2303      	movs	r3, #3
 80035a0:	e0cb      	b.n	800373a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035a2:	4b49      	ldr	r3, [pc, #292]	@ (80036c8 <HAL_RCC_OscConfig+0x470>)
 80035a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035a6:	f003 0302 	and.w	r3, r3, #2
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d0ee      	beq.n	800358c <HAL_RCC_OscConfig+0x334>
 80035ae:	e014      	b.n	80035da <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035b0:	f7fe f920 	bl	80017f4 <HAL_GetTick>
 80035b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80035b6:	e00a      	b.n	80035ce <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035b8:	f7fe f91c 	bl	80017f4 <HAL_GetTick>
 80035bc:	4602      	mov	r2, r0
 80035be:	693b      	ldr	r3, [r7, #16]
 80035c0:	1ad3      	subs	r3, r2, r3
 80035c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d901      	bls.n	80035ce <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80035ca:	2303      	movs	r3, #3
 80035cc:	e0b5      	b.n	800373a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80035ce:	4b3e      	ldr	r3, [pc, #248]	@ (80036c8 <HAL_RCC_OscConfig+0x470>)
 80035d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035d2:	f003 0302 	and.w	r3, r3, #2
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d1ee      	bne.n	80035b8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80035da:	7dfb      	ldrb	r3, [r7, #23]
 80035dc:	2b01      	cmp	r3, #1
 80035de:	d105      	bne.n	80035ec <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80035e0:	4b39      	ldr	r3, [pc, #228]	@ (80036c8 <HAL_RCC_OscConfig+0x470>)
 80035e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035e4:	4a38      	ldr	r2, [pc, #224]	@ (80036c8 <HAL_RCC_OscConfig+0x470>)
 80035e6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80035ea:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	699b      	ldr	r3, [r3, #24]
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	f000 80a1 	beq.w	8003738 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80035f6:	4b34      	ldr	r3, [pc, #208]	@ (80036c8 <HAL_RCC_OscConfig+0x470>)
 80035f8:	689b      	ldr	r3, [r3, #8]
 80035fa:	f003 030c 	and.w	r3, r3, #12
 80035fe:	2b08      	cmp	r3, #8
 8003600:	d05c      	beq.n	80036bc <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	699b      	ldr	r3, [r3, #24]
 8003606:	2b02      	cmp	r3, #2
 8003608:	d141      	bne.n	800368e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800360a:	4b31      	ldr	r3, [pc, #196]	@ (80036d0 <HAL_RCC_OscConfig+0x478>)
 800360c:	2200      	movs	r2, #0
 800360e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003610:	f7fe f8f0 	bl	80017f4 <HAL_GetTick>
 8003614:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003616:	e008      	b.n	800362a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003618:	f7fe f8ec 	bl	80017f4 <HAL_GetTick>
 800361c:	4602      	mov	r2, r0
 800361e:	693b      	ldr	r3, [r7, #16]
 8003620:	1ad3      	subs	r3, r2, r3
 8003622:	2b02      	cmp	r3, #2
 8003624:	d901      	bls.n	800362a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003626:	2303      	movs	r3, #3
 8003628:	e087      	b.n	800373a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800362a:	4b27      	ldr	r3, [pc, #156]	@ (80036c8 <HAL_RCC_OscConfig+0x470>)
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003632:	2b00      	cmp	r3, #0
 8003634:	d1f0      	bne.n	8003618 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	69da      	ldr	r2, [r3, #28]
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6a1b      	ldr	r3, [r3, #32]
 800363e:	431a      	orrs	r2, r3
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003644:	019b      	lsls	r3, r3, #6
 8003646:	431a      	orrs	r2, r3
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800364c:	085b      	lsrs	r3, r3, #1
 800364e:	3b01      	subs	r3, #1
 8003650:	041b      	lsls	r3, r3, #16
 8003652:	431a      	orrs	r2, r3
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003658:	061b      	lsls	r3, r3, #24
 800365a:	491b      	ldr	r1, [pc, #108]	@ (80036c8 <HAL_RCC_OscConfig+0x470>)
 800365c:	4313      	orrs	r3, r2
 800365e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003660:	4b1b      	ldr	r3, [pc, #108]	@ (80036d0 <HAL_RCC_OscConfig+0x478>)
 8003662:	2201      	movs	r2, #1
 8003664:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003666:	f7fe f8c5 	bl	80017f4 <HAL_GetTick>
 800366a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800366c:	e008      	b.n	8003680 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800366e:	f7fe f8c1 	bl	80017f4 <HAL_GetTick>
 8003672:	4602      	mov	r2, r0
 8003674:	693b      	ldr	r3, [r7, #16]
 8003676:	1ad3      	subs	r3, r2, r3
 8003678:	2b02      	cmp	r3, #2
 800367a:	d901      	bls.n	8003680 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800367c:	2303      	movs	r3, #3
 800367e:	e05c      	b.n	800373a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003680:	4b11      	ldr	r3, [pc, #68]	@ (80036c8 <HAL_RCC_OscConfig+0x470>)
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003688:	2b00      	cmp	r3, #0
 800368a:	d0f0      	beq.n	800366e <HAL_RCC_OscConfig+0x416>
 800368c:	e054      	b.n	8003738 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800368e:	4b10      	ldr	r3, [pc, #64]	@ (80036d0 <HAL_RCC_OscConfig+0x478>)
 8003690:	2200      	movs	r2, #0
 8003692:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003694:	f7fe f8ae 	bl	80017f4 <HAL_GetTick>
 8003698:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800369a:	e008      	b.n	80036ae <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800369c:	f7fe f8aa 	bl	80017f4 <HAL_GetTick>
 80036a0:	4602      	mov	r2, r0
 80036a2:	693b      	ldr	r3, [r7, #16]
 80036a4:	1ad3      	subs	r3, r2, r3
 80036a6:	2b02      	cmp	r3, #2
 80036a8:	d901      	bls.n	80036ae <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80036aa:	2303      	movs	r3, #3
 80036ac:	e045      	b.n	800373a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80036ae:	4b06      	ldr	r3, [pc, #24]	@ (80036c8 <HAL_RCC_OscConfig+0x470>)
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d1f0      	bne.n	800369c <HAL_RCC_OscConfig+0x444>
 80036ba:	e03d      	b.n	8003738 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	699b      	ldr	r3, [r3, #24]
 80036c0:	2b01      	cmp	r3, #1
 80036c2:	d107      	bne.n	80036d4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80036c4:	2301      	movs	r3, #1
 80036c6:	e038      	b.n	800373a <HAL_RCC_OscConfig+0x4e2>
 80036c8:	40023800 	.word	0x40023800
 80036cc:	40007000 	.word	0x40007000
 80036d0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80036d4:	4b1b      	ldr	r3, [pc, #108]	@ (8003744 <HAL_RCC_OscConfig+0x4ec>)
 80036d6:	685b      	ldr	r3, [r3, #4]
 80036d8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	699b      	ldr	r3, [r3, #24]
 80036de:	2b01      	cmp	r3, #1
 80036e0:	d028      	beq.n	8003734 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80036ec:	429a      	cmp	r2, r3
 80036ee:	d121      	bne.n	8003734 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036fa:	429a      	cmp	r2, r3
 80036fc:	d11a      	bne.n	8003734 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80036fe:	68fa      	ldr	r2, [r7, #12]
 8003700:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003704:	4013      	ands	r3, r2
 8003706:	687a      	ldr	r2, [r7, #4]
 8003708:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800370a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800370c:	4293      	cmp	r3, r2
 800370e:	d111      	bne.n	8003734 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800371a:	085b      	lsrs	r3, r3, #1
 800371c:	3b01      	subs	r3, #1
 800371e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003720:	429a      	cmp	r2, r3
 8003722:	d107      	bne.n	8003734 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800372e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003730:	429a      	cmp	r2, r3
 8003732:	d001      	beq.n	8003738 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003734:	2301      	movs	r3, #1
 8003736:	e000      	b.n	800373a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003738:	2300      	movs	r3, #0
}
 800373a:	4618      	mov	r0, r3
 800373c:	3718      	adds	r7, #24
 800373e:	46bd      	mov	sp, r7
 8003740:	bd80      	pop	{r7, pc}
 8003742:	bf00      	nop
 8003744:	40023800 	.word	0x40023800

08003748 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	b084      	sub	sp, #16
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
 8003750:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	2b00      	cmp	r3, #0
 8003756:	d101      	bne.n	800375c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003758:	2301      	movs	r3, #1
 800375a:	e0cc      	b.n	80038f6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800375c:	4b68      	ldr	r3, [pc, #416]	@ (8003900 <HAL_RCC_ClockConfig+0x1b8>)
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f003 0307 	and.w	r3, r3, #7
 8003764:	683a      	ldr	r2, [r7, #0]
 8003766:	429a      	cmp	r2, r3
 8003768:	d90c      	bls.n	8003784 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800376a:	4b65      	ldr	r3, [pc, #404]	@ (8003900 <HAL_RCC_ClockConfig+0x1b8>)
 800376c:	683a      	ldr	r2, [r7, #0]
 800376e:	b2d2      	uxtb	r2, r2
 8003770:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003772:	4b63      	ldr	r3, [pc, #396]	@ (8003900 <HAL_RCC_ClockConfig+0x1b8>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f003 0307 	and.w	r3, r3, #7
 800377a:	683a      	ldr	r2, [r7, #0]
 800377c:	429a      	cmp	r2, r3
 800377e:	d001      	beq.n	8003784 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003780:	2301      	movs	r3, #1
 8003782:	e0b8      	b.n	80038f6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f003 0302 	and.w	r3, r3, #2
 800378c:	2b00      	cmp	r3, #0
 800378e:	d020      	beq.n	80037d2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f003 0304 	and.w	r3, r3, #4
 8003798:	2b00      	cmp	r3, #0
 800379a:	d005      	beq.n	80037a8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800379c:	4b59      	ldr	r3, [pc, #356]	@ (8003904 <HAL_RCC_ClockConfig+0x1bc>)
 800379e:	689b      	ldr	r3, [r3, #8]
 80037a0:	4a58      	ldr	r2, [pc, #352]	@ (8003904 <HAL_RCC_ClockConfig+0x1bc>)
 80037a2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80037a6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f003 0308 	and.w	r3, r3, #8
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d005      	beq.n	80037c0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80037b4:	4b53      	ldr	r3, [pc, #332]	@ (8003904 <HAL_RCC_ClockConfig+0x1bc>)
 80037b6:	689b      	ldr	r3, [r3, #8]
 80037b8:	4a52      	ldr	r2, [pc, #328]	@ (8003904 <HAL_RCC_ClockConfig+0x1bc>)
 80037ba:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80037be:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80037c0:	4b50      	ldr	r3, [pc, #320]	@ (8003904 <HAL_RCC_ClockConfig+0x1bc>)
 80037c2:	689b      	ldr	r3, [r3, #8]
 80037c4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	689b      	ldr	r3, [r3, #8]
 80037cc:	494d      	ldr	r1, [pc, #308]	@ (8003904 <HAL_RCC_ClockConfig+0x1bc>)
 80037ce:	4313      	orrs	r3, r2
 80037d0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f003 0301 	and.w	r3, r3, #1
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d044      	beq.n	8003868 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	685b      	ldr	r3, [r3, #4]
 80037e2:	2b01      	cmp	r3, #1
 80037e4:	d107      	bne.n	80037f6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037e6:	4b47      	ldr	r3, [pc, #284]	@ (8003904 <HAL_RCC_ClockConfig+0x1bc>)
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d119      	bne.n	8003826 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037f2:	2301      	movs	r3, #1
 80037f4:	e07f      	b.n	80038f6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	2b02      	cmp	r3, #2
 80037fc:	d003      	beq.n	8003806 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003802:	2b03      	cmp	r3, #3
 8003804:	d107      	bne.n	8003816 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003806:	4b3f      	ldr	r3, [pc, #252]	@ (8003904 <HAL_RCC_ClockConfig+0x1bc>)
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800380e:	2b00      	cmp	r3, #0
 8003810:	d109      	bne.n	8003826 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003812:	2301      	movs	r3, #1
 8003814:	e06f      	b.n	80038f6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003816:	4b3b      	ldr	r3, [pc, #236]	@ (8003904 <HAL_RCC_ClockConfig+0x1bc>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f003 0302 	and.w	r3, r3, #2
 800381e:	2b00      	cmp	r3, #0
 8003820:	d101      	bne.n	8003826 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003822:	2301      	movs	r3, #1
 8003824:	e067      	b.n	80038f6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003826:	4b37      	ldr	r3, [pc, #220]	@ (8003904 <HAL_RCC_ClockConfig+0x1bc>)
 8003828:	689b      	ldr	r3, [r3, #8]
 800382a:	f023 0203 	bic.w	r2, r3, #3
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	685b      	ldr	r3, [r3, #4]
 8003832:	4934      	ldr	r1, [pc, #208]	@ (8003904 <HAL_RCC_ClockConfig+0x1bc>)
 8003834:	4313      	orrs	r3, r2
 8003836:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003838:	f7fd ffdc 	bl	80017f4 <HAL_GetTick>
 800383c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800383e:	e00a      	b.n	8003856 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003840:	f7fd ffd8 	bl	80017f4 <HAL_GetTick>
 8003844:	4602      	mov	r2, r0
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	1ad3      	subs	r3, r2, r3
 800384a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800384e:	4293      	cmp	r3, r2
 8003850:	d901      	bls.n	8003856 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003852:	2303      	movs	r3, #3
 8003854:	e04f      	b.n	80038f6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003856:	4b2b      	ldr	r3, [pc, #172]	@ (8003904 <HAL_RCC_ClockConfig+0x1bc>)
 8003858:	689b      	ldr	r3, [r3, #8]
 800385a:	f003 020c 	and.w	r2, r3, #12
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	685b      	ldr	r3, [r3, #4]
 8003862:	009b      	lsls	r3, r3, #2
 8003864:	429a      	cmp	r2, r3
 8003866:	d1eb      	bne.n	8003840 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003868:	4b25      	ldr	r3, [pc, #148]	@ (8003900 <HAL_RCC_ClockConfig+0x1b8>)
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f003 0307 	and.w	r3, r3, #7
 8003870:	683a      	ldr	r2, [r7, #0]
 8003872:	429a      	cmp	r2, r3
 8003874:	d20c      	bcs.n	8003890 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003876:	4b22      	ldr	r3, [pc, #136]	@ (8003900 <HAL_RCC_ClockConfig+0x1b8>)
 8003878:	683a      	ldr	r2, [r7, #0]
 800387a:	b2d2      	uxtb	r2, r2
 800387c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800387e:	4b20      	ldr	r3, [pc, #128]	@ (8003900 <HAL_RCC_ClockConfig+0x1b8>)
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f003 0307 	and.w	r3, r3, #7
 8003886:	683a      	ldr	r2, [r7, #0]
 8003888:	429a      	cmp	r2, r3
 800388a:	d001      	beq.n	8003890 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800388c:	2301      	movs	r3, #1
 800388e:	e032      	b.n	80038f6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f003 0304 	and.w	r3, r3, #4
 8003898:	2b00      	cmp	r3, #0
 800389a:	d008      	beq.n	80038ae <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800389c:	4b19      	ldr	r3, [pc, #100]	@ (8003904 <HAL_RCC_ClockConfig+0x1bc>)
 800389e:	689b      	ldr	r3, [r3, #8]
 80038a0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	68db      	ldr	r3, [r3, #12]
 80038a8:	4916      	ldr	r1, [pc, #88]	@ (8003904 <HAL_RCC_ClockConfig+0x1bc>)
 80038aa:	4313      	orrs	r3, r2
 80038ac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f003 0308 	and.w	r3, r3, #8
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d009      	beq.n	80038ce <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80038ba:	4b12      	ldr	r3, [pc, #72]	@ (8003904 <HAL_RCC_ClockConfig+0x1bc>)
 80038bc:	689b      	ldr	r3, [r3, #8]
 80038be:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	691b      	ldr	r3, [r3, #16]
 80038c6:	00db      	lsls	r3, r3, #3
 80038c8:	490e      	ldr	r1, [pc, #56]	@ (8003904 <HAL_RCC_ClockConfig+0x1bc>)
 80038ca:	4313      	orrs	r3, r2
 80038cc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80038ce:	f000 f821 	bl	8003914 <HAL_RCC_GetSysClockFreq>
 80038d2:	4602      	mov	r2, r0
 80038d4:	4b0b      	ldr	r3, [pc, #44]	@ (8003904 <HAL_RCC_ClockConfig+0x1bc>)
 80038d6:	689b      	ldr	r3, [r3, #8]
 80038d8:	091b      	lsrs	r3, r3, #4
 80038da:	f003 030f 	and.w	r3, r3, #15
 80038de:	490a      	ldr	r1, [pc, #40]	@ (8003908 <HAL_RCC_ClockConfig+0x1c0>)
 80038e0:	5ccb      	ldrb	r3, [r1, r3]
 80038e2:	fa22 f303 	lsr.w	r3, r2, r3
 80038e6:	4a09      	ldr	r2, [pc, #36]	@ (800390c <HAL_RCC_ClockConfig+0x1c4>)
 80038e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80038ea:	4b09      	ldr	r3, [pc, #36]	@ (8003910 <HAL_RCC_ClockConfig+0x1c8>)
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	4618      	mov	r0, r3
 80038f0:	f7fd ff3c 	bl	800176c <HAL_InitTick>

  return HAL_OK;
 80038f4:	2300      	movs	r3, #0
}
 80038f6:	4618      	mov	r0, r3
 80038f8:	3710      	adds	r7, #16
 80038fa:	46bd      	mov	sp, r7
 80038fc:	bd80      	pop	{r7, pc}
 80038fe:	bf00      	nop
 8003900:	40023c00 	.word	0x40023c00
 8003904:	40023800 	.word	0x40023800
 8003908:	0800b6f4 	.word	0x0800b6f4
 800390c:	20000000 	.word	0x20000000
 8003910:	20000004 	.word	0x20000004

08003914 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003914:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003918:	b090      	sub	sp, #64	@ 0x40
 800391a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800391c:	2300      	movs	r3, #0
 800391e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8003920:	2300      	movs	r3, #0
 8003922:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8003924:	2300      	movs	r3, #0
 8003926:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003928:	2300      	movs	r3, #0
 800392a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800392c:	4b59      	ldr	r3, [pc, #356]	@ (8003a94 <HAL_RCC_GetSysClockFreq+0x180>)
 800392e:	689b      	ldr	r3, [r3, #8]
 8003930:	f003 030c 	and.w	r3, r3, #12
 8003934:	2b08      	cmp	r3, #8
 8003936:	d00d      	beq.n	8003954 <HAL_RCC_GetSysClockFreq+0x40>
 8003938:	2b08      	cmp	r3, #8
 800393a:	f200 80a1 	bhi.w	8003a80 <HAL_RCC_GetSysClockFreq+0x16c>
 800393e:	2b00      	cmp	r3, #0
 8003940:	d002      	beq.n	8003948 <HAL_RCC_GetSysClockFreq+0x34>
 8003942:	2b04      	cmp	r3, #4
 8003944:	d003      	beq.n	800394e <HAL_RCC_GetSysClockFreq+0x3a>
 8003946:	e09b      	b.n	8003a80 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003948:	4b53      	ldr	r3, [pc, #332]	@ (8003a98 <HAL_RCC_GetSysClockFreq+0x184>)
 800394a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800394c:	e09b      	b.n	8003a86 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800394e:	4b53      	ldr	r3, [pc, #332]	@ (8003a9c <HAL_RCC_GetSysClockFreq+0x188>)
 8003950:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003952:	e098      	b.n	8003a86 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003954:	4b4f      	ldr	r3, [pc, #316]	@ (8003a94 <HAL_RCC_GetSysClockFreq+0x180>)
 8003956:	685b      	ldr	r3, [r3, #4]
 8003958:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800395c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800395e:	4b4d      	ldr	r3, [pc, #308]	@ (8003a94 <HAL_RCC_GetSysClockFreq+0x180>)
 8003960:	685b      	ldr	r3, [r3, #4]
 8003962:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003966:	2b00      	cmp	r3, #0
 8003968:	d028      	beq.n	80039bc <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800396a:	4b4a      	ldr	r3, [pc, #296]	@ (8003a94 <HAL_RCC_GetSysClockFreq+0x180>)
 800396c:	685b      	ldr	r3, [r3, #4]
 800396e:	099b      	lsrs	r3, r3, #6
 8003970:	2200      	movs	r2, #0
 8003972:	623b      	str	r3, [r7, #32]
 8003974:	627a      	str	r2, [r7, #36]	@ 0x24
 8003976:	6a3b      	ldr	r3, [r7, #32]
 8003978:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800397c:	2100      	movs	r1, #0
 800397e:	4b47      	ldr	r3, [pc, #284]	@ (8003a9c <HAL_RCC_GetSysClockFreq+0x188>)
 8003980:	fb03 f201 	mul.w	r2, r3, r1
 8003984:	2300      	movs	r3, #0
 8003986:	fb00 f303 	mul.w	r3, r0, r3
 800398a:	4413      	add	r3, r2
 800398c:	4a43      	ldr	r2, [pc, #268]	@ (8003a9c <HAL_RCC_GetSysClockFreq+0x188>)
 800398e:	fba0 1202 	umull	r1, r2, r0, r2
 8003992:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003994:	460a      	mov	r2, r1
 8003996:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003998:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800399a:	4413      	add	r3, r2
 800399c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800399e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039a0:	2200      	movs	r2, #0
 80039a2:	61bb      	str	r3, [r7, #24]
 80039a4:	61fa      	str	r2, [r7, #28]
 80039a6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80039aa:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80039ae:	f7fd f903 	bl	8000bb8 <__aeabi_uldivmod>
 80039b2:	4602      	mov	r2, r0
 80039b4:	460b      	mov	r3, r1
 80039b6:	4613      	mov	r3, r2
 80039b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80039ba:	e053      	b.n	8003a64 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80039bc:	4b35      	ldr	r3, [pc, #212]	@ (8003a94 <HAL_RCC_GetSysClockFreq+0x180>)
 80039be:	685b      	ldr	r3, [r3, #4]
 80039c0:	099b      	lsrs	r3, r3, #6
 80039c2:	2200      	movs	r2, #0
 80039c4:	613b      	str	r3, [r7, #16]
 80039c6:	617a      	str	r2, [r7, #20]
 80039c8:	693b      	ldr	r3, [r7, #16]
 80039ca:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80039ce:	f04f 0b00 	mov.w	fp, #0
 80039d2:	4652      	mov	r2, sl
 80039d4:	465b      	mov	r3, fp
 80039d6:	f04f 0000 	mov.w	r0, #0
 80039da:	f04f 0100 	mov.w	r1, #0
 80039de:	0159      	lsls	r1, r3, #5
 80039e0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80039e4:	0150      	lsls	r0, r2, #5
 80039e6:	4602      	mov	r2, r0
 80039e8:	460b      	mov	r3, r1
 80039ea:	ebb2 080a 	subs.w	r8, r2, sl
 80039ee:	eb63 090b 	sbc.w	r9, r3, fp
 80039f2:	f04f 0200 	mov.w	r2, #0
 80039f6:	f04f 0300 	mov.w	r3, #0
 80039fa:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80039fe:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003a02:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003a06:	ebb2 0408 	subs.w	r4, r2, r8
 8003a0a:	eb63 0509 	sbc.w	r5, r3, r9
 8003a0e:	f04f 0200 	mov.w	r2, #0
 8003a12:	f04f 0300 	mov.w	r3, #0
 8003a16:	00eb      	lsls	r3, r5, #3
 8003a18:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003a1c:	00e2      	lsls	r2, r4, #3
 8003a1e:	4614      	mov	r4, r2
 8003a20:	461d      	mov	r5, r3
 8003a22:	eb14 030a 	adds.w	r3, r4, sl
 8003a26:	603b      	str	r3, [r7, #0]
 8003a28:	eb45 030b 	adc.w	r3, r5, fp
 8003a2c:	607b      	str	r3, [r7, #4]
 8003a2e:	f04f 0200 	mov.w	r2, #0
 8003a32:	f04f 0300 	mov.w	r3, #0
 8003a36:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003a3a:	4629      	mov	r1, r5
 8003a3c:	028b      	lsls	r3, r1, #10
 8003a3e:	4621      	mov	r1, r4
 8003a40:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003a44:	4621      	mov	r1, r4
 8003a46:	028a      	lsls	r2, r1, #10
 8003a48:	4610      	mov	r0, r2
 8003a4a:	4619      	mov	r1, r3
 8003a4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a4e:	2200      	movs	r2, #0
 8003a50:	60bb      	str	r3, [r7, #8]
 8003a52:	60fa      	str	r2, [r7, #12]
 8003a54:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003a58:	f7fd f8ae 	bl	8000bb8 <__aeabi_uldivmod>
 8003a5c:	4602      	mov	r2, r0
 8003a5e:	460b      	mov	r3, r1
 8003a60:	4613      	mov	r3, r2
 8003a62:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003a64:	4b0b      	ldr	r3, [pc, #44]	@ (8003a94 <HAL_RCC_GetSysClockFreq+0x180>)
 8003a66:	685b      	ldr	r3, [r3, #4]
 8003a68:	0c1b      	lsrs	r3, r3, #16
 8003a6a:	f003 0303 	and.w	r3, r3, #3
 8003a6e:	3301      	adds	r3, #1
 8003a70:	005b      	lsls	r3, r3, #1
 8003a72:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8003a74:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003a76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a78:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a7c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003a7e:	e002      	b.n	8003a86 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003a80:	4b05      	ldr	r3, [pc, #20]	@ (8003a98 <HAL_RCC_GetSysClockFreq+0x184>)
 8003a82:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003a84:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003a86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003a88:	4618      	mov	r0, r3
 8003a8a:	3740      	adds	r7, #64	@ 0x40
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003a92:	bf00      	nop
 8003a94:	40023800 	.word	0x40023800
 8003a98:	00f42400 	.word	0x00f42400
 8003a9c:	017d7840 	.word	0x017d7840

08003aa0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003aa0:	b480      	push	{r7}
 8003aa2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003aa4:	4b03      	ldr	r3, [pc, #12]	@ (8003ab4 <HAL_RCC_GetHCLKFreq+0x14>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
}
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab0:	4770      	bx	lr
 8003ab2:	bf00      	nop
 8003ab4:	20000000 	.word	0x20000000

08003ab8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b082      	sub	sp, #8
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d101      	bne.n	8003aca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003ac6:	2301      	movs	r3, #1
 8003ac8:	e041      	b.n	8003b4e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ad0:	b2db      	uxtb	r3, r3
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d106      	bne.n	8003ae4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2200      	movs	r2, #0
 8003ada:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003ade:	6878      	ldr	r0, [r7, #4]
 8003ae0:	f7fd fc46 	bl	8001370 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2202      	movs	r2, #2
 8003ae8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681a      	ldr	r2, [r3, #0]
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	3304      	adds	r3, #4
 8003af4:	4619      	mov	r1, r3
 8003af6:	4610      	mov	r0, r2
 8003af8:	f000 fbf4 	bl	80042e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2201      	movs	r2, #1
 8003b00:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	2201      	movs	r2, #1
 8003b08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2201      	movs	r2, #1
 8003b10:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2201      	movs	r2, #1
 8003b18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	2201      	movs	r2, #1
 8003b20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2201      	movs	r2, #1
 8003b28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2201      	movs	r2, #1
 8003b30:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2201      	movs	r2, #1
 8003b38:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2201      	movs	r2, #1
 8003b40:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2201      	movs	r2, #1
 8003b48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003b4c:	2300      	movs	r3, #0
}
 8003b4e:	4618      	mov	r0, r3
 8003b50:	3708      	adds	r7, #8
 8003b52:	46bd      	mov	sp, r7
 8003b54:	bd80      	pop	{r7, pc}

08003b56 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003b56:	b580      	push	{r7, lr}
 8003b58:	b082      	sub	sp, #8
 8003b5a:	af00      	add	r7, sp, #0
 8003b5c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d101      	bne.n	8003b68 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003b64:	2301      	movs	r3, #1
 8003b66:	e041      	b.n	8003bec <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b6e:	b2db      	uxtb	r3, r3
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d106      	bne.n	8003b82 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2200      	movs	r2, #0
 8003b78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003b7c:	6878      	ldr	r0, [r7, #4]
 8003b7e:	f000 f839 	bl	8003bf4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	2202      	movs	r2, #2
 8003b86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681a      	ldr	r2, [r3, #0]
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	3304      	adds	r3, #4
 8003b92:	4619      	mov	r1, r3
 8003b94:	4610      	mov	r0, r2
 8003b96:	f000 fba5 	bl	80042e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	2201      	movs	r2, #1
 8003b9e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	2201      	movs	r2, #1
 8003ba6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2201      	movs	r2, #1
 8003bae:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	2201      	movs	r2, #1
 8003bb6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	2201      	movs	r2, #1
 8003bbe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	2201      	movs	r2, #1
 8003bc6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	2201      	movs	r2, #1
 8003bce:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	2201      	movs	r2, #1
 8003bd6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	2201      	movs	r2, #1
 8003bde:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	2201      	movs	r2, #1
 8003be6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003bea:	2300      	movs	r3, #0
}
 8003bec:	4618      	mov	r0, r3
 8003bee:	3708      	adds	r7, #8
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	bd80      	pop	{r7, pc}

08003bf4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003bf4:	b480      	push	{r7}
 8003bf6:	b083      	sub	sp, #12
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003bfc:	bf00      	nop
 8003bfe:	370c      	adds	r7, #12
 8003c00:	46bd      	mov	sp, r7
 8003c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c06:	4770      	bx	lr

08003c08 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b084      	sub	sp, #16
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
 8003c10:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003c12:	683b      	ldr	r3, [r7, #0]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d109      	bne.n	8003c2c <HAL_TIM_PWM_Start+0x24>
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003c1e:	b2db      	uxtb	r3, r3
 8003c20:	2b01      	cmp	r3, #1
 8003c22:	bf14      	ite	ne
 8003c24:	2301      	movne	r3, #1
 8003c26:	2300      	moveq	r3, #0
 8003c28:	b2db      	uxtb	r3, r3
 8003c2a:	e022      	b.n	8003c72 <HAL_TIM_PWM_Start+0x6a>
 8003c2c:	683b      	ldr	r3, [r7, #0]
 8003c2e:	2b04      	cmp	r3, #4
 8003c30:	d109      	bne.n	8003c46 <HAL_TIM_PWM_Start+0x3e>
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003c38:	b2db      	uxtb	r3, r3
 8003c3a:	2b01      	cmp	r3, #1
 8003c3c:	bf14      	ite	ne
 8003c3e:	2301      	movne	r3, #1
 8003c40:	2300      	moveq	r3, #0
 8003c42:	b2db      	uxtb	r3, r3
 8003c44:	e015      	b.n	8003c72 <HAL_TIM_PWM_Start+0x6a>
 8003c46:	683b      	ldr	r3, [r7, #0]
 8003c48:	2b08      	cmp	r3, #8
 8003c4a:	d109      	bne.n	8003c60 <HAL_TIM_PWM_Start+0x58>
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003c52:	b2db      	uxtb	r3, r3
 8003c54:	2b01      	cmp	r3, #1
 8003c56:	bf14      	ite	ne
 8003c58:	2301      	movne	r3, #1
 8003c5a:	2300      	moveq	r3, #0
 8003c5c:	b2db      	uxtb	r3, r3
 8003c5e:	e008      	b.n	8003c72 <HAL_TIM_PWM_Start+0x6a>
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c66:	b2db      	uxtb	r3, r3
 8003c68:	2b01      	cmp	r3, #1
 8003c6a:	bf14      	ite	ne
 8003c6c:	2301      	movne	r3, #1
 8003c6e:	2300      	moveq	r3, #0
 8003c70:	b2db      	uxtb	r3, r3
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d001      	beq.n	8003c7a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003c76:	2301      	movs	r3, #1
 8003c78:	e068      	b.n	8003d4c <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003c7a:	683b      	ldr	r3, [r7, #0]
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d104      	bne.n	8003c8a <HAL_TIM_PWM_Start+0x82>
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2202      	movs	r2, #2
 8003c84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003c88:	e013      	b.n	8003cb2 <HAL_TIM_PWM_Start+0xaa>
 8003c8a:	683b      	ldr	r3, [r7, #0]
 8003c8c:	2b04      	cmp	r3, #4
 8003c8e:	d104      	bne.n	8003c9a <HAL_TIM_PWM_Start+0x92>
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2202      	movs	r2, #2
 8003c94:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003c98:	e00b      	b.n	8003cb2 <HAL_TIM_PWM_Start+0xaa>
 8003c9a:	683b      	ldr	r3, [r7, #0]
 8003c9c:	2b08      	cmp	r3, #8
 8003c9e:	d104      	bne.n	8003caa <HAL_TIM_PWM_Start+0xa2>
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2202      	movs	r2, #2
 8003ca4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003ca8:	e003      	b.n	8003cb2 <HAL_TIM_PWM_Start+0xaa>
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	2202      	movs	r2, #2
 8003cae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	2201      	movs	r2, #1
 8003cb8:	6839      	ldr	r1, [r7, #0]
 8003cba:	4618      	mov	r0, r3
 8003cbc:	f000 fdc4 	bl	8004848 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	4a23      	ldr	r2, [pc, #140]	@ (8003d54 <HAL_TIM_PWM_Start+0x14c>)
 8003cc6:	4293      	cmp	r3, r2
 8003cc8:	d107      	bne.n	8003cda <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003cd8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	4a1d      	ldr	r2, [pc, #116]	@ (8003d54 <HAL_TIM_PWM_Start+0x14c>)
 8003ce0:	4293      	cmp	r3, r2
 8003ce2:	d018      	beq.n	8003d16 <HAL_TIM_PWM_Start+0x10e>
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003cec:	d013      	beq.n	8003d16 <HAL_TIM_PWM_Start+0x10e>
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	4a19      	ldr	r2, [pc, #100]	@ (8003d58 <HAL_TIM_PWM_Start+0x150>)
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	d00e      	beq.n	8003d16 <HAL_TIM_PWM_Start+0x10e>
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4a17      	ldr	r2, [pc, #92]	@ (8003d5c <HAL_TIM_PWM_Start+0x154>)
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	d009      	beq.n	8003d16 <HAL_TIM_PWM_Start+0x10e>
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	4a16      	ldr	r2, [pc, #88]	@ (8003d60 <HAL_TIM_PWM_Start+0x158>)
 8003d08:	4293      	cmp	r3, r2
 8003d0a:	d004      	beq.n	8003d16 <HAL_TIM_PWM_Start+0x10e>
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	4a14      	ldr	r2, [pc, #80]	@ (8003d64 <HAL_TIM_PWM_Start+0x15c>)
 8003d12:	4293      	cmp	r3, r2
 8003d14:	d111      	bne.n	8003d3a <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	689b      	ldr	r3, [r3, #8]
 8003d1c:	f003 0307 	and.w	r3, r3, #7
 8003d20:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	2b06      	cmp	r3, #6
 8003d26:	d010      	beq.n	8003d4a <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	681a      	ldr	r2, [r3, #0]
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f042 0201 	orr.w	r2, r2, #1
 8003d36:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d38:	e007      	b.n	8003d4a <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	681a      	ldr	r2, [r3, #0]
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f042 0201 	orr.w	r2, r2, #1
 8003d48:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003d4a:	2300      	movs	r3, #0
}
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	3710      	adds	r7, #16
 8003d50:	46bd      	mov	sp, r7
 8003d52:	bd80      	pop	{r7, pc}
 8003d54:	40010000 	.word	0x40010000
 8003d58:	40000400 	.word	0x40000400
 8003d5c:	40000800 	.word	0x40000800
 8003d60:	40000c00 	.word	0x40000c00
 8003d64:	40014000 	.word	0x40014000

08003d68 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b086      	sub	sp, #24
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
 8003d70:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d101      	bne.n	8003d7c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003d78:	2301      	movs	r3, #1
 8003d7a:	e097      	b.n	8003eac <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d82:	b2db      	uxtb	r3, r3
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d106      	bne.n	8003d96 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003d90:	6878      	ldr	r0, [r7, #4]
 8003d92:	f7fd fb0d 	bl	80013b0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	2202      	movs	r2, #2
 8003d9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	689b      	ldr	r3, [r3, #8]
 8003da4:	687a      	ldr	r2, [r7, #4]
 8003da6:	6812      	ldr	r2, [r2, #0]
 8003da8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003dac:	f023 0307 	bic.w	r3, r3, #7
 8003db0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681a      	ldr	r2, [r3, #0]
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	3304      	adds	r3, #4
 8003dba:	4619      	mov	r1, r3
 8003dbc:	4610      	mov	r0, r2
 8003dbe:	f000 fa91 	bl	80042e4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	689b      	ldr	r3, [r3, #8]
 8003dc8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	699b      	ldr	r3, [r3, #24]
 8003dd0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	6a1b      	ldr	r3, [r3, #32]
 8003dd8:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8003dda:	683b      	ldr	r3, [r7, #0]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	697a      	ldr	r2, [r7, #20]
 8003de0:	4313      	orrs	r3, r2
 8003de2:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003de4:	693b      	ldr	r3, [r7, #16]
 8003de6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003dea:	f023 0303 	bic.w	r3, r3, #3
 8003dee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	689a      	ldr	r2, [r3, #8]
 8003df4:	683b      	ldr	r3, [r7, #0]
 8003df6:	699b      	ldr	r3, [r3, #24]
 8003df8:	021b      	lsls	r3, r3, #8
 8003dfa:	4313      	orrs	r3, r2
 8003dfc:	693a      	ldr	r2, [r7, #16]
 8003dfe:	4313      	orrs	r3, r2
 8003e00:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003e02:	693b      	ldr	r3, [r7, #16]
 8003e04:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8003e08:	f023 030c 	bic.w	r3, r3, #12
 8003e0c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8003e0e:	693b      	ldr	r3, [r7, #16]
 8003e10:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003e14:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003e18:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8003e1a:	683b      	ldr	r3, [r7, #0]
 8003e1c:	68da      	ldr	r2, [r3, #12]
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	69db      	ldr	r3, [r3, #28]
 8003e22:	021b      	lsls	r3, r3, #8
 8003e24:	4313      	orrs	r3, r2
 8003e26:	693a      	ldr	r2, [r7, #16]
 8003e28:	4313      	orrs	r3, r2
 8003e2a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003e2c:	683b      	ldr	r3, [r7, #0]
 8003e2e:	691b      	ldr	r3, [r3, #16]
 8003e30:	011a      	lsls	r2, r3, #4
 8003e32:	683b      	ldr	r3, [r7, #0]
 8003e34:	6a1b      	ldr	r3, [r3, #32]
 8003e36:	031b      	lsls	r3, r3, #12
 8003e38:	4313      	orrs	r3, r2
 8003e3a:	693a      	ldr	r2, [r7, #16]
 8003e3c:	4313      	orrs	r3, r2
 8003e3e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8003e46:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8003e4e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003e50:	683b      	ldr	r3, [r7, #0]
 8003e52:	685a      	ldr	r2, [r3, #4]
 8003e54:	683b      	ldr	r3, [r7, #0]
 8003e56:	695b      	ldr	r3, [r3, #20]
 8003e58:	011b      	lsls	r3, r3, #4
 8003e5a:	4313      	orrs	r3, r2
 8003e5c:	68fa      	ldr	r2, [r7, #12]
 8003e5e:	4313      	orrs	r3, r2
 8003e60:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	697a      	ldr	r2, [r7, #20]
 8003e68:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	693a      	ldr	r2, [r7, #16]
 8003e70:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	68fa      	ldr	r2, [r7, #12]
 8003e78:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	2201      	movs	r2, #1
 8003e7e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	2201      	movs	r2, #1
 8003e86:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	2201      	movs	r2, #1
 8003e8e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2201      	movs	r2, #1
 8003e96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	2201      	movs	r2, #1
 8003e9e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	2201      	movs	r2, #1
 8003ea6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003eaa:	2300      	movs	r3, #0
}
 8003eac:	4618      	mov	r0, r3
 8003eae:	3718      	adds	r7, #24
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	bd80      	pop	{r7, pc}

08003eb4 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003eb4:	b580      	push	{r7, lr}
 8003eb6:	b084      	sub	sp, #16
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]
 8003ebc:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003ec4:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003ecc:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003ed4:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8003edc:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d110      	bne.n	8003f06 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003ee4:	7bfb      	ldrb	r3, [r7, #15]
 8003ee6:	2b01      	cmp	r3, #1
 8003ee8:	d102      	bne.n	8003ef0 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8003eea:	7b7b      	ldrb	r3, [r7, #13]
 8003eec:	2b01      	cmp	r3, #1
 8003eee:	d001      	beq.n	8003ef4 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	e069      	b.n	8003fc8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2202      	movs	r2, #2
 8003ef8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2202      	movs	r2, #2
 8003f00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003f04:	e031      	b.n	8003f6a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8003f06:	683b      	ldr	r3, [r7, #0]
 8003f08:	2b04      	cmp	r3, #4
 8003f0a:	d110      	bne.n	8003f2e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003f0c:	7bbb      	ldrb	r3, [r7, #14]
 8003f0e:	2b01      	cmp	r3, #1
 8003f10:	d102      	bne.n	8003f18 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003f12:	7b3b      	ldrb	r3, [r7, #12]
 8003f14:	2b01      	cmp	r3, #1
 8003f16:	d001      	beq.n	8003f1c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8003f18:	2301      	movs	r3, #1
 8003f1a:	e055      	b.n	8003fc8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2202      	movs	r2, #2
 8003f20:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2202      	movs	r2, #2
 8003f28:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003f2c:	e01d      	b.n	8003f6a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003f2e:	7bfb      	ldrb	r3, [r7, #15]
 8003f30:	2b01      	cmp	r3, #1
 8003f32:	d108      	bne.n	8003f46 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003f34:	7bbb      	ldrb	r3, [r7, #14]
 8003f36:	2b01      	cmp	r3, #1
 8003f38:	d105      	bne.n	8003f46 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003f3a:	7b7b      	ldrb	r3, [r7, #13]
 8003f3c:	2b01      	cmp	r3, #1
 8003f3e:	d102      	bne.n	8003f46 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003f40:	7b3b      	ldrb	r3, [r7, #12]
 8003f42:	2b01      	cmp	r3, #1
 8003f44:	d001      	beq.n	8003f4a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8003f46:	2301      	movs	r3, #1
 8003f48:	e03e      	b.n	8003fc8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	2202      	movs	r2, #2
 8003f4e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	2202      	movs	r2, #2
 8003f56:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	2202      	movs	r2, #2
 8003f5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	2202      	movs	r2, #2
 8003f66:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8003f6a:	683b      	ldr	r3, [r7, #0]
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d003      	beq.n	8003f78 <HAL_TIM_Encoder_Start+0xc4>
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	2b04      	cmp	r3, #4
 8003f74:	d008      	beq.n	8003f88 <HAL_TIM_Encoder_Start+0xd4>
 8003f76:	e00f      	b.n	8003f98 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	2201      	movs	r2, #1
 8003f7e:	2100      	movs	r1, #0
 8003f80:	4618      	mov	r0, r3
 8003f82:	f000 fc61 	bl	8004848 <TIM_CCxChannelCmd>
      break;
 8003f86:	e016      	b.n	8003fb6 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	2201      	movs	r2, #1
 8003f8e:	2104      	movs	r1, #4
 8003f90:	4618      	mov	r0, r3
 8003f92:	f000 fc59 	bl	8004848 <TIM_CCxChannelCmd>
      break;
 8003f96:	e00e      	b.n	8003fb6 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	2201      	movs	r2, #1
 8003f9e:	2100      	movs	r1, #0
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	f000 fc51 	bl	8004848 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	2201      	movs	r2, #1
 8003fac:	2104      	movs	r1, #4
 8003fae:	4618      	mov	r0, r3
 8003fb0:	f000 fc4a 	bl	8004848 <TIM_CCxChannelCmd>
      break;
 8003fb4:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	681a      	ldr	r2, [r3, #0]
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f042 0201 	orr.w	r2, r2, #1
 8003fc4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003fc6:	2300      	movs	r3, #0
}
 8003fc8:	4618      	mov	r0, r3
 8003fca:	3710      	adds	r7, #16
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	bd80      	pop	{r7, pc}

08003fd0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b086      	sub	sp, #24
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	60f8      	str	r0, [r7, #12]
 8003fd8:	60b9      	str	r1, [r7, #8]
 8003fda:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003fdc:	2300      	movs	r3, #0
 8003fde:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003fe6:	2b01      	cmp	r3, #1
 8003fe8:	d101      	bne.n	8003fee <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003fea:	2302      	movs	r3, #2
 8003fec:	e0ae      	b.n	800414c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	2201      	movs	r2, #1
 8003ff2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2b0c      	cmp	r3, #12
 8003ffa:	f200 809f 	bhi.w	800413c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003ffe:	a201      	add	r2, pc, #4	@ (adr r2, 8004004 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004000:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004004:	08004039 	.word	0x08004039
 8004008:	0800413d 	.word	0x0800413d
 800400c:	0800413d 	.word	0x0800413d
 8004010:	0800413d 	.word	0x0800413d
 8004014:	08004079 	.word	0x08004079
 8004018:	0800413d 	.word	0x0800413d
 800401c:	0800413d 	.word	0x0800413d
 8004020:	0800413d 	.word	0x0800413d
 8004024:	080040bb 	.word	0x080040bb
 8004028:	0800413d 	.word	0x0800413d
 800402c:	0800413d 	.word	0x0800413d
 8004030:	0800413d 	.word	0x0800413d
 8004034:	080040fb 	.word	0x080040fb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	68b9      	ldr	r1, [r7, #8]
 800403e:	4618      	mov	r0, r3
 8004040:	f000 f9dc 	bl	80043fc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	699a      	ldr	r2, [r3, #24]
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f042 0208 	orr.w	r2, r2, #8
 8004052:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	699a      	ldr	r2, [r3, #24]
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f022 0204 	bic.w	r2, r2, #4
 8004062:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	6999      	ldr	r1, [r3, #24]
 800406a:	68bb      	ldr	r3, [r7, #8]
 800406c:	691a      	ldr	r2, [r3, #16]
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	430a      	orrs	r2, r1
 8004074:	619a      	str	r2, [r3, #24]
      break;
 8004076:	e064      	b.n	8004142 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	68b9      	ldr	r1, [r7, #8]
 800407e:	4618      	mov	r0, r3
 8004080:	f000 fa22 	bl	80044c8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	699a      	ldr	r2, [r3, #24]
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004092:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	699a      	ldr	r2, [r3, #24]
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80040a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	6999      	ldr	r1, [r3, #24]
 80040aa:	68bb      	ldr	r3, [r7, #8]
 80040ac:	691b      	ldr	r3, [r3, #16]
 80040ae:	021a      	lsls	r2, r3, #8
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	430a      	orrs	r2, r1
 80040b6:	619a      	str	r2, [r3, #24]
      break;
 80040b8:	e043      	b.n	8004142 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	68b9      	ldr	r1, [r7, #8]
 80040c0:	4618      	mov	r0, r3
 80040c2:	f000 fa6d 	bl	80045a0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	69da      	ldr	r2, [r3, #28]
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f042 0208 	orr.w	r2, r2, #8
 80040d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	69da      	ldr	r2, [r3, #28]
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f022 0204 	bic.w	r2, r2, #4
 80040e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	69d9      	ldr	r1, [r3, #28]
 80040ec:	68bb      	ldr	r3, [r7, #8]
 80040ee:	691a      	ldr	r2, [r3, #16]
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	430a      	orrs	r2, r1
 80040f6:	61da      	str	r2, [r3, #28]
      break;
 80040f8:	e023      	b.n	8004142 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	68b9      	ldr	r1, [r7, #8]
 8004100:	4618      	mov	r0, r3
 8004102:	f000 fab7 	bl	8004674 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	69da      	ldr	r2, [r3, #28]
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004114:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	69da      	ldr	r2, [r3, #28]
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004124:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	69d9      	ldr	r1, [r3, #28]
 800412c:	68bb      	ldr	r3, [r7, #8]
 800412e:	691b      	ldr	r3, [r3, #16]
 8004130:	021a      	lsls	r2, r3, #8
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	430a      	orrs	r2, r1
 8004138:	61da      	str	r2, [r3, #28]
      break;
 800413a:	e002      	b.n	8004142 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800413c:	2301      	movs	r3, #1
 800413e:	75fb      	strb	r3, [r7, #23]
      break;
 8004140:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	2200      	movs	r2, #0
 8004146:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800414a:	7dfb      	ldrb	r3, [r7, #23]
}
 800414c:	4618      	mov	r0, r3
 800414e:	3718      	adds	r7, #24
 8004150:	46bd      	mov	sp, r7
 8004152:	bd80      	pop	{r7, pc}

08004154 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004154:	b580      	push	{r7, lr}
 8004156:	b084      	sub	sp, #16
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
 800415c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800415e:	2300      	movs	r3, #0
 8004160:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004168:	2b01      	cmp	r3, #1
 800416a:	d101      	bne.n	8004170 <HAL_TIM_ConfigClockSource+0x1c>
 800416c:	2302      	movs	r3, #2
 800416e:	e0b4      	b.n	80042da <HAL_TIM_ConfigClockSource+0x186>
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2201      	movs	r2, #1
 8004174:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2202      	movs	r2, #2
 800417c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	689b      	ldr	r3, [r3, #8]
 8004186:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004188:	68bb      	ldr	r3, [r7, #8]
 800418a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800418e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004190:	68bb      	ldr	r3, [r7, #8]
 8004192:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004196:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	68ba      	ldr	r2, [r7, #8]
 800419e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80041a8:	d03e      	beq.n	8004228 <HAL_TIM_ConfigClockSource+0xd4>
 80041aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80041ae:	f200 8087 	bhi.w	80042c0 <HAL_TIM_ConfigClockSource+0x16c>
 80041b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80041b6:	f000 8086 	beq.w	80042c6 <HAL_TIM_ConfigClockSource+0x172>
 80041ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80041be:	d87f      	bhi.n	80042c0 <HAL_TIM_ConfigClockSource+0x16c>
 80041c0:	2b70      	cmp	r3, #112	@ 0x70
 80041c2:	d01a      	beq.n	80041fa <HAL_TIM_ConfigClockSource+0xa6>
 80041c4:	2b70      	cmp	r3, #112	@ 0x70
 80041c6:	d87b      	bhi.n	80042c0 <HAL_TIM_ConfigClockSource+0x16c>
 80041c8:	2b60      	cmp	r3, #96	@ 0x60
 80041ca:	d050      	beq.n	800426e <HAL_TIM_ConfigClockSource+0x11a>
 80041cc:	2b60      	cmp	r3, #96	@ 0x60
 80041ce:	d877      	bhi.n	80042c0 <HAL_TIM_ConfigClockSource+0x16c>
 80041d0:	2b50      	cmp	r3, #80	@ 0x50
 80041d2:	d03c      	beq.n	800424e <HAL_TIM_ConfigClockSource+0xfa>
 80041d4:	2b50      	cmp	r3, #80	@ 0x50
 80041d6:	d873      	bhi.n	80042c0 <HAL_TIM_ConfigClockSource+0x16c>
 80041d8:	2b40      	cmp	r3, #64	@ 0x40
 80041da:	d058      	beq.n	800428e <HAL_TIM_ConfigClockSource+0x13a>
 80041dc:	2b40      	cmp	r3, #64	@ 0x40
 80041de:	d86f      	bhi.n	80042c0 <HAL_TIM_ConfigClockSource+0x16c>
 80041e0:	2b30      	cmp	r3, #48	@ 0x30
 80041e2:	d064      	beq.n	80042ae <HAL_TIM_ConfigClockSource+0x15a>
 80041e4:	2b30      	cmp	r3, #48	@ 0x30
 80041e6:	d86b      	bhi.n	80042c0 <HAL_TIM_ConfigClockSource+0x16c>
 80041e8:	2b20      	cmp	r3, #32
 80041ea:	d060      	beq.n	80042ae <HAL_TIM_ConfigClockSource+0x15a>
 80041ec:	2b20      	cmp	r3, #32
 80041ee:	d867      	bhi.n	80042c0 <HAL_TIM_ConfigClockSource+0x16c>
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d05c      	beq.n	80042ae <HAL_TIM_ConfigClockSource+0x15a>
 80041f4:	2b10      	cmp	r3, #16
 80041f6:	d05a      	beq.n	80042ae <HAL_TIM_ConfigClockSource+0x15a>
 80041f8:	e062      	b.n	80042c0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004206:	683b      	ldr	r3, [r7, #0]
 8004208:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800420a:	f000 fafd 	bl	8004808 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	689b      	ldr	r3, [r3, #8]
 8004214:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004216:	68bb      	ldr	r3, [r7, #8]
 8004218:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800421c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	68ba      	ldr	r2, [r7, #8]
 8004224:	609a      	str	r2, [r3, #8]
      break;
 8004226:	e04f      	b.n	80042c8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004230:	683b      	ldr	r3, [r7, #0]
 8004232:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004238:	f000 fae6 	bl	8004808 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	689a      	ldr	r2, [r3, #8]
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800424a:	609a      	str	r2, [r3, #8]
      break;
 800424c:	e03c      	b.n	80042c8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800425a:	461a      	mov	r2, r3
 800425c:	f000 fa5a 	bl	8004714 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	2150      	movs	r1, #80	@ 0x50
 8004266:	4618      	mov	r0, r3
 8004268:	f000 fab3 	bl	80047d2 <TIM_ITRx_SetConfig>
      break;
 800426c:	e02c      	b.n	80042c8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004272:	683b      	ldr	r3, [r7, #0]
 8004274:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004276:	683b      	ldr	r3, [r7, #0]
 8004278:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800427a:	461a      	mov	r2, r3
 800427c:	f000 fa79 	bl	8004772 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	2160      	movs	r1, #96	@ 0x60
 8004286:	4618      	mov	r0, r3
 8004288:	f000 faa3 	bl	80047d2 <TIM_ITRx_SetConfig>
      break;
 800428c:	e01c      	b.n	80042c8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004292:	683b      	ldr	r3, [r7, #0]
 8004294:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004296:	683b      	ldr	r3, [r7, #0]
 8004298:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800429a:	461a      	mov	r2, r3
 800429c:	f000 fa3a 	bl	8004714 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	2140      	movs	r1, #64	@ 0x40
 80042a6:	4618      	mov	r0, r3
 80042a8:	f000 fa93 	bl	80047d2 <TIM_ITRx_SetConfig>
      break;
 80042ac:	e00c      	b.n	80042c8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681a      	ldr	r2, [r3, #0]
 80042b2:	683b      	ldr	r3, [r7, #0]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	4619      	mov	r1, r3
 80042b8:	4610      	mov	r0, r2
 80042ba:	f000 fa8a 	bl	80047d2 <TIM_ITRx_SetConfig>
      break;
 80042be:	e003      	b.n	80042c8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80042c0:	2301      	movs	r3, #1
 80042c2:	73fb      	strb	r3, [r7, #15]
      break;
 80042c4:	e000      	b.n	80042c8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80042c6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2201      	movs	r2, #1
 80042cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2200      	movs	r2, #0
 80042d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80042d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80042da:	4618      	mov	r0, r3
 80042dc:	3710      	adds	r7, #16
 80042de:	46bd      	mov	sp, r7
 80042e0:	bd80      	pop	{r7, pc}
	...

080042e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80042e4:	b480      	push	{r7}
 80042e6:	b085      	sub	sp, #20
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
 80042ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	4a3a      	ldr	r2, [pc, #232]	@ (80043e0 <TIM_Base_SetConfig+0xfc>)
 80042f8:	4293      	cmp	r3, r2
 80042fa:	d00f      	beq.n	800431c <TIM_Base_SetConfig+0x38>
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004302:	d00b      	beq.n	800431c <TIM_Base_SetConfig+0x38>
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	4a37      	ldr	r2, [pc, #220]	@ (80043e4 <TIM_Base_SetConfig+0x100>)
 8004308:	4293      	cmp	r3, r2
 800430a:	d007      	beq.n	800431c <TIM_Base_SetConfig+0x38>
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	4a36      	ldr	r2, [pc, #216]	@ (80043e8 <TIM_Base_SetConfig+0x104>)
 8004310:	4293      	cmp	r3, r2
 8004312:	d003      	beq.n	800431c <TIM_Base_SetConfig+0x38>
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	4a35      	ldr	r2, [pc, #212]	@ (80043ec <TIM_Base_SetConfig+0x108>)
 8004318:	4293      	cmp	r3, r2
 800431a:	d108      	bne.n	800432e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004322:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004324:	683b      	ldr	r3, [r7, #0]
 8004326:	685b      	ldr	r3, [r3, #4]
 8004328:	68fa      	ldr	r2, [r7, #12]
 800432a:	4313      	orrs	r3, r2
 800432c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	4a2b      	ldr	r2, [pc, #172]	@ (80043e0 <TIM_Base_SetConfig+0xfc>)
 8004332:	4293      	cmp	r3, r2
 8004334:	d01b      	beq.n	800436e <TIM_Base_SetConfig+0x8a>
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800433c:	d017      	beq.n	800436e <TIM_Base_SetConfig+0x8a>
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	4a28      	ldr	r2, [pc, #160]	@ (80043e4 <TIM_Base_SetConfig+0x100>)
 8004342:	4293      	cmp	r3, r2
 8004344:	d013      	beq.n	800436e <TIM_Base_SetConfig+0x8a>
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	4a27      	ldr	r2, [pc, #156]	@ (80043e8 <TIM_Base_SetConfig+0x104>)
 800434a:	4293      	cmp	r3, r2
 800434c:	d00f      	beq.n	800436e <TIM_Base_SetConfig+0x8a>
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	4a26      	ldr	r2, [pc, #152]	@ (80043ec <TIM_Base_SetConfig+0x108>)
 8004352:	4293      	cmp	r3, r2
 8004354:	d00b      	beq.n	800436e <TIM_Base_SetConfig+0x8a>
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	4a25      	ldr	r2, [pc, #148]	@ (80043f0 <TIM_Base_SetConfig+0x10c>)
 800435a:	4293      	cmp	r3, r2
 800435c:	d007      	beq.n	800436e <TIM_Base_SetConfig+0x8a>
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	4a24      	ldr	r2, [pc, #144]	@ (80043f4 <TIM_Base_SetConfig+0x110>)
 8004362:	4293      	cmp	r3, r2
 8004364:	d003      	beq.n	800436e <TIM_Base_SetConfig+0x8a>
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	4a23      	ldr	r2, [pc, #140]	@ (80043f8 <TIM_Base_SetConfig+0x114>)
 800436a:	4293      	cmp	r3, r2
 800436c:	d108      	bne.n	8004380 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004374:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	68db      	ldr	r3, [r3, #12]
 800437a:	68fa      	ldr	r2, [r7, #12]
 800437c:	4313      	orrs	r3, r2
 800437e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	695b      	ldr	r3, [r3, #20]
 800438a:	4313      	orrs	r3, r2
 800438c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	68fa      	ldr	r2, [r7, #12]
 8004392:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004394:	683b      	ldr	r3, [r7, #0]
 8004396:	689a      	ldr	r2, [r3, #8]
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	681a      	ldr	r2, [r3, #0]
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	4a0e      	ldr	r2, [pc, #56]	@ (80043e0 <TIM_Base_SetConfig+0xfc>)
 80043a8:	4293      	cmp	r3, r2
 80043aa:	d103      	bne.n	80043b4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80043ac:	683b      	ldr	r3, [r7, #0]
 80043ae:	691a      	ldr	r2, [r3, #16]
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2201      	movs	r2, #1
 80043b8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	691b      	ldr	r3, [r3, #16]
 80043be:	f003 0301 	and.w	r3, r3, #1
 80043c2:	2b01      	cmp	r3, #1
 80043c4:	d105      	bne.n	80043d2 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	691b      	ldr	r3, [r3, #16]
 80043ca:	f023 0201 	bic.w	r2, r3, #1
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	611a      	str	r2, [r3, #16]
  }
}
 80043d2:	bf00      	nop
 80043d4:	3714      	adds	r7, #20
 80043d6:	46bd      	mov	sp, r7
 80043d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043dc:	4770      	bx	lr
 80043de:	bf00      	nop
 80043e0:	40010000 	.word	0x40010000
 80043e4:	40000400 	.word	0x40000400
 80043e8:	40000800 	.word	0x40000800
 80043ec:	40000c00 	.word	0x40000c00
 80043f0:	40014000 	.word	0x40014000
 80043f4:	40014400 	.word	0x40014400
 80043f8:	40014800 	.word	0x40014800

080043fc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80043fc:	b480      	push	{r7}
 80043fe:	b087      	sub	sp, #28
 8004400:	af00      	add	r7, sp, #0
 8004402:	6078      	str	r0, [r7, #4]
 8004404:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	6a1b      	ldr	r3, [r3, #32]
 800440a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	6a1b      	ldr	r3, [r3, #32]
 8004410:	f023 0201 	bic.w	r2, r3, #1
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	685b      	ldr	r3, [r3, #4]
 800441c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	699b      	ldr	r3, [r3, #24]
 8004422:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800442a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	f023 0303 	bic.w	r3, r3, #3
 8004432:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	68fa      	ldr	r2, [r7, #12]
 800443a:	4313      	orrs	r3, r2
 800443c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800443e:	697b      	ldr	r3, [r7, #20]
 8004440:	f023 0302 	bic.w	r3, r3, #2
 8004444:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	689b      	ldr	r3, [r3, #8]
 800444a:	697a      	ldr	r2, [r7, #20]
 800444c:	4313      	orrs	r3, r2
 800444e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	4a1c      	ldr	r2, [pc, #112]	@ (80044c4 <TIM_OC1_SetConfig+0xc8>)
 8004454:	4293      	cmp	r3, r2
 8004456:	d10c      	bne.n	8004472 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004458:	697b      	ldr	r3, [r7, #20]
 800445a:	f023 0308 	bic.w	r3, r3, #8
 800445e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004460:	683b      	ldr	r3, [r7, #0]
 8004462:	68db      	ldr	r3, [r3, #12]
 8004464:	697a      	ldr	r2, [r7, #20]
 8004466:	4313      	orrs	r3, r2
 8004468:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800446a:	697b      	ldr	r3, [r7, #20]
 800446c:	f023 0304 	bic.w	r3, r3, #4
 8004470:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	4a13      	ldr	r2, [pc, #76]	@ (80044c4 <TIM_OC1_SetConfig+0xc8>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d111      	bne.n	800449e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800447a:	693b      	ldr	r3, [r7, #16]
 800447c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004480:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004482:	693b      	ldr	r3, [r7, #16]
 8004484:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004488:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	695b      	ldr	r3, [r3, #20]
 800448e:	693a      	ldr	r2, [r7, #16]
 8004490:	4313      	orrs	r3, r2
 8004492:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004494:	683b      	ldr	r3, [r7, #0]
 8004496:	699b      	ldr	r3, [r3, #24]
 8004498:	693a      	ldr	r2, [r7, #16]
 800449a:	4313      	orrs	r3, r2
 800449c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	693a      	ldr	r2, [r7, #16]
 80044a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	68fa      	ldr	r2, [r7, #12]
 80044a8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80044aa:	683b      	ldr	r3, [r7, #0]
 80044ac:	685a      	ldr	r2, [r3, #4]
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	697a      	ldr	r2, [r7, #20]
 80044b6:	621a      	str	r2, [r3, #32]
}
 80044b8:	bf00      	nop
 80044ba:	371c      	adds	r7, #28
 80044bc:	46bd      	mov	sp, r7
 80044be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c2:	4770      	bx	lr
 80044c4:	40010000 	.word	0x40010000

080044c8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80044c8:	b480      	push	{r7}
 80044ca:	b087      	sub	sp, #28
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]
 80044d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6a1b      	ldr	r3, [r3, #32]
 80044d6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	6a1b      	ldr	r3, [r3, #32]
 80044dc:	f023 0210 	bic.w	r2, r3, #16
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	685b      	ldr	r3, [r3, #4]
 80044e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	699b      	ldr	r3, [r3, #24]
 80044ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80044f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80044fe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	021b      	lsls	r3, r3, #8
 8004506:	68fa      	ldr	r2, [r7, #12]
 8004508:	4313      	orrs	r3, r2
 800450a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800450c:	697b      	ldr	r3, [r7, #20]
 800450e:	f023 0320 	bic.w	r3, r3, #32
 8004512:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004514:	683b      	ldr	r3, [r7, #0]
 8004516:	689b      	ldr	r3, [r3, #8]
 8004518:	011b      	lsls	r3, r3, #4
 800451a:	697a      	ldr	r2, [r7, #20]
 800451c:	4313      	orrs	r3, r2
 800451e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	4a1e      	ldr	r2, [pc, #120]	@ (800459c <TIM_OC2_SetConfig+0xd4>)
 8004524:	4293      	cmp	r3, r2
 8004526:	d10d      	bne.n	8004544 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004528:	697b      	ldr	r3, [r7, #20]
 800452a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800452e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	68db      	ldr	r3, [r3, #12]
 8004534:	011b      	lsls	r3, r3, #4
 8004536:	697a      	ldr	r2, [r7, #20]
 8004538:	4313      	orrs	r3, r2
 800453a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800453c:	697b      	ldr	r3, [r7, #20]
 800453e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004542:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	4a15      	ldr	r2, [pc, #84]	@ (800459c <TIM_OC2_SetConfig+0xd4>)
 8004548:	4293      	cmp	r3, r2
 800454a:	d113      	bne.n	8004574 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800454c:	693b      	ldr	r3, [r7, #16]
 800454e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004552:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004554:	693b      	ldr	r3, [r7, #16]
 8004556:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800455a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	695b      	ldr	r3, [r3, #20]
 8004560:	009b      	lsls	r3, r3, #2
 8004562:	693a      	ldr	r2, [r7, #16]
 8004564:	4313      	orrs	r3, r2
 8004566:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004568:	683b      	ldr	r3, [r7, #0]
 800456a:	699b      	ldr	r3, [r3, #24]
 800456c:	009b      	lsls	r3, r3, #2
 800456e:	693a      	ldr	r2, [r7, #16]
 8004570:	4313      	orrs	r3, r2
 8004572:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	693a      	ldr	r2, [r7, #16]
 8004578:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	68fa      	ldr	r2, [r7, #12]
 800457e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	685a      	ldr	r2, [r3, #4]
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	697a      	ldr	r2, [r7, #20]
 800458c:	621a      	str	r2, [r3, #32]
}
 800458e:	bf00      	nop
 8004590:	371c      	adds	r7, #28
 8004592:	46bd      	mov	sp, r7
 8004594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004598:	4770      	bx	lr
 800459a:	bf00      	nop
 800459c:	40010000 	.word	0x40010000

080045a0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80045a0:	b480      	push	{r7}
 80045a2:	b087      	sub	sp, #28
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
 80045a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	6a1b      	ldr	r3, [r3, #32]
 80045ae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6a1b      	ldr	r3, [r3, #32]
 80045b4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	685b      	ldr	r3, [r3, #4]
 80045c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	69db      	ldr	r3, [r3, #28]
 80045c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80045ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	f023 0303 	bic.w	r3, r3, #3
 80045d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80045d8:	683b      	ldr	r3, [r7, #0]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	68fa      	ldr	r2, [r7, #12]
 80045de:	4313      	orrs	r3, r2
 80045e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80045e2:	697b      	ldr	r3, [r7, #20]
 80045e4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80045e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	689b      	ldr	r3, [r3, #8]
 80045ee:	021b      	lsls	r3, r3, #8
 80045f0:	697a      	ldr	r2, [r7, #20]
 80045f2:	4313      	orrs	r3, r2
 80045f4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	4a1d      	ldr	r2, [pc, #116]	@ (8004670 <TIM_OC3_SetConfig+0xd0>)
 80045fa:	4293      	cmp	r3, r2
 80045fc:	d10d      	bne.n	800461a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80045fe:	697b      	ldr	r3, [r7, #20]
 8004600:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004604:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	68db      	ldr	r3, [r3, #12]
 800460a:	021b      	lsls	r3, r3, #8
 800460c:	697a      	ldr	r2, [r7, #20]
 800460e:	4313      	orrs	r3, r2
 8004610:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004612:	697b      	ldr	r3, [r7, #20]
 8004614:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004618:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	4a14      	ldr	r2, [pc, #80]	@ (8004670 <TIM_OC3_SetConfig+0xd0>)
 800461e:	4293      	cmp	r3, r2
 8004620:	d113      	bne.n	800464a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004622:	693b      	ldr	r3, [r7, #16]
 8004624:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004628:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800462a:	693b      	ldr	r3, [r7, #16]
 800462c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004630:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004632:	683b      	ldr	r3, [r7, #0]
 8004634:	695b      	ldr	r3, [r3, #20]
 8004636:	011b      	lsls	r3, r3, #4
 8004638:	693a      	ldr	r2, [r7, #16]
 800463a:	4313      	orrs	r3, r2
 800463c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800463e:	683b      	ldr	r3, [r7, #0]
 8004640:	699b      	ldr	r3, [r3, #24]
 8004642:	011b      	lsls	r3, r3, #4
 8004644:	693a      	ldr	r2, [r7, #16]
 8004646:	4313      	orrs	r3, r2
 8004648:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	693a      	ldr	r2, [r7, #16]
 800464e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	68fa      	ldr	r2, [r7, #12]
 8004654:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004656:	683b      	ldr	r3, [r7, #0]
 8004658:	685a      	ldr	r2, [r3, #4]
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	697a      	ldr	r2, [r7, #20]
 8004662:	621a      	str	r2, [r3, #32]
}
 8004664:	bf00      	nop
 8004666:	371c      	adds	r7, #28
 8004668:	46bd      	mov	sp, r7
 800466a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466e:	4770      	bx	lr
 8004670:	40010000 	.word	0x40010000

08004674 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004674:	b480      	push	{r7}
 8004676:	b087      	sub	sp, #28
 8004678:	af00      	add	r7, sp, #0
 800467a:	6078      	str	r0, [r7, #4]
 800467c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6a1b      	ldr	r3, [r3, #32]
 8004682:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	6a1b      	ldr	r3, [r3, #32]
 8004688:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	685b      	ldr	r3, [r3, #4]
 8004694:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	69db      	ldr	r3, [r3, #28]
 800469a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80046a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80046aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	021b      	lsls	r3, r3, #8
 80046b2:	68fa      	ldr	r2, [r7, #12]
 80046b4:	4313      	orrs	r3, r2
 80046b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80046b8:	693b      	ldr	r3, [r7, #16]
 80046ba:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80046be:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80046c0:	683b      	ldr	r3, [r7, #0]
 80046c2:	689b      	ldr	r3, [r3, #8]
 80046c4:	031b      	lsls	r3, r3, #12
 80046c6:	693a      	ldr	r2, [r7, #16]
 80046c8:	4313      	orrs	r3, r2
 80046ca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	4a10      	ldr	r2, [pc, #64]	@ (8004710 <TIM_OC4_SetConfig+0x9c>)
 80046d0:	4293      	cmp	r3, r2
 80046d2:	d109      	bne.n	80046e8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80046d4:	697b      	ldr	r3, [r7, #20]
 80046d6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80046da:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80046dc:	683b      	ldr	r3, [r7, #0]
 80046de:	695b      	ldr	r3, [r3, #20]
 80046e0:	019b      	lsls	r3, r3, #6
 80046e2:	697a      	ldr	r2, [r7, #20]
 80046e4:	4313      	orrs	r3, r2
 80046e6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	697a      	ldr	r2, [r7, #20]
 80046ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	68fa      	ldr	r2, [r7, #12]
 80046f2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	685a      	ldr	r2, [r3, #4]
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	693a      	ldr	r2, [r7, #16]
 8004700:	621a      	str	r2, [r3, #32]
}
 8004702:	bf00      	nop
 8004704:	371c      	adds	r7, #28
 8004706:	46bd      	mov	sp, r7
 8004708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470c:	4770      	bx	lr
 800470e:	bf00      	nop
 8004710:	40010000 	.word	0x40010000

08004714 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004714:	b480      	push	{r7}
 8004716:	b087      	sub	sp, #28
 8004718:	af00      	add	r7, sp, #0
 800471a:	60f8      	str	r0, [r7, #12]
 800471c:	60b9      	str	r1, [r7, #8]
 800471e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	6a1b      	ldr	r3, [r3, #32]
 8004724:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	6a1b      	ldr	r3, [r3, #32]
 800472a:	f023 0201 	bic.w	r2, r3, #1
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	699b      	ldr	r3, [r3, #24]
 8004736:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004738:	693b      	ldr	r3, [r7, #16]
 800473a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800473e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	011b      	lsls	r3, r3, #4
 8004744:	693a      	ldr	r2, [r7, #16]
 8004746:	4313      	orrs	r3, r2
 8004748:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800474a:	697b      	ldr	r3, [r7, #20]
 800474c:	f023 030a 	bic.w	r3, r3, #10
 8004750:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004752:	697a      	ldr	r2, [r7, #20]
 8004754:	68bb      	ldr	r3, [r7, #8]
 8004756:	4313      	orrs	r3, r2
 8004758:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	693a      	ldr	r2, [r7, #16]
 800475e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	697a      	ldr	r2, [r7, #20]
 8004764:	621a      	str	r2, [r3, #32]
}
 8004766:	bf00      	nop
 8004768:	371c      	adds	r7, #28
 800476a:	46bd      	mov	sp, r7
 800476c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004770:	4770      	bx	lr

08004772 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004772:	b480      	push	{r7}
 8004774:	b087      	sub	sp, #28
 8004776:	af00      	add	r7, sp, #0
 8004778:	60f8      	str	r0, [r7, #12]
 800477a:	60b9      	str	r1, [r7, #8]
 800477c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	6a1b      	ldr	r3, [r3, #32]
 8004782:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	6a1b      	ldr	r3, [r3, #32]
 8004788:	f023 0210 	bic.w	r2, r3, #16
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	699b      	ldr	r3, [r3, #24]
 8004794:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004796:	693b      	ldr	r3, [r7, #16]
 8004798:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800479c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	031b      	lsls	r3, r3, #12
 80047a2:	693a      	ldr	r2, [r7, #16]
 80047a4:	4313      	orrs	r3, r2
 80047a6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80047a8:	697b      	ldr	r3, [r7, #20]
 80047aa:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80047ae:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80047b0:	68bb      	ldr	r3, [r7, #8]
 80047b2:	011b      	lsls	r3, r3, #4
 80047b4:	697a      	ldr	r2, [r7, #20]
 80047b6:	4313      	orrs	r3, r2
 80047b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	693a      	ldr	r2, [r7, #16]
 80047be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	697a      	ldr	r2, [r7, #20]
 80047c4:	621a      	str	r2, [r3, #32]
}
 80047c6:	bf00      	nop
 80047c8:	371c      	adds	r7, #28
 80047ca:	46bd      	mov	sp, r7
 80047cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d0:	4770      	bx	lr

080047d2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80047d2:	b480      	push	{r7}
 80047d4:	b085      	sub	sp, #20
 80047d6:	af00      	add	r7, sp, #0
 80047d8:	6078      	str	r0, [r7, #4]
 80047da:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	689b      	ldr	r3, [r3, #8]
 80047e0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80047e8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80047ea:	683a      	ldr	r2, [r7, #0]
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	4313      	orrs	r3, r2
 80047f0:	f043 0307 	orr.w	r3, r3, #7
 80047f4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	68fa      	ldr	r2, [r7, #12]
 80047fa:	609a      	str	r2, [r3, #8]
}
 80047fc:	bf00      	nop
 80047fe:	3714      	adds	r7, #20
 8004800:	46bd      	mov	sp, r7
 8004802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004806:	4770      	bx	lr

08004808 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004808:	b480      	push	{r7}
 800480a:	b087      	sub	sp, #28
 800480c:	af00      	add	r7, sp, #0
 800480e:	60f8      	str	r0, [r7, #12]
 8004810:	60b9      	str	r1, [r7, #8]
 8004812:	607a      	str	r2, [r7, #4]
 8004814:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	689b      	ldr	r3, [r3, #8]
 800481a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800481c:	697b      	ldr	r3, [r7, #20]
 800481e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004822:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	021a      	lsls	r2, r3, #8
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	431a      	orrs	r2, r3
 800482c:	68bb      	ldr	r3, [r7, #8]
 800482e:	4313      	orrs	r3, r2
 8004830:	697a      	ldr	r2, [r7, #20]
 8004832:	4313      	orrs	r3, r2
 8004834:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	697a      	ldr	r2, [r7, #20]
 800483a:	609a      	str	r2, [r3, #8]
}
 800483c:	bf00      	nop
 800483e:	371c      	adds	r7, #28
 8004840:	46bd      	mov	sp, r7
 8004842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004846:	4770      	bx	lr

08004848 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004848:	b480      	push	{r7}
 800484a:	b087      	sub	sp, #28
 800484c:	af00      	add	r7, sp, #0
 800484e:	60f8      	str	r0, [r7, #12]
 8004850:	60b9      	str	r1, [r7, #8]
 8004852:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004854:	68bb      	ldr	r3, [r7, #8]
 8004856:	f003 031f 	and.w	r3, r3, #31
 800485a:	2201      	movs	r2, #1
 800485c:	fa02 f303 	lsl.w	r3, r2, r3
 8004860:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	6a1a      	ldr	r2, [r3, #32]
 8004866:	697b      	ldr	r3, [r7, #20]
 8004868:	43db      	mvns	r3, r3
 800486a:	401a      	ands	r2, r3
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	6a1a      	ldr	r2, [r3, #32]
 8004874:	68bb      	ldr	r3, [r7, #8]
 8004876:	f003 031f 	and.w	r3, r3, #31
 800487a:	6879      	ldr	r1, [r7, #4]
 800487c:	fa01 f303 	lsl.w	r3, r1, r3
 8004880:	431a      	orrs	r2, r3
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	621a      	str	r2, [r3, #32]
}
 8004886:	bf00      	nop
 8004888:	371c      	adds	r7, #28
 800488a:	46bd      	mov	sp, r7
 800488c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004890:	4770      	bx	lr
	...

08004894 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004894:	b480      	push	{r7}
 8004896:	b085      	sub	sp, #20
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
 800489c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80048a4:	2b01      	cmp	r3, #1
 80048a6:	d101      	bne.n	80048ac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80048a8:	2302      	movs	r3, #2
 80048aa:	e050      	b.n	800494e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2201      	movs	r2, #1
 80048b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2202      	movs	r2, #2
 80048b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	685b      	ldr	r3, [r3, #4]
 80048c2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	689b      	ldr	r3, [r3, #8]
 80048ca:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048d2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	68fa      	ldr	r2, [r7, #12]
 80048da:	4313      	orrs	r3, r2
 80048dc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	68fa      	ldr	r2, [r7, #12]
 80048e4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	4a1c      	ldr	r2, [pc, #112]	@ (800495c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80048ec:	4293      	cmp	r3, r2
 80048ee:	d018      	beq.n	8004922 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048f8:	d013      	beq.n	8004922 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	4a18      	ldr	r2, [pc, #96]	@ (8004960 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004900:	4293      	cmp	r3, r2
 8004902:	d00e      	beq.n	8004922 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	4a16      	ldr	r2, [pc, #88]	@ (8004964 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800490a:	4293      	cmp	r3, r2
 800490c:	d009      	beq.n	8004922 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	4a15      	ldr	r2, [pc, #84]	@ (8004968 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004914:	4293      	cmp	r3, r2
 8004916:	d004      	beq.n	8004922 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	4a13      	ldr	r2, [pc, #76]	@ (800496c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800491e:	4293      	cmp	r3, r2
 8004920:	d10c      	bne.n	800493c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004922:	68bb      	ldr	r3, [r7, #8]
 8004924:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004928:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800492a:	683b      	ldr	r3, [r7, #0]
 800492c:	685b      	ldr	r3, [r3, #4]
 800492e:	68ba      	ldr	r2, [r7, #8]
 8004930:	4313      	orrs	r3, r2
 8004932:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	68ba      	ldr	r2, [r7, #8]
 800493a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2201      	movs	r2, #1
 8004940:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2200      	movs	r2, #0
 8004948:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800494c:	2300      	movs	r3, #0
}
 800494e:	4618      	mov	r0, r3
 8004950:	3714      	adds	r7, #20
 8004952:	46bd      	mov	sp, r7
 8004954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004958:	4770      	bx	lr
 800495a:	bf00      	nop
 800495c:	40010000 	.word	0x40010000
 8004960:	40000400 	.word	0x40000400
 8004964:	40000800 	.word	0x40000800
 8004968:	40000c00 	.word	0x40000c00
 800496c:	40014000 	.word	0x40014000

08004970 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004970:	b084      	sub	sp, #16
 8004972:	b580      	push	{r7, lr}
 8004974:	b084      	sub	sp, #16
 8004976:	af00      	add	r7, sp, #0
 8004978:	6078      	str	r0, [r7, #4]
 800497a:	f107 001c 	add.w	r0, r7, #28
 800497e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004982:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8004986:	2b01      	cmp	r3, #1
 8004988:	d123      	bne.n	80049d2 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800498e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	68db      	ldr	r3, [r3, #12]
 800499a:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800499e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80049a2:	687a      	ldr	r2, [r7, #4]
 80049a4:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	68db      	ldr	r3, [r3, #12]
 80049aa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80049b2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80049b6:	2b01      	cmp	r3, #1
 80049b8:	d105      	bne.n	80049c6 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	68db      	ldr	r3, [r3, #12]
 80049be:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80049c6:	6878      	ldr	r0, [r7, #4]
 80049c8:	f001 fae8 	bl	8005f9c <USB_CoreReset>
 80049cc:	4603      	mov	r3, r0
 80049ce:	73fb      	strb	r3, [r7, #15]
 80049d0:	e01b      	b.n	8004a0a <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	68db      	ldr	r3, [r3, #12]
 80049d6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80049de:	6878      	ldr	r0, [r7, #4]
 80049e0:	f001 fadc 	bl	8005f9c <USB_CoreReset>
 80049e4:	4603      	mov	r3, r0
 80049e6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80049e8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d106      	bne.n	80049fe <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049f4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	639a      	str	r2, [r3, #56]	@ 0x38
 80049fc:	e005      	b.n	8004a0a <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a02:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8004a0a:	7fbb      	ldrb	r3, [r7, #30]
 8004a0c:	2b01      	cmp	r3, #1
 8004a0e:	d10b      	bne.n	8004a28 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	689b      	ldr	r3, [r3, #8]
 8004a14:	f043 0206 	orr.w	r2, r3, #6
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	689b      	ldr	r3, [r3, #8]
 8004a20:	f043 0220 	orr.w	r2, r3, #32
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004a28:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	3710      	adds	r7, #16
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004a34:	b004      	add	sp, #16
 8004a36:	4770      	bx	lr

08004a38 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8004a38:	b480      	push	{r7}
 8004a3a:	b087      	sub	sp, #28
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	60f8      	str	r0, [r7, #12]
 8004a40:	60b9      	str	r1, [r7, #8]
 8004a42:	4613      	mov	r3, r2
 8004a44:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8004a46:	79fb      	ldrb	r3, [r7, #7]
 8004a48:	2b02      	cmp	r3, #2
 8004a4a:	d165      	bne.n	8004b18 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8004a4c:	68bb      	ldr	r3, [r7, #8]
 8004a4e:	4a41      	ldr	r2, [pc, #260]	@ (8004b54 <USB_SetTurnaroundTime+0x11c>)
 8004a50:	4293      	cmp	r3, r2
 8004a52:	d906      	bls.n	8004a62 <USB_SetTurnaroundTime+0x2a>
 8004a54:	68bb      	ldr	r3, [r7, #8]
 8004a56:	4a40      	ldr	r2, [pc, #256]	@ (8004b58 <USB_SetTurnaroundTime+0x120>)
 8004a58:	4293      	cmp	r3, r2
 8004a5a:	d202      	bcs.n	8004a62 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8004a5c:	230f      	movs	r3, #15
 8004a5e:	617b      	str	r3, [r7, #20]
 8004a60:	e062      	b.n	8004b28 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8004a62:	68bb      	ldr	r3, [r7, #8]
 8004a64:	4a3c      	ldr	r2, [pc, #240]	@ (8004b58 <USB_SetTurnaroundTime+0x120>)
 8004a66:	4293      	cmp	r3, r2
 8004a68:	d306      	bcc.n	8004a78 <USB_SetTurnaroundTime+0x40>
 8004a6a:	68bb      	ldr	r3, [r7, #8]
 8004a6c:	4a3b      	ldr	r2, [pc, #236]	@ (8004b5c <USB_SetTurnaroundTime+0x124>)
 8004a6e:	4293      	cmp	r3, r2
 8004a70:	d202      	bcs.n	8004a78 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8004a72:	230e      	movs	r3, #14
 8004a74:	617b      	str	r3, [r7, #20]
 8004a76:	e057      	b.n	8004b28 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8004a78:	68bb      	ldr	r3, [r7, #8]
 8004a7a:	4a38      	ldr	r2, [pc, #224]	@ (8004b5c <USB_SetTurnaroundTime+0x124>)
 8004a7c:	4293      	cmp	r3, r2
 8004a7e:	d306      	bcc.n	8004a8e <USB_SetTurnaroundTime+0x56>
 8004a80:	68bb      	ldr	r3, [r7, #8]
 8004a82:	4a37      	ldr	r2, [pc, #220]	@ (8004b60 <USB_SetTurnaroundTime+0x128>)
 8004a84:	4293      	cmp	r3, r2
 8004a86:	d202      	bcs.n	8004a8e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8004a88:	230d      	movs	r3, #13
 8004a8a:	617b      	str	r3, [r7, #20]
 8004a8c:	e04c      	b.n	8004b28 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8004a8e:	68bb      	ldr	r3, [r7, #8]
 8004a90:	4a33      	ldr	r2, [pc, #204]	@ (8004b60 <USB_SetTurnaroundTime+0x128>)
 8004a92:	4293      	cmp	r3, r2
 8004a94:	d306      	bcc.n	8004aa4 <USB_SetTurnaroundTime+0x6c>
 8004a96:	68bb      	ldr	r3, [r7, #8]
 8004a98:	4a32      	ldr	r2, [pc, #200]	@ (8004b64 <USB_SetTurnaroundTime+0x12c>)
 8004a9a:	4293      	cmp	r3, r2
 8004a9c:	d802      	bhi.n	8004aa4 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8004a9e:	230c      	movs	r3, #12
 8004aa0:	617b      	str	r3, [r7, #20]
 8004aa2:	e041      	b.n	8004b28 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8004aa4:	68bb      	ldr	r3, [r7, #8]
 8004aa6:	4a2f      	ldr	r2, [pc, #188]	@ (8004b64 <USB_SetTurnaroundTime+0x12c>)
 8004aa8:	4293      	cmp	r3, r2
 8004aaa:	d906      	bls.n	8004aba <USB_SetTurnaroundTime+0x82>
 8004aac:	68bb      	ldr	r3, [r7, #8]
 8004aae:	4a2e      	ldr	r2, [pc, #184]	@ (8004b68 <USB_SetTurnaroundTime+0x130>)
 8004ab0:	4293      	cmp	r3, r2
 8004ab2:	d802      	bhi.n	8004aba <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8004ab4:	230b      	movs	r3, #11
 8004ab6:	617b      	str	r3, [r7, #20]
 8004ab8:	e036      	b.n	8004b28 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8004aba:	68bb      	ldr	r3, [r7, #8]
 8004abc:	4a2a      	ldr	r2, [pc, #168]	@ (8004b68 <USB_SetTurnaroundTime+0x130>)
 8004abe:	4293      	cmp	r3, r2
 8004ac0:	d906      	bls.n	8004ad0 <USB_SetTurnaroundTime+0x98>
 8004ac2:	68bb      	ldr	r3, [r7, #8]
 8004ac4:	4a29      	ldr	r2, [pc, #164]	@ (8004b6c <USB_SetTurnaroundTime+0x134>)
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d802      	bhi.n	8004ad0 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8004aca:	230a      	movs	r3, #10
 8004acc:	617b      	str	r3, [r7, #20]
 8004ace:	e02b      	b.n	8004b28 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8004ad0:	68bb      	ldr	r3, [r7, #8]
 8004ad2:	4a26      	ldr	r2, [pc, #152]	@ (8004b6c <USB_SetTurnaroundTime+0x134>)
 8004ad4:	4293      	cmp	r3, r2
 8004ad6:	d906      	bls.n	8004ae6 <USB_SetTurnaroundTime+0xae>
 8004ad8:	68bb      	ldr	r3, [r7, #8]
 8004ada:	4a25      	ldr	r2, [pc, #148]	@ (8004b70 <USB_SetTurnaroundTime+0x138>)
 8004adc:	4293      	cmp	r3, r2
 8004ade:	d202      	bcs.n	8004ae6 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8004ae0:	2309      	movs	r3, #9
 8004ae2:	617b      	str	r3, [r7, #20]
 8004ae4:	e020      	b.n	8004b28 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8004ae6:	68bb      	ldr	r3, [r7, #8]
 8004ae8:	4a21      	ldr	r2, [pc, #132]	@ (8004b70 <USB_SetTurnaroundTime+0x138>)
 8004aea:	4293      	cmp	r3, r2
 8004aec:	d306      	bcc.n	8004afc <USB_SetTurnaroundTime+0xc4>
 8004aee:	68bb      	ldr	r3, [r7, #8]
 8004af0:	4a20      	ldr	r2, [pc, #128]	@ (8004b74 <USB_SetTurnaroundTime+0x13c>)
 8004af2:	4293      	cmp	r3, r2
 8004af4:	d802      	bhi.n	8004afc <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8004af6:	2308      	movs	r3, #8
 8004af8:	617b      	str	r3, [r7, #20]
 8004afa:	e015      	b.n	8004b28 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8004afc:	68bb      	ldr	r3, [r7, #8]
 8004afe:	4a1d      	ldr	r2, [pc, #116]	@ (8004b74 <USB_SetTurnaroundTime+0x13c>)
 8004b00:	4293      	cmp	r3, r2
 8004b02:	d906      	bls.n	8004b12 <USB_SetTurnaroundTime+0xda>
 8004b04:	68bb      	ldr	r3, [r7, #8]
 8004b06:	4a1c      	ldr	r2, [pc, #112]	@ (8004b78 <USB_SetTurnaroundTime+0x140>)
 8004b08:	4293      	cmp	r3, r2
 8004b0a:	d202      	bcs.n	8004b12 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8004b0c:	2307      	movs	r3, #7
 8004b0e:	617b      	str	r3, [r7, #20]
 8004b10:	e00a      	b.n	8004b28 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8004b12:	2306      	movs	r3, #6
 8004b14:	617b      	str	r3, [r7, #20]
 8004b16:	e007      	b.n	8004b28 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8004b18:	79fb      	ldrb	r3, [r7, #7]
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d102      	bne.n	8004b24 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8004b1e:	2309      	movs	r3, #9
 8004b20:	617b      	str	r3, [r7, #20]
 8004b22:	e001      	b.n	8004b28 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8004b24:	2309      	movs	r3, #9
 8004b26:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	68db      	ldr	r3, [r3, #12]
 8004b2c:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	68da      	ldr	r2, [r3, #12]
 8004b38:	697b      	ldr	r3, [r7, #20]
 8004b3a:	029b      	lsls	r3, r3, #10
 8004b3c:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8004b40:	431a      	orrs	r2, r3
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004b46:	2300      	movs	r3, #0
}
 8004b48:	4618      	mov	r0, r3
 8004b4a:	371c      	adds	r7, #28
 8004b4c:	46bd      	mov	sp, r7
 8004b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b52:	4770      	bx	lr
 8004b54:	00d8acbf 	.word	0x00d8acbf
 8004b58:	00e4e1c0 	.word	0x00e4e1c0
 8004b5c:	00f42400 	.word	0x00f42400
 8004b60:	01067380 	.word	0x01067380
 8004b64:	011a499f 	.word	0x011a499f
 8004b68:	01312cff 	.word	0x01312cff
 8004b6c:	014ca43f 	.word	0x014ca43f
 8004b70:	016e3600 	.word	0x016e3600
 8004b74:	01a6ab1f 	.word	0x01a6ab1f
 8004b78:	01e84800 	.word	0x01e84800

08004b7c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004b7c:	b480      	push	{r7}
 8004b7e:	b083      	sub	sp, #12
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	689b      	ldr	r3, [r3, #8]
 8004b88:	f043 0201 	orr.w	r2, r3, #1
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004b90:	2300      	movs	r3, #0
}
 8004b92:	4618      	mov	r0, r3
 8004b94:	370c      	adds	r7, #12
 8004b96:	46bd      	mov	sp, r7
 8004b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9c:	4770      	bx	lr

08004b9e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004b9e:	b480      	push	{r7}
 8004ba0:	b083      	sub	sp, #12
 8004ba2:	af00      	add	r7, sp, #0
 8004ba4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	689b      	ldr	r3, [r3, #8]
 8004baa:	f023 0201 	bic.w	r2, r3, #1
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004bb2:	2300      	movs	r3, #0
}
 8004bb4:	4618      	mov	r0, r3
 8004bb6:	370c      	adds	r7, #12
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bbe:	4770      	bx	lr

08004bc0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b084      	sub	sp, #16
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
 8004bc8:	460b      	mov	r3, r1
 8004bca:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8004bcc:	2300      	movs	r3, #0
 8004bce:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	68db      	ldr	r3, [r3, #12]
 8004bd4:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004bdc:	78fb      	ldrb	r3, [r7, #3]
 8004bde:	2b01      	cmp	r3, #1
 8004be0:	d115      	bne.n	8004c0e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	68db      	ldr	r3, [r3, #12]
 8004be6:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8004bee:	200a      	movs	r0, #10
 8004bf0:	f7fc fe0c 	bl	800180c <HAL_Delay>
      ms += 10U;
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	330a      	adds	r3, #10
 8004bf8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004bfa:	6878      	ldr	r0, [r7, #4]
 8004bfc:	f001 f93f 	bl	8005e7e <USB_GetMode>
 8004c00:	4603      	mov	r3, r0
 8004c02:	2b01      	cmp	r3, #1
 8004c04:	d01e      	beq.n	8004c44 <USB_SetCurrentMode+0x84>
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	2bc7      	cmp	r3, #199	@ 0xc7
 8004c0a:	d9f0      	bls.n	8004bee <USB_SetCurrentMode+0x2e>
 8004c0c:	e01a      	b.n	8004c44 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8004c0e:	78fb      	ldrb	r3, [r7, #3]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d115      	bne.n	8004c40 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	68db      	ldr	r3, [r3, #12]
 8004c18:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8004c20:	200a      	movs	r0, #10
 8004c22:	f7fc fdf3 	bl	800180c <HAL_Delay>
      ms += 10U;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	330a      	adds	r3, #10
 8004c2a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004c2c:	6878      	ldr	r0, [r7, #4]
 8004c2e:	f001 f926 	bl	8005e7e <USB_GetMode>
 8004c32:	4603      	mov	r3, r0
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d005      	beq.n	8004c44 <USB_SetCurrentMode+0x84>
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	2bc7      	cmp	r3, #199	@ 0xc7
 8004c3c:	d9f0      	bls.n	8004c20 <USB_SetCurrentMode+0x60>
 8004c3e:	e001      	b.n	8004c44 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8004c40:	2301      	movs	r3, #1
 8004c42:	e005      	b.n	8004c50 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	2bc8      	cmp	r3, #200	@ 0xc8
 8004c48:	d101      	bne.n	8004c4e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8004c4a:	2301      	movs	r3, #1
 8004c4c:	e000      	b.n	8004c50 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8004c4e:	2300      	movs	r3, #0
}
 8004c50:	4618      	mov	r0, r3
 8004c52:	3710      	adds	r7, #16
 8004c54:	46bd      	mov	sp, r7
 8004c56:	bd80      	pop	{r7, pc}

08004c58 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004c58:	b084      	sub	sp, #16
 8004c5a:	b580      	push	{r7, lr}
 8004c5c:	b086      	sub	sp, #24
 8004c5e:	af00      	add	r7, sp, #0
 8004c60:	6078      	str	r0, [r7, #4]
 8004c62:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8004c66:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8004c72:	2300      	movs	r3, #0
 8004c74:	613b      	str	r3, [r7, #16]
 8004c76:	e009      	b.n	8004c8c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8004c78:	687a      	ldr	r2, [r7, #4]
 8004c7a:	693b      	ldr	r3, [r7, #16]
 8004c7c:	3340      	adds	r3, #64	@ 0x40
 8004c7e:	009b      	lsls	r3, r3, #2
 8004c80:	4413      	add	r3, r2
 8004c82:	2200      	movs	r2, #0
 8004c84:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8004c86:	693b      	ldr	r3, [r7, #16]
 8004c88:	3301      	adds	r3, #1
 8004c8a:	613b      	str	r3, [r7, #16]
 8004c8c:	693b      	ldr	r3, [r7, #16]
 8004c8e:	2b0e      	cmp	r3, #14
 8004c90:	d9f2      	bls.n	8004c78 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8004c92:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d11c      	bne.n	8004cd4 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004ca0:	685b      	ldr	r3, [r3, #4]
 8004ca2:	68fa      	ldr	r2, [r7, #12]
 8004ca4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004ca8:	f043 0302 	orr.w	r3, r3, #2
 8004cac:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cb2:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cbe:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cca:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	639a      	str	r2, [r3, #56]	@ 0x38
 8004cd2:	e00b      	b.n	8004cec <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cd8:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ce4:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8004cf2:	461a      	mov	r2, r3
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004cf8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8004cfc:	2b01      	cmp	r3, #1
 8004cfe:	d10d      	bne.n	8004d1c <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8004d00:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d104      	bne.n	8004d12 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8004d08:	2100      	movs	r1, #0
 8004d0a:	6878      	ldr	r0, [r7, #4]
 8004d0c:	f000 f968 	bl	8004fe0 <USB_SetDevSpeed>
 8004d10:	e008      	b.n	8004d24 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8004d12:	2101      	movs	r1, #1
 8004d14:	6878      	ldr	r0, [r7, #4]
 8004d16:	f000 f963 	bl	8004fe0 <USB_SetDevSpeed>
 8004d1a:	e003      	b.n	8004d24 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8004d1c:	2103      	movs	r1, #3
 8004d1e:	6878      	ldr	r0, [r7, #4]
 8004d20:	f000 f95e 	bl	8004fe0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004d24:	2110      	movs	r1, #16
 8004d26:	6878      	ldr	r0, [r7, #4]
 8004d28:	f000 f8fa 	bl	8004f20 <USB_FlushTxFifo>
 8004d2c:	4603      	mov	r3, r0
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d001      	beq.n	8004d36 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8004d32:	2301      	movs	r3, #1
 8004d34:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004d36:	6878      	ldr	r0, [r7, #4]
 8004d38:	f000 f924 	bl	8004f84 <USB_FlushRxFifo>
 8004d3c:	4603      	mov	r3, r0
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d001      	beq.n	8004d46 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8004d42:	2301      	movs	r3, #1
 8004d44:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d4c:	461a      	mov	r2, r3
 8004d4e:	2300      	movs	r3, #0
 8004d50:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d58:	461a      	mov	r2, r3
 8004d5a:	2300      	movs	r3, #0
 8004d5c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d64:	461a      	mov	r2, r3
 8004d66:	2300      	movs	r3, #0
 8004d68:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	613b      	str	r3, [r7, #16]
 8004d6e:	e043      	b.n	8004df8 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004d70:	693b      	ldr	r3, [r7, #16]
 8004d72:	015a      	lsls	r2, r3, #5
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	4413      	add	r3, r2
 8004d78:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004d82:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004d86:	d118      	bne.n	8004dba <USB_DevInit+0x162>
    {
      if (i == 0U)
 8004d88:	693b      	ldr	r3, [r7, #16]
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d10a      	bne.n	8004da4 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8004d8e:	693b      	ldr	r3, [r7, #16]
 8004d90:	015a      	lsls	r2, r3, #5
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	4413      	add	r3, r2
 8004d96:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d9a:	461a      	mov	r2, r3
 8004d9c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004da0:	6013      	str	r3, [r2, #0]
 8004da2:	e013      	b.n	8004dcc <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8004da4:	693b      	ldr	r3, [r7, #16]
 8004da6:	015a      	lsls	r2, r3, #5
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	4413      	add	r3, r2
 8004dac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004db0:	461a      	mov	r2, r3
 8004db2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004db6:	6013      	str	r3, [r2, #0]
 8004db8:	e008      	b.n	8004dcc <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8004dba:	693b      	ldr	r3, [r7, #16]
 8004dbc:	015a      	lsls	r2, r3, #5
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	4413      	add	r3, r2
 8004dc2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004dc6:	461a      	mov	r2, r3
 8004dc8:	2300      	movs	r3, #0
 8004dca:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8004dcc:	693b      	ldr	r3, [r7, #16]
 8004dce:	015a      	lsls	r2, r3, #5
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	4413      	add	r3, r2
 8004dd4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004dd8:	461a      	mov	r2, r3
 8004dda:	2300      	movs	r3, #0
 8004ddc:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8004dde:	693b      	ldr	r3, [r7, #16]
 8004de0:	015a      	lsls	r2, r3, #5
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	4413      	add	r3, r2
 8004de6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004dea:	461a      	mov	r2, r3
 8004dec:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004df0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004df2:	693b      	ldr	r3, [r7, #16]
 8004df4:	3301      	adds	r3, #1
 8004df6:	613b      	str	r3, [r7, #16]
 8004df8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004dfc:	461a      	mov	r2, r3
 8004dfe:	693b      	ldr	r3, [r7, #16]
 8004e00:	4293      	cmp	r3, r2
 8004e02:	d3b5      	bcc.n	8004d70 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004e04:	2300      	movs	r3, #0
 8004e06:	613b      	str	r3, [r7, #16]
 8004e08:	e043      	b.n	8004e92 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004e0a:	693b      	ldr	r3, [r7, #16]
 8004e0c:	015a      	lsls	r2, r3, #5
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	4413      	add	r3, r2
 8004e12:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004e1c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004e20:	d118      	bne.n	8004e54 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8004e22:	693b      	ldr	r3, [r7, #16]
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d10a      	bne.n	8004e3e <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004e28:	693b      	ldr	r3, [r7, #16]
 8004e2a:	015a      	lsls	r2, r3, #5
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	4413      	add	r3, r2
 8004e30:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e34:	461a      	mov	r2, r3
 8004e36:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004e3a:	6013      	str	r3, [r2, #0]
 8004e3c:	e013      	b.n	8004e66 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8004e3e:	693b      	ldr	r3, [r7, #16]
 8004e40:	015a      	lsls	r2, r3, #5
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	4413      	add	r3, r2
 8004e46:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e4a:	461a      	mov	r2, r3
 8004e4c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004e50:	6013      	str	r3, [r2, #0]
 8004e52:	e008      	b.n	8004e66 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8004e54:	693b      	ldr	r3, [r7, #16]
 8004e56:	015a      	lsls	r2, r3, #5
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	4413      	add	r3, r2
 8004e5c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e60:	461a      	mov	r2, r3
 8004e62:	2300      	movs	r3, #0
 8004e64:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8004e66:	693b      	ldr	r3, [r7, #16]
 8004e68:	015a      	lsls	r2, r3, #5
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	4413      	add	r3, r2
 8004e6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e72:	461a      	mov	r2, r3
 8004e74:	2300      	movs	r3, #0
 8004e76:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8004e78:	693b      	ldr	r3, [r7, #16]
 8004e7a:	015a      	lsls	r2, r3, #5
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	4413      	add	r3, r2
 8004e80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e84:	461a      	mov	r2, r3
 8004e86:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004e8a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004e8c:	693b      	ldr	r3, [r7, #16]
 8004e8e:	3301      	adds	r3, #1
 8004e90:	613b      	str	r3, [r7, #16]
 8004e92:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004e96:	461a      	mov	r2, r3
 8004e98:	693b      	ldr	r3, [r7, #16]
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d3b5      	bcc.n	8004e0a <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004ea4:	691b      	ldr	r3, [r3, #16]
 8004ea6:	68fa      	ldr	r2, [r7, #12]
 8004ea8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004eac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004eb0:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8004ebe:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004ec0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d105      	bne.n	8004ed4 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	699b      	ldr	r3, [r3, #24]
 8004ecc:	f043 0210 	orr.w	r2, r3, #16
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	699a      	ldr	r2, [r3, #24]
 8004ed8:	4b10      	ldr	r3, [pc, #64]	@ (8004f1c <USB_DevInit+0x2c4>)
 8004eda:	4313      	orrs	r3, r2
 8004edc:	687a      	ldr	r2, [r7, #4]
 8004ede:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8004ee0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d005      	beq.n	8004ef4 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	699b      	ldr	r3, [r3, #24]
 8004eec:	f043 0208 	orr.w	r2, r3, #8
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8004ef4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004ef8:	2b01      	cmp	r3, #1
 8004efa:	d107      	bne.n	8004f0c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	699b      	ldr	r3, [r3, #24]
 8004f00:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004f04:	f043 0304 	orr.w	r3, r3, #4
 8004f08:	687a      	ldr	r2, [r7, #4]
 8004f0a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8004f0c:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f0e:	4618      	mov	r0, r3
 8004f10:	3718      	adds	r7, #24
 8004f12:	46bd      	mov	sp, r7
 8004f14:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004f18:	b004      	add	sp, #16
 8004f1a:	4770      	bx	lr
 8004f1c:	803c3800 	.word	0x803c3800

08004f20 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004f20:	b480      	push	{r7}
 8004f22:	b085      	sub	sp, #20
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	6078      	str	r0, [r7, #4]
 8004f28:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004f2a:	2300      	movs	r3, #0
 8004f2c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	3301      	adds	r3, #1
 8004f32:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004f3a:	d901      	bls.n	8004f40 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8004f3c:	2303      	movs	r3, #3
 8004f3e:	e01b      	b.n	8004f78 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	691b      	ldr	r3, [r3, #16]
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	daf2      	bge.n	8004f2e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004f48:	2300      	movs	r3, #0
 8004f4a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004f4c:	683b      	ldr	r3, [r7, #0]
 8004f4e:	019b      	lsls	r3, r3, #6
 8004f50:	f043 0220 	orr.w	r2, r3, #32
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	3301      	adds	r3, #1
 8004f5c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004f64:	d901      	bls.n	8004f6a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8004f66:	2303      	movs	r3, #3
 8004f68:	e006      	b.n	8004f78 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	691b      	ldr	r3, [r3, #16]
 8004f6e:	f003 0320 	and.w	r3, r3, #32
 8004f72:	2b20      	cmp	r3, #32
 8004f74:	d0f0      	beq.n	8004f58 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8004f76:	2300      	movs	r3, #0
}
 8004f78:	4618      	mov	r0, r3
 8004f7a:	3714      	adds	r7, #20
 8004f7c:	46bd      	mov	sp, r7
 8004f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f82:	4770      	bx	lr

08004f84 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004f84:	b480      	push	{r7}
 8004f86:	b085      	sub	sp, #20
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	3301      	adds	r3, #1
 8004f94:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004f9c:	d901      	bls.n	8004fa2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8004f9e:	2303      	movs	r3, #3
 8004fa0:	e018      	b.n	8004fd4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	691b      	ldr	r3, [r3, #16]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	daf2      	bge.n	8004f90 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8004faa:	2300      	movs	r3, #0
 8004fac:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	2210      	movs	r2, #16
 8004fb2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	3301      	adds	r3, #1
 8004fb8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004fc0:	d901      	bls.n	8004fc6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8004fc2:	2303      	movs	r3, #3
 8004fc4:	e006      	b.n	8004fd4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	691b      	ldr	r3, [r3, #16]
 8004fca:	f003 0310 	and.w	r3, r3, #16
 8004fce:	2b10      	cmp	r3, #16
 8004fd0:	d0f0      	beq.n	8004fb4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8004fd2:	2300      	movs	r3, #0
}
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	3714      	adds	r7, #20
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fde:	4770      	bx	lr

08004fe0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8004fe0:	b480      	push	{r7}
 8004fe2:	b085      	sub	sp, #20
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	6078      	str	r0, [r7, #4]
 8004fe8:	460b      	mov	r3, r1
 8004fea:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004ff6:	681a      	ldr	r2, [r3, #0]
 8004ff8:	78fb      	ldrb	r3, [r7, #3]
 8004ffa:	68f9      	ldr	r1, [r7, #12]
 8004ffc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005000:	4313      	orrs	r3, r2
 8005002:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005004:	2300      	movs	r3, #0
}
 8005006:	4618      	mov	r0, r3
 8005008:	3714      	adds	r7, #20
 800500a:	46bd      	mov	sp, r7
 800500c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005010:	4770      	bx	lr

08005012 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8005012:	b480      	push	{r7}
 8005014:	b087      	sub	sp, #28
 8005016:	af00      	add	r7, sp, #0
 8005018:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800501e:	693b      	ldr	r3, [r7, #16]
 8005020:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005024:	689b      	ldr	r3, [r3, #8]
 8005026:	f003 0306 	and.w	r3, r3, #6
 800502a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	2b00      	cmp	r3, #0
 8005030:	d102      	bne.n	8005038 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8005032:	2300      	movs	r3, #0
 8005034:	75fb      	strb	r3, [r7, #23]
 8005036:	e00a      	b.n	800504e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	2b02      	cmp	r3, #2
 800503c:	d002      	beq.n	8005044 <USB_GetDevSpeed+0x32>
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	2b06      	cmp	r3, #6
 8005042:	d102      	bne.n	800504a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8005044:	2302      	movs	r3, #2
 8005046:	75fb      	strb	r3, [r7, #23]
 8005048:	e001      	b.n	800504e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800504a:	230f      	movs	r3, #15
 800504c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800504e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005050:	4618      	mov	r0, r3
 8005052:	371c      	adds	r7, #28
 8005054:	46bd      	mov	sp, r7
 8005056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800505a:	4770      	bx	lr

0800505c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800505c:	b480      	push	{r7}
 800505e:	b085      	sub	sp, #20
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]
 8005064:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	781b      	ldrb	r3, [r3, #0]
 800506e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005070:	683b      	ldr	r3, [r7, #0]
 8005072:	785b      	ldrb	r3, [r3, #1]
 8005074:	2b01      	cmp	r3, #1
 8005076:	d13a      	bne.n	80050ee <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800507e:	69da      	ldr	r2, [r3, #28]
 8005080:	683b      	ldr	r3, [r7, #0]
 8005082:	781b      	ldrb	r3, [r3, #0]
 8005084:	f003 030f 	and.w	r3, r3, #15
 8005088:	2101      	movs	r1, #1
 800508a:	fa01 f303 	lsl.w	r3, r1, r3
 800508e:	b29b      	uxth	r3, r3
 8005090:	68f9      	ldr	r1, [r7, #12]
 8005092:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005096:	4313      	orrs	r3, r2
 8005098:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800509a:	68bb      	ldr	r3, [r7, #8]
 800509c:	015a      	lsls	r2, r3, #5
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	4413      	add	r3, r2
 80050a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d155      	bne.n	800515c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80050b0:	68bb      	ldr	r3, [r7, #8]
 80050b2:	015a      	lsls	r2, r3, #5
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	4413      	add	r3, r2
 80050b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80050bc:	681a      	ldr	r2, [r3, #0]
 80050be:	683b      	ldr	r3, [r7, #0]
 80050c0:	689b      	ldr	r3, [r3, #8]
 80050c2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80050c6:	683b      	ldr	r3, [r7, #0]
 80050c8:	791b      	ldrb	r3, [r3, #4]
 80050ca:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80050cc:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80050ce:	68bb      	ldr	r3, [r7, #8]
 80050d0:	059b      	lsls	r3, r3, #22
 80050d2:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80050d4:	4313      	orrs	r3, r2
 80050d6:	68ba      	ldr	r2, [r7, #8]
 80050d8:	0151      	lsls	r1, r2, #5
 80050da:	68fa      	ldr	r2, [r7, #12]
 80050dc:	440a      	add	r2, r1
 80050de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80050e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80050e6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80050ea:	6013      	str	r3, [r2, #0]
 80050ec:	e036      	b.n	800515c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80050f4:	69da      	ldr	r2, [r3, #28]
 80050f6:	683b      	ldr	r3, [r7, #0]
 80050f8:	781b      	ldrb	r3, [r3, #0]
 80050fa:	f003 030f 	and.w	r3, r3, #15
 80050fe:	2101      	movs	r1, #1
 8005100:	fa01 f303 	lsl.w	r3, r1, r3
 8005104:	041b      	lsls	r3, r3, #16
 8005106:	68f9      	ldr	r1, [r7, #12]
 8005108:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800510c:	4313      	orrs	r3, r2
 800510e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8005110:	68bb      	ldr	r3, [r7, #8]
 8005112:	015a      	lsls	r2, r3, #5
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	4413      	add	r3, r2
 8005118:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005122:	2b00      	cmp	r3, #0
 8005124:	d11a      	bne.n	800515c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005126:	68bb      	ldr	r3, [r7, #8]
 8005128:	015a      	lsls	r2, r3, #5
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	4413      	add	r3, r2
 800512e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005132:	681a      	ldr	r2, [r3, #0]
 8005134:	683b      	ldr	r3, [r7, #0]
 8005136:	689b      	ldr	r3, [r3, #8]
 8005138:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800513c:	683b      	ldr	r3, [r7, #0]
 800513e:	791b      	ldrb	r3, [r3, #4]
 8005140:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005142:	430b      	orrs	r3, r1
 8005144:	4313      	orrs	r3, r2
 8005146:	68ba      	ldr	r2, [r7, #8]
 8005148:	0151      	lsls	r1, r2, #5
 800514a:	68fa      	ldr	r2, [r7, #12]
 800514c:	440a      	add	r2, r1
 800514e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005152:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005156:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800515a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800515c:	2300      	movs	r3, #0
}
 800515e:	4618      	mov	r0, r3
 8005160:	3714      	adds	r7, #20
 8005162:	46bd      	mov	sp, r7
 8005164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005168:	4770      	bx	lr
	...

0800516c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800516c:	b480      	push	{r7}
 800516e:	b085      	sub	sp, #20
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
 8005174:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	781b      	ldrb	r3, [r3, #0]
 800517e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8005180:	683b      	ldr	r3, [r7, #0]
 8005182:	785b      	ldrb	r3, [r3, #1]
 8005184:	2b01      	cmp	r3, #1
 8005186:	d161      	bne.n	800524c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005188:	68bb      	ldr	r3, [r7, #8]
 800518a:	015a      	lsls	r2, r3, #5
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	4413      	add	r3, r2
 8005190:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800519a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800519e:	d11f      	bne.n	80051e0 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80051a0:	68bb      	ldr	r3, [r7, #8]
 80051a2:	015a      	lsls	r2, r3, #5
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	4413      	add	r3, r2
 80051a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	68ba      	ldr	r2, [r7, #8]
 80051b0:	0151      	lsls	r1, r2, #5
 80051b2:	68fa      	ldr	r2, [r7, #12]
 80051b4:	440a      	add	r2, r1
 80051b6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80051ba:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80051be:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80051c0:	68bb      	ldr	r3, [r7, #8]
 80051c2:	015a      	lsls	r2, r3, #5
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	4413      	add	r3, r2
 80051c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	68ba      	ldr	r2, [r7, #8]
 80051d0:	0151      	lsls	r1, r2, #5
 80051d2:	68fa      	ldr	r2, [r7, #12]
 80051d4:	440a      	add	r2, r1
 80051d6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80051da:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80051de:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80051e6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80051e8:	683b      	ldr	r3, [r7, #0]
 80051ea:	781b      	ldrb	r3, [r3, #0]
 80051ec:	f003 030f 	and.w	r3, r3, #15
 80051f0:	2101      	movs	r1, #1
 80051f2:	fa01 f303 	lsl.w	r3, r1, r3
 80051f6:	b29b      	uxth	r3, r3
 80051f8:	43db      	mvns	r3, r3
 80051fa:	68f9      	ldr	r1, [r7, #12]
 80051fc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005200:	4013      	ands	r3, r2
 8005202:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800520a:	69da      	ldr	r2, [r3, #28]
 800520c:	683b      	ldr	r3, [r7, #0]
 800520e:	781b      	ldrb	r3, [r3, #0]
 8005210:	f003 030f 	and.w	r3, r3, #15
 8005214:	2101      	movs	r1, #1
 8005216:	fa01 f303 	lsl.w	r3, r1, r3
 800521a:	b29b      	uxth	r3, r3
 800521c:	43db      	mvns	r3, r3
 800521e:	68f9      	ldr	r1, [r7, #12]
 8005220:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005224:	4013      	ands	r3, r2
 8005226:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8005228:	68bb      	ldr	r3, [r7, #8]
 800522a:	015a      	lsls	r2, r3, #5
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	4413      	add	r3, r2
 8005230:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005234:	681a      	ldr	r2, [r3, #0]
 8005236:	68bb      	ldr	r3, [r7, #8]
 8005238:	0159      	lsls	r1, r3, #5
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	440b      	add	r3, r1
 800523e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005242:	4619      	mov	r1, r3
 8005244:	4b35      	ldr	r3, [pc, #212]	@ (800531c <USB_DeactivateEndpoint+0x1b0>)
 8005246:	4013      	ands	r3, r2
 8005248:	600b      	str	r3, [r1, #0]
 800524a:	e060      	b.n	800530e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800524c:	68bb      	ldr	r3, [r7, #8]
 800524e:	015a      	lsls	r2, r3, #5
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	4413      	add	r3, r2
 8005254:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800525e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005262:	d11f      	bne.n	80052a4 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005264:	68bb      	ldr	r3, [r7, #8]
 8005266:	015a      	lsls	r2, r3, #5
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	4413      	add	r3, r2
 800526c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	68ba      	ldr	r2, [r7, #8]
 8005274:	0151      	lsls	r1, r2, #5
 8005276:	68fa      	ldr	r2, [r7, #12]
 8005278:	440a      	add	r2, r1
 800527a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800527e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005282:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8005284:	68bb      	ldr	r3, [r7, #8]
 8005286:	015a      	lsls	r2, r3, #5
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	4413      	add	r3, r2
 800528c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	68ba      	ldr	r2, [r7, #8]
 8005294:	0151      	lsls	r1, r2, #5
 8005296:	68fa      	ldr	r2, [r7, #12]
 8005298:	440a      	add	r2, r1
 800529a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800529e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80052a2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80052aa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80052ac:	683b      	ldr	r3, [r7, #0]
 80052ae:	781b      	ldrb	r3, [r3, #0]
 80052b0:	f003 030f 	and.w	r3, r3, #15
 80052b4:	2101      	movs	r1, #1
 80052b6:	fa01 f303 	lsl.w	r3, r1, r3
 80052ba:	041b      	lsls	r3, r3, #16
 80052bc:	43db      	mvns	r3, r3
 80052be:	68f9      	ldr	r1, [r7, #12]
 80052c0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80052c4:	4013      	ands	r3, r2
 80052c6:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80052ce:	69da      	ldr	r2, [r3, #28]
 80052d0:	683b      	ldr	r3, [r7, #0]
 80052d2:	781b      	ldrb	r3, [r3, #0]
 80052d4:	f003 030f 	and.w	r3, r3, #15
 80052d8:	2101      	movs	r1, #1
 80052da:	fa01 f303 	lsl.w	r3, r1, r3
 80052de:	041b      	lsls	r3, r3, #16
 80052e0:	43db      	mvns	r3, r3
 80052e2:	68f9      	ldr	r1, [r7, #12]
 80052e4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80052e8:	4013      	ands	r3, r2
 80052ea:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80052ec:	68bb      	ldr	r3, [r7, #8]
 80052ee:	015a      	lsls	r2, r3, #5
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	4413      	add	r3, r2
 80052f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80052f8:	681a      	ldr	r2, [r3, #0]
 80052fa:	68bb      	ldr	r3, [r7, #8]
 80052fc:	0159      	lsls	r1, r3, #5
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	440b      	add	r3, r1
 8005302:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005306:	4619      	mov	r1, r3
 8005308:	4b05      	ldr	r3, [pc, #20]	@ (8005320 <USB_DeactivateEndpoint+0x1b4>)
 800530a:	4013      	ands	r3, r2
 800530c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800530e:	2300      	movs	r3, #0
}
 8005310:	4618      	mov	r0, r3
 8005312:	3714      	adds	r7, #20
 8005314:	46bd      	mov	sp, r7
 8005316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531a:	4770      	bx	lr
 800531c:	ec337800 	.word	0xec337800
 8005320:	eff37800 	.word	0xeff37800

08005324 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8005324:	b580      	push	{r7, lr}
 8005326:	b08a      	sub	sp, #40	@ 0x28
 8005328:	af02      	add	r7, sp, #8
 800532a:	60f8      	str	r0, [r7, #12]
 800532c:	60b9      	str	r1, [r7, #8]
 800532e:	4613      	mov	r3, r2
 8005330:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8005336:	68bb      	ldr	r3, [r7, #8]
 8005338:	781b      	ldrb	r3, [r3, #0]
 800533a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800533c:	68bb      	ldr	r3, [r7, #8]
 800533e:	785b      	ldrb	r3, [r3, #1]
 8005340:	2b01      	cmp	r3, #1
 8005342:	f040 817f 	bne.w	8005644 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8005346:	68bb      	ldr	r3, [r7, #8]
 8005348:	691b      	ldr	r3, [r3, #16]
 800534a:	2b00      	cmp	r3, #0
 800534c:	d132      	bne.n	80053b4 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800534e:	69bb      	ldr	r3, [r7, #24]
 8005350:	015a      	lsls	r2, r3, #5
 8005352:	69fb      	ldr	r3, [r7, #28]
 8005354:	4413      	add	r3, r2
 8005356:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800535a:	691b      	ldr	r3, [r3, #16]
 800535c:	69ba      	ldr	r2, [r7, #24]
 800535e:	0151      	lsls	r1, r2, #5
 8005360:	69fa      	ldr	r2, [r7, #28]
 8005362:	440a      	add	r2, r1
 8005364:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005368:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800536c:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8005370:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005372:	69bb      	ldr	r3, [r7, #24]
 8005374:	015a      	lsls	r2, r3, #5
 8005376:	69fb      	ldr	r3, [r7, #28]
 8005378:	4413      	add	r3, r2
 800537a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800537e:	691b      	ldr	r3, [r3, #16]
 8005380:	69ba      	ldr	r2, [r7, #24]
 8005382:	0151      	lsls	r1, r2, #5
 8005384:	69fa      	ldr	r2, [r7, #28]
 8005386:	440a      	add	r2, r1
 8005388:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800538c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005390:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005392:	69bb      	ldr	r3, [r7, #24]
 8005394:	015a      	lsls	r2, r3, #5
 8005396:	69fb      	ldr	r3, [r7, #28]
 8005398:	4413      	add	r3, r2
 800539a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800539e:	691b      	ldr	r3, [r3, #16]
 80053a0:	69ba      	ldr	r2, [r7, #24]
 80053a2:	0151      	lsls	r1, r2, #5
 80053a4:	69fa      	ldr	r2, [r7, #28]
 80053a6:	440a      	add	r2, r1
 80053a8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80053ac:	0cdb      	lsrs	r3, r3, #19
 80053ae:	04db      	lsls	r3, r3, #19
 80053b0:	6113      	str	r3, [r2, #16]
 80053b2:	e097      	b.n	80054e4 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80053b4:	69bb      	ldr	r3, [r7, #24]
 80053b6:	015a      	lsls	r2, r3, #5
 80053b8:	69fb      	ldr	r3, [r7, #28]
 80053ba:	4413      	add	r3, r2
 80053bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80053c0:	691b      	ldr	r3, [r3, #16]
 80053c2:	69ba      	ldr	r2, [r7, #24]
 80053c4:	0151      	lsls	r1, r2, #5
 80053c6:	69fa      	ldr	r2, [r7, #28]
 80053c8:	440a      	add	r2, r1
 80053ca:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80053ce:	0cdb      	lsrs	r3, r3, #19
 80053d0:	04db      	lsls	r3, r3, #19
 80053d2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80053d4:	69bb      	ldr	r3, [r7, #24]
 80053d6:	015a      	lsls	r2, r3, #5
 80053d8:	69fb      	ldr	r3, [r7, #28]
 80053da:	4413      	add	r3, r2
 80053dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80053e0:	691b      	ldr	r3, [r3, #16]
 80053e2:	69ba      	ldr	r2, [r7, #24]
 80053e4:	0151      	lsls	r1, r2, #5
 80053e6:	69fa      	ldr	r2, [r7, #28]
 80053e8:	440a      	add	r2, r1
 80053ea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80053ee:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80053f2:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80053f6:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 80053f8:	69bb      	ldr	r3, [r7, #24]
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d11a      	bne.n	8005434 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 80053fe:	68bb      	ldr	r3, [r7, #8]
 8005400:	691a      	ldr	r2, [r3, #16]
 8005402:	68bb      	ldr	r3, [r7, #8]
 8005404:	689b      	ldr	r3, [r3, #8]
 8005406:	429a      	cmp	r2, r3
 8005408:	d903      	bls.n	8005412 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800540a:	68bb      	ldr	r3, [r7, #8]
 800540c:	689a      	ldr	r2, [r3, #8]
 800540e:	68bb      	ldr	r3, [r7, #8]
 8005410:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005412:	69bb      	ldr	r3, [r7, #24]
 8005414:	015a      	lsls	r2, r3, #5
 8005416:	69fb      	ldr	r3, [r7, #28]
 8005418:	4413      	add	r3, r2
 800541a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800541e:	691b      	ldr	r3, [r3, #16]
 8005420:	69ba      	ldr	r2, [r7, #24]
 8005422:	0151      	lsls	r1, r2, #5
 8005424:	69fa      	ldr	r2, [r7, #28]
 8005426:	440a      	add	r2, r1
 8005428:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800542c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005430:	6113      	str	r3, [r2, #16]
 8005432:	e044      	b.n	80054be <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8005434:	68bb      	ldr	r3, [r7, #8]
 8005436:	691a      	ldr	r2, [r3, #16]
 8005438:	68bb      	ldr	r3, [r7, #8]
 800543a:	689b      	ldr	r3, [r3, #8]
 800543c:	4413      	add	r3, r2
 800543e:	1e5a      	subs	r2, r3, #1
 8005440:	68bb      	ldr	r3, [r7, #8]
 8005442:	689b      	ldr	r3, [r3, #8]
 8005444:	fbb2 f3f3 	udiv	r3, r2, r3
 8005448:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (pktcnt << 19));
 800544a:	69bb      	ldr	r3, [r7, #24]
 800544c:	015a      	lsls	r2, r3, #5
 800544e:	69fb      	ldr	r3, [r7, #28]
 8005450:	4413      	add	r3, r2
 8005452:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005456:	691a      	ldr	r2, [r3, #16]
 8005458:	8afb      	ldrh	r3, [r7, #22]
 800545a:	04d9      	lsls	r1, r3, #19
 800545c:	4ba4      	ldr	r3, [pc, #656]	@ (80056f0 <USB_EPStartXfer+0x3cc>)
 800545e:	400b      	ands	r3, r1
 8005460:	69b9      	ldr	r1, [r7, #24]
 8005462:	0148      	lsls	r0, r1, #5
 8005464:	69f9      	ldr	r1, [r7, #28]
 8005466:	4401      	add	r1, r0
 8005468:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800546c:	4313      	orrs	r3, r2
 800546e:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8005470:	68bb      	ldr	r3, [r7, #8]
 8005472:	791b      	ldrb	r3, [r3, #4]
 8005474:	2b01      	cmp	r3, #1
 8005476:	d122      	bne.n	80054be <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8005478:	69bb      	ldr	r3, [r7, #24]
 800547a:	015a      	lsls	r2, r3, #5
 800547c:	69fb      	ldr	r3, [r7, #28]
 800547e:	4413      	add	r3, r2
 8005480:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005484:	691b      	ldr	r3, [r3, #16]
 8005486:	69ba      	ldr	r2, [r7, #24]
 8005488:	0151      	lsls	r1, r2, #5
 800548a:	69fa      	ldr	r2, [r7, #28]
 800548c:	440a      	add	r2, r1
 800548e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005492:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8005496:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (pktcnt << 29));
 8005498:	69bb      	ldr	r3, [r7, #24]
 800549a:	015a      	lsls	r2, r3, #5
 800549c:	69fb      	ldr	r3, [r7, #28]
 800549e:	4413      	add	r3, r2
 80054a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80054a4:	691a      	ldr	r2, [r3, #16]
 80054a6:	8afb      	ldrh	r3, [r7, #22]
 80054a8:	075b      	lsls	r3, r3, #29
 80054aa:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 80054ae:	69b9      	ldr	r1, [r7, #24]
 80054b0:	0148      	lsls	r0, r1, #5
 80054b2:	69f9      	ldr	r1, [r7, #28]
 80054b4:	4401      	add	r1, r0
 80054b6:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80054ba:	4313      	orrs	r3, r2
 80054bc:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80054be:	69bb      	ldr	r3, [r7, #24]
 80054c0:	015a      	lsls	r2, r3, #5
 80054c2:	69fb      	ldr	r3, [r7, #28]
 80054c4:	4413      	add	r3, r2
 80054c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80054ca:	691a      	ldr	r2, [r3, #16]
 80054cc:	68bb      	ldr	r3, [r7, #8]
 80054ce:	691b      	ldr	r3, [r3, #16]
 80054d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80054d4:	69b9      	ldr	r1, [r7, #24]
 80054d6:	0148      	lsls	r0, r1, #5
 80054d8:	69f9      	ldr	r1, [r7, #28]
 80054da:	4401      	add	r1, r0
 80054dc:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80054e0:	4313      	orrs	r3, r2
 80054e2:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80054e4:	79fb      	ldrb	r3, [r7, #7]
 80054e6:	2b01      	cmp	r3, #1
 80054e8:	d14b      	bne.n	8005582 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80054ea:	68bb      	ldr	r3, [r7, #8]
 80054ec:	69db      	ldr	r3, [r3, #28]
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d009      	beq.n	8005506 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80054f2:	69bb      	ldr	r3, [r7, #24]
 80054f4:	015a      	lsls	r2, r3, #5
 80054f6:	69fb      	ldr	r3, [r7, #28]
 80054f8:	4413      	add	r3, r2
 80054fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80054fe:	461a      	mov	r2, r3
 8005500:	68bb      	ldr	r3, [r7, #8]
 8005502:	69db      	ldr	r3, [r3, #28]
 8005504:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8005506:	68bb      	ldr	r3, [r7, #8]
 8005508:	791b      	ldrb	r3, [r3, #4]
 800550a:	2b01      	cmp	r3, #1
 800550c:	d128      	bne.n	8005560 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800550e:	69fb      	ldr	r3, [r7, #28]
 8005510:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005514:	689b      	ldr	r3, [r3, #8]
 8005516:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800551a:	2b00      	cmp	r3, #0
 800551c:	d110      	bne.n	8005540 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800551e:	69bb      	ldr	r3, [r7, #24]
 8005520:	015a      	lsls	r2, r3, #5
 8005522:	69fb      	ldr	r3, [r7, #28]
 8005524:	4413      	add	r3, r2
 8005526:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	69ba      	ldr	r2, [r7, #24]
 800552e:	0151      	lsls	r1, r2, #5
 8005530:	69fa      	ldr	r2, [r7, #28]
 8005532:	440a      	add	r2, r1
 8005534:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005538:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800553c:	6013      	str	r3, [r2, #0]
 800553e:	e00f      	b.n	8005560 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005540:	69bb      	ldr	r3, [r7, #24]
 8005542:	015a      	lsls	r2, r3, #5
 8005544:	69fb      	ldr	r3, [r7, #28]
 8005546:	4413      	add	r3, r2
 8005548:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	69ba      	ldr	r2, [r7, #24]
 8005550:	0151      	lsls	r1, r2, #5
 8005552:	69fa      	ldr	r2, [r7, #28]
 8005554:	440a      	add	r2, r1
 8005556:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800555a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800555e:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005560:	69bb      	ldr	r3, [r7, #24]
 8005562:	015a      	lsls	r2, r3, #5
 8005564:	69fb      	ldr	r3, [r7, #28]
 8005566:	4413      	add	r3, r2
 8005568:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	69ba      	ldr	r2, [r7, #24]
 8005570:	0151      	lsls	r1, r2, #5
 8005572:	69fa      	ldr	r2, [r7, #28]
 8005574:	440a      	add	r2, r1
 8005576:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800557a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800557e:	6013      	str	r3, [r2, #0]
 8005580:	e166      	b.n	8005850 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005582:	69bb      	ldr	r3, [r7, #24]
 8005584:	015a      	lsls	r2, r3, #5
 8005586:	69fb      	ldr	r3, [r7, #28]
 8005588:	4413      	add	r3, r2
 800558a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	69ba      	ldr	r2, [r7, #24]
 8005592:	0151      	lsls	r1, r2, #5
 8005594:	69fa      	ldr	r2, [r7, #28]
 8005596:	440a      	add	r2, r1
 8005598:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800559c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80055a0:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80055a2:	68bb      	ldr	r3, [r7, #8]
 80055a4:	791b      	ldrb	r3, [r3, #4]
 80055a6:	2b01      	cmp	r3, #1
 80055a8:	d015      	beq.n	80055d6 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80055aa:	68bb      	ldr	r3, [r7, #8]
 80055ac:	691b      	ldr	r3, [r3, #16]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	f000 814e 	beq.w	8005850 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80055b4:	69fb      	ldr	r3, [r7, #28]
 80055b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80055ba:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80055bc:	68bb      	ldr	r3, [r7, #8]
 80055be:	781b      	ldrb	r3, [r3, #0]
 80055c0:	f003 030f 	and.w	r3, r3, #15
 80055c4:	2101      	movs	r1, #1
 80055c6:	fa01 f303 	lsl.w	r3, r1, r3
 80055ca:	69f9      	ldr	r1, [r7, #28]
 80055cc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80055d0:	4313      	orrs	r3, r2
 80055d2:	634b      	str	r3, [r1, #52]	@ 0x34
 80055d4:	e13c      	b.n	8005850 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80055d6:	69fb      	ldr	r3, [r7, #28]
 80055d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80055dc:	689b      	ldr	r3, [r3, #8]
 80055de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d110      	bne.n	8005608 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80055e6:	69bb      	ldr	r3, [r7, #24]
 80055e8:	015a      	lsls	r2, r3, #5
 80055ea:	69fb      	ldr	r3, [r7, #28]
 80055ec:	4413      	add	r3, r2
 80055ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	69ba      	ldr	r2, [r7, #24]
 80055f6:	0151      	lsls	r1, r2, #5
 80055f8:	69fa      	ldr	r2, [r7, #28]
 80055fa:	440a      	add	r2, r1
 80055fc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005600:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005604:	6013      	str	r3, [r2, #0]
 8005606:	e00f      	b.n	8005628 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005608:	69bb      	ldr	r3, [r7, #24]
 800560a:	015a      	lsls	r2, r3, #5
 800560c:	69fb      	ldr	r3, [r7, #28]
 800560e:	4413      	add	r3, r2
 8005610:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	69ba      	ldr	r2, [r7, #24]
 8005618:	0151      	lsls	r1, r2, #5
 800561a:	69fa      	ldr	r2, [r7, #28]
 800561c:	440a      	add	r2, r1
 800561e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005622:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005626:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8005628:	68bb      	ldr	r3, [r7, #8]
 800562a:	68d9      	ldr	r1, [r3, #12]
 800562c:	68bb      	ldr	r3, [r7, #8]
 800562e:	781a      	ldrb	r2, [r3, #0]
 8005630:	68bb      	ldr	r3, [r7, #8]
 8005632:	691b      	ldr	r3, [r3, #16]
 8005634:	b298      	uxth	r0, r3
 8005636:	79fb      	ldrb	r3, [r7, #7]
 8005638:	9300      	str	r3, [sp, #0]
 800563a:	4603      	mov	r3, r0
 800563c:	68f8      	ldr	r0, [r7, #12]
 800563e:	f000 f9b9 	bl	80059b4 <USB_WritePacket>
 8005642:	e105      	b.n	8005850 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8005644:	69bb      	ldr	r3, [r7, #24]
 8005646:	015a      	lsls	r2, r3, #5
 8005648:	69fb      	ldr	r3, [r7, #28]
 800564a:	4413      	add	r3, r2
 800564c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005650:	691b      	ldr	r3, [r3, #16]
 8005652:	69ba      	ldr	r2, [r7, #24]
 8005654:	0151      	lsls	r1, r2, #5
 8005656:	69fa      	ldr	r2, [r7, #28]
 8005658:	440a      	add	r2, r1
 800565a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800565e:	0cdb      	lsrs	r3, r3, #19
 8005660:	04db      	lsls	r3, r3, #19
 8005662:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8005664:	69bb      	ldr	r3, [r7, #24]
 8005666:	015a      	lsls	r2, r3, #5
 8005668:	69fb      	ldr	r3, [r7, #28]
 800566a:	4413      	add	r3, r2
 800566c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005670:	691b      	ldr	r3, [r3, #16]
 8005672:	69ba      	ldr	r2, [r7, #24]
 8005674:	0151      	lsls	r1, r2, #5
 8005676:	69fa      	ldr	r2, [r7, #28]
 8005678:	440a      	add	r2, r1
 800567a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800567e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8005682:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8005686:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8005688:	69bb      	ldr	r3, [r7, #24]
 800568a:	2b00      	cmp	r3, #0
 800568c:	d132      	bne.n	80056f4 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 800568e:	68bb      	ldr	r3, [r7, #8]
 8005690:	691b      	ldr	r3, [r3, #16]
 8005692:	2b00      	cmp	r3, #0
 8005694:	d003      	beq.n	800569e <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8005696:	68bb      	ldr	r3, [r7, #8]
 8005698:	689a      	ldr	r2, [r3, #8]
 800569a:	68bb      	ldr	r3, [r7, #8]
 800569c:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800569e:	68bb      	ldr	r3, [r7, #8]
 80056a0:	689a      	ldr	r2, [r3, #8]
 80056a2:	68bb      	ldr	r3, [r7, #8]
 80056a4:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80056a6:	69bb      	ldr	r3, [r7, #24]
 80056a8:	015a      	lsls	r2, r3, #5
 80056aa:	69fb      	ldr	r3, [r7, #28]
 80056ac:	4413      	add	r3, r2
 80056ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80056b2:	691a      	ldr	r2, [r3, #16]
 80056b4:	68bb      	ldr	r3, [r7, #8]
 80056b6:	6a1b      	ldr	r3, [r3, #32]
 80056b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80056bc:	69b9      	ldr	r1, [r7, #24]
 80056be:	0148      	lsls	r0, r1, #5
 80056c0:	69f9      	ldr	r1, [r7, #28]
 80056c2:	4401      	add	r1, r0
 80056c4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80056c8:	4313      	orrs	r3, r2
 80056ca:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80056cc:	69bb      	ldr	r3, [r7, #24]
 80056ce:	015a      	lsls	r2, r3, #5
 80056d0:	69fb      	ldr	r3, [r7, #28]
 80056d2:	4413      	add	r3, r2
 80056d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80056d8:	691b      	ldr	r3, [r3, #16]
 80056da:	69ba      	ldr	r2, [r7, #24]
 80056dc:	0151      	lsls	r1, r2, #5
 80056de:	69fa      	ldr	r2, [r7, #28]
 80056e0:	440a      	add	r2, r1
 80056e2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80056e6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80056ea:	6113      	str	r3, [r2, #16]
 80056ec:	e062      	b.n	80057b4 <USB_EPStartXfer+0x490>
 80056ee:	bf00      	nop
 80056f0:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 80056f4:	68bb      	ldr	r3, [r7, #8]
 80056f6:	691b      	ldr	r3, [r3, #16]
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d123      	bne.n	8005744 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80056fc:	69bb      	ldr	r3, [r7, #24]
 80056fe:	015a      	lsls	r2, r3, #5
 8005700:	69fb      	ldr	r3, [r7, #28]
 8005702:	4413      	add	r3, r2
 8005704:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005708:	691a      	ldr	r2, [r3, #16]
 800570a:	68bb      	ldr	r3, [r7, #8]
 800570c:	689b      	ldr	r3, [r3, #8]
 800570e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005712:	69b9      	ldr	r1, [r7, #24]
 8005714:	0148      	lsls	r0, r1, #5
 8005716:	69f9      	ldr	r1, [r7, #28]
 8005718:	4401      	add	r1, r0
 800571a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800571e:	4313      	orrs	r3, r2
 8005720:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005722:	69bb      	ldr	r3, [r7, #24]
 8005724:	015a      	lsls	r2, r3, #5
 8005726:	69fb      	ldr	r3, [r7, #28]
 8005728:	4413      	add	r3, r2
 800572a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800572e:	691b      	ldr	r3, [r3, #16]
 8005730:	69ba      	ldr	r2, [r7, #24]
 8005732:	0151      	lsls	r1, r2, #5
 8005734:	69fa      	ldr	r2, [r7, #28]
 8005736:	440a      	add	r2, r1
 8005738:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800573c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005740:	6113      	str	r3, [r2, #16]
 8005742:	e037      	b.n	80057b4 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8005744:	68bb      	ldr	r3, [r7, #8]
 8005746:	691a      	ldr	r2, [r3, #16]
 8005748:	68bb      	ldr	r3, [r7, #8]
 800574a:	689b      	ldr	r3, [r3, #8]
 800574c:	4413      	add	r3, r2
 800574e:	1e5a      	subs	r2, r3, #1
 8005750:	68bb      	ldr	r3, [r7, #8]
 8005752:	689b      	ldr	r3, [r3, #8]
 8005754:	fbb2 f3f3 	udiv	r3, r2, r3
 8005758:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800575a:	68bb      	ldr	r3, [r7, #8]
 800575c:	689b      	ldr	r3, [r3, #8]
 800575e:	8afa      	ldrh	r2, [r7, #22]
 8005760:	fb03 f202 	mul.w	r2, r3, r2
 8005764:	68bb      	ldr	r3, [r7, #8]
 8005766:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8005768:	69bb      	ldr	r3, [r7, #24]
 800576a:	015a      	lsls	r2, r3, #5
 800576c:	69fb      	ldr	r3, [r7, #28]
 800576e:	4413      	add	r3, r2
 8005770:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005774:	691a      	ldr	r2, [r3, #16]
 8005776:	8afb      	ldrh	r3, [r7, #22]
 8005778:	04d9      	lsls	r1, r3, #19
 800577a:	4b38      	ldr	r3, [pc, #224]	@ (800585c <USB_EPStartXfer+0x538>)
 800577c:	400b      	ands	r3, r1
 800577e:	69b9      	ldr	r1, [r7, #24]
 8005780:	0148      	lsls	r0, r1, #5
 8005782:	69f9      	ldr	r1, [r7, #28]
 8005784:	4401      	add	r1, r0
 8005786:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800578a:	4313      	orrs	r3, r2
 800578c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800578e:	69bb      	ldr	r3, [r7, #24]
 8005790:	015a      	lsls	r2, r3, #5
 8005792:	69fb      	ldr	r3, [r7, #28]
 8005794:	4413      	add	r3, r2
 8005796:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800579a:	691a      	ldr	r2, [r3, #16]
 800579c:	68bb      	ldr	r3, [r7, #8]
 800579e:	6a1b      	ldr	r3, [r3, #32]
 80057a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80057a4:	69b9      	ldr	r1, [r7, #24]
 80057a6:	0148      	lsls	r0, r1, #5
 80057a8:	69f9      	ldr	r1, [r7, #28]
 80057aa:	4401      	add	r1, r0
 80057ac:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80057b0:	4313      	orrs	r3, r2
 80057b2:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 80057b4:	79fb      	ldrb	r3, [r7, #7]
 80057b6:	2b01      	cmp	r3, #1
 80057b8:	d10d      	bne.n	80057d6 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80057ba:	68bb      	ldr	r3, [r7, #8]
 80057bc:	68db      	ldr	r3, [r3, #12]
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d009      	beq.n	80057d6 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80057c2:	68bb      	ldr	r3, [r7, #8]
 80057c4:	68d9      	ldr	r1, [r3, #12]
 80057c6:	69bb      	ldr	r3, [r7, #24]
 80057c8:	015a      	lsls	r2, r3, #5
 80057ca:	69fb      	ldr	r3, [r7, #28]
 80057cc:	4413      	add	r3, r2
 80057ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80057d2:	460a      	mov	r2, r1
 80057d4:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80057d6:	68bb      	ldr	r3, [r7, #8]
 80057d8:	791b      	ldrb	r3, [r3, #4]
 80057da:	2b01      	cmp	r3, #1
 80057dc:	d128      	bne.n	8005830 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80057de:	69fb      	ldr	r3, [r7, #28]
 80057e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80057e4:	689b      	ldr	r3, [r3, #8]
 80057e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d110      	bne.n	8005810 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80057ee:	69bb      	ldr	r3, [r7, #24]
 80057f0:	015a      	lsls	r2, r3, #5
 80057f2:	69fb      	ldr	r3, [r7, #28]
 80057f4:	4413      	add	r3, r2
 80057f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	69ba      	ldr	r2, [r7, #24]
 80057fe:	0151      	lsls	r1, r2, #5
 8005800:	69fa      	ldr	r2, [r7, #28]
 8005802:	440a      	add	r2, r1
 8005804:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005808:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800580c:	6013      	str	r3, [r2, #0]
 800580e:	e00f      	b.n	8005830 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8005810:	69bb      	ldr	r3, [r7, #24]
 8005812:	015a      	lsls	r2, r3, #5
 8005814:	69fb      	ldr	r3, [r7, #28]
 8005816:	4413      	add	r3, r2
 8005818:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	69ba      	ldr	r2, [r7, #24]
 8005820:	0151      	lsls	r1, r2, #5
 8005822:	69fa      	ldr	r2, [r7, #28]
 8005824:	440a      	add	r2, r1
 8005826:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800582a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800582e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8005830:	69bb      	ldr	r3, [r7, #24]
 8005832:	015a      	lsls	r2, r3, #5
 8005834:	69fb      	ldr	r3, [r7, #28]
 8005836:	4413      	add	r3, r2
 8005838:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	69ba      	ldr	r2, [r7, #24]
 8005840:	0151      	lsls	r1, r2, #5
 8005842:	69fa      	ldr	r2, [r7, #28]
 8005844:	440a      	add	r2, r1
 8005846:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800584a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800584e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005850:	2300      	movs	r3, #0
}
 8005852:	4618      	mov	r0, r3
 8005854:	3720      	adds	r7, #32
 8005856:	46bd      	mov	sp, r7
 8005858:	bd80      	pop	{r7, pc}
 800585a:	bf00      	nop
 800585c:	1ff80000 	.word	0x1ff80000

08005860 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005860:	b480      	push	{r7}
 8005862:	b087      	sub	sp, #28
 8005864:	af00      	add	r7, sp, #0
 8005866:	6078      	str	r0, [r7, #4]
 8005868:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800586a:	2300      	movs	r3, #0
 800586c:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800586e:	2300      	movs	r3, #0
 8005870:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	785b      	ldrb	r3, [r3, #1]
 800587a:	2b01      	cmp	r3, #1
 800587c:	d14a      	bne.n	8005914 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800587e:	683b      	ldr	r3, [r7, #0]
 8005880:	781b      	ldrb	r3, [r3, #0]
 8005882:	015a      	lsls	r2, r3, #5
 8005884:	693b      	ldr	r3, [r7, #16]
 8005886:	4413      	add	r3, r2
 8005888:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005892:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005896:	f040 8086 	bne.w	80059a6 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800589a:	683b      	ldr	r3, [r7, #0]
 800589c:	781b      	ldrb	r3, [r3, #0]
 800589e:	015a      	lsls	r2, r3, #5
 80058a0:	693b      	ldr	r3, [r7, #16]
 80058a2:	4413      	add	r3, r2
 80058a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	683a      	ldr	r2, [r7, #0]
 80058ac:	7812      	ldrb	r2, [r2, #0]
 80058ae:	0151      	lsls	r1, r2, #5
 80058b0:	693a      	ldr	r2, [r7, #16]
 80058b2:	440a      	add	r2, r1
 80058b4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80058b8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80058bc:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80058be:	683b      	ldr	r3, [r7, #0]
 80058c0:	781b      	ldrb	r3, [r3, #0]
 80058c2:	015a      	lsls	r2, r3, #5
 80058c4:	693b      	ldr	r3, [r7, #16]
 80058c6:	4413      	add	r3, r2
 80058c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	683a      	ldr	r2, [r7, #0]
 80058d0:	7812      	ldrb	r2, [r2, #0]
 80058d2:	0151      	lsls	r1, r2, #5
 80058d4:	693a      	ldr	r2, [r7, #16]
 80058d6:	440a      	add	r2, r1
 80058d8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80058dc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80058e0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	3301      	adds	r3, #1
 80058e6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	f242 7210 	movw	r2, #10000	@ 0x2710
 80058ee:	4293      	cmp	r3, r2
 80058f0:	d902      	bls.n	80058f8 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 80058f2:	2301      	movs	r3, #1
 80058f4:	75fb      	strb	r3, [r7, #23]
          break;
 80058f6:	e056      	b.n	80059a6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80058f8:	683b      	ldr	r3, [r7, #0]
 80058fa:	781b      	ldrb	r3, [r3, #0]
 80058fc:	015a      	lsls	r2, r3, #5
 80058fe:	693b      	ldr	r3, [r7, #16]
 8005900:	4413      	add	r3, r2
 8005902:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800590c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005910:	d0e7      	beq.n	80058e2 <USB_EPStopXfer+0x82>
 8005912:	e048      	b.n	80059a6 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005914:	683b      	ldr	r3, [r7, #0]
 8005916:	781b      	ldrb	r3, [r3, #0]
 8005918:	015a      	lsls	r2, r3, #5
 800591a:	693b      	ldr	r3, [r7, #16]
 800591c:	4413      	add	r3, r2
 800591e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005928:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800592c:	d13b      	bne.n	80059a6 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800592e:	683b      	ldr	r3, [r7, #0]
 8005930:	781b      	ldrb	r3, [r3, #0]
 8005932:	015a      	lsls	r2, r3, #5
 8005934:	693b      	ldr	r3, [r7, #16]
 8005936:	4413      	add	r3, r2
 8005938:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	683a      	ldr	r2, [r7, #0]
 8005940:	7812      	ldrb	r2, [r2, #0]
 8005942:	0151      	lsls	r1, r2, #5
 8005944:	693a      	ldr	r2, [r7, #16]
 8005946:	440a      	add	r2, r1
 8005948:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800594c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005950:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8005952:	683b      	ldr	r3, [r7, #0]
 8005954:	781b      	ldrb	r3, [r3, #0]
 8005956:	015a      	lsls	r2, r3, #5
 8005958:	693b      	ldr	r3, [r7, #16]
 800595a:	4413      	add	r3, r2
 800595c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	683a      	ldr	r2, [r7, #0]
 8005964:	7812      	ldrb	r2, [r2, #0]
 8005966:	0151      	lsls	r1, r2, #5
 8005968:	693a      	ldr	r2, [r7, #16]
 800596a:	440a      	add	r2, r1
 800596c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005970:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005974:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	3301      	adds	r3, #1
 800597a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8005982:	4293      	cmp	r3, r2
 8005984:	d902      	bls.n	800598c <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8005986:	2301      	movs	r3, #1
 8005988:	75fb      	strb	r3, [r7, #23]
          break;
 800598a:	e00c      	b.n	80059a6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800598c:	683b      	ldr	r3, [r7, #0]
 800598e:	781b      	ldrb	r3, [r3, #0]
 8005990:	015a      	lsls	r2, r3, #5
 8005992:	693b      	ldr	r3, [r7, #16]
 8005994:	4413      	add	r3, r2
 8005996:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80059a0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80059a4:	d0e7      	beq.n	8005976 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80059a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80059a8:	4618      	mov	r0, r3
 80059aa:	371c      	adds	r7, #28
 80059ac:	46bd      	mov	sp, r7
 80059ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b2:	4770      	bx	lr

080059b4 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80059b4:	b480      	push	{r7}
 80059b6:	b089      	sub	sp, #36	@ 0x24
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	60f8      	str	r0, [r7, #12]
 80059bc:	60b9      	str	r1, [r7, #8]
 80059be:	4611      	mov	r1, r2
 80059c0:	461a      	mov	r2, r3
 80059c2:	460b      	mov	r3, r1
 80059c4:	71fb      	strb	r3, [r7, #7]
 80059c6:	4613      	mov	r3, r2
 80059c8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80059ce:	68bb      	ldr	r3, [r7, #8]
 80059d0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80059d2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d123      	bne.n	8005a22 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80059da:	88bb      	ldrh	r3, [r7, #4]
 80059dc:	3303      	adds	r3, #3
 80059de:	089b      	lsrs	r3, r3, #2
 80059e0:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80059e2:	2300      	movs	r3, #0
 80059e4:	61bb      	str	r3, [r7, #24]
 80059e6:	e018      	b.n	8005a1a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80059e8:	79fb      	ldrb	r3, [r7, #7]
 80059ea:	031a      	lsls	r2, r3, #12
 80059ec:	697b      	ldr	r3, [r7, #20]
 80059ee:	4413      	add	r3, r2
 80059f0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80059f4:	461a      	mov	r2, r3
 80059f6:	69fb      	ldr	r3, [r7, #28]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	6013      	str	r3, [r2, #0]
      pSrc++;
 80059fc:	69fb      	ldr	r3, [r7, #28]
 80059fe:	3301      	adds	r3, #1
 8005a00:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005a02:	69fb      	ldr	r3, [r7, #28]
 8005a04:	3301      	adds	r3, #1
 8005a06:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005a08:	69fb      	ldr	r3, [r7, #28]
 8005a0a:	3301      	adds	r3, #1
 8005a0c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005a0e:	69fb      	ldr	r3, [r7, #28]
 8005a10:	3301      	adds	r3, #1
 8005a12:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8005a14:	69bb      	ldr	r3, [r7, #24]
 8005a16:	3301      	adds	r3, #1
 8005a18:	61bb      	str	r3, [r7, #24]
 8005a1a:	69ba      	ldr	r2, [r7, #24]
 8005a1c:	693b      	ldr	r3, [r7, #16]
 8005a1e:	429a      	cmp	r2, r3
 8005a20:	d3e2      	bcc.n	80059e8 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8005a22:	2300      	movs	r3, #0
}
 8005a24:	4618      	mov	r0, r3
 8005a26:	3724      	adds	r7, #36	@ 0x24
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2e:	4770      	bx	lr

08005a30 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8005a30:	b480      	push	{r7}
 8005a32:	b08b      	sub	sp, #44	@ 0x2c
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	60f8      	str	r0, [r7, #12]
 8005a38:	60b9      	str	r1, [r7, #8]
 8005a3a:	4613      	mov	r3, r2
 8005a3c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8005a42:	68bb      	ldr	r3, [r7, #8]
 8005a44:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8005a46:	88fb      	ldrh	r3, [r7, #6]
 8005a48:	089b      	lsrs	r3, r3, #2
 8005a4a:	b29b      	uxth	r3, r3
 8005a4c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8005a4e:	88fb      	ldrh	r3, [r7, #6]
 8005a50:	f003 0303 	and.w	r3, r3, #3
 8005a54:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8005a56:	2300      	movs	r3, #0
 8005a58:	623b      	str	r3, [r7, #32]
 8005a5a:	e014      	b.n	8005a86 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8005a5c:	69bb      	ldr	r3, [r7, #24]
 8005a5e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005a62:	681a      	ldr	r2, [r3, #0]
 8005a64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a66:	601a      	str	r2, [r3, #0]
    pDest++;
 8005a68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a6a:	3301      	adds	r3, #1
 8005a6c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005a6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a70:	3301      	adds	r3, #1
 8005a72:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005a74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a76:	3301      	adds	r3, #1
 8005a78:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005a7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a7c:	3301      	adds	r3, #1
 8005a7e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8005a80:	6a3b      	ldr	r3, [r7, #32]
 8005a82:	3301      	adds	r3, #1
 8005a84:	623b      	str	r3, [r7, #32]
 8005a86:	6a3a      	ldr	r2, [r7, #32]
 8005a88:	697b      	ldr	r3, [r7, #20]
 8005a8a:	429a      	cmp	r2, r3
 8005a8c:	d3e6      	bcc.n	8005a5c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8005a8e:	8bfb      	ldrh	r3, [r7, #30]
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d01e      	beq.n	8005ad2 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8005a94:	2300      	movs	r3, #0
 8005a96:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8005a98:	69bb      	ldr	r3, [r7, #24]
 8005a9a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005a9e:	461a      	mov	r2, r3
 8005aa0:	f107 0310 	add.w	r3, r7, #16
 8005aa4:	6812      	ldr	r2, [r2, #0]
 8005aa6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8005aa8:	693a      	ldr	r2, [r7, #16]
 8005aaa:	6a3b      	ldr	r3, [r7, #32]
 8005aac:	b2db      	uxtb	r3, r3
 8005aae:	00db      	lsls	r3, r3, #3
 8005ab0:	fa22 f303 	lsr.w	r3, r2, r3
 8005ab4:	b2da      	uxtb	r2, r3
 8005ab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ab8:	701a      	strb	r2, [r3, #0]
      i++;
 8005aba:	6a3b      	ldr	r3, [r7, #32]
 8005abc:	3301      	adds	r3, #1
 8005abe:	623b      	str	r3, [r7, #32]
      pDest++;
 8005ac0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ac2:	3301      	adds	r3, #1
 8005ac4:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8005ac6:	8bfb      	ldrh	r3, [r7, #30]
 8005ac8:	3b01      	subs	r3, #1
 8005aca:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8005acc:	8bfb      	ldrh	r3, [r7, #30]
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d1ea      	bne.n	8005aa8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8005ad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005ad4:	4618      	mov	r0, r3
 8005ad6:	372c      	adds	r7, #44	@ 0x2c
 8005ad8:	46bd      	mov	sp, r7
 8005ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ade:	4770      	bx	lr

08005ae0 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005ae0:	b480      	push	{r7}
 8005ae2:	b085      	sub	sp, #20
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	6078      	str	r0, [r7, #4]
 8005ae8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005aee:	683b      	ldr	r3, [r7, #0]
 8005af0:	781b      	ldrb	r3, [r3, #0]
 8005af2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005af4:	683b      	ldr	r3, [r7, #0]
 8005af6:	785b      	ldrb	r3, [r3, #1]
 8005af8:	2b01      	cmp	r3, #1
 8005afa:	d12c      	bne.n	8005b56 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8005afc:	68bb      	ldr	r3, [r7, #8]
 8005afe:	015a      	lsls	r2, r3, #5
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	4413      	add	r3, r2
 8005b04:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	db12      	blt.n	8005b34 <USB_EPSetStall+0x54>
 8005b0e:	68bb      	ldr	r3, [r7, #8]
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d00f      	beq.n	8005b34 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8005b14:	68bb      	ldr	r3, [r7, #8]
 8005b16:	015a      	lsls	r2, r3, #5
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	4413      	add	r3, r2
 8005b1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	68ba      	ldr	r2, [r7, #8]
 8005b24:	0151      	lsls	r1, r2, #5
 8005b26:	68fa      	ldr	r2, [r7, #12]
 8005b28:	440a      	add	r2, r1
 8005b2a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005b2e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005b32:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8005b34:	68bb      	ldr	r3, [r7, #8]
 8005b36:	015a      	lsls	r2, r3, #5
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	4413      	add	r3, r2
 8005b3c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	68ba      	ldr	r2, [r7, #8]
 8005b44:	0151      	lsls	r1, r2, #5
 8005b46:	68fa      	ldr	r2, [r7, #12]
 8005b48:	440a      	add	r2, r1
 8005b4a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005b4e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005b52:	6013      	str	r3, [r2, #0]
 8005b54:	e02b      	b.n	8005bae <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8005b56:	68bb      	ldr	r3, [r7, #8]
 8005b58:	015a      	lsls	r2, r3, #5
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	4413      	add	r3, r2
 8005b5e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	db12      	blt.n	8005b8e <USB_EPSetStall+0xae>
 8005b68:	68bb      	ldr	r3, [r7, #8]
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d00f      	beq.n	8005b8e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8005b6e:	68bb      	ldr	r3, [r7, #8]
 8005b70:	015a      	lsls	r2, r3, #5
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	4413      	add	r3, r2
 8005b76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	68ba      	ldr	r2, [r7, #8]
 8005b7e:	0151      	lsls	r1, r2, #5
 8005b80:	68fa      	ldr	r2, [r7, #12]
 8005b82:	440a      	add	r2, r1
 8005b84:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005b88:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005b8c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8005b8e:	68bb      	ldr	r3, [r7, #8]
 8005b90:	015a      	lsls	r2, r3, #5
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	4413      	add	r3, r2
 8005b96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	68ba      	ldr	r2, [r7, #8]
 8005b9e:	0151      	lsls	r1, r2, #5
 8005ba0:	68fa      	ldr	r2, [r7, #12]
 8005ba2:	440a      	add	r2, r1
 8005ba4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005ba8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005bac:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005bae:	2300      	movs	r3, #0
}
 8005bb0:	4618      	mov	r0, r3
 8005bb2:	3714      	adds	r7, #20
 8005bb4:	46bd      	mov	sp, r7
 8005bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bba:	4770      	bx	lr

08005bbc <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005bbc:	b480      	push	{r7}
 8005bbe:	b085      	sub	sp, #20
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	6078      	str	r0, [r7, #4]
 8005bc4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005bca:	683b      	ldr	r3, [r7, #0]
 8005bcc:	781b      	ldrb	r3, [r3, #0]
 8005bce:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	785b      	ldrb	r3, [r3, #1]
 8005bd4:	2b01      	cmp	r3, #1
 8005bd6:	d128      	bne.n	8005c2a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005bd8:	68bb      	ldr	r3, [r7, #8]
 8005bda:	015a      	lsls	r2, r3, #5
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	4413      	add	r3, r2
 8005be0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	68ba      	ldr	r2, [r7, #8]
 8005be8:	0151      	lsls	r1, r2, #5
 8005bea:	68fa      	ldr	r2, [r7, #12]
 8005bec:	440a      	add	r2, r1
 8005bee:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005bf2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005bf6:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8005bf8:	683b      	ldr	r3, [r7, #0]
 8005bfa:	791b      	ldrb	r3, [r3, #4]
 8005bfc:	2b03      	cmp	r3, #3
 8005bfe:	d003      	beq.n	8005c08 <USB_EPClearStall+0x4c>
 8005c00:	683b      	ldr	r3, [r7, #0]
 8005c02:	791b      	ldrb	r3, [r3, #4]
 8005c04:	2b02      	cmp	r3, #2
 8005c06:	d138      	bne.n	8005c7a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8005c08:	68bb      	ldr	r3, [r7, #8]
 8005c0a:	015a      	lsls	r2, r3, #5
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	4413      	add	r3, r2
 8005c10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	68ba      	ldr	r2, [r7, #8]
 8005c18:	0151      	lsls	r1, r2, #5
 8005c1a:	68fa      	ldr	r2, [r7, #12]
 8005c1c:	440a      	add	r2, r1
 8005c1e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005c22:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005c26:	6013      	str	r3, [r2, #0]
 8005c28:	e027      	b.n	8005c7a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005c2a:	68bb      	ldr	r3, [r7, #8]
 8005c2c:	015a      	lsls	r2, r3, #5
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	4413      	add	r3, r2
 8005c32:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	68ba      	ldr	r2, [r7, #8]
 8005c3a:	0151      	lsls	r1, r2, #5
 8005c3c:	68fa      	ldr	r2, [r7, #12]
 8005c3e:	440a      	add	r2, r1
 8005c40:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005c44:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005c48:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8005c4a:	683b      	ldr	r3, [r7, #0]
 8005c4c:	791b      	ldrb	r3, [r3, #4]
 8005c4e:	2b03      	cmp	r3, #3
 8005c50:	d003      	beq.n	8005c5a <USB_EPClearStall+0x9e>
 8005c52:	683b      	ldr	r3, [r7, #0]
 8005c54:	791b      	ldrb	r3, [r3, #4]
 8005c56:	2b02      	cmp	r3, #2
 8005c58:	d10f      	bne.n	8005c7a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8005c5a:	68bb      	ldr	r3, [r7, #8]
 8005c5c:	015a      	lsls	r2, r3, #5
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	4413      	add	r3, r2
 8005c62:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	68ba      	ldr	r2, [r7, #8]
 8005c6a:	0151      	lsls	r1, r2, #5
 8005c6c:	68fa      	ldr	r2, [r7, #12]
 8005c6e:	440a      	add	r2, r1
 8005c70:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005c74:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005c78:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8005c7a:	2300      	movs	r3, #0
}
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	3714      	adds	r7, #20
 8005c80:	46bd      	mov	sp, r7
 8005c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c86:	4770      	bx	lr

08005c88 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8005c88:	b480      	push	{r7}
 8005c8a:	b085      	sub	sp, #20
 8005c8c:	af00      	add	r7, sp, #0
 8005c8e:	6078      	str	r0, [r7, #4]
 8005c90:	460b      	mov	r3, r1
 8005c92:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	68fa      	ldr	r2, [r7, #12]
 8005ca2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005ca6:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8005caa:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005cb2:	681a      	ldr	r2, [r3, #0]
 8005cb4:	78fb      	ldrb	r3, [r7, #3]
 8005cb6:	011b      	lsls	r3, r3, #4
 8005cb8:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8005cbc:	68f9      	ldr	r1, [r7, #12]
 8005cbe:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005cc2:	4313      	orrs	r3, r2
 8005cc4:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8005cc6:	2300      	movs	r3, #0
}
 8005cc8:	4618      	mov	r0, r3
 8005cca:	3714      	adds	r7, #20
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd2:	4770      	bx	lr

08005cd4 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8005cd4:	b480      	push	{r7}
 8005cd6:	b085      	sub	sp, #20
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	68fa      	ldr	r2, [r7, #12]
 8005cea:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8005cee:	f023 0303 	bic.w	r3, r3, #3
 8005cf2:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005cfa:	685b      	ldr	r3, [r3, #4]
 8005cfc:	68fa      	ldr	r2, [r7, #12]
 8005cfe:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005d02:	f023 0302 	bic.w	r3, r3, #2
 8005d06:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005d08:	2300      	movs	r3, #0
}
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	3714      	adds	r7, #20
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d14:	4770      	bx	lr

08005d16 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8005d16:	b480      	push	{r7}
 8005d18:	b085      	sub	sp, #20
 8005d1a:	af00      	add	r7, sp, #0
 8005d1c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	68fa      	ldr	r2, [r7, #12]
 8005d2c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8005d30:	f023 0303 	bic.w	r3, r3, #3
 8005d34:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005d3c:	685b      	ldr	r3, [r3, #4]
 8005d3e:	68fa      	ldr	r2, [r7, #12]
 8005d40:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005d44:	f043 0302 	orr.w	r3, r3, #2
 8005d48:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005d4a:	2300      	movs	r3, #0
}
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	3714      	adds	r7, #20
 8005d50:	46bd      	mov	sp, r7
 8005d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d56:	4770      	bx	lr

08005d58 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8005d58:	b480      	push	{r7}
 8005d5a:	b085      	sub	sp, #20
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	695b      	ldr	r3, [r3, #20]
 8005d64:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	699b      	ldr	r3, [r3, #24]
 8005d6a:	68fa      	ldr	r2, [r7, #12]
 8005d6c:	4013      	ands	r3, r2
 8005d6e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8005d70:	68fb      	ldr	r3, [r7, #12]
}
 8005d72:	4618      	mov	r0, r3
 8005d74:	3714      	adds	r7, #20
 8005d76:	46bd      	mov	sp, r7
 8005d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7c:	4770      	bx	lr

08005d7e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8005d7e:	b480      	push	{r7}
 8005d80:	b085      	sub	sp, #20
 8005d82:	af00      	add	r7, sp, #0
 8005d84:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005d90:	699b      	ldr	r3, [r3, #24]
 8005d92:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005d9a:	69db      	ldr	r3, [r3, #28]
 8005d9c:	68ba      	ldr	r2, [r7, #8]
 8005d9e:	4013      	ands	r3, r2
 8005da0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8005da2:	68bb      	ldr	r3, [r7, #8]
 8005da4:	0c1b      	lsrs	r3, r3, #16
}
 8005da6:	4618      	mov	r0, r3
 8005da8:	3714      	adds	r7, #20
 8005daa:	46bd      	mov	sp, r7
 8005dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db0:	4770      	bx	lr

08005db2 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8005db2:	b480      	push	{r7}
 8005db4:	b085      	sub	sp, #20
 8005db6:	af00      	add	r7, sp, #0
 8005db8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005dc4:	699b      	ldr	r3, [r3, #24]
 8005dc6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005dce:	69db      	ldr	r3, [r3, #28]
 8005dd0:	68ba      	ldr	r2, [r7, #8]
 8005dd2:	4013      	ands	r3, r2
 8005dd4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8005dd6:	68bb      	ldr	r3, [r7, #8]
 8005dd8:	b29b      	uxth	r3, r3
}
 8005dda:	4618      	mov	r0, r3
 8005ddc:	3714      	adds	r7, #20
 8005dde:	46bd      	mov	sp, r7
 8005de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de4:	4770      	bx	lr

08005de6 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8005de6:	b480      	push	{r7}
 8005de8:	b085      	sub	sp, #20
 8005dea:	af00      	add	r7, sp, #0
 8005dec:	6078      	str	r0, [r7, #4]
 8005dee:	460b      	mov	r3, r1
 8005df0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8005df6:	78fb      	ldrb	r3, [r7, #3]
 8005df8:	015a      	lsls	r2, r3, #5
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	4413      	add	r3, r2
 8005dfe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e02:	689b      	ldr	r3, [r3, #8]
 8005e04:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005e0c:	695b      	ldr	r3, [r3, #20]
 8005e0e:	68ba      	ldr	r2, [r7, #8]
 8005e10:	4013      	ands	r3, r2
 8005e12:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005e14:	68bb      	ldr	r3, [r7, #8]
}
 8005e16:	4618      	mov	r0, r3
 8005e18:	3714      	adds	r7, #20
 8005e1a:	46bd      	mov	sp, r7
 8005e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e20:	4770      	bx	lr

08005e22 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8005e22:	b480      	push	{r7}
 8005e24:	b087      	sub	sp, #28
 8005e26:	af00      	add	r7, sp, #0
 8005e28:	6078      	str	r0, [r7, #4]
 8005e2a:	460b      	mov	r3, r1
 8005e2c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8005e32:	697b      	ldr	r3, [r7, #20]
 8005e34:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005e38:	691b      	ldr	r3, [r3, #16]
 8005e3a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8005e3c:	697b      	ldr	r3, [r7, #20]
 8005e3e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005e42:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e44:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8005e46:	78fb      	ldrb	r3, [r7, #3]
 8005e48:	f003 030f 	and.w	r3, r3, #15
 8005e4c:	68fa      	ldr	r2, [r7, #12]
 8005e4e:	fa22 f303 	lsr.w	r3, r2, r3
 8005e52:	01db      	lsls	r3, r3, #7
 8005e54:	b2db      	uxtb	r3, r3
 8005e56:	693a      	ldr	r2, [r7, #16]
 8005e58:	4313      	orrs	r3, r2
 8005e5a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8005e5c:	78fb      	ldrb	r3, [r7, #3]
 8005e5e:	015a      	lsls	r2, r3, #5
 8005e60:	697b      	ldr	r3, [r7, #20]
 8005e62:	4413      	add	r3, r2
 8005e64:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e68:	689b      	ldr	r3, [r3, #8]
 8005e6a:	693a      	ldr	r2, [r7, #16]
 8005e6c:	4013      	ands	r3, r2
 8005e6e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005e70:	68bb      	ldr	r3, [r7, #8]
}
 8005e72:	4618      	mov	r0, r3
 8005e74:	371c      	adds	r7, #28
 8005e76:	46bd      	mov	sp, r7
 8005e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7c:	4770      	bx	lr

08005e7e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8005e7e:	b480      	push	{r7}
 8005e80:	b083      	sub	sp, #12
 8005e82:	af00      	add	r7, sp, #0
 8005e84:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	695b      	ldr	r3, [r3, #20]
 8005e8a:	f003 0301 	and.w	r3, r3, #1
}
 8005e8e:	4618      	mov	r0, r3
 8005e90:	370c      	adds	r7, #12
 8005e92:	46bd      	mov	sp, r7
 8005e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e98:	4770      	bx	lr

08005e9a <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8005e9a:	b480      	push	{r7}
 8005e9c:	b085      	sub	sp, #20
 8005e9e:	af00      	add	r7, sp, #0
 8005ea0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	68fa      	ldr	r2, [r7, #12]
 8005eb0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005eb4:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8005eb8:	f023 0307 	bic.w	r3, r3, #7
 8005ebc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005ec4:	685b      	ldr	r3, [r3, #4]
 8005ec6:	68fa      	ldr	r2, [r7, #12]
 8005ec8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005ecc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005ed0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005ed2:	2300      	movs	r3, #0
}
 8005ed4:	4618      	mov	r0, r3
 8005ed6:	3714      	adds	r7, #20
 8005ed8:	46bd      	mov	sp, r7
 8005eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ede:	4770      	bx	lr

08005ee0 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8005ee0:	b480      	push	{r7}
 8005ee2:	b087      	sub	sp, #28
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	60f8      	str	r0, [r7, #12]
 8005ee8:	460b      	mov	r3, r1
 8005eea:	607a      	str	r2, [r7, #4]
 8005eec:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	333c      	adds	r3, #60	@ 0x3c
 8005ef6:	3304      	adds	r3, #4
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8005efc:	693b      	ldr	r3, [r7, #16]
 8005efe:	4a26      	ldr	r2, [pc, #152]	@ (8005f98 <USB_EP0_OutStart+0xb8>)
 8005f00:	4293      	cmp	r3, r2
 8005f02:	d90a      	bls.n	8005f1a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005f04:	697b      	ldr	r3, [r7, #20]
 8005f06:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005f10:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005f14:	d101      	bne.n	8005f1a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8005f16:	2300      	movs	r3, #0
 8005f18:	e037      	b.n	8005f8a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8005f1a:	697b      	ldr	r3, [r7, #20]
 8005f1c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f20:	461a      	mov	r2, r3
 8005f22:	2300      	movs	r3, #0
 8005f24:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005f26:	697b      	ldr	r3, [r7, #20]
 8005f28:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f2c:	691b      	ldr	r3, [r3, #16]
 8005f2e:	697a      	ldr	r2, [r7, #20]
 8005f30:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005f34:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005f38:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8005f3a:	697b      	ldr	r3, [r7, #20]
 8005f3c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f40:	691b      	ldr	r3, [r3, #16]
 8005f42:	697a      	ldr	r2, [r7, #20]
 8005f44:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005f48:	f043 0318 	orr.w	r3, r3, #24
 8005f4c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8005f4e:	697b      	ldr	r3, [r7, #20]
 8005f50:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f54:	691b      	ldr	r3, [r3, #16]
 8005f56:	697a      	ldr	r2, [r7, #20]
 8005f58:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005f5c:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8005f60:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8005f62:	7afb      	ldrb	r3, [r7, #11]
 8005f64:	2b01      	cmp	r3, #1
 8005f66:	d10f      	bne.n	8005f88 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8005f68:	697b      	ldr	r3, [r7, #20]
 8005f6a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f6e:	461a      	mov	r2, r3
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8005f74:	697b      	ldr	r3, [r7, #20]
 8005f76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	697a      	ldr	r2, [r7, #20]
 8005f7e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005f82:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8005f86:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005f88:	2300      	movs	r3, #0
}
 8005f8a:	4618      	mov	r0, r3
 8005f8c:	371c      	adds	r7, #28
 8005f8e:	46bd      	mov	sp, r7
 8005f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f94:	4770      	bx	lr
 8005f96:	bf00      	nop
 8005f98:	4f54300a 	.word	0x4f54300a

08005f9c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005f9c:	b480      	push	{r7}
 8005f9e:	b085      	sub	sp, #20
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005fa4:	2300      	movs	r3, #0
 8005fa6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	3301      	adds	r3, #1
 8005fac:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005fb4:	d901      	bls.n	8005fba <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005fb6:	2303      	movs	r3, #3
 8005fb8:	e01b      	b.n	8005ff2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	691b      	ldr	r3, [r3, #16]
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	daf2      	bge.n	8005fa8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	691b      	ldr	r3, [r3, #16]
 8005fca:	f043 0201 	orr.w	r2, r3, #1
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	3301      	adds	r3, #1
 8005fd6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005fde:	d901      	bls.n	8005fe4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8005fe0:	2303      	movs	r3, #3
 8005fe2:	e006      	b.n	8005ff2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	691b      	ldr	r3, [r3, #16]
 8005fe8:	f003 0301 	and.w	r3, r3, #1
 8005fec:	2b01      	cmp	r3, #1
 8005fee:	d0f0      	beq.n	8005fd2 <USB_CoreReset+0x36>

  return HAL_OK;
 8005ff0:	2300      	movs	r3, #0
}
 8005ff2:	4618      	mov	r0, r3
 8005ff4:	3714      	adds	r7, #20
 8005ff6:	46bd      	mov	sp, r7
 8005ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffc:	4770      	bx	lr
	...

08006000 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006000:	b580      	push	{r7, lr}
 8006002:	b084      	sub	sp, #16
 8006004:	af00      	add	r7, sp, #0
 8006006:	6078      	str	r0, [r7, #4]
 8006008:	460b      	mov	r3, r1
 800600a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800600c:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8006010:	f002 fc94 	bl	800893c <USBD_static_malloc>
 8006014:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	2b00      	cmp	r3, #0
 800601a:	d109      	bne.n	8006030 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	32b0      	adds	r2, #176	@ 0xb0
 8006026:	2100      	movs	r1, #0
 8006028:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800602c:	2302      	movs	r3, #2
 800602e:	e0d4      	b.n	80061da <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8006030:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8006034:	2100      	movs	r1, #0
 8006036:	68f8      	ldr	r0, [r7, #12]
 8006038:	f003 fa55 	bl	80094e6 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	32b0      	adds	r2, #176	@ 0xb0
 8006046:	68f9      	ldr	r1, [r7, #12]
 8006048:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	32b0      	adds	r2, #176	@ 0xb0
 8006056:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	7c1b      	ldrb	r3, [r3, #16]
 8006064:	2b00      	cmp	r3, #0
 8006066:	d138      	bne.n	80060da <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8006068:	4b5e      	ldr	r3, [pc, #376]	@ (80061e4 <USBD_CDC_Init+0x1e4>)
 800606a:	7819      	ldrb	r1, [r3, #0]
 800606c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006070:	2202      	movs	r2, #2
 8006072:	6878      	ldr	r0, [r7, #4]
 8006074:	f002 fb3f 	bl	80086f6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8006078:	4b5a      	ldr	r3, [pc, #360]	@ (80061e4 <USBD_CDC_Init+0x1e4>)
 800607a:	781b      	ldrb	r3, [r3, #0]
 800607c:	f003 020f 	and.w	r2, r3, #15
 8006080:	6879      	ldr	r1, [r7, #4]
 8006082:	4613      	mov	r3, r2
 8006084:	009b      	lsls	r3, r3, #2
 8006086:	4413      	add	r3, r2
 8006088:	009b      	lsls	r3, r3, #2
 800608a:	440b      	add	r3, r1
 800608c:	3324      	adds	r3, #36	@ 0x24
 800608e:	2201      	movs	r2, #1
 8006090:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8006092:	4b55      	ldr	r3, [pc, #340]	@ (80061e8 <USBD_CDC_Init+0x1e8>)
 8006094:	7819      	ldrb	r1, [r3, #0]
 8006096:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800609a:	2202      	movs	r2, #2
 800609c:	6878      	ldr	r0, [r7, #4]
 800609e:	f002 fb2a 	bl	80086f6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80060a2:	4b51      	ldr	r3, [pc, #324]	@ (80061e8 <USBD_CDC_Init+0x1e8>)
 80060a4:	781b      	ldrb	r3, [r3, #0]
 80060a6:	f003 020f 	and.w	r2, r3, #15
 80060aa:	6879      	ldr	r1, [r7, #4]
 80060ac:	4613      	mov	r3, r2
 80060ae:	009b      	lsls	r3, r3, #2
 80060b0:	4413      	add	r3, r2
 80060b2:	009b      	lsls	r3, r3, #2
 80060b4:	440b      	add	r3, r1
 80060b6:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80060ba:	2201      	movs	r2, #1
 80060bc:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80060be:	4b4b      	ldr	r3, [pc, #300]	@ (80061ec <USBD_CDC_Init+0x1ec>)
 80060c0:	781b      	ldrb	r3, [r3, #0]
 80060c2:	f003 020f 	and.w	r2, r3, #15
 80060c6:	6879      	ldr	r1, [r7, #4]
 80060c8:	4613      	mov	r3, r2
 80060ca:	009b      	lsls	r3, r3, #2
 80060cc:	4413      	add	r3, r2
 80060ce:	009b      	lsls	r3, r3, #2
 80060d0:	440b      	add	r3, r1
 80060d2:	3326      	adds	r3, #38	@ 0x26
 80060d4:	2210      	movs	r2, #16
 80060d6:	801a      	strh	r2, [r3, #0]
 80060d8:	e035      	b.n	8006146 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80060da:	4b42      	ldr	r3, [pc, #264]	@ (80061e4 <USBD_CDC_Init+0x1e4>)
 80060dc:	7819      	ldrb	r1, [r3, #0]
 80060de:	2340      	movs	r3, #64	@ 0x40
 80060e0:	2202      	movs	r2, #2
 80060e2:	6878      	ldr	r0, [r7, #4]
 80060e4:	f002 fb07 	bl	80086f6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80060e8:	4b3e      	ldr	r3, [pc, #248]	@ (80061e4 <USBD_CDC_Init+0x1e4>)
 80060ea:	781b      	ldrb	r3, [r3, #0]
 80060ec:	f003 020f 	and.w	r2, r3, #15
 80060f0:	6879      	ldr	r1, [r7, #4]
 80060f2:	4613      	mov	r3, r2
 80060f4:	009b      	lsls	r3, r3, #2
 80060f6:	4413      	add	r3, r2
 80060f8:	009b      	lsls	r3, r3, #2
 80060fa:	440b      	add	r3, r1
 80060fc:	3324      	adds	r3, #36	@ 0x24
 80060fe:	2201      	movs	r2, #1
 8006100:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8006102:	4b39      	ldr	r3, [pc, #228]	@ (80061e8 <USBD_CDC_Init+0x1e8>)
 8006104:	7819      	ldrb	r1, [r3, #0]
 8006106:	2340      	movs	r3, #64	@ 0x40
 8006108:	2202      	movs	r2, #2
 800610a:	6878      	ldr	r0, [r7, #4]
 800610c:	f002 faf3 	bl	80086f6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8006110:	4b35      	ldr	r3, [pc, #212]	@ (80061e8 <USBD_CDC_Init+0x1e8>)
 8006112:	781b      	ldrb	r3, [r3, #0]
 8006114:	f003 020f 	and.w	r2, r3, #15
 8006118:	6879      	ldr	r1, [r7, #4]
 800611a:	4613      	mov	r3, r2
 800611c:	009b      	lsls	r3, r3, #2
 800611e:	4413      	add	r3, r2
 8006120:	009b      	lsls	r3, r3, #2
 8006122:	440b      	add	r3, r1
 8006124:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8006128:	2201      	movs	r2, #1
 800612a:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800612c:	4b2f      	ldr	r3, [pc, #188]	@ (80061ec <USBD_CDC_Init+0x1ec>)
 800612e:	781b      	ldrb	r3, [r3, #0]
 8006130:	f003 020f 	and.w	r2, r3, #15
 8006134:	6879      	ldr	r1, [r7, #4]
 8006136:	4613      	mov	r3, r2
 8006138:	009b      	lsls	r3, r3, #2
 800613a:	4413      	add	r3, r2
 800613c:	009b      	lsls	r3, r3, #2
 800613e:	440b      	add	r3, r1
 8006140:	3326      	adds	r3, #38	@ 0x26
 8006142:	2210      	movs	r2, #16
 8006144:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8006146:	4b29      	ldr	r3, [pc, #164]	@ (80061ec <USBD_CDC_Init+0x1ec>)
 8006148:	7819      	ldrb	r1, [r3, #0]
 800614a:	2308      	movs	r3, #8
 800614c:	2203      	movs	r2, #3
 800614e:	6878      	ldr	r0, [r7, #4]
 8006150:	f002 fad1 	bl	80086f6 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8006154:	4b25      	ldr	r3, [pc, #148]	@ (80061ec <USBD_CDC_Init+0x1ec>)
 8006156:	781b      	ldrb	r3, [r3, #0]
 8006158:	f003 020f 	and.w	r2, r3, #15
 800615c:	6879      	ldr	r1, [r7, #4]
 800615e:	4613      	mov	r3, r2
 8006160:	009b      	lsls	r3, r3, #2
 8006162:	4413      	add	r3, r2
 8006164:	009b      	lsls	r3, r3, #2
 8006166:	440b      	add	r3, r1
 8006168:	3324      	adds	r3, #36	@ 0x24
 800616a:	2201      	movs	r2, #1
 800616c:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	2200      	movs	r2, #0
 8006172:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800617c:	687a      	ldr	r2, [r7, #4]
 800617e:	33b0      	adds	r3, #176	@ 0xb0
 8006180:	009b      	lsls	r3, r3, #2
 8006182:	4413      	add	r3, r2
 8006184:	685b      	ldr	r3, [r3, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	2200      	movs	r2, #0
 800618e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	2200      	movs	r2, #0
 8006196:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d101      	bne.n	80061a8 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 80061a4:	2302      	movs	r3, #2
 80061a6:	e018      	b.n	80061da <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	7c1b      	ldrb	r3, [r3, #16]
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d10a      	bne.n	80061c6 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80061b0:	4b0d      	ldr	r3, [pc, #52]	@ (80061e8 <USBD_CDC_Init+0x1e8>)
 80061b2:	7819      	ldrb	r1, [r3, #0]
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80061ba:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80061be:	6878      	ldr	r0, [r7, #4]
 80061c0:	f002 fb88 	bl	80088d4 <USBD_LL_PrepareReceive>
 80061c4:	e008      	b.n	80061d8 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80061c6:	4b08      	ldr	r3, [pc, #32]	@ (80061e8 <USBD_CDC_Init+0x1e8>)
 80061c8:	7819      	ldrb	r1, [r3, #0]
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80061d0:	2340      	movs	r3, #64	@ 0x40
 80061d2:	6878      	ldr	r0, [r7, #4]
 80061d4:	f002 fb7e 	bl	80088d4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80061d8:	2300      	movs	r3, #0
}
 80061da:	4618      	mov	r0, r3
 80061dc:	3710      	adds	r7, #16
 80061de:	46bd      	mov	sp, r7
 80061e0:	bd80      	pop	{r7, pc}
 80061e2:	bf00      	nop
 80061e4:	20000093 	.word	0x20000093
 80061e8:	20000094 	.word	0x20000094
 80061ec:	20000095 	.word	0x20000095

080061f0 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80061f0:	b580      	push	{r7, lr}
 80061f2:	b082      	sub	sp, #8
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	6078      	str	r0, [r7, #4]
 80061f8:	460b      	mov	r3, r1
 80061fa:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 80061fc:	4b3a      	ldr	r3, [pc, #232]	@ (80062e8 <USBD_CDC_DeInit+0xf8>)
 80061fe:	781b      	ldrb	r3, [r3, #0]
 8006200:	4619      	mov	r1, r3
 8006202:	6878      	ldr	r0, [r7, #4]
 8006204:	f002 fa9d 	bl	8008742 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8006208:	4b37      	ldr	r3, [pc, #220]	@ (80062e8 <USBD_CDC_DeInit+0xf8>)
 800620a:	781b      	ldrb	r3, [r3, #0]
 800620c:	f003 020f 	and.w	r2, r3, #15
 8006210:	6879      	ldr	r1, [r7, #4]
 8006212:	4613      	mov	r3, r2
 8006214:	009b      	lsls	r3, r3, #2
 8006216:	4413      	add	r3, r2
 8006218:	009b      	lsls	r3, r3, #2
 800621a:	440b      	add	r3, r1
 800621c:	3324      	adds	r3, #36	@ 0x24
 800621e:	2200      	movs	r2, #0
 8006220:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8006222:	4b32      	ldr	r3, [pc, #200]	@ (80062ec <USBD_CDC_DeInit+0xfc>)
 8006224:	781b      	ldrb	r3, [r3, #0]
 8006226:	4619      	mov	r1, r3
 8006228:	6878      	ldr	r0, [r7, #4]
 800622a:	f002 fa8a 	bl	8008742 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800622e:	4b2f      	ldr	r3, [pc, #188]	@ (80062ec <USBD_CDC_DeInit+0xfc>)
 8006230:	781b      	ldrb	r3, [r3, #0]
 8006232:	f003 020f 	and.w	r2, r3, #15
 8006236:	6879      	ldr	r1, [r7, #4]
 8006238:	4613      	mov	r3, r2
 800623a:	009b      	lsls	r3, r3, #2
 800623c:	4413      	add	r3, r2
 800623e:	009b      	lsls	r3, r3, #2
 8006240:	440b      	add	r3, r1
 8006242:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8006246:	2200      	movs	r2, #0
 8006248:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800624a:	4b29      	ldr	r3, [pc, #164]	@ (80062f0 <USBD_CDC_DeInit+0x100>)
 800624c:	781b      	ldrb	r3, [r3, #0]
 800624e:	4619      	mov	r1, r3
 8006250:	6878      	ldr	r0, [r7, #4]
 8006252:	f002 fa76 	bl	8008742 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8006256:	4b26      	ldr	r3, [pc, #152]	@ (80062f0 <USBD_CDC_DeInit+0x100>)
 8006258:	781b      	ldrb	r3, [r3, #0]
 800625a:	f003 020f 	and.w	r2, r3, #15
 800625e:	6879      	ldr	r1, [r7, #4]
 8006260:	4613      	mov	r3, r2
 8006262:	009b      	lsls	r3, r3, #2
 8006264:	4413      	add	r3, r2
 8006266:	009b      	lsls	r3, r3, #2
 8006268:	440b      	add	r3, r1
 800626a:	3324      	adds	r3, #36	@ 0x24
 800626c:	2200      	movs	r2, #0
 800626e:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8006270:	4b1f      	ldr	r3, [pc, #124]	@ (80062f0 <USBD_CDC_DeInit+0x100>)
 8006272:	781b      	ldrb	r3, [r3, #0]
 8006274:	f003 020f 	and.w	r2, r3, #15
 8006278:	6879      	ldr	r1, [r7, #4]
 800627a:	4613      	mov	r3, r2
 800627c:	009b      	lsls	r3, r3, #2
 800627e:	4413      	add	r3, r2
 8006280:	009b      	lsls	r3, r3, #2
 8006282:	440b      	add	r3, r1
 8006284:	3326      	adds	r3, #38	@ 0x26
 8006286:	2200      	movs	r2, #0
 8006288:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	32b0      	adds	r2, #176	@ 0xb0
 8006294:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006298:	2b00      	cmp	r3, #0
 800629a:	d01f      	beq.n	80062dc <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80062a2:	687a      	ldr	r2, [r7, #4]
 80062a4:	33b0      	adds	r3, #176	@ 0xb0
 80062a6:	009b      	lsls	r3, r3, #2
 80062a8:	4413      	add	r3, r2
 80062aa:	685b      	ldr	r3, [r3, #4]
 80062ac:	685b      	ldr	r3, [r3, #4]
 80062ae:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	32b0      	adds	r2, #176	@ 0xb0
 80062ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80062be:	4618      	mov	r0, r3
 80062c0:	f002 fb4a 	bl	8008958 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	32b0      	adds	r2, #176	@ 0xb0
 80062ce:	2100      	movs	r1, #0
 80062d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	2200      	movs	r2, #0
 80062d8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 80062dc:	2300      	movs	r3, #0
}
 80062de:	4618      	mov	r0, r3
 80062e0:	3708      	adds	r7, #8
 80062e2:	46bd      	mov	sp, r7
 80062e4:	bd80      	pop	{r7, pc}
 80062e6:	bf00      	nop
 80062e8:	20000093 	.word	0x20000093
 80062ec:	20000094 	.word	0x20000094
 80062f0:	20000095 	.word	0x20000095

080062f4 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80062f4:	b580      	push	{r7, lr}
 80062f6:	b086      	sub	sp, #24
 80062f8:	af00      	add	r7, sp, #0
 80062fa:	6078      	str	r0, [r7, #4]
 80062fc:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	32b0      	adds	r2, #176	@ 0xb0
 8006308:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800630c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800630e:	2300      	movs	r3, #0
 8006310:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8006312:	2300      	movs	r3, #0
 8006314:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8006316:	2300      	movs	r3, #0
 8006318:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800631a:	693b      	ldr	r3, [r7, #16]
 800631c:	2b00      	cmp	r3, #0
 800631e:	d101      	bne.n	8006324 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8006320:	2303      	movs	r3, #3
 8006322:	e0bf      	b.n	80064a4 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006324:	683b      	ldr	r3, [r7, #0]
 8006326:	781b      	ldrb	r3, [r3, #0]
 8006328:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800632c:	2b00      	cmp	r3, #0
 800632e:	d050      	beq.n	80063d2 <USBD_CDC_Setup+0xde>
 8006330:	2b20      	cmp	r3, #32
 8006332:	f040 80af 	bne.w	8006494 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8006336:	683b      	ldr	r3, [r7, #0]
 8006338:	88db      	ldrh	r3, [r3, #6]
 800633a:	2b00      	cmp	r3, #0
 800633c:	d03a      	beq.n	80063b4 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800633e:	683b      	ldr	r3, [r7, #0]
 8006340:	781b      	ldrb	r3, [r3, #0]
 8006342:	b25b      	sxtb	r3, r3
 8006344:	2b00      	cmp	r3, #0
 8006346:	da1b      	bge.n	8006380 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800634e:	687a      	ldr	r2, [r7, #4]
 8006350:	33b0      	adds	r3, #176	@ 0xb0
 8006352:	009b      	lsls	r3, r3, #2
 8006354:	4413      	add	r3, r2
 8006356:	685b      	ldr	r3, [r3, #4]
 8006358:	689b      	ldr	r3, [r3, #8]
 800635a:	683a      	ldr	r2, [r7, #0]
 800635c:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800635e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006360:	683a      	ldr	r2, [r7, #0]
 8006362:	88d2      	ldrh	r2, [r2, #6]
 8006364:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8006366:	683b      	ldr	r3, [r7, #0]
 8006368:	88db      	ldrh	r3, [r3, #6]
 800636a:	2b07      	cmp	r3, #7
 800636c:	bf28      	it	cs
 800636e:	2307      	movcs	r3, #7
 8006370:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8006372:	693b      	ldr	r3, [r7, #16]
 8006374:	89fa      	ldrh	r2, [r7, #14]
 8006376:	4619      	mov	r1, r3
 8006378:	6878      	ldr	r0, [r7, #4]
 800637a:	f001 fd93 	bl	8007ea4 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800637e:	e090      	b.n	80064a2 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8006380:	683b      	ldr	r3, [r7, #0]
 8006382:	785a      	ldrb	r2, [r3, #1]
 8006384:	693b      	ldr	r3, [r7, #16]
 8006386:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800638a:	683b      	ldr	r3, [r7, #0]
 800638c:	88db      	ldrh	r3, [r3, #6]
 800638e:	2b3f      	cmp	r3, #63	@ 0x3f
 8006390:	d803      	bhi.n	800639a <USBD_CDC_Setup+0xa6>
 8006392:	683b      	ldr	r3, [r7, #0]
 8006394:	88db      	ldrh	r3, [r3, #6]
 8006396:	b2da      	uxtb	r2, r3
 8006398:	e000      	b.n	800639c <USBD_CDC_Setup+0xa8>
 800639a:	2240      	movs	r2, #64	@ 0x40
 800639c:	693b      	ldr	r3, [r7, #16]
 800639e:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 80063a2:	6939      	ldr	r1, [r7, #16]
 80063a4:	693b      	ldr	r3, [r7, #16]
 80063a6:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 80063aa:	461a      	mov	r2, r3
 80063ac:	6878      	ldr	r0, [r7, #4]
 80063ae:	f001 fda5 	bl	8007efc <USBD_CtlPrepareRx>
      break;
 80063b2:	e076      	b.n	80064a2 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80063ba:	687a      	ldr	r2, [r7, #4]
 80063bc:	33b0      	adds	r3, #176	@ 0xb0
 80063be:	009b      	lsls	r3, r3, #2
 80063c0:	4413      	add	r3, r2
 80063c2:	685b      	ldr	r3, [r3, #4]
 80063c4:	689b      	ldr	r3, [r3, #8]
 80063c6:	683a      	ldr	r2, [r7, #0]
 80063c8:	7850      	ldrb	r0, [r2, #1]
 80063ca:	2200      	movs	r2, #0
 80063cc:	6839      	ldr	r1, [r7, #0]
 80063ce:	4798      	blx	r3
      break;
 80063d0:	e067      	b.n	80064a2 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80063d2:	683b      	ldr	r3, [r7, #0]
 80063d4:	785b      	ldrb	r3, [r3, #1]
 80063d6:	2b0b      	cmp	r3, #11
 80063d8:	d851      	bhi.n	800647e <USBD_CDC_Setup+0x18a>
 80063da:	a201      	add	r2, pc, #4	@ (adr r2, 80063e0 <USBD_CDC_Setup+0xec>)
 80063dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063e0:	08006411 	.word	0x08006411
 80063e4:	0800648d 	.word	0x0800648d
 80063e8:	0800647f 	.word	0x0800647f
 80063ec:	0800647f 	.word	0x0800647f
 80063f0:	0800647f 	.word	0x0800647f
 80063f4:	0800647f 	.word	0x0800647f
 80063f8:	0800647f 	.word	0x0800647f
 80063fc:	0800647f 	.word	0x0800647f
 8006400:	0800647f 	.word	0x0800647f
 8006404:	0800647f 	.word	0x0800647f
 8006408:	0800643b 	.word	0x0800643b
 800640c:	08006465 	.word	0x08006465
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006416:	b2db      	uxtb	r3, r3
 8006418:	2b03      	cmp	r3, #3
 800641a:	d107      	bne.n	800642c <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800641c:	f107 030a 	add.w	r3, r7, #10
 8006420:	2202      	movs	r2, #2
 8006422:	4619      	mov	r1, r3
 8006424:	6878      	ldr	r0, [r7, #4]
 8006426:	f001 fd3d 	bl	8007ea4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800642a:	e032      	b.n	8006492 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800642c:	6839      	ldr	r1, [r7, #0]
 800642e:	6878      	ldr	r0, [r7, #4]
 8006430:	f001 fcbb 	bl	8007daa <USBD_CtlError>
            ret = USBD_FAIL;
 8006434:	2303      	movs	r3, #3
 8006436:	75fb      	strb	r3, [r7, #23]
          break;
 8006438:	e02b      	b.n	8006492 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006440:	b2db      	uxtb	r3, r3
 8006442:	2b03      	cmp	r3, #3
 8006444:	d107      	bne.n	8006456 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8006446:	f107 030d 	add.w	r3, r7, #13
 800644a:	2201      	movs	r2, #1
 800644c:	4619      	mov	r1, r3
 800644e:	6878      	ldr	r0, [r7, #4]
 8006450:	f001 fd28 	bl	8007ea4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006454:	e01d      	b.n	8006492 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8006456:	6839      	ldr	r1, [r7, #0]
 8006458:	6878      	ldr	r0, [r7, #4]
 800645a:	f001 fca6 	bl	8007daa <USBD_CtlError>
            ret = USBD_FAIL;
 800645e:	2303      	movs	r3, #3
 8006460:	75fb      	strb	r3, [r7, #23]
          break;
 8006462:	e016      	b.n	8006492 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800646a:	b2db      	uxtb	r3, r3
 800646c:	2b03      	cmp	r3, #3
 800646e:	d00f      	beq.n	8006490 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8006470:	6839      	ldr	r1, [r7, #0]
 8006472:	6878      	ldr	r0, [r7, #4]
 8006474:	f001 fc99 	bl	8007daa <USBD_CtlError>
            ret = USBD_FAIL;
 8006478:	2303      	movs	r3, #3
 800647a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800647c:	e008      	b.n	8006490 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800647e:	6839      	ldr	r1, [r7, #0]
 8006480:	6878      	ldr	r0, [r7, #4]
 8006482:	f001 fc92 	bl	8007daa <USBD_CtlError>
          ret = USBD_FAIL;
 8006486:	2303      	movs	r3, #3
 8006488:	75fb      	strb	r3, [r7, #23]
          break;
 800648a:	e002      	b.n	8006492 <USBD_CDC_Setup+0x19e>
          break;
 800648c:	bf00      	nop
 800648e:	e008      	b.n	80064a2 <USBD_CDC_Setup+0x1ae>
          break;
 8006490:	bf00      	nop
      }
      break;
 8006492:	e006      	b.n	80064a2 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8006494:	6839      	ldr	r1, [r7, #0]
 8006496:	6878      	ldr	r0, [r7, #4]
 8006498:	f001 fc87 	bl	8007daa <USBD_CtlError>
      ret = USBD_FAIL;
 800649c:	2303      	movs	r3, #3
 800649e:	75fb      	strb	r3, [r7, #23]
      break;
 80064a0:	bf00      	nop
  }

  return (uint8_t)ret;
 80064a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80064a4:	4618      	mov	r0, r3
 80064a6:	3718      	adds	r7, #24
 80064a8:	46bd      	mov	sp, r7
 80064aa:	bd80      	pop	{r7, pc}

080064ac <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80064ac:	b580      	push	{r7, lr}
 80064ae:	b084      	sub	sp, #16
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	6078      	str	r0, [r7, #4]
 80064b4:	460b      	mov	r3, r1
 80064b6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80064be:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	32b0      	adds	r2, #176	@ 0xb0
 80064ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d101      	bne.n	80064d6 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 80064d2:	2303      	movs	r3, #3
 80064d4:	e065      	b.n	80065a2 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	32b0      	adds	r2, #176	@ 0xb0
 80064e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80064e4:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80064e6:	78fb      	ldrb	r3, [r7, #3]
 80064e8:	f003 020f 	and.w	r2, r3, #15
 80064ec:	6879      	ldr	r1, [r7, #4]
 80064ee:	4613      	mov	r3, r2
 80064f0:	009b      	lsls	r3, r3, #2
 80064f2:	4413      	add	r3, r2
 80064f4:	009b      	lsls	r3, r3, #2
 80064f6:	440b      	add	r3, r1
 80064f8:	3318      	adds	r3, #24
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d02f      	beq.n	8006560 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8006500:	78fb      	ldrb	r3, [r7, #3]
 8006502:	f003 020f 	and.w	r2, r3, #15
 8006506:	6879      	ldr	r1, [r7, #4]
 8006508:	4613      	mov	r3, r2
 800650a:	009b      	lsls	r3, r3, #2
 800650c:	4413      	add	r3, r2
 800650e:	009b      	lsls	r3, r3, #2
 8006510:	440b      	add	r3, r1
 8006512:	3318      	adds	r3, #24
 8006514:	681a      	ldr	r2, [r3, #0]
 8006516:	78fb      	ldrb	r3, [r7, #3]
 8006518:	f003 010f 	and.w	r1, r3, #15
 800651c:	68f8      	ldr	r0, [r7, #12]
 800651e:	460b      	mov	r3, r1
 8006520:	00db      	lsls	r3, r3, #3
 8006522:	440b      	add	r3, r1
 8006524:	009b      	lsls	r3, r3, #2
 8006526:	4403      	add	r3, r0
 8006528:	331c      	adds	r3, #28
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	fbb2 f1f3 	udiv	r1, r2, r3
 8006530:	fb01 f303 	mul.w	r3, r1, r3
 8006534:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8006536:	2b00      	cmp	r3, #0
 8006538:	d112      	bne.n	8006560 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800653a:	78fb      	ldrb	r3, [r7, #3]
 800653c:	f003 020f 	and.w	r2, r3, #15
 8006540:	6879      	ldr	r1, [r7, #4]
 8006542:	4613      	mov	r3, r2
 8006544:	009b      	lsls	r3, r3, #2
 8006546:	4413      	add	r3, r2
 8006548:	009b      	lsls	r3, r3, #2
 800654a:	440b      	add	r3, r1
 800654c:	3318      	adds	r3, #24
 800654e:	2200      	movs	r2, #0
 8006550:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8006552:	78f9      	ldrb	r1, [r7, #3]
 8006554:	2300      	movs	r3, #0
 8006556:	2200      	movs	r2, #0
 8006558:	6878      	ldr	r0, [r7, #4]
 800655a:	f002 f99a 	bl	8008892 <USBD_LL_Transmit>
 800655e:	e01f      	b.n	80065a0 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8006560:	68bb      	ldr	r3, [r7, #8]
 8006562:	2200      	movs	r2, #0
 8006564:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800656e:	687a      	ldr	r2, [r7, #4]
 8006570:	33b0      	adds	r3, #176	@ 0xb0
 8006572:	009b      	lsls	r3, r3, #2
 8006574:	4413      	add	r3, r2
 8006576:	685b      	ldr	r3, [r3, #4]
 8006578:	691b      	ldr	r3, [r3, #16]
 800657a:	2b00      	cmp	r3, #0
 800657c:	d010      	beq.n	80065a0 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006584:	687a      	ldr	r2, [r7, #4]
 8006586:	33b0      	adds	r3, #176	@ 0xb0
 8006588:	009b      	lsls	r3, r3, #2
 800658a:	4413      	add	r3, r2
 800658c:	685b      	ldr	r3, [r3, #4]
 800658e:	691b      	ldr	r3, [r3, #16]
 8006590:	68ba      	ldr	r2, [r7, #8]
 8006592:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8006596:	68ba      	ldr	r2, [r7, #8]
 8006598:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800659c:	78fa      	ldrb	r2, [r7, #3]
 800659e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80065a0:	2300      	movs	r3, #0
}
 80065a2:	4618      	mov	r0, r3
 80065a4:	3710      	adds	r7, #16
 80065a6:	46bd      	mov	sp, r7
 80065a8:	bd80      	pop	{r7, pc}

080065aa <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80065aa:	b580      	push	{r7, lr}
 80065ac:	b084      	sub	sp, #16
 80065ae:	af00      	add	r7, sp, #0
 80065b0:	6078      	str	r0, [r7, #4]
 80065b2:	460b      	mov	r3, r1
 80065b4:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	32b0      	adds	r2, #176	@ 0xb0
 80065c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80065c4:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	32b0      	adds	r2, #176	@ 0xb0
 80065d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d101      	bne.n	80065dc <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 80065d8:	2303      	movs	r3, #3
 80065da:	e01a      	b.n	8006612 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80065dc:	78fb      	ldrb	r3, [r7, #3]
 80065de:	4619      	mov	r1, r3
 80065e0:	6878      	ldr	r0, [r7, #4]
 80065e2:	f002 f998 	bl	8008916 <USBD_LL_GetRxDataSize>
 80065e6:	4602      	mov	r2, r0
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80065f4:	687a      	ldr	r2, [r7, #4]
 80065f6:	33b0      	adds	r3, #176	@ 0xb0
 80065f8:	009b      	lsls	r3, r3, #2
 80065fa:	4413      	add	r3, r2
 80065fc:	685b      	ldr	r3, [r3, #4]
 80065fe:	68db      	ldr	r3, [r3, #12]
 8006600:	68fa      	ldr	r2, [r7, #12]
 8006602:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8006606:	68fa      	ldr	r2, [r7, #12]
 8006608:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800660c:	4611      	mov	r1, r2
 800660e:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8006610:	2300      	movs	r3, #0
}
 8006612:	4618      	mov	r0, r3
 8006614:	3710      	adds	r7, #16
 8006616:	46bd      	mov	sp, r7
 8006618:	bd80      	pop	{r7, pc}

0800661a <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800661a:	b580      	push	{r7, lr}
 800661c:	b084      	sub	sp, #16
 800661e:	af00      	add	r7, sp, #0
 8006620:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	32b0      	adds	r2, #176	@ 0xb0
 800662c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006630:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	2b00      	cmp	r3, #0
 8006636:	d101      	bne.n	800663c <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8006638:	2303      	movs	r3, #3
 800663a:	e024      	b.n	8006686 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006642:	687a      	ldr	r2, [r7, #4]
 8006644:	33b0      	adds	r3, #176	@ 0xb0
 8006646:	009b      	lsls	r3, r3, #2
 8006648:	4413      	add	r3, r2
 800664a:	685b      	ldr	r3, [r3, #4]
 800664c:	2b00      	cmp	r3, #0
 800664e:	d019      	beq.n	8006684 <USBD_CDC_EP0_RxReady+0x6a>
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8006656:	2bff      	cmp	r3, #255	@ 0xff
 8006658:	d014      	beq.n	8006684 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006660:	687a      	ldr	r2, [r7, #4]
 8006662:	33b0      	adds	r3, #176	@ 0xb0
 8006664:	009b      	lsls	r3, r3, #2
 8006666:	4413      	add	r3, r2
 8006668:	685b      	ldr	r3, [r3, #4]
 800666a:	689b      	ldr	r3, [r3, #8]
 800666c:	68fa      	ldr	r2, [r7, #12]
 800666e:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8006672:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8006674:	68fa      	ldr	r2, [r7, #12]
 8006676:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800667a:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	22ff      	movs	r2, #255	@ 0xff
 8006680:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8006684:	2300      	movs	r3, #0
}
 8006686:	4618      	mov	r0, r3
 8006688:	3710      	adds	r7, #16
 800668a:	46bd      	mov	sp, r7
 800668c:	bd80      	pop	{r7, pc}
	...

08006690 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8006690:	b580      	push	{r7, lr}
 8006692:	b086      	sub	sp, #24
 8006694:	af00      	add	r7, sp, #0
 8006696:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006698:	2182      	movs	r1, #130	@ 0x82
 800669a:	4818      	ldr	r0, [pc, #96]	@ (80066fc <USBD_CDC_GetFSCfgDesc+0x6c>)
 800669c:	f000 fd4f 	bl	800713e <USBD_GetEpDesc>
 80066a0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80066a2:	2101      	movs	r1, #1
 80066a4:	4815      	ldr	r0, [pc, #84]	@ (80066fc <USBD_CDC_GetFSCfgDesc+0x6c>)
 80066a6:	f000 fd4a 	bl	800713e <USBD_GetEpDesc>
 80066aa:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80066ac:	2181      	movs	r1, #129	@ 0x81
 80066ae:	4813      	ldr	r0, [pc, #76]	@ (80066fc <USBD_CDC_GetFSCfgDesc+0x6c>)
 80066b0:	f000 fd45 	bl	800713e <USBD_GetEpDesc>
 80066b4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80066b6:	697b      	ldr	r3, [r7, #20]
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d002      	beq.n	80066c2 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80066bc:	697b      	ldr	r3, [r7, #20]
 80066be:	2210      	movs	r2, #16
 80066c0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80066c2:	693b      	ldr	r3, [r7, #16]
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d006      	beq.n	80066d6 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80066c8:	693b      	ldr	r3, [r7, #16]
 80066ca:	2200      	movs	r2, #0
 80066cc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80066d0:	711a      	strb	r2, [r3, #4]
 80066d2:	2200      	movs	r2, #0
 80066d4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d006      	beq.n	80066ea <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	2200      	movs	r2, #0
 80066e0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80066e4:	711a      	strb	r2, [r3, #4]
 80066e6:	2200      	movs	r2, #0
 80066e8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	2243      	movs	r2, #67	@ 0x43
 80066ee:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80066f0:	4b02      	ldr	r3, [pc, #8]	@ (80066fc <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 80066f2:	4618      	mov	r0, r3
 80066f4:	3718      	adds	r7, #24
 80066f6:	46bd      	mov	sp, r7
 80066f8:	bd80      	pop	{r7, pc}
 80066fa:	bf00      	nop
 80066fc:	20000050 	.word	0x20000050

08006700 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8006700:	b580      	push	{r7, lr}
 8006702:	b086      	sub	sp, #24
 8006704:	af00      	add	r7, sp, #0
 8006706:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006708:	2182      	movs	r1, #130	@ 0x82
 800670a:	4818      	ldr	r0, [pc, #96]	@ (800676c <USBD_CDC_GetHSCfgDesc+0x6c>)
 800670c:	f000 fd17 	bl	800713e <USBD_GetEpDesc>
 8006710:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006712:	2101      	movs	r1, #1
 8006714:	4815      	ldr	r0, [pc, #84]	@ (800676c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006716:	f000 fd12 	bl	800713e <USBD_GetEpDesc>
 800671a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800671c:	2181      	movs	r1, #129	@ 0x81
 800671e:	4813      	ldr	r0, [pc, #76]	@ (800676c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006720:	f000 fd0d 	bl	800713e <USBD_GetEpDesc>
 8006724:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006726:	697b      	ldr	r3, [r7, #20]
 8006728:	2b00      	cmp	r3, #0
 800672a:	d002      	beq.n	8006732 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800672c:	697b      	ldr	r3, [r7, #20]
 800672e:	2210      	movs	r2, #16
 8006730:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006732:	693b      	ldr	r3, [r7, #16]
 8006734:	2b00      	cmp	r3, #0
 8006736:	d006      	beq.n	8006746 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8006738:	693b      	ldr	r3, [r7, #16]
 800673a:	2200      	movs	r2, #0
 800673c:	711a      	strb	r2, [r3, #4]
 800673e:	2200      	movs	r2, #0
 8006740:	f042 0202 	orr.w	r2, r2, #2
 8006744:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	2b00      	cmp	r3, #0
 800674a:	d006      	beq.n	800675a <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	2200      	movs	r2, #0
 8006750:	711a      	strb	r2, [r3, #4]
 8006752:	2200      	movs	r2, #0
 8006754:	f042 0202 	orr.w	r2, r2, #2
 8006758:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	2243      	movs	r2, #67	@ 0x43
 800675e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006760:	4b02      	ldr	r3, [pc, #8]	@ (800676c <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8006762:	4618      	mov	r0, r3
 8006764:	3718      	adds	r7, #24
 8006766:	46bd      	mov	sp, r7
 8006768:	bd80      	pop	{r7, pc}
 800676a:	bf00      	nop
 800676c:	20000050 	.word	0x20000050

08006770 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8006770:	b580      	push	{r7, lr}
 8006772:	b086      	sub	sp, #24
 8006774:	af00      	add	r7, sp, #0
 8006776:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006778:	2182      	movs	r1, #130	@ 0x82
 800677a:	4818      	ldr	r0, [pc, #96]	@ (80067dc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800677c:	f000 fcdf 	bl	800713e <USBD_GetEpDesc>
 8006780:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006782:	2101      	movs	r1, #1
 8006784:	4815      	ldr	r0, [pc, #84]	@ (80067dc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006786:	f000 fcda 	bl	800713e <USBD_GetEpDesc>
 800678a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800678c:	2181      	movs	r1, #129	@ 0x81
 800678e:	4813      	ldr	r0, [pc, #76]	@ (80067dc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006790:	f000 fcd5 	bl	800713e <USBD_GetEpDesc>
 8006794:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006796:	697b      	ldr	r3, [r7, #20]
 8006798:	2b00      	cmp	r3, #0
 800679a:	d002      	beq.n	80067a2 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800679c:	697b      	ldr	r3, [r7, #20]
 800679e:	2210      	movs	r2, #16
 80067a0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80067a2:	693b      	ldr	r3, [r7, #16]
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d006      	beq.n	80067b6 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80067a8:	693b      	ldr	r3, [r7, #16]
 80067aa:	2200      	movs	r2, #0
 80067ac:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80067b0:	711a      	strb	r2, [r3, #4]
 80067b2:	2200      	movs	r2, #0
 80067b4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d006      	beq.n	80067ca <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	2200      	movs	r2, #0
 80067c0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80067c4:	711a      	strb	r2, [r3, #4]
 80067c6:	2200      	movs	r2, #0
 80067c8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	2243      	movs	r2, #67	@ 0x43
 80067ce:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80067d0:	4b02      	ldr	r3, [pc, #8]	@ (80067dc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 80067d2:	4618      	mov	r0, r3
 80067d4:	3718      	adds	r7, #24
 80067d6:	46bd      	mov	sp, r7
 80067d8:	bd80      	pop	{r7, pc}
 80067da:	bf00      	nop
 80067dc:	20000050 	.word	0x20000050

080067e0 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80067e0:	b480      	push	{r7}
 80067e2:	b083      	sub	sp, #12
 80067e4:	af00      	add	r7, sp, #0
 80067e6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	220a      	movs	r2, #10
 80067ec:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80067ee:	4b03      	ldr	r3, [pc, #12]	@ (80067fc <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80067f0:	4618      	mov	r0, r3
 80067f2:	370c      	adds	r7, #12
 80067f4:	46bd      	mov	sp, r7
 80067f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067fa:	4770      	bx	lr
 80067fc:	2000000c 	.word	0x2000000c

08006800 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8006800:	b480      	push	{r7}
 8006802:	b083      	sub	sp, #12
 8006804:	af00      	add	r7, sp, #0
 8006806:	6078      	str	r0, [r7, #4]
 8006808:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800680a:	683b      	ldr	r3, [r7, #0]
 800680c:	2b00      	cmp	r3, #0
 800680e:	d101      	bne.n	8006814 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8006810:	2303      	movs	r3, #3
 8006812:	e009      	b.n	8006828 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800681a:	687a      	ldr	r2, [r7, #4]
 800681c:	33b0      	adds	r3, #176	@ 0xb0
 800681e:	009b      	lsls	r3, r3, #2
 8006820:	4413      	add	r3, r2
 8006822:	683a      	ldr	r2, [r7, #0]
 8006824:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8006826:	2300      	movs	r3, #0
}
 8006828:	4618      	mov	r0, r3
 800682a:	370c      	adds	r7, #12
 800682c:	46bd      	mov	sp, r7
 800682e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006832:	4770      	bx	lr

08006834 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8006834:	b480      	push	{r7}
 8006836:	b087      	sub	sp, #28
 8006838:	af00      	add	r7, sp, #0
 800683a:	60f8      	str	r0, [r7, #12]
 800683c:	60b9      	str	r1, [r7, #8]
 800683e:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	32b0      	adds	r2, #176	@ 0xb0
 800684a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800684e:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8006850:	697b      	ldr	r3, [r7, #20]
 8006852:	2b00      	cmp	r3, #0
 8006854:	d101      	bne.n	800685a <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8006856:	2303      	movs	r3, #3
 8006858:	e008      	b.n	800686c <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800685a:	697b      	ldr	r3, [r7, #20]
 800685c:	68ba      	ldr	r2, [r7, #8]
 800685e:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8006862:	697b      	ldr	r3, [r7, #20]
 8006864:	687a      	ldr	r2, [r7, #4]
 8006866:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800686a:	2300      	movs	r3, #0
}
 800686c:	4618      	mov	r0, r3
 800686e:	371c      	adds	r7, #28
 8006870:	46bd      	mov	sp, r7
 8006872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006876:	4770      	bx	lr

08006878 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8006878:	b480      	push	{r7}
 800687a:	b085      	sub	sp, #20
 800687c:	af00      	add	r7, sp, #0
 800687e:	6078      	str	r0, [r7, #4]
 8006880:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	32b0      	adds	r2, #176	@ 0xb0
 800688c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006890:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	2b00      	cmp	r3, #0
 8006896:	d101      	bne.n	800689c <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8006898:	2303      	movs	r3, #3
 800689a:	e004      	b.n	80068a6 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	683a      	ldr	r2, [r7, #0]
 80068a0:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 80068a4:	2300      	movs	r3, #0
}
 80068a6:	4618      	mov	r0, r3
 80068a8:	3714      	adds	r7, #20
 80068aa:	46bd      	mov	sp, r7
 80068ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b0:	4770      	bx	lr
	...

080068b4 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80068b4:	b580      	push	{r7, lr}
 80068b6:	b084      	sub	sp, #16
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	32b0      	adds	r2, #176	@ 0xb0
 80068c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80068ca:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 80068cc:	2301      	movs	r3, #1
 80068ce:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80068d0:	68bb      	ldr	r3, [r7, #8]
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d101      	bne.n	80068da <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80068d6:	2303      	movs	r3, #3
 80068d8:	e025      	b.n	8006926 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 80068da:	68bb      	ldr	r3, [r7, #8]
 80068dc:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d11f      	bne.n	8006924 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 80068e4:	68bb      	ldr	r3, [r7, #8]
 80068e6:	2201      	movs	r2, #1
 80068e8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 80068ec:	4b10      	ldr	r3, [pc, #64]	@ (8006930 <USBD_CDC_TransmitPacket+0x7c>)
 80068ee:	781b      	ldrb	r3, [r3, #0]
 80068f0:	f003 020f 	and.w	r2, r3, #15
 80068f4:	68bb      	ldr	r3, [r7, #8]
 80068f6:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 80068fa:	6878      	ldr	r0, [r7, #4]
 80068fc:	4613      	mov	r3, r2
 80068fe:	009b      	lsls	r3, r3, #2
 8006900:	4413      	add	r3, r2
 8006902:	009b      	lsls	r3, r3, #2
 8006904:	4403      	add	r3, r0
 8006906:	3318      	adds	r3, #24
 8006908:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800690a:	4b09      	ldr	r3, [pc, #36]	@ (8006930 <USBD_CDC_TransmitPacket+0x7c>)
 800690c:	7819      	ldrb	r1, [r3, #0]
 800690e:	68bb      	ldr	r3, [r7, #8]
 8006910:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8006914:	68bb      	ldr	r3, [r7, #8]
 8006916:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800691a:	6878      	ldr	r0, [r7, #4]
 800691c:	f001 ffb9 	bl	8008892 <USBD_LL_Transmit>

    ret = USBD_OK;
 8006920:	2300      	movs	r3, #0
 8006922:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8006924:	7bfb      	ldrb	r3, [r7, #15]
}
 8006926:	4618      	mov	r0, r3
 8006928:	3710      	adds	r7, #16
 800692a:	46bd      	mov	sp, r7
 800692c:	bd80      	pop	{r7, pc}
 800692e:	bf00      	nop
 8006930:	20000093 	.word	0x20000093

08006934 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8006934:	b580      	push	{r7, lr}
 8006936:	b084      	sub	sp, #16
 8006938:	af00      	add	r7, sp, #0
 800693a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	32b0      	adds	r2, #176	@ 0xb0
 8006946:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800694a:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	32b0      	adds	r2, #176	@ 0xb0
 8006956:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800695a:	2b00      	cmp	r3, #0
 800695c:	d101      	bne.n	8006962 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800695e:	2303      	movs	r3, #3
 8006960:	e018      	b.n	8006994 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	7c1b      	ldrb	r3, [r3, #16]
 8006966:	2b00      	cmp	r3, #0
 8006968:	d10a      	bne.n	8006980 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800696a:	4b0c      	ldr	r3, [pc, #48]	@ (800699c <USBD_CDC_ReceivePacket+0x68>)
 800696c:	7819      	ldrb	r1, [r3, #0]
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006974:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006978:	6878      	ldr	r0, [r7, #4]
 800697a:	f001 ffab 	bl	80088d4 <USBD_LL_PrepareReceive>
 800697e:	e008      	b.n	8006992 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006980:	4b06      	ldr	r3, [pc, #24]	@ (800699c <USBD_CDC_ReceivePacket+0x68>)
 8006982:	7819      	ldrb	r1, [r3, #0]
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800698a:	2340      	movs	r3, #64	@ 0x40
 800698c:	6878      	ldr	r0, [r7, #4]
 800698e:	f001 ffa1 	bl	80088d4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8006992:	2300      	movs	r3, #0
}
 8006994:	4618      	mov	r0, r3
 8006996:	3710      	adds	r7, #16
 8006998:	46bd      	mov	sp, r7
 800699a:	bd80      	pop	{r7, pc}
 800699c:	20000094 	.word	0x20000094

080069a0 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80069a0:	b580      	push	{r7, lr}
 80069a2:	b086      	sub	sp, #24
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	60f8      	str	r0, [r7, #12]
 80069a8:	60b9      	str	r1, [r7, #8]
 80069aa:	4613      	mov	r3, r2
 80069ac:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d101      	bne.n	80069b8 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80069b4:	2303      	movs	r3, #3
 80069b6:	e01f      	b.n	80069f8 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	2200      	movs	r2, #0
 80069bc:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	2200      	movs	r2, #0
 80069c4:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	2200      	movs	r2, #0
 80069cc:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80069d0:	68bb      	ldr	r3, [r7, #8]
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d003      	beq.n	80069de <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	68ba      	ldr	r2, [r7, #8]
 80069da:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	2201      	movs	r2, #1
 80069e2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	79fa      	ldrb	r2, [r7, #7]
 80069ea:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80069ec:	68f8      	ldr	r0, [r7, #12]
 80069ee:	f001 fe1b 	bl	8008628 <USBD_LL_Init>
 80069f2:	4603      	mov	r3, r0
 80069f4:	75fb      	strb	r3, [r7, #23]

  return ret;
 80069f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80069f8:	4618      	mov	r0, r3
 80069fa:	3718      	adds	r7, #24
 80069fc:	46bd      	mov	sp, r7
 80069fe:	bd80      	pop	{r7, pc}

08006a00 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8006a00:	b580      	push	{r7, lr}
 8006a02:	b084      	sub	sp, #16
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	6078      	str	r0, [r7, #4]
 8006a08:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006a0a:	2300      	movs	r3, #0
 8006a0c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8006a0e:	683b      	ldr	r3, [r7, #0]
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d101      	bne.n	8006a18 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8006a14:	2303      	movs	r3, #3
 8006a16:	e025      	b.n	8006a64 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	683a      	ldr	r2, [r7, #0]
 8006a1c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	32ae      	adds	r2, #174	@ 0xae
 8006a2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006a2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d00f      	beq.n	8006a54 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	32ae      	adds	r2, #174	@ 0xae
 8006a3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006a42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a44:	f107 020e 	add.w	r2, r7, #14
 8006a48:	4610      	mov	r0, r2
 8006a4a:	4798      	blx	r3
 8006a4c:	4602      	mov	r2, r0
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8006a5a:	1c5a      	adds	r2, r3, #1
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8006a62:	2300      	movs	r3, #0
}
 8006a64:	4618      	mov	r0, r3
 8006a66:	3710      	adds	r7, #16
 8006a68:	46bd      	mov	sp, r7
 8006a6a:	bd80      	pop	{r7, pc}

08006a6c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8006a6c:	b580      	push	{r7, lr}
 8006a6e:	b082      	sub	sp, #8
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8006a74:	6878      	ldr	r0, [r7, #4]
 8006a76:	f001 fe23 	bl	80086c0 <USBD_LL_Start>
 8006a7a:	4603      	mov	r3, r0
}
 8006a7c:	4618      	mov	r0, r3
 8006a7e:	3708      	adds	r7, #8
 8006a80:	46bd      	mov	sp, r7
 8006a82:	bd80      	pop	{r7, pc}

08006a84 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8006a84:	b480      	push	{r7}
 8006a86:	b083      	sub	sp, #12
 8006a88:	af00      	add	r7, sp, #0
 8006a8a:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8006a8c:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8006a8e:	4618      	mov	r0, r3
 8006a90:	370c      	adds	r7, #12
 8006a92:	46bd      	mov	sp, r7
 8006a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a98:	4770      	bx	lr

08006a9a <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006a9a:	b580      	push	{r7, lr}
 8006a9c:	b084      	sub	sp, #16
 8006a9e:	af00      	add	r7, sp, #0
 8006aa0:	6078      	str	r0, [r7, #4]
 8006aa2:	460b      	mov	r3, r1
 8006aa4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8006aa6:	2300      	movs	r3, #0
 8006aa8:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d009      	beq.n	8006ac8 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	78fa      	ldrb	r2, [r7, #3]
 8006abe:	4611      	mov	r1, r2
 8006ac0:	6878      	ldr	r0, [r7, #4]
 8006ac2:	4798      	blx	r3
 8006ac4:	4603      	mov	r3, r0
 8006ac6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8006ac8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006aca:	4618      	mov	r0, r3
 8006acc:	3710      	adds	r7, #16
 8006ace:	46bd      	mov	sp, r7
 8006ad0:	bd80      	pop	{r7, pc}

08006ad2 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006ad2:	b580      	push	{r7, lr}
 8006ad4:	b084      	sub	sp, #16
 8006ad6:	af00      	add	r7, sp, #0
 8006ad8:	6078      	str	r0, [r7, #4]
 8006ada:	460b      	mov	r3, r1
 8006adc:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8006ade:	2300      	movs	r3, #0
 8006ae0:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006ae8:	685b      	ldr	r3, [r3, #4]
 8006aea:	78fa      	ldrb	r2, [r7, #3]
 8006aec:	4611      	mov	r1, r2
 8006aee:	6878      	ldr	r0, [r7, #4]
 8006af0:	4798      	blx	r3
 8006af2:	4603      	mov	r3, r0
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d001      	beq.n	8006afc <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8006af8:	2303      	movs	r3, #3
 8006afa:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8006afc:	7bfb      	ldrb	r3, [r7, #15]
}
 8006afe:	4618      	mov	r0, r3
 8006b00:	3710      	adds	r7, #16
 8006b02:	46bd      	mov	sp, r7
 8006b04:	bd80      	pop	{r7, pc}

08006b06 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8006b06:	b580      	push	{r7, lr}
 8006b08:	b084      	sub	sp, #16
 8006b0a:	af00      	add	r7, sp, #0
 8006b0c:	6078      	str	r0, [r7, #4]
 8006b0e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8006b16:	6839      	ldr	r1, [r7, #0]
 8006b18:	4618      	mov	r0, r3
 8006b1a:	f001 f90c 	bl	8007d36 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	2201      	movs	r2, #1
 8006b22:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8006b2c:	461a      	mov	r2, r3
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8006b3a:	f003 031f 	and.w	r3, r3, #31
 8006b3e:	2b02      	cmp	r3, #2
 8006b40:	d01a      	beq.n	8006b78 <USBD_LL_SetupStage+0x72>
 8006b42:	2b02      	cmp	r3, #2
 8006b44:	d822      	bhi.n	8006b8c <USBD_LL_SetupStage+0x86>
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d002      	beq.n	8006b50 <USBD_LL_SetupStage+0x4a>
 8006b4a:	2b01      	cmp	r3, #1
 8006b4c:	d00a      	beq.n	8006b64 <USBD_LL_SetupStage+0x5e>
 8006b4e:	e01d      	b.n	8006b8c <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8006b56:	4619      	mov	r1, r3
 8006b58:	6878      	ldr	r0, [r7, #4]
 8006b5a:	f000 fb63 	bl	8007224 <USBD_StdDevReq>
 8006b5e:	4603      	mov	r3, r0
 8006b60:	73fb      	strb	r3, [r7, #15]
      break;
 8006b62:	e020      	b.n	8006ba6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8006b6a:	4619      	mov	r1, r3
 8006b6c:	6878      	ldr	r0, [r7, #4]
 8006b6e:	f000 fbcb 	bl	8007308 <USBD_StdItfReq>
 8006b72:	4603      	mov	r3, r0
 8006b74:	73fb      	strb	r3, [r7, #15]
      break;
 8006b76:	e016      	b.n	8006ba6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8006b7e:	4619      	mov	r1, r3
 8006b80:	6878      	ldr	r0, [r7, #4]
 8006b82:	f000 fc2d 	bl	80073e0 <USBD_StdEPReq>
 8006b86:	4603      	mov	r3, r0
 8006b88:	73fb      	strb	r3, [r7, #15]
      break;
 8006b8a:	e00c      	b.n	8006ba6 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8006b92:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8006b96:	b2db      	uxtb	r3, r3
 8006b98:	4619      	mov	r1, r3
 8006b9a:	6878      	ldr	r0, [r7, #4]
 8006b9c:	f001 fdf0 	bl	8008780 <USBD_LL_StallEP>
 8006ba0:	4603      	mov	r3, r0
 8006ba2:	73fb      	strb	r3, [r7, #15]
      break;
 8006ba4:	bf00      	nop
  }

  return ret;
 8006ba6:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ba8:	4618      	mov	r0, r3
 8006baa:	3710      	adds	r7, #16
 8006bac:	46bd      	mov	sp, r7
 8006bae:	bd80      	pop	{r7, pc}

08006bb0 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8006bb0:	b580      	push	{r7, lr}
 8006bb2:	b086      	sub	sp, #24
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	60f8      	str	r0, [r7, #12]
 8006bb8:	460b      	mov	r3, r1
 8006bba:	607a      	str	r2, [r7, #4]
 8006bbc:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8006bbe:	2300      	movs	r3, #0
 8006bc0:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8006bc2:	7afb      	ldrb	r3, [r7, #11]
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d16e      	bne.n	8006ca6 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8006bce:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8006bd6:	2b03      	cmp	r3, #3
 8006bd8:	f040 8098 	bne.w	8006d0c <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8006bdc:	693b      	ldr	r3, [r7, #16]
 8006bde:	689a      	ldr	r2, [r3, #8]
 8006be0:	693b      	ldr	r3, [r7, #16]
 8006be2:	68db      	ldr	r3, [r3, #12]
 8006be4:	429a      	cmp	r2, r3
 8006be6:	d913      	bls.n	8006c10 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8006be8:	693b      	ldr	r3, [r7, #16]
 8006bea:	689a      	ldr	r2, [r3, #8]
 8006bec:	693b      	ldr	r3, [r7, #16]
 8006bee:	68db      	ldr	r3, [r3, #12]
 8006bf0:	1ad2      	subs	r2, r2, r3
 8006bf2:	693b      	ldr	r3, [r7, #16]
 8006bf4:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8006bf6:	693b      	ldr	r3, [r7, #16]
 8006bf8:	68da      	ldr	r2, [r3, #12]
 8006bfa:	693b      	ldr	r3, [r7, #16]
 8006bfc:	689b      	ldr	r3, [r3, #8]
 8006bfe:	4293      	cmp	r3, r2
 8006c00:	bf28      	it	cs
 8006c02:	4613      	movcs	r3, r2
 8006c04:	461a      	mov	r2, r3
 8006c06:	6879      	ldr	r1, [r7, #4]
 8006c08:	68f8      	ldr	r0, [r7, #12]
 8006c0a:	f001 f994 	bl	8007f36 <USBD_CtlContinueRx>
 8006c0e:	e07d      	b.n	8006d0c <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8006c16:	f003 031f 	and.w	r3, r3, #31
 8006c1a:	2b02      	cmp	r3, #2
 8006c1c:	d014      	beq.n	8006c48 <USBD_LL_DataOutStage+0x98>
 8006c1e:	2b02      	cmp	r3, #2
 8006c20:	d81d      	bhi.n	8006c5e <USBD_LL_DataOutStage+0xae>
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d002      	beq.n	8006c2c <USBD_LL_DataOutStage+0x7c>
 8006c26:	2b01      	cmp	r3, #1
 8006c28:	d003      	beq.n	8006c32 <USBD_LL_DataOutStage+0x82>
 8006c2a:	e018      	b.n	8006c5e <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8006c2c:	2300      	movs	r3, #0
 8006c2e:	75bb      	strb	r3, [r7, #22]
            break;
 8006c30:	e018      	b.n	8006c64 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8006c38:	b2db      	uxtb	r3, r3
 8006c3a:	4619      	mov	r1, r3
 8006c3c:	68f8      	ldr	r0, [r7, #12]
 8006c3e:	f000 fa64 	bl	800710a <USBD_CoreFindIF>
 8006c42:	4603      	mov	r3, r0
 8006c44:	75bb      	strb	r3, [r7, #22]
            break;
 8006c46:	e00d      	b.n	8006c64 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8006c4e:	b2db      	uxtb	r3, r3
 8006c50:	4619      	mov	r1, r3
 8006c52:	68f8      	ldr	r0, [r7, #12]
 8006c54:	f000 fa66 	bl	8007124 <USBD_CoreFindEP>
 8006c58:	4603      	mov	r3, r0
 8006c5a:	75bb      	strb	r3, [r7, #22]
            break;
 8006c5c:	e002      	b.n	8006c64 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8006c5e:	2300      	movs	r3, #0
 8006c60:	75bb      	strb	r3, [r7, #22]
            break;
 8006c62:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8006c64:	7dbb      	ldrb	r3, [r7, #22]
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d119      	bne.n	8006c9e <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006c70:	b2db      	uxtb	r3, r3
 8006c72:	2b03      	cmp	r3, #3
 8006c74:	d113      	bne.n	8006c9e <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8006c76:	7dba      	ldrb	r2, [r7, #22]
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	32ae      	adds	r2, #174	@ 0xae
 8006c7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006c80:	691b      	ldr	r3, [r3, #16]
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d00b      	beq.n	8006c9e <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8006c86:	7dba      	ldrb	r2, [r7, #22]
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8006c8e:	7dba      	ldrb	r2, [r7, #22]
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	32ae      	adds	r2, #174	@ 0xae
 8006c94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006c98:	691b      	ldr	r3, [r3, #16]
 8006c9a:	68f8      	ldr	r0, [r7, #12]
 8006c9c:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8006c9e:	68f8      	ldr	r0, [r7, #12]
 8006ca0:	f001 f95a 	bl	8007f58 <USBD_CtlSendStatus>
 8006ca4:	e032      	b.n	8006d0c <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8006ca6:	7afb      	ldrb	r3, [r7, #11]
 8006ca8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006cac:	b2db      	uxtb	r3, r3
 8006cae:	4619      	mov	r1, r3
 8006cb0:	68f8      	ldr	r0, [r7, #12]
 8006cb2:	f000 fa37 	bl	8007124 <USBD_CoreFindEP>
 8006cb6:	4603      	mov	r3, r0
 8006cb8:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006cba:	7dbb      	ldrb	r3, [r7, #22]
 8006cbc:	2bff      	cmp	r3, #255	@ 0xff
 8006cbe:	d025      	beq.n	8006d0c <USBD_LL_DataOutStage+0x15c>
 8006cc0:	7dbb      	ldrb	r3, [r7, #22]
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d122      	bne.n	8006d0c <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006ccc:	b2db      	uxtb	r3, r3
 8006cce:	2b03      	cmp	r3, #3
 8006cd0:	d117      	bne.n	8006d02 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8006cd2:	7dba      	ldrb	r2, [r7, #22]
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	32ae      	adds	r2, #174	@ 0xae
 8006cd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006cdc:	699b      	ldr	r3, [r3, #24]
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d00f      	beq.n	8006d02 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8006ce2:	7dba      	ldrb	r2, [r7, #22]
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8006cea:	7dba      	ldrb	r2, [r7, #22]
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	32ae      	adds	r2, #174	@ 0xae
 8006cf0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006cf4:	699b      	ldr	r3, [r3, #24]
 8006cf6:	7afa      	ldrb	r2, [r7, #11]
 8006cf8:	4611      	mov	r1, r2
 8006cfa:	68f8      	ldr	r0, [r7, #12]
 8006cfc:	4798      	blx	r3
 8006cfe:	4603      	mov	r3, r0
 8006d00:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8006d02:	7dfb      	ldrb	r3, [r7, #23]
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d001      	beq.n	8006d0c <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8006d08:	7dfb      	ldrb	r3, [r7, #23]
 8006d0a:	e000      	b.n	8006d0e <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8006d0c:	2300      	movs	r3, #0
}
 8006d0e:	4618      	mov	r0, r3
 8006d10:	3718      	adds	r7, #24
 8006d12:	46bd      	mov	sp, r7
 8006d14:	bd80      	pop	{r7, pc}

08006d16 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8006d16:	b580      	push	{r7, lr}
 8006d18:	b086      	sub	sp, #24
 8006d1a:	af00      	add	r7, sp, #0
 8006d1c:	60f8      	str	r0, [r7, #12]
 8006d1e:	460b      	mov	r3, r1
 8006d20:	607a      	str	r2, [r7, #4]
 8006d22:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8006d24:	7afb      	ldrb	r3, [r7, #11]
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d16f      	bne.n	8006e0a <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	3314      	adds	r3, #20
 8006d2e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8006d36:	2b02      	cmp	r3, #2
 8006d38:	d15a      	bne.n	8006df0 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8006d3a:	693b      	ldr	r3, [r7, #16]
 8006d3c:	689a      	ldr	r2, [r3, #8]
 8006d3e:	693b      	ldr	r3, [r7, #16]
 8006d40:	68db      	ldr	r3, [r3, #12]
 8006d42:	429a      	cmp	r2, r3
 8006d44:	d914      	bls.n	8006d70 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8006d46:	693b      	ldr	r3, [r7, #16]
 8006d48:	689a      	ldr	r2, [r3, #8]
 8006d4a:	693b      	ldr	r3, [r7, #16]
 8006d4c:	68db      	ldr	r3, [r3, #12]
 8006d4e:	1ad2      	subs	r2, r2, r3
 8006d50:	693b      	ldr	r3, [r7, #16]
 8006d52:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8006d54:	693b      	ldr	r3, [r7, #16]
 8006d56:	689b      	ldr	r3, [r3, #8]
 8006d58:	461a      	mov	r2, r3
 8006d5a:	6879      	ldr	r1, [r7, #4]
 8006d5c:	68f8      	ldr	r0, [r7, #12]
 8006d5e:	f001 f8bc 	bl	8007eda <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006d62:	2300      	movs	r3, #0
 8006d64:	2200      	movs	r2, #0
 8006d66:	2100      	movs	r1, #0
 8006d68:	68f8      	ldr	r0, [r7, #12]
 8006d6a:	f001 fdb3 	bl	80088d4 <USBD_LL_PrepareReceive>
 8006d6e:	e03f      	b.n	8006df0 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8006d70:	693b      	ldr	r3, [r7, #16]
 8006d72:	68da      	ldr	r2, [r3, #12]
 8006d74:	693b      	ldr	r3, [r7, #16]
 8006d76:	689b      	ldr	r3, [r3, #8]
 8006d78:	429a      	cmp	r2, r3
 8006d7a:	d11c      	bne.n	8006db6 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8006d7c:	693b      	ldr	r3, [r7, #16]
 8006d7e:	685a      	ldr	r2, [r3, #4]
 8006d80:	693b      	ldr	r3, [r7, #16]
 8006d82:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8006d84:	429a      	cmp	r2, r3
 8006d86:	d316      	bcc.n	8006db6 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8006d88:	693b      	ldr	r3, [r7, #16]
 8006d8a:	685a      	ldr	r2, [r3, #4]
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8006d92:	429a      	cmp	r2, r3
 8006d94:	d20f      	bcs.n	8006db6 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8006d96:	2200      	movs	r2, #0
 8006d98:	2100      	movs	r1, #0
 8006d9a:	68f8      	ldr	r0, [r7, #12]
 8006d9c:	f001 f89d 	bl	8007eda <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	2200      	movs	r2, #0
 8006da4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006da8:	2300      	movs	r3, #0
 8006daa:	2200      	movs	r2, #0
 8006dac:	2100      	movs	r1, #0
 8006dae:	68f8      	ldr	r0, [r7, #12]
 8006db0:	f001 fd90 	bl	80088d4 <USBD_LL_PrepareReceive>
 8006db4:	e01c      	b.n	8006df0 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006dbc:	b2db      	uxtb	r3, r3
 8006dbe:	2b03      	cmp	r3, #3
 8006dc0:	d10f      	bne.n	8006de2 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006dc8:	68db      	ldr	r3, [r3, #12]
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d009      	beq.n	8006de2 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006ddc:	68db      	ldr	r3, [r3, #12]
 8006dde:	68f8      	ldr	r0, [r7, #12]
 8006de0:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8006de2:	2180      	movs	r1, #128	@ 0x80
 8006de4:	68f8      	ldr	r0, [r7, #12]
 8006de6:	f001 fccb 	bl	8008780 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8006dea:	68f8      	ldr	r0, [r7, #12]
 8006dec:	f001 f8c7 	bl	8007f7e <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d03a      	beq.n	8006e70 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8006dfa:	68f8      	ldr	r0, [r7, #12]
 8006dfc:	f7ff fe42 	bl	8006a84 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	2200      	movs	r2, #0
 8006e04:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8006e08:	e032      	b.n	8006e70 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8006e0a:	7afb      	ldrb	r3, [r7, #11]
 8006e0c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006e10:	b2db      	uxtb	r3, r3
 8006e12:	4619      	mov	r1, r3
 8006e14:	68f8      	ldr	r0, [r7, #12]
 8006e16:	f000 f985 	bl	8007124 <USBD_CoreFindEP>
 8006e1a:	4603      	mov	r3, r0
 8006e1c:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006e1e:	7dfb      	ldrb	r3, [r7, #23]
 8006e20:	2bff      	cmp	r3, #255	@ 0xff
 8006e22:	d025      	beq.n	8006e70 <USBD_LL_DataInStage+0x15a>
 8006e24:	7dfb      	ldrb	r3, [r7, #23]
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d122      	bne.n	8006e70 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006e30:	b2db      	uxtb	r3, r3
 8006e32:	2b03      	cmp	r3, #3
 8006e34:	d11c      	bne.n	8006e70 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8006e36:	7dfa      	ldrb	r2, [r7, #23]
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	32ae      	adds	r2, #174	@ 0xae
 8006e3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006e40:	695b      	ldr	r3, [r3, #20]
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d014      	beq.n	8006e70 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8006e46:	7dfa      	ldrb	r2, [r7, #23]
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8006e4e:	7dfa      	ldrb	r2, [r7, #23]
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	32ae      	adds	r2, #174	@ 0xae
 8006e54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006e58:	695b      	ldr	r3, [r3, #20]
 8006e5a:	7afa      	ldrb	r2, [r7, #11]
 8006e5c:	4611      	mov	r1, r2
 8006e5e:	68f8      	ldr	r0, [r7, #12]
 8006e60:	4798      	blx	r3
 8006e62:	4603      	mov	r3, r0
 8006e64:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8006e66:	7dbb      	ldrb	r3, [r7, #22]
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d001      	beq.n	8006e70 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8006e6c:	7dbb      	ldrb	r3, [r7, #22]
 8006e6e:	e000      	b.n	8006e72 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8006e70:	2300      	movs	r3, #0
}
 8006e72:	4618      	mov	r0, r3
 8006e74:	3718      	adds	r7, #24
 8006e76:	46bd      	mov	sp, r7
 8006e78:	bd80      	pop	{r7, pc}

08006e7a <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8006e7a:	b580      	push	{r7, lr}
 8006e7c:	b084      	sub	sp, #16
 8006e7e:	af00      	add	r7, sp, #0
 8006e80:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8006e82:	2300      	movs	r3, #0
 8006e84:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	2201      	movs	r2, #1
 8006e8a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	2200      	movs	r2, #0
 8006e92:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	2200      	movs	r2, #0
 8006e9a:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2200      	movs	r2, #0
 8006ea0:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2200      	movs	r2, #0
 8006ea8:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d014      	beq.n	8006ee0 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006ebc:	685b      	ldr	r3, [r3, #4]
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d00e      	beq.n	8006ee0 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006ec8:	685b      	ldr	r3, [r3, #4]
 8006eca:	687a      	ldr	r2, [r7, #4]
 8006ecc:	6852      	ldr	r2, [r2, #4]
 8006ece:	b2d2      	uxtb	r2, r2
 8006ed0:	4611      	mov	r1, r2
 8006ed2:	6878      	ldr	r0, [r7, #4]
 8006ed4:	4798      	blx	r3
 8006ed6:	4603      	mov	r3, r0
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d001      	beq.n	8006ee0 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8006edc:	2303      	movs	r3, #3
 8006ede:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006ee0:	2340      	movs	r3, #64	@ 0x40
 8006ee2:	2200      	movs	r2, #0
 8006ee4:	2100      	movs	r1, #0
 8006ee6:	6878      	ldr	r0, [r7, #4]
 8006ee8:	f001 fc05 	bl	80086f6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	2201      	movs	r2, #1
 8006ef0:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	2240      	movs	r2, #64	@ 0x40
 8006ef8:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006efc:	2340      	movs	r3, #64	@ 0x40
 8006efe:	2200      	movs	r2, #0
 8006f00:	2180      	movs	r1, #128	@ 0x80
 8006f02:	6878      	ldr	r0, [r7, #4]
 8006f04:	f001 fbf7 	bl	80086f6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	2201      	movs	r2, #1
 8006f0c:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	2240      	movs	r2, #64	@ 0x40
 8006f12:	621a      	str	r2, [r3, #32]

  return ret;
 8006f14:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f16:	4618      	mov	r0, r3
 8006f18:	3710      	adds	r7, #16
 8006f1a:	46bd      	mov	sp, r7
 8006f1c:	bd80      	pop	{r7, pc}

08006f1e <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8006f1e:	b480      	push	{r7}
 8006f20:	b083      	sub	sp, #12
 8006f22:	af00      	add	r7, sp, #0
 8006f24:	6078      	str	r0, [r7, #4]
 8006f26:	460b      	mov	r3, r1
 8006f28:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	78fa      	ldrb	r2, [r7, #3]
 8006f2e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8006f30:	2300      	movs	r3, #0
}
 8006f32:	4618      	mov	r0, r3
 8006f34:	370c      	adds	r7, #12
 8006f36:	46bd      	mov	sp, r7
 8006f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f3c:	4770      	bx	lr

08006f3e <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8006f3e:	b480      	push	{r7}
 8006f40:	b083      	sub	sp, #12
 8006f42:	af00      	add	r7, sp, #0
 8006f44:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006f4c:	b2db      	uxtb	r3, r3
 8006f4e:	2b04      	cmp	r3, #4
 8006f50:	d006      	beq.n	8006f60 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006f58:	b2da      	uxtb	r2, r3
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	2204      	movs	r2, #4
 8006f64:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8006f68:	2300      	movs	r3, #0
}
 8006f6a:	4618      	mov	r0, r3
 8006f6c:	370c      	adds	r7, #12
 8006f6e:	46bd      	mov	sp, r7
 8006f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f74:	4770      	bx	lr

08006f76 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8006f76:	b480      	push	{r7}
 8006f78:	b083      	sub	sp, #12
 8006f7a:	af00      	add	r7, sp, #0
 8006f7c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006f84:	b2db      	uxtb	r3, r3
 8006f86:	2b04      	cmp	r3, #4
 8006f88:	d106      	bne.n	8006f98 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8006f90:	b2da      	uxtb	r2, r3
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8006f98:	2300      	movs	r3, #0
}
 8006f9a:	4618      	mov	r0, r3
 8006f9c:	370c      	adds	r7, #12
 8006f9e:	46bd      	mov	sp, r7
 8006fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa4:	4770      	bx	lr

08006fa6 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8006fa6:	b580      	push	{r7, lr}
 8006fa8:	b082      	sub	sp, #8
 8006faa:	af00      	add	r7, sp, #0
 8006fac:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006fb4:	b2db      	uxtb	r3, r3
 8006fb6:	2b03      	cmp	r3, #3
 8006fb8:	d110      	bne.n	8006fdc <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d00b      	beq.n	8006fdc <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006fca:	69db      	ldr	r3, [r3, #28]
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d005      	beq.n	8006fdc <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006fd6:	69db      	ldr	r3, [r3, #28]
 8006fd8:	6878      	ldr	r0, [r7, #4]
 8006fda:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8006fdc:	2300      	movs	r3, #0
}
 8006fde:	4618      	mov	r0, r3
 8006fe0:	3708      	adds	r7, #8
 8006fe2:	46bd      	mov	sp, r7
 8006fe4:	bd80      	pop	{r7, pc}

08006fe6 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8006fe6:	b580      	push	{r7, lr}
 8006fe8:	b082      	sub	sp, #8
 8006fea:	af00      	add	r7, sp, #0
 8006fec:	6078      	str	r0, [r7, #4]
 8006fee:	460b      	mov	r3, r1
 8006ff0:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	32ae      	adds	r2, #174	@ 0xae
 8006ffc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007000:	2b00      	cmp	r3, #0
 8007002:	d101      	bne.n	8007008 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8007004:	2303      	movs	r3, #3
 8007006:	e01c      	b.n	8007042 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800700e:	b2db      	uxtb	r3, r3
 8007010:	2b03      	cmp	r3, #3
 8007012:	d115      	bne.n	8007040 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	32ae      	adds	r2, #174	@ 0xae
 800701e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007022:	6a1b      	ldr	r3, [r3, #32]
 8007024:	2b00      	cmp	r3, #0
 8007026:	d00b      	beq.n	8007040 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	32ae      	adds	r2, #174	@ 0xae
 8007032:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007036:	6a1b      	ldr	r3, [r3, #32]
 8007038:	78fa      	ldrb	r2, [r7, #3]
 800703a:	4611      	mov	r1, r2
 800703c:	6878      	ldr	r0, [r7, #4]
 800703e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007040:	2300      	movs	r3, #0
}
 8007042:	4618      	mov	r0, r3
 8007044:	3708      	adds	r7, #8
 8007046:	46bd      	mov	sp, r7
 8007048:	bd80      	pop	{r7, pc}

0800704a <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800704a:	b580      	push	{r7, lr}
 800704c:	b082      	sub	sp, #8
 800704e:	af00      	add	r7, sp, #0
 8007050:	6078      	str	r0, [r7, #4]
 8007052:	460b      	mov	r3, r1
 8007054:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	32ae      	adds	r2, #174	@ 0xae
 8007060:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007064:	2b00      	cmp	r3, #0
 8007066:	d101      	bne.n	800706c <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8007068:	2303      	movs	r3, #3
 800706a:	e01c      	b.n	80070a6 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007072:	b2db      	uxtb	r3, r3
 8007074:	2b03      	cmp	r3, #3
 8007076:	d115      	bne.n	80070a4 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	32ae      	adds	r2, #174	@ 0xae
 8007082:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007086:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007088:	2b00      	cmp	r3, #0
 800708a:	d00b      	beq.n	80070a4 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	32ae      	adds	r2, #174	@ 0xae
 8007096:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800709a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800709c:	78fa      	ldrb	r2, [r7, #3]
 800709e:	4611      	mov	r1, r2
 80070a0:	6878      	ldr	r0, [r7, #4]
 80070a2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80070a4:	2300      	movs	r3, #0
}
 80070a6:	4618      	mov	r0, r3
 80070a8:	3708      	adds	r7, #8
 80070aa:	46bd      	mov	sp, r7
 80070ac:	bd80      	pop	{r7, pc}

080070ae <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80070ae:	b480      	push	{r7}
 80070b0:	b083      	sub	sp, #12
 80070b2:	af00      	add	r7, sp, #0
 80070b4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80070b6:	2300      	movs	r3, #0
}
 80070b8:	4618      	mov	r0, r3
 80070ba:	370c      	adds	r7, #12
 80070bc:	46bd      	mov	sp, r7
 80070be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c2:	4770      	bx	lr

080070c4 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80070c4:	b580      	push	{r7, lr}
 80070c6:	b084      	sub	sp, #16
 80070c8:	af00      	add	r7, sp, #0
 80070ca:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 80070cc:	2300      	movs	r3, #0
 80070ce:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	2201      	movs	r2, #1
 80070d4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d00e      	beq.n	8007100 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80070e8:	685b      	ldr	r3, [r3, #4]
 80070ea:	687a      	ldr	r2, [r7, #4]
 80070ec:	6852      	ldr	r2, [r2, #4]
 80070ee:	b2d2      	uxtb	r2, r2
 80070f0:	4611      	mov	r1, r2
 80070f2:	6878      	ldr	r0, [r7, #4]
 80070f4:	4798      	blx	r3
 80070f6:	4603      	mov	r3, r0
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d001      	beq.n	8007100 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 80070fc:	2303      	movs	r3, #3
 80070fe:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007100:	7bfb      	ldrb	r3, [r7, #15]
}
 8007102:	4618      	mov	r0, r3
 8007104:	3710      	adds	r7, #16
 8007106:	46bd      	mov	sp, r7
 8007108:	bd80      	pop	{r7, pc}

0800710a <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800710a:	b480      	push	{r7}
 800710c:	b083      	sub	sp, #12
 800710e:	af00      	add	r7, sp, #0
 8007110:	6078      	str	r0, [r7, #4]
 8007112:	460b      	mov	r3, r1
 8007114:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8007116:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8007118:	4618      	mov	r0, r3
 800711a:	370c      	adds	r7, #12
 800711c:	46bd      	mov	sp, r7
 800711e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007122:	4770      	bx	lr

08007124 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8007124:	b480      	push	{r7}
 8007126:	b083      	sub	sp, #12
 8007128:	af00      	add	r7, sp, #0
 800712a:	6078      	str	r0, [r7, #4]
 800712c:	460b      	mov	r3, r1
 800712e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8007130:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8007132:	4618      	mov	r0, r3
 8007134:	370c      	adds	r7, #12
 8007136:	46bd      	mov	sp, r7
 8007138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800713c:	4770      	bx	lr

0800713e <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800713e:	b580      	push	{r7, lr}
 8007140:	b086      	sub	sp, #24
 8007142:	af00      	add	r7, sp, #0
 8007144:	6078      	str	r0, [r7, #4]
 8007146:	460b      	mov	r3, r1
 8007148:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8007152:	2300      	movs	r3, #0
 8007154:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	885b      	ldrh	r3, [r3, #2]
 800715a:	b29b      	uxth	r3, r3
 800715c:	68fa      	ldr	r2, [r7, #12]
 800715e:	7812      	ldrb	r2, [r2, #0]
 8007160:	4293      	cmp	r3, r2
 8007162:	d91f      	bls.n	80071a4 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	781b      	ldrb	r3, [r3, #0]
 8007168:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800716a:	e013      	b.n	8007194 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800716c:	f107 030a 	add.w	r3, r7, #10
 8007170:	4619      	mov	r1, r3
 8007172:	6978      	ldr	r0, [r7, #20]
 8007174:	f000 f81b 	bl	80071ae <USBD_GetNextDesc>
 8007178:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800717a:	697b      	ldr	r3, [r7, #20]
 800717c:	785b      	ldrb	r3, [r3, #1]
 800717e:	2b05      	cmp	r3, #5
 8007180:	d108      	bne.n	8007194 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8007182:	697b      	ldr	r3, [r7, #20]
 8007184:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8007186:	693b      	ldr	r3, [r7, #16]
 8007188:	789b      	ldrb	r3, [r3, #2]
 800718a:	78fa      	ldrb	r2, [r7, #3]
 800718c:	429a      	cmp	r2, r3
 800718e:	d008      	beq.n	80071a2 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8007190:	2300      	movs	r3, #0
 8007192:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	885b      	ldrh	r3, [r3, #2]
 8007198:	b29a      	uxth	r2, r3
 800719a:	897b      	ldrh	r3, [r7, #10]
 800719c:	429a      	cmp	r2, r3
 800719e:	d8e5      	bhi.n	800716c <USBD_GetEpDesc+0x2e>
 80071a0:	e000      	b.n	80071a4 <USBD_GetEpDesc+0x66>
          break;
 80071a2:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 80071a4:	693b      	ldr	r3, [r7, #16]
}
 80071a6:	4618      	mov	r0, r3
 80071a8:	3718      	adds	r7, #24
 80071aa:	46bd      	mov	sp, r7
 80071ac:	bd80      	pop	{r7, pc}

080071ae <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80071ae:	b480      	push	{r7}
 80071b0:	b085      	sub	sp, #20
 80071b2:	af00      	add	r7, sp, #0
 80071b4:	6078      	str	r0, [r7, #4]
 80071b6:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 80071bc:	683b      	ldr	r3, [r7, #0]
 80071be:	881b      	ldrh	r3, [r3, #0]
 80071c0:	68fa      	ldr	r2, [r7, #12]
 80071c2:	7812      	ldrb	r2, [r2, #0]
 80071c4:	4413      	add	r3, r2
 80071c6:	b29a      	uxth	r2, r3
 80071c8:	683b      	ldr	r3, [r7, #0]
 80071ca:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	781b      	ldrb	r3, [r3, #0]
 80071d0:	461a      	mov	r2, r3
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	4413      	add	r3, r2
 80071d6:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80071d8:	68fb      	ldr	r3, [r7, #12]
}
 80071da:	4618      	mov	r0, r3
 80071dc:	3714      	adds	r7, #20
 80071de:	46bd      	mov	sp, r7
 80071e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e4:	4770      	bx	lr

080071e6 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80071e6:	b480      	push	{r7}
 80071e8:	b087      	sub	sp, #28
 80071ea:	af00      	add	r7, sp, #0
 80071ec:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80071f2:	697b      	ldr	r3, [r7, #20]
 80071f4:	781b      	ldrb	r3, [r3, #0]
 80071f6:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80071f8:	697b      	ldr	r3, [r7, #20]
 80071fa:	3301      	adds	r3, #1
 80071fc:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80071fe:	697b      	ldr	r3, [r7, #20]
 8007200:	781b      	ldrb	r3, [r3, #0]
 8007202:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8007204:	8a3b      	ldrh	r3, [r7, #16]
 8007206:	021b      	lsls	r3, r3, #8
 8007208:	b21a      	sxth	r2, r3
 800720a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800720e:	4313      	orrs	r3, r2
 8007210:	b21b      	sxth	r3, r3
 8007212:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8007214:	89fb      	ldrh	r3, [r7, #14]
}
 8007216:	4618      	mov	r0, r3
 8007218:	371c      	adds	r7, #28
 800721a:	46bd      	mov	sp, r7
 800721c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007220:	4770      	bx	lr
	...

08007224 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007224:	b580      	push	{r7, lr}
 8007226:	b084      	sub	sp, #16
 8007228:	af00      	add	r7, sp, #0
 800722a:	6078      	str	r0, [r7, #4]
 800722c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800722e:	2300      	movs	r3, #0
 8007230:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007232:	683b      	ldr	r3, [r7, #0]
 8007234:	781b      	ldrb	r3, [r3, #0]
 8007236:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800723a:	2b40      	cmp	r3, #64	@ 0x40
 800723c:	d005      	beq.n	800724a <USBD_StdDevReq+0x26>
 800723e:	2b40      	cmp	r3, #64	@ 0x40
 8007240:	d857      	bhi.n	80072f2 <USBD_StdDevReq+0xce>
 8007242:	2b00      	cmp	r3, #0
 8007244:	d00f      	beq.n	8007266 <USBD_StdDevReq+0x42>
 8007246:	2b20      	cmp	r3, #32
 8007248:	d153      	bne.n	80072f2 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	32ae      	adds	r2, #174	@ 0xae
 8007254:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007258:	689b      	ldr	r3, [r3, #8]
 800725a:	6839      	ldr	r1, [r7, #0]
 800725c:	6878      	ldr	r0, [r7, #4]
 800725e:	4798      	blx	r3
 8007260:	4603      	mov	r3, r0
 8007262:	73fb      	strb	r3, [r7, #15]
      break;
 8007264:	e04a      	b.n	80072fc <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007266:	683b      	ldr	r3, [r7, #0]
 8007268:	785b      	ldrb	r3, [r3, #1]
 800726a:	2b09      	cmp	r3, #9
 800726c:	d83b      	bhi.n	80072e6 <USBD_StdDevReq+0xc2>
 800726e:	a201      	add	r2, pc, #4	@ (adr r2, 8007274 <USBD_StdDevReq+0x50>)
 8007270:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007274:	080072c9 	.word	0x080072c9
 8007278:	080072dd 	.word	0x080072dd
 800727c:	080072e7 	.word	0x080072e7
 8007280:	080072d3 	.word	0x080072d3
 8007284:	080072e7 	.word	0x080072e7
 8007288:	080072a7 	.word	0x080072a7
 800728c:	0800729d 	.word	0x0800729d
 8007290:	080072e7 	.word	0x080072e7
 8007294:	080072bf 	.word	0x080072bf
 8007298:	080072b1 	.word	0x080072b1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800729c:	6839      	ldr	r1, [r7, #0]
 800729e:	6878      	ldr	r0, [r7, #4]
 80072a0:	f000 fa3c 	bl	800771c <USBD_GetDescriptor>
          break;
 80072a4:	e024      	b.n	80072f0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80072a6:	6839      	ldr	r1, [r7, #0]
 80072a8:	6878      	ldr	r0, [r7, #4]
 80072aa:	f000 fba1 	bl	80079f0 <USBD_SetAddress>
          break;
 80072ae:	e01f      	b.n	80072f0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80072b0:	6839      	ldr	r1, [r7, #0]
 80072b2:	6878      	ldr	r0, [r7, #4]
 80072b4:	f000 fbe0 	bl	8007a78 <USBD_SetConfig>
 80072b8:	4603      	mov	r3, r0
 80072ba:	73fb      	strb	r3, [r7, #15]
          break;
 80072bc:	e018      	b.n	80072f0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80072be:	6839      	ldr	r1, [r7, #0]
 80072c0:	6878      	ldr	r0, [r7, #4]
 80072c2:	f000 fc83 	bl	8007bcc <USBD_GetConfig>
          break;
 80072c6:	e013      	b.n	80072f0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80072c8:	6839      	ldr	r1, [r7, #0]
 80072ca:	6878      	ldr	r0, [r7, #4]
 80072cc:	f000 fcb4 	bl	8007c38 <USBD_GetStatus>
          break;
 80072d0:	e00e      	b.n	80072f0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80072d2:	6839      	ldr	r1, [r7, #0]
 80072d4:	6878      	ldr	r0, [r7, #4]
 80072d6:	f000 fce3 	bl	8007ca0 <USBD_SetFeature>
          break;
 80072da:	e009      	b.n	80072f0 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80072dc:	6839      	ldr	r1, [r7, #0]
 80072de:	6878      	ldr	r0, [r7, #4]
 80072e0:	f000 fd07 	bl	8007cf2 <USBD_ClrFeature>
          break;
 80072e4:	e004      	b.n	80072f0 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80072e6:	6839      	ldr	r1, [r7, #0]
 80072e8:	6878      	ldr	r0, [r7, #4]
 80072ea:	f000 fd5e 	bl	8007daa <USBD_CtlError>
          break;
 80072ee:	bf00      	nop
      }
      break;
 80072f0:	e004      	b.n	80072fc <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 80072f2:	6839      	ldr	r1, [r7, #0]
 80072f4:	6878      	ldr	r0, [r7, #4]
 80072f6:	f000 fd58 	bl	8007daa <USBD_CtlError>
      break;
 80072fa:	bf00      	nop
  }

  return ret;
 80072fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80072fe:	4618      	mov	r0, r3
 8007300:	3710      	adds	r7, #16
 8007302:	46bd      	mov	sp, r7
 8007304:	bd80      	pop	{r7, pc}
 8007306:	bf00      	nop

08007308 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007308:	b580      	push	{r7, lr}
 800730a:	b084      	sub	sp, #16
 800730c:	af00      	add	r7, sp, #0
 800730e:	6078      	str	r0, [r7, #4]
 8007310:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007312:	2300      	movs	r3, #0
 8007314:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007316:	683b      	ldr	r3, [r7, #0]
 8007318:	781b      	ldrb	r3, [r3, #0]
 800731a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800731e:	2b40      	cmp	r3, #64	@ 0x40
 8007320:	d005      	beq.n	800732e <USBD_StdItfReq+0x26>
 8007322:	2b40      	cmp	r3, #64	@ 0x40
 8007324:	d852      	bhi.n	80073cc <USBD_StdItfReq+0xc4>
 8007326:	2b00      	cmp	r3, #0
 8007328:	d001      	beq.n	800732e <USBD_StdItfReq+0x26>
 800732a:	2b20      	cmp	r3, #32
 800732c:	d14e      	bne.n	80073cc <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007334:	b2db      	uxtb	r3, r3
 8007336:	3b01      	subs	r3, #1
 8007338:	2b02      	cmp	r3, #2
 800733a:	d840      	bhi.n	80073be <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800733c:	683b      	ldr	r3, [r7, #0]
 800733e:	889b      	ldrh	r3, [r3, #4]
 8007340:	b2db      	uxtb	r3, r3
 8007342:	2b01      	cmp	r3, #1
 8007344:	d836      	bhi.n	80073b4 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8007346:	683b      	ldr	r3, [r7, #0]
 8007348:	889b      	ldrh	r3, [r3, #4]
 800734a:	b2db      	uxtb	r3, r3
 800734c:	4619      	mov	r1, r3
 800734e:	6878      	ldr	r0, [r7, #4]
 8007350:	f7ff fedb 	bl	800710a <USBD_CoreFindIF>
 8007354:	4603      	mov	r3, r0
 8007356:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007358:	7bbb      	ldrb	r3, [r7, #14]
 800735a:	2bff      	cmp	r3, #255	@ 0xff
 800735c:	d01d      	beq.n	800739a <USBD_StdItfReq+0x92>
 800735e:	7bbb      	ldrb	r3, [r7, #14]
 8007360:	2b00      	cmp	r3, #0
 8007362:	d11a      	bne.n	800739a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8007364:	7bba      	ldrb	r2, [r7, #14]
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	32ae      	adds	r2, #174	@ 0xae
 800736a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800736e:	689b      	ldr	r3, [r3, #8]
 8007370:	2b00      	cmp	r3, #0
 8007372:	d00f      	beq.n	8007394 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8007374:	7bba      	ldrb	r2, [r7, #14]
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800737c:	7bba      	ldrb	r2, [r7, #14]
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	32ae      	adds	r2, #174	@ 0xae
 8007382:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007386:	689b      	ldr	r3, [r3, #8]
 8007388:	6839      	ldr	r1, [r7, #0]
 800738a:	6878      	ldr	r0, [r7, #4]
 800738c:	4798      	blx	r3
 800738e:	4603      	mov	r3, r0
 8007390:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8007392:	e004      	b.n	800739e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8007394:	2303      	movs	r3, #3
 8007396:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8007398:	e001      	b.n	800739e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800739a:	2303      	movs	r3, #3
 800739c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800739e:	683b      	ldr	r3, [r7, #0]
 80073a0:	88db      	ldrh	r3, [r3, #6]
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d110      	bne.n	80073c8 <USBD_StdItfReq+0xc0>
 80073a6:	7bfb      	ldrb	r3, [r7, #15]
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d10d      	bne.n	80073c8 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 80073ac:	6878      	ldr	r0, [r7, #4]
 80073ae:	f000 fdd3 	bl	8007f58 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80073b2:	e009      	b.n	80073c8 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 80073b4:	6839      	ldr	r1, [r7, #0]
 80073b6:	6878      	ldr	r0, [r7, #4]
 80073b8:	f000 fcf7 	bl	8007daa <USBD_CtlError>
          break;
 80073bc:	e004      	b.n	80073c8 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80073be:	6839      	ldr	r1, [r7, #0]
 80073c0:	6878      	ldr	r0, [r7, #4]
 80073c2:	f000 fcf2 	bl	8007daa <USBD_CtlError>
          break;
 80073c6:	e000      	b.n	80073ca <USBD_StdItfReq+0xc2>
          break;
 80073c8:	bf00      	nop
      }
      break;
 80073ca:	e004      	b.n	80073d6 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 80073cc:	6839      	ldr	r1, [r7, #0]
 80073ce:	6878      	ldr	r0, [r7, #4]
 80073d0:	f000 fceb 	bl	8007daa <USBD_CtlError>
      break;
 80073d4:	bf00      	nop
  }

  return ret;
 80073d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80073d8:	4618      	mov	r0, r3
 80073da:	3710      	adds	r7, #16
 80073dc:	46bd      	mov	sp, r7
 80073de:	bd80      	pop	{r7, pc}

080073e0 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80073e0:	b580      	push	{r7, lr}
 80073e2:	b084      	sub	sp, #16
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	6078      	str	r0, [r7, #4]
 80073e8:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 80073ea:	2300      	movs	r3, #0
 80073ec:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 80073ee:	683b      	ldr	r3, [r7, #0]
 80073f0:	889b      	ldrh	r3, [r3, #4]
 80073f2:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80073f4:	683b      	ldr	r3, [r7, #0]
 80073f6:	781b      	ldrb	r3, [r3, #0]
 80073f8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80073fc:	2b40      	cmp	r3, #64	@ 0x40
 80073fe:	d007      	beq.n	8007410 <USBD_StdEPReq+0x30>
 8007400:	2b40      	cmp	r3, #64	@ 0x40
 8007402:	f200 817f 	bhi.w	8007704 <USBD_StdEPReq+0x324>
 8007406:	2b00      	cmp	r3, #0
 8007408:	d02a      	beq.n	8007460 <USBD_StdEPReq+0x80>
 800740a:	2b20      	cmp	r3, #32
 800740c:	f040 817a 	bne.w	8007704 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8007410:	7bbb      	ldrb	r3, [r7, #14]
 8007412:	4619      	mov	r1, r3
 8007414:	6878      	ldr	r0, [r7, #4]
 8007416:	f7ff fe85 	bl	8007124 <USBD_CoreFindEP>
 800741a:	4603      	mov	r3, r0
 800741c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800741e:	7b7b      	ldrb	r3, [r7, #13]
 8007420:	2bff      	cmp	r3, #255	@ 0xff
 8007422:	f000 8174 	beq.w	800770e <USBD_StdEPReq+0x32e>
 8007426:	7b7b      	ldrb	r3, [r7, #13]
 8007428:	2b00      	cmp	r3, #0
 800742a:	f040 8170 	bne.w	800770e <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800742e:	7b7a      	ldrb	r2, [r7, #13]
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8007436:	7b7a      	ldrb	r2, [r7, #13]
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	32ae      	adds	r2, #174	@ 0xae
 800743c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007440:	689b      	ldr	r3, [r3, #8]
 8007442:	2b00      	cmp	r3, #0
 8007444:	f000 8163 	beq.w	800770e <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8007448:	7b7a      	ldrb	r2, [r7, #13]
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	32ae      	adds	r2, #174	@ 0xae
 800744e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007452:	689b      	ldr	r3, [r3, #8]
 8007454:	6839      	ldr	r1, [r7, #0]
 8007456:	6878      	ldr	r0, [r7, #4]
 8007458:	4798      	blx	r3
 800745a:	4603      	mov	r3, r0
 800745c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800745e:	e156      	b.n	800770e <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007460:	683b      	ldr	r3, [r7, #0]
 8007462:	785b      	ldrb	r3, [r3, #1]
 8007464:	2b03      	cmp	r3, #3
 8007466:	d008      	beq.n	800747a <USBD_StdEPReq+0x9a>
 8007468:	2b03      	cmp	r3, #3
 800746a:	f300 8145 	bgt.w	80076f8 <USBD_StdEPReq+0x318>
 800746e:	2b00      	cmp	r3, #0
 8007470:	f000 809b 	beq.w	80075aa <USBD_StdEPReq+0x1ca>
 8007474:	2b01      	cmp	r3, #1
 8007476:	d03c      	beq.n	80074f2 <USBD_StdEPReq+0x112>
 8007478:	e13e      	b.n	80076f8 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007480:	b2db      	uxtb	r3, r3
 8007482:	2b02      	cmp	r3, #2
 8007484:	d002      	beq.n	800748c <USBD_StdEPReq+0xac>
 8007486:	2b03      	cmp	r3, #3
 8007488:	d016      	beq.n	80074b8 <USBD_StdEPReq+0xd8>
 800748a:	e02c      	b.n	80074e6 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800748c:	7bbb      	ldrb	r3, [r7, #14]
 800748e:	2b00      	cmp	r3, #0
 8007490:	d00d      	beq.n	80074ae <USBD_StdEPReq+0xce>
 8007492:	7bbb      	ldrb	r3, [r7, #14]
 8007494:	2b80      	cmp	r3, #128	@ 0x80
 8007496:	d00a      	beq.n	80074ae <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007498:	7bbb      	ldrb	r3, [r7, #14]
 800749a:	4619      	mov	r1, r3
 800749c:	6878      	ldr	r0, [r7, #4]
 800749e:	f001 f96f 	bl	8008780 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80074a2:	2180      	movs	r1, #128	@ 0x80
 80074a4:	6878      	ldr	r0, [r7, #4]
 80074a6:	f001 f96b 	bl	8008780 <USBD_LL_StallEP>
 80074aa:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80074ac:	e020      	b.n	80074f0 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 80074ae:	6839      	ldr	r1, [r7, #0]
 80074b0:	6878      	ldr	r0, [r7, #4]
 80074b2:	f000 fc7a 	bl	8007daa <USBD_CtlError>
              break;
 80074b6:	e01b      	b.n	80074f0 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80074b8:	683b      	ldr	r3, [r7, #0]
 80074ba:	885b      	ldrh	r3, [r3, #2]
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d10e      	bne.n	80074de <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80074c0:	7bbb      	ldrb	r3, [r7, #14]
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d00b      	beq.n	80074de <USBD_StdEPReq+0xfe>
 80074c6:	7bbb      	ldrb	r3, [r7, #14]
 80074c8:	2b80      	cmp	r3, #128	@ 0x80
 80074ca:	d008      	beq.n	80074de <USBD_StdEPReq+0xfe>
 80074cc:	683b      	ldr	r3, [r7, #0]
 80074ce:	88db      	ldrh	r3, [r3, #6]
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d104      	bne.n	80074de <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80074d4:	7bbb      	ldrb	r3, [r7, #14]
 80074d6:	4619      	mov	r1, r3
 80074d8:	6878      	ldr	r0, [r7, #4]
 80074da:	f001 f951 	bl	8008780 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80074de:	6878      	ldr	r0, [r7, #4]
 80074e0:	f000 fd3a 	bl	8007f58 <USBD_CtlSendStatus>

              break;
 80074e4:	e004      	b.n	80074f0 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 80074e6:	6839      	ldr	r1, [r7, #0]
 80074e8:	6878      	ldr	r0, [r7, #4]
 80074ea:	f000 fc5e 	bl	8007daa <USBD_CtlError>
              break;
 80074ee:	bf00      	nop
          }
          break;
 80074f0:	e107      	b.n	8007702 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80074f8:	b2db      	uxtb	r3, r3
 80074fa:	2b02      	cmp	r3, #2
 80074fc:	d002      	beq.n	8007504 <USBD_StdEPReq+0x124>
 80074fe:	2b03      	cmp	r3, #3
 8007500:	d016      	beq.n	8007530 <USBD_StdEPReq+0x150>
 8007502:	e04b      	b.n	800759c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007504:	7bbb      	ldrb	r3, [r7, #14]
 8007506:	2b00      	cmp	r3, #0
 8007508:	d00d      	beq.n	8007526 <USBD_StdEPReq+0x146>
 800750a:	7bbb      	ldrb	r3, [r7, #14]
 800750c:	2b80      	cmp	r3, #128	@ 0x80
 800750e:	d00a      	beq.n	8007526 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007510:	7bbb      	ldrb	r3, [r7, #14]
 8007512:	4619      	mov	r1, r3
 8007514:	6878      	ldr	r0, [r7, #4]
 8007516:	f001 f933 	bl	8008780 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800751a:	2180      	movs	r1, #128	@ 0x80
 800751c:	6878      	ldr	r0, [r7, #4]
 800751e:	f001 f92f 	bl	8008780 <USBD_LL_StallEP>
 8007522:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007524:	e040      	b.n	80075a8 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8007526:	6839      	ldr	r1, [r7, #0]
 8007528:	6878      	ldr	r0, [r7, #4]
 800752a:	f000 fc3e 	bl	8007daa <USBD_CtlError>
              break;
 800752e:	e03b      	b.n	80075a8 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007530:	683b      	ldr	r3, [r7, #0]
 8007532:	885b      	ldrh	r3, [r3, #2]
 8007534:	2b00      	cmp	r3, #0
 8007536:	d136      	bne.n	80075a6 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8007538:	7bbb      	ldrb	r3, [r7, #14]
 800753a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800753e:	2b00      	cmp	r3, #0
 8007540:	d004      	beq.n	800754c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8007542:	7bbb      	ldrb	r3, [r7, #14]
 8007544:	4619      	mov	r1, r3
 8007546:	6878      	ldr	r0, [r7, #4]
 8007548:	f001 f939 	bl	80087be <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800754c:	6878      	ldr	r0, [r7, #4]
 800754e:	f000 fd03 	bl	8007f58 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8007552:	7bbb      	ldrb	r3, [r7, #14]
 8007554:	4619      	mov	r1, r3
 8007556:	6878      	ldr	r0, [r7, #4]
 8007558:	f7ff fde4 	bl	8007124 <USBD_CoreFindEP>
 800755c:	4603      	mov	r3, r0
 800755e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007560:	7b7b      	ldrb	r3, [r7, #13]
 8007562:	2bff      	cmp	r3, #255	@ 0xff
 8007564:	d01f      	beq.n	80075a6 <USBD_StdEPReq+0x1c6>
 8007566:	7b7b      	ldrb	r3, [r7, #13]
 8007568:	2b00      	cmp	r3, #0
 800756a:	d11c      	bne.n	80075a6 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800756c:	7b7a      	ldrb	r2, [r7, #13]
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8007574:	7b7a      	ldrb	r2, [r7, #13]
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	32ae      	adds	r2, #174	@ 0xae
 800757a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800757e:	689b      	ldr	r3, [r3, #8]
 8007580:	2b00      	cmp	r3, #0
 8007582:	d010      	beq.n	80075a6 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8007584:	7b7a      	ldrb	r2, [r7, #13]
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	32ae      	adds	r2, #174	@ 0xae
 800758a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800758e:	689b      	ldr	r3, [r3, #8]
 8007590:	6839      	ldr	r1, [r7, #0]
 8007592:	6878      	ldr	r0, [r7, #4]
 8007594:	4798      	blx	r3
 8007596:	4603      	mov	r3, r0
 8007598:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800759a:	e004      	b.n	80075a6 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800759c:	6839      	ldr	r1, [r7, #0]
 800759e:	6878      	ldr	r0, [r7, #4]
 80075a0:	f000 fc03 	bl	8007daa <USBD_CtlError>
              break;
 80075a4:	e000      	b.n	80075a8 <USBD_StdEPReq+0x1c8>
              break;
 80075a6:	bf00      	nop
          }
          break;
 80075a8:	e0ab      	b.n	8007702 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80075b0:	b2db      	uxtb	r3, r3
 80075b2:	2b02      	cmp	r3, #2
 80075b4:	d002      	beq.n	80075bc <USBD_StdEPReq+0x1dc>
 80075b6:	2b03      	cmp	r3, #3
 80075b8:	d032      	beq.n	8007620 <USBD_StdEPReq+0x240>
 80075ba:	e097      	b.n	80076ec <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80075bc:	7bbb      	ldrb	r3, [r7, #14]
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d007      	beq.n	80075d2 <USBD_StdEPReq+0x1f2>
 80075c2:	7bbb      	ldrb	r3, [r7, #14]
 80075c4:	2b80      	cmp	r3, #128	@ 0x80
 80075c6:	d004      	beq.n	80075d2 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 80075c8:	6839      	ldr	r1, [r7, #0]
 80075ca:	6878      	ldr	r0, [r7, #4]
 80075cc:	f000 fbed 	bl	8007daa <USBD_CtlError>
                break;
 80075d0:	e091      	b.n	80076f6 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80075d2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	da0b      	bge.n	80075f2 <USBD_StdEPReq+0x212>
 80075da:	7bbb      	ldrb	r3, [r7, #14]
 80075dc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80075e0:	4613      	mov	r3, r2
 80075e2:	009b      	lsls	r3, r3, #2
 80075e4:	4413      	add	r3, r2
 80075e6:	009b      	lsls	r3, r3, #2
 80075e8:	3310      	adds	r3, #16
 80075ea:	687a      	ldr	r2, [r7, #4]
 80075ec:	4413      	add	r3, r2
 80075ee:	3304      	adds	r3, #4
 80075f0:	e00b      	b.n	800760a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80075f2:	7bbb      	ldrb	r3, [r7, #14]
 80075f4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80075f8:	4613      	mov	r3, r2
 80075fa:	009b      	lsls	r3, r3, #2
 80075fc:	4413      	add	r3, r2
 80075fe:	009b      	lsls	r3, r3, #2
 8007600:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007604:	687a      	ldr	r2, [r7, #4]
 8007606:	4413      	add	r3, r2
 8007608:	3304      	adds	r3, #4
 800760a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800760c:	68bb      	ldr	r3, [r7, #8]
 800760e:	2200      	movs	r2, #0
 8007610:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007612:	68bb      	ldr	r3, [r7, #8]
 8007614:	2202      	movs	r2, #2
 8007616:	4619      	mov	r1, r3
 8007618:	6878      	ldr	r0, [r7, #4]
 800761a:	f000 fc43 	bl	8007ea4 <USBD_CtlSendData>
              break;
 800761e:	e06a      	b.n	80076f6 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8007620:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007624:	2b00      	cmp	r3, #0
 8007626:	da11      	bge.n	800764c <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8007628:	7bbb      	ldrb	r3, [r7, #14]
 800762a:	f003 020f 	and.w	r2, r3, #15
 800762e:	6879      	ldr	r1, [r7, #4]
 8007630:	4613      	mov	r3, r2
 8007632:	009b      	lsls	r3, r3, #2
 8007634:	4413      	add	r3, r2
 8007636:	009b      	lsls	r3, r3, #2
 8007638:	440b      	add	r3, r1
 800763a:	3324      	adds	r3, #36	@ 0x24
 800763c:	881b      	ldrh	r3, [r3, #0]
 800763e:	2b00      	cmp	r3, #0
 8007640:	d117      	bne.n	8007672 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8007642:	6839      	ldr	r1, [r7, #0]
 8007644:	6878      	ldr	r0, [r7, #4]
 8007646:	f000 fbb0 	bl	8007daa <USBD_CtlError>
                  break;
 800764a:	e054      	b.n	80076f6 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800764c:	7bbb      	ldrb	r3, [r7, #14]
 800764e:	f003 020f 	and.w	r2, r3, #15
 8007652:	6879      	ldr	r1, [r7, #4]
 8007654:	4613      	mov	r3, r2
 8007656:	009b      	lsls	r3, r3, #2
 8007658:	4413      	add	r3, r2
 800765a:	009b      	lsls	r3, r3, #2
 800765c:	440b      	add	r3, r1
 800765e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8007662:	881b      	ldrh	r3, [r3, #0]
 8007664:	2b00      	cmp	r3, #0
 8007666:	d104      	bne.n	8007672 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8007668:	6839      	ldr	r1, [r7, #0]
 800766a:	6878      	ldr	r0, [r7, #4]
 800766c:	f000 fb9d 	bl	8007daa <USBD_CtlError>
                  break;
 8007670:	e041      	b.n	80076f6 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007672:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007676:	2b00      	cmp	r3, #0
 8007678:	da0b      	bge.n	8007692 <USBD_StdEPReq+0x2b2>
 800767a:	7bbb      	ldrb	r3, [r7, #14]
 800767c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007680:	4613      	mov	r3, r2
 8007682:	009b      	lsls	r3, r3, #2
 8007684:	4413      	add	r3, r2
 8007686:	009b      	lsls	r3, r3, #2
 8007688:	3310      	adds	r3, #16
 800768a:	687a      	ldr	r2, [r7, #4]
 800768c:	4413      	add	r3, r2
 800768e:	3304      	adds	r3, #4
 8007690:	e00b      	b.n	80076aa <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007692:	7bbb      	ldrb	r3, [r7, #14]
 8007694:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007698:	4613      	mov	r3, r2
 800769a:	009b      	lsls	r3, r3, #2
 800769c:	4413      	add	r3, r2
 800769e:	009b      	lsls	r3, r3, #2
 80076a0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80076a4:	687a      	ldr	r2, [r7, #4]
 80076a6:	4413      	add	r3, r2
 80076a8:	3304      	adds	r3, #4
 80076aa:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80076ac:	7bbb      	ldrb	r3, [r7, #14]
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d002      	beq.n	80076b8 <USBD_StdEPReq+0x2d8>
 80076b2:	7bbb      	ldrb	r3, [r7, #14]
 80076b4:	2b80      	cmp	r3, #128	@ 0x80
 80076b6:	d103      	bne.n	80076c0 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 80076b8:	68bb      	ldr	r3, [r7, #8]
 80076ba:	2200      	movs	r2, #0
 80076bc:	601a      	str	r2, [r3, #0]
 80076be:	e00e      	b.n	80076de <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80076c0:	7bbb      	ldrb	r3, [r7, #14]
 80076c2:	4619      	mov	r1, r3
 80076c4:	6878      	ldr	r0, [r7, #4]
 80076c6:	f001 f899 	bl	80087fc <USBD_LL_IsStallEP>
 80076ca:	4603      	mov	r3, r0
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d003      	beq.n	80076d8 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 80076d0:	68bb      	ldr	r3, [r7, #8]
 80076d2:	2201      	movs	r2, #1
 80076d4:	601a      	str	r2, [r3, #0]
 80076d6:	e002      	b.n	80076de <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 80076d8:	68bb      	ldr	r3, [r7, #8]
 80076da:	2200      	movs	r2, #0
 80076dc:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80076de:	68bb      	ldr	r3, [r7, #8]
 80076e0:	2202      	movs	r2, #2
 80076e2:	4619      	mov	r1, r3
 80076e4:	6878      	ldr	r0, [r7, #4]
 80076e6:	f000 fbdd 	bl	8007ea4 <USBD_CtlSendData>
              break;
 80076ea:	e004      	b.n	80076f6 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 80076ec:	6839      	ldr	r1, [r7, #0]
 80076ee:	6878      	ldr	r0, [r7, #4]
 80076f0:	f000 fb5b 	bl	8007daa <USBD_CtlError>
              break;
 80076f4:	bf00      	nop
          }
          break;
 80076f6:	e004      	b.n	8007702 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 80076f8:	6839      	ldr	r1, [r7, #0]
 80076fa:	6878      	ldr	r0, [r7, #4]
 80076fc:	f000 fb55 	bl	8007daa <USBD_CtlError>
          break;
 8007700:	bf00      	nop
      }
      break;
 8007702:	e005      	b.n	8007710 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8007704:	6839      	ldr	r1, [r7, #0]
 8007706:	6878      	ldr	r0, [r7, #4]
 8007708:	f000 fb4f 	bl	8007daa <USBD_CtlError>
      break;
 800770c:	e000      	b.n	8007710 <USBD_StdEPReq+0x330>
      break;
 800770e:	bf00      	nop
  }

  return ret;
 8007710:	7bfb      	ldrb	r3, [r7, #15]
}
 8007712:	4618      	mov	r0, r3
 8007714:	3710      	adds	r7, #16
 8007716:	46bd      	mov	sp, r7
 8007718:	bd80      	pop	{r7, pc}
	...

0800771c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800771c:	b580      	push	{r7, lr}
 800771e:	b084      	sub	sp, #16
 8007720:	af00      	add	r7, sp, #0
 8007722:	6078      	str	r0, [r7, #4]
 8007724:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007726:	2300      	movs	r3, #0
 8007728:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800772a:	2300      	movs	r3, #0
 800772c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800772e:	2300      	movs	r3, #0
 8007730:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8007732:	683b      	ldr	r3, [r7, #0]
 8007734:	885b      	ldrh	r3, [r3, #2]
 8007736:	0a1b      	lsrs	r3, r3, #8
 8007738:	b29b      	uxth	r3, r3
 800773a:	3b01      	subs	r3, #1
 800773c:	2b06      	cmp	r3, #6
 800773e:	f200 8128 	bhi.w	8007992 <USBD_GetDescriptor+0x276>
 8007742:	a201      	add	r2, pc, #4	@ (adr r2, 8007748 <USBD_GetDescriptor+0x2c>)
 8007744:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007748:	08007765 	.word	0x08007765
 800774c:	0800777d 	.word	0x0800777d
 8007750:	080077bd 	.word	0x080077bd
 8007754:	08007993 	.word	0x08007993
 8007758:	08007993 	.word	0x08007993
 800775c:	08007933 	.word	0x08007933
 8007760:	0800795f 	.word	0x0800795f
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	687a      	ldr	r2, [r7, #4]
 800776e:	7c12      	ldrb	r2, [r2, #16]
 8007770:	f107 0108 	add.w	r1, r7, #8
 8007774:	4610      	mov	r0, r2
 8007776:	4798      	blx	r3
 8007778:	60f8      	str	r0, [r7, #12]
      break;
 800777a:	e112      	b.n	80079a2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	7c1b      	ldrb	r3, [r3, #16]
 8007780:	2b00      	cmp	r3, #0
 8007782:	d10d      	bne.n	80077a0 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800778a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800778c:	f107 0208 	add.w	r2, r7, #8
 8007790:	4610      	mov	r0, r2
 8007792:	4798      	blx	r3
 8007794:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	3301      	adds	r3, #1
 800779a:	2202      	movs	r2, #2
 800779c:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800779e:	e100      	b.n	80079a2 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80077a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077a8:	f107 0208 	add.w	r2, r7, #8
 80077ac:	4610      	mov	r0, r2
 80077ae:	4798      	blx	r3
 80077b0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	3301      	adds	r3, #1
 80077b6:	2202      	movs	r2, #2
 80077b8:	701a      	strb	r2, [r3, #0]
      break;
 80077ba:	e0f2      	b.n	80079a2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80077bc:	683b      	ldr	r3, [r7, #0]
 80077be:	885b      	ldrh	r3, [r3, #2]
 80077c0:	b2db      	uxtb	r3, r3
 80077c2:	2b05      	cmp	r3, #5
 80077c4:	f200 80ac 	bhi.w	8007920 <USBD_GetDescriptor+0x204>
 80077c8:	a201      	add	r2, pc, #4	@ (adr r2, 80077d0 <USBD_GetDescriptor+0xb4>)
 80077ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077ce:	bf00      	nop
 80077d0:	080077e9 	.word	0x080077e9
 80077d4:	0800781d 	.word	0x0800781d
 80077d8:	08007851 	.word	0x08007851
 80077dc:	08007885 	.word	0x08007885
 80077e0:	080078b9 	.word	0x080078b9
 80077e4:	080078ed 	.word	0x080078ed
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80077ee:	685b      	ldr	r3, [r3, #4]
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d00b      	beq.n	800780c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80077fa:	685b      	ldr	r3, [r3, #4]
 80077fc:	687a      	ldr	r2, [r7, #4]
 80077fe:	7c12      	ldrb	r2, [r2, #16]
 8007800:	f107 0108 	add.w	r1, r7, #8
 8007804:	4610      	mov	r0, r2
 8007806:	4798      	blx	r3
 8007808:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800780a:	e091      	b.n	8007930 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800780c:	6839      	ldr	r1, [r7, #0]
 800780e:	6878      	ldr	r0, [r7, #4]
 8007810:	f000 facb 	bl	8007daa <USBD_CtlError>
            err++;
 8007814:	7afb      	ldrb	r3, [r7, #11]
 8007816:	3301      	adds	r3, #1
 8007818:	72fb      	strb	r3, [r7, #11]
          break;
 800781a:	e089      	b.n	8007930 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007822:	689b      	ldr	r3, [r3, #8]
 8007824:	2b00      	cmp	r3, #0
 8007826:	d00b      	beq.n	8007840 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800782e:	689b      	ldr	r3, [r3, #8]
 8007830:	687a      	ldr	r2, [r7, #4]
 8007832:	7c12      	ldrb	r2, [r2, #16]
 8007834:	f107 0108 	add.w	r1, r7, #8
 8007838:	4610      	mov	r0, r2
 800783a:	4798      	blx	r3
 800783c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800783e:	e077      	b.n	8007930 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007840:	6839      	ldr	r1, [r7, #0]
 8007842:	6878      	ldr	r0, [r7, #4]
 8007844:	f000 fab1 	bl	8007daa <USBD_CtlError>
            err++;
 8007848:	7afb      	ldrb	r3, [r7, #11]
 800784a:	3301      	adds	r3, #1
 800784c:	72fb      	strb	r3, [r7, #11]
          break;
 800784e:	e06f      	b.n	8007930 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007856:	68db      	ldr	r3, [r3, #12]
 8007858:	2b00      	cmp	r3, #0
 800785a:	d00b      	beq.n	8007874 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007862:	68db      	ldr	r3, [r3, #12]
 8007864:	687a      	ldr	r2, [r7, #4]
 8007866:	7c12      	ldrb	r2, [r2, #16]
 8007868:	f107 0108 	add.w	r1, r7, #8
 800786c:	4610      	mov	r0, r2
 800786e:	4798      	blx	r3
 8007870:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007872:	e05d      	b.n	8007930 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007874:	6839      	ldr	r1, [r7, #0]
 8007876:	6878      	ldr	r0, [r7, #4]
 8007878:	f000 fa97 	bl	8007daa <USBD_CtlError>
            err++;
 800787c:	7afb      	ldrb	r3, [r7, #11]
 800787e:	3301      	adds	r3, #1
 8007880:	72fb      	strb	r3, [r7, #11]
          break;
 8007882:	e055      	b.n	8007930 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800788a:	691b      	ldr	r3, [r3, #16]
 800788c:	2b00      	cmp	r3, #0
 800788e:	d00b      	beq.n	80078a8 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007896:	691b      	ldr	r3, [r3, #16]
 8007898:	687a      	ldr	r2, [r7, #4]
 800789a:	7c12      	ldrb	r2, [r2, #16]
 800789c:	f107 0108 	add.w	r1, r7, #8
 80078a0:	4610      	mov	r0, r2
 80078a2:	4798      	blx	r3
 80078a4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80078a6:	e043      	b.n	8007930 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80078a8:	6839      	ldr	r1, [r7, #0]
 80078aa:	6878      	ldr	r0, [r7, #4]
 80078ac:	f000 fa7d 	bl	8007daa <USBD_CtlError>
            err++;
 80078b0:	7afb      	ldrb	r3, [r7, #11]
 80078b2:	3301      	adds	r3, #1
 80078b4:	72fb      	strb	r3, [r7, #11]
          break;
 80078b6:	e03b      	b.n	8007930 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80078be:	695b      	ldr	r3, [r3, #20]
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d00b      	beq.n	80078dc <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80078ca:	695b      	ldr	r3, [r3, #20]
 80078cc:	687a      	ldr	r2, [r7, #4]
 80078ce:	7c12      	ldrb	r2, [r2, #16]
 80078d0:	f107 0108 	add.w	r1, r7, #8
 80078d4:	4610      	mov	r0, r2
 80078d6:	4798      	blx	r3
 80078d8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80078da:	e029      	b.n	8007930 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80078dc:	6839      	ldr	r1, [r7, #0]
 80078de:	6878      	ldr	r0, [r7, #4]
 80078e0:	f000 fa63 	bl	8007daa <USBD_CtlError>
            err++;
 80078e4:	7afb      	ldrb	r3, [r7, #11]
 80078e6:	3301      	adds	r3, #1
 80078e8:	72fb      	strb	r3, [r7, #11]
          break;
 80078ea:	e021      	b.n	8007930 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80078f2:	699b      	ldr	r3, [r3, #24]
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d00b      	beq.n	8007910 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80078fe:	699b      	ldr	r3, [r3, #24]
 8007900:	687a      	ldr	r2, [r7, #4]
 8007902:	7c12      	ldrb	r2, [r2, #16]
 8007904:	f107 0108 	add.w	r1, r7, #8
 8007908:	4610      	mov	r0, r2
 800790a:	4798      	blx	r3
 800790c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800790e:	e00f      	b.n	8007930 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007910:	6839      	ldr	r1, [r7, #0]
 8007912:	6878      	ldr	r0, [r7, #4]
 8007914:	f000 fa49 	bl	8007daa <USBD_CtlError>
            err++;
 8007918:	7afb      	ldrb	r3, [r7, #11]
 800791a:	3301      	adds	r3, #1
 800791c:	72fb      	strb	r3, [r7, #11]
          break;
 800791e:	e007      	b.n	8007930 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8007920:	6839      	ldr	r1, [r7, #0]
 8007922:	6878      	ldr	r0, [r7, #4]
 8007924:	f000 fa41 	bl	8007daa <USBD_CtlError>
          err++;
 8007928:	7afb      	ldrb	r3, [r7, #11]
 800792a:	3301      	adds	r3, #1
 800792c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800792e:	bf00      	nop
      }
      break;
 8007930:	e037      	b.n	80079a2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	7c1b      	ldrb	r3, [r3, #16]
 8007936:	2b00      	cmp	r3, #0
 8007938:	d109      	bne.n	800794e <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007940:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007942:	f107 0208 	add.w	r2, r7, #8
 8007946:	4610      	mov	r0, r2
 8007948:	4798      	blx	r3
 800794a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800794c:	e029      	b.n	80079a2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800794e:	6839      	ldr	r1, [r7, #0]
 8007950:	6878      	ldr	r0, [r7, #4]
 8007952:	f000 fa2a 	bl	8007daa <USBD_CtlError>
        err++;
 8007956:	7afb      	ldrb	r3, [r7, #11]
 8007958:	3301      	adds	r3, #1
 800795a:	72fb      	strb	r3, [r7, #11]
      break;
 800795c:	e021      	b.n	80079a2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	7c1b      	ldrb	r3, [r3, #16]
 8007962:	2b00      	cmp	r3, #0
 8007964:	d10d      	bne.n	8007982 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800796c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800796e:	f107 0208 	add.w	r2, r7, #8
 8007972:	4610      	mov	r0, r2
 8007974:	4798      	blx	r3
 8007976:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	3301      	adds	r3, #1
 800797c:	2207      	movs	r2, #7
 800797e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007980:	e00f      	b.n	80079a2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8007982:	6839      	ldr	r1, [r7, #0]
 8007984:	6878      	ldr	r0, [r7, #4]
 8007986:	f000 fa10 	bl	8007daa <USBD_CtlError>
        err++;
 800798a:	7afb      	ldrb	r3, [r7, #11]
 800798c:	3301      	adds	r3, #1
 800798e:	72fb      	strb	r3, [r7, #11]
      break;
 8007990:	e007      	b.n	80079a2 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8007992:	6839      	ldr	r1, [r7, #0]
 8007994:	6878      	ldr	r0, [r7, #4]
 8007996:	f000 fa08 	bl	8007daa <USBD_CtlError>
      err++;
 800799a:	7afb      	ldrb	r3, [r7, #11]
 800799c:	3301      	adds	r3, #1
 800799e:	72fb      	strb	r3, [r7, #11]
      break;
 80079a0:	bf00      	nop
  }

  if (err != 0U)
 80079a2:	7afb      	ldrb	r3, [r7, #11]
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d11e      	bne.n	80079e6 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 80079a8:	683b      	ldr	r3, [r7, #0]
 80079aa:	88db      	ldrh	r3, [r3, #6]
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d016      	beq.n	80079de <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 80079b0:	893b      	ldrh	r3, [r7, #8]
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d00e      	beq.n	80079d4 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 80079b6:	683b      	ldr	r3, [r7, #0]
 80079b8:	88da      	ldrh	r2, [r3, #6]
 80079ba:	893b      	ldrh	r3, [r7, #8]
 80079bc:	4293      	cmp	r3, r2
 80079be:	bf28      	it	cs
 80079c0:	4613      	movcs	r3, r2
 80079c2:	b29b      	uxth	r3, r3
 80079c4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80079c6:	893b      	ldrh	r3, [r7, #8]
 80079c8:	461a      	mov	r2, r3
 80079ca:	68f9      	ldr	r1, [r7, #12]
 80079cc:	6878      	ldr	r0, [r7, #4]
 80079ce:	f000 fa69 	bl	8007ea4 <USBD_CtlSendData>
 80079d2:	e009      	b.n	80079e8 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80079d4:	6839      	ldr	r1, [r7, #0]
 80079d6:	6878      	ldr	r0, [r7, #4]
 80079d8:	f000 f9e7 	bl	8007daa <USBD_CtlError>
 80079dc:	e004      	b.n	80079e8 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80079de:	6878      	ldr	r0, [r7, #4]
 80079e0:	f000 faba 	bl	8007f58 <USBD_CtlSendStatus>
 80079e4:	e000      	b.n	80079e8 <USBD_GetDescriptor+0x2cc>
    return;
 80079e6:	bf00      	nop
  }
}
 80079e8:	3710      	adds	r7, #16
 80079ea:	46bd      	mov	sp, r7
 80079ec:	bd80      	pop	{r7, pc}
 80079ee:	bf00      	nop

080079f0 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80079f0:	b580      	push	{r7, lr}
 80079f2:	b084      	sub	sp, #16
 80079f4:	af00      	add	r7, sp, #0
 80079f6:	6078      	str	r0, [r7, #4]
 80079f8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80079fa:	683b      	ldr	r3, [r7, #0]
 80079fc:	889b      	ldrh	r3, [r3, #4]
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d131      	bne.n	8007a66 <USBD_SetAddress+0x76>
 8007a02:	683b      	ldr	r3, [r7, #0]
 8007a04:	88db      	ldrh	r3, [r3, #6]
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d12d      	bne.n	8007a66 <USBD_SetAddress+0x76>
 8007a0a:	683b      	ldr	r3, [r7, #0]
 8007a0c:	885b      	ldrh	r3, [r3, #2]
 8007a0e:	2b7f      	cmp	r3, #127	@ 0x7f
 8007a10:	d829      	bhi.n	8007a66 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8007a12:	683b      	ldr	r3, [r7, #0]
 8007a14:	885b      	ldrh	r3, [r3, #2]
 8007a16:	b2db      	uxtb	r3, r3
 8007a18:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007a1c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007a24:	b2db      	uxtb	r3, r3
 8007a26:	2b03      	cmp	r3, #3
 8007a28:	d104      	bne.n	8007a34 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8007a2a:	6839      	ldr	r1, [r7, #0]
 8007a2c:	6878      	ldr	r0, [r7, #4]
 8007a2e:	f000 f9bc 	bl	8007daa <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007a32:	e01d      	b.n	8007a70 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	7bfa      	ldrb	r2, [r7, #15]
 8007a38:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8007a3c:	7bfb      	ldrb	r3, [r7, #15]
 8007a3e:	4619      	mov	r1, r3
 8007a40:	6878      	ldr	r0, [r7, #4]
 8007a42:	f000 ff07 	bl	8008854 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8007a46:	6878      	ldr	r0, [r7, #4]
 8007a48:	f000 fa86 	bl	8007f58 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8007a4c:	7bfb      	ldrb	r3, [r7, #15]
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d004      	beq.n	8007a5c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	2202      	movs	r2, #2
 8007a56:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007a5a:	e009      	b.n	8007a70 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	2201      	movs	r2, #1
 8007a60:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007a64:	e004      	b.n	8007a70 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8007a66:	6839      	ldr	r1, [r7, #0]
 8007a68:	6878      	ldr	r0, [r7, #4]
 8007a6a:	f000 f99e 	bl	8007daa <USBD_CtlError>
  }
}
 8007a6e:	bf00      	nop
 8007a70:	bf00      	nop
 8007a72:	3710      	adds	r7, #16
 8007a74:	46bd      	mov	sp, r7
 8007a76:	bd80      	pop	{r7, pc}

08007a78 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007a78:	b580      	push	{r7, lr}
 8007a7a:	b084      	sub	sp, #16
 8007a7c:	af00      	add	r7, sp, #0
 8007a7e:	6078      	str	r0, [r7, #4]
 8007a80:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007a82:	2300      	movs	r3, #0
 8007a84:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8007a86:	683b      	ldr	r3, [r7, #0]
 8007a88:	885b      	ldrh	r3, [r3, #2]
 8007a8a:	b2da      	uxtb	r2, r3
 8007a8c:	4b4e      	ldr	r3, [pc, #312]	@ (8007bc8 <USBD_SetConfig+0x150>)
 8007a8e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8007a90:	4b4d      	ldr	r3, [pc, #308]	@ (8007bc8 <USBD_SetConfig+0x150>)
 8007a92:	781b      	ldrb	r3, [r3, #0]
 8007a94:	2b01      	cmp	r3, #1
 8007a96:	d905      	bls.n	8007aa4 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8007a98:	6839      	ldr	r1, [r7, #0]
 8007a9a:	6878      	ldr	r0, [r7, #4]
 8007a9c:	f000 f985 	bl	8007daa <USBD_CtlError>
    return USBD_FAIL;
 8007aa0:	2303      	movs	r3, #3
 8007aa2:	e08c      	b.n	8007bbe <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007aaa:	b2db      	uxtb	r3, r3
 8007aac:	2b02      	cmp	r3, #2
 8007aae:	d002      	beq.n	8007ab6 <USBD_SetConfig+0x3e>
 8007ab0:	2b03      	cmp	r3, #3
 8007ab2:	d029      	beq.n	8007b08 <USBD_SetConfig+0x90>
 8007ab4:	e075      	b.n	8007ba2 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8007ab6:	4b44      	ldr	r3, [pc, #272]	@ (8007bc8 <USBD_SetConfig+0x150>)
 8007ab8:	781b      	ldrb	r3, [r3, #0]
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d020      	beq.n	8007b00 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8007abe:	4b42      	ldr	r3, [pc, #264]	@ (8007bc8 <USBD_SetConfig+0x150>)
 8007ac0:	781b      	ldrb	r3, [r3, #0]
 8007ac2:	461a      	mov	r2, r3
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8007ac8:	4b3f      	ldr	r3, [pc, #252]	@ (8007bc8 <USBD_SetConfig+0x150>)
 8007aca:	781b      	ldrb	r3, [r3, #0]
 8007acc:	4619      	mov	r1, r3
 8007ace:	6878      	ldr	r0, [r7, #4]
 8007ad0:	f7fe ffe3 	bl	8006a9a <USBD_SetClassConfig>
 8007ad4:	4603      	mov	r3, r0
 8007ad6:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8007ad8:	7bfb      	ldrb	r3, [r7, #15]
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d008      	beq.n	8007af0 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8007ade:	6839      	ldr	r1, [r7, #0]
 8007ae0:	6878      	ldr	r0, [r7, #4]
 8007ae2:	f000 f962 	bl	8007daa <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	2202      	movs	r2, #2
 8007aea:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8007aee:	e065      	b.n	8007bbc <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8007af0:	6878      	ldr	r0, [r7, #4]
 8007af2:	f000 fa31 	bl	8007f58 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	2203      	movs	r2, #3
 8007afa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8007afe:	e05d      	b.n	8007bbc <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8007b00:	6878      	ldr	r0, [r7, #4]
 8007b02:	f000 fa29 	bl	8007f58 <USBD_CtlSendStatus>
      break;
 8007b06:	e059      	b.n	8007bbc <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8007b08:	4b2f      	ldr	r3, [pc, #188]	@ (8007bc8 <USBD_SetConfig+0x150>)
 8007b0a:	781b      	ldrb	r3, [r3, #0]
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d112      	bne.n	8007b36 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	2202      	movs	r2, #2
 8007b14:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8007b18:	4b2b      	ldr	r3, [pc, #172]	@ (8007bc8 <USBD_SetConfig+0x150>)
 8007b1a:	781b      	ldrb	r3, [r3, #0]
 8007b1c:	461a      	mov	r2, r3
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8007b22:	4b29      	ldr	r3, [pc, #164]	@ (8007bc8 <USBD_SetConfig+0x150>)
 8007b24:	781b      	ldrb	r3, [r3, #0]
 8007b26:	4619      	mov	r1, r3
 8007b28:	6878      	ldr	r0, [r7, #4]
 8007b2a:	f7fe ffd2 	bl	8006ad2 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8007b2e:	6878      	ldr	r0, [r7, #4]
 8007b30:	f000 fa12 	bl	8007f58 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8007b34:	e042      	b.n	8007bbc <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8007b36:	4b24      	ldr	r3, [pc, #144]	@ (8007bc8 <USBD_SetConfig+0x150>)
 8007b38:	781b      	ldrb	r3, [r3, #0]
 8007b3a:	461a      	mov	r2, r3
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	685b      	ldr	r3, [r3, #4]
 8007b40:	429a      	cmp	r2, r3
 8007b42:	d02a      	beq.n	8007b9a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	685b      	ldr	r3, [r3, #4]
 8007b48:	b2db      	uxtb	r3, r3
 8007b4a:	4619      	mov	r1, r3
 8007b4c:	6878      	ldr	r0, [r7, #4]
 8007b4e:	f7fe ffc0 	bl	8006ad2 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8007b52:	4b1d      	ldr	r3, [pc, #116]	@ (8007bc8 <USBD_SetConfig+0x150>)
 8007b54:	781b      	ldrb	r3, [r3, #0]
 8007b56:	461a      	mov	r2, r3
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8007b5c:	4b1a      	ldr	r3, [pc, #104]	@ (8007bc8 <USBD_SetConfig+0x150>)
 8007b5e:	781b      	ldrb	r3, [r3, #0]
 8007b60:	4619      	mov	r1, r3
 8007b62:	6878      	ldr	r0, [r7, #4]
 8007b64:	f7fe ff99 	bl	8006a9a <USBD_SetClassConfig>
 8007b68:	4603      	mov	r3, r0
 8007b6a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8007b6c:	7bfb      	ldrb	r3, [r7, #15]
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d00f      	beq.n	8007b92 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8007b72:	6839      	ldr	r1, [r7, #0]
 8007b74:	6878      	ldr	r0, [r7, #4]
 8007b76:	f000 f918 	bl	8007daa <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	685b      	ldr	r3, [r3, #4]
 8007b7e:	b2db      	uxtb	r3, r3
 8007b80:	4619      	mov	r1, r3
 8007b82:	6878      	ldr	r0, [r7, #4]
 8007b84:	f7fe ffa5 	bl	8006ad2 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	2202      	movs	r2, #2
 8007b8c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8007b90:	e014      	b.n	8007bbc <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8007b92:	6878      	ldr	r0, [r7, #4]
 8007b94:	f000 f9e0 	bl	8007f58 <USBD_CtlSendStatus>
      break;
 8007b98:	e010      	b.n	8007bbc <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8007b9a:	6878      	ldr	r0, [r7, #4]
 8007b9c:	f000 f9dc 	bl	8007f58 <USBD_CtlSendStatus>
      break;
 8007ba0:	e00c      	b.n	8007bbc <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8007ba2:	6839      	ldr	r1, [r7, #0]
 8007ba4:	6878      	ldr	r0, [r7, #4]
 8007ba6:	f000 f900 	bl	8007daa <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8007baa:	4b07      	ldr	r3, [pc, #28]	@ (8007bc8 <USBD_SetConfig+0x150>)
 8007bac:	781b      	ldrb	r3, [r3, #0]
 8007bae:	4619      	mov	r1, r3
 8007bb0:	6878      	ldr	r0, [r7, #4]
 8007bb2:	f7fe ff8e 	bl	8006ad2 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8007bb6:	2303      	movs	r3, #3
 8007bb8:	73fb      	strb	r3, [r7, #15]
      break;
 8007bba:	bf00      	nop
  }

  return ret;
 8007bbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8007bbe:	4618      	mov	r0, r3
 8007bc0:	3710      	adds	r7, #16
 8007bc2:	46bd      	mov	sp, r7
 8007bc4:	bd80      	pop	{r7, pc}
 8007bc6:	bf00      	nop
 8007bc8:	20000378 	.word	0x20000378

08007bcc <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007bcc:	b580      	push	{r7, lr}
 8007bce:	b082      	sub	sp, #8
 8007bd0:	af00      	add	r7, sp, #0
 8007bd2:	6078      	str	r0, [r7, #4]
 8007bd4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8007bd6:	683b      	ldr	r3, [r7, #0]
 8007bd8:	88db      	ldrh	r3, [r3, #6]
 8007bda:	2b01      	cmp	r3, #1
 8007bdc:	d004      	beq.n	8007be8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8007bde:	6839      	ldr	r1, [r7, #0]
 8007be0:	6878      	ldr	r0, [r7, #4]
 8007be2:	f000 f8e2 	bl	8007daa <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8007be6:	e023      	b.n	8007c30 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007bee:	b2db      	uxtb	r3, r3
 8007bf0:	2b02      	cmp	r3, #2
 8007bf2:	dc02      	bgt.n	8007bfa <USBD_GetConfig+0x2e>
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	dc03      	bgt.n	8007c00 <USBD_GetConfig+0x34>
 8007bf8:	e015      	b.n	8007c26 <USBD_GetConfig+0x5a>
 8007bfa:	2b03      	cmp	r3, #3
 8007bfc:	d00b      	beq.n	8007c16 <USBD_GetConfig+0x4a>
 8007bfe:	e012      	b.n	8007c26 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	2200      	movs	r2, #0
 8007c04:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	3308      	adds	r3, #8
 8007c0a:	2201      	movs	r2, #1
 8007c0c:	4619      	mov	r1, r3
 8007c0e:	6878      	ldr	r0, [r7, #4]
 8007c10:	f000 f948 	bl	8007ea4 <USBD_CtlSendData>
        break;
 8007c14:	e00c      	b.n	8007c30 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	3304      	adds	r3, #4
 8007c1a:	2201      	movs	r2, #1
 8007c1c:	4619      	mov	r1, r3
 8007c1e:	6878      	ldr	r0, [r7, #4]
 8007c20:	f000 f940 	bl	8007ea4 <USBD_CtlSendData>
        break;
 8007c24:	e004      	b.n	8007c30 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8007c26:	6839      	ldr	r1, [r7, #0]
 8007c28:	6878      	ldr	r0, [r7, #4]
 8007c2a:	f000 f8be 	bl	8007daa <USBD_CtlError>
        break;
 8007c2e:	bf00      	nop
}
 8007c30:	bf00      	nop
 8007c32:	3708      	adds	r7, #8
 8007c34:	46bd      	mov	sp, r7
 8007c36:	bd80      	pop	{r7, pc}

08007c38 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007c38:	b580      	push	{r7, lr}
 8007c3a:	b082      	sub	sp, #8
 8007c3c:	af00      	add	r7, sp, #0
 8007c3e:	6078      	str	r0, [r7, #4]
 8007c40:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007c48:	b2db      	uxtb	r3, r3
 8007c4a:	3b01      	subs	r3, #1
 8007c4c:	2b02      	cmp	r3, #2
 8007c4e:	d81e      	bhi.n	8007c8e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8007c50:	683b      	ldr	r3, [r7, #0]
 8007c52:	88db      	ldrh	r3, [r3, #6]
 8007c54:	2b02      	cmp	r3, #2
 8007c56:	d004      	beq.n	8007c62 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8007c58:	6839      	ldr	r1, [r7, #0]
 8007c5a:	6878      	ldr	r0, [r7, #4]
 8007c5c:	f000 f8a5 	bl	8007daa <USBD_CtlError>
        break;
 8007c60:	e01a      	b.n	8007c98 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	2201      	movs	r2, #1
 8007c66:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d005      	beq.n	8007c7e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	68db      	ldr	r3, [r3, #12]
 8007c76:	f043 0202 	orr.w	r2, r3, #2
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	330c      	adds	r3, #12
 8007c82:	2202      	movs	r2, #2
 8007c84:	4619      	mov	r1, r3
 8007c86:	6878      	ldr	r0, [r7, #4]
 8007c88:	f000 f90c 	bl	8007ea4 <USBD_CtlSendData>
      break;
 8007c8c:	e004      	b.n	8007c98 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8007c8e:	6839      	ldr	r1, [r7, #0]
 8007c90:	6878      	ldr	r0, [r7, #4]
 8007c92:	f000 f88a 	bl	8007daa <USBD_CtlError>
      break;
 8007c96:	bf00      	nop
  }
}
 8007c98:	bf00      	nop
 8007c9a:	3708      	adds	r7, #8
 8007c9c:	46bd      	mov	sp, r7
 8007c9e:	bd80      	pop	{r7, pc}

08007ca0 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007ca0:	b580      	push	{r7, lr}
 8007ca2:	b082      	sub	sp, #8
 8007ca4:	af00      	add	r7, sp, #0
 8007ca6:	6078      	str	r0, [r7, #4]
 8007ca8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007caa:	683b      	ldr	r3, [r7, #0]
 8007cac:	885b      	ldrh	r3, [r3, #2]
 8007cae:	2b01      	cmp	r3, #1
 8007cb0:	d107      	bne.n	8007cc2 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	2201      	movs	r2, #1
 8007cb6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8007cba:	6878      	ldr	r0, [r7, #4]
 8007cbc:	f000 f94c 	bl	8007f58 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8007cc0:	e013      	b.n	8007cea <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8007cc2:	683b      	ldr	r3, [r7, #0]
 8007cc4:	885b      	ldrh	r3, [r3, #2]
 8007cc6:	2b02      	cmp	r3, #2
 8007cc8:	d10b      	bne.n	8007ce2 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8007cca:	683b      	ldr	r3, [r7, #0]
 8007ccc:	889b      	ldrh	r3, [r3, #4]
 8007cce:	0a1b      	lsrs	r3, r3, #8
 8007cd0:	b29b      	uxth	r3, r3
 8007cd2:	b2da      	uxtb	r2, r3
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8007cda:	6878      	ldr	r0, [r7, #4]
 8007cdc:	f000 f93c 	bl	8007f58 <USBD_CtlSendStatus>
}
 8007ce0:	e003      	b.n	8007cea <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8007ce2:	6839      	ldr	r1, [r7, #0]
 8007ce4:	6878      	ldr	r0, [r7, #4]
 8007ce6:	f000 f860 	bl	8007daa <USBD_CtlError>
}
 8007cea:	bf00      	nop
 8007cec:	3708      	adds	r7, #8
 8007cee:	46bd      	mov	sp, r7
 8007cf0:	bd80      	pop	{r7, pc}

08007cf2 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007cf2:	b580      	push	{r7, lr}
 8007cf4:	b082      	sub	sp, #8
 8007cf6:	af00      	add	r7, sp, #0
 8007cf8:	6078      	str	r0, [r7, #4]
 8007cfa:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007d02:	b2db      	uxtb	r3, r3
 8007d04:	3b01      	subs	r3, #1
 8007d06:	2b02      	cmp	r3, #2
 8007d08:	d80b      	bhi.n	8007d22 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007d0a:	683b      	ldr	r3, [r7, #0]
 8007d0c:	885b      	ldrh	r3, [r3, #2]
 8007d0e:	2b01      	cmp	r3, #1
 8007d10:	d10c      	bne.n	8007d2c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	2200      	movs	r2, #0
 8007d16:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8007d1a:	6878      	ldr	r0, [r7, #4]
 8007d1c:	f000 f91c 	bl	8007f58 <USBD_CtlSendStatus>
      }
      break;
 8007d20:	e004      	b.n	8007d2c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8007d22:	6839      	ldr	r1, [r7, #0]
 8007d24:	6878      	ldr	r0, [r7, #4]
 8007d26:	f000 f840 	bl	8007daa <USBD_CtlError>
      break;
 8007d2a:	e000      	b.n	8007d2e <USBD_ClrFeature+0x3c>
      break;
 8007d2c:	bf00      	nop
  }
}
 8007d2e:	bf00      	nop
 8007d30:	3708      	adds	r7, #8
 8007d32:	46bd      	mov	sp, r7
 8007d34:	bd80      	pop	{r7, pc}

08007d36 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8007d36:	b580      	push	{r7, lr}
 8007d38:	b084      	sub	sp, #16
 8007d3a:	af00      	add	r7, sp, #0
 8007d3c:	6078      	str	r0, [r7, #4]
 8007d3e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8007d40:	683b      	ldr	r3, [r7, #0]
 8007d42:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	781a      	ldrb	r2, [r3, #0]
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	3301      	adds	r3, #1
 8007d50:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	781a      	ldrb	r2, [r3, #0]
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	3301      	adds	r3, #1
 8007d5e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8007d60:	68f8      	ldr	r0, [r7, #12]
 8007d62:	f7ff fa40 	bl	80071e6 <SWAPBYTE>
 8007d66:	4603      	mov	r3, r0
 8007d68:	461a      	mov	r2, r3
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	3301      	adds	r3, #1
 8007d72:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	3301      	adds	r3, #1
 8007d78:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8007d7a:	68f8      	ldr	r0, [r7, #12]
 8007d7c:	f7ff fa33 	bl	80071e6 <SWAPBYTE>
 8007d80:	4603      	mov	r3, r0
 8007d82:	461a      	mov	r2, r3
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	3301      	adds	r3, #1
 8007d8c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	3301      	adds	r3, #1
 8007d92:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8007d94:	68f8      	ldr	r0, [r7, #12]
 8007d96:	f7ff fa26 	bl	80071e6 <SWAPBYTE>
 8007d9a:	4603      	mov	r3, r0
 8007d9c:	461a      	mov	r2, r3
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	80da      	strh	r2, [r3, #6]
}
 8007da2:	bf00      	nop
 8007da4:	3710      	adds	r7, #16
 8007da6:	46bd      	mov	sp, r7
 8007da8:	bd80      	pop	{r7, pc}

08007daa <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007daa:	b580      	push	{r7, lr}
 8007dac:	b082      	sub	sp, #8
 8007dae:	af00      	add	r7, sp, #0
 8007db0:	6078      	str	r0, [r7, #4]
 8007db2:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8007db4:	2180      	movs	r1, #128	@ 0x80
 8007db6:	6878      	ldr	r0, [r7, #4]
 8007db8:	f000 fce2 	bl	8008780 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8007dbc:	2100      	movs	r1, #0
 8007dbe:	6878      	ldr	r0, [r7, #4]
 8007dc0:	f000 fcde 	bl	8008780 <USBD_LL_StallEP>
}
 8007dc4:	bf00      	nop
 8007dc6:	3708      	adds	r7, #8
 8007dc8:	46bd      	mov	sp, r7
 8007dca:	bd80      	pop	{r7, pc}

08007dcc <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8007dcc:	b580      	push	{r7, lr}
 8007dce:	b086      	sub	sp, #24
 8007dd0:	af00      	add	r7, sp, #0
 8007dd2:	60f8      	str	r0, [r7, #12]
 8007dd4:	60b9      	str	r1, [r7, #8]
 8007dd6:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8007dd8:	2300      	movs	r3, #0
 8007dda:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d042      	beq.n	8007e68 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8007de6:	6938      	ldr	r0, [r7, #16]
 8007de8:	f000 f842 	bl	8007e70 <USBD_GetLen>
 8007dec:	4603      	mov	r3, r0
 8007dee:	3301      	adds	r3, #1
 8007df0:	005b      	lsls	r3, r3, #1
 8007df2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007df6:	d808      	bhi.n	8007e0a <USBD_GetString+0x3e>
 8007df8:	6938      	ldr	r0, [r7, #16]
 8007dfa:	f000 f839 	bl	8007e70 <USBD_GetLen>
 8007dfe:	4603      	mov	r3, r0
 8007e00:	3301      	adds	r3, #1
 8007e02:	b29b      	uxth	r3, r3
 8007e04:	005b      	lsls	r3, r3, #1
 8007e06:	b29a      	uxth	r2, r3
 8007e08:	e001      	b.n	8007e0e <USBD_GetString+0x42>
 8007e0a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8007e12:	7dfb      	ldrb	r3, [r7, #23]
 8007e14:	68ba      	ldr	r2, [r7, #8]
 8007e16:	4413      	add	r3, r2
 8007e18:	687a      	ldr	r2, [r7, #4]
 8007e1a:	7812      	ldrb	r2, [r2, #0]
 8007e1c:	701a      	strb	r2, [r3, #0]
  idx++;
 8007e1e:	7dfb      	ldrb	r3, [r7, #23]
 8007e20:	3301      	adds	r3, #1
 8007e22:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8007e24:	7dfb      	ldrb	r3, [r7, #23]
 8007e26:	68ba      	ldr	r2, [r7, #8]
 8007e28:	4413      	add	r3, r2
 8007e2a:	2203      	movs	r2, #3
 8007e2c:	701a      	strb	r2, [r3, #0]
  idx++;
 8007e2e:	7dfb      	ldrb	r3, [r7, #23]
 8007e30:	3301      	adds	r3, #1
 8007e32:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8007e34:	e013      	b.n	8007e5e <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8007e36:	7dfb      	ldrb	r3, [r7, #23]
 8007e38:	68ba      	ldr	r2, [r7, #8]
 8007e3a:	4413      	add	r3, r2
 8007e3c:	693a      	ldr	r2, [r7, #16]
 8007e3e:	7812      	ldrb	r2, [r2, #0]
 8007e40:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8007e42:	693b      	ldr	r3, [r7, #16]
 8007e44:	3301      	adds	r3, #1
 8007e46:	613b      	str	r3, [r7, #16]
    idx++;
 8007e48:	7dfb      	ldrb	r3, [r7, #23]
 8007e4a:	3301      	adds	r3, #1
 8007e4c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8007e4e:	7dfb      	ldrb	r3, [r7, #23]
 8007e50:	68ba      	ldr	r2, [r7, #8]
 8007e52:	4413      	add	r3, r2
 8007e54:	2200      	movs	r2, #0
 8007e56:	701a      	strb	r2, [r3, #0]
    idx++;
 8007e58:	7dfb      	ldrb	r3, [r7, #23]
 8007e5a:	3301      	adds	r3, #1
 8007e5c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8007e5e:	693b      	ldr	r3, [r7, #16]
 8007e60:	781b      	ldrb	r3, [r3, #0]
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d1e7      	bne.n	8007e36 <USBD_GetString+0x6a>
 8007e66:	e000      	b.n	8007e6a <USBD_GetString+0x9e>
    return;
 8007e68:	bf00      	nop
  }
}
 8007e6a:	3718      	adds	r7, #24
 8007e6c:	46bd      	mov	sp, r7
 8007e6e:	bd80      	pop	{r7, pc}

08007e70 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8007e70:	b480      	push	{r7}
 8007e72:	b085      	sub	sp, #20
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8007e78:	2300      	movs	r3, #0
 8007e7a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8007e80:	e005      	b.n	8007e8e <USBD_GetLen+0x1e>
  {
    len++;
 8007e82:	7bfb      	ldrb	r3, [r7, #15]
 8007e84:	3301      	adds	r3, #1
 8007e86:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8007e88:	68bb      	ldr	r3, [r7, #8]
 8007e8a:	3301      	adds	r3, #1
 8007e8c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8007e8e:	68bb      	ldr	r3, [r7, #8]
 8007e90:	781b      	ldrb	r3, [r3, #0]
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d1f5      	bne.n	8007e82 <USBD_GetLen+0x12>
  }

  return len;
 8007e96:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e98:	4618      	mov	r0, r3
 8007e9a:	3714      	adds	r7, #20
 8007e9c:	46bd      	mov	sp, r7
 8007e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea2:	4770      	bx	lr

08007ea4 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8007ea4:	b580      	push	{r7, lr}
 8007ea6:	b084      	sub	sp, #16
 8007ea8:	af00      	add	r7, sp, #0
 8007eaa:	60f8      	str	r0, [r7, #12]
 8007eac:	60b9      	str	r1, [r7, #8]
 8007eae:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	2202      	movs	r2, #2
 8007eb4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	687a      	ldr	r2, [r7, #4]
 8007ebc:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	687a      	ldr	r2, [r7, #4]
 8007ec2:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	68ba      	ldr	r2, [r7, #8]
 8007ec8:	2100      	movs	r1, #0
 8007eca:	68f8      	ldr	r0, [r7, #12]
 8007ecc:	f000 fce1 	bl	8008892 <USBD_LL_Transmit>

  return USBD_OK;
 8007ed0:	2300      	movs	r3, #0
}
 8007ed2:	4618      	mov	r0, r3
 8007ed4:	3710      	adds	r7, #16
 8007ed6:	46bd      	mov	sp, r7
 8007ed8:	bd80      	pop	{r7, pc}

08007eda <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8007eda:	b580      	push	{r7, lr}
 8007edc:	b084      	sub	sp, #16
 8007ede:	af00      	add	r7, sp, #0
 8007ee0:	60f8      	str	r0, [r7, #12]
 8007ee2:	60b9      	str	r1, [r7, #8]
 8007ee4:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	68ba      	ldr	r2, [r7, #8]
 8007eea:	2100      	movs	r1, #0
 8007eec:	68f8      	ldr	r0, [r7, #12]
 8007eee:	f000 fcd0 	bl	8008892 <USBD_LL_Transmit>

  return USBD_OK;
 8007ef2:	2300      	movs	r3, #0
}
 8007ef4:	4618      	mov	r0, r3
 8007ef6:	3710      	adds	r7, #16
 8007ef8:	46bd      	mov	sp, r7
 8007efa:	bd80      	pop	{r7, pc}

08007efc <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8007efc:	b580      	push	{r7, lr}
 8007efe:	b084      	sub	sp, #16
 8007f00:	af00      	add	r7, sp, #0
 8007f02:	60f8      	str	r0, [r7, #12]
 8007f04:	60b9      	str	r1, [r7, #8]
 8007f06:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	2203      	movs	r2, #3
 8007f0c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	687a      	ldr	r2, [r7, #4]
 8007f14:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	687a      	ldr	r2, [r7, #4]
 8007f1c:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	68ba      	ldr	r2, [r7, #8]
 8007f24:	2100      	movs	r1, #0
 8007f26:	68f8      	ldr	r0, [r7, #12]
 8007f28:	f000 fcd4 	bl	80088d4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007f2c:	2300      	movs	r3, #0
}
 8007f2e:	4618      	mov	r0, r3
 8007f30:	3710      	adds	r7, #16
 8007f32:	46bd      	mov	sp, r7
 8007f34:	bd80      	pop	{r7, pc}

08007f36 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8007f36:	b580      	push	{r7, lr}
 8007f38:	b084      	sub	sp, #16
 8007f3a:	af00      	add	r7, sp, #0
 8007f3c:	60f8      	str	r0, [r7, #12]
 8007f3e:	60b9      	str	r1, [r7, #8]
 8007f40:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	68ba      	ldr	r2, [r7, #8]
 8007f46:	2100      	movs	r1, #0
 8007f48:	68f8      	ldr	r0, [r7, #12]
 8007f4a:	f000 fcc3 	bl	80088d4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007f4e:	2300      	movs	r3, #0
}
 8007f50:	4618      	mov	r0, r3
 8007f52:	3710      	adds	r7, #16
 8007f54:	46bd      	mov	sp, r7
 8007f56:	bd80      	pop	{r7, pc}

08007f58 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8007f58:	b580      	push	{r7, lr}
 8007f5a:	b082      	sub	sp, #8
 8007f5c:	af00      	add	r7, sp, #0
 8007f5e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	2204      	movs	r2, #4
 8007f64:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8007f68:	2300      	movs	r3, #0
 8007f6a:	2200      	movs	r2, #0
 8007f6c:	2100      	movs	r1, #0
 8007f6e:	6878      	ldr	r0, [r7, #4]
 8007f70:	f000 fc8f 	bl	8008892 <USBD_LL_Transmit>

  return USBD_OK;
 8007f74:	2300      	movs	r3, #0
}
 8007f76:	4618      	mov	r0, r3
 8007f78:	3708      	adds	r7, #8
 8007f7a:	46bd      	mov	sp, r7
 8007f7c:	bd80      	pop	{r7, pc}

08007f7e <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8007f7e:	b580      	push	{r7, lr}
 8007f80:	b082      	sub	sp, #8
 8007f82:	af00      	add	r7, sp, #0
 8007f84:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	2205      	movs	r2, #5
 8007f8a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007f8e:	2300      	movs	r3, #0
 8007f90:	2200      	movs	r2, #0
 8007f92:	2100      	movs	r1, #0
 8007f94:	6878      	ldr	r0, [r7, #4]
 8007f96:	f000 fc9d 	bl	80088d4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007f9a:	2300      	movs	r3, #0
}
 8007f9c:	4618      	mov	r0, r3
 8007f9e:	3708      	adds	r7, #8
 8007fa0:	46bd      	mov	sp, r7
 8007fa2:	bd80      	pop	{r7, pc}

08007fa4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8007fa4:	b580      	push	{r7, lr}
 8007fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8007fa8:	2200      	movs	r2, #0
 8007faa:	4912      	ldr	r1, [pc, #72]	@ (8007ff4 <MX_USB_DEVICE_Init+0x50>)
 8007fac:	4812      	ldr	r0, [pc, #72]	@ (8007ff8 <MX_USB_DEVICE_Init+0x54>)
 8007fae:	f7fe fcf7 	bl	80069a0 <USBD_Init>
 8007fb2:	4603      	mov	r3, r0
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d001      	beq.n	8007fbc <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8007fb8:	f7f9 f9ac 	bl	8001314 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8007fbc:	490f      	ldr	r1, [pc, #60]	@ (8007ffc <MX_USB_DEVICE_Init+0x58>)
 8007fbe:	480e      	ldr	r0, [pc, #56]	@ (8007ff8 <MX_USB_DEVICE_Init+0x54>)
 8007fc0:	f7fe fd1e 	bl	8006a00 <USBD_RegisterClass>
 8007fc4:	4603      	mov	r3, r0
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d001      	beq.n	8007fce <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8007fca:	f7f9 f9a3 	bl	8001314 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8007fce:	490c      	ldr	r1, [pc, #48]	@ (8008000 <MX_USB_DEVICE_Init+0x5c>)
 8007fd0:	4809      	ldr	r0, [pc, #36]	@ (8007ff8 <MX_USB_DEVICE_Init+0x54>)
 8007fd2:	f7fe fc15 	bl	8006800 <USBD_CDC_RegisterInterface>
 8007fd6:	4603      	mov	r3, r0
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d001      	beq.n	8007fe0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8007fdc:	f7f9 f99a 	bl	8001314 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8007fe0:	4805      	ldr	r0, [pc, #20]	@ (8007ff8 <MX_USB_DEVICE_Init+0x54>)
 8007fe2:	f7fe fd43 	bl	8006a6c <USBD_Start>
 8007fe6:	4603      	mov	r3, r0
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d001      	beq.n	8007ff0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8007fec:	f7f9 f992 	bl	8001314 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8007ff0:	bf00      	nop
 8007ff2:	bd80      	pop	{r7, pc}
 8007ff4:	200000ac 	.word	0x200000ac
 8007ff8:	2000037c 	.word	0x2000037c
 8007ffc:	20000018 	.word	0x20000018
 8008000:	20000098 	.word	0x20000098

08008004 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8008004:	b580      	push	{r7, lr}
 8008006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8008008:	2200      	movs	r2, #0
 800800a:	4905      	ldr	r1, [pc, #20]	@ (8008020 <CDC_Init_FS+0x1c>)
 800800c:	4805      	ldr	r0, [pc, #20]	@ (8008024 <CDC_Init_FS+0x20>)
 800800e:	f7fe fc11 	bl	8006834 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8008012:	4905      	ldr	r1, [pc, #20]	@ (8008028 <CDC_Init_FS+0x24>)
 8008014:	4803      	ldr	r0, [pc, #12]	@ (8008024 <CDC_Init_FS+0x20>)
 8008016:	f7fe fc2f 	bl	8006878 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800801a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800801c:	4618      	mov	r0, r3
 800801e:	bd80      	pop	{r7, pc}
 8008020:	20000e58 	.word	0x20000e58
 8008024:	2000037c 	.word	0x2000037c
 8008028:	20000658 	.word	0x20000658

0800802c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800802c:	b480      	push	{r7}
 800802e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8008030:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8008032:	4618      	mov	r0, r3
 8008034:	46bd      	mov	sp, r7
 8008036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800803a:	4770      	bx	lr

0800803c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800803c:	b480      	push	{r7}
 800803e:	b083      	sub	sp, #12
 8008040:	af00      	add	r7, sp, #0
 8008042:	4603      	mov	r3, r0
 8008044:	6039      	str	r1, [r7, #0]
 8008046:	71fb      	strb	r3, [r7, #7]
 8008048:	4613      	mov	r3, r2
 800804a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800804c:	79fb      	ldrb	r3, [r7, #7]
 800804e:	2b23      	cmp	r3, #35	@ 0x23
 8008050:	d84a      	bhi.n	80080e8 <CDC_Control_FS+0xac>
 8008052:	a201      	add	r2, pc, #4	@ (adr r2, 8008058 <CDC_Control_FS+0x1c>)
 8008054:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008058:	080080e9 	.word	0x080080e9
 800805c:	080080e9 	.word	0x080080e9
 8008060:	080080e9 	.word	0x080080e9
 8008064:	080080e9 	.word	0x080080e9
 8008068:	080080e9 	.word	0x080080e9
 800806c:	080080e9 	.word	0x080080e9
 8008070:	080080e9 	.word	0x080080e9
 8008074:	080080e9 	.word	0x080080e9
 8008078:	080080e9 	.word	0x080080e9
 800807c:	080080e9 	.word	0x080080e9
 8008080:	080080e9 	.word	0x080080e9
 8008084:	080080e9 	.word	0x080080e9
 8008088:	080080e9 	.word	0x080080e9
 800808c:	080080e9 	.word	0x080080e9
 8008090:	080080e9 	.word	0x080080e9
 8008094:	080080e9 	.word	0x080080e9
 8008098:	080080e9 	.word	0x080080e9
 800809c:	080080e9 	.word	0x080080e9
 80080a0:	080080e9 	.word	0x080080e9
 80080a4:	080080e9 	.word	0x080080e9
 80080a8:	080080e9 	.word	0x080080e9
 80080ac:	080080e9 	.word	0x080080e9
 80080b0:	080080e9 	.word	0x080080e9
 80080b4:	080080e9 	.word	0x080080e9
 80080b8:	080080e9 	.word	0x080080e9
 80080bc:	080080e9 	.word	0x080080e9
 80080c0:	080080e9 	.word	0x080080e9
 80080c4:	080080e9 	.word	0x080080e9
 80080c8:	080080e9 	.word	0x080080e9
 80080cc:	080080e9 	.word	0x080080e9
 80080d0:	080080e9 	.word	0x080080e9
 80080d4:	080080e9 	.word	0x080080e9
 80080d8:	080080e9 	.word	0x080080e9
 80080dc:	080080e9 	.word	0x080080e9
 80080e0:	080080e9 	.word	0x080080e9
 80080e4:	080080e9 	.word	0x080080e9
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80080e8:	bf00      	nop
  }

  return (USBD_OK);
 80080ea:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80080ec:	4618      	mov	r0, r3
 80080ee:	370c      	adds	r7, #12
 80080f0:	46bd      	mov	sp, r7
 80080f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f6:	4770      	bx	lr

080080f8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80080f8:	b580      	push	{r7, lr}
 80080fa:	b082      	sub	sp, #8
 80080fc:	af00      	add	r7, sp, #0
 80080fe:	6078      	str	r0, [r7, #4]
 8008100:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8008102:	6879      	ldr	r1, [r7, #4]
 8008104:	4805      	ldr	r0, [pc, #20]	@ (800811c <CDC_Receive_FS+0x24>)
 8008106:	f7fe fbb7 	bl	8006878 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800810a:	4804      	ldr	r0, [pc, #16]	@ (800811c <CDC_Receive_FS+0x24>)
 800810c:	f7fe fc12 	bl	8006934 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8008110:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8008112:	4618      	mov	r0, r3
 8008114:	3708      	adds	r7, #8
 8008116:	46bd      	mov	sp, r7
 8008118:	bd80      	pop	{r7, pc}
 800811a:	bf00      	nop
 800811c:	2000037c 	.word	0x2000037c

08008120 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8008120:	b580      	push	{r7, lr}
 8008122:	b084      	sub	sp, #16
 8008124:	af00      	add	r7, sp, #0
 8008126:	6078      	str	r0, [r7, #4]
 8008128:	460b      	mov	r3, r1
 800812a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800812c:	2300      	movs	r3, #0
 800812e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8008130:	4b0d      	ldr	r3, [pc, #52]	@ (8008168 <CDC_Transmit_FS+0x48>)
 8008132:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008136:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8008138:	68bb      	ldr	r3, [r7, #8]
 800813a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800813e:	2b00      	cmp	r3, #0
 8008140:	d001      	beq.n	8008146 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8008142:	2301      	movs	r3, #1
 8008144:	e00b      	b.n	800815e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8008146:	887b      	ldrh	r3, [r7, #2]
 8008148:	461a      	mov	r2, r3
 800814a:	6879      	ldr	r1, [r7, #4]
 800814c:	4806      	ldr	r0, [pc, #24]	@ (8008168 <CDC_Transmit_FS+0x48>)
 800814e:	f7fe fb71 	bl	8006834 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8008152:	4805      	ldr	r0, [pc, #20]	@ (8008168 <CDC_Transmit_FS+0x48>)
 8008154:	f7fe fbae 	bl	80068b4 <USBD_CDC_TransmitPacket>
 8008158:	4603      	mov	r3, r0
 800815a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800815c:	7bfb      	ldrb	r3, [r7, #15]
}
 800815e:	4618      	mov	r0, r3
 8008160:	3710      	adds	r7, #16
 8008162:	46bd      	mov	sp, r7
 8008164:	bd80      	pop	{r7, pc}
 8008166:	bf00      	nop
 8008168:	2000037c 	.word	0x2000037c

0800816c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800816c:	b480      	push	{r7}
 800816e:	b087      	sub	sp, #28
 8008170:	af00      	add	r7, sp, #0
 8008172:	60f8      	str	r0, [r7, #12]
 8008174:	60b9      	str	r1, [r7, #8]
 8008176:	4613      	mov	r3, r2
 8008178:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800817a:	2300      	movs	r3, #0
 800817c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800817e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008182:	4618      	mov	r0, r3
 8008184:	371c      	adds	r7, #28
 8008186:	46bd      	mov	sp, r7
 8008188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800818c:	4770      	bx	lr
	...

08008190 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008190:	b480      	push	{r7}
 8008192:	b083      	sub	sp, #12
 8008194:	af00      	add	r7, sp, #0
 8008196:	4603      	mov	r3, r0
 8008198:	6039      	str	r1, [r7, #0]
 800819a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800819c:	683b      	ldr	r3, [r7, #0]
 800819e:	2212      	movs	r2, #18
 80081a0:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80081a2:	4b03      	ldr	r3, [pc, #12]	@ (80081b0 <USBD_FS_DeviceDescriptor+0x20>)
}
 80081a4:	4618      	mov	r0, r3
 80081a6:	370c      	adds	r7, #12
 80081a8:	46bd      	mov	sp, r7
 80081aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ae:	4770      	bx	lr
 80081b0:	200000c8 	.word	0x200000c8

080081b4 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80081b4:	b480      	push	{r7}
 80081b6:	b083      	sub	sp, #12
 80081b8:	af00      	add	r7, sp, #0
 80081ba:	4603      	mov	r3, r0
 80081bc:	6039      	str	r1, [r7, #0]
 80081be:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80081c0:	683b      	ldr	r3, [r7, #0]
 80081c2:	2204      	movs	r2, #4
 80081c4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80081c6:	4b03      	ldr	r3, [pc, #12]	@ (80081d4 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80081c8:	4618      	mov	r0, r3
 80081ca:	370c      	adds	r7, #12
 80081cc:	46bd      	mov	sp, r7
 80081ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d2:	4770      	bx	lr
 80081d4:	200000dc 	.word	0x200000dc

080081d8 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80081d8:	b580      	push	{r7, lr}
 80081da:	b082      	sub	sp, #8
 80081dc:	af00      	add	r7, sp, #0
 80081de:	4603      	mov	r3, r0
 80081e0:	6039      	str	r1, [r7, #0]
 80081e2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80081e4:	79fb      	ldrb	r3, [r7, #7]
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d105      	bne.n	80081f6 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80081ea:	683a      	ldr	r2, [r7, #0]
 80081ec:	4907      	ldr	r1, [pc, #28]	@ (800820c <USBD_FS_ProductStrDescriptor+0x34>)
 80081ee:	4808      	ldr	r0, [pc, #32]	@ (8008210 <USBD_FS_ProductStrDescriptor+0x38>)
 80081f0:	f7ff fdec 	bl	8007dcc <USBD_GetString>
 80081f4:	e004      	b.n	8008200 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80081f6:	683a      	ldr	r2, [r7, #0]
 80081f8:	4904      	ldr	r1, [pc, #16]	@ (800820c <USBD_FS_ProductStrDescriptor+0x34>)
 80081fa:	4805      	ldr	r0, [pc, #20]	@ (8008210 <USBD_FS_ProductStrDescriptor+0x38>)
 80081fc:	f7ff fde6 	bl	8007dcc <USBD_GetString>
  }
  return USBD_StrDesc;
 8008200:	4b02      	ldr	r3, [pc, #8]	@ (800820c <USBD_FS_ProductStrDescriptor+0x34>)
}
 8008202:	4618      	mov	r0, r3
 8008204:	3708      	adds	r7, #8
 8008206:	46bd      	mov	sp, r7
 8008208:	bd80      	pop	{r7, pc}
 800820a:	bf00      	nop
 800820c:	20001658 	.word	0x20001658
 8008210:	0800b6ac 	.word	0x0800b6ac

08008214 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008214:	b580      	push	{r7, lr}
 8008216:	b082      	sub	sp, #8
 8008218:	af00      	add	r7, sp, #0
 800821a:	4603      	mov	r3, r0
 800821c:	6039      	str	r1, [r7, #0]
 800821e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8008220:	683a      	ldr	r2, [r7, #0]
 8008222:	4904      	ldr	r1, [pc, #16]	@ (8008234 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8008224:	4804      	ldr	r0, [pc, #16]	@ (8008238 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8008226:	f7ff fdd1 	bl	8007dcc <USBD_GetString>
  return USBD_StrDesc;
 800822a:	4b02      	ldr	r3, [pc, #8]	@ (8008234 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800822c:	4618      	mov	r0, r3
 800822e:	3708      	adds	r7, #8
 8008230:	46bd      	mov	sp, r7
 8008232:	bd80      	pop	{r7, pc}
 8008234:	20001658 	.word	0x20001658
 8008238:	0800b6c4 	.word	0x0800b6c4

0800823c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800823c:	b580      	push	{r7, lr}
 800823e:	b082      	sub	sp, #8
 8008240:	af00      	add	r7, sp, #0
 8008242:	4603      	mov	r3, r0
 8008244:	6039      	str	r1, [r7, #0]
 8008246:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8008248:	683b      	ldr	r3, [r7, #0]
 800824a:	221a      	movs	r2, #26
 800824c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800824e:	f000 f843 	bl	80082d8 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8008252:	4b02      	ldr	r3, [pc, #8]	@ (800825c <USBD_FS_SerialStrDescriptor+0x20>)
}
 8008254:	4618      	mov	r0, r3
 8008256:	3708      	adds	r7, #8
 8008258:	46bd      	mov	sp, r7
 800825a:	bd80      	pop	{r7, pc}
 800825c:	200000e0 	.word	0x200000e0

08008260 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008260:	b580      	push	{r7, lr}
 8008262:	b082      	sub	sp, #8
 8008264:	af00      	add	r7, sp, #0
 8008266:	4603      	mov	r3, r0
 8008268:	6039      	str	r1, [r7, #0]
 800826a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800826c:	79fb      	ldrb	r3, [r7, #7]
 800826e:	2b00      	cmp	r3, #0
 8008270:	d105      	bne.n	800827e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008272:	683a      	ldr	r2, [r7, #0]
 8008274:	4907      	ldr	r1, [pc, #28]	@ (8008294 <USBD_FS_ConfigStrDescriptor+0x34>)
 8008276:	4808      	ldr	r0, [pc, #32]	@ (8008298 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008278:	f7ff fda8 	bl	8007dcc <USBD_GetString>
 800827c:	e004      	b.n	8008288 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800827e:	683a      	ldr	r2, [r7, #0]
 8008280:	4904      	ldr	r1, [pc, #16]	@ (8008294 <USBD_FS_ConfigStrDescriptor+0x34>)
 8008282:	4805      	ldr	r0, [pc, #20]	@ (8008298 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008284:	f7ff fda2 	bl	8007dcc <USBD_GetString>
  }
  return USBD_StrDesc;
 8008288:	4b02      	ldr	r3, [pc, #8]	@ (8008294 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800828a:	4618      	mov	r0, r3
 800828c:	3708      	adds	r7, #8
 800828e:	46bd      	mov	sp, r7
 8008290:	bd80      	pop	{r7, pc}
 8008292:	bf00      	nop
 8008294:	20001658 	.word	0x20001658
 8008298:	0800b6d8 	.word	0x0800b6d8

0800829c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800829c:	b580      	push	{r7, lr}
 800829e:	b082      	sub	sp, #8
 80082a0:	af00      	add	r7, sp, #0
 80082a2:	4603      	mov	r3, r0
 80082a4:	6039      	str	r1, [r7, #0]
 80082a6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80082a8:	79fb      	ldrb	r3, [r7, #7]
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d105      	bne.n	80082ba <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80082ae:	683a      	ldr	r2, [r7, #0]
 80082b0:	4907      	ldr	r1, [pc, #28]	@ (80082d0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80082b2:	4808      	ldr	r0, [pc, #32]	@ (80082d4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80082b4:	f7ff fd8a 	bl	8007dcc <USBD_GetString>
 80082b8:	e004      	b.n	80082c4 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80082ba:	683a      	ldr	r2, [r7, #0]
 80082bc:	4904      	ldr	r1, [pc, #16]	@ (80082d0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80082be:	4805      	ldr	r0, [pc, #20]	@ (80082d4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80082c0:	f7ff fd84 	bl	8007dcc <USBD_GetString>
  }
  return USBD_StrDesc;
 80082c4:	4b02      	ldr	r3, [pc, #8]	@ (80082d0 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80082c6:	4618      	mov	r0, r3
 80082c8:	3708      	adds	r7, #8
 80082ca:	46bd      	mov	sp, r7
 80082cc:	bd80      	pop	{r7, pc}
 80082ce:	bf00      	nop
 80082d0:	20001658 	.word	0x20001658
 80082d4:	0800b6e4 	.word	0x0800b6e4

080082d8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80082d8:	b580      	push	{r7, lr}
 80082da:	b084      	sub	sp, #16
 80082dc:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80082de:	4b0f      	ldr	r3, [pc, #60]	@ (800831c <Get_SerialNum+0x44>)
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80082e4:	4b0e      	ldr	r3, [pc, #56]	@ (8008320 <Get_SerialNum+0x48>)
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80082ea:	4b0e      	ldr	r3, [pc, #56]	@ (8008324 <Get_SerialNum+0x4c>)
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80082f0:	68fa      	ldr	r2, [r7, #12]
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	4413      	add	r3, r2
 80082f6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d009      	beq.n	8008312 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80082fe:	2208      	movs	r2, #8
 8008300:	4909      	ldr	r1, [pc, #36]	@ (8008328 <Get_SerialNum+0x50>)
 8008302:	68f8      	ldr	r0, [r7, #12]
 8008304:	f000 f814 	bl	8008330 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8008308:	2204      	movs	r2, #4
 800830a:	4908      	ldr	r1, [pc, #32]	@ (800832c <Get_SerialNum+0x54>)
 800830c:	68b8      	ldr	r0, [r7, #8]
 800830e:	f000 f80f 	bl	8008330 <IntToUnicode>
  }
}
 8008312:	bf00      	nop
 8008314:	3710      	adds	r7, #16
 8008316:	46bd      	mov	sp, r7
 8008318:	bd80      	pop	{r7, pc}
 800831a:	bf00      	nop
 800831c:	1fff7a10 	.word	0x1fff7a10
 8008320:	1fff7a14 	.word	0x1fff7a14
 8008324:	1fff7a18 	.word	0x1fff7a18
 8008328:	200000e2 	.word	0x200000e2
 800832c:	200000f2 	.word	0x200000f2

08008330 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8008330:	b480      	push	{r7}
 8008332:	b087      	sub	sp, #28
 8008334:	af00      	add	r7, sp, #0
 8008336:	60f8      	str	r0, [r7, #12]
 8008338:	60b9      	str	r1, [r7, #8]
 800833a:	4613      	mov	r3, r2
 800833c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800833e:	2300      	movs	r3, #0
 8008340:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8008342:	2300      	movs	r3, #0
 8008344:	75fb      	strb	r3, [r7, #23]
 8008346:	e027      	b.n	8008398 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	0f1b      	lsrs	r3, r3, #28
 800834c:	2b09      	cmp	r3, #9
 800834e:	d80b      	bhi.n	8008368 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	0f1b      	lsrs	r3, r3, #28
 8008354:	b2da      	uxtb	r2, r3
 8008356:	7dfb      	ldrb	r3, [r7, #23]
 8008358:	005b      	lsls	r3, r3, #1
 800835a:	4619      	mov	r1, r3
 800835c:	68bb      	ldr	r3, [r7, #8]
 800835e:	440b      	add	r3, r1
 8008360:	3230      	adds	r2, #48	@ 0x30
 8008362:	b2d2      	uxtb	r2, r2
 8008364:	701a      	strb	r2, [r3, #0]
 8008366:	e00a      	b.n	800837e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	0f1b      	lsrs	r3, r3, #28
 800836c:	b2da      	uxtb	r2, r3
 800836e:	7dfb      	ldrb	r3, [r7, #23]
 8008370:	005b      	lsls	r3, r3, #1
 8008372:	4619      	mov	r1, r3
 8008374:	68bb      	ldr	r3, [r7, #8]
 8008376:	440b      	add	r3, r1
 8008378:	3237      	adds	r2, #55	@ 0x37
 800837a:	b2d2      	uxtb	r2, r2
 800837c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	011b      	lsls	r3, r3, #4
 8008382:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8008384:	7dfb      	ldrb	r3, [r7, #23]
 8008386:	005b      	lsls	r3, r3, #1
 8008388:	3301      	adds	r3, #1
 800838a:	68ba      	ldr	r2, [r7, #8]
 800838c:	4413      	add	r3, r2
 800838e:	2200      	movs	r2, #0
 8008390:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8008392:	7dfb      	ldrb	r3, [r7, #23]
 8008394:	3301      	adds	r3, #1
 8008396:	75fb      	strb	r3, [r7, #23]
 8008398:	7dfa      	ldrb	r2, [r7, #23]
 800839a:	79fb      	ldrb	r3, [r7, #7]
 800839c:	429a      	cmp	r2, r3
 800839e:	d3d3      	bcc.n	8008348 <IntToUnicode+0x18>
  }
}
 80083a0:	bf00      	nop
 80083a2:	bf00      	nop
 80083a4:	371c      	adds	r7, #28
 80083a6:	46bd      	mov	sp, r7
 80083a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ac:	4770      	bx	lr
	...

080083b0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80083b0:	b580      	push	{r7, lr}
 80083b2:	b08a      	sub	sp, #40	@ 0x28
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80083b8:	f107 0314 	add.w	r3, r7, #20
 80083bc:	2200      	movs	r2, #0
 80083be:	601a      	str	r2, [r3, #0]
 80083c0:	605a      	str	r2, [r3, #4]
 80083c2:	609a      	str	r2, [r3, #8]
 80083c4:	60da      	str	r2, [r3, #12]
 80083c6:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80083d0:	d13a      	bne.n	8008448 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80083d2:	2300      	movs	r3, #0
 80083d4:	613b      	str	r3, [r7, #16]
 80083d6:	4b1e      	ldr	r3, [pc, #120]	@ (8008450 <HAL_PCD_MspInit+0xa0>)
 80083d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80083da:	4a1d      	ldr	r2, [pc, #116]	@ (8008450 <HAL_PCD_MspInit+0xa0>)
 80083dc:	f043 0301 	orr.w	r3, r3, #1
 80083e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80083e2:	4b1b      	ldr	r3, [pc, #108]	@ (8008450 <HAL_PCD_MspInit+0xa0>)
 80083e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80083e6:	f003 0301 	and.w	r3, r3, #1
 80083ea:	613b      	str	r3, [r7, #16]
 80083ec:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80083ee:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80083f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80083f4:	2302      	movs	r3, #2
 80083f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80083f8:	2300      	movs	r3, #0
 80083fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80083fc:	2303      	movs	r3, #3
 80083fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8008400:	230a      	movs	r3, #10
 8008402:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008404:	f107 0314 	add.w	r3, r7, #20
 8008408:	4619      	mov	r1, r3
 800840a:	4812      	ldr	r0, [pc, #72]	@ (8008454 <HAL_PCD_MspInit+0xa4>)
 800840c:	f7f9 fb34 	bl	8001a78 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8008410:	4b0f      	ldr	r3, [pc, #60]	@ (8008450 <HAL_PCD_MspInit+0xa0>)
 8008412:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008414:	4a0e      	ldr	r2, [pc, #56]	@ (8008450 <HAL_PCD_MspInit+0xa0>)
 8008416:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800841a:	6353      	str	r3, [r2, #52]	@ 0x34
 800841c:	2300      	movs	r3, #0
 800841e:	60fb      	str	r3, [r7, #12]
 8008420:	4b0b      	ldr	r3, [pc, #44]	@ (8008450 <HAL_PCD_MspInit+0xa0>)
 8008422:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008424:	4a0a      	ldr	r2, [pc, #40]	@ (8008450 <HAL_PCD_MspInit+0xa0>)
 8008426:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800842a:	6453      	str	r3, [r2, #68]	@ 0x44
 800842c:	4b08      	ldr	r3, [pc, #32]	@ (8008450 <HAL_PCD_MspInit+0xa0>)
 800842e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008430:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008434:	60fb      	str	r3, [r7, #12]
 8008436:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8008438:	2200      	movs	r2, #0
 800843a:	2100      	movs	r1, #0
 800843c:	2043      	movs	r0, #67	@ 0x43
 800843e:	f7f9 fae4 	bl	8001a0a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8008442:	2043      	movs	r0, #67	@ 0x43
 8008444:	f7f9 fafd 	bl	8001a42 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8008448:	bf00      	nop
 800844a:	3728      	adds	r7, #40	@ 0x28
 800844c:	46bd      	mov	sp, r7
 800844e:	bd80      	pop	{r7, pc}
 8008450:	40023800 	.word	0x40023800
 8008454:	40020000 	.word	0x40020000

08008458 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008458:	b580      	push	{r7, lr}
 800845a:	b082      	sub	sp, #8
 800845c:	af00      	add	r7, sp, #0
 800845e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800846c:	4619      	mov	r1, r3
 800846e:	4610      	mov	r0, r2
 8008470:	f7fe fb49 	bl	8006b06 <USBD_LL_SetupStage>
}
 8008474:	bf00      	nop
 8008476:	3708      	adds	r7, #8
 8008478:	46bd      	mov	sp, r7
 800847a:	bd80      	pop	{r7, pc}

0800847c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800847c:	b580      	push	{r7, lr}
 800847e:	b082      	sub	sp, #8
 8008480:	af00      	add	r7, sp, #0
 8008482:	6078      	str	r0, [r7, #4]
 8008484:	460b      	mov	r3, r1
 8008486:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800848e:	78fa      	ldrb	r2, [r7, #3]
 8008490:	6879      	ldr	r1, [r7, #4]
 8008492:	4613      	mov	r3, r2
 8008494:	00db      	lsls	r3, r3, #3
 8008496:	4413      	add	r3, r2
 8008498:	009b      	lsls	r3, r3, #2
 800849a:	440b      	add	r3, r1
 800849c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80084a0:	681a      	ldr	r2, [r3, #0]
 80084a2:	78fb      	ldrb	r3, [r7, #3]
 80084a4:	4619      	mov	r1, r3
 80084a6:	f7fe fb83 	bl	8006bb0 <USBD_LL_DataOutStage>
}
 80084aa:	bf00      	nop
 80084ac:	3708      	adds	r7, #8
 80084ae:	46bd      	mov	sp, r7
 80084b0:	bd80      	pop	{r7, pc}

080084b2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80084b2:	b580      	push	{r7, lr}
 80084b4:	b082      	sub	sp, #8
 80084b6:	af00      	add	r7, sp, #0
 80084b8:	6078      	str	r0, [r7, #4]
 80084ba:	460b      	mov	r3, r1
 80084bc:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 80084c4:	78fa      	ldrb	r2, [r7, #3]
 80084c6:	6879      	ldr	r1, [r7, #4]
 80084c8:	4613      	mov	r3, r2
 80084ca:	00db      	lsls	r3, r3, #3
 80084cc:	4413      	add	r3, r2
 80084ce:	009b      	lsls	r3, r3, #2
 80084d0:	440b      	add	r3, r1
 80084d2:	3320      	adds	r3, #32
 80084d4:	681a      	ldr	r2, [r3, #0]
 80084d6:	78fb      	ldrb	r3, [r7, #3]
 80084d8:	4619      	mov	r1, r3
 80084da:	f7fe fc1c 	bl	8006d16 <USBD_LL_DataInStage>
}
 80084de:	bf00      	nop
 80084e0:	3708      	adds	r7, #8
 80084e2:	46bd      	mov	sp, r7
 80084e4:	bd80      	pop	{r7, pc}

080084e6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80084e6:	b580      	push	{r7, lr}
 80084e8:	b082      	sub	sp, #8
 80084ea:	af00      	add	r7, sp, #0
 80084ec:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80084f4:	4618      	mov	r0, r3
 80084f6:	f7fe fd56 	bl	8006fa6 <USBD_LL_SOF>
}
 80084fa:	bf00      	nop
 80084fc:	3708      	adds	r7, #8
 80084fe:	46bd      	mov	sp, r7
 8008500:	bd80      	pop	{r7, pc}

08008502 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008502:	b580      	push	{r7, lr}
 8008504:	b084      	sub	sp, #16
 8008506:	af00      	add	r7, sp, #0
 8008508:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800850a:	2301      	movs	r3, #1
 800850c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	79db      	ldrb	r3, [r3, #7]
 8008512:	2b02      	cmp	r3, #2
 8008514:	d001      	beq.n	800851a <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8008516:	f7f8 fefd 	bl	8001314 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008520:	7bfa      	ldrb	r2, [r7, #15]
 8008522:	4611      	mov	r1, r2
 8008524:	4618      	mov	r0, r3
 8008526:	f7fe fcfa 	bl	8006f1e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008530:	4618      	mov	r0, r3
 8008532:	f7fe fca2 	bl	8006e7a <USBD_LL_Reset>
}
 8008536:	bf00      	nop
 8008538:	3710      	adds	r7, #16
 800853a:	46bd      	mov	sp, r7
 800853c:	bd80      	pop	{r7, pc}
	...

08008540 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008540:	b580      	push	{r7, lr}
 8008542:	b082      	sub	sp, #8
 8008544:	af00      	add	r7, sp, #0
 8008546:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800854e:	4618      	mov	r0, r3
 8008550:	f7fe fcf5 	bl	8006f3e <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	687a      	ldr	r2, [r7, #4]
 8008560:	6812      	ldr	r2, [r2, #0]
 8008562:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008566:	f043 0301 	orr.w	r3, r3, #1
 800856a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	7adb      	ldrb	r3, [r3, #11]
 8008570:	2b00      	cmp	r3, #0
 8008572:	d005      	beq.n	8008580 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008574:	4b04      	ldr	r3, [pc, #16]	@ (8008588 <HAL_PCD_SuspendCallback+0x48>)
 8008576:	691b      	ldr	r3, [r3, #16]
 8008578:	4a03      	ldr	r2, [pc, #12]	@ (8008588 <HAL_PCD_SuspendCallback+0x48>)
 800857a:	f043 0306 	orr.w	r3, r3, #6
 800857e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8008580:	bf00      	nop
 8008582:	3708      	adds	r7, #8
 8008584:	46bd      	mov	sp, r7
 8008586:	bd80      	pop	{r7, pc}
 8008588:	e000ed00 	.word	0xe000ed00

0800858c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800858c:	b580      	push	{r7, lr}
 800858e:	b082      	sub	sp, #8
 8008590:	af00      	add	r7, sp, #0
 8008592:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800859a:	4618      	mov	r0, r3
 800859c:	f7fe fceb 	bl	8006f76 <USBD_LL_Resume>
}
 80085a0:	bf00      	nop
 80085a2:	3708      	adds	r7, #8
 80085a4:	46bd      	mov	sp, r7
 80085a6:	bd80      	pop	{r7, pc}

080085a8 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80085a8:	b580      	push	{r7, lr}
 80085aa:	b082      	sub	sp, #8
 80085ac:	af00      	add	r7, sp, #0
 80085ae:	6078      	str	r0, [r7, #4]
 80085b0:	460b      	mov	r3, r1
 80085b2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80085ba:	78fa      	ldrb	r2, [r7, #3]
 80085bc:	4611      	mov	r1, r2
 80085be:	4618      	mov	r0, r3
 80085c0:	f7fe fd43 	bl	800704a <USBD_LL_IsoOUTIncomplete>
}
 80085c4:	bf00      	nop
 80085c6:	3708      	adds	r7, #8
 80085c8:	46bd      	mov	sp, r7
 80085ca:	bd80      	pop	{r7, pc}

080085cc <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80085cc:	b580      	push	{r7, lr}
 80085ce:	b082      	sub	sp, #8
 80085d0:	af00      	add	r7, sp, #0
 80085d2:	6078      	str	r0, [r7, #4]
 80085d4:	460b      	mov	r3, r1
 80085d6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80085de:	78fa      	ldrb	r2, [r7, #3]
 80085e0:	4611      	mov	r1, r2
 80085e2:	4618      	mov	r0, r3
 80085e4:	f7fe fcff 	bl	8006fe6 <USBD_LL_IsoINIncomplete>
}
 80085e8:	bf00      	nop
 80085ea:	3708      	adds	r7, #8
 80085ec:	46bd      	mov	sp, r7
 80085ee:	bd80      	pop	{r7, pc}

080085f0 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80085f0:	b580      	push	{r7, lr}
 80085f2:	b082      	sub	sp, #8
 80085f4:	af00      	add	r7, sp, #0
 80085f6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80085fe:	4618      	mov	r0, r3
 8008600:	f7fe fd55 	bl	80070ae <USBD_LL_DevConnected>
}
 8008604:	bf00      	nop
 8008606:	3708      	adds	r7, #8
 8008608:	46bd      	mov	sp, r7
 800860a:	bd80      	pop	{r7, pc}

0800860c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800860c:	b580      	push	{r7, lr}
 800860e:	b082      	sub	sp, #8
 8008610:	af00      	add	r7, sp, #0
 8008612:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800861a:	4618      	mov	r0, r3
 800861c:	f7fe fd52 	bl	80070c4 <USBD_LL_DevDisconnected>
}
 8008620:	bf00      	nop
 8008622:	3708      	adds	r7, #8
 8008624:	46bd      	mov	sp, r7
 8008626:	bd80      	pop	{r7, pc}

08008628 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8008628:	b580      	push	{r7, lr}
 800862a:	b082      	sub	sp, #8
 800862c:	af00      	add	r7, sp, #0
 800862e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	781b      	ldrb	r3, [r3, #0]
 8008634:	2b00      	cmp	r3, #0
 8008636:	d13c      	bne.n	80086b2 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8008638:	4a20      	ldr	r2, [pc, #128]	@ (80086bc <USBD_LL_Init+0x94>)
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	4a1e      	ldr	r2, [pc, #120]	@ (80086bc <USBD_LL_Init+0x94>)
 8008644:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8008648:	4b1c      	ldr	r3, [pc, #112]	@ (80086bc <USBD_LL_Init+0x94>)
 800864a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800864e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8008650:	4b1a      	ldr	r3, [pc, #104]	@ (80086bc <USBD_LL_Init+0x94>)
 8008652:	2204      	movs	r2, #4
 8008654:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8008656:	4b19      	ldr	r3, [pc, #100]	@ (80086bc <USBD_LL_Init+0x94>)
 8008658:	2202      	movs	r2, #2
 800865a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800865c:	4b17      	ldr	r3, [pc, #92]	@ (80086bc <USBD_LL_Init+0x94>)
 800865e:	2200      	movs	r2, #0
 8008660:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8008662:	4b16      	ldr	r3, [pc, #88]	@ (80086bc <USBD_LL_Init+0x94>)
 8008664:	2202      	movs	r2, #2
 8008666:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8008668:	4b14      	ldr	r3, [pc, #80]	@ (80086bc <USBD_LL_Init+0x94>)
 800866a:	2200      	movs	r2, #0
 800866c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800866e:	4b13      	ldr	r3, [pc, #76]	@ (80086bc <USBD_LL_Init+0x94>)
 8008670:	2200      	movs	r2, #0
 8008672:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8008674:	4b11      	ldr	r3, [pc, #68]	@ (80086bc <USBD_LL_Init+0x94>)
 8008676:	2200      	movs	r2, #0
 8008678:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800867a:	4b10      	ldr	r3, [pc, #64]	@ (80086bc <USBD_LL_Init+0x94>)
 800867c:	2200      	movs	r2, #0
 800867e:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8008680:	4b0e      	ldr	r3, [pc, #56]	@ (80086bc <USBD_LL_Init+0x94>)
 8008682:	2200      	movs	r2, #0
 8008684:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8008686:	480d      	ldr	r0, [pc, #52]	@ (80086bc <USBD_LL_Init+0x94>)
 8008688:	f7f9 fb93 	bl	8001db2 <HAL_PCD_Init>
 800868c:	4603      	mov	r3, r0
 800868e:	2b00      	cmp	r3, #0
 8008690:	d001      	beq.n	8008696 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8008692:	f7f8 fe3f 	bl	8001314 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8008696:	2180      	movs	r1, #128	@ 0x80
 8008698:	4808      	ldr	r0, [pc, #32]	@ (80086bc <USBD_LL_Init+0x94>)
 800869a:	f7fa fdc0 	bl	800321e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800869e:	2240      	movs	r2, #64	@ 0x40
 80086a0:	2100      	movs	r1, #0
 80086a2:	4806      	ldr	r0, [pc, #24]	@ (80086bc <USBD_LL_Init+0x94>)
 80086a4:	f7fa fd74 	bl	8003190 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 80086a8:	2280      	movs	r2, #128	@ 0x80
 80086aa:	2101      	movs	r1, #1
 80086ac:	4803      	ldr	r0, [pc, #12]	@ (80086bc <USBD_LL_Init+0x94>)
 80086ae:	f7fa fd6f 	bl	8003190 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 80086b2:	2300      	movs	r3, #0
}
 80086b4:	4618      	mov	r0, r3
 80086b6:	3708      	adds	r7, #8
 80086b8:	46bd      	mov	sp, r7
 80086ba:	bd80      	pop	{r7, pc}
 80086bc:	20001858 	.word	0x20001858

080086c0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80086c0:	b580      	push	{r7, lr}
 80086c2:	b084      	sub	sp, #16
 80086c4:	af00      	add	r7, sp, #0
 80086c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80086c8:	2300      	movs	r3, #0
 80086ca:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80086cc:	2300      	movs	r3, #0
 80086ce:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80086d6:	4618      	mov	r0, r3
 80086d8:	f7f9 fc7a 	bl	8001fd0 <HAL_PCD_Start>
 80086dc:	4603      	mov	r3, r0
 80086de:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80086e0:	7bfb      	ldrb	r3, [r7, #15]
 80086e2:	4618      	mov	r0, r3
 80086e4:	f000 f942 	bl	800896c <USBD_Get_USB_Status>
 80086e8:	4603      	mov	r3, r0
 80086ea:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80086ec:	7bbb      	ldrb	r3, [r7, #14]
}
 80086ee:	4618      	mov	r0, r3
 80086f0:	3710      	adds	r7, #16
 80086f2:	46bd      	mov	sp, r7
 80086f4:	bd80      	pop	{r7, pc}

080086f6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80086f6:	b580      	push	{r7, lr}
 80086f8:	b084      	sub	sp, #16
 80086fa:	af00      	add	r7, sp, #0
 80086fc:	6078      	str	r0, [r7, #4]
 80086fe:	4608      	mov	r0, r1
 8008700:	4611      	mov	r1, r2
 8008702:	461a      	mov	r2, r3
 8008704:	4603      	mov	r3, r0
 8008706:	70fb      	strb	r3, [r7, #3]
 8008708:	460b      	mov	r3, r1
 800870a:	70bb      	strb	r3, [r7, #2]
 800870c:	4613      	mov	r3, r2
 800870e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008710:	2300      	movs	r3, #0
 8008712:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008714:	2300      	movs	r3, #0
 8008716:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800871e:	78bb      	ldrb	r3, [r7, #2]
 8008720:	883a      	ldrh	r2, [r7, #0]
 8008722:	78f9      	ldrb	r1, [r7, #3]
 8008724:	f7fa f94e 	bl	80029c4 <HAL_PCD_EP_Open>
 8008728:	4603      	mov	r3, r0
 800872a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800872c:	7bfb      	ldrb	r3, [r7, #15]
 800872e:	4618      	mov	r0, r3
 8008730:	f000 f91c 	bl	800896c <USBD_Get_USB_Status>
 8008734:	4603      	mov	r3, r0
 8008736:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008738:	7bbb      	ldrb	r3, [r7, #14]
}
 800873a:	4618      	mov	r0, r3
 800873c:	3710      	adds	r7, #16
 800873e:	46bd      	mov	sp, r7
 8008740:	bd80      	pop	{r7, pc}

08008742 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008742:	b580      	push	{r7, lr}
 8008744:	b084      	sub	sp, #16
 8008746:	af00      	add	r7, sp, #0
 8008748:	6078      	str	r0, [r7, #4]
 800874a:	460b      	mov	r3, r1
 800874c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800874e:	2300      	movs	r3, #0
 8008750:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008752:	2300      	movs	r3, #0
 8008754:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800875c:	78fa      	ldrb	r2, [r7, #3]
 800875e:	4611      	mov	r1, r2
 8008760:	4618      	mov	r0, r3
 8008762:	f7fa f999 	bl	8002a98 <HAL_PCD_EP_Close>
 8008766:	4603      	mov	r3, r0
 8008768:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800876a:	7bfb      	ldrb	r3, [r7, #15]
 800876c:	4618      	mov	r0, r3
 800876e:	f000 f8fd 	bl	800896c <USBD_Get_USB_Status>
 8008772:	4603      	mov	r3, r0
 8008774:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008776:	7bbb      	ldrb	r3, [r7, #14]
}
 8008778:	4618      	mov	r0, r3
 800877a:	3710      	adds	r7, #16
 800877c:	46bd      	mov	sp, r7
 800877e:	bd80      	pop	{r7, pc}

08008780 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008780:	b580      	push	{r7, lr}
 8008782:	b084      	sub	sp, #16
 8008784:	af00      	add	r7, sp, #0
 8008786:	6078      	str	r0, [r7, #4]
 8008788:	460b      	mov	r3, r1
 800878a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800878c:	2300      	movs	r3, #0
 800878e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008790:	2300      	movs	r3, #0
 8008792:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800879a:	78fa      	ldrb	r2, [r7, #3]
 800879c:	4611      	mov	r1, r2
 800879e:	4618      	mov	r0, r3
 80087a0:	f7fa fa51 	bl	8002c46 <HAL_PCD_EP_SetStall>
 80087a4:	4603      	mov	r3, r0
 80087a6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80087a8:	7bfb      	ldrb	r3, [r7, #15]
 80087aa:	4618      	mov	r0, r3
 80087ac:	f000 f8de 	bl	800896c <USBD_Get_USB_Status>
 80087b0:	4603      	mov	r3, r0
 80087b2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80087b4:	7bbb      	ldrb	r3, [r7, #14]
}
 80087b6:	4618      	mov	r0, r3
 80087b8:	3710      	adds	r7, #16
 80087ba:	46bd      	mov	sp, r7
 80087bc:	bd80      	pop	{r7, pc}

080087be <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80087be:	b580      	push	{r7, lr}
 80087c0:	b084      	sub	sp, #16
 80087c2:	af00      	add	r7, sp, #0
 80087c4:	6078      	str	r0, [r7, #4]
 80087c6:	460b      	mov	r3, r1
 80087c8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80087ca:	2300      	movs	r3, #0
 80087cc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80087ce:	2300      	movs	r3, #0
 80087d0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80087d8:	78fa      	ldrb	r2, [r7, #3]
 80087da:	4611      	mov	r1, r2
 80087dc:	4618      	mov	r0, r3
 80087de:	f7fa fa95 	bl	8002d0c <HAL_PCD_EP_ClrStall>
 80087e2:	4603      	mov	r3, r0
 80087e4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80087e6:	7bfb      	ldrb	r3, [r7, #15]
 80087e8:	4618      	mov	r0, r3
 80087ea:	f000 f8bf 	bl	800896c <USBD_Get_USB_Status>
 80087ee:	4603      	mov	r3, r0
 80087f0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80087f2:	7bbb      	ldrb	r3, [r7, #14]
}
 80087f4:	4618      	mov	r0, r3
 80087f6:	3710      	adds	r7, #16
 80087f8:	46bd      	mov	sp, r7
 80087fa:	bd80      	pop	{r7, pc}

080087fc <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80087fc:	b480      	push	{r7}
 80087fe:	b085      	sub	sp, #20
 8008800:	af00      	add	r7, sp, #0
 8008802:	6078      	str	r0, [r7, #4]
 8008804:	460b      	mov	r3, r1
 8008806:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800880e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8008810:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008814:	2b00      	cmp	r3, #0
 8008816:	da0b      	bge.n	8008830 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8008818:	78fb      	ldrb	r3, [r7, #3]
 800881a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800881e:	68f9      	ldr	r1, [r7, #12]
 8008820:	4613      	mov	r3, r2
 8008822:	00db      	lsls	r3, r3, #3
 8008824:	4413      	add	r3, r2
 8008826:	009b      	lsls	r3, r3, #2
 8008828:	440b      	add	r3, r1
 800882a:	3316      	adds	r3, #22
 800882c:	781b      	ldrb	r3, [r3, #0]
 800882e:	e00b      	b.n	8008848 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8008830:	78fb      	ldrb	r3, [r7, #3]
 8008832:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008836:	68f9      	ldr	r1, [r7, #12]
 8008838:	4613      	mov	r3, r2
 800883a:	00db      	lsls	r3, r3, #3
 800883c:	4413      	add	r3, r2
 800883e:	009b      	lsls	r3, r3, #2
 8008840:	440b      	add	r3, r1
 8008842:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8008846:	781b      	ldrb	r3, [r3, #0]
  }
}
 8008848:	4618      	mov	r0, r3
 800884a:	3714      	adds	r7, #20
 800884c:	46bd      	mov	sp, r7
 800884e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008852:	4770      	bx	lr

08008854 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8008854:	b580      	push	{r7, lr}
 8008856:	b084      	sub	sp, #16
 8008858:	af00      	add	r7, sp, #0
 800885a:	6078      	str	r0, [r7, #4]
 800885c:	460b      	mov	r3, r1
 800885e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008860:	2300      	movs	r3, #0
 8008862:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008864:	2300      	movs	r3, #0
 8008866:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800886e:	78fa      	ldrb	r2, [r7, #3]
 8008870:	4611      	mov	r1, r2
 8008872:	4618      	mov	r0, r3
 8008874:	f7fa f882 	bl	800297c <HAL_PCD_SetAddress>
 8008878:	4603      	mov	r3, r0
 800887a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800887c:	7bfb      	ldrb	r3, [r7, #15]
 800887e:	4618      	mov	r0, r3
 8008880:	f000 f874 	bl	800896c <USBD_Get_USB_Status>
 8008884:	4603      	mov	r3, r0
 8008886:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008888:	7bbb      	ldrb	r3, [r7, #14]
}
 800888a:	4618      	mov	r0, r3
 800888c:	3710      	adds	r7, #16
 800888e:	46bd      	mov	sp, r7
 8008890:	bd80      	pop	{r7, pc}

08008892 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8008892:	b580      	push	{r7, lr}
 8008894:	b086      	sub	sp, #24
 8008896:	af00      	add	r7, sp, #0
 8008898:	60f8      	str	r0, [r7, #12]
 800889a:	607a      	str	r2, [r7, #4]
 800889c:	603b      	str	r3, [r7, #0]
 800889e:	460b      	mov	r3, r1
 80088a0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80088a2:	2300      	movs	r3, #0
 80088a4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80088a6:	2300      	movs	r3, #0
 80088a8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80088b0:	7af9      	ldrb	r1, [r7, #11]
 80088b2:	683b      	ldr	r3, [r7, #0]
 80088b4:	687a      	ldr	r2, [r7, #4]
 80088b6:	f7fa f98c 	bl	8002bd2 <HAL_PCD_EP_Transmit>
 80088ba:	4603      	mov	r3, r0
 80088bc:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80088be:	7dfb      	ldrb	r3, [r7, #23]
 80088c0:	4618      	mov	r0, r3
 80088c2:	f000 f853 	bl	800896c <USBD_Get_USB_Status>
 80088c6:	4603      	mov	r3, r0
 80088c8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80088ca:	7dbb      	ldrb	r3, [r7, #22]
}
 80088cc:	4618      	mov	r0, r3
 80088ce:	3718      	adds	r7, #24
 80088d0:	46bd      	mov	sp, r7
 80088d2:	bd80      	pop	{r7, pc}

080088d4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80088d4:	b580      	push	{r7, lr}
 80088d6:	b086      	sub	sp, #24
 80088d8:	af00      	add	r7, sp, #0
 80088da:	60f8      	str	r0, [r7, #12]
 80088dc:	607a      	str	r2, [r7, #4]
 80088de:	603b      	str	r3, [r7, #0]
 80088e0:	460b      	mov	r3, r1
 80088e2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80088e4:	2300      	movs	r3, #0
 80088e6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80088e8:	2300      	movs	r3, #0
 80088ea:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80088f2:	7af9      	ldrb	r1, [r7, #11]
 80088f4:	683b      	ldr	r3, [r7, #0]
 80088f6:	687a      	ldr	r2, [r7, #4]
 80088f8:	f7fa f918 	bl	8002b2c <HAL_PCD_EP_Receive>
 80088fc:	4603      	mov	r3, r0
 80088fe:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008900:	7dfb      	ldrb	r3, [r7, #23]
 8008902:	4618      	mov	r0, r3
 8008904:	f000 f832 	bl	800896c <USBD_Get_USB_Status>
 8008908:	4603      	mov	r3, r0
 800890a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800890c:	7dbb      	ldrb	r3, [r7, #22]
}
 800890e:	4618      	mov	r0, r3
 8008910:	3718      	adds	r7, #24
 8008912:	46bd      	mov	sp, r7
 8008914:	bd80      	pop	{r7, pc}

08008916 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008916:	b580      	push	{r7, lr}
 8008918:	b082      	sub	sp, #8
 800891a:	af00      	add	r7, sp, #0
 800891c:	6078      	str	r0, [r7, #4]
 800891e:	460b      	mov	r3, r1
 8008920:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008928:	78fa      	ldrb	r2, [r7, #3]
 800892a:	4611      	mov	r1, r2
 800892c:	4618      	mov	r0, r3
 800892e:	f7fa f938 	bl	8002ba2 <HAL_PCD_EP_GetRxCount>
 8008932:	4603      	mov	r3, r0
}
 8008934:	4618      	mov	r0, r3
 8008936:	3708      	adds	r7, #8
 8008938:	46bd      	mov	sp, r7
 800893a:	bd80      	pop	{r7, pc}

0800893c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800893c:	b480      	push	{r7}
 800893e:	b083      	sub	sp, #12
 8008940:	af00      	add	r7, sp, #0
 8008942:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8008944:	4b03      	ldr	r3, [pc, #12]	@ (8008954 <USBD_static_malloc+0x18>)
}
 8008946:	4618      	mov	r0, r3
 8008948:	370c      	adds	r7, #12
 800894a:	46bd      	mov	sp, r7
 800894c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008950:	4770      	bx	lr
 8008952:	bf00      	nop
 8008954:	20001d3c 	.word	0x20001d3c

08008958 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8008958:	b480      	push	{r7}
 800895a:	b083      	sub	sp, #12
 800895c:	af00      	add	r7, sp, #0
 800895e:	6078      	str	r0, [r7, #4]

}
 8008960:	bf00      	nop
 8008962:	370c      	adds	r7, #12
 8008964:	46bd      	mov	sp, r7
 8008966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800896a:	4770      	bx	lr

0800896c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800896c:	b480      	push	{r7}
 800896e:	b085      	sub	sp, #20
 8008970:	af00      	add	r7, sp, #0
 8008972:	4603      	mov	r3, r0
 8008974:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008976:	2300      	movs	r3, #0
 8008978:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800897a:	79fb      	ldrb	r3, [r7, #7]
 800897c:	2b03      	cmp	r3, #3
 800897e:	d817      	bhi.n	80089b0 <USBD_Get_USB_Status+0x44>
 8008980:	a201      	add	r2, pc, #4	@ (adr r2, 8008988 <USBD_Get_USB_Status+0x1c>)
 8008982:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008986:	bf00      	nop
 8008988:	08008999 	.word	0x08008999
 800898c:	0800899f 	.word	0x0800899f
 8008990:	080089a5 	.word	0x080089a5
 8008994:	080089ab 	.word	0x080089ab
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8008998:	2300      	movs	r3, #0
 800899a:	73fb      	strb	r3, [r7, #15]
    break;
 800899c:	e00b      	b.n	80089b6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800899e:	2303      	movs	r3, #3
 80089a0:	73fb      	strb	r3, [r7, #15]
    break;
 80089a2:	e008      	b.n	80089b6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80089a4:	2301      	movs	r3, #1
 80089a6:	73fb      	strb	r3, [r7, #15]
    break;
 80089a8:	e005      	b.n	80089b6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80089aa:	2303      	movs	r3, #3
 80089ac:	73fb      	strb	r3, [r7, #15]
    break;
 80089ae:	e002      	b.n	80089b6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80089b0:	2303      	movs	r3, #3
 80089b2:	73fb      	strb	r3, [r7, #15]
    break;
 80089b4:	bf00      	nop
  }
  return usb_status;
 80089b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80089b8:	4618      	mov	r0, r3
 80089ba:	3714      	adds	r7, #20
 80089bc:	46bd      	mov	sp, r7
 80089be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c2:	4770      	bx	lr

080089c4 <__cvt>:
 80089c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80089c8:	ec57 6b10 	vmov	r6, r7, d0
 80089cc:	2f00      	cmp	r7, #0
 80089ce:	460c      	mov	r4, r1
 80089d0:	4619      	mov	r1, r3
 80089d2:	463b      	mov	r3, r7
 80089d4:	bfbb      	ittet	lt
 80089d6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80089da:	461f      	movlt	r7, r3
 80089dc:	2300      	movge	r3, #0
 80089de:	232d      	movlt	r3, #45	@ 0x2d
 80089e0:	700b      	strb	r3, [r1, #0]
 80089e2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80089e4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80089e8:	4691      	mov	r9, r2
 80089ea:	f023 0820 	bic.w	r8, r3, #32
 80089ee:	bfbc      	itt	lt
 80089f0:	4632      	movlt	r2, r6
 80089f2:	4616      	movlt	r6, r2
 80089f4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80089f8:	d005      	beq.n	8008a06 <__cvt+0x42>
 80089fa:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80089fe:	d100      	bne.n	8008a02 <__cvt+0x3e>
 8008a00:	3401      	adds	r4, #1
 8008a02:	2102      	movs	r1, #2
 8008a04:	e000      	b.n	8008a08 <__cvt+0x44>
 8008a06:	2103      	movs	r1, #3
 8008a08:	ab03      	add	r3, sp, #12
 8008a0a:	9301      	str	r3, [sp, #4]
 8008a0c:	ab02      	add	r3, sp, #8
 8008a0e:	9300      	str	r3, [sp, #0]
 8008a10:	ec47 6b10 	vmov	d0, r6, r7
 8008a14:	4653      	mov	r3, sl
 8008a16:	4622      	mov	r2, r4
 8008a18:	f000 fe6e 	bl	80096f8 <_dtoa_r>
 8008a1c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8008a20:	4605      	mov	r5, r0
 8008a22:	d119      	bne.n	8008a58 <__cvt+0x94>
 8008a24:	f019 0f01 	tst.w	r9, #1
 8008a28:	d00e      	beq.n	8008a48 <__cvt+0x84>
 8008a2a:	eb00 0904 	add.w	r9, r0, r4
 8008a2e:	2200      	movs	r2, #0
 8008a30:	2300      	movs	r3, #0
 8008a32:	4630      	mov	r0, r6
 8008a34:	4639      	mov	r1, r7
 8008a36:	f7f8 f84f 	bl	8000ad8 <__aeabi_dcmpeq>
 8008a3a:	b108      	cbz	r0, 8008a40 <__cvt+0x7c>
 8008a3c:	f8cd 900c 	str.w	r9, [sp, #12]
 8008a40:	2230      	movs	r2, #48	@ 0x30
 8008a42:	9b03      	ldr	r3, [sp, #12]
 8008a44:	454b      	cmp	r3, r9
 8008a46:	d31e      	bcc.n	8008a86 <__cvt+0xc2>
 8008a48:	9b03      	ldr	r3, [sp, #12]
 8008a4a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008a4c:	1b5b      	subs	r3, r3, r5
 8008a4e:	4628      	mov	r0, r5
 8008a50:	6013      	str	r3, [r2, #0]
 8008a52:	b004      	add	sp, #16
 8008a54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a58:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008a5c:	eb00 0904 	add.w	r9, r0, r4
 8008a60:	d1e5      	bne.n	8008a2e <__cvt+0x6a>
 8008a62:	7803      	ldrb	r3, [r0, #0]
 8008a64:	2b30      	cmp	r3, #48	@ 0x30
 8008a66:	d10a      	bne.n	8008a7e <__cvt+0xba>
 8008a68:	2200      	movs	r2, #0
 8008a6a:	2300      	movs	r3, #0
 8008a6c:	4630      	mov	r0, r6
 8008a6e:	4639      	mov	r1, r7
 8008a70:	f7f8 f832 	bl	8000ad8 <__aeabi_dcmpeq>
 8008a74:	b918      	cbnz	r0, 8008a7e <__cvt+0xba>
 8008a76:	f1c4 0401 	rsb	r4, r4, #1
 8008a7a:	f8ca 4000 	str.w	r4, [sl]
 8008a7e:	f8da 3000 	ldr.w	r3, [sl]
 8008a82:	4499      	add	r9, r3
 8008a84:	e7d3      	b.n	8008a2e <__cvt+0x6a>
 8008a86:	1c59      	adds	r1, r3, #1
 8008a88:	9103      	str	r1, [sp, #12]
 8008a8a:	701a      	strb	r2, [r3, #0]
 8008a8c:	e7d9      	b.n	8008a42 <__cvt+0x7e>

08008a8e <__exponent>:
 8008a8e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008a90:	2900      	cmp	r1, #0
 8008a92:	bfba      	itte	lt
 8008a94:	4249      	neglt	r1, r1
 8008a96:	232d      	movlt	r3, #45	@ 0x2d
 8008a98:	232b      	movge	r3, #43	@ 0x2b
 8008a9a:	2909      	cmp	r1, #9
 8008a9c:	7002      	strb	r2, [r0, #0]
 8008a9e:	7043      	strb	r3, [r0, #1]
 8008aa0:	dd29      	ble.n	8008af6 <__exponent+0x68>
 8008aa2:	f10d 0307 	add.w	r3, sp, #7
 8008aa6:	461d      	mov	r5, r3
 8008aa8:	270a      	movs	r7, #10
 8008aaa:	461a      	mov	r2, r3
 8008aac:	fbb1 f6f7 	udiv	r6, r1, r7
 8008ab0:	fb07 1416 	mls	r4, r7, r6, r1
 8008ab4:	3430      	adds	r4, #48	@ 0x30
 8008ab6:	f802 4c01 	strb.w	r4, [r2, #-1]
 8008aba:	460c      	mov	r4, r1
 8008abc:	2c63      	cmp	r4, #99	@ 0x63
 8008abe:	f103 33ff 	add.w	r3, r3, #4294967295
 8008ac2:	4631      	mov	r1, r6
 8008ac4:	dcf1      	bgt.n	8008aaa <__exponent+0x1c>
 8008ac6:	3130      	adds	r1, #48	@ 0x30
 8008ac8:	1e94      	subs	r4, r2, #2
 8008aca:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008ace:	1c41      	adds	r1, r0, #1
 8008ad0:	4623      	mov	r3, r4
 8008ad2:	42ab      	cmp	r3, r5
 8008ad4:	d30a      	bcc.n	8008aec <__exponent+0x5e>
 8008ad6:	f10d 0309 	add.w	r3, sp, #9
 8008ada:	1a9b      	subs	r3, r3, r2
 8008adc:	42ac      	cmp	r4, r5
 8008ade:	bf88      	it	hi
 8008ae0:	2300      	movhi	r3, #0
 8008ae2:	3302      	adds	r3, #2
 8008ae4:	4403      	add	r3, r0
 8008ae6:	1a18      	subs	r0, r3, r0
 8008ae8:	b003      	add	sp, #12
 8008aea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008aec:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008af0:	f801 6f01 	strb.w	r6, [r1, #1]!
 8008af4:	e7ed      	b.n	8008ad2 <__exponent+0x44>
 8008af6:	2330      	movs	r3, #48	@ 0x30
 8008af8:	3130      	adds	r1, #48	@ 0x30
 8008afa:	7083      	strb	r3, [r0, #2]
 8008afc:	70c1      	strb	r1, [r0, #3]
 8008afe:	1d03      	adds	r3, r0, #4
 8008b00:	e7f1      	b.n	8008ae6 <__exponent+0x58>
	...

08008b04 <_printf_float>:
 8008b04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b08:	b08d      	sub	sp, #52	@ 0x34
 8008b0a:	460c      	mov	r4, r1
 8008b0c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8008b10:	4616      	mov	r6, r2
 8008b12:	461f      	mov	r7, r3
 8008b14:	4605      	mov	r5, r0
 8008b16:	f000 fcef 	bl	80094f8 <_localeconv_r>
 8008b1a:	6803      	ldr	r3, [r0, #0]
 8008b1c:	9304      	str	r3, [sp, #16]
 8008b1e:	4618      	mov	r0, r3
 8008b20:	f7f7 fbae 	bl	8000280 <strlen>
 8008b24:	2300      	movs	r3, #0
 8008b26:	930a      	str	r3, [sp, #40]	@ 0x28
 8008b28:	f8d8 3000 	ldr.w	r3, [r8]
 8008b2c:	9005      	str	r0, [sp, #20]
 8008b2e:	3307      	adds	r3, #7
 8008b30:	f023 0307 	bic.w	r3, r3, #7
 8008b34:	f103 0208 	add.w	r2, r3, #8
 8008b38:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008b3c:	f8d4 b000 	ldr.w	fp, [r4]
 8008b40:	f8c8 2000 	str.w	r2, [r8]
 8008b44:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008b48:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8008b4c:	9307      	str	r3, [sp, #28]
 8008b4e:	f8cd 8018 	str.w	r8, [sp, #24]
 8008b52:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8008b56:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008b5a:	4b9c      	ldr	r3, [pc, #624]	@ (8008dcc <_printf_float+0x2c8>)
 8008b5c:	f04f 32ff 	mov.w	r2, #4294967295
 8008b60:	f7f7 ffec 	bl	8000b3c <__aeabi_dcmpun>
 8008b64:	bb70      	cbnz	r0, 8008bc4 <_printf_float+0xc0>
 8008b66:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008b6a:	4b98      	ldr	r3, [pc, #608]	@ (8008dcc <_printf_float+0x2c8>)
 8008b6c:	f04f 32ff 	mov.w	r2, #4294967295
 8008b70:	f7f7 ffc6 	bl	8000b00 <__aeabi_dcmple>
 8008b74:	bb30      	cbnz	r0, 8008bc4 <_printf_float+0xc0>
 8008b76:	2200      	movs	r2, #0
 8008b78:	2300      	movs	r3, #0
 8008b7a:	4640      	mov	r0, r8
 8008b7c:	4649      	mov	r1, r9
 8008b7e:	f7f7 ffb5 	bl	8000aec <__aeabi_dcmplt>
 8008b82:	b110      	cbz	r0, 8008b8a <_printf_float+0x86>
 8008b84:	232d      	movs	r3, #45	@ 0x2d
 8008b86:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008b8a:	4a91      	ldr	r2, [pc, #580]	@ (8008dd0 <_printf_float+0x2cc>)
 8008b8c:	4b91      	ldr	r3, [pc, #580]	@ (8008dd4 <_printf_float+0x2d0>)
 8008b8e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8008b92:	bf94      	ite	ls
 8008b94:	4690      	movls	r8, r2
 8008b96:	4698      	movhi	r8, r3
 8008b98:	2303      	movs	r3, #3
 8008b9a:	6123      	str	r3, [r4, #16]
 8008b9c:	f02b 0304 	bic.w	r3, fp, #4
 8008ba0:	6023      	str	r3, [r4, #0]
 8008ba2:	f04f 0900 	mov.w	r9, #0
 8008ba6:	9700      	str	r7, [sp, #0]
 8008ba8:	4633      	mov	r3, r6
 8008baa:	aa0b      	add	r2, sp, #44	@ 0x2c
 8008bac:	4621      	mov	r1, r4
 8008bae:	4628      	mov	r0, r5
 8008bb0:	f000 f9d2 	bl	8008f58 <_printf_common>
 8008bb4:	3001      	adds	r0, #1
 8008bb6:	f040 808d 	bne.w	8008cd4 <_printf_float+0x1d0>
 8008bba:	f04f 30ff 	mov.w	r0, #4294967295
 8008bbe:	b00d      	add	sp, #52	@ 0x34
 8008bc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008bc4:	4642      	mov	r2, r8
 8008bc6:	464b      	mov	r3, r9
 8008bc8:	4640      	mov	r0, r8
 8008bca:	4649      	mov	r1, r9
 8008bcc:	f7f7 ffb6 	bl	8000b3c <__aeabi_dcmpun>
 8008bd0:	b140      	cbz	r0, 8008be4 <_printf_float+0xe0>
 8008bd2:	464b      	mov	r3, r9
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	bfbc      	itt	lt
 8008bd8:	232d      	movlt	r3, #45	@ 0x2d
 8008bda:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8008bde:	4a7e      	ldr	r2, [pc, #504]	@ (8008dd8 <_printf_float+0x2d4>)
 8008be0:	4b7e      	ldr	r3, [pc, #504]	@ (8008ddc <_printf_float+0x2d8>)
 8008be2:	e7d4      	b.n	8008b8e <_printf_float+0x8a>
 8008be4:	6863      	ldr	r3, [r4, #4]
 8008be6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8008bea:	9206      	str	r2, [sp, #24]
 8008bec:	1c5a      	adds	r2, r3, #1
 8008bee:	d13b      	bne.n	8008c68 <_printf_float+0x164>
 8008bf0:	2306      	movs	r3, #6
 8008bf2:	6063      	str	r3, [r4, #4]
 8008bf4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8008bf8:	2300      	movs	r3, #0
 8008bfa:	6022      	str	r2, [r4, #0]
 8008bfc:	9303      	str	r3, [sp, #12]
 8008bfe:	ab0a      	add	r3, sp, #40	@ 0x28
 8008c00:	e9cd a301 	strd	sl, r3, [sp, #4]
 8008c04:	ab09      	add	r3, sp, #36	@ 0x24
 8008c06:	9300      	str	r3, [sp, #0]
 8008c08:	6861      	ldr	r1, [r4, #4]
 8008c0a:	ec49 8b10 	vmov	d0, r8, r9
 8008c0e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8008c12:	4628      	mov	r0, r5
 8008c14:	f7ff fed6 	bl	80089c4 <__cvt>
 8008c18:	9b06      	ldr	r3, [sp, #24]
 8008c1a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008c1c:	2b47      	cmp	r3, #71	@ 0x47
 8008c1e:	4680      	mov	r8, r0
 8008c20:	d129      	bne.n	8008c76 <_printf_float+0x172>
 8008c22:	1cc8      	adds	r0, r1, #3
 8008c24:	db02      	blt.n	8008c2c <_printf_float+0x128>
 8008c26:	6863      	ldr	r3, [r4, #4]
 8008c28:	4299      	cmp	r1, r3
 8008c2a:	dd41      	ble.n	8008cb0 <_printf_float+0x1ac>
 8008c2c:	f1aa 0a02 	sub.w	sl, sl, #2
 8008c30:	fa5f fa8a 	uxtb.w	sl, sl
 8008c34:	3901      	subs	r1, #1
 8008c36:	4652      	mov	r2, sl
 8008c38:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8008c3c:	9109      	str	r1, [sp, #36]	@ 0x24
 8008c3e:	f7ff ff26 	bl	8008a8e <__exponent>
 8008c42:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008c44:	1813      	adds	r3, r2, r0
 8008c46:	2a01      	cmp	r2, #1
 8008c48:	4681      	mov	r9, r0
 8008c4a:	6123      	str	r3, [r4, #16]
 8008c4c:	dc02      	bgt.n	8008c54 <_printf_float+0x150>
 8008c4e:	6822      	ldr	r2, [r4, #0]
 8008c50:	07d2      	lsls	r2, r2, #31
 8008c52:	d501      	bpl.n	8008c58 <_printf_float+0x154>
 8008c54:	3301      	adds	r3, #1
 8008c56:	6123      	str	r3, [r4, #16]
 8008c58:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d0a2      	beq.n	8008ba6 <_printf_float+0xa2>
 8008c60:	232d      	movs	r3, #45	@ 0x2d
 8008c62:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008c66:	e79e      	b.n	8008ba6 <_printf_float+0xa2>
 8008c68:	9a06      	ldr	r2, [sp, #24]
 8008c6a:	2a47      	cmp	r2, #71	@ 0x47
 8008c6c:	d1c2      	bne.n	8008bf4 <_printf_float+0xf0>
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d1c0      	bne.n	8008bf4 <_printf_float+0xf0>
 8008c72:	2301      	movs	r3, #1
 8008c74:	e7bd      	b.n	8008bf2 <_printf_float+0xee>
 8008c76:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008c7a:	d9db      	bls.n	8008c34 <_printf_float+0x130>
 8008c7c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8008c80:	d118      	bne.n	8008cb4 <_printf_float+0x1b0>
 8008c82:	2900      	cmp	r1, #0
 8008c84:	6863      	ldr	r3, [r4, #4]
 8008c86:	dd0b      	ble.n	8008ca0 <_printf_float+0x19c>
 8008c88:	6121      	str	r1, [r4, #16]
 8008c8a:	b913      	cbnz	r3, 8008c92 <_printf_float+0x18e>
 8008c8c:	6822      	ldr	r2, [r4, #0]
 8008c8e:	07d0      	lsls	r0, r2, #31
 8008c90:	d502      	bpl.n	8008c98 <_printf_float+0x194>
 8008c92:	3301      	adds	r3, #1
 8008c94:	440b      	add	r3, r1
 8008c96:	6123      	str	r3, [r4, #16]
 8008c98:	65a1      	str	r1, [r4, #88]	@ 0x58
 8008c9a:	f04f 0900 	mov.w	r9, #0
 8008c9e:	e7db      	b.n	8008c58 <_printf_float+0x154>
 8008ca0:	b913      	cbnz	r3, 8008ca8 <_printf_float+0x1a4>
 8008ca2:	6822      	ldr	r2, [r4, #0]
 8008ca4:	07d2      	lsls	r2, r2, #31
 8008ca6:	d501      	bpl.n	8008cac <_printf_float+0x1a8>
 8008ca8:	3302      	adds	r3, #2
 8008caa:	e7f4      	b.n	8008c96 <_printf_float+0x192>
 8008cac:	2301      	movs	r3, #1
 8008cae:	e7f2      	b.n	8008c96 <_printf_float+0x192>
 8008cb0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8008cb4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008cb6:	4299      	cmp	r1, r3
 8008cb8:	db05      	blt.n	8008cc6 <_printf_float+0x1c2>
 8008cba:	6823      	ldr	r3, [r4, #0]
 8008cbc:	6121      	str	r1, [r4, #16]
 8008cbe:	07d8      	lsls	r0, r3, #31
 8008cc0:	d5ea      	bpl.n	8008c98 <_printf_float+0x194>
 8008cc2:	1c4b      	adds	r3, r1, #1
 8008cc4:	e7e7      	b.n	8008c96 <_printf_float+0x192>
 8008cc6:	2900      	cmp	r1, #0
 8008cc8:	bfd4      	ite	le
 8008cca:	f1c1 0202 	rsble	r2, r1, #2
 8008cce:	2201      	movgt	r2, #1
 8008cd0:	4413      	add	r3, r2
 8008cd2:	e7e0      	b.n	8008c96 <_printf_float+0x192>
 8008cd4:	6823      	ldr	r3, [r4, #0]
 8008cd6:	055a      	lsls	r2, r3, #21
 8008cd8:	d407      	bmi.n	8008cea <_printf_float+0x1e6>
 8008cda:	6923      	ldr	r3, [r4, #16]
 8008cdc:	4642      	mov	r2, r8
 8008cde:	4631      	mov	r1, r6
 8008ce0:	4628      	mov	r0, r5
 8008ce2:	47b8      	blx	r7
 8008ce4:	3001      	adds	r0, #1
 8008ce6:	d12b      	bne.n	8008d40 <_printf_float+0x23c>
 8008ce8:	e767      	b.n	8008bba <_printf_float+0xb6>
 8008cea:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008cee:	f240 80dd 	bls.w	8008eac <_printf_float+0x3a8>
 8008cf2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008cf6:	2200      	movs	r2, #0
 8008cf8:	2300      	movs	r3, #0
 8008cfa:	f7f7 feed 	bl	8000ad8 <__aeabi_dcmpeq>
 8008cfe:	2800      	cmp	r0, #0
 8008d00:	d033      	beq.n	8008d6a <_printf_float+0x266>
 8008d02:	4a37      	ldr	r2, [pc, #220]	@ (8008de0 <_printf_float+0x2dc>)
 8008d04:	2301      	movs	r3, #1
 8008d06:	4631      	mov	r1, r6
 8008d08:	4628      	mov	r0, r5
 8008d0a:	47b8      	blx	r7
 8008d0c:	3001      	adds	r0, #1
 8008d0e:	f43f af54 	beq.w	8008bba <_printf_float+0xb6>
 8008d12:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8008d16:	4543      	cmp	r3, r8
 8008d18:	db02      	blt.n	8008d20 <_printf_float+0x21c>
 8008d1a:	6823      	ldr	r3, [r4, #0]
 8008d1c:	07d8      	lsls	r0, r3, #31
 8008d1e:	d50f      	bpl.n	8008d40 <_printf_float+0x23c>
 8008d20:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008d24:	4631      	mov	r1, r6
 8008d26:	4628      	mov	r0, r5
 8008d28:	47b8      	blx	r7
 8008d2a:	3001      	adds	r0, #1
 8008d2c:	f43f af45 	beq.w	8008bba <_printf_float+0xb6>
 8008d30:	f04f 0900 	mov.w	r9, #0
 8008d34:	f108 38ff 	add.w	r8, r8, #4294967295
 8008d38:	f104 0a1a 	add.w	sl, r4, #26
 8008d3c:	45c8      	cmp	r8, r9
 8008d3e:	dc09      	bgt.n	8008d54 <_printf_float+0x250>
 8008d40:	6823      	ldr	r3, [r4, #0]
 8008d42:	079b      	lsls	r3, r3, #30
 8008d44:	f100 8103 	bmi.w	8008f4e <_printf_float+0x44a>
 8008d48:	68e0      	ldr	r0, [r4, #12]
 8008d4a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008d4c:	4298      	cmp	r0, r3
 8008d4e:	bfb8      	it	lt
 8008d50:	4618      	movlt	r0, r3
 8008d52:	e734      	b.n	8008bbe <_printf_float+0xba>
 8008d54:	2301      	movs	r3, #1
 8008d56:	4652      	mov	r2, sl
 8008d58:	4631      	mov	r1, r6
 8008d5a:	4628      	mov	r0, r5
 8008d5c:	47b8      	blx	r7
 8008d5e:	3001      	adds	r0, #1
 8008d60:	f43f af2b 	beq.w	8008bba <_printf_float+0xb6>
 8008d64:	f109 0901 	add.w	r9, r9, #1
 8008d68:	e7e8      	b.n	8008d3c <_printf_float+0x238>
 8008d6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	dc39      	bgt.n	8008de4 <_printf_float+0x2e0>
 8008d70:	4a1b      	ldr	r2, [pc, #108]	@ (8008de0 <_printf_float+0x2dc>)
 8008d72:	2301      	movs	r3, #1
 8008d74:	4631      	mov	r1, r6
 8008d76:	4628      	mov	r0, r5
 8008d78:	47b8      	blx	r7
 8008d7a:	3001      	adds	r0, #1
 8008d7c:	f43f af1d 	beq.w	8008bba <_printf_float+0xb6>
 8008d80:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008d84:	ea59 0303 	orrs.w	r3, r9, r3
 8008d88:	d102      	bne.n	8008d90 <_printf_float+0x28c>
 8008d8a:	6823      	ldr	r3, [r4, #0]
 8008d8c:	07d9      	lsls	r1, r3, #31
 8008d8e:	d5d7      	bpl.n	8008d40 <_printf_float+0x23c>
 8008d90:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008d94:	4631      	mov	r1, r6
 8008d96:	4628      	mov	r0, r5
 8008d98:	47b8      	blx	r7
 8008d9a:	3001      	adds	r0, #1
 8008d9c:	f43f af0d 	beq.w	8008bba <_printf_float+0xb6>
 8008da0:	f04f 0a00 	mov.w	sl, #0
 8008da4:	f104 0b1a 	add.w	fp, r4, #26
 8008da8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008daa:	425b      	negs	r3, r3
 8008dac:	4553      	cmp	r3, sl
 8008dae:	dc01      	bgt.n	8008db4 <_printf_float+0x2b0>
 8008db0:	464b      	mov	r3, r9
 8008db2:	e793      	b.n	8008cdc <_printf_float+0x1d8>
 8008db4:	2301      	movs	r3, #1
 8008db6:	465a      	mov	r2, fp
 8008db8:	4631      	mov	r1, r6
 8008dba:	4628      	mov	r0, r5
 8008dbc:	47b8      	blx	r7
 8008dbe:	3001      	adds	r0, #1
 8008dc0:	f43f aefb 	beq.w	8008bba <_printf_float+0xb6>
 8008dc4:	f10a 0a01 	add.w	sl, sl, #1
 8008dc8:	e7ee      	b.n	8008da8 <_printf_float+0x2a4>
 8008dca:	bf00      	nop
 8008dcc:	7fefffff 	.word	0x7fefffff
 8008dd0:	0800b704 	.word	0x0800b704
 8008dd4:	0800b708 	.word	0x0800b708
 8008dd8:	0800b70c 	.word	0x0800b70c
 8008ddc:	0800b710 	.word	0x0800b710
 8008de0:	0800b714 	.word	0x0800b714
 8008de4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008de6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008dea:	4553      	cmp	r3, sl
 8008dec:	bfa8      	it	ge
 8008dee:	4653      	movge	r3, sl
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	4699      	mov	r9, r3
 8008df4:	dc36      	bgt.n	8008e64 <_printf_float+0x360>
 8008df6:	f04f 0b00 	mov.w	fp, #0
 8008dfa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008dfe:	f104 021a 	add.w	r2, r4, #26
 8008e02:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008e04:	9306      	str	r3, [sp, #24]
 8008e06:	eba3 0309 	sub.w	r3, r3, r9
 8008e0a:	455b      	cmp	r3, fp
 8008e0c:	dc31      	bgt.n	8008e72 <_printf_float+0x36e>
 8008e0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e10:	459a      	cmp	sl, r3
 8008e12:	dc3a      	bgt.n	8008e8a <_printf_float+0x386>
 8008e14:	6823      	ldr	r3, [r4, #0]
 8008e16:	07da      	lsls	r2, r3, #31
 8008e18:	d437      	bmi.n	8008e8a <_printf_float+0x386>
 8008e1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e1c:	ebaa 0903 	sub.w	r9, sl, r3
 8008e20:	9b06      	ldr	r3, [sp, #24]
 8008e22:	ebaa 0303 	sub.w	r3, sl, r3
 8008e26:	4599      	cmp	r9, r3
 8008e28:	bfa8      	it	ge
 8008e2a:	4699      	movge	r9, r3
 8008e2c:	f1b9 0f00 	cmp.w	r9, #0
 8008e30:	dc33      	bgt.n	8008e9a <_printf_float+0x396>
 8008e32:	f04f 0800 	mov.w	r8, #0
 8008e36:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008e3a:	f104 0b1a 	add.w	fp, r4, #26
 8008e3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e40:	ebaa 0303 	sub.w	r3, sl, r3
 8008e44:	eba3 0309 	sub.w	r3, r3, r9
 8008e48:	4543      	cmp	r3, r8
 8008e4a:	f77f af79 	ble.w	8008d40 <_printf_float+0x23c>
 8008e4e:	2301      	movs	r3, #1
 8008e50:	465a      	mov	r2, fp
 8008e52:	4631      	mov	r1, r6
 8008e54:	4628      	mov	r0, r5
 8008e56:	47b8      	blx	r7
 8008e58:	3001      	adds	r0, #1
 8008e5a:	f43f aeae 	beq.w	8008bba <_printf_float+0xb6>
 8008e5e:	f108 0801 	add.w	r8, r8, #1
 8008e62:	e7ec      	b.n	8008e3e <_printf_float+0x33a>
 8008e64:	4642      	mov	r2, r8
 8008e66:	4631      	mov	r1, r6
 8008e68:	4628      	mov	r0, r5
 8008e6a:	47b8      	blx	r7
 8008e6c:	3001      	adds	r0, #1
 8008e6e:	d1c2      	bne.n	8008df6 <_printf_float+0x2f2>
 8008e70:	e6a3      	b.n	8008bba <_printf_float+0xb6>
 8008e72:	2301      	movs	r3, #1
 8008e74:	4631      	mov	r1, r6
 8008e76:	4628      	mov	r0, r5
 8008e78:	9206      	str	r2, [sp, #24]
 8008e7a:	47b8      	blx	r7
 8008e7c:	3001      	adds	r0, #1
 8008e7e:	f43f ae9c 	beq.w	8008bba <_printf_float+0xb6>
 8008e82:	9a06      	ldr	r2, [sp, #24]
 8008e84:	f10b 0b01 	add.w	fp, fp, #1
 8008e88:	e7bb      	b.n	8008e02 <_printf_float+0x2fe>
 8008e8a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008e8e:	4631      	mov	r1, r6
 8008e90:	4628      	mov	r0, r5
 8008e92:	47b8      	blx	r7
 8008e94:	3001      	adds	r0, #1
 8008e96:	d1c0      	bne.n	8008e1a <_printf_float+0x316>
 8008e98:	e68f      	b.n	8008bba <_printf_float+0xb6>
 8008e9a:	9a06      	ldr	r2, [sp, #24]
 8008e9c:	464b      	mov	r3, r9
 8008e9e:	4442      	add	r2, r8
 8008ea0:	4631      	mov	r1, r6
 8008ea2:	4628      	mov	r0, r5
 8008ea4:	47b8      	blx	r7
 8008ea6:	3001      	adds	r0, #1
 8008ea8:	d1c3      	bne.n	8008e32 <_printf_float+0x32e>
 8008eaa:	e686      	b.n	8008bba <_printf_float+0xb6>
 8008eac:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008eb0:	f1ba 0f01 	cmp.w	sl, #1
 8008eb4:	dc01      	bgt.n	8008eba <_printf_float+0x3b6>
 8008eb6:	07db      	lsls	r3, r3, #31
 8008eb8:	d536      	bpl.n	8008f28 <_printf_float+0x424>
 8008eba:	2301      	movs	r3, #1
 8008ebc:	4642      	mov	r2, r8
 8008ebe:	4631      	mov	r1, r6
 8008ec0:	4628      	mov	r0, r5
 8008ec2:	47b8      	blx	r7
 8008ec4:	3001      	adds	r0, #1
 8008ec6:	f43f ae78 	beq.w	8008bba <_printf_float+0xb6>
 8008eca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008ece:	4631      	mov	r1, r6
 8008ed0:	4628      	mov	r0, r5
 8008ed2:	47b8      	blx	r7
 8008ed4:	3001      	adds	r0, #1
 8008ed6:	f43f ae70 	beq.w	8008bba <_printf_float+0xb6>
 8008eda:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008ede:	2200      	movs	r2, #0
 8008ee0:	2300      	movs	r3, #0
 8008ee2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008ee6:	f7f7 fdf7 	bl	8000ad8 <__aeabi_dcmpeq>
 8008eea:	b9c0      	cbnz	r0, 8008f1e <_printf_float+0x41a>
 8008eec:	4653      	mov	r3, sl
 8008eee:	f108 0201 	add.w	r2, r8, #1
 8008ef2:	4631      	mov	r1, r6
 8008ef4:	4628      	mov	r0, r5
 8008ef6:	47b8      	blx	r7
 8008ef8:	3001      	adds	r0, #1
 8008efa:	d10c      	bne.n	8008f16 <_printf_float+0x412>
 8008efc:	e65d      	b.n	8008bba <_printf_float+0xb6>
 8008efe:	2301      	movs	r3, #1
 8008f00:	465a      	mov	r2, fp
 8008f02:	4631      	mov	r1, r6
 8008f04:	4628      	mov	r0, r5
 8008f06:	47b8      	blx	r7
 8008f08:	3001      	adds	r0, #1
 8008f0a:	f43f ae56 	beq.w	8008bba <_printf_float+0xb6>
 8008f0e:	f108 0801 	add.w	r8, r8, #1
 8008f12:	45d0      	cmp	r8, sl
 8008f14:	dbf3      	blt.n	8008efe <_printf_float+0x3fa>
 8008f16:	464b      	mov	r3, r9
 8008f18:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008f1c:	e6df      	b.n	8008cde <_printf_float+0x1da>
 8008f1e:	f04f 0800 	mov.w	r8, #0
 8008f22:	f104 0b1a 	add.w	fp, r4, #26
 8008f26:	e7f4      	b.n	8008f12 <_printf_float+0x40e>
 8008f28:	2301      	movs	r3, #1
 8008f2a:	4642      	mov	r2, r8
 8008f2c:	e7e1      	b.n	8008ef2 <_printf_float+0x3ee>
 8008f2e:	2301      	movs	r3, #1
 8008f30:	464a      	mov	r2, r9
 8008f32:	4631      	mov	r1, r6
 8008f34:	4628      	mov	r0, r5
 8008f36:	47b8      	blx	r7
 8008f38:	3001      	adds	r0, #1
 8008f3a:	f43f ae3e 	beq.w	8008bba <_printf_float+0xb6>
 8008f3e:	f108 0801 	add.w	r8, r8, #1
 8008f42:	68e3      	ldr	r3, [r4, #12]
 8008f44:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008f46:	1a5b      	subs	r3, r3, r1
 8008f48:	4543      	cmp	r3, r8
 8008f4a:	dcf0      	bgt.n	8008f2e <_printf_float+0x42a>
 8008f4c:	e6fc      	b.n	8008d48 <_printf_float+0x244>
 8008f4e:	f04f 0800 	mov.w	r8, #0
 8008f52:	f104 0919 	add.w	r9, r4, #25
 8008f56:	e7f4      	b.n	8008f42 <_printf_float+0x43e>

08008f58 <_printf_common>:
 8008f58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f5c:	4616      	mov	r6, r2
 8008f5e:	4698      	mov	r8, r3
 8008f60:	688a      	ldr	r2, [r1, #8]
 8008f62:	690b      	ldr	r3, [r1, #16]
 8008f64:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008f68:	4293      	cmp	r3, r2
 8008f6a:	bfb8      	it	lt
 8008f6c:	4613      	movlt	r3, r2
 8008f6e:	6033      	str	r3, [r6, #0]
 8008f70:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008f74:	4607      	mov	r7, r0
 8008f76:	460c      	mov	r4, r1
 8008f78:	b10a      	cbz	r2, 8008f7e <_printf_common+0x26>
 8008f7a:	3301      	adds	r3, #1
 8008f7c:	6033      	str	r3, [r6, #0]
 8008f7e:	6823      	ldr	r3, [r4, #0]
 8008f80:	0699      	lsls	r1, r3, #26
 8008f82:	bf42      	ittt	mi
 8008f84:	6833      	ldrmi	r3, [r6, #0]
 8008f86:	3302      	addmi	r3, #2
 8008f88:	6033      	strmi	r3, [r6, #0]
 8008f8a:	6825      	ldr	r5, [r4, #0]
 8008f8c:	f015 0506 	ands.w	r5, r5, #6
 8008f90:	d106      	bne.n	8008fa0 <_printf_common+0x48>
 8008f92:	f104 0a19 	add.w	sl, r4, #25
 8008f96:	68e3      	ldr	r3, [r4, #12]
 8008f98:	6832      	ldr	r2, [r6, #0]
 8008f9a:	1a9b      	subs	r3, r3, r2
 8008f9c:	42ab      	cmp	r3, r5
 8008f9e:	dc26      	bgt.n	8008fee <_printf_common+0x96>
 8008fa0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008fa4:	6822      	ldr	r2, [r4, #0]
 8008fa6:	3b00      	subs	r3, #0
 8008fa8:	bf18      	it	ne
 8008faa:	2301      	movne	r3, #1
 8008fac:	0692      	lsls	r2, r2, #26
 8008fae:	d42b      	bmi.n	8009008 <_printf_common+0xb0>
 8008fb0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008fb4:	4641      	mov	r1, r8
 8008fb6:	4638      	mov	r0, r7
 8008fb8:	47c8      	blx	r9
 8008fba:	3001      	adds	r0, #1
 8008fbc:	d01e      	beq.n	8008ffc <_printf_common+0xa4>
 8008fbe:	6823      	ldr	r3, [r4, #0]
 8008fc0:	6922      	ldr	r2, [r4, #16]
 8008fc2:	f003 0306 	and.w	r3, r3, #6
 8008fc6:	2b04      	cmp	r3, #4
 8008fc8:	bf02      	ittt	eq
 8008fca:	68e5      	ldreq	r5, [r4, #12]
 8008fcc:	6833      	ldreq	r3, [r6, #0]
 8008fce:	1aed      	subeq	r5, r5, r3
 8008fd0:	68a3      	ldr	r3, [r4, #8]
 8008fd2:	bf0c      	ite	eq
 8008fd4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008fd8:	2500      	movne	r5, #0
 8008fda:	4293      	cmp	r3, r2
 8008fdc:	bfc4      	itt	gt
 8008fde:	1a9b      	subgt	r3, r3, r2
 8008fe0:	18ed      	addgt	r5, r5, r3
 8008fe2:	2600      	movs	r6, #0
 8008fe4:	341a      	adds	r4, #26
 8008fe6:	42b5      	cmp	r5, r6
 8008fe8:	d11a      	bne.n	8009020 <_printf_common+0xc8>
 8008fea:	2000      	movs	r0, #0
 8008fec:	e008      	b.n	8009000 <_printf_common+0xa8>
 8008fee:	2301      	movs	r3, #1
 8008ff0:	4652      	mov	r2, sl
 8008ff2:	4641      	mov	r1, r8
 8008ff4:	4638      	mov	r0, r7
 8008ff6:	47c8      	blx	r9
 8008ff8:	3001      	adds	r0, #1
 8008ffa:	d103      	bne.n	8009004 <_printf_common+0xac>
 8008ffc:	f04f 30ff 	mov.w	r0, #4294967295
 8009000:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009004:	3501      	adds	r5, #1
 8009006:	e7c6      	b.n	8008f96 <_printf_common+0x3e>
 8009008:	18e1      	adds	r1, r4, r3
 800900a:	1c5a      	adds	r2, r3, #1
 800900c:	2030      	movs	r0, #48	@ 0x30
 800900e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009012:	4422      	add	r2, r4
 8009014:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009018:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800901c:	3302      	adds	r3, #2
 800901e:	e7c7      	b.n	8008fb0 <_printf_common+0x58>
 8009020:	2301      	movs	r3, #1
 8009022:	4622      	mov	r2, r4
 8009024:	4641      	mov	r1, r8
 8009026:	4638      	mov	r0, r7
 8009028:	47c8      	blx	r9
 800902a:	3001      	adds	r0, #1
 800902c:	d0e6      	beq.n	8008ffc <_printf_common+0xa4>
 800902e:	3601      	adds	r6, #1
 8009030:	e7d9      	b.n	8008fe6 <_printf_common+0x8e>
	...

08009034 <_printf_i>:
 8009034:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009038:	7e0f      	ldrb	r7, [r1, #24]
 800903a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800903c:	2f78      	cmp	r7, #120	@ 0x78
 800903e:	4691      	mov	r9, r2
 8009040:	4680      	mov	r8, r0
 8009042:	460c      	mov	r4, r1
 8009044:	469a      	mov	sl, r3
 8009046:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800904a:	d807      	bhi.n	800905c <_printf_i+0x28>
 800904c:	2f62      	cmp	r7, #98	@ 0x62
 800904e:	d80a      	bhi.n	8009066 <_printf_i+0x32>
 8009050:	2f00      	cmp	r7, #0
 8009052:	f000 80d2 	beq.w	80091fa <_printf_i+0x1c6>
 8009056:	2f58      	cmp	r7, #88	@ 0x58
 8009058:	f000 80b9 	beq.w	80091ce <_printf_i+0x19a>
 800905c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009060:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009064:	e03a      	b.n	80090dc <_printf_i+0xa8>
 8009066:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800906a:	2b15      	cmp	r3, #21
 800906c:	d8f6      	bhi.n	800905c <_printf_i+0x28>
 800906e:	a101      	add	r1, pc, #4	@ (adr r1, 8009074 <_printf_i+0x40>)
 8009070:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009074:	080090cd 	.word	0x080090cd
 8009078:	080090e1 	.word	0x080090e1
 800907c:	0800905d 	.word	0x0800905d
 8009080:	0800905d 	.word	0x0800905d
 8009084:	0800905d 	.word	0x0800905d
 8009088:	0800905d 	.word	0x0800905d
 800908c:	080090e1 	.word	0x080090e1
 8009090:	0800905d 	.word	0x0800905d
 8009094:	0800905d 	.word	0x0800905d
 8009098:	0800905d 	.word	0x0800905d
 800909c:	0800905d 	.word	0x0800905d
 80090a0:	080091e1 	.word	0x080091e1
 80090a4:	0800910b 	.word	0x0800910b
 80090a8:	0800919b 	.word	0x0800919b
 80090ac:	0800905d 	.word	0x0800905d
 80090b0:	0800905d 	.word	0x0800905d
 80090b4:	08009203 	.word	0x08009203
 80090b8:	0800905d 	.word	0x0800905d
 80090bc:	0800910b 	.word	0x0800910b
 80090c0:	0800905d 	.word	0x0800905d
 80090c4:	0800905d 	.word	0x0800905d
 80090c8:	080091a3 	.word	0x080091a3
 80090cc:	6833      	ldr	r3, [r6, #0]
 80090ce:	1d1a      	adds	r2, r3, #4
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	6032      	str	r2, [r6, #0]
 80090d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80090d8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80090dc:	2301      	movs	r3, #1
 80090de:	e09d      	b.n	800921c <_printf_i+0x1e8>
 80090e0:	6833      	ldr	r3, [r6, #0]
 80090e2:	6820      	ldr	r0, [r4, #0]
 80090e4:	1d19      	adds	r1, r3, #4
 80090e6:	6031      	str	r1, [r6, #0]
 80090e8:	0606      	lsls	r6, r0, #24
 80090ea:	d501      	bpl.n	80090f0 <_printf_i+0xbc>
 80090ec:	681d      	ldr	r5, [r3, #0]
 80090ee:	e003      	b.n	80090f8 <_printf_i+0xc4>
 80090f0:	0645      	lsls	r5, r0, #25
 80090f2:	d5fb      	bpl.n	80090ec <_printf_i+0xb8>
 80090f4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80090f8:	2d00      	cmp	r5, #0
 80090fa:	da03      	bge.n	8009104 <_printf_i+0xd0>
 80090fc:	232d      	movs	r3, #45	@ 0x2d
 80090fe:	426d      	negs	r5, r5
 8009100:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009104:	4859      	ldr	r0, [pc, #356]	@ (800926c <_printf_i+0x238>)
 8009106:	230a      	movs	r3, #10
 8009108:	e011      	b.n	800912e <_printf_i+0xfa>
 800910a:	6821      	ldr	r1, [r4, #0]
 800910c:	6833      	ldr	r3, [r6, #0]
 800910e:	0608      	lsls	r0, r1, #24
 8009110:	f853 5b04 	ldr.w	r5, [r3], #4
 8009114:	d402      	bmi.n	800911c <_printf_i+0xe8>
 8009116:	0649      	lsls	r1, r1, #25
 8009118:	bf48      	it	mi
 800911a:	b2ad      	uxthmi	r5, r5
 800911c:	2f6f      	cmp	r7, #111	@ 0x6f
 800911e:	4853      	ldr	r0, [pc, #332]	@ (800926c <_printf_i+0x238>)
 8009120:	6033      	str	r3, [r6, #0]
 8009122:	bf14      	ite	ne
 8009124:	230a      	movne	r3, #10
 8009126:	2308      	moveq	r3, #8
 8009128:	2100      	movs	r1, #0
 800912a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800912e:	6866      	ldr	r6, [r4, #4]
 8009130:	60a6      	str	r6, [r4, #8]
 8009132:	2e00      	cmp	r6, #0
 8009134:	bfa2      	ittt	ge
 8009136:	6821      	ldrge	r1, [r4, #0]
 8009138:	f021 0104 	bicge.w	r1, r1, #4
 800913c:	6021      	strge	r1, [r4, #0]
 800913e:	b90d      	cbnz	r5, 8009144 <_printf_i+0x110>
 8009140:	2e00      	cmp	r6, #0
 8009142:	d04b      	beq.n	80091dc <_printf_i+0x1a8>
 8009144:	4616      	mov	r6, r2
 8009146:	fbb5 f1f3 	udiv	r1, r5, r3
 800914a:	fb03 5711 	mls	r7, r3, r1, r5
 800914e:	5dc7      	ldrb	r7, [r0, r7]
 8009150:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009154:	462f      	mov	r7, r5
 8009156:	42bb      	cmp	r3, r7
 8009158:	460d      	mov	r5, r1
 800915a:	d9f4      	bls.n	8009146 <_printf_i+0x112>
 800915c:	2b08      	cmp	r3, #8
 800915e:	d10b      	bne.n	8009178 <_printf_i+0x144>
 8009160:	6823      	ldr	r3, [r4, #0]
 8009162:	07df      	lsls	r7, r3, #31
 8009164:	d508      	bpl.n	8009178 <_printf_i+0x144>
 8009166:	6923      	ldr	r3, [r4, #16]
 8009168:	6861      	ldr	r1, [r4, #4]
 800916a:	4299      	cmp	r1, r3
 800916c:	bfde      	ittt	le
 800916e:	2330      	movle	r3, #48	@ 0x30
 8009170:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009174:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009178:	1b92      	subs	r2, r2, r6
 800917a:	6122      	str	r2, [r4, #16]
 800917c:	f8cd a000 	str.w	sl, [sp]
 8009180:	464b      	mov	r3, r9
 8009182:	aa03      	add	r2, sp, #12
 8009184:	4621      	mov	r1, r4
 8009186:	4640      	mov	r0, r8
 8009188:	f7ff fee6 	bl	8008f58 <_printf_common>
 800918c:	3001      	adds	r0, #1
 800918e:	d14a      	bne.n	8009226 <_printf_i+0x1f2>
 8009190:	f04f 30ff 	mov.w	r0, #4294967295
 8009194:	b004      	add	sp, #16
 8009196:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800919a:	6823      	ldr	r3, [r4, #0]
 800919c:	f043 0320 	orr.w	r3, r3, #32
 80091a0:	6023      	str	r3, [r4, #0]
 80091a2:	4833      	ldr	r0, [pc, #204]	@ (8009270 <_printf_i+0x23c>)
 80091a4:	2778      	movs	r7, #120	@ 0x78
 80091a6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80091aa:	6823      	ldr	r3, [r4, #0]
 80091ac:	6831      	ldr	r1, [r6, #0]
 80091ae:	061f      	lsls	r7, r3, #24
 80091b0:	f851 5b04 	ldr.w	r5, [r1], #4
 80091b4:	d402      	bmi.n	80091bc <_printf_i+0x188>
 80091b6:	065f      	lsls	r7, r3, #25
 80091b8:	bf48      	it	mi
 80091ba:	b2ad      	uxthmi	r5, r5
 80091bc:	6031      	str	r1, [r6, #0]
 80091be:	07d9      	lsls	r1, r3, #31
 80091c0:	bf44      	itt	mi
 80091c2:	f043 0320 	orrmi.w	r3, r3, #32
 80091c6:	6023      	strmi	r3, [r4, #0]
 80091c8:	b11d      	cbz	r5, 80091d2 <_printf_i+0x19e>
 80091ca:	2310      	movs	r3, #16
 80091cc:	e7ac      	b.n	8009128 <_printf_i+0xf4>
 80091ce:	4827      	ldr	r0, [pc, #156]	@ (800926c <_printf_i+0x238>)
 80091d0:	e7e9      	b.n	80091a6 <_printf_i+0x172>
 80091d2:	6823      	ldr	r3, [r4, #0]
 80091d4:	f023 0320 	bic.w	r3, r3, #32
 80091d8:	6023      	str	r3, [r4, #0]
 80091da:	e7f6      	b.n	80091ca <_printf_i+0x196>
 80091dc:	4616      	mov	r6, r2
 80091de:	e7bd      	b.n	800915c <_printf_i+0x128>
 80091e0:	6833      	ldr	r3, [r6, #0]
 80091e2:	6825      	ldr	r5, [r4, #0]
 80091e4:	6961      	ldr	r1, [r4, #20]
 80091e6:	1d18      	adds	r0, r3, #4
 80091e8:	6030      	str	r0, [r6, #0]
 80091ea:	062e      	lsls	r6, r5, #24
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	d501      	bpl.n	80091f4 <_printf_i+0x1c0>
 80091f0:	6019      	str	r1, [r3, #0]
 80091f2:	e002      	b.n	80091fa <_printf_i+0x1c6>
 80091f4:	0668      	lsls	r0, r5, #25
 80091f6:	d5fb      	bpl.n	80091f0 <_printf_i+0x1bc>
 80091f8:	8019      	strh	r1, [r3, #0]
 80091fa:	2300      	movs	r3, #0
 80091fc:	6123      	str	r3, [r4, #16]
 80091fe:	4616      	mov	r6, r2
 8009200:	e7bc      	b.n	800917c <_printf_i+0x148>
 8009202:	6833      	ldr	r3, [r6, #0]
 8009204:	1d1a      	adds	r2, r3, #4
 8009206:	6032      	str	r2, [r6, #0]
 8009208:	681e      	ldr	r6, [r3, #0]
 800920a:	6862      	ldr	r2, [r4, #4]
 800920c:	2100      	movs	r1, #0
 800920e:	4630      	mov	r0, r6
 8009210:	f7f6 ffe6 	bl	80001e0 <memchr>
 8009214:	b108      	cbz	r0, 800921a <_printf_i+0x1e6>
 8009216:	1b80      	subs	r0, r0, r6
 8009218:	6060      	str	r0, [r4, #4]
 800921a:	6863      	ldr	r3, [r4, #4]
 800921c:	6123      	str	r3, [r4, #16]
 800921e:	2300      	movs	r3, #0
 8009220:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009224:	e7aa      	b.n	800917c <_printf_i+0x148>
 8009226:	6923      	ldr	r3, [r4, #16]
 8009228:	4632      	mov	r2, r6
 800922a:	4649      	mov	r1, r9
 800922c:	4640      	mov	r0, r8
 800922e:	47d0      	blx	sl
 8009230:	3001      	adds	r0, #1
 8009232:	d0ad      	beq.n	8009190 <_printf_i+0x15c>
 8009234:	6823      	ldr	r3, [r4, #0]
 8009236:	079b      	lsls	r3, r3, #30
 8009238:	d413      	bmi.n	8009262 <_printf_i+0x22e>
 800923a:	68e0      	ldr	r0, [r4, #12]
 800923c:	9b03      	ldr	r3, [sp, #12]
 800923e:	4298      	cmp	r0, r3
 8009240:	bfb8      	it	lt
 8009242:	4618      	movlt	r0, r3
 8009244:	e7a6      	b.n	8009194 <_printf_i+0x160>
 8009246:	2301      	movs	r3, #1
 8009248:	4632      	mov	r2, r6
 800924a:	4649      	mov	r1, r9
 800924c:	4640      	mov	r0, r8
 800924e:	47d0      	blx	sl
 8009250:	3001      	adds	r0, #1
 8009252:	d09d      	beq.n	8009190 <_printf_i+0x15c>
 8009254:	3501      	adds	r5, #1
 8009256:	68e3      	ldr	r3, [r4, #12]
 8009258:	9903      	ldr	r1, [sp, #12]
 800925a:	1a5b      	subs	r3, r3, r1
 800925c:	42ab      	cmp	r3, r5
 800925e:	dcf2      	bgt.n	8009246 <_printf_i+0x212>
 8009260:	e7eb      	b.n	800923a <_printf_i+0x206>
 8009262:	2500      	movs	r5, #0
 8009264:	f104 0619 	add.w	r6, r4, #25
 8009268:	e7f5      	b.n	8009256 <_printf_i+0x222>
 800926a:	bf00      	nop
 800926c:	0800b716 	.word	0x0800b716
 8009270:	0800b727 	.word	0x0800b727

08009274 <std>:
 8009274:	2300      	movs	r3, #0
 8009276:	b510      	push	{r4, lr}
 8009278:	4604      	mov	r4, r0
 800927a:	e9c0 3300 	strd	r3, r3, [r0]
 800927e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009282:	6083      	str	r3, [r0, #8]
 8009284:	8181      	strh	r1, [r0, #12]
 8009286:	6643      	str	r3, [r0, #100]	@ 0x64
 8009288:	81c2      	strh	r2, [r0, #14]
 800928a:	6183      	str	r3, [r0, #24]
 800928c:	4619      	mov	r1, r3
 800928e:	2208      	movs	r2, #8
 8009290:	305c      	adds	r0, #92	@ 0x5c
 8009292:	f000 f928 	bl	80094e6 <memset>
 8009296:	4b0d      	ldr	r3, [pc, #52]	@ (80092cc <std+0x58>)
 8009298:	6263      	str	r3, [r4, #36]	@ 0x24
 800929a:	4b0d      	ldr	r3, [pc, #52]	@ (80092d0 <std+0x5c>)
 800929c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800929e:	4b0d      	ldr	r3, [pc, #52]	@ (80092d4 <std+0x60>)
 80092a0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80092a2:	4b0d      	ldr	r3, [pc, #52]	@ (80092d8 <std+0x64>)
 80092a4:	6323      	str	r3, [r4, #48]	@ 0x30
 80092a6:	4b0d      	ldr	r3, [pc, #52]	@ (80092dc <std+0x68>)
 80092a8:	6224      	str	r4, [r4, #32]
 80092aa:	429c      	cmp	r4, r3
 80092ac:	d006      	beq.n	80092bc <std+0x48>
 80092ae:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80092b2:	4294      	cmp	r4, r2
 80092b4:	d002      	beq.n	80092bc <std+0x48>
 80092b6:	33d0      	adds	r3, #208	@ 0xd0
 80092b8:	429c      	cmp	r4, r3
 80092ba:	d105      	bne.n	80092c8 <std+0x54>
 80092bc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80092c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80092c4:	f000 b98c 	b.w	80095e0 <__retarget_lock_init_recursive>
 80092c8:	bd10      	pop	{r4, pc}
 80092ca:	bf00      	nop
 80092cc:	08009461 	.word	0x08009461
 80092d0:	08009483 	.word	0x08009483
 80092d4:	080094bb 	.word	0x080094bb
 80092d8:	080094df 	.word	0x080094df
 80092dc:	20001f5c 	.word	0x20001f5c

080092e0 <stdio_exit_handler>:
 80092e0:	4a02      	ldr	r2, [pc, #8]	@ (80092ec <stdio_exit_handler+0xc>)
 80092e2:	4903      	ldr	r1, [pc, #12]	@ (80092f0 <stdio_exit_handler+0x10>)
 80092e4:	4803      	ldr	r0, [pc, #12]	@ (80092f4 <stdio_exit_handler+0x14>)
 80092e6:	f000 b869 	b.w	80093bc <_fwalk_sglue>
 80092ea:	bf00      	nop
 80092ec:	200000fc 	.word	0x200000fc
 80092f0:	0800af3d 	.word	0x0800af3d
 80092f4:	2000010c 	.word	0x2000010c

080092f8 <cleanup_stdio>:
 80092f8:	6841      	ldr	r1, [r0, #4]
 80092fa:	4b0c      	ldr	r3, [pc, #48]	@ (800932c <cleanup_stdio+0x34>)
 80092fc:	4299      	cmp	r1, r3
 80092fe:	b510      	push	{r4, lr}
 8009300:	4604      	mov	r4, r0
 8009302:	d001      	beq.n	8009308 <cleanup_stdio+0x10>
 8009304:	f001 fe1a 	bl	800af3c <_fflush_r>
 8009308:	68a1      	ldr	r1, [r4, #8]
 800930a:	4b09      	ldr	r3, [pc, #36]	@ (8009330 <cleanup_stdio+0x38>)
 800930c:	4299      	cmp	r1, r3
 800930e:	d002      	beq.n	8009316 <cleanup_stdio+0x1e>
 8009310:	4620      	mov	r0, r4
 8009312:	f001 fe13 	bl	800af3c <_fflush_r>
 8009316:	68e1      	ldr	r1, [r4, #12]
 8009318:	4b06      	ldr	r3, [pc, #24]	@ (8009334 <cleanup_stdio+0x3c>)
 800931a:	4299      	cmp	r1, r3
 800931c:	d004      	beq.n	8009328 <cleanup_stdio+0x30>
 800931e:	4620      	mov	r0, r4
 8009320:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009324:	f001 be0a 	b.w	800af3c <_fflush_r>
 8009328:	bd10      	pop	{r4, pc}
 800932a:	bf00      	nop
 800932c:	20001f5c 	.word	0x20001f5c
 8009330:	20001fc4 	.word	0x20001fc4
 8009334:	2000202c 	.word	0x2000202c

08009338 <global_stdio_init.part.0>:
 8009338:	b510      	push	{r4, lr}
 800933a:	4b0b      	ldr	r3, [pc, #44]	@ (8009368 <global_stdio_init.part.0+0x30>)
 800933c:	4c0b      	ldr	r4, [pc, #44]	@ (800936c <global_stdio_init.part.0+0x34>)
 800933e:	4a0c      	ldr	r2, [pc, #48]	@ (8009370 <global_stdio_init.part.0+0x38>)
 8009340:	601a      	str	r2, [r3, #0]
 8009342:	4620      	mov	r0, r4
 8009344:	2200      	movs	r2, #0
 8009346:	2104      	movs	r1, #4
 8009348:	f7ff ff94 	bl	8009274 <std>
 800934c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009350:	2201      	movs	r2, #1
 8009352:	2109      	movs	r1, #9
 8009354:	f7ff ff8e 	bl	8009274 <std>
 8009358:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800935c:	2202      	movs	r2, #2
 800935e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009362:	2112      	movs	r1, #18
 8009364:	f7ff bf86 	b.w	8009274 <std>
 8009368:	20002094 	.word	0x20002094
 800936c:	20001f5c 	.word	0x20001f5c
 8009370:	080092e1 	.word	0x080092e1

08009374 <__sfp_lock_acquire>:
 8009374:	4801      	ldr	r0, [pc, #4]	@ (800937c <__sfp_lock_acquire+0x8>)
 8009376:	f000 b934 	b.w	80095e2 <__retarget_lock_acquire_recursive>
 800937a:	bf00      	nop
 800937c:	2000209d 	.word	0x2000209d

08009380 <__sfp_lock_release>:
 8009380:	4801      	ldr	r0, [pc, #4]	@ (8009388 <__sfp_lock_release+0x8>)
 8009382:	f000 b92f 	b.w	80095e4 <__retarget_lock_release_recursive>
 8009386:	bf00      	nop
 8009388:	2000209d 	.word	0x2000209d

0800938c <__sinit>:
 800938c:	b510      	push	{r4, lr}
 800938e:	4604      	mov	r4, r0
 8009390:	f7ff fff0 	bl	8009374 <__sfp_lock_acquire>
 8009394:	6a23      	ldr	r3, [r4, #32]
 8009396:	b11b      	cbz	r3, 80093a0 <__sinit+0x14>
 8009398:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800939c:	f7ff bff0 	b.w	8009380 <__sfp_lock_release>
 80093a0:	4b04      	ldr	r3, [pc, #16]	@ (80093b4 <__sinit+0x28>)
 80093a2:	6223      	str	r3, [r4, #32]
 80093a4:	4b04      	ldr	r3, [pc, #16]	@ (80093b8 <__sinit+0x2c>)
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d1f5      	bne.n	8009398 <__sinit+0xc>
 80093ac:	f7ff ffc4 	bl	8009338 <global_stdio_init.part.0>
 80093b0:	e7f2      	b.n	8009398 <__sinit+0xc>
 80093b2:	bf00      	nop
 80093b4:	080092f9 	.word	0x080092f9
 80093b8:	20002094 	.word	0x20002094

080093bc <_fwalk_sglue>:
 80093bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80093c0:	4607      	mov	r7, r0
 80093c2:	4688      	mov	r8, r1
 80093c4:	4614      	mov	r4, r2
 80093c6:	2600      	movs	r6, #0
 80093c8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80093cc:	f1b9 0901 	subs.w	r9, r9, #1
 80093d0:	d505      	bpl.n	80093de <_fwalk_sglue+0x22>
 80093d2:	6824      	ldr	r4, [r4, #0]
 80093d4:	2c00      	cmp	r4, #0
 80093d6:	d1f7      	bne.n	80093c8 <_fwalk_sglue+0xc>
 80093d8:	4630      	mov	r0, r6
 80093da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80093de:	89ab      	ldrh	r3, [r5, #12]
 80093e0:	2b01      	cmp	r3, #1
 80093e2:	d907      	bls.n	80093f4 <_fwalk_sglue+0x38>
 80093e4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80093e8:	3301      	adds	r3, #1
 80093ea:	d003      	beq.n	80093f4 <_fwalk_sglue+0x38>
 80093ec:	4629      	mov	r1, r5
 80093ee:	4638      	mov	r0, r7
 80093f0:	47c0      	blx	r8
 80093f2:	4306      	orrs	r6, r0
 80093f4:	3568      	adds	r5, #104	@ 0x68
 80093f6:	e7e9      	b.n	80093cc <_fwalk_sglue+0x10>

080093f8 <sniprintf>:
 80093f8:	b40c      	push	{r2, r3}
 80093fa:	b530      	push	{r4, r5, lr}
 80093fc:	4b17      	ldr	r3, [pc, #92]	@ (800945c <sniprintf+0x64>)
 80093fe:	1e0c      	subs	r4, r1, #0
 8009400:	681d      	ldr	r5, [r3, #0]
 8009402:	b09d      	sub	sp, #116	@ 0x74
 8009404:	da08      	bge.n	8009418 <sniprintf+0x20>
 8009406:	238b      	movs	r3, #139	@ 0x8b
 8009408:	602b      	str	r3, [r5, #0]
 800940a:	f04f 30ff 	mov.w	r0, #4294967295
 800940e:	b01d      	add	sp, #116	@ 0x74
 8009410:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009414:	b002      	add	sp, #8
 8009416:	4770      	bx	lr
 8009418:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800941c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009420:	bf14      	ite	ne
 8009422:	f104 33ff 	addne.w	r3, r4, #4294967295
 8009426:	4623      	moveq	r3, r4
 8009428:	9304      	str	r3, [sp, #16]
 800942a:	9307      	str	r3, [sp, #28]
 800942c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009430:	9002      	str	r0, [sp, #8]
 8009432:	9006      	str	r0, [sp, #24]
 8009434:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009438:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800943a:	ab21      	add	r3, sp, #132	@ 0x84
 800943c:	a902      	add	r1, sp, #8
 800943e:	4628      	mov	r0, r5
 8009440:	9301      	str	r3, [sp, #4]
 8009442:	f001 fbfb 	bl	800ac3c <_svfiprintf_r>
 8009446:	1c43      	adds	r3, r0, #1
 8009448:	bfbc      	itt	lt
 800944a:	238b      	movlt	r3, #139	@ 0x8b
 800944c:	602b      	strlt	r3, [r5, #0]
 800944e:	2c00      	cmp	r4, #0
 8009450:	d0dd      	beq.n	800940e <sniprintf+0x16>
 8009452:	9b02      	ldr	r3, [sp, #8]
 8009454:	2200      	movs	r2, #0
 8009456:	701a      	strb	r2, [r3, #0]
 8009458:	e7d9      	b.n	800940e <sniprintf+0x16>
 800945a:	bf00      	nop
 800945c:	20000108 	.word	0x20000108

08009460 <__sread>:
 8009460:	b510      	push	{r4, lr}
 8009462:	460c      	mov	r4, r1
 8009464:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009468:	f000 f86c 	bl	8009544 <_read_r>
 800946c:	2800      	cmp	r0, #0
 800946e:	bfab      	itete	ge
 8009470:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009472:	89a3      	ldrhlt	r3, [r4, #12]
 8009474:	181b      	addge	r3, r3, r0
 8009476:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800947a:	bfac      	ite	ge
 800947c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800947e:	81a3      	strhlt	r3, [r4, #12]
 8009480:	bd10      	pop	{r4, pc}

08009482 <__swrite>:
 8009482:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009486:	461f      	mov	r7, r3
 8009488:	898b      	ldrh	r3, [r1, #12]
 800948a:	05db      	lsls	r3, r3, #23
 800948c:	4605      	mov	r5, r0
 800948e:	460c      	mov	r4, r1
 8009490:	4616      	mov	r6, r2
 8009492:	d505      	bpl.n	80094a0 <__swrite+0x1e>
 8009494:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009498:	2302      	movs	r3, #2
 800949a:	2200      	movs	r2, #0
 800949c:	f000 f840 	bl	8009520 <_lseek_r>
 80094a0:	89a3      	ldrh	r3, [r4, #12]
 80094a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80094a6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80094aa:	81a3      	strh	r3, [r4, #12]
 80094ac:	4632      	mov	r2, r6
 80094ae:	463b      	mov	r3, r7
 80094b0:	4628      	mov	r0, r5
 80094b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80094b6:	f000 b857 	b.w	8009568 <_write_r>

080094ba <__sseek>:
 80094ba:	b510      	push	{r4, lr}
 80094bc:	460c      	mov	r4, r1
 80094be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80094c2:	f000 f82d 	bl	8009520 <_lseek_r>
 80094c6:	1c43      	adds	r3, r0, #1
 80094c8:	89a3      	ldrh	r3, [r4, #12]
 80094ca:	bf15      	itete	ne
 80094cc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80094ce:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80094d2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80094d6:	81a3      	strheq	r3, [r4, #12]
 80094d8:	bf18      	it	ne
 80094da:	81a3      	strhne	r3, [r4, #12]
 80094dc:	bd10      	pop	{r4, pc}

080094de <__sclose>:
 80094de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80094e2:	f000 b80d 	b.w	8009500 <_close_r>

080094e6 <memset>:
 80094e6:	4402      	add	r2, r0
 80094e8:	4603      	mov	r3, r0
 80094ea:	4293      	cmp	r3, r2
 80094ec:	d100      	bne.n	80094f0 <memset+0xa>
 80094ee:	4770      	bx	lr
 80094f0:	f803 1b01 	strb.w	r1, [r3], #1
 80094f4:	e7f9      	b.n	80094ea <memset+0x4>
	...

080094f8 <_localeconv_r>:
 80094f8:	4800      	ldr	r0, [pc, #0]	@ (80094fc <_localeconv_r+0x4>)
 80094fa:	4770      	bx	lr
 80094fc:	20000248 	.word	0x20000248

08009500 <_close_r>:
 8009500:	b538      	push	{r3, r4, r5, lr}
 8009502:	4d06      	ldr	r5, [pc, #24]	@ (800951c <_close_r+0x1c>)
 8009504:	2300      	movs	r3, #0
 8009506:	4604      	mov	r4, r0
 8009508:	4608      	mov	r0, r1
 800950a:	602b      	str	r3, [r5, #0]
 800950c:	f7f8 f866 	bl	80015dc <_close>
 8009510:	1c43      	adds	r3, r0, #1
 8009512:	d102      	bne.n	800951a <_close_r+0x1a>
 8009514:	682b      	ldr	r3, [r5, #0]
 8009516:	b103      	cbz	r3, 800951a <_close_r+0x1a>
 8009518:	6023      	str	r3, [r4, #0]
 800951a:	bd38      	pop	{r3, r4, r5, pc}
 800951c:	20002098 	.word	0x20002098

08009520 <_lseek_r>:
 8009520:	b538      	push	{r3, r4, r5, lr}
 8009522:	4d07      	ldr	r5, [pc, #28]	@ (8009540 <_lseek_r+0x20>)
 8009524:	4604      	mov	r4, r0
 8009526:	4608      	mov	r0, r1
 8009528:	4611      	mov	r1, r2
 800952a:	2200      	movs	r2, #0
 800952c:	602a      	str	r2, [r5, #0]
 800952e:	461a      	mov	r2, r3
 8009530:	f7f8 f87b 	bl	800162a <_lseek>
 8009534:	1c43      	adds	r3, r0, #1
 8009536:	d102      	bne.n	800953e <_lseek_r+0x1e>
 8009538:	682b      	ldr	r3, [r5, #0]
 800953a:	b103      	cbz	r3, 800953e <_lseek_r+0x1e>
 800953c:	6023      	str	r3, [r4, #0]
 800953e:	bd38      	pop	{r3, r4, r5, pc}
 8009540:	20002098 	.word	0x20002098

08009544 <_read_r>:
 8009544:	b538      	push	{r3, r4, r5, lr}
 8009546:	4d07      	ldr	r5, [pc, #28]	@ (8009564 <_read_r+0x20>)
 8009548:	4604      	mov	r4, r0
 800954a:	4608      	mov	r0, r1
 800954c:	4611      	mov	r1, r2
 800954e:	2200      	movs	r2, #0
 8009550:	602a      	str	r2, [r5, #0]
 8009552:	461a      	mov	r2, r3
 8009554:	f7f8 f809 	bl	800156a <_read>
 8009558:	1c43      	adds	r3, r0, #1
 800955a:	d102      	bne.n	8009562 <_read_r+0x1e>
 800955c:	682b      	ldr	r3, [r5, #0]
 800955e:	b103      	cbz	r3, 8009562 <_read_r+0x1e>
 8009560:	6023      	str	r3, [r4, #0]
 8009562:	bd38      	pop	{r3, r4, r5, pc}
 8009564:	20002098 	.word	0x20002098

08009568 <_write_r>:
 8009568:	b538      	push	{r3, r4, r5, lr}
 800956a:	4d07      	ldr	r5, [pc, #28]	@ (8009588 <_write_r+0x20>)
 800956c:	4604      	mov	r4, r0
 800956e:	4608      	mov	r0, r1
 8009570:	4611      	mov	r1, r2
 8009572:	2200      	movs	r2, #0
 8009574:	602a      	str	r2, [r5, #0]
 8009576:	461a      	mov	r2, r3
 8009578:	f7f8 f814 	bl	80015a4 <_write>
 800957c:	1c43      	adds	r3, r0, #1
 800957e:	d102      	bne.n	8009586 <_write_r+0x1e>
 8009580:	682b      	ldr	r3, [r5, #0]
 8009582:	b103      	cbz	r3, 8009586 <_write_r+0x1e>
 8009584:	6023      	str	r3, [r4, #0]
 8009586:	bd38      	pop	{r3, r4, r5, pc}
 8009588:	20002098 	.word	0x20002098

0800958c <__errno>:
 800958c:	4b01      	ldr	r3, [pc, #4]	@ (8009594 <__errno+0x8>)
 800958e:	6818      	ldr	r0, [r3, #0]
 8009590:	4770      	bx	lr
 8009592:	bf00      	nop
 8009594:	20000108 	.word	0x20000108

08009598 <__libc_init_array>:
 8009598:	b570      	push	{r4, r5, r6, lr}
 800959a:	4d0d      	ldr	r5, [pc, #52]	@ (80095d0 <__libc_init_array+0x38>)
 800959c:	4c0d      	ldr	r4, [pc, #52]	@ (80095d4 <__libc_init_array+0x3c>)
 800959e:	1b64      	subs	r4, r4, r5
 80095a0:	10a4      	asrs	r4, r4, #2
 80095a2:	2600      	movs	r6, #0
 80095a4:	42a6      	cmp	r6, r4
 80095a6:	d109      	bne.n	80095bc <__libc_init_array+0x24>
 80095a8:	4d0b      	ldr	r5, [pc, #44]	@ (80095d8 <__libc_init_array+0x40>)
 80095aa:	4c0c      	ldr	r4, [pc, #48]	@ (80095dc <__libc_init_array+0x44>)
 80095ac:	f002 f864 	bl	800b678 <_init>
 80095b0:	1b64      	subs	r4, r4, r5
 80095b2:	10a4      	asrs	r4, r4, #2
 80095b4:	2600      	movs	r6, #0
 80095b6:	42a6      	cmp	r6, r4
 80095b8:	d105      	bne.n	80095c6 <__libc_init_array+0x2e>
 80095ba:	bd70      	pop	{r4, r5, r6, pc}
 80095bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80095c0:	4798      	blx	r3
 80095c2:	3601      	adds	r6, #1
 80095c4:	e7ee      	b.n	80095a4 <__libc_init_array+0xc>
 80095c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80095ca:	4798      	blx	r3
 80095cc:	3601      	adds	r6, #1
 80095ce:	e7f2      	b.n	80095b6 <__libc_init_array+0x1e>
 80095d0:	0800ba80 	.word	0x0800ba80
 80095d4:	0800ba80 	.word	0x0800ba80
 80095d8:	0800ba80 	.word	0x0800ba80
 80095dc:	0800ba84 	.word	0x0800ba84

080095e0 <__retarget_lock_init_recursive>:
 80095e0:	4770      	bx	lr

080095e2 <__retarget_lock_acquire_recursive>:
 80095e2:	4770      	bx	lr

080095e4 <__retarget_lock_release_recursive>:
 80095e4:	4770      	bx	lr

080095e6 <quorem>:
 80095e6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095ea:	6903      	ldr	r3, [r0, #16]
 80095ec:	690c      	ldr	r4, [r1, #16]
 80095ee:	42a3      	cmp	r3, r4
 80095f0:	4607      	mov	r7, r0
 80095f2:	db7e      	blt.n	80096f2 <quorem+0x10c>
 80095f4:	3c01      	subs	r4, #1
 80095f6:	f101 0814 	add.w	r8, r1, #20
 80095fa:	00a3      	lsls	r3, r4, #2
 80095fc:	f100 0514 	add.w	r5, r0, #20
 8009600:	9300      	str	r3, [sp, #0]
 8009602:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009606:	9301      	str	r3, [sp, #4]
 8009608:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800960c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009610:	3301      	adds	r3, #1
 8009612:	429a      	cmp	r2, r3
 8009614:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009618:	fbb2 f6f3 	udiv	r6, r2, r3
 800961c:	d32e      	bcc.n	800967c <quorem+0x96>
 800961e:	f04f 0a00 	mov.w	sl, #0
 8009622:	46c4      	mov	ip, r8
 8009624:	46ae      	mov	lr, r5
 8009626:	46d3      	mov	fp, sl
 8009628:	f85c 3b04 	ldr.w	r3, [ip], #4
 800962c:	b298      	uxth	r0, r3
 800962e:	fb06 a000 	mla	r0, r6, r0, sl
 8009632:	0c02      	lsrs	r2, r0, #16
 8009634:	0c1b      	lsrs	r3, r3, #16
 8009636:	fb06 2303 	mla	r3, r6, r3, r2
 800963a:	f8de 2000 	ldr.w	r2, [lr]
 800963e:	b280      	uxth	r0, r0
 8009640:	b292      	uxth	r2, r2
 8009642:	1a12      	subs	r2, r2, r0
 8009644:	445a      	add	r2, fp
 8009646:	f8de 0000 	ldr.w	r0, [lr]
 800964a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800964e:	b29b      	uxth	r3, r3
 8009650:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8009654:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009658:	b292      	uxth	r2, r2
 800965a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800965e:	45e1      	cmp	r9, ip
 8009660:	f84e 2b04 	str.w	r2, [lr], #4
 8009664:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009668:	d2de      	bcs.n	8009628 <quorem+0x42>
 800966a:	9b00      	ldr	r3, [sp, #0]
 800966c:	58eb      	ldr	r3, [r5, r3]
 800966e:	b92b      	cbnz	r3, 800967c <quorem+0x96>
 8009670:	9b01      	ldr	r3, [sp, #4]
 8009672:	3b04      	subs	r3, #4
 8009674:	429d      	cmp	r5, r3
 8009676:	461a      	mov	r2, r3
 8009678:	d32f      	bcc.n	80096da <quorem+0xf4>
 800967a:	613c      	str	r4, [r7, #16]
 800967c:	4638      	mov	r0, r7
 800967e:	f001 f979 	bl	800a974 <__mcmp>
 8009682:	2800      	cmp	r0, #0
 8009684:	db25      	blt.n	80096d2 <quorem+0xec>
 8009686:	4629      	mov	r1, r5
 8009688:	2000      	movs	r0, #0
 800968a:	f858 2b04 	ldr.w	r2, [r8], #4
 800968e:	f8d1 c000 	ldr.w	ip, [r1]
 8009692:	fa1f fe82 	uxth.w	lr, r2
 8009696:	fa1f f38c 	uxth.w	r3, ip
 800969a:	eba3 030e 	sub.w	r3, r3, lr
 800969e:	4403      	add	r3, r0
 80096a0:	0c12      	lsrs	r2, r2, #16
 80096a2:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80096a6:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80096aa:	b29b      	uxth	r3, r3
 80096ac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80096b0:	45c1      	cmp	r9, r8
 80096b2:	f841 3b04 	str.w	r3, [r1], #4
 80096b6:	ea4f 4022 	mov.w	r0, r2, asr #16
 80096ba:	d2e6      	bcs.n	800968a <quorem+0xa4>
 80096bc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80096c0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80096c4:	b922      	cbnz	r2, 80096d0 <quorem+0xea>
 80096c6:	3b04      	subs	r3, #4
 80096c8:	429d      	cmp	r5, r3
 80096ca:	461a      	mov	r2, r3
 80096cc:	d30b      	bcc.n	80096e6 <quorem+0x100>
 80096ce:	613c      	str	r4, [r7, #16]
 80096d0:	3601      	adds	r6, #1
 80096d2:	4630      	mov	r0, r6
 80096d4:	b003      	add	sp, #12
 80096d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096da:	6812      	ldr	r2, [r2, #0]
 80096dc:	3b04      	subs	r3, #4
 80096de:	2a00      	cmp	r2, #0
 80096e0:	d1cb      	bne.n	800967a <quorem+0x94>
 80096e2:	3c01      	subs	r4, #1
 80096e4:	e7c6      	b.n	8009674 <quorem+0x8e>
 80096e6:	6812      	ldr	r2, [r2, #0]
 80096e8:	3b04      	subs	r3, #4
 80096ea:	2a00      	cmp	r2, #0
 80096ec:	d1ef      	bne.n	80096ce <quorem+0xe8>
 80096ee:	3c01      	subs	r4, #1
 80096f0:	e7ea      	b.n	80096c8 <quorem+0xe2>
 80096f2:	2000      	movs	r0, #0
 80096f4:	e7ee      	b.n	80096d4 <quorem+0xee>
	...

080096f8 <_dtoa_r>:
 80096f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096fc:	69c7      	ldr	r7, [r0, #28]
 80096fe:	b099      	sub	sp, #100	@ 0x64
 8009700:	ed8d 0b02 	vstr	d0, [sp, #8]
 8009704:	ec55 4b10 	vmov	r4, r5, d0
 8009708:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800970a:	9109      	str	r1, [sp, #36]	@ 0x24
 800970c:	4683      	mov	fp, r0
 800970e:	920e      	str	r2, [sp, #56]	@ 0x38
 8009710:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009712:	b97f      	cbnz	r7, 8009734 <_dtoa_r+0x3c>
 8009714:	2010      	movs	r0, #16
 8009716:	f000 fdfd 	bl	800a314 <malloc>
 800971a:	4602      	mov	r2, r0
 800971c:	f8cb 001c 	str.w	r0, [fp, #28]
 8009720:	b920      	cbnz	r0, 800972c <_dtoa_r+0x34>
 8009722:	4ba7      	ldr	r3, [pc, #668]	@ (80099c0 <_dtoa_r+0x2c8>)
 8009724:	21ef      	movs	r1, #239	@ 0xef
 8009726:	48a7      	ldr	r0, [pc, #668]	@ (80099c4 <_dtoa_r+0x2cc>)
 8009728:	f001 fc68 	bl	800affc <__assert_func>
 800972c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009730:	6007      	str	r7, [r0, #0]
 8009732:	60c7      	str	r7, [r0, #12]
 8009734:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009738:	6819      	ldr	r1, [r3, #0]
 800973a:	b159      	cbz	r1, 8009754 <_dtoa_r+0x5c>
 800973c:	685a      	ldr	r2, [r3, #4]
 800973e:	604a      	str	r2, [r1, #4]
 8009740:	2301      	movs	r3, #1
 8009742:	4093      	lsls	r3, r2
 8009744:	608b      	str	r3, [r1, #8]
 8009746:	4658      	mov	r0, fp
 8009748:	f000 feda 	bl	800a500 <_Bfree>
 800974c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009750:	2200      	movs	r2, #0
 8009752:	601a      	str	r2, [r3, #0]
 8009754:	1e2b      	subs	r3, r5, #0
 8009756:	bfb9      	ittee	lt
 8009758:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800975c:	9303      	strlt	r3, [sp, #12]
 800975e:	2300      	movge	r3, #0
 8009760:	6033      	strge	r3, [r6, #0]
 8009762:	9f03      	ldr	r7, [sp, #12]
 8009764:	4b98      	ldr	r3, [pc, #608]	@ (80099c8 <_dtoa_r+0x2d0>)
 8009766:	bfbc      	itt	lt
 8009768:	2201      	movlt	r2, #1
 800976a:	6032      	strlt	r2, [r6, #0]
 800976c:	43bb      	bics	r3, r7
 800976e:	d112      	bne.n	8009796 <_dtoa_r+0x9e>
 8009770:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8009772:	f242 730f 	movw	r3, #9999	@ 0x270f
 8009776:	6013      	str	r3, [r2, #0]
 8009778:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800977c:	4323      	orrs	r3, r4
 800977e:	f000 854d 	beq.w	800a21c <_dtoa_r+0xb24>
 8009782:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009784:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80099dc <_dtoa_r+0x2e4>
 8009788:	2b00      	cmp	r3, #0
 800978a:	f000 854f 	beq.w	800a22c <_dtoa_r+0xb34>
 800978e:	f10a 0303 	add.w	r3, sl, #3
 8009792:	f000 bd49 	b.w	800a228 <_dtoa_r+0xb30>
 8009796:	ed9d 7b02 	vldr	d7, [sp, #8]
 800979a:	2200      	movs	r2, #0
 800979c:	ec51 0b17 	vmov	r0, r1, d7
 80097a0:	2300      	movs	r3, #0
 80097a2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80097a6:	f7f7 f997 	bl	8000ad8 <__aeabi_dcmpeq>
 80097aa:	4680      	mov	r8, r0
 80097ac:	b158      	cbz	r0, 80097c6 <_dtoa_r+0xce>
 80097ae:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80097b0:	2301      	movs	r3, #1
 80097b2:	6013      	str	r3, [r2, #0]
 80097b4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80097b6:	b113      	cbz	r3, 80097be <_dtoa_r+0xc6>
 80097b8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80097ba:	4b84      	ldr	r3, [pc, #528]	@ (80099cc <_dtoa_r+0x2d4>)
 80097bc:	6013      	str	r3, [r2, #0]
 80097be:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80099e0 <_dtoa_r+0x2e8>
 80097c2:	f000 bd33 	b.w	800a22c <_dtoa_r+0xb34>
 80097c6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80097ca:	aa16      	add	r2, sp, #88	@ 0x58
 80097cc:	a917      	add	r1, sp, #92	@ 0x5c
 80097ce:	4658      	mov	r0, fp
 80097d0:	f001 f980 	bl	800aad4 <__d2b>
 80097d4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80097d8:	4681      	mov	r9, r0
 80097da:	2e00      	cmp	r6, #0
 80097dc:	d077      	beq.n	80098ce <_dtoa_r+0x1d6>
 80097de:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80097e0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80097e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80097e8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80097ec:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80097f0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80097f4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80097f8:	4619      	mov	r1, r3
 80097fa:	2200      	movs	r2, #0
 80097fc:	4b74      	ldr	r3, [pc, #464]	@ (80099d0 <_dtoa_r+0x2d8>)
 80097fe:	f7f6 fd4b 	bl	8000298 <__aeabi_dsub>
 8009802:	a369      	add	r3, pc, #420	@ (adr r3, 80099a8 <_dtoa_r+0x2b0>)
 8009804:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009808:	f7f6 fefe 	bl	8000608 <__aeabi_dmul>
 800980c:	a368      	add	r3, pc, #416	@ (adr r3, 80099b0 <_dtoa_r+0x2b8>)
 800980e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009812:	f7f6 fd43 	bl	800029c <__adddf3>
 8009816:	4604      	mov	r4, r0
 8009818:	4630      	mov	r0, r6
 800981a:	460d      	mov	r5, r1
 800981c:	f7f6 fe8a 	bl	8000534 <__aeabi_i2d>
 8009820:	a365      	add	r3, pc, #404	@ (adr r3, 80099b8 <_dtoa_r+0x2c0>)
 8009822:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009826:	f7f6 feef 	bl	8000608 <__aeabi_dmul>
 800982a:	4602      	mov	r2, r0
 800982c:	460b      	mov	r3, r1
 800982e:	4620      	mov	r0, r4
 8009830:	4629      	mov	r1, r5
 8009832:	f7f6 fd33 	bl	800029c <__adddf3>
 8009836:	4604      	mov	r4, r0
 8009838:	460d      	mov	r5, r1
 800983a:	f7f7 f995 	bl	8000b68 <__aeabi_d2iz>
 800983e:	2200      	movs	r2, #0
 8009840:	4607      	mov	r7, r0
 8009842:	2300      	movs	r3, #0
 8009844:	4620      	mov	r0, r4
 8009846:	4629      	mov	r1, r5
 8009848:	f7f7 f950 	bl	8000aec <__aeabi_dcmplt>
 800984c:	b140      	cbz	r0, 8009860 <_dtoa_r+0x168>
 800984e:	4638      	mov	r0, r7
 8009850:	f7f6 fe70 	bl	8000534 <__aeabi_i2d>
 8009854:	4622      	mov	r2, r4
 8009856:	462b      	mov	r3, r5
 8009858:	f7f7 f93e 	bl	8000ad8 <__aeabi_dcmpeq>
 800985c:	b900      	cbnz	r0, 8009860 <_dtoa_r+0x168>
 800985e:	3f01      	subs	r7, #1
 8009860:	2f16      	cmp	r7, #22
 8009862:	d851      	bhi.n	8009908 <_dtoa_r+0x210>
 8009864:	4b5b      	ldr	r3, [pc, #364]	@ (80099d4 <_dtoa_r+0x2dc>)
 8009866:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800986a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800986e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009872:	f7f7 f93b 	bl	8000aec <__aeabi_dcmplt>
 8009876:	2800      	cmp	r0, #0
 8009878:	d048      	beq.n	800990c <_dtoa_r+0x214>
 800987a:	3f01      	subs	r7, #1
 800987c:	2300      	movs	r3, #0
 800987e:	9312      	str	r3, [sp, #72]	@ 0x48
 8009880:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8009882:	1b9b      	subs	r3, r3, r6
 8009884:	1e5a      	subs	r2, r3, #1
 8009886:	bf44      	itt	mi
 8009888:	f1c3 0801 	rsbmi	r8, r3, #1
 800988c:	2300      	movmi	r3, #0
 800988e:	9208      	str	r2, [sp, #32]
 8009890:	bf54      	ite	pl
 8009892:	f04f 0800 	movpl.w	r8, #0
 8009896:	9308      	strmi	r3, [sp, #32]
 8009898:	2f00      	cmp	r7, #0
 800989a:	db39      	blt.n	8009910 <_dtoa_r+0x218>
 800989c:	9b08      	ldr	r3, [sp, #32]
 800989e:	970f      	str	r7, [sp, #60]	@ 0x3c
 80098a0:	443b      	add	r3, r7
 80098a2:	9308      	str	r3, [sp, #32]
 80098a4:	2300      	movs	r3, #0
 80098a6:	930a      	str	r3, [sp, #40]	@ 0x28
 80098a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098aa:	2b09      	cmp	r3, #9
 80098ac:	d864      	bhi.n	8009978 <_dtoa_r+0x280>
 80098ae:	2b05      	cmp	r3, #5
 80098b0:	bfc4      	itt	gt
 80098b2:	3b04      	subgt	r3, #4
 80098b4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80098b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098b8:	f1a3 0302 	sub.w	r3, r3, #2
 80098bc:	bfcc      	ite	gt
 80098be:	2400      	movgt	r4, #0
 80098c0:	2401      	movle	r4, #1
 80098c2:	2b03      	cmp	r3, #3
 80098c4:	d863      	bhi.n	800998e <_dtoa_r+0x296>
 80098c6:	e8df f003 	tbb	[pc, r3]
 80098ca:	372a      	.short	0x372a
 80098cc:	5535      	.short	0x5535
 80098ce:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80098d2:	441e      	add	r6, r3
 80098d4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80098d8:	2b20      	cmp	r3, #32
 80098da:	bfc1      	itttt	gt
 80098dc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80098e0:	409f      	lslgt	r7, r3
 80098e2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80098e6:	fa24 f303 	lsrgt.w	r3, r4, r3
 80098ea:	bfd6      	itet	le
 80098ec:	f1c3 0320 	rsble	r3, r3, #32
 80098f0:	ea47 0003 	orrgt.w	r0, r7, r3
 80098f4:	fa04 f003 	lslle.w	r0, r4, r3
 80098f8:	f7f6 fe0c 	bl	8000514 <__aeabi_ui2d>
 80098fc:	2201      	movs	r2, #1
 80098fe:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8009902:	3e01      	subs	r6, #1
 8009904:	9214      	str	r2, [sp, #80]	@ 0x50
 8009906:	e777      	b.n	80097f8 <_dtoa_r+0x100>
 8009908:	2301      	movs	r3, #1
 800990a:	e7b8      	b.n	800987e <_dtoa_r+0x186>
 800990c:	9012      	str	r0, [sp, #72]	@ 0x48
 800990e:	e7b7      	b.n	8009880 <_dtoa_r+0x188>
 8009910:	427b      	negs	r3, r7
 8009912:	930a      	str	r3, [sp, #40]	@ 0x28
 8009914:	2300      	movs	r3, #0
 8009916:	eba8 0807 	sub.w	r8, r8, r7
 800991a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800991c:	e7c4      	b.n	80098a8 <_dtoa_r+0x1b0>
 800991e:	2300      	movs	r3, #0
 8009920:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009922:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009924:	2b00      	cmp	r3, #0
 8009926:	dc35      	bgt.n	8009994 <_dtoa_r+0x29c>
 8009928:	2301      	movs	r3, #1
 800992a:	9300      	str	r3, [sp, #0]
 800992c:	9307      	str	r3, [sp, #28]
 800992e:	461a      	mov	r2, r3
 8009930:	920e      	str	r2, [sp, #56]	@ 0x38
 8009932:	e00b      	b.n	800994c <_dtoa_r+0x254>
 8009934:	2301      	movs	r3, #1
 8009936:	e7f3      	b.n	8009920 <_dtoa_r+0x228>
 8009938:	2300      	movs	r3, #0
 800993a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800993c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800993e:	18fb      	adds	r3, r7, r3
 8009940:	9300      	str	r3, [sp, #0]
 8009942:	3301      	adds	r3, #1
 8009944:	2b01      	cmp	r3, #1
 8009946:	9307      	str	r3, [sp, #28]
 8009948:	bfb8      	it	lt
 800994a:	2301      	movlt	r3, #1
 800994c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8009950:	2100      	movs	r1, #0
 8009952:	2204      	movs	r2, #4
 8009954:	f102 0514 	add.w	r5, r2, #20
 8009958:	429d      	cmp	r5, r3
 800995a:	d91f      	bls.n	800999c <_dtoa_r+0x2a4>
 800995c:	6041      	str	r1, [r0, #4]
 800995e:	4658      	mov	r0, fp
 8009960:	f000 fd8e 	bl	800a480 <_Balloc>
 8009964:	4682      	mov	sl, r0
 8009966:	2800      	cmp	r0, #0
 8009968:	d13c      	bne.n	80099e4 <_dtoa_r+0x2ec>
 800996a:	4b1b      	ldr	r3, [pc, #108]	@ (80099d8 <_dtoa_r+0x2e0>)
 800996c:	4602      	mov	r2, r0
 800996e:	f240 11af 	movw	r1, #431	@ 0x1af
 8009972:	e6d8      	b.n	8009726 <_dtoa_r+0x2e>
 8009974:	2301      	movs	r3, #1
 8009976:	e7e0      	b.n	800993a <_dtoa_r+0x242>
 8009978:	2401      	movs	r4, #1
 800997a:	2300      	movs	r3, #0
 800997c:	9309      	str	r3, [sp, #36]	@ 0x24
 800997e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009980:	f04f 33ff 	mov.w	r3, #4294967295
 8009984:	9300      	str	r3, [sp, #0]
 8009986:	9307      	str	r3, [sp, #28]
 8009988:	2200      	movs	r2, #0
 800998a:	2312      	movs	r3, #18
 800998c:	e7d0      	b.n	8009930 <_dtoa_r+0x238>
 800998e:	2301      	movs	r3, #1
 8009990:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009992:	e7f5      	b.n	8009980 <_dtoa_r+0x288>
 8009994:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009996:	9300      	str	r3, [sp, #0]
 8009998:	9307      	str	r3, [sp, #28]
 800999a:	e7d7      	b.n	800994c <_dtoa_r+0x254>
 800999c:	3101      	adds	r1, #1
 800999e:	0052      	lsls	r2, r2, #1
 80099a0:	e7d8      	b.n	8009954 <_dtoa_r+0x25c>
 80099a2:	bf00      	nop
 80099a4:	f3af 8000 	nop.w
 80099a8:	636f4361 	.word	0x636f4361
 80099ac:	3fd287a7 	.word	0x3fd287a7
 80099b0:	8b60c8b3 	.word	0x8b60c8b3
 80099b4:	3fc68a28 	.word	0x3fc68a28
 80099b8:	509f79fb 	.word	0x509f79fb
 80099bc:	3fd34413 	.word	0x3fd34413
 80099c0:	0800b745 	.word	0x0800b745
 80099c4:	0800b75c 	.word	0x0800b75c
 80099c8:	7ff00000 	.word	0x7ff00000
 80099cc:	0800b715 	.word	0x0800b715
 80099d0:	3ff80000 	.word	0x3ff80000
 80099d4:	0800b858 	.word	0x0800b858
 80099d8:	0800b7b4 	.word	0x0800b7b4
 80099dc:	0800b741 	.word	0x0800b741
 80099e0:	0800b714 	.word	0x0800b714
 80099e4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80099e8:	6018      	str	r0, [r3, #0]
 80099ea:	9b07      	ldr	r3, [sp, #28]
 80099ec:	2b0e      	cmp	r3, #14
 80099ee:	f200 80a4 	bhi.w	8009b3a <_dtoa_r+0x442>
 80099f2:	2c00      	cmp	r4, #0
 80099f4:	f000 80a1 	beq.w	8009b3a <_dtoa_r+0x442>
 80099f8:	2f00      	cmp	r7, #0
 80099fa:	dd33      	ble.n	8009a64 <_dtoa_r+0x36c>
 80099fc:	4bad      	ldr	r3, [pc, #692]	@ (8009cb4 <_dtoa_r+0x5bc>)
 80099fe:	f007 020f 	and.w	r2, r7, #15
 8009a02:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009a06:	ed93 7b00 	vldr	d7, [r3]
 8009a0a:	05f8      	lsls	r0, r7, #23
 8009a0c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8009a10:	ea4f 1427 	mov.w	r4, r7, asr #4
 8009a14:	d516      	bpl.n	8009a44 <_dtoa_r+0x34c>
 8009a16:	4ba8      	ldr	r3, [pc, #672]	@ (8009cb8 <_dtoa_r+0x5c0>)
 8009a18:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009a1c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009a20:	f7f6 ff1c 	bl	800085c <__aeabi_ddiv>
 8009a24:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009a28:	f004 040f 	and.w	r4, r4, #15
 8009a2c:	2603      	movs	r6, #3
 8009a2e:	4da2      	ldr	r5, [pc, #648]	@ (8009cb8 <_dtoa_r+0x5c0>)
 8009a30:	b954      	cbnz	r4, 8009a48 <_dtoa_r+0x350>
 8009a32:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009a36:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009a3a:	f7f6 ff0f 	bl	800085c <__aeabi_ddiv>
 8009a3e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009a42:	e028      	b.n	8009a96 <_dtoa_r+0x39e>
 8009a44:	2602      	movs	r6, #2
 8009a46:	e7f2      	b.n	8009a2e <_dtoa_r+0x336>
 8009a48:	07e1      	lsls	r1, r4, #31
 8009a4a:	d508      	bpl.n	8009a5e <_dtoa_r+0x366>
 8009a4c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009a50:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009a54:	f7f6 fdd8 	bl	8000608 <__aeabi_dmul>
 8009a58:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009a5c:	3601      	adds	r6, #1
 8009a5e:	1064      	asrs	r4, r4, #1
 8009a60:	3508      	adds	r5, #8
 8009a62:	e7e5      	b.n	8009a30 <_dtoa_r+0x338>
 8009a64:	f000 80d2 	beq.w	8009c0c <_dtoa_r+0x514>
 8009a68:	427c      	negs	r4, r7
 8009a6a:	4b92      	ldr	r3, [pc, #584]	@ (8009cb4 <_dtoa_r+0x5bc>)
 8009a6c:	4d92      	ldr	r5, [pc, #584]	@ (8009cb8 <_dtoa_r+0x5c0>)
 8009a6e:	f004 020f 	and.w	r2, r4, #15
 8009a72:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009a76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a7a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009a7e:	f7f6 fdc3 	bl	8000608 <__aeabi_dmul>
 8009a82:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009a86:	1124      	asrs	r4, r4, #4
 8009a88:	2300      	movs	r3, #0
 8009a8a:	2602      	movs	r6, #2
 8009a8c:	2c00      	cmp	r4, #0
 8009a8e:	f040 80b2 	bne.w	8009bf6 <_dtoa_r+0x4fe>
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	d1d3      	bne.n	8009a3e <_dtoa_r+0x346>
 8009a96:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009a98:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	f000 80b7 	beq.w	8009c10 <_dtoa_r+0x518>
 8009aa2:	4b86      	ldr	r3, [pc, #536]	@ (8009cbc <_dtoa_r+0x5c4>)
 8009aa4:	2200      	movs	r2, #0
 8009aa6:	4620      	mov	r0, r4
 8009aa8:	4629      	mov	r1, r5
 8009aaa:	f7f7 f81f 	bl	8000aec <__aeabi_dcmplt>
 8009aae:	2800      	cmp	r0, #0
 8009ab0:	f000 80ae 	beq.w	8009c10 <_dtoa_r+0x518>
 8009ab4:	9b07      	ldr	r3, [sp, #28]
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	f000 80aa 	beq.w	8009c10 <_dtoa_r+0x518>
 8009abc:	9b00      	ldr	r3, [sp, #0]
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	dd37      	ble.n	8009b32 <_dtoa_r+0x43a>
 8009ac2:	1e7b      	subs	r3, r7, #1
 8009ac4:	9304      	str	r3, [sp, #16]
 8009ac6:	4620      	mov	r0, r4
 8009ac8:	4b7d      	ldr	r3, [pc, #500]	@ (8009cc0 <_dtoa_r+0x5c8>)
 8009aca:	2200      	movs	r2, #0
 8009acc:	4629      	mov	r1, r5
 8009ace:	f7f6 fd9b 	bl	8000608 <__aeabi_dmul>
 8009ad2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009ad6:	9c00      	ldr	r4, [sp, #0]
 8009ad8:	3601      	adds	r6, #1
 8009ada:	4630      	mov	r0, r6
 8009adc:	f7f6 fd2a 	bl	8000534 <__aeabi_i2d>
 8009ae0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009ae4:	f7f6 fd90 	bl	8000608 <__aeabi_dmul>
 8009ae8:	4b76      	ldr	r3, [pc, #472]	@ (8009cc4 <_dtoa_r+0x5cc>)
 8009aea:	2200      	movs	r2, #0
 8009aec:	f7f6 fbd6 	bl	800029c <__adddf3>
 8009af0:	4605      	mov	r5, r0
 8009af2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8009af6:	2c00      	cmp	r4, #0
 8009af8:	f040 808d 	bne.w	8009c16 <_dtoa_r+0x51e>
 8009afc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009b00:	4b71      	ldr	r3, [pc, #452]	@ (8009cc8 <_dtoa_r+0x5d0>)
 8009b02:	2200      	movs	r2, #0
 8009b04:	f7f6 fbc8 	bl	8000298 <__aeabi_dsub>
 8009b08:	4602      	mov	r2, r0
 8009b0a:	460b      	mov	r3, r1
 8009b0c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009b10:	462a      	mov	r2, r5
 8009b12:	4633      	mov	r3, r6
 8009b14:	f7f7 f808 	bl	8000b28 <__aeabi_dcmpgt>
 8009b18:	2800      	cmp	r0, #0
 8009b1a:	f040 828b 	bne.w	800a034 <_dtoa_r+0x93c>
 8009b1e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009b22:	462a      	mov	r2, r5
 8009b24:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009b28:	f7f6 ffe0 	bl	8000aec <__aeabi_dcmplt>
 8009b2c:	2800      	cmp	r0, #0
 8009b2e:	f040 8128 	bne.w	8009d82 <_dtoa_r+0x68a>
 8009b32:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8009b36:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8009b3a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	f2c0 815a 	blt.w	8009df6 <_dtoa_r+0x6fe>
 8009b42:	2f0e      	cmp	r7, #14
 8009b44:	f300 8157 	bgt.w	8009df6 <_dtoa_r+0x6fe>
 8009b48:	4b5a      	ldr	r3, [pc, #360]	@ (8009cb4 <_dtoa_r+0x5bc>)
 8009b4a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009b4e:	ed93 7b00 	vldr	d7, [r3]
 8009b52:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	ed8d 7b00 	vstr	d7, [sp]
 8009b5a:	da03      	bge.n	8009b64 <_dtoa_r+0x46c>
 8009b5c:	9b07      	ldr	r3, [sp, #28]
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	f340 8101 	ble.w	8009d66 <_dtoa_r+0x66e>
 8009b64:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8009b68:	4656      	mov	r6, sl
 8009b6a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009b6e:	4620      	mov	r0, r4
 8009b70:	4629      	mov	r1, r5
 8009b72:	f7f6 fe73 	bl	800085c <__aeabi_ddiv>
 8009b76:	f7f6 fff7 	bl	8000b68 <__aeabi_d2iz>
 8009b7a:	4680      	mov	r8, r0
 8009b7c:	f7f6 fcda 	bl	8000534 <__aeabi_i2d>
 8009b80:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009b84:	f7f6 fd40 	bl	8000608 <__aeabi_dmul>
 8009b88:	4602      	mov	r2, r0
 8009b8a:	460b      	mov	r3, r1
 8009b8c:	4620      	mov	r0, r4
 8009b8e:	4629      	mov	r1, r5
 8009b90:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8009b94:	f7f6 fb80 	bl	8000298 <__aeabi_dsub>
 8009b98:	f806 4b01 	strb.w	r4, [r6], #1
 8009b9c:	9d07      	ldr	r5, [sp, #28]
 8009b9e:	eba6 040a 	sub.w	r4, r6, sl
 8009ba2:	42a5      	cmp	r5, r4
 8009ba4:	4602      	mov	r2, r0
 8009ba6:	460b      	mov	r3, r1
 8009ba8:	f040 8117 	bne.w	8009dda <_dtoa_r+0x6e2>
 8009bac:	f7f6 fb76 	bl	800029c <__adddf3>
 8009bb0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009bb4:	4604      	mov	r4, r0
 8009bb6:	460d      	mov	r5, r1
 8009bb8:	f7f6 ffb6 	bl	8000b28 <__aeabi_dcmpgt>
 8009bbc:	2800      	cmp	r0, #0
 8009bbe:	f040 80f9 	bne.w	8009db4 <_dtoa_r+0x6bc>
 8009bc2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009bc6:	4620      	mov	r0, r4
 8009bc8:	4629      	mov	r1, r5
 8009bca:	f7f6 ff85 	bl	8000ad8 <__aeabi_dcmpeq>
 8009bce:	b118      	cbz	r0, 8009bd8 <_dtoa_r+0x4e0>
 8009bd0:	f018 0f01 	tst.w	r8, #1
 8009bd4:	f040 80ee 	bne.w	8009db4 <_dtoa_r+0x6bc>
 8009bd8:	4649      	mov	r1, r9
 8009bda:	4658      	mov	r0, fp
 8009bdc:	f000 fc90 	bl	800a500 <_Bfree>
 8009be0:	2300      	movs	r3, #0
 8009be2:	7033      	strb	r3, [r6, #0]
 8009be4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009be6:	3701      	adds	r7, #1
 8009be8:	601f      	str	r7, [r3, #0]
 8009bea:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	f000 831d 	beq.w	800a22c <_dtoa_r+0xb34>
 8009bf2:	601e      	str	r6, [r3, #0]
 8009bf4:	e31a      	b.n	800a22c <_dtoa_r+0xb34>
 8009bf6:	07e2      	lsls	r2, r4, #31
 8009bf8:	d505      	bpl.n	8009c06 <_dtoa_r+0x50e>
 8009bfa:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009bfe:	f7f6 fd03 	bl	8000608 <__aeabi_dmul>
 8009c02:	3601      	adds	r6, #1
 8009c04:	2301      	movs	r3, #1
 8009c06:	1064      	asrs	r4, r4, #1
 8009c08:	3508      	adds	r5, #8
 8009c0a:	e73f      	b.n	8009a8c <_dtoa_r+0x394>
 8009c0c:	2602      	movs	r6, #2
 8009c0e:	e742      	b.n	8009a96 <_dtoa_r+0x39e>
 8009c10:	9c07      	ldr	r4, [sp, #28]
 8009c12:	9704      	str	r7, [sp, #16]
 8009c14:	e761      	b.n	8009ada <_dtoa_r+0x3e2>
 8009c16:	4b27      	ldr	r3, [pc, #156]	@ (8009cb4 <_dtoa_r+0x5bc>)
 8009c18:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009c1a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009c1e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009c22:	4454      	add	r4, sl
 8009c24:	2900      	cmp	r1, #0
 8009c26:	d053      	beq.n	8009cd0 <_dtoa_r+0x5d8>
 8009c28:	4928      	ldr	r1, [pc, #160]	@ (8009ccc <_dtoa_r+0x5d4>)
 8009c2a:	2000      	movs	r0, #0
 8009c2c:	f7f6 fe16 	bl	800085c <__aeabi_ddiv>
 8009c30:	4633      	mov	r3, r6
 8009c32:	462a      	mov	r2, r5
 8009c34:	f7f6 fb30 	bl	8000298 <__aeabi_dsub>
 8009c38:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009c3c:	4656      	mov	r6, sl
 8009c3e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009c42:	f7f6 ff91 	bl	8000b68 <__aeabi_d2iz>
 8009c46:	4605      	mov	r5, r0
 8009c48:	f7f6 fc74 	bl	8000534 <__aeabi_i2d>
 8009c4c:	4602      	mov	r2, r0
 8009c4e:	460b      	mov	r3, r1
 8009c50:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009c54:	f7f6 fb20 	bl	8000298 <__aeabi_dsub>
 8009c58:	3530      	adds	r5, #48	@ 0x30
 8009c5a:	4602      	mov	r2, r0
 8009c5c:	460b      	mov	r3, r1
 8009c5e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009c62:	f806 5b01 	strb.w	r5, [r6], #1
 8009c66:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009c6a:	f7f6 ff3f 	bl	8000aec <__aeabi_dcmplt>
 8009c6e:	2800      	cmp	r0, #0
 8009c70:	d171      	bne.n	8009d56 <_dtoa_r+0x65e>
 8009c72:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009c76:	4911      	ldr	r1, [pc, #68]	@ (8009cbc <_dtoa_r+0x5c4>)
 8009c78:	2000      	movs	r0, #0
 8009c7a:	f7f6 fb0d 	bl	8000298 <__aeabi_dsub>
 8009c7e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009c82:	f7f6 ff33 	bl	8000aec <__aeabi_dcmplt>
 8009c86:	2800      	cmp	r0, #0
 8009c88:	f040 8095 	bne.w	8009db6 <_dtoa_r+0x6be>
 8009c8c:	42a6      	cmp	r6, r4
 8009c8e:	f43f af50 	beq.w	8009b32 <_dtoa_r+0x43a>
 8009c92:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8009c96:	4b0a      	ldr	r3, [pc, #40]	@ (8009cc0 <_dtoa_r+0x5c8>)
 8009c98:	2200      	movs	r2, #0
 8009c9a:	f7f6 fcb5 	bl	8000608 <__aeabi_dmul>
 8009c9e:	4b08      	ldr	r3, [pc, #32]	@ (8009cc0 <_dtoa_r+0x5c8>)
 8009ca0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009ca4:	2200      	movs	r2, #0
 8009ca6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009caa:	f7f6 fcad 	bl	8000608 <__aeabi_dmul>
 8009cae:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009cb2:	e7c4      	b.n	8009c3e <_dtoa_r+0x546>
 8009cb4:	0800b858 	.word	0x0800b858
 8009cb8:	0800b830 	.word	0x0800b830
 8009cbc:	3ff00000 	.word	0x3ff00000
 8009cc0:	40240000 	.word	0x40240000
 8009cc4:	401c0000 	.word	0x401c0000
 8009cc8:	40140000 	.word	0x40140000
 8009ccc:	3fe00000 	.word	0x3fe00000
 8009cd0:	4631      	mov	r1, r6
 8009cd2:	4628      	mov	r0, r5
 8009cd4:	f7f6 fc98 	bl	8000608 <__aeabi_dmul>
 8009cd8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009cdc:	9415      	str	r4, [sp, #84]	@ 0x54
 8009cde:	4656      	mov	r6, sl
 8009ce0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009ce4:	f7f6 ff40 	bl	8000b68 <__aeabi_d2iz>
 8009ce8:	4605      	mov	r5, r0
 8009cea:	f7f6 fc23 	bl	8000534 <__aeabi_i2d>
 8009cee:	4602      	mov	r2, r0
 8009cf0:	460b      	mov	r3, r1
 8009cf2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009cf6:	f7f6 facf 	bl	8000298 <__aeabi_dsub>
 8009cfa:	3530      	adds	r5, #48	@ 0x30
 8009cfc:	f806 5b01 	strb.w	r5, [r6], #1
 8009d00:	4602      	mov	r2, r0
 8009d02:	460b      	mov	r3, r1
 8009d04:	42a6      	cmp	r6, r4
 8009d06:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009d0a:	f04f 0200 	mov.w	r2, #0
 8009d0e:	d124      	bne.n	8009d5a <_dtoa_r+0x662>
 8009d10:	4bac      	ldr	r3, [pc, #688]	@ (8009fc4 <_dtoa_r+0x8cc>)
 8009d12:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8009d16:	f7f6 fac1 	bl	800029c <__adddf3>
 8009d1a:	4602      	mov	r2, r0
 8009d1c:	460b      	mov	r3, r1
 8009d1e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009d22:	f7f6 ff01 	bl	8000b28 <__aeabi_dcmpgt>
 8009d26:	2800      	cmp	r0, #0
 8009d28:	d145      	bne.n	8009db6 <_dtoa_r+0x6be>
 8009d2a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009d2e:	49a5      	ldr	r1, [pc, #660]	@ (8009fc4 <_dtoa_r+0x8cc>)
 8009d30:	2000      	movs	r0, #0
 8009d32:	f7f6 fab1 	bl	8000298 <__aeabi_dsub>
 8009d36:	4602      	mov	r2, r0
 8009d38:	460b      	mov	r3, r1
 8009d3a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009d3e:	f7f6 fed5 	bl	8000aec <__aeabi_dcmplt>
 8009d42:	2800      	cmp	r0, #0
 8009d44:	f43f aef5 	beq.w	8009b32 <_dtoa_r+0x43a>
 8009d48:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8009d4a:	1e73      	subs	r3, r6, #1
 8009d4c:	9315      	str	r3, [sp, #84]	@ 0x54
 8009d4e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009d52:	2b30      	cmp	r3, #48	@ 0x30
 8009d54:	d0f8      	beq.n	8009d48 <_dtoa_r+0x650>
 8009d56:	9f04      	ldr	r7, [sp, #16]
 8009d58:	e73e      	b.n	8009bd8 <_dtoa_r+0x4e0>
 8009d5a:	4b9b      	ldr	r3, [pc, #620]	@ (8009fc8 <_dtoa_r+0x8d0>)
 8009d5c:	f7f6 fc54 	bl	8000608 <__aeabi_dmul>
 8009d60:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009d64:	e7bc      	b.n	8009ce0 <_dtoa_r+0x5e8>
 8009d66:	d10c      	bne.n	8009d82 <_dtoa_r+0x68a>
 8009d68:	4b98      	ldr	r3, [pc, #608]	@ (8009fcc <_dtoa_r+0x8d4>)
 8009d6a:	2200      	movs	r2, #0
 8009d6c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009d70:	f7f6 fc4a 	bl	8000608 <__aeabi_dmul>
 8009d74:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009d78:	f7f6 fecc 	bl	8000b14 <__aeabi_dcmpge>
 8009d7c:	2800      	cmp	r0, #0
 8009d7e:	f000 8157 	beq.w	800a030 <_dtoa_r+0x938>
 8009d82:	2400      	movs	r4, #0
 8009d84:	4625      	mov	r5, r4
 8009d86:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009d88:	43db      	mvns	r3, r3
 8009d8a:	9304      	str	r3, [sp, #16]
 8009d8c:	4656      	mov	r6, sl
 8009d8e:	2700      	movs	r7, #0
 8009d90:	4621      	mov	r1, r4
 8009d92:	4658      	mov	r0, fp
 8009d94:	f000 fbb4 	bl	800a500 <_Bfree>
 8009d98:	2d00      	cmp	r5, #0
 8009d9a:	d0dc      	beq.n	8009d56 <_dtoa_r+0x65e>
 8009d9c:	b12f      	cbz	r7, 8009daa <_dtoa_r+0x6b2>
 8009d9e:	42af      	cmp	r7, r5
 8009da0:	d003      	beq.n	8009daa <_dtoa_r+0x6b2>
 8009da2:	4639      	mov	r1, r7
 8009da4:	4658      	mov	r0, fp
 8009da6:	f000 fbab 	bl	800a500 <_Bfree>
 8009daa:	4629      	mov	r1, r5
 8009dac:	4658      	mov	r0, fp
 8009dae:	f000 fba7 	bl	800a500 <_Bfree>
 8009db2:	e7d0      	b.n	8009d56 <_dtoa_r+0x65e>
 8009db4:	9704      	str	r7, [sp, #16]
 8009db6:	4633      	mov	r3, r6
 8009db8:	461e      	mov	r6, r3
 8009dba:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009dbe:	2a39      	cmp	r2, #57	@ 0x39
 8009dc0:	d107      	bne.n	8009dd2 <_dtoa_r+0x6da>
 8009dc2:	459a      	cmp	sl, r3
 8009dc4:	d1f8      	bne.n	8009db8 <_dtoa_r+0x6c0>
 8009dc6:	9a04      	ldr	r2, [sp, #16]
 8009dc8:	3201      	adds	r2, #1
 8009dca:	9204      	str	r2, [sp, #16]
 8009dcc:	2230      	movs	r2, #48	@ 0x30
 8009dce:	f88a 2000 	strb.w	r2, [sl]
 8009dd2:	781a      	ldrb	r2, [r3, #0]
 8009dd4:	3201      	adds	r2, #1
 8009dd6:	701a      	strb	r2, [r3, #0]
 8009dd8:	e7bd      	b.n	8009d56 <_dtoa_r+0x65e>
 8009dda:	4b7b      	ldr	r3, [pc, #492]	@ (8009fc8 <_dtoa_r+0x8d0>)
 8009ddc:	2200      	movs	r2, #0
 8009dde:	f7f6 fc13 	bl	8000608 <__aeabi_dmul>
 8009de2:	2200      	movs	r2, #0
 8009de4:	2300      	movs	r3, #0
 8009de6:	4604      	mov	r4, r0
 8009de8:	460d      	mov	r5, r1
 8009dea:	f7f6 fe75 	bl	8000ad8 <__aeabi_dcmpeq>
 8009dee:	2800      	cmp	r0, #0
 8009df0:	f43f aebb 	beq.w	8009b6a <_dtoa_r+0x472>
 8009df4:	e6f0      	b.n	8009bd8 <_dtoa_r+0x4e0>
 8009df6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009df8:	2a00      	cmp	r2, #0
 8009dfa:	f000 80db 	beq.w	8009fb4 <_dtoa_r+0x8bc>
 8009dfe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009e00:	2a01      	cmp	r2, #1
 8009e02:	f300 80bf 	bgt.w	8009f84 <_dtoa_r+0x88c>
 8009e06:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8009e08:	2a00      	cmp	r2, #0
 8009e0a:	f000 80b7 	beq.w	8009f7c <_dtoa_r+0x884>
 8009e0e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009e12:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8009e14:	4646      	mov	r6, r8
 8009e16:	9a08      	ldr	r2, [sp, #32]
 8009e18:	2101      	movs	r1, #1
 8009e1a:	441a      	add	r2, r3
 8009e1c:	4658      	mov	r0, fp
 8009e1e:	4498      	add	r8, r3
 8009e20:	9208      	str	r2, [sp, #32]
 8009e22:	f000 fc21 	bl	800a668 <__i2b>
 8009e26:	4605      	mov	r5, r0
 8009e28:	b15e      	cbz	r6, 8009e42 <_dtoa_r+0x74a>
 8009e2a:	9b08      	ldr	r3, [sp, #32]
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	dd08      	ble.n	8009e42 <_dtoa_r+0x74a>
 8009e30:	42b3      	cmp	r3, r6
 8009e32:	9a08      	ldr	r2, [sp, #32]
 8009e34:	bfa8      	it	ge
 8009e36:	4633      	movge	r3, r6
 8009e38:	eba8 0803 	sub.w	r8, r8, r3
 8009e3c:	1af6      	subs	r6, r6, r3
 8009e3e:	1ad3      	subs	r3, r2, r3
 8009e40:	9308      	str	r3, [sp, #32]
 8009e42:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009e44:	b1f3      	cbz	r3, 8009e84 <_dtoa_r+0x78c>
 8009e46:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009e48:	2b00      	cmp	r3, #0
 8009e4a:	f000 80b7 	beq.w	8009fbc <_dtoa_r+0x8c4>
 8009e4e:	b18c      	cbz	r4, 8009e74 <_dtoa_r+0x77c>
 8009e50:	4629      	mov	r1, r5
 8009e52:	4622      	mov	r2, r4
 8009e54:	4658      	mov	r0, fp
 8009e56:	f000 fcc7 	bl	800a7e8 <__pow5mult>
 8009e5a:	464a      	mov	r2, r9
 8009e5c:	4601      	mov	r1, r0
 8009e5e:	4605      	mov	r5, r0
 8009e60:	4658      	mov	r0, fp
 8009e62:	f000 fc17 	bl	800a694 <__multiply>
 8009e66:	4649      	mov	r1, r9
 8009e68:	9004      	str	r0, [sp, #16]
 8009e6a:	4658      	mov	r0, fp
 8009e6c:	f000 fb48 	bl	800a500 <_Bfree>
 8009e70:	9b04      	ldr	r3, [sp, #16]
 8009e72:	4699      	mov	r9, r3
 8009e74:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009e76:	1b1a      	subs	r2, r3, r4
 8009e78:	d004      	beq.n	8009e84 <_dtoa_r+0x78c>
 8009e7a:	4649      	mov	r1, r9
 8009e7c:	4658      	mov	r0, fp
 8009e7e:	f000 fcb3 	bl	800a7e8 <__pow5mult>
 8009e82:	4681      	mov	r9, r0
 8009e84:	2101      	movs	r1, #1
 8009e86:	4658      	mov	r0, fp
 8009e88:	f000 fbee 	bl	800a668 <__i2b>
 8009e8c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009e8e:	4604      	mov	r4, r0
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	f000 81cf 	beq.w	800a234 <_dtoa_r+0xb3c>
 8009e96:	461a      	mov	r2, r3
 8009e98:	4601      	mov	r1, r0
 8009e9a:	4658      	mov	r0, fp
 8009e9c:	f000 fca4 	bl	800a7e8 <__pow5mult>
 8009ea0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ea2:	2b01      	cmp	r3, #1
 8009ea4:	4604      	mov	r4, r0
 8009ea6:	f300 8095 	bgt.w	8009fd4 <_dtoa_r+0x8dc>
 8009eaa:	9b02      	ldr	r3, [sp, #8]
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	f040 8087 	bne.w	8009fc0 <_dtoa_r+0x8c8>
 8009eb2:	9b03      	ldr	r3, [sp, #12]
 8009eb4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	f040 8089 	bne.w	8009fd0 <_dtoa_r+0x8d8>
 8009ebe:	9b03      	ldr	r3, [sp, #12]
 8009ec0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009ec4:	0d1b      	lsrs	r3, r3, #20
 8009ec6:	051b      	lsls	r3, r3, #20
 8009ec8:	b12b      	cbz	r3, 8009ed6 <_dtoa_r+0x7de>
 8009eca:	9b08      	ldr	r3, [sp, #32]
 8009ecc:	3301      	adds	r3, #1
 8009ece:	9308      	str	r3, [sp, #32]
 8009ed0:	f108 0801 	add.w	r8, r8, #1
 8009ed4:	2301      	movs	r3, #1
 8009ed6:	930a      	str	r3, [sp, #40]	@ 0x28
 8009ed8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	f000 81b0 	beq.w	800a240 <_dtoa_r+0xb48>
 8009ee0:	6923      	ldr	r3, [r4, #16]
 8009ee2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009ee6:	6918      	ldr	r0, [r3, #16]
 8009ee8:	f000 fb72 	bl	800a5d0 <__hi0bits>
 8009eec:	f1c0 0020 	rsb	r0, r0, #32
 8009ef0:	9b08      	ldr	r3, [sp, #32]
 8009ef2:	4418      	add	r0, r3
 8009ef4:	f010 001f 	ands.w	r0, r0, #31
 8009ef8:	d077      	beq.n	8009fea <_dtoa_r+0x8f2>
 8009efa:	f1c0 0320 	rsb	r3, r0, #32
 8009efe:	2b04      	cmp	r3, #4
 8009f00:	dd6b      	ble.n	8009fda <_dtoa_r+0x8e2>
 8009f02:	9b08      	ldr	r3, [sp, #32]
 8009f04:	f1c0 001c 	rsb	r0, r0, #28
 8009f08:	4403      	add	r3, r0
 8009f0a:	4480      	add	r8, r0
 8009f0c:	4406      	add	r6, r0
 8009f0e:	9308      	str	r3, [sp, #32]
 8009f10:	f1b8 0f00 	cmp.w	r8, #0
 8009f14:	dd05      	ble.n	8009f22 <_dtoa_r+0x82a>
 8009f16:	4649      	mov	r1, r9
 8009f18:	4642      	mov	r2, r8
 8009f1a:	4658      	mov	r0, fp
 8009f1c:	f000 fcbe 	bl	800a89c <__lshift>
 8009f20:	4681      	mov	r9, r0
 8009f22:	9b08      	ldr	r3, [sp, #32]
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	dd05      	ble.n	8009f34 <_dtoa_r+0x83c>
 8009f28:	4621      	mov	r1, r4
 8009f2a:	461a      	mov	r2, r3
 8009f2c:	4658      	mov	r0, fp
 8009f2e:	f000 fcb5 	bl	800a89c <__lshift>
 8009f32:	4604      	mov	r4, r0
 8009f34:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d059      	beq.n	8009fee <_dtoa_r+0x8f6>
 8009f3a:	4621      	mov	r1, r4
 8009f3c:	4648      	mov	r0, r9
 8009f3e:	f000 fd19 	bl	800a974 <__mcmp>
 8009f42:	2800      	cmp	r0, #0
 8009f44:	da53      	bge.n	8009fee <_dtoa_r+0x8f6>
 8009f46:	1e7b      	subs	r3, r7, #1
 8009f48:	9304      	str	r3, [sp, #16]
 8009f4a:	4649      	mov	r1, r9
 8009f4c:	2300      	movs	r3, #0
 8009f4e:	220a      	movs	r2, #10
 8009f50:	4658      	mov	r0, fp
 8009f52:	f000 faf7 	bl	800a544 <__multadd>
 8009f56:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009f58:	4681      	mov	r9, r0
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	f000 8172 	beq.w	800a244 <_dtoa_r+0xb4c>
 8009f60:	2300      	movs	r3, #0
 8009f62:	4629      	mov	r1, r5
 8009f64:	220a      	movs	r2, #10
 8009f66:	4658      	mov	r0, fp
 8009f68:	f000 faec 	bl	800a544 <__multadd>
 8009f6c:	9b00      	ldr	r3, [sp, #0]
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	4605      	mov	r5, r0
 8009f72:	dc67      	bgt.n	800a044 <_dtoa_r+0x94c>
 8009f74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f76:	2b02      	cmp	r3, #2
 8009f78:	dc41      	bgt.n	8009ffe <_dtoa_r+0x906>
 8009f7a:	e063      	b.n	800a044 <_dtoa_r+0x94c>
 8009f7c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8009f7e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8009f82:	e746      	b.n	8009e12 <_dtoa_r+0x71a>
 8009f84:	9b07      	ldr	r3, [sp, #28]
 8009f86:	1e5c      	subs	r4, r3, #1
 8009f88:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009f8a:	42a3      	cmp	r3, r4
 8009f8c:	bfbf      	itttt	lt
 8009f8e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8009f90:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8009f92:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8009f94:	1ae3      	sublt	r3, r4, r3
 8009f96:	bfb4      	ite	lt
 8009f98:	18d2      	addlt	r2, r2, r3
 8009f9a:	1b1c      	subge	r4, r3, r4
 8009f9c:	9b07      	ldr	r3, [sp, #28]
 8009f9e:	bfbc      	itt	lt
 8009fa0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8009fa2:	2400      	movlt	r4, #0
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	bfb5      	itete	lt
 8009fa8:	eba8 0603 	sublt.w	r6, r8, r3
 8009fac:	9b07      	ldrge	r3, [sp, #28]
 8009fae:	2300      	movlt	r3, #0
 8009fb0:	4646      	movge	r6, r8
 8009fb2:	e730      	b.n	8009e16 <_dtoa_r+0x71e>
 8009fb4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8009fb6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8009fb8:	4646      	mov	r6, r8
 8009fba:	e735      	b.n	8009e28 <_dtoa_r+0x730>
 8009fbc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009fbe:	e75c      	b.n	8009e7a <_dtoa_r+0x782>
 8009fc0:	2300      	movs	r3, #0
 8009fc2:	e788      	b.n	8009ed6 <_dtoa_r+0x7de>
 8009fc4:	3fe00000 	.word	0x3fe00000
 8009fc8:	40240000 	.word	0x40240000
 8009fcc:	40140000 	.word	0x40140000
 8009fd0:	9b02      	ldr	r3, [sp, #8]
 8009fd2:	e780      	b.n	8009ed6 <_dtoa_r+0x7de>
 8009fd4:	2300      	movs	r3, #0
 8009fd6:	930a      	str	r3, [sp, #40]	@ 0x28
 8009fd8:	e782      	b.n	8009ee0 <_dtoa_r+0x7e8>
 8009fda:	d099      	beq.n	8009f10 <_dtoa_r+0x818>
 8009fdc:	9a08      	ldr	r2, [sp, #32]
 8009fde:	331c      	adds	r3, #28
 8009fe0:	441a      	add	r2, r3
 8009fe2:	4498      	add	r8, r3
 8009fe4:	441e      	add	r6, r3
 8009fe6:	9208      	str	r2, [sp, #32]
 8009fe8:	e792      	b.n	8009f10 <_dtoa_r+0x818>
 8009fea:	4603      	mov	r3, r0
 8009fec:	e7f6      	b.n	8009fdc <_dtoa_r+0x8e4>
 8009fee:	9b07      	ldr	r3, [sp, #28]
 8009ff0:	9704      	str	r7, [sp, #16]
 8009ff2:	2b00      	cmp	r3, #0
 8009ff4:	dc20      	bgt.n	800a038 <_dtoa_r+0x940>
 8009ff6:	9300      	str	r3, [sp, #0]
 8009ff8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ffa:	2b02      	cmp	r3, #2
 8009ffc:	dd1e      	ble.n	800a03c <_dtoa_r+0x944>
 8009ffe:	9b00      	ldr	r3, [sp, #0]
 800a000:	2b00      	cmp	r3, #0
 800a002:	f47f aec0 	bne.w	8009d86 <_dtoa_r+0x68e>
 800a006:	4621      	mov	r1, r4
 800a008:	2205      	movs	r2, #5
 800a00a:	4658      	mov	r0, fp
 800a00c:	f000 fa9a 	bl	800a544 <__multadd>
 800a010:	4601      	mov	r1, r0
 800a012:	4604      	mov	r4, r0
 800a014:	4648      	mov	r0, r9
 800a016:	f000 fcad 	bl	800a974 <__mcmp>
 800a01a:	2800      	cmp	r0, #0
 800a01c:	f77f aeb3 	ble.w	8009d86 <_dtoa_r+0x68e>
 800a020:	4656      	mov	r6, sl
 800a022:	2331      	movs	r3, #49	@ 0x31
 800a024:	f806 3b01 	strb.w	r3, [r6], #1
 800a028:	9b04      	ldr	r3, [sp, #16]
 800a02a:	3301      	adds	r3, #1
 800a02c:	9304      	str	r3, [sp, #16]
 800a02e:	e6ae      	b.n	8009d8e <_dtoa_r+0x696>
 800a030:	9c07      	ldr	r4, [sp, #28]
 800a032:	9704      	str	r7, [sp, #16]
 800a034:	4625      	mov	r5, r4
 800a036:	e7f3      	b.n	800a020 <_dtoa_r+0x928>
 800a038:	9b07      	ldr	r3, [sp, #28]
 800a03a:	9300      	str	r3, [sp, #0]
 800a03c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a03e:	2b00      	cmp	r3, #0
 800a040:	f000 8104 	beq.w	800a24c <_dtoa_r+0xb54>
 800a044:	2e00      	cmp	r6, #0
 800a046:	dd05      	ble.n	800a054 <_dtoa_r+0x95c>
 800a048:	4629      	mov	r1, r5
 800a04a:	4632      	mov	r2, r6
 800a04c:	4658      	mov	r0, fp
 800a04e:	f000 fc25 	bl	800a89c <__lshift>
 800a052:	4605      	mov	r5, r0
 800a054:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a056:	2b00      	cmp	r3, #0
 800a058:	d05a      	beq.n	800a110 <_dtoa_r+0xa18>
 800a05a:	6869      	ldr	r1, [r5, #4]
 800a05c:	4658      	mov	r0, fp
 800a05e:	f000 fa0f 	bl	800a480 <_Balloc>
 800a062:	4606      	mov	r6, r0
 800a064:	b928      	cbnz	r0, 800a072 <_dtoa_r+0x97a>
 800a066:	4b84      	ldr	r3, [pc, #528]	@ (800a278 <_dtoa_r+0xb80>)
 800a068:	4602      	mov	r2, r0
 800a06a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800a06e:	f7ff bb5a 	b.w	8009726 <_dtoa_r+0x2e>
 800a072:	692a      	ldr	r2, [r5, #16]
 800a074:	3202      	adds	r2, #2
 800a076:	0092      	lsls	r2, r2, #2
 800a078:	f105 010c 	add.w	r1, r5, #12
 800a07c:	300c      	adds	r0, #12
 800a07e:	f000 ffaf 	bl	800afe0 <memcpy>
 800a082:	2201      	movs	r2, #1
 800a084:	4631      	mov	r1, r6
 800a086:	4658      	mov	r0, fp
 800a088:	f000 fc08 	bl	800a89c <__lshift>
 800a08c:	f10a 0301 	add.w	r3, sl, #1
 800a090:	9307      	str	r3, [sp, #28]
 800a092:	9b00      	ldr	r3, [sp, #0]
 800a094:	4453      	add	r3, sl
 800a096:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a098:	9b02      	ldr	r3, [sp, #8]
 800a09a:	f003 0301 	and.w	r3, r3, #1
 800a09e:	462f      	mov	r7, r5
 800a0a0:	930a      	str	r3, [sp, #40]	@ 0x28
 800a0a2:	4605      	mov	r5, r0
 800a0a4:	9b07      	ldr	r3, [sp, #28]
 800a0a6:	4621      	mov	r1, r4
 800a0a8:	3b01      	subs	r3, #1
 800a0aa:	4648      	mov	r0, r9
 800a0ac:	9300      	str	r3, [sp, #0]
 800a0ae:	f7ff fa9a 	bl	80095e6 <quorem>
 800a0b2:	4639      	mov	r1, r7
 800a0b4:	9002      	str	r0, [sp, #8]
 800a0b6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800a0ba:	4648      	mov	r0, r9
 800a0bc:	f000 fc5a 	bl	800a974 <__mcmp>
 800a0c0:	462a      	mov	r2, r5
 800a0c2:	9008      	str	r0, [sp, #32]
 800a0c4:	4621      	mov	r1, r4
 800a0c6:	4658      	mov	r0, fp
 800a0c8:	f000 fc70 	bl	800a9ac <__mdiff>
 800a0cc:	68c2      	ldr	r2, [r0, #12]
 800a0ce:	4606      	mov	r6, r0
 800a0d0:	bb02      	cbnz	r2, 800a114 <_dtoa_r+0xa1c>
 800a0d2:	4601      	mov	r1, r0
 800a0d4:	4648      	mov	r0, r9
 800a0d6:	f000 fc4d 	bl	800a974 <__mcmp>
 800a0da:	4602      	mov	r2, r0
 800a0dc:	4631      	mov	r1, r6
 800a0de:	4658      	mov	r0, fp
 800a0e0:	920e      	str	r2, [sp, #56]	@ 0x38
 800a0e2:	f000 fa0d 	bl	800a500 <_Bfree>
 800a0e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a0e8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a0ea:	9e07      	ldr	r6, [sp, #28]
 800a0ec:	ea43 0102 	orr.w	r1, r3, r2
 800a0f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a0f2:	4319      	orrs	r1, r3
 800a0f4:	d110      	bne.n	800a118 <_dtoa_r+0xa20>
 800a0f6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a0fa:	d029      	beq.n	800a150 <_dtoa_r+0xa58>
 800a0fc:	9b08      	ldr	r3, [sp, #32]
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	dd02      	ble.n	800a108 <_dtoa_r+0xa10>
 800a102:	9b02      	ldr	r3, [sp, #8]
 800a104:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800a108:	9b00      	ldr	r3, [sp, #0]
 800a10a:	f883 8000 	strb.w	r8, [r3]
 800a10e:	e63f      	b.n	8009d90 <_dtoa_r+0x698>
 800a110:	4628      	mov	r0, r5
 800a112:	e7bb      	b.n	800a08c <_dtoa_r+0x994>
 800a114:	2201      	movs	r2, #1
 800a116:	e7e1      	b.n	800a0dc <_dtoa_r+0x9e4>
 800a118:	9b08      	ldr	r3, [sp, #32]
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	db04      	blt.n	800a128 <_dtoa_r+0xa30>
 800a11e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a120:	430b      	orrs	r3, r1
 800a122:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a124:	430b      	orrs	r3, r1
 800a126:	d120      	bne.n	800a16a <_dtoa_r+0xa72>
 800a128:	2a00      	cmp	r2, #0
 800a12a:	dded      	ble.n	800a108 <_dtoa_r+0xa10>
 800a12c:	4649      	mov	r1, r9
 800a12e:	2201      	movs	r2, #1
 800a130:	4658      	mov	r0, fp
 800a132:	f000 fbb3 	bl	800a89c <__lshift>
 800a136:	4621      	mov	r1, r4
 800a138:	4681      	mov	r9, r0
 800a13a:	f000 fc1b 	bl	800a974 <__mcmp>
 800a13e:	2800      	cmp	r0, #0
 800a140:	dc03      	bgt.n	800a14a <_dtoa_r+0xa52>
 800a142:	d1e1      	bne.n	800a108 <_dtoa_r+0xa10>
 800a144:	f018 0f01 	tst.w	r8, #1
 800a148:	d0de      	beq.n	800a108 <_dtoa_r+0xa10>
 800a14a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a14e:	d1d8      	bne.n	800a102 <_dtoa_r+0xa0a>
 800a150:	9a00      	ldr	r2, [sp, #0]
 800a152:	2339      	movs	r3, #57	@ 0x39
 800a154:	7013      	strb	r3, [r2, #0]
 800a156:	4633      	mov	r3, r6
 800a158:	461e      	mov	r6, r3
 800a15a:	3b01      	subs	r3, #1
 800a15c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a160:	2a39      	cmp	r2, #57	@ 0x39
 800a162:	d052      	beq.n	800a20a <_dtoa_r+0xb12>
 800a164:	3201      	adds	r2, #1
 800a166:	701a      	strb	r2, [r3, #0]
 800a168:	e612      	b.n	8009d90 <_dtoa_r+0x698>
 800a16a:	2a00      	cmp	r2, #0
 800a16c:	dd07      	ble.n	800a17e <_dtoa_r+0xa86>
 800a16e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a172:	d0ed      	beq.n	800a150 <_dtoa_r+0xa58>
 800a174:	9a00      	ldr	r2, [sp, #0]
 800a176:	f108 0301 	add.w	r3, r8, #1
 800a17a:	7013      	strb	r3, [r2, #0]
 800a17c:	e608      	b.n	8009d90 <_dtoa_r+0x698>
 800a17e:	9b07      	ldr	r3, [sp, #28]
 800a180:	9a07      	ldr	r2, [sp, #28]
 800a182:	f803 8c01 	strb.w	r8, [r3, #-1]
 800a186:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a188:	4293      	cmp	r3, r2
 800a18a:	d028      	beq.n	800a1de <_dtoa_r+0xae6>
 800a18c:	4649      	mov	r1, r9
 800a18e:	2300      	movs	r3, #0
 800a190:	220a      	movs	r2, #10
 800a192:	4658      	mov	r0, fp
 800a194:	f000 f9d6 	bl	800a544 <__multadd>
 800a198:	42af      	cmp	r7, r5
 800a19a:	4681      	mov	r9, r0
 800a19c:	f04f 0300 	mov.w	r3, #0
 800a1a0:	f04f 020a 	mov.w	r2, #10
 800a1a4:	4639      	mov	r1, r7
 800a1a6:	4658      	mov	r0, fp
 800a1a8:	d107      	bne.n	800a1ba <_dtoa_r+0xac2>
 800a1aa:	f000 f9cb 	bl	800a544 <__multadd>
 800a1ae:	4607      	mov	r7, r0
 800a1b0:	4605      	mov	r5, r0
 800a1b2:	9b07      	ldr	r3, [sp, #28]
 800a1b4:	3301      	adds	r3, #1
 800a1b6:	9307      	str	r3, [sp, #28]
 800a1b8:	e774      	b.n	800a0a4 <_dtoa_r+0x9ac>
 800a1ba:	f000 f9c3 	bl	800a544 <__multadd>
 800a1be:	4629      	mov	r1, r5
 800a1c0:	4607      	mov	r7, r0
 800a1c2:	2300      	movs	r3, #0
 800a1c4:	220a      	movs	r2, #10
 800a1c6:	4658      	mov	r0, fp
 800a1c8:	f000 f9bc 	bl	800a544 <__multadd>
 800a1cc:	4605      	mov	r5, r0
 800a1ce:	e7f0      	b.n	800a1b2 <_dtoa_r+0xaba>
 800a1d0:	9b00      	ldr	r3, [sp, #0]
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	bfcc      	ite	gt
 800a1d6:	461e      	movgt	r6, r3
 800a1d8:	2601      	movle	r6, #1
 800a1da:	4456      	add	r6, sl
 800a1dc:	2700      	movs	r7, #0
 800a1de:	4649      	mov	r1, r9
 800a1e0:	2201      	movs	r2, #1
 800a1e2:	4658      	mov	r0, fp
 800a1e4:	f000 fb5a 	bl	800a89c <__lshift>
 800a1e8:	4621      	mov	r1, r4
 800a1ea:	4681      	mov	r9, r0
 800a1ec:	f000 fbc2 	bl	800a974 <__mcmp>
 800a1f0:	2800      	cmp	r0, #0
 800a1f2:	dcb0      	bgt.n	800a156 <_dtoa_r+0xa5e>
 800a1f4:	d102      	bne.n	800a1fc <_dtoa_r+0xb04>
 800a1f6:	f018 0f01 	tst.w	r8, #1
 800a1fa:	d1ac      	bne.n	800a156 <_dtoa_r+0xa5e>
 800a1fc:	4633      	mov	r3, r6
 800a1fe:	461e      	mov	r6, r3
 800a200:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a204:	2a30      	cmp	r2, #48	@ 0x30
 800a206:	d0fa      	beq.n	800a1fe <_dtoa_r+0xb06>
 800a208:	e5c2      	b.n	8009d90 <_dtoa_r+0x698>
 800a20a:	459a      	cmp	sl, r3
 800a20c:	d1a4      	bne.n	800a158 <_dtoa_r+0xa60>
 800a20e:	9b04      	ldr	r3, [sp, #16]
 800a210:	3301      	adds	r3, #1
 800a212:	9304      	str	r3, [sp, #16]
 800a214:	2331      	movs	r3, #49	@ 0x31
 800a216:	f88a 3000 	strb.w	r3, [sl]
 800a21a:	e5b9      	b.n	8009d90 <_dtoa_r+0x698>
 800a21c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a21e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800a27c <_dtoa_r+0xb84>
 800a222:	b11b      	cbz	r3, 800a22c <_dtoa_r+0xb34>
 800a224:	f10a 0308 	add.w	r3, sl, #8
 800a228:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800a22a:	6013      	str	r3, [r2, #0]
 800a22c:	4650      	mov	r0, sl
 800a22e:	b019      	add	sp, #100	@ 0x64
 800a230:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a234:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a236:	2b01      	cmp	r3, #1
 800a238:	f77f ae37 	ble.w	8009eaa <_dtoa_r+0x7b2>
 800a23c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a23e:	930a      	str	r3, [sp, #40]	@ 0x28
 800a240:	2001      	movs	r0, #1
 800a242:	e655      	b.n	8009ef0 <_dtoa_r+0x7f8>
 800a244:	9b00      	ldr	r3, [sp, #0]
 800a246:	2b00      	cmp	r3, #0
 800a248:	f77f aed6 	ble.w	8009ff8 <_dtoa_r+0x900>
 800a24c:	4656      	mov	r6, sl
 800a24e:	4621      	mov	r1, r4
 800a250:	4648      	mov	r0, r9
 800a252:	f7ff f9c8 	bl	80095e6 <quorem>
 800a256:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800a25a:	f806 8b01 	strb.w	r8, [r6], #1
 800a25e:	9b00      	ldr	r3, [sp, #0]
 800a260:	eba6 020a 	sub.w	r2, r6, sl
 800a264:	4293      	cmp	r3, r2
 800a266:	ddb3      	ble.n	800a1d0 <_dtoa_r+0xad8>
 800a268:	4649      	mov	r1, r9
 800a26a:	2300      	movs	r3, #0
 800a26c:	220a      	movs	r2, #10
 800a26e:	4658      	mov	r0, fp
 800a270:	f000 f968 	bl	800a544 <__multadd>
 800a274:	4681      	mov	r9, r0
 800a276:	e7ea      	b.n	800a24e <_dtoa_r+0xb56>
 800a278:	0800b7b4 	.word	0x0800b7b4
 800a27c:	0800b738 	.word	0x0800b738

0800a280 <_free_r>:
 800a280:	b538      	push	{r3, r4, r5, lr}
 800a282:	4605      	mov	r5, r0
 800a284:	2900      	cmp	r1, #0
 800a286:	d041      	beq.n	800a30c <_free_r+0x8c>
 800a288:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a28c:	1f0c      	subs	r4, r1, #4
 800a28e:	2b00      	cmp	r3, #0
 800a290:	bfb8      	it	lt
 800a292:	18e4      	addlt	r4, r4, r3
 800a294:	f000 f8e8 	bl	800a468 <__malloc_lock>
 800a298:	4a1d      	ldr	r2, [pc, #116]	@ (800a310 <_free_r+0x90>)
 800a29a:	6813      	ldr	r3, [r2, #0]
 800a29c:	b933      	cbnz	r3, 800a2ac <_free_r+0x2c>
 800a29e:	6063      	str	r3, [r4, #4]
 800a2a0:	6014      	str	r4, [r2, #0]
 800a2a2:	4628      	mov	r0, r5
 800a2a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a2a8:	f000 b8e4 	b.w	800a474 <__malloc_unlock>
 800a2ac:	42a3      	cmp	r3, r4
 800a2ae:	d908      	bls.n	800a2c2 <_free_r+0x42>
 800a2b0:	6820      	ldr	r0, [r4, #0]
 800a2b2:	1821      	adds	r1, r4, r0
 800a2b4:	428b      	cmp	r3, r1
 800a2b6:	bf01      	itttt	eq
 800a2b8:	6819      	ldreq	r1, [r3, #0]
 800a2ba:	685b      	ldreq	r3, [r3, #4]
 800a2bc:	1809      	addeq	r1, r1, r0
 800a2be:	6021      	streq	r1, [r4, #0]
 800a2c0:	e7ed      	b.n	800a29e <_free_r+0x1e>
 800a2c2:	461a      	mov	r2, r3
 800a2c4:	685b      	ldr	r3, [r3, #4]
 800a2c6:	b10b      	cbz	r3, 800a2cc <_free_r+0x4c>
 800a2c8:	42a3      	cmp	r3, r4
 800a2ca:	d9fa      	bls.n	800a2c2 <_free_r+0x42>
 800a2cc:	6811      	ldr	r1, [r2, #0]
 800a2ce:	1850      	adds	r0, r2, r1
 800a2d0:	42a0      	cmp	r0, r4
 800a2d2:	d10b      	bne.n	800a2ec <_free_r+0x6c>
 800a2d4:	6820      	ldr	r0, [r4, #0]
 800a2d6:	4401      	add	r1, r0
 800a2d8:	1850      	adds	r0, r2, r1
 800a2da:	4283      	cmp	r3, r0
 800a2dc:	6011      	str	r1, [r2, #0]
 800a2de:	d1e0      	bne.n	800a2a2 <_free_r+0x22>
 800a2e0:	6818      	ldr	r0, [r3, #0]
 800a2e2:	685b      	ldr	r3, [r3, #4]
 800a2e4:	6053      	str	r3, [r2, #4]
 800a2e6:	4408      	add	r0, r1
 800a2e8:	6010      	str	r0, [r2, #0]
 800a2ea:	e7da      	b.n	800a2a2 <_free_r+0x22>
 800a2ec:	d902      	bls.n	800a2f4 <_free_r+0x74>
 800a2ee:	230c      	movs	r3, #12
 800a2f0:	602b      	str	r3, [r5, #0]
 800a2f2:	e7d6      	b.n	800a2a2 <_free_r+0x22>
 800a2f4:	6820      	ldr	r0, [r4, #0]
 800a2f6:	1821      	adds	r1, r4, r0
 800a2f8:	428b      	cmp	r3, r1
 800a2fa:	bf04      	itt	eq
 800a2fc:	6819      	ldreq	r1, [r3, #0]
 800a2fe:	685b      	ldreq	r3, [r3, #4]
 800a300:	6063      	str	r3, [r4, #4]
 800a302:	bf04      	itt	eq
 800a304:	1809      	addeq	r1, r1, r0
 800a306:	6021      	streq	r1, [r4, #0]
 800a308:	6054      	str	r4, [r2, #4]
 800a30a:	e7ca      	b.n	800a2a2 <_free_r+0x22>
 800a30c:	bd38      	pop	{r3, r4, r5, pc}
 800a30e:	bf00      	nop
 800a310:	200020a4 	.word	0x200020a4

0800a314 <malloc>:
 800a314:	4b02      	ldr	r3, [pc, #8]	@ (800a320 <malloc+0xc>)
 800a316:	4601      	mov	r1, r0
 800a318:	6818      	ldr	r0, [r3, #0]
 800a31a:	f000 b825 	b.w	800a368 <_malloc_r>
 800a31e:	bf00      	nop
 800a320:	20000108 	.word	0x20000108

0800a324 <sbrk_aligned>:
 800a324:	b570      	push	{r4, r5, r6, lr}
 800a326:	4e0f      	ldr	r6, [pc, #60]	@ (800a364 <sbrk_aligned+0x40>)
 800a328:	460c      	mov	r4, r1
 800a32a:	6831      	ldr	r1, [r6, #0]
 800a32c:	4605      	mov	r5, r0
 800a32e:	b911      	cbnz	r1, 800a336 <sbrk_aligned+0x12>
 800a330:	f000 fe46 	bl	800afc0 <_sbrk_r>
 800a334:	6030      	str	r0, [r6, #0]
 800a336:	4621      	mov	r1, r4
 800a338:	4628      	mov	r0, r5
 800a33a:	f000 fe41 	bl	800afc0 <_sbrk_r>
 800a33e:	1c43      	adds	r3, r0, #1
 800a340:	d103      	bne.n	800a34a <sbrk_aligned+0x26>
 800a342:	f04f 34ff 	mov.w	r4, #4294967295
 800a346:	4620      	mov	r0, r4
 800a348:	bd70      	pop	{r4, r5, r6, pc}
 800a34a:	1cc4      	adds	r4, r0, #3
 800a34c:	f024 0403 	bic.w	r4, r4, #3
 800a350:	42a0      	cmp	r0, r4
 800a352:	d0f8      	beq.n	800a346 <sbrk_aligned+0x22>
 800a354:	1a21      	subs	r1, r4, r0
 800a356:	4628      	mov	r0, r5
 800a358:	f000 fe32 	bl	800afc0 <_sbrk_r>
 800a35c:	3001      	adds	r0, #1
 800a35e:	d1f2      	bne.n	800a346 <sbrk_aligned+0x22>
 800a360:	e7ef      	b.n	800a342 <sbrk_aligned+0x1e>
 800a362:	bf00      	nop
 800a364:	200020a0 	.word	0x200020a0

0800a368 <_malloc_r>:
 800a368:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a36c:	1ccd      	adds	r5, r1, #3
 800a36e:	f025 0503 	bic.w	r5, r5, #3
 800a372:	3508      	adds	r5, #8
 800a374:	2d0c      	cmp	r5, #12
 800a376:	bf38      	it	cc
 800a378:	250c      	movcc	r5, #12
 800a37a:	2d00      	cmp	r5, #0
 800a37c:	4606      	mov	r6, r0
 800a37e:	db01      	blt.n	800a384 <_malloc_r+0x1c>
 800a380:	42a9      	cmp	r1, r5
 800a382:	d904      	bls.n	800a38e <_malloc_r+0x26>
 800a384:	230c      	movs	r3, #12
 800a386:	6033      	str	r3, [r6, #0]
 800a388:	2000      	movs	r0, #0
 800a38a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a38e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a464 <_malloc_r+0xfc>
 800a392:	f000 f869 	bl	800a468 <__malloc_lock>
 800a396:	f8d8 3000 	ldr.w	r3, [r8]
 800a39a:	461c      	mov	r4, r3
 800a39c:	bb44      	cbnz	r4, 800a3f0 <_malloc_r+0x88>
 800a39e:	4629      	mov	r1, r5
 800a3a0:	4630      	mov	r0, r6
 800a3a2:	f7ff ffbf 	bl	800a324 <sbrk_aligned>
 800a3a6:	1c43      	adds	r3, r0, #1
 800a3a8:	4604      	mov	r4, r0
 800a3aa:	d158      	bne.n	800a45e <_malloc_r+0xf6>
 800a3ac:	f8d8 4000 	ldr.w	r4, [r8]
 800a3b0:	4627      	mov	r7, r4
 800a3b2:	2f00      	cmp	r7, #0
 800a3b4:	d143      	bne.n	800a43e <_malloc_r+0xd6>
 800a3b6:	2c00      	cmp	r4, #0
 800a3b8:	d04b      	beq.n	800a452 <_malloc_r+0xea>
 800a3ba:	6823      	ldr	r3, [r4, #0]
 800a3bc:	4639      	mov	r1, r7
 800a3be:	4630      	mov	r0, r6
 800a3c0:	eb04 0903 	add.w	r9, r4, r3
 800a3c4:	f000 fdfc 	bl	800afc0 <_sbrk_r>
 800a3c8:	4581      	cmp	r9, r0
 800a3ca:	d142      	bne.n	800a452 <_malloc_r+0xea>
 800a3cc:	6821      	ldr	r1, [r4, #0]
 800a3ce:	1a6d      	subs	r5, r5, r1
 800a3d0:	4629      	mov	r1, r5
 800a3d2:	4630      	mov	r0, r6
 800a3d4:	f7ff ffa6 	bl	800a324 <sbrk_aligned>
 800a3d8:	3001      	adds	r0, #1
 800a3da:	d03a      	beq.n	800a452 <_malloc_r+0xea>
 800a3dc:	6823      	ldr	r3, [r4, #0]
 800a3de:	442b      	add	r3, r5
 800a3e0:	6023      	str	r3, [r4, #0]
 800a3e2:	f8d8 3000 	ldr.w	r3, [r8]
 800a3e6:	685a      	ldr	r2, [r3, #4]
 800a3e8:	bb62      	cbnz	r2, 800a444 <_malloc_r+0xdc>
 800a3ea:	f8c8 7000 	str.w	r7, [r8]
 800a3ee:	e00f      	b.n	800a410 <_malloc_r+0xa8>
 800a3f0:	6822      	ldr	r2, [r4, #0]
 800a3f2:	1b52      	subs	r2, r2, r5
 800a3f4:	d420      	bmi.n	800a438 <_malloc_r+0xd0>
 800a3f6:	2a0b      	cmp	r2, #11
 800a3f8:	d917      	bls.n	800a42a <_malloc_r+0xc2>
 800a3fa:	1961      	adds	r1, r4, r5
 800a3fc:	42a3      	cmp	r3, r4
 800a3fe:	6025      	str	r5, [r4, #0]
 800a400:	bf18      	it	ne
 800a402:	6059      	strne	r1, [r3, #4]
 800a404:	6863      	ldr	r3, [r4, #4]
 800a406:	bf08      	it	eq
 800a408:	f8c8 1000 	streq.w	r1, [r8]
 800a40c:	5162      	str	r2, [r4, r5]
 800a40e:	604b      	str	r3, [r1, #4]
 800a410:	4630      	mov	r0, r6
 800a412:	f000 f82f 	bl	800a474 <__malloc_unlock>
 800a416:	f104 000b 	add.w	r0, r4, #11
 800a41a:	1d23      	adds	r3, r4, #4
 800a41c:	f020 0007 	bic.w	r0, r0, #7
 800a420:	1ac2      	subs	r2, r0, r3
 800a422:	bf1c      	itt	ne
 800a424:	1a1b      	subne	r3, r3, r0
 800a426:	50a3      	strne	r3, [r4, r2]
 800a428:	e7af      	b.n	800a38a <_malloc_r+0x22>
 800a42a:	6862      	ldr	r2, [r4, #4]
 800a42c:	42a3      	cmp	r3, r4
 800a42e:	bf0c      	ite	eq
 800a430:	f8c8 2000 	streq.w	r2, [r8]
 800a434:	605a      	strne	r2, [r3, #4]
 800a436:	e7eb      	b.n	800a410 <_malloc_r+0xa8>
 800a438:	4623      	mov	r3, r4
 800a43a:	6864      	ldr	r4, [r4, #4]
 800a43c:	e7ae      	b.n	800a39c <_malloc_r+0x34>
 800a43e:	463c      	mov	r4, r7
 800a440:	687f      	ldr	r7, [r7, #4]
 800a442:	e7b6      	b.n	800a3b2 <_malloc_r+0x4a>
 800a444:	461a      	mov	r2, r3
 800a446:	685b      	ldr	r3, [r3, #4]
 800a448:	42a3      	cmp	r3, r4
 800a44a:	d1fb      	bne.n	800a444 <_malloc_r+0xdc>
 800a44c:	2300      	movs	r3, #0
 800a44e:	6053      	str	r3, [r2, #4]
 800a450:	e7de      	b.n	800a410 <_malloc_r+0xa8>
 800a452:	230c      	movs	r3, #12
 800a454:	6033      	str	r3, [r6, #0]
 800a456:	4630      	mov	r0, r6
 800a458:	f000 f80c 	bl	800a474 <__malloc_unlock>
 800a45c:	e794      	b.n	800a388 <_malloc_r+0x20>
 800a45e:	6005      	str	r5, [r0, #0]
 800a460:	e7d6      	b.n	800a410 <_malloc_r+0xa8>
 800a462:	bf00      	nop
 800a464:	200020a4 	.word	0x200020a4

0800a468 <__malloc_lock>:
 800a468:	4801      	ldr	r0, [pc, #4]	@ (800a470 <__malloc_lock+0x8>)
 800a46a:	f7ff b8ba 	b.w	80095e2 <__retarget_lock_acquire_recursive>
 800a46e:	bf00      	nop
 800a470:	2000209c 	.word	0x2000209c

0800a474 <__malloc_unlock>:
 800a474:	4801      	ldr	r0, [pc, #4]	@ (800a47c <__malloc_unlock+0x8>)
 800a476:	f7ff b8b5 	b.w	80095e4 <__retarget_lock_release_recursive>
 800a47a:	bf00      	nop
 800a47c:	2000209c 	.word	0x2000209c

0800a480 <_Balloc>:
 800a480:	b570      	push	{r4, r5, r6, lr}
 800a482:	69c6      	ldr	r6, [r0, #28]
 800a484:	4604      	mov	r4, r0
 800a486:	460d      	mov	r5, r1
 800a488:	b976      	cbnz	r6, 800a4a8 <_Balloc+0x28>
 800a48a:	2010      	movs	r0, #16
 800a48c:	f7ff ff42 	bl	800a314 <malloc>
 800a490:	4602      	mov	r2, r0
 800a492:	61e0      	str	r0, [r4, #28]
 800a494:	b920      	cbnz	r0, 800a4a0 <_Balloc+0x20>
 800a496:	4b18      	ldr	r3, [pc, #96]	@ (800a4f8 <_Balloc+0x78>)
 800a498:	4818      	ldr	r0, [pc, #96]	@ (800a4fc <_Balloc+0x7c>)
 800a49a:	216b      	movs	r1, #107	@ 0x6b
 800a49c:	f000 fdae 	bl	800affc <__assert_func>
 800a4a0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a4a4:	6006      	str	r6, [r0, #0]
 800a4a6:	60c6      	str	r6, [r0, #12]
 800a4a8:	69e6      	ldr	r6, [r4, #28]
 800a4aa:	68f3      	ldr	r3, [r6, #12]
 800a4ac:	b183      	cbz	r3, 800a4d0 <_Balloc+0x50>
 800a4ae:	69e3      	ldr	r3, [r4, #28]
 800a4b0:	68db      	ldr	r3, [r3, #12]
 800a4b2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a4b6:	b9b8      	cbnz	r0, 800a4e8 <_Balloc+0x68>
 800a4b8:	2101      	movs	r1, #1
 800a4ba:	fa01 f605 	lsl.w	r6, r1, r5
 800a4be:	1d72      	adds	r2, r6, #5
 800a4c0:	0092      	lsls	r2, r2, #2
 800a4c2:	4620      	mov	r0, r4
 800a4c4:	f000 fdb8 	bl	800b038 <_calloc_r>
 800a4c8:	b160      	cbz	r0, 800a4e4 <_Balloc+0x64>
 800a4ca:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a4ce:	e00e      	b.n	800a4ee <_Balloc+0x6e>
 800a4d0:	2221      	movs	r2, #33	@ 0x21
 800a4d2:	2104      	movs	r1, #4
 800a4d4:	4620      	mov	r0, r4
 800a4d6:	f000 fdaf 	bl	800b038 <_calloc_r>
 800a4da:	69e3      	ldr	r3, [r4, #28]
 800a4dc:	60f0      	str	r0, [r6, #12]
 800a4de:	68db      	ldr	r3, [r3, #12]
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	d1e4      	bne.n	800a4ae <_Balloc+0x2e>
 800a4e4:	2000      	movs	r0, #0
 800a4e6:	bd70      	pop	{r4, r5, r6, pc}
 800a4e8:	6802      	ldr	r2, [r0, #0]
 800a4ea:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a4ee:	2300      	movs	r3, #0
 800a4f0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a4f4:	e7f7      	b.n	800a4e6 <_Balloc+0x66>
 800a4f6:	bf00      	nop
 800a4f8:	0800b745 	.word	0x0800b745
 800a4fc:	0800b7c5 	.word	0x0800b7c5

0800a500 <_Bfree>:
 800a500:	b570      	push	{r4, r5, r6, lr}
 800a502:	69c6      	ldr	r6, [r0, #28]
 800a504:	4605      	mov	r5, r0
 800a506:	460c      	mov	r4, r1
 800a508:	b976      	cbnz	r6, 800a528 <_Bfree+0x28>
 800a50a:	2010      	movs	r0, #16
 800a50c:	f7ff ff02 	bl	800a314 <malloc>
 800a510:	4602      	mov	r2, r0
 800a512:	61e8      	str	r0, [r5, #28]
 800a514:	b920      	cbnz	r0, 800a520 <_Bfree+0x20>
 800a516:	4b09      	ldr	r3, [pc, #36]	@ (800a53c <_Bfree+0x3c>)
 800a518:	4809      	ldr	r0, [pc, #36]	@ (800a540 <_Bfree+0x40>)
 800a51a:	218f      	movs	r1, #143	@ 0x8f
 800a51c:	f000 fd6e 	bl	800affc <__assert_func>
 800a520:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a524:	6006      	str	r6, [r0, #0]
 800a526:	60c6      	str	r6, [r0, #12]
 800a528:	b13c      	cbz	r4, 800a53a <_Bfree+0x3a>
 800a52a:	69eb      	ldr	r3, [r5, #28]
 800a52c:	6862      	ldr	r2, [r4, #4]
 800a52e:	68db      	ldr	r3, [r3, #12]
 800a530:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a534:	6021      	str	r1, [r4, #0]
 800a536:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a53a:	bd70      	pop	{r4, r5, r6, pc}
 800a53c:	0800b745 	.word	0x0800b745
 800a540:	0800b7c5 	.word	0x0800b7c5

0800a544 <__multadd>:
 800a544:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a548:	690d      	ldr	r5, [r1, #16]
 800a54a:	4607      	mov	r7, r0
 800a54c:	460c      	mov	r4, r1
 800a54e:	461e      	mov	r6, r3
 800a550:	f101 0c14 	add.w	ip, r1, #20
 800a554:	2000      	movs	r0, #0
 800a556:	f8dc 3000 	ldr.w	r3, [ip]
 800a55a:	b299      	uxth	r1, r3
 800a55c:	fb02 6101 	mla	r1, r2, r1, r6
 800a560:	0c1e      	lsrs	r6, r3, #16
 800a562:	0c0b      	lsrs	r3, r1, #16
 800a564:	fb02 3306 	mla	r3, r2, r6, r3
 800a568:	b289      	uxth	r1, r1
 800a56a:	3001      	adds	r0, #1
 800a56c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a570:	4285      	cmp	r5, r0
 800a572:	f84c 1b04 	str.w	r1, [ip], #4
 800a576:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a57a:	dcec      	bgt.n	800a556 <__multadd+0x12>
 800a57c:	b30e      	cbz	r6, 800a5c2 <__multadd+0x7e>
 800a57e:	68a3      	ldr	r3, [r4, #8]
 800a580:	42ab      	cmp	r3, r5
 800a582:	dc19      	bgt.n	800a5b8 <__multadd+0x74>
 800a584:	6861      	ldr	r1, [r4, #4]
 800a586:	4638      	mov	r0, r7
 800a588:	3101      	adds	r1, #1
 800a58a:	f7ff ff79 	bl	800a480 <_Balloc>
 800a58e:	4680      	mov	r8, r0
 800a590:	b928      	cbnz	r0, 800a59e <__multadd+0x5a>
 800a592:	4602      	mov	r2, r0
 800a594:	4b0c      	ldr	r3, [pc, #48]	@ (800a5c8 <__multadd+0x84>)
 800a596:	480d      	ldr	r0, [pc, #52]	@ (800a5cc <__multadd+0x88>)
 800a598:	21ba      	movs	r1, #186	@ 0xba
 800a59a:	f000 fd2f 	bl	800affc <__assert_func>
 800a59e:	6922      	ldr	r2, [r4, #16]
 800a5a0:	3202      	adds	r2, #2
 800a5a2:	f104 010c 	add.w	r1, r4, #12
 800a5a6:	0092      	lsls	r2, r2, #2
 800a5a8:	300c      	adds	r0, #12
 800a5aa:	f000 fd19 	bl	800afe0 <memcpy>
 800a5ae:	4621      	mov	r1, r4
 800a5b0:	4638      	mov	r0, r7
 800a5b2:	f7ff ffa5 	bl	800a500 <_Bfree>
 800a5b6:	4644      	mov	r4, r8
 800a5b8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a5bc:	3501      	adds	r5, #1
 800a5be:	615e      	str	r6, [r3, #20]
 800a5c0:	6125      	str	r5, [r4, #16]
 800a5c2:	4620      	mov	r0, r4
 800a5c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a5c8:	0800b7b4 	.word	0x0800b7b4
 800a5cc:	0800b7c5 	.word	0x0800b7c5

0800a5d0 <__hi0bits>:
 800a5d0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a5d4:	4603      	mov	r3, r0
 800a5d6:	bf36      	itet	cc
 800a5d8:	0403      	lslcc	r3, r0, #16
 800a5da:	2000      	movcs	r0, #0
 800a5dc:	2010      	movcc	r0, #16
 800a5de:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a5e2:	bf3c      	itt	cc
 800a5e4:	021b      	lslcc	r3, r3, #8
 800a5e6:	3008      	addcc	r0, #8
 800a5e8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a5ec:	bf3c      	itt	cc
 800a5ee:	011b      	lslcc	r3, r3, #4
 800a5f0:	3004      	addcc	r0, #4
 800a5f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a5f6:	bf3c      	itt	cc
 800a5f8:	009b      	lslcc	r3, r3, #2
 800a5fa:	3002      	addcc	r0, #2
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	db05      	blt.n	800a60c <__hi0bits+0x3c>
 800a600:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a604:	f100 0001 	add.w	r0, r0, #1
 800a608:	bf08      	it	eq
 800a60a:	2020      	moveq	r0, #32
 800a60c:	4770      	bx	lr

0800a60e <__lo0bits>:
 800a60e:	6803      	ldr	r3, [r0, #0]
 800a610:	4602      	mov	r2, r0
 800a612:	f013 0007 	ands.w	r0, r3, #7
 800a616:	d00b      	beq.n	800a630 <__lo0bits+0x22>
 800a618:	07d9      	lsls	r1, r3, #31
 800a61a:	d421      	bmi.n	800a660 <__lo0bits+0x52>
 800a61c:	0798      	lsls	r0, r3, #30
 800a61e:	bf49      	itett	mi
 800a620:	085b      	lsrmi	r3, r3, #1
 800a622:	089b      	lsrpl	r3, r3, #2
 800a624:	2001      	movmi	r0, #1
 800a626:	6013      	strmi	r3, [r2, #0]
 800a628:	bf5c      	itt	pl
 800a62a:	6013      	strpl	r3, [r2, #0]
 800a62c:	2002      	movpl	r0, #2
 800a62e:	4770      	bx	lr
 800a630:	b299      	uxth	r1, r3
 800a632:	b909      	cbnz	r1, 800a638 <__lo0bits+0x2a>
 800a634:	0c1b      	lsrs	r3, r3, #16
 800a636:	2010      	movs	r0, #16
 800a638:	b2d9      	uxtb	r1, r3
 800a63a:	b909      	cbnz	r1, 800a640 <__lo0bits+0x32>
 800a63c:	3008      	adds	r0, #8
 800a63e:	0a1b      	lsrs	r3, r3, #8
 800a640:	0719      	lsls	r1, r3, #28
 800a642:	bf04      	itt	eq
 800a644:	091b      	lsreq	r3, r3, #4
 800a646:	3004      	addeq	r0, #4
 800a648:	0799      	lsls	r1, r3, #30
 800a64a:	bf04      	itt	eq
 800a64c:	089b      	lsreq	r3, r3, #2
 800a64e:	3002      	addeq	r0, #2
 800a650:	07d9      	lsls	r1, r3, #31
 800a652:	d403      	bmi.n	800a65c <__lo0bits+0x4e>
 800a654:	085b      	lsrs	r3, r3, #1
 800a656:	f100 0001 	add.w	r0, r0, #1
 800a65a:	d003      	beq.n	800a664 <__lo0bits+0x56>
 800a65c:	6013      	str	r3, [r2, #0]
 800a65e:	4770      	bx	lr
 800a660:	2000      	movs	r0, #0
 800a662:	4770      	bx	lr
 800a664:	2020      	movs	r0, #32
 800a666:	4770      	bx	lr

0800a668 <__i2b>:
 800a668:	b510      	push	{r4, lr}
 800a66a:	460c      	mov	r4, r1
 800a66c:	2101      	movs	r1, #1
 800a66e:	f7ff ff07 	bl	800a480 <_Balloc>
 800a672:	4602      	mov	r2, r0
 800a674:	b928      	cbnz	r0, 800a682 <__i2b+0x1a>
 800a676:	4b05      	ldr	r3, [pc, #20]	@ (800a68c <__i2b+0x24>)
 800a678:	4805      	ldr	r0, [pc, #20]	@ (800a690 <__i2b+0x28>)
 800a67a:	f240 1145 	movw	r1, #325	@ 0x145
 800a67e:	f000 fcbd 	bl	800affc <__assert_func>
 800a682:	2301      	movs	r3, #1
 800a684:	6144      	str	r4, [r0, #20]
 800a686:	6103      	str	r3, [r0, #16]
 800a688:	bd10      	pop	{r4, pc}
 800a68a:	bf00      	nop
 800a68c:	0800b7b4 	.word	0x0800b7b4
 800a690:	0800b7c5 	.word	0x0800b7c5

0800a694 <__multiply>:
 800a694:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a698:	4614      	mov	r4, r2
 800a69a:	690a      	ldr	r2, [r1, #16]
 800a69c:	6923      	ldr	r3, [r4, #16]
 800a69e:	429a      	cmp	r2, r3
 800a6a0:	bfa8      	it	ge
 800a6a2:	4623      	movge	r3, r4
 800a6a4:	460f      	mov	r7, r1
 800a6a6:	bfa4      	itt	ge
 800a6a8:	460c      	movge	r4, r1
 800a6aa:	461f      	movge	r7, r3
 800a6ac:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800a6b0:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800a6b4:	68a3      	ldr	r3, [r4, #8]
 800a6b6:	6861      	ldr	r1, [r4, #4]
 800a6b8:	eb0a 0609 	add.w	r6, sl, r9
 800a6bc:	42b3      	cmp	r3, r6
 800a6be:	b085      	sub	sp, #20
 800a6c0:	bfb8      	it	lt
 800a6c2:	3101      	addlt	r1, #1
 800a6c4:	f7ff fedc 	bl	800a480 <_Balloc>
 800a6c8:	b930      	cbnz	r0, 800a6d8 <__multiply+0x44>
 800a6ca:	4602      	mov	r2, r0
 800a6cc:	4b44      	ldr	r3, [pc, #272]	@ (800a7e0 <__multiply+0x14c>)
 800a6ce:	4845      	ldr	r0, [pc, #276]	@ (800a7e4 <__multiply+0x150>)
 800a6d0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a6d4:	f000 fc92 	bl	800affc <__assert_func>
 800a6d8:	f100 0514 	add.w	r5, r0, #20
 800a6dc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a6e0:	462b      	mov	r3, r5
 800a6e2:	2200      	movs	r2, #0
 800a6e4:	4543      	cmp	r3, r8
 800a6e6:	d321      	bcc.n	800a72c <__multiply+0x98>
 800a6e8:	f107 0114 	add.w	r1, r7, #20
 800a6ec:	f104 0214 	add.w	r2, r4, #20
 800a6f0:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800a6f4:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800a6f8:	9302      	str	r3, [sp, #8]
 800a6fa:	1b13      	subs	r3, r2, r4
 800a6fc:	3b15      	subs	r3, #21
 800a6fe:	f023 0303 	bic.w	r3, r3, #3
 800a702:	3304      	adds	r3, #4
 800a704:	f104 0715 	add.w	r7, r4, #21
 800a708:	42ba      	cmp	r2, r7
 800a70a:	bf38      	it	cc
 800a70c:	2304      	movcc	r3, #4
 800a70e:	9301      	str	r3, [sp, #4]
 800a710:	9b02      	ldr	r3, [sp, #8]
 800a712:	9103      	str	r1, [sp, #12]
 800a714:	428b      	cmp	r3, r1
 800a716:	d80c      	bhi.n	800a732 <__multiply+0x9e>
 800a718:	2e00      	cmp	r6, #0
 800a71a:	dd03      	ble.n	800a724 <__multiply+0x90>
 800a71c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a720:	2b00      	cmp	r3, #0
 800a722:	d05b      	beq.n	800a7dc <__multiply+0x148>
 800a724:	6106      	str	r6, [r0, #16]
 800a726:	b005      	add	sp, #20
 800a728:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a72c:	f843 2b04 	str.w	r2, [r3], #4
 800a730:	e7d8      	b.n	800a6e4 <__multiply+0x50>
 800a732:	f8b1 a000 	ldrh.w	sl, [r1]
 800a736:	f1ba 0f00 	cmp.w	sl, #0
 800a73a:	d024      	beq.n	800a786 <__multiply+0xf2>
 800a73c:	f104 0e14 	add.w	lr, r4, #20
 800a740:	46a9      	mov	r9, r5
 800a742:	f04f 0c00 	mov.w	ip, #0
 800a746:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a74a:	f8d9 3000 	ldr.w	r3, [r9]
 800a74e:	fa1f fb87 	uxth.w	fp, r7
 800a752:	b29b      	uxth	r3, r3
 800a754:	fb0a 330b 	mla	r3, sl, fp, r3
 800a758:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800a75c:	f8d9 7000 	ldr.w	r7, [r9]
 800a760:	4463      	add	r3, ip
 800a762:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800a766:	fb0a c70b 	mla	r7, sl, fp, ip
 800a76a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800a76e:	b29b      	uxth	r3, r3
 800a770:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800a774:	4572      	cmp	r2, lr
 800a776:	f849 3b04 	str.w	r3, [r9], #4
 800a77a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800a77e:	d8e2      	bhi.n	800a746 <__multiply+0xb2>
 800a780:	9b01      	ldr	r3, [sp, #4]
 800a782:	f845 c003 	str.w	ip, [r5, r3]
 800a786:	9b03      	ldr	r3, [sp, #12]
 800a788:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a78c:	3104      	adds	r1, #4
 800a78e:	f1b9 0f00 	cmp.w	r9, #0
 800a792:	d021      	beq.n	800a7d8 <__multiply+0x144>
 800a794:	682b      	ldr	r3, [r5, #0]
 800a796:	f104 0c14 	add.w	ip, r4, #20
 800a79a:	46ae      	mov	lr, r5
 800a79c:	f04f 0a00 	mov.w	sl, #0
 800a7a0:	f8bc b000 	ldrh.w	fp, [ip]
 800a7a4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800a7a8:	fb09 770b 	mla	r7, r9, fp, r7
 800a7ac:	4457      	add	r7, sl
 800a7ae:	b29b      	uxth	r3, r3
 800a7b0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800a7b4:	f84e 3b04 	str.w	r3, [lr], #4
 800a7b8:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a7bc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a7c0:	f8be 3000 	ldrh.w	r3, [lr]
 800a7c4:	fb09 330a 	mla	r3, r9, sl, r3
 800a7c8:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800a7cc:	4562      	cmp	r2, ip
 800a7ce:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a7d2:	d8e5      	bhi.n	800a7a0 <__multiply+0x10c>
 800a7d4:	9f01      	ldr	r7, [sp, #4]
 800a7d6:	51eb      	str	r3, [r5, r7]
 800a7d8:	3504      	adds	r5, #4
 800a7da:	e799      	b.n	800a710 <__multiply+0x7c>
 800a7dc:	3e01      	subs	r6, #1
 800a7de:	e79b      	b.n	800a718 <__multiply+0x84>
 800a7e0:	0800b7b4 	.word	0x0800b7b4
 800a7e4:	0800b7c5 	.word	0x0800b7c5

0800a7e8 <__pow5mult>:
 800a7e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a7ec:	4615      	mov	r5, r2
 800a7ee:	f012 0203 	ands.w	r2, r2, #3
 800a7f2:	4607      	mov	r7, r0
 800a7f4:	460e      	mov	r6, r1
 800a7f6:	d007      	beq.n	800a808 <__pow5mult+0x20>
 800a7f8:	4c25      	ldr	r4, [pc, #148]	@ (800a890 <__pow5mult+0xa8>)
 800a7fa:	3a01      	subs	r2, #1
 800a7fc:	2300      	movs	r3, #0
 800a7fe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a802:	f7ff fe9f 	bl	800a544 <__multadd>
 800a806:	4606      	mov	r6, r0
 800a808:	10ad      	asrs	r5, r5, #2
 800a80a:	d03d      	beq.n	800a888 <__pow5mult+0xa0>
 800a80c:	69fc      	ldr	r4, [r7, #28]
 800a80e:	b97c      	cbnz	r4, 800a830 <__pow5mult+0x48>
 800a810:	2010      	movs	r0, #16
 800a812:	f7ff fd7f 	bl	800a314 <malloc>
 800a816:	4602      	mov	r2, r0
 800a818:	61f8      	str	r0, [r7, #28]
 800a81a:	b928      	cbnz	r0, 800a828 <__pow5mult+0x40>
 800a81c:	4b1d      	ldr	r3, [pc, #116]	@ (800a894 <__pow5mult+0xac>)
 800a81e:	481e      	ldr	r0, [pc, #120]	@ (800a898 <__pow5mult+0xb0>)
 800a820:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a824:	f000 fbea 	bl	800affc <__assert_func>
 800a828:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a82c:	6004      	str	r4, [r0, #0]
 800a82e:	60c4      	str	r4, [r0, #12]
 800a830:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a834:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a838:	b94c      	cbnz	r4, 800a84e <__pow5mult+0x66>
 800a83a:	f240 2171 	movw	r1, #625	@ 0x271
 800a83e:	4638      	mov	r0, r7
 800a840:	f7ff ff12 	bl	800a668 <__i2b>
 800a844:	2300      	movs	r3, #0
 800a846:	f8c8 0008 	str.w	r0, [r8, #8]
 800a84a:	4604      	mov	r4, r0
 800a84c:	6003      	str	r3, [r0, #0]
 800a84e:	f04f 0900 	mov.w	r9, #0
 800a852:	07eb      	lsls	r3, r5, #31
 800a854:	d50a      	bpl.n	800a86c <__pow5mult+0x84>
 800a856:	4631      	mov	r1, r6
 800a858:	4622      	mov	r2, r4
 800a85a:	4638      	mov	r0, r7
 800a85c:	f7ff ff1a 	bl	800a694 <__multiply>
 800a860:	4631      	mov	r1, r6
 800a862:	4680      	mov	r8, r0
 800a864:	4638      	mov	r0, r7
 800a866:	f7ff fe4b 	bl	800a500 <_Bfree>
 800a86a:	4646      	mov	r6, r8
 800a86c:	106d      	asrs	r5, r5, #1
 800a86e:	d00b      	beq.n	800a888 <__pow5mult+0xa0>
 800a870:	6820      	ldr	r0, [r4, #0]
 800a872:	b938      	cbnz	r0, 800a884 <__pow5mult+0x9c>
 800a874:	4622      	mov	r2, r4
 800a876:	4621      	mov	r1, r4
 800a878:	4638      	mov	r0, r7
 800a87a:	f7ff ff0b 	bl	800a694 <__multiply>
 800a87e:	6020      	str	r0, [r4, #0]
 800a880:	f8c0 9000 	str.w	r9, [r0]
 800a884:	4604      	mov	r4, r0
 800a886:	e7e4      	b.n	800a852 <__pow5mult+0x6a>
 800a888:	4630      	mov	r0, r6
 800a88a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a88e:	bf00      	nop
 800a890:	0800b820 	.word	0x0800b820
 800a894:	0800b745 	.word	0x0800b745
 800a898:	0800b7c5 	.word	0x0800b7c5

0800a89c <__lshift>:
 800a89c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a8a0:	460c      	mov	r4, r1
 800a8a2:	6849      	ldr	r1, [r1, #4]
 800a8a4:	6923      	ldr	r3, [r4, #16]
 800a8a6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a8aa:	68a3      	ldr	r3, [r4, #8]
 800a8ac:	4607      	mov	r7, r0
 800a8ae:	4691      	mov	r9, r2
 800a8b0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a8b4:	f108 0601 	add.w	r6, r8, #1
 800a8b8:	42b3      	cmp	r3, r6
 800a8ba:	db0b      	blt.n	800a8d4 <__lshift+0x38>
 800a8bc:	4638      	mov	r0, r7
 800a8be:	f7ff fddf 	bl	800a480 <_Balloc>
 800a8c2:	4605      	mov	r5, r0
 800a8c4:	b948      	cbnz	r0, 800a8da <__lshift+0x3e>
 800a8c6:	4602      	mov	r2, r0
 800a8c8:	4b28      	ldr	r3, [pc, #160]	@ (800a96c <__lshift+0xd0>)
 800a8ca:	4829      	ldr	r0, [pc, #164]	@ (800a970 <__lshift+0xd4>)
 800a8cc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a8d0:	f000 fb94 	bl	800affc <__assert_func>
 800a8d4:	3101      	adds	r1, #1
 800a8d6:	005b      	lsls	r3, r3, #1
 800a8d8:	e7ee      	b.n	800a8b8 <__lshift+0x1c>
 800a8da:	2300      	movs	r3, #0
 800a8dc:	f100 0114 	add.w	r1, r0, #20
 800a8e0:	f100 0210 	add.w	r2, r0, #16
 800a8e4:	4618      	mov	r0, r3
 800a8e6:	4553      	cmp	r3, sl
 800a8e8:	db33      	blt.n	800a952 <__lshift+0xb6>
 800a8ea:	6920      	ldr	r0, [r4, #16]
 800a8ec:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a8f0:	f104 0314 	add.w	r3, r4, #20
 800a8f4:	f019 091f 	ands.w	r9, r9, #31
 800a8f8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a8fc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a900:	d02b      	beq.n	800a95a <__lshift+0xbe>
 800a902:	f1c9 0e20 	rsb	lr, r9, #32
 800a906:	468a      	mov	sl, r1
 800a908:	2200      	movs	r2, #0
 800a90a:	6818      	ldr	r0, [r3, #0]
 800a90c:	fa00 f009 	lsl.w	r0, r0, r9
 800a910:	4310      	orrs	r0, r2
 800a912:	f84a 0b04 	str.w	r0, [sl], #4
 800a916:	f853 2b04 	ldr.w	r2, [r3], #4
 800a91a:	459c      	cmp	ip, r3
 800a91c:	fa22 f20e 	lsr.w	r2, r2, lr
 800a920:	d8f3      	bhi.n	800a90a <__lshift+0x6e>
 800a922:	ebac 0304 	sub.w	r3, ip, r4
 800a926:	3b15      	subs	r3, #21
 800a928:	f023 0303 	bic.w	r3, r3, #3
 800a92c:	3304      	adds	r3, #4
 800a92e:	f104 0015 	add.w	r0, r4, #21
 800a932:	4584      	cmp	ip, r0
 800a934:	bf38      	it	cc
 800a936:	2304      	movcc	r3, #4
 800a938:	50ca      	str	r2, [r1, r3]
 800a93a:	b10a      	cbz	r2, 800a940 <__lshift+0xa4>
 800a93c:	f108 0602 	add.w	r6, r8, #2
 800a940:	3e01      	subs	r6, #1
 800a942:	4638      	mov	r0, r7
 800a944:	612e      	str	r6, [r5, #16]
 800a946:	4621      	mov	r1, r4
 800a948:	f7ff fdda 	bl	800a500 <_Bfree>
 800a94c:	4628      	mov	r0, r5
 800a94e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a952:	f842 0f04 	str.w	r0, [r2, #4]!
 800a956:	3301      	adds	r3, #1
 800a958:	e7c5      	b.n	800a8e6 <__lshift+0x4a>
 800a95a:	3904      	subs	r1, #4
 800a95c:	f853 2b04 	ldr.w	r2, [r3], #4
 800a960:	f841 2f04 	str.w	r2, [r1, #4]!
 800a964:	459c      	cmp	ip, r3
 800a966:	d8f9      	bhi.n	800a95c <__lshift+0xc0>
 800a968:	e7ea      	b.n	800a940 <__lshift+0xa4>
 800a96a:	bf00      	nop
 800a96c:	0800b7b4 	.word	0x0800b7b4
 800a970:	0800b7c5 	.word	0x0800b7c5

0800a974 <__mcmp>:
 800a974:	690a      	ldr	r2, [r1, #16]
 800a976:	4603      	mov	r3, r0
 800a978:	6900      	ldr	r0, [r0, #16]
 800a97a:	1a80      	subs	r0, r0, r2
 800a97c:	b530      	push	{r4, r5, lr}
 800a97e:	d10e      	bne.n	800a99e <__mcmp+0x2a>
 800a980:	3314      	adds	r3, #20
 800a982:	3114      	adds	r1, #20
 800a984:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a988:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a98c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a990:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a994:	4295      	cmp	r5, r2
 800a996:	d003      	beq.n	800a9a0 <__mcmp+0x2c>
 800a998:	d205      	bcs.n	800a9a6 <__mcmp+0x32>
 800a99a:	f04f 30ff 	mov.w	r0, #4294967295
 800a99e:	bd30      	pop	{r4, r5, pc}
 800a9a0:	42a3      	cmp	r3, r4
 800a9a2:	d3f3      	bcc.n	800a98c <__mcmp+0x18>
 800a9a4:	e7fb      	b.n	800a99e <__mcmp+0x2a>
 800a9a6:	2001      	movs	r0, #1
 800a9a8:	e7f9      	b.n	800a99e <__mcmp+0x2a>
	...

0800a9ac <__mdiff>:
 800a9ac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9b0:	4689      	mov	r9, r1
 800a9b2:	4606      	mov	r6, r0
 800a9b4:	4611      	mov	r1, r2
 800a9b6:	4648      	mov	r0, r9
 800a9b8:	4614      	mov	r4, r2
 800a9ba:	f7ff ffdb 	bl	800a974 <__mcmp>
 800a9be:	1e05      	subs	r5, r0, #0
 800a9c0:	d112      	bne.n	800a9e8 <__mdiff+0x3c>
 800a9c2:	4629      	mov	r1, r5
 800a9c4:	4630      	mov	r0, r6
 800a9c6:	f7ff fd5b 	bl	800a480 <_Balloc>
 800a9ca:	4602      	mov	r2, r0
 800a9cc:	b928      	cbnz	r0, 800a9da <__mdiff+0x2e>
 800a9ce:	4b3f      	ldr	r3, [pc, #252]	@ (800aacc <__mdiff+0x120>)
 800a9d0:	f240 2137 	movw	r1, #567	@ 0x237
 800a9d4:	483e      	ldr	r0, [pc, #248]	@ (800aad0 <__mdiff+0x124>)
 800a9d6:	f000 fb11 	bl	800affc <__assert_func>
 800a9da:	2301      	movs	r3, #1
 800a9dc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a9e0:	4610      	mov	r0, r2
 800a9e2:	b003      	add	sp, #12
 800a9e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9e8:	bfbc      	itt	lt
 800a9ea:	464b      	movlt	r3, r9
 800a9ec:	46a1      	movlt	r9, r4
 800a9ee:	4630      	mov	r0, r6
 800a9f0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a9f4:	bfba      	itte	lt
 800a9f6:	461c      	movlt	r4, r3
 800a9f8:	2501      	movlt	r5, #1
 800a9fa:	2500      	movge	r5, #0
 800a9fc:	f7ff fd40 	bl	800a480 <_Balloc>
 800aa00:	4602      	mov	r2, r0
 800aa02:	b918      	cbnz	r0, 800aa0c <__mdiff+0x60>
 800aa04:	4b31      	ldr	r3, [pc, #196]	@ (800aacc <__mdiff+0x120>)
 800aa06:	f240 2145 	movw	r1, #581	@ 0x245
 800aa0a:	e7e3      	b.n	800a9d4 <__mdiff+0x28>
 800aa0c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800aa10:	6926      	ldr	r6, [r4, #16]
 800aa12:	60c5      	str	r5, [r0, #12]
 800aa14:	f109 0310 	add.w	r3, r9, #16
 800aa18:	f109 0514 	add.w	r5, r9, #20
 800aa1c:	f104 0e14 	add.w	lr, r4, #20
 800aa20:	f100 0b14 	add.w	fp, r0, #20
 800aa24:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800aa28:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800aa2c:	9301      	str	r3, [sp, #4]
 800aa2e:	46d9      	mov	r9, fp
 800aa30:	f04f 0c00 	mov.w	ip, #0
 800aa34:	9b01      	ldr	r3, [sp, #4]
 800aa36:	f85e 0b04 	ldr.w	r0, [lr], #4
 800aa3a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800aa3e:	9301      	str	r3, [sp, #4]
 800aa40:	fa1f f38a 	uxth.w	r3, sl
 800aa44:	4619      	mov	r1, r3
 800aa46:	b283      	uxth	r3, r0
 800aa48:	1acb      	subs	r3, r1, r3
 800aa4a:	0c00      	lsrs	r0, r0, #16
 800aa4c:	4463      	add	r3, ip
 800aa4e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800aa52:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800aa56:	b29b      	uxth	r3, r3
 800aa58:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800aa5c:	4576      	cmp	r6, lr
 800aa5e:	f849 3b04 	str.w	r3, [r9], #4
 800aa62:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800aa66:	d8e5      	bhi.n	800aa34 <__mdiff+0x88>
 800aa68:	1b33      	subs	r3, r6, r4
 800aa6a:	3b15      	subs	r3, #21
 800aa6c:	f023 0303 	bic.w	r3, r3, #3
 800aa70:	3415      	adds	r4, #21
 800aa72:	3304      	adds	r3, #4
 800aa74:	42a6      	cmp	r6, r4
 800aa76:	bf38      	it	cc
 800aa78:	2304      	movcc	r3, #4
 800aa7a:	441d      	add	r5, r3
 800aa7c:	445b      	add	r3, fp
 800aa7e:	461e      	mov	r6, r3
 800aa80:	462c      	mov	r4, r5
 800aa82:	4544      	cmp	r4, r8
 800aa84:	d30e      	bcc.n	800aaa4 <__mdiff+0xf8>
 800aa86:	f108 0103 	add.w	r1, r8, #3
 800aa8a:	1b49      	subs	r1, r1, r5
 800aa8c:	f021 0103 	bic.w	r1, r1, #3
 800aa90:	3d03      	subs	r5, #3
 800aa92:	45a8      	cmp	r8, r5
 800aa94:	bf38      	it	cc
 800aa96:	2100      	movcc	r1, #0
 800aa98:	440b      	add	r3, r1
 800aa9a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800aa9e:	b191      	cbz	r1, 800aac6 <__mdiff+0x11a>
 800aaa0:	6117      	str	r7, [r2, #16]
 800aaa2:	e79d      	b.n	800a9e0 <__mdiff+0x34>
 800aaa4:	f854 1b04 	ldr.w	r1, [r4], #4
 800aaa8:	46e6      	mov	lr, ip
 800aaaa:	0c08      	lsrs	r0, r1, #16
 800aaac:	fa1c fc81 	uxtah	ip, ip, r1
 800aab0:	4471      	add	r1, lr
 800aab2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800aab6:	b289      	uxth	r1, r1
 800aab8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800aabc:	f846 1b04 	str.w	r1, [r6], #4
 800aac0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800aac4:	e7dd      	b.n	800aa82 <__mdiff+0xd6>
 800aac6:	3f01      	subs	r7, #1
 800aac8:	e7e7      	b.n	800aa9a <__mdiff+0xee>
 800aaca:	bf00      	nop
 800aacc:	0800b7b4 	.word	0x0800b7b4
 800aad0:	0800b7c5 	.word	0x0800b7c5

0800aad4 <__d2b>:
 800aad4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800aad8:	460f      	mov	r7, r1
 800aada:	2101      	movs	r1, #1
 800aadc:	ec59 8b10 	vmov	r8, r9, d0
 800aae0:	4616      	mov	r6, r2
 800aae2:	f7ff fccd 	bl	800a480 <_Balloc>
 800aae6:	4604      	mov	r4, r0
 800aae8:	b930      	cbnz	r0, 800aaf8 <__d2b+0x24>
 800aaea:	4602      	mov	r2, r0
 800aaec:	4b23      	ldr	r3, [pc, #140]	@ (800ab7c <__d2b+0xa8>)
 800aaee:	4824      	ldr	r0, [pc, #144]	@ (800ab80 <__d2b+0xac>)
 800aaf0:	f240 310f 	movw	r1, #783	@ 0x30f
 800aaf4:	f000 fa82 	bl	800affc <__assert_func>
 800aaf8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800aafc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ab00:	b10d      	cbz	r5, 800ab06 <__d2b+0x32>
 800ab02:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ab06:	9301      	str	r3, [sp, #4]
 800ab08:	f1b8 0300 	subs.w	r3, r8, #0
 800ab0c:	d023      	beq.n	800ab56 <__d2b+0x82>
 800ab0e:	4668      	mov	r0, sp
 800ab10:	9300      	str	r3, [sp, #0]
 800ab12:	f7ff fd7c 	bl	800a60e <__lo0bits>
 800ab16:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ab1a:	b1d0      	cbz	r0, 800ab52 <__d2b+0x7e>
 800ab1c:	f1c0 0320 	rsb	r3, r0, #32
 800ab20:	fa02 f303 	lsl.w	r3, r2, r3
 800ab24:	430b      	orrs	r3, r1
 800ab26:	40c2      	lsrs	r2, r0
 800ab28:	6163      	str	r3, [r4, #20]
 800ab2a:	9201      	str	r2, [sp, #4]
 800ab2c:	9b01      	ldr	r3, [sp, #4]
 800ab2e:	61a3      	str	r3, [r4, #24]
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	bf0c      	ite	eq
 800ab34:	2201      	moveq	r2, #1
 800ab36:	2202      	movne	r2, #2
 800ab38:	6122      	str	r2, [r4, #16]
 800ab3a:	b1a5      	cbz	r5, 800ab66 <__d2b+0x92>
 800ab3c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800ab40:	4405      	add	r5, r0
 800ab42:	603d      	str	r5, [r7, #0]
 800ab44:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800ab48:	6030      	str	r0, [r6, #0]
 800ab4a:	4620      	mov	r0, r4
 800ab4c:	b003      	add	sp, #12
 800ab4e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ab52:	6161      	str	r1, [r4, #20]
 800ab54:	e7ea      	b.n	800ab2c <__d2b+0x58>
 800ab56:	a801      	add	r0, sp, #4
 800ab58:	f7ff fd59 	bl	800a60e <__lo0bits>
 800ab5c:	9b01      	ldr	r3, [sp, #4]
 800ab5e:	6163      	str	r3, [r4, #20]
 800ab60:	3020      	adds	r0, #32
 800ab62:	2201      	movs	r2, #1
 800ab64:	e7e8      	b.n	800ab38 <__d2b+0x64>
 800ab66:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ab6a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800ab6e:	6038      	str	r0, [r7, #0]
 800ab70:	6918      	ldr	r0, [r3, #16]
 800ab72:	f7ff fd2d 	bl	800a5d0 <__hi0bits>
 800ab76:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ab7a:	e7e5      	b.n	800ab48 <__d2b+0x74>
 800ab7c:	0800b7b4 	.word	0x0800b7b4
 800ab80:	0800b7c5 	.word	0x0800b7c5

0800ab84 <__ssputs_r>:
 800ab84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ab88:	688e      	ldr	r6, [r1, #8]
 800ab8a:	461f      	mov	r7, r3
 800ab8c:	42be      	cmp	r6, r7
 800ab8e:	680b      	ldr	r3, [r1, #0]
 800ab90:	4682      	mov	sl, r0
 800ab92:	460c      	mov	r4, r1
 800ab94:	4690      	mov	r8, r2
 800ab96:	d82d      	bhi.n	800abf4 <__ssputs_r+0x70>
 800ab98:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ab9c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800aba0:	d026      	beq.n	800abf0 <__ssputs_r+0x6c>
 800aba2:	6965      	ldr	r5, [r4, #20]
 800aba4:	6909      	ldr	r1, [r1, #16]
 800aba6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800abaa:	eba3 0901 	sub.w	r9, r3, r1
 800abae:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800abb2:	1c7b      	adds	r3, r7, #1
 800abb4:	444b      	add	r3, r9
 800abb6:	106d      	asrs	r5, r5, #1
 800abb8:	429d      	cmp	r5, r3
 800abba:	bf38      	it	cc
 800abbc:	461d      	movcc	r5, r3
 800abbe:	0553      	lsls	r3, r2, #21
 800abc0:	d527      	bpl.n	800ac12 <__ssputs_r+0x8e>
 800abc2:	4629      	mov	r1, r5
 800abc4:	f7ff fbd0 	bl	800a368 <_malloc_r>
 800abc8:	4606      	mov	r6, r0
 800abca:	b360      	cbz	r0, 800ac26 <__ssputs_r+0xa2>
 800abcc:	6921      	ldr	r1, [r4, #16]
 800abce:	464a      	mov	r2, r9
 800abd0:	f000 fa06 	bl	800afe0 <memcpy>
 800abd4:	89a3      	ldrh	r3, [r4, #12]
 800abd6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800abda:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800abde:	81a3      	strh	r3, [r4, #12]
 800abe0:	6126      	str	r6, [r4, #16]
 800abe2:	6165      	str	r5, [r4, #20]
 800abe4:	444e      	add	r6, r9
 800abe6:	eba5 0509 	sub.w	r5, r5, r9
 800abea:	6026      	str	r6, [r4, #0]
 800abec:	60a5      	str	r5, [r4, #8]
 800abee:	463e      	mov	r6, r7
 800abf0:	42be      	cmp	r6, r7
 800abf2:	d900      	bls.n	800abf6 <__ssputs_r+0x72>
 800abf4:	463e      	mov	r6, r7
 800abf6:	6820      	ldr	r0, [r4, #0]
 800abf8:	4632      	mov	r2, r6
 800abfa:	4641      	mov	r1, r8
 800abfc:	f000 f9c6 	bl	800af8c <memmove>
 800ac00:	68a3      	ldr	r3, [r4, #8]
 800ac02:	1b9b      	subs	r3, r3, r6
 800ac04:	60a3      	str	r3, [r4, #8]
 800ac06:	6823      	ldr	r3, [r4, #0]
 800ac08:	4433      	add	r3, r6
 800ac0a:	6023      	str	r3, [r4, #0]
 800ac0c:	2000      	movs	r0, #0
 800ac0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac12:	462a      	mov	r2, r5
 800ac14:	f000 fa36 	bl	800b084 <_realloc_r>
 800ac18:	4606      	mov	r6, r0
 800ac1a:	2800      	cmp	r0, #0
 800ac1c:	d1e0      	bne.n	800abe0 <__ssputs_r+0x5c>
 800ac1e:	6921      	ldr	r1, [r4, #16]
 800ac20:	4650      	mov	r0, sl
 800ac22:	f7ff fb2d 	bl	800a280 <_free_r>
 800ac26:	230c      	movs	r3, #12
 800ac28:	f8ca 3000 	str.w	r3, [sl]
 800ac2c:	89a3      	ldrh	r3, [r4, #12]
 800ac2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ac32:	81a3      	strh	r3, [r4, #12]
 800ac34:	f04f 30ff 	mov.w	r0, #4294967295
 800ac38:	e7e9      	b.n	800ac0e <__ssputs_r+0x8a>
	...

0800ac3c <_svfiprintf_r>:
 800ac3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac40:	4698      	mov	r8, r3
 800ac42:	898b      	ldrh	r3, [r1, #12]
 800ac44:	061b      	lsls	r3, r3, #24
 800ac46:	b09d      	sub	sp, #116	@ 0x74
 800ac48:	4607      	mov	r7, r0
 800ac4a:	460d      	mov	r5, r1
 800ac4c:	4614      	mov	r4, r2
 800ac4e:	d510      	bpl.n	800ac72 <_svfiprintf_r+0x36>
 800ac50:	690b      	ldr	r3, [r1, #16]
 800ac52:	b973      	cbnz	r3, 800ac72 <_svfiprintf_r+0x36>
 800ac54:	2140      	movs	r1, #64	@ 0x40
 800ac56:	f7ff fb87 	bl	800a368 <_malloc_r>
 800ac5a:	6028      	str	r0, [r5, #0]
 800ac5c:	6128      	str	r0, [r5, #16]
 800ac5e:	b930      	cbnz	r0, 800ac6e <_svfiprintf_r+0x32>
 800ac60:	230c      	movs	r3, #12
 800ac62:	603b      	str	r3, [r7, #0]
 800ac64:	f04f 30ff 	mov.w	r0, #4294967295
 800ac68:	b01d      	add	sp, #116	@ 0x74
 800ac6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac6e:	2340      	movs	r3, #64	@ 0x40
 800ac70:	616b      	str	r3, [r5, #20]
 800ac72:	2300      	movs	r3, #0
 800ac74:	9309      	str	r3, [sp, #36]	@ 0x24
 800ac76:	2320      	movs	r3, #32
 800ac78:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ac7c:	f8cd 800c 	str.w	r8, [sp, #12]
 800ac80:	2330      	movs	r3, #48	@ 0x30
 800ac82:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800ae20 <_svfiprintf_r+0x1e4>
 800ac86:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ac8a:	f04f 0901 	mov.w	r9, #1
 800ac8e:	4623      	mov	r3, r4
 800ac90:	469a      	mov	sl, r3
 800ac92:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ac96:	b10a      	cbz	r2, 800ac9c <_svfiprintf_r+0x60>
 800ac98:	2a25      	cmp	r2, #37	@ 0x25
 800ac9a:	d1f9      	bne.n	800ac90 <_svfiprintf_r+0x54>
 800ac9c:	ebba 0b04 	subs.w	fp, sl, r4
 800aca0:	d00b      	beq.n	800acba <_svfiprintf_r+0x7e>
 800aca2:	465b      	mov	r3, fp
 800aca4:	4622      	mov	r2, r4
 800aca6:	4629      	mov	r1, r5
 800aca8:	4638      	mov	r0, r7
 800acaa:	f7ff ff6b 	bl	800ab84 <__ssputs_r>
 800acae:	3001      	adds	r0, #1
 800acb0:	f000 80a7 	beq.w	800ae02 <_svfiprintf_r+0x1c6>
 800acb4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800acb6:	445a      	add	r2, fp
 800acb8:	9209      	str	r2, [sp, #36]	@ 0x24
 800acba:	f89a 3000 	ldrb.w	r3, [sl]
 800acbe:	2b00      	cmp	r3, #0
 800acc0:	f000 809f 	beq.w	800ae02 <_svfiprintf_r+0x1c6>
 800acc4:	2300      	movs	r3, #0
 800acc6:	f04f 32ff 	mov.w	r2, #4294967295
 800acca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800acce:	f10a 0a01 	add.w	sl, sl, #1
 800acd2:	9304      	str	r3, [sp, #16]
 800acd4:	9307      	str	r3, [sp, #28]
 800acd6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800acda:	931a      	str	r3, [sp, #104]	@ 0x68
 800acdc:	4654      	mov	r4, sl
 800acde:	2205      	movs	r2, #5
 800ace0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ace4:	484e      	ldr	r0, [pc, #312]	@ (800ae20 <_svfiprintf_r+0x1e4>)
 800ace6:	f7f5 fa7b 	bl	80001e0 <memchr>
 800acea:	9a04      	ldr	r2, [sp, #16]
 800acec:	b9d8      	cbnz	r0, 800ad26 <_svfiprintf_r+0xea>
 800acee:	06d0      	lsls	r0, r2, #27
 800acf0:	bf44      	itt	mi
 800acf2:	2320      	movmi	r3, #32
 800acf4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800acf8:	0711      	lsls	r1, r2, #28
 800acfa:	bf44      	itt	mi
 800acfc:	232b      	movmi	r3, #43	@ 0x2b
 800acfe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ad02:	f89a 3000 	ldrb.w	r3, [sl]
 800ad06:	2b2a      	cmp	r3, #42	@ 0x2a
 800ad08:	d015      	beq.n	800ad36 <_svfiprintf_r+0xfa>
 800ad0a:	9a07      	ldr	r2, [sp, #28]
 800ad0c:	4654      	mov	r4, sl
 800ad0e:	2000      	movs	r0, #0
 800ad10:	f04f 0c0a 	mov.w	ip, #10
 800ad14:	4621      	mov	r1, r4
 800ad16:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ad1a:	3b30      	subs	r3, #48	@ 0x30
 800ad1c:	2b09      	cmp	r3, #9
 800ad1e:	d94b      	bls.n	800adb8 <_svfiprintf_r+0x17c>
 800ad20:	b1b0      	cbz	r0, 800ad50 <_svfiprintf_r+0x114>
 800ad22:	9207      	str	r2, [sp, #28]
 800ad24:	e014      	b.n	800ad50 <_svfiprintf_r+0x114>
 800ad26:	eba0 0308 	sub.w	r3, r0, r8
 800ad2a:	fa09 f303 	lsl.w	r3, r9, r3
 800ad2e:	4313      	orrs	r3, r2
 800ad30:	9304      	str	r3, [sp, #16]
 800ad32:	46a2      	mov	sl, r4
 800ad34:	e7d2      	b.n	800acdc <_svfiprintf_r+0xa0>
 800ad36:	9b03      	ldr	r3, [sp, #12]
 800ad38:	1d19      	adds	r1, r3, #4
 800ad3a:	681b      	ldr	r3, [r3, #0]
 800ad3c:	9103      	str	r1, [sp, #12]
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	bfbb      	ittet	lt
 800ad42:	425b      	neglt	r3, r3
 800ad44:	f042 0202 	orrlt.w	r2, r2, #2
 800ad48:	9307      	strge	r3, [sp, #28]
 800ad4a:	9307      	strlt	r3, [sp, #28]
 800ad4c:	bfb8      	it	lt
 800ad4e:	9204      	strlt	r2, [sp, #16]
 800ad50:	7823      	ldrb	r3, [r4, #0]
 800ad52:	2b2e      	cmp	r3, #46	@ 0x2e
 800ad54:	d10a      	bne.n	800ad6c <_svfiprintf_r+0x130>
 800ad56:	7863      	ldrb	r3, [r4, #1]
 800ad58:	2b2a      	cmp	r3, #42	@ 0x2a
 800ad5a:	d132      	bne.n	800adc2 <_svfiprintf_r+0x186>
 800ad5c:	9b03      	ldr	r3, [sp, #12]
 800ad5e:	1d1a      	adds	r2, r3, #4
 800ad60:	681b      	ldr	r3, [r3, #0]
 800ad62:	9203      	str	r2, [sp, #12]
 800ad64:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ad68:	3402      	adds	r4, #2
 800ad6a:	9305      	str	r3, [sp, #20]
 800ad6c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ae30 <_svfiprintf_r+0x1f4>
 800ad70:	7821      	ldrb	r1, [r4, #0]
 800ad72:	2203      	movs	r2, #3
 800ad74:	4650      	mov	r0, sl
 800ad76:	f7f5 fa33 	bl	80001e0 <memchr>
 800ad7a:	b138      	cbz	r0, 800ad8c <_svfiprintf_r+0x150>
 800ad7c:	9b04      	ldr	r3, [sp, #16]
 800ad7e:	eba0 000a 	sub.w	r0, r0, sl
 800ad82:	2240      	movs	r2, #64	@ 0x40
 800ad84:	4082      	lsls	r2, r0
 800ad86:	4313      	orrs	r3, r2
 800ad88:	3401      	adds	r4, #1
 800ad8a:	9304      	str	r3, [sp, #16]
 800ad8c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad90:	4824      	ldr	r0, [pc, #144]	@ (800ae24 <_svfiprintf_r+0x1e8>)
 800ad92:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ad96:	2206      	movs	r2, #6
 800ad98:	f7f5 fa22 	bl	80001e0 <memchr>
 800ad9c:	2800      	cmp	r0, #0
 800ad9e:	d036      	beq.n	800ae0e <_svfiprintf_r+0x1d2>
 800ada0:	4b21      	ldr	r3, [pc, #132]	@ (800ae28 <_svfiprintf_r+0x1ec>)
 800ada2:	bb1b      	cbnz	r3, 800adec <_svfiprintf_r+0x1b0>
 800ada4:	9b03      	ldr	r3, [sp, #12]
 800ada6:	3307      	adds	r3, #7
 800ada8:	f023 0307 	bic.w	r3, r3, #7
 800adac:	3308      	adds	r3, #8
 800adae:	9303      	str	r3, [sp, #12]
 800adb0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800adb2:	4433      	add	r3, r6
 800adb4:	9309      	str	r3, [sp, #36]	@ 0x24
 800adb6:	e76a      	b.n	800ac8e <_svfiprintf_r+0x52>
 800adb8:	fb0c 3202 	mla	r2, ip, r2, r3
 800adbc:	460c      	mov	r4, r1
 800adbe:	2001      	movs	r0, #1
 800adc0:	e7a8      	b.n	800ad14 <_svfiprintf_r+0xd8>
 800adc2:	2300      	movs	r3, #0
 800adc4:	3401      	adds	r4, #1
 800adc6:	9305      	str	r3, [sp, #20]
 800adc8:	4619      	mov	r1, r3
 800adca:	f04f 0c0a 	mov.w	ip, #10
 800adce:	4620      	mov	r0, r4
 800add0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800add4:	3a30      	subs	r2, #48	@ 0x30
 800add6:	2a09      	cmp	r2, #9
 800add8:	d903      	bls.n	800ade2 <_svfiprintf_r+0x1a6>
 800adda:	2b00      	cmp	r3, #0
 800addc:	d0c6      	beq.n	800ad6c <_svfiprintf_r+0x130>
 800adde:	9105      	str	r1, [sp, #20]
 800ade0:	e7c4      	b.n	800ad6c <_svfiprintf_r+0x130>
 800ade2:	fb0c 2101 	mla	r1, ip, r1, r2
 800ade6:	4604      	mov	r4, r0
 800ade8:	2301      	movs	r3, #1
 800adea:	e7f0      	b.n	800adce <_svfiprintf_r+0x192>
 800adec:	ab03      	add	r3, sp, #12
 800adee:	9300      	str	r3, [sp, #0]
 800adf0:	462a      	mov	r2, r5
 800adf2:	4b0e      	ldr	r3, [pc, #56]	@ (800ae2c <_svfiprintf_r+0x1f0>)
 800adf4:	a904      	add	r1, sp, #16
 800adf6:	4638      	mov	r0, r7
 800adf8:	f7fd fe84 	bl	8008b04 <_printf_float>
 800adfc:	1c42      	adds	r2, r0, #1
 800adfe:	4606      	mov	r6, r0
 800ae00:	d1d6      	bne.n	800adb0 <_svfiprintf_r+0x174>
 800ae02:	89ab      	ldrh	r3, [r5, #12]
 800ae04:	065b      	lsls	r3, r3, #25
 800ae06:	f53f af2d 	bmi.w	800ac64 <_svfiprintf_r+0x28>
 800ae0a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ae0c:	e72c      	b.n	800ac68 <_svfiprintf_r+0x2c>
 800ae0e:	ab03      	add	r3, sp, #12
 800ae10:	9300      	str	r3, [sp, #0]
 800ae12:	462a      	mov	r2, r5
 800ae14:	4b05      	ldr	r3, [pc, #20]	@ (800ae2c <_svfiprintf_r+0x1f0>)
 800ae16:	a904      	add	r1, sp, #16
 800ae18:	4638      	mov	r0, r7
 800ae1a:	f7fe f90b 	bl	8009034 <_printf_i>
 800ae1e:	e7ed      	b.n	800adfc <_svfiprintf_r+0x1c0>
 800ae20:	0800b920 	.word	0x0800b920
 800ae24:	0800b92a 	.word	0x0800b92a
 800ae28:	08008b05 	.word	0x08008b05
 800ae2c:	0800ab85 	.word	0x0800ab85
 800ae30:	0800b926 	.word	0x0800b926

0800ae34 <__sflush_r>:
 800ae34:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ae38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ae3c:	0716      	lsls	r6, r2, #28
 800ae3e:	4605      	mov	r5, r0
 800ae40:	460c      	mov	r4, r1
 800ae42:	d454      	bmi.n	800aeee <__sflush_r+0xba>
 800ae44:	684b      	ldr	r3, [r1, #4]
 800ae46:	2b00      	cmp	r3, #0
 800ae48:	dc02      	bgt.n	800ae50 <__sflush_r+0x1c>
 800ae4a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ae4c:	2b00      	cmp	r3, #0
 800ae4e:	dd48      	ble.n	800aee2 <__sflush_r+0xae>
 800ae50:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ae52:	2e00      	cmp	r6, #0
 800ae54:	d045      	beq.n	800aee2 <__sflush_r+0xae>
 800ae56:	2300      	movs	r3, #0
 800ae58:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ae5c:	682f      	ldr	r7, [r5, #0]
 800ae5e:	6a21      	ldr	r1, [r4, #32]
 800ae60:	602b      	str	r3, [r5, #0]
 800ae62:	d030      	beq.n	800aec6 <__sflush_r+0x92>
 800ae64:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ae66:	89a3      	ldrh	r3, [r4, #12]
 800ae68:	0759      	lsls	r1, r3, #29
 800ae6a:	d505      	bpl.n	800ae78 <__sflush_r+0x44>
 800ae6c:	6863      	ldr	r3, [r4, #4]
 800ae6e:	1ad2      	subs	r2, r2, r3
 800ae70:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ae72:	b10b      	cbz	r3, 800ae78 <__sflush_r+0x44>
 800ae74:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ae76:	1ad2      	subs	r2, r2, r3
 800ae78:	2300      	movs	r3, #0
 800ae7a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ae7c:	6a21      	ldr	r1, [r4, #32]
 800ae7e:	4628      	mov	r0, r5
 800ae80:	47b0      	blx	r6
 800ae82:	1c43      	adds	r3, r0, #1
 800ae84:	89a3      	ldrh	r3, [r4, #12]
 800ae86:	d106      	bne.n	800ae96 <__sflush_r+0x62>
 800ae88:	6829      	ldr	r1, [r5, #0]
 800ae8a:	291d      	cmp	r1, #29
 800ae8c:	d82b      	bhi.n	800aee6 <__sflush_r+0xb2>
 800ae8e:	4a2a      	ldr	r2, [pc, #168]	@ (800af38 <__sflush_r+0x104>)
 800ae90:	410a      	asrs	r2, r1
 800ae92:	07d6      	lsls	r6, r2, #31
 800ae94:	d427      	bmi.n	800aee6 <__sflush_r+0xb2>
 800ae96:	2200      	movs	r2, #0
 800ae98:	6062      	str	r2, [r4, #4]
 800ae9a:	04d9      	lsls	r1, r3, #19
 800ae9c:	6922      	ldr	r2, [r4, #16]
 800ae9e:	6022      	str	r2, [r4, #0]
 800aea0:	d504      	bpl.n	800aeac <__sflush_r+0x78>
 800aea2:	1c42      	adds	r2, r0, #1
 800aea4:	d101      	bne.n	800aeaa <__sflush_r+0x76>
 800aea6:	682b      	ldr	r3, [r5, #0]
 800aea8:	b903      	cbnz	r3, 800aeac <__sflush_r+0x78>
 800aeaa:	6560      	str	r0, [r4, #84]	@ 0x54
 800aeac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800aeae:	602f      	str	r7, [r5, #0]
 800aeb0:	b1b9      	cbz	r1, 800aee2 <__sflush_r+0xae>
 800aeb2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800aeb6:	4299      	cmp	r1, r3
 800aeb8:	d002      	beq.n	800aec0 <__sflush_r+0x8c>
 800aeba:	4628      	mov	r0, r5
 800aebc:	f7ff f9e0 	bl	800a280 <_free_r>
 800aec0:	2300      	movs	r3, #0
 800aec2:	6363      	str	r3, [r4, #52]	@ 0x34
 800aec4:	e00d      	b.n	800aee2 <__sflush_r+0xae>
 800aec6:	2301      	movs	r3, #1
 800aec8:	4628      	mov	r0, r5
 800aeca:	47b0      	blx	r6
 800aecc:	4602      	mov	r2, r0
 800aece:	1c50      	adds	r0, r2, #1
 800aed0:	d1c9      	bne.n	800ae66 <__sflush_r+0x32>
 800aed2:	682b      	ldr	r3, [r5, #0]
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	d0c6      	beq.n	800ae66 <__sflush_r+0x32>
 800aed8:	2b1d      	cmp	r3, #29
 800aeda:	d001      	beq.n	800aee0 <__sflush_r+0xac>
 800aedc:	2b16      	cmp	r3, #22
 800aede:	d11e      	bne.n	800af1e <__sflush_r+0xea>
 800aee0:	602f      	str	r7, [r5, #0]
 800aee2:	2000      	movs	r0, #0
 800aee4:	e022      	b.n	800af2c <__sflush_r+0xf8>
 800aee6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aeea:	b21b      	sxth	r3, r3
 800aeec:	e01b      	b.n	800af26 <__sflush_r+0xf2>
 800aeee:	690f      	ldr	r7, [r1, #16]
 800aef0:	2f00      	cmp	r7, #0
 800aef2:	d0f6      	beq.n	800aee2 <__sflush_r+0xae>
 800aef4:	0793      	lsls	r3, r2, #30
 800aef6:	680e      	ldr	r6, [r1, #0]
 800aef8:	bf08      	it	eq
 800aefa:	694b      	ldreq	r3, [r1, #20]
 800aefc:	600f      	str	r7, [r1, #0]
 800aefe:	bf18      	it	ne
 800af00:	2300      	movne	r3, #0
 800af02:	eba6 0807 	sub.w	r8, r6, r7
 800af06:	608b      	str	r3, [r1, #8]
 800af08:	f1b8 0f00 	cmp.w	r8, #0
 800af0c:	dde9      	ble.n	800aee2 <__sflush_r+0xae>
 800af0e:	6a21      	ldr	r1, [r4, #32]
 800af10:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800af12:	4643      	mov	r3, r8
 800af14:	463a      	mov	r2, r7
 800af16:	4628      	mov	r0, r5
 800af18:	47b0      	blx	r6
 800af1a:	2800      	cmp	r0, #0
 800af1c:	dc08      	bgt.n	800af30 <__sflush_r+0xfc>
 800af1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800af22:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800af26:	81a3      	strh	r3, [r4, #12]
 800af28:	f04f 30ff 	mov.w	r0, #4294967295
 800af2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800af30:	4407      	add	r7, r0
 800af32:	eba8 0800 	sub.w	r8, r8, r0
 800af36:	e7e7      	b.n	800af08 <__sflush_r+0xd4>
 800af38:	dfbffffe 	.word	0xdfbffffe

0800af3c <_fflush_r>:
 800af3c:	b538      	push	{r3, r4, r5, lr}
 800af3e:	690b      	ldr	r3, [r1, #16]
 800af40:	4605      	mov	r5, r0
 800af42:	460c      	mov	r4, r1
 800af44:	b913      	cbnz	r3, 800af4c <_fflush_r+0x10>
 800af46:	2500      	movs	r5, #0
 800af48:	4628      	mov	r0, r5
 800af4a:	bd38      	pop	{r3, r4, r5, pc}
 800af4c:	b118      	cbz	r0, 800af56 <_fflush_r+0x1a>
 800af4e:	6a03      	ldr	r3, [r0, #32]
 800af50:	b90b      	cbnz	r3, 800af56 <_fflush_r+0x1a>
 800af52:	f7fe fa1b 	bl	800938c <__sinit>
 800af56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	d0f3      	beq.n	800af46 <_fflush_r+0xa>
 800af5e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800af60:	07d0      	lsls	r0, r2, #31
 800af62:	d404      	bmi.n	800af6e <_fflush_r+0x32>
 800af64:	0599      	lsls	r1, r3, #22
 800af66:	d402      	bmi.n	800af6e <_fflush_r+0x32>
 800af68:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800af6a:	f7fe fb3a 	bl	80095e2 <__retarget_lock_acquire_recursive>
 800af6e:	4628      	mov	r0, r5
 800af70:	4621      	mov	r1, r4
 800af72:	f7ff ff5f 	bl	800ae34 <__sflush_r>
 800af76:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800af78:	07da      	lsls	r2, r3, #31
 800af7a:	4605      	mov	r5, r0
 800af7c:	d4e4      	bmi.n	800af48 <_fflush_r+0xc>
 800af7e:	89a3      	ldrh	r3, [r4, #12]
 800af80:	059b      	lsls	r3, r3, #22
 800af82:	d4e1      	bmi.n	800af48 <_fflush_r+0xc>
 800af84:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800af86:	f7fe fb2d 	bl	80095e4 <__retarget_lock_release_recursive>
 800af8a:	e7dd      	b.n	800af48 <_fflush_r+0xc>

0800af8c <memmove>:
 800af8c:	4288      	cmp	r0, r1
 800af8e:	b510      	push	{r4, lr}
 800af90:	eb01 0402 	add.w	r4, r1, r2
 800af94:	d902      	bls.n	800af9c <memmove+0x10>
 800af96:	4284      	cmp	r4, r0
 800af98:	4623      	mov	r3, r4
 800af9a:	d807      	bhi.n	800afac <memmove+0x20>
 800af9c:	1e43      	subs	r3, r0, #1
 800af9e:	42a1      	cmp	r1, r4
 800afa0:	d008      	beq.n	800afb4 <memmove+0x28>
 800afa2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800afa6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800afaa:	e7f8      	b.n	800af9e <memmove+0x12>
 800afac:	4402      	add	r2, r0
 800afae:	4601      	mov	r1, r0
 800afb0:	428a      	cmp	r2, r1
 800afb2:	d100      	bne.n	800afb6 <memmove+0x2a>
 800afb4:	bd10      	pop	{r4, pc}
 800afb6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800afba:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800afbe:	e7f7      	b.n	800afb0 <memmove+0x24>

0800afc0 <_sbrk_r>:
 800afc0:	b538      	push	{r3, r4, r5, lr}
 800afc2:	4d06      	ldr	r5, [pc, #24]	@ (800afdc <_sbrk_r+0x1c>)
 800afc4:	2300      	movs	r3, #0
 800afc6:	4604      	mov	r4, r0
 800afc8:	4608      	mov	r0, r1
 800afca:	602b      	str	r3, [r5, #0]
 800afcc:	f7f6 fb3a 	bl	8001644 <_sbrk>
 800afd0:	1c43      	adds	r3, r0, #1
 800afd2:	d102      	bne.n	800afda <_sbrk_r+0x1a>
 800afd4:	682b      	ldr	r3, [r5, #0]
 800afd6:	b103      	cbz	r3, 800afda <_sbrk_r+0x1a>
 800afd8:	6023      	str	r3, [r4, #0]
 800afda:	bd38      	pop	{r3, r4, r5, pc}
 800afdc:	20002098 	.word	0x20002098

0800afe0 <memcpy>:
 800afe0:	440a      	add	r2, r1
 800afe2:	4291      	cmp	r1, r2
 800afe4:	f100 33ff 	add.w	r3, r0, #4294967295
 800afe8:	d100      	bne.n	800afec <memcpy+0xc>
 800afea:	4770      	bx	lr
 800afec:	b510      	push	{r4, lr}
 800afee:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aff2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800aff6:	4291      	cmp	r1, r2
 800aff8:	d1f9      	bne.n	800afee <memcpy+0xe>
 800affa:	bd10      	pop	{r4, pc}

0800affc <__assert_func>:
 800affc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800affe:	4614      	mov	r4, r2
 800b000:	461a      	mov	r2, r3
 800b002:	4b09      	ldr	r3, [pc, #36]	@ (800b028 <__assert_func+0x2c>)
 800b004:	681b      	ldr	r3, [r3, #0]
 800b006:	4605      	mov	r5, r0
 800b008:	68d8      	ldr	r0, [r3, #12]
 800b00a:	b954      	cbnz	r4, 800b022 <__assert_func+0x26>
 800b00c:	4b07      	ldr	r3, [pc, #28]	@ (800b02c <__assert_func+0x30>)
 800b00e:	461c      	mov	r4, r3
 800b010:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b014:	9100      	str	r1, [sp, #0]
 800b016:	462b      	mov	r3, r5
 800b018:	4905      	ldr	r1, [pc, #20]	@ (800b030 <__assert_func+0x34>)
 800b01a:	f000 f86f 	bl	800b0fc <fiprintf>
 800b01e:	f000 f87f 	bl	800b120 <abort>
 800b022:	4b04      	ldr	r3, [pc, #16]	@ (800b034 <__assert_func+0x38>)
 800b024:	e7f4      	b.n	800b010 <__assert_func+0x14>
 800b026:	bf00      	nop
 800b028:	20000108 	.word	0x20000108
 800b02c:	0800b976 	.word	0x0800b976
 800b030:	0800b948 	.word	0x0800b948
 800b034:	0800b93b 	.word	0x0800b93b

0800b038 <_calloc_r>:
 800b038:	b570      	push	{r4, r5, r6, lr}
 800b03a:	fba1 5402 	umull	r5, r4, r1, r2
 800b03e:	b93c      	cbnz	r4, 800b050 <_calloc_r+0x18>
 800b040:	4629      	mov	r1, r5
 800b042:	f7ff f991 	bl	800a368 <_malloc_r>
 800b046:	4606      	mov	r6, r0
 800b048:	b928      	cbnz	r0, 800b056 <_calloc_r+0x1e>
 800b04a:	2600      	movs	r6, #0
 800b04c:	4630      	mov	r0, r6
 800b04e:	bd70      	pop	{r4, r5, r6, pc}
 800b050:	220c      	movs	r2, #12
 800b052:	6002      	str	r2, [r0, #0]
 800b054:	e7f9      	b.n	800b04a <_calloc_r+0x12>
 800b056:	462a      	mov	r2, r5
 800b058:	4621      	mov	r1, r4
 800b05a:	f7fe fa44 	bl	80094e6 <memset>
 800b05e:	e7f5      	b.n	800b04c <_calloc_r+0x14>

0800b060 <__ascii_mbtowc>:
 800b060:	b082      	sub	sp, #8
 800b062:	b901      	cbnz	r1, 800b066 <__ascii_mbtowc+0x6>
 800b064:	a901      	add	r1, sp, #4
 800b066:	b142      	cbz	r2, 800b07a <__ascii_mbtowc+0x1a>
 800b068:	b14b      	cbz	r3, 800b07e <__ascii_mbtowc+0x1e>
 800b06a:	7813      	ldrb	r3, [r2, #0]
 800b06c:	600b      	str	r3, [r1, #0]
 800b06e:	7812      	ldrb	r2, [r2, #0]
 800b070:	1e10      	subs	r0, r2, #0
 800b072:	bf18      	it	ne
 800b074:	2001      	movne	r0, #1
 800b076:	b002      	add	sp, #8
 800b078:	4770      	bx	lr
 800b07a:	4610      	mov	r0, r2
 800b07c:	e7fb      	b.n	800b076 <__ascii_mbtowc+0x16>
 800b07e:	f06f 0001 	mvn.w	r0, #1
 800b082:	e7f8      	b.n	800b076 <__ascii_mbtowc+0x16>

0800b084 <_realloc_r>:
 800b084:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b088:	4680      	mov	r8, r0
 800b08a:	4615      	mov	r5, r2
 800b08c:	460c      	mov	r4, r1
 800b08e:	b921      	cbnz	r1, 800b09a <_realloc_r+0x16>
 800b090:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b094:	4611      	mov	r1, r2
 800b096:	f7ff b967 	b.w	800a368 <_malloc_r>
 800b09a:	b92a      	cbnz	r2, 800b0a8 <_realloc_r+0x24>
 800b09c:	f7ff f8f0 	bl	800a280 <_free_r>
 800b0a0:	2400      	movs	r4, #0
 800b0a2:	4620      	mov	r0, r4
 800b0a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b0a8:	f000 f841 	bl	800b12e <_malloc_usable_size_r>
 800b0ac:	4285      	cmp	r5, r0
 800b0ae:	4606      	mov	r6, r0
 800b0b0:	d802      	bhi.n	800b0b8 <_realloc_r+0x34>
 800b0b2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800b0b6:	d8f4      	bhi.n	800b0a2 <_realloc_r+0x1e>
 800b0b8:	4629      	mov	r1, r5
 800b0ba:	4640      	mov	r0, r8
 800b0bc:	f7ff f954 	bl	800a368 <_malloc_r>
 800b0c0:	4607      	mov	r7, r0
 800b0c2:	2800      	cmp	r0, #0
 800b0c4:	d0ec      	beq.n	800b0a0 <_realloc_r+0x1c>
 800b0c6:	42b5      	cmp	r5, r6
 800b0c8:	462a      	mov	r2, r5
 800b0ca:	4621      	mov	r1, r4
 800b0cc:	bf28      	it	cs
 800b0ce:	4632      	movcs	r2, r6
 800b0d0:	f7ff ff86 	bl	800afe0 <memcpy>
 800b0d4:	4621      	mov	r1, r4
 800b0d6:	4640      	mov	r0, r8
 800b0d8:	f7ff f8d2 	bl	800a280 <_free_r>
 800b0dc:	463c      	mov	r4, r7
 800b0de:	e7e0      	b.n	800b0a2 <_realloc_r+0x1e>

0800b0e0 <__ascii_wctomb>:
 800b0e0:	4603      	mov	r3, r0
 800b0e2:	4608      	mov	r0, r1
 800b0e4:	b141      	cbz	r1, 800b0f8 <__ascii_wctomb+0x18>
 800b0e6:	2aff      	cmp	r2, #255	@ 0xff
 800b0e8:	d904      	bls.n	800b0f4 <__ascii_wctomb+0x14>
 800b0ea:	228a      	movs	r2, #138	@ 0x8a
 800b0ec:	601a      	str	r2, [r3, #0]
 800b0ee:	f04f 30ff 	mov.w	r0, #4294967295
 800b0f2:	4770      	bx	lr
 800b0f4:	700a      	strb	r2, [r1, #0]
 800b0f6:	2001      	movs	r0, #1
 800b0f8:	4770      	bx	lr
	...

0800b0fc <fiprintf>:
 800b0fc:	b40e      	push	{r1, r2, r3}
 800b0fe:	b503      	push	{r0, r1, lr}
 800b100:	4601      	mov	r1, r0
 800b102:	ab03      	add	r3, sp, #12
 800b104:	4805      	ldr	r0, [pc, #20]	@ (800b11c <fiprintf+0x20>)
 800b106:	f853 2b04 	ldr.w	r2, [r3], #4
 800b10a:	6800      	ldr	r0, [r0, #0]
 800b10c:	9301      	str	r3, [sp, #4]
 800b10e:	f000 f83f 	bl	800b190 <_vfiprintf_r>
 800b112:	b002      	add	sp, #8
 800b114:	f85d eb04 	ldr.w	lr, [sp], #4
 800b118:	b003      	add	sp, #12
 800b11a:	4770      	bx	lr
 800b11c:	20000108 	.word	0x20000108

0800b120 <abort>:
 800b120:	b508      	push	{r3, lr}
 800b122:	2006      	movs	r0, #6
 800b124:	f000 fa08 	bl	800b538 <raise>
 800b128:	2001      	movs	r0, #1
 800b12a:	f7f6 fa13 	bl	8001554 <_exit>

0800b12e <_malloc_usable_size_r>:
 800b12e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b132:	1f18      	subs	r0, r3, #4
 800b134:	2b00      	cmp	r3, #0
 800b136:	bfbc      	itt	lt
 800b138:	580b      	ldrlt	r3, [r1, r0]
 800b13a:	18c0      	addlt	r0, r0, r3
 800b13c:	4770      	bx	lr

0800b13e <__sfputc_r>:
 800b13e:	6893      	ldr	r3, [r2, #8]
 800b140:	3b01      	subs	r3, #1
 800b142:	2b00      	cmp	r3, #0
 800b144:	b410      	push	{r4}
 800b146:	6093      	str	r3, [r2, #8]
 800b148:	da08      	bge.n	800b15c <__sfputc_r+0x1e>
 800b14a:	6994      	ldr	r4, [r2, #24]
 800b14c:	42a3      	cmp	r3, r4
 800b14e:	db01      	blt.n	800b154 <__sfputc_r+0x16>
 800b150:	290a      	cmp	r1, #10
 800b152:	d103      	bne.n	800b15c <__sfputc_r+0x1e>
 800b154:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b158:	f000 b932 	b.w	800b3c0 <__swbuf_r>
 800b15c:	6813      	ldr	r3, [r2, #0]
 800b15e:	1c58      	adds	r0, r3, #1
 800b160:	6010      	str	r0, [r2, #0]
 800b162:	7019      	strb	r1, [r3, #0]
 800b164:	4608      	mov	r0, r1
 800b166:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b16a:	4770      	bx	lr

0800b16c <__sfputs_r>:
 800b16c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b16e:	4606      	mov	r6, r0
 800b170:	460f      	mov	r7, r1
 800b172:	4614      	mov	r4, r2
 800b174:	18d5      	adds	r5, r2, r3
 800b176:	42ac      	cmp	r4, r5
 800b178:	d101      	bne.n	800b17e <__sfputs_r+0x12>
 800b17a:	2000      	movs	r0, #0
 800b17c:	e007      	b.n	800b18e <__sfputs_r+0x22>
 800b17e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b182:	463a      	mov	r2, r7
 800b184:	4630      	mov	r0, r6
 800b186:	f7ff ffda 	bl	800b13e <__sfputc_r>
 800b18a:	1c43      	adds	r3, r0, #1
 800b18c:	d1f3      	bne.n	800b176 <__sfputs_r+0xa>
 800b18e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b190 <_vfiprintf_r>:
 800b190:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b194:	460d      	mov	r5, r1
 800b196:	b09d      	sub	sp, #116	@ 0x74
 800b198:	4614      	mov	r4, r2
 800b19a:	4698      	mov	r8, r3
 800b19c:	4606      	mov	r6, r0
 800b19e:	b118      	cbz	r0, 800b1a8 <_vfiprintf_r+0x18>
 800b1a0:	6a03      	ldr	r3, [r0, #32]
 800b1a2:	b90b      	cbnz	r3, 800b1a8 <_vfiprintf_r+0x18>
 800b1a4:	f7fe f8f2 	bl	800938c <__sinit>
 800b1a8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b1aa:	07d9      	lsls	r1, r3, #31
 800b1ac:	d405      	bmi.n	800b1ba <_vfiprintf_r+0x2a>
 800b1ae:	89ab      	ldrh	r3, [r5, #12]
 800b1b0:	059a      	lsls	r2, r3, #22
 800b1b2:	d402      	bmi.n	800b1ba <_vfiprintf_r+0x2a>
 800b1b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b1b6:	f7fe fa14 	bl	80095e2 <__retarget_lock_acquire_recursive>
 800b1ba:	89ab      	ldrh	r3, [r5, #12]
 800b1bc:	071b      	lsls	r3, r3, #28
 800b1be:	d501      	bpl.n	800b1c4 <_vfiprintf_r+0x34>
 800b1c0:	692b      	ldr	r3, [r5, #16]
 800b1c2:	b99b      	cbnz	r3, 800b1ec <_vfiprintf_r+0x5c>
 800b1c4:	4629      	mov	r1, r5
 800b1c6:	4630      	mov	r0, r6
 800b1c8:	f000 f938 	bl	800b43c <__swsetup_r>
 800b1cc:	b170      	cbz	r0, 800b1ec <_vfiprintf_r+0x5c>
 800b1ce:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b1d0:	07dc      	lsls	r4, r3, #31
 800b1d2:	d504      	bpl.n	800b1de <_vfiprintf_r+0x4e>
 800b1d4:	f04f 30ff 	mov.w	r0, #4294967295
 800b1d8:	b01d      	add	sp, #116	@ 0x74
 800b1da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1de:	89ab      	ldrh	r3, [r5, #12]
 800b1e0:	0598      	lsls	r0, r3, #22
 800b1e2:	d4f7      	bmi.n	800b1d4 <_vfiprintf_r+0x44>
 800b1e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b1e6:	f7fe f9fd 	bl	80095e4 <__retarget_lock_release_recursive>
 800b1ea:	e7f3      	b.n	800b1d4 <_vfiprintf_r+0x44>
 800b1ec:	2300      	movs	r3, #0
 800b1ee:	9309      	str	r3, [sp, #36]	@ 0x24
 800b1f0:	2320      	movs	r3, #32
 800b1f2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b1f6:	f8cd 800c 	str.w	r8, [sp, #12]
 800b1fa:	2330      	movs	r3, #48	@ 0x30
 800b1fc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b3ac <_vfiprintf_r+0x21c>
 800b200:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b204:	f04f 0901 	mov.w	r9, #1
 800b208:	4623      	mov	r3, r4
 800b20a:	469a      	mov	sl, r3
 800b20c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b210:	b10a      	cbz	r2, 800b216 <_vfiprintf_r+0x86>
 800b212:	2a25      	cmp	r2, #37	@ 0x25
 800b214:	d1f9      	bne.n	800b20a <_vfiprintf_r+0x7a>
 800b216:	ebba 0b04 	subs.w	fp, sl, r4
 800b21a:	d00b      	beq.n	800b234 <_vfiprintf_r+0xa4>
 800b21c:	465b      	mov	r3, fp
 800b21e:	4622      	mov	r2, r4
 800b220:	4629      	mov	r1, r5
 800b222:	4630      	mov	r0, r6
 800b224:	f7ff ffa2 	bl	800b16c <__sfputs_r>
 800b228:	3001      	adds	r0, #1
 800b22a:	f000 80a7 	beq.w	800b37c <_vfiprintf_r+0x1ec>
 800b22e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b230:	445a      	add	r2, fp
 800b232:	9209      	str	r2, [sp, #36]	@ 0x24
 800b234:	f89a 3000 	ldrb.w	r3, [sl]
 800b238:	2b00      	cmp	r3, #0
 800b23a:	f000 809f 	beq.w	800b37c <_vfiprintf_r+0x1ec>
 800b23e:	2300      	movs	r3, #0
 800b240:	f04f 32ff 	mov.w	r2, #4294967295
 800b244:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b248:	f10a 0a01 	add.w	sl, sl, #1
 800b24c:	9304      	str	r3, [sp, #16]
 800b24e:	9307      	str	r3, [sp, #28]
 800b250:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b254:	931a      	str	r3, [sp, #104]	@ 0x68
 800b256:	4654      	mov	r4, sl
 800b258:	2205      	movs	r2, #5
 800b25a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b25e:	4853      	ldr	r0, [pc, #332]	@ (800b3ac <_vfiprintf_r+0x21c>)
 800b260:	f7f4 ffbe 	bl	80001e0 <memchr>
 800b264:	9a04      	ldr	r2, [sp, #16]
 800b266:	b9d8      	cbnz	r0, 800b2a0 <_vfiprintf_r+0x110>
 800b268:	06d1      	lsls	r1, r2, #27
 800b26a:	bf44      	itt	mi
 800b26c:	2320      	movmi	r3, #32
 800b26e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b272:	0713      	lsls	r3, r2, #28
 800b274:	bf44      	itt	mi
 800b276:	232b      	movmi	r3, #43	@ 0x2b
 800b278:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b27c:	f89a 3000 	ldrb.w	r3, [sl]
 800b280:	2b2a      	cmp	r3, #42	@ 0x2a
 800b282:	d015      	beq.n	800b2b0 <_vfiprintf_r+0x120>
 800b284:	9a07      	ldr	r2, [sp, #28]
 800b286:	4654      	mov	r4, sl
 800b288:	2000      	movs	r0, #0
 800b28a:	f04f 0c0a 	mov.w	ip, #10
 800b28e:	4621      	mov	r1, r4
 800b290:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b294:	3b30      	subs	r3, #48	@ 0x30
 800b296:	2b09      	cmp	r3, #9
 800b298:	d94b      	bls.n	800b332 <_vfiprintf_r+0x1a2>
 800b29a:	b1b0      	cbz	r0, 800b2ca <_vfiprintf_r+0x13a>
 800b29c:	9207      	str	r2, [sp, #28]
 800b29e:	e014      	b.n	800b2ca <_vfiprintf_r+0x13a>
 800b2a0:	eba0 0308 	sub.w	r3, r0, r8
 800b2a4:	fa09 f303 	lsl.w	r3, r9, r3
 800b2a8:	4313      	orrs	r3, r2
 800b2aa:	9304      	str	r3, [sp, #16]
 800b2ac:	46a2      	mov	sl, r4
 800b2ae:	e7d2      	b.n	800b256 <_vfiprintf_r+0xc6>
 800b2b0:	9b03      	ldr	r3, [sp, #12]
 800b2b2:	1d19      	adds	r1, r3, #4
 800b2b4:	681b      	ldr	r3, [r3, #0]
 800b2b6:	9103      	str	r1, [sp, #12]
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	bfbb      	ittet	lt
 800b2bc:	425b      	neglt	r3, r3
 800b2be:	f042 0202 	orrlt.w	r2, r2, #2
 800b2c2:	9307      	strge	r3, [sp, #28]
 800b2c4:	9307      	strlt	r3, [sp, #28]
 800b2c6:	bfb8      	it	lt
 800b2c8:	9204      	strlt	r2, [sp, #16]
 800b2ca:	7823      	ldrb	r3, [r4, #0]
 800b2cc:	2b2e      	cmp	r3, #46	@ 0x2e
 800b2ce:	d10a      	bne.n	800b2e6 <_vfiprintf_r+0x156>
 800b2d0:	7863      	ldrb	r3, [r4, #1]
 800b2d2:	2b2a      	cmp	r3, #42	@ 0x2a
 800b2d4:	d132      	bne.n	800b33c <_vfiprintf_r+0x1ac>
 800b2d6:	9b03      	ldr	r3, [sp, #12]
 800b2d8:	1d1a      	adds	r2, r3, #4
 800b2da:	681b      	ldr	r3, [r3, #0]
 800b2dc:	9203      	str	r2, [sp, #12]
 800b2de:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b2e2:	3402      	adds	r4, #2
 800b2e4:	9305      	str	r3, [sp, #20]
 800b2e6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b3bc <_vfiprintf_r+0x22c>
 800b2ea:	7821      	ldrb	r1, [r4, #0]
 800b2ec:	2203      	movs	r2, #3
 800b2ee:	4650      	mov	r0, sl
 800b2f0:	f7f4 ff76 	bl	80001e0 <memchr>
 800b2f4:	b138      	cbz	r0, 800b306 <_vfiprintf_r+0x176>
 800b2f6:	9b04      	ldr	r3, [sp, #16]
 800b2f8:	eba0 000a 	sub.w	r0, r0, sl
 800b2fc:	2240      	movs	r2, #64	@ 0x40
 800b2fe:	4082      	lsls	r2, r0
 800b300:	4313      	orrs	r3, r2
 800b302:	3401      	adds	r4, #1
 800b304:	9304      	str	r3, [sp, #16]
 800b306:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b30a:	4829      	ldr	r0, [pc, #164]	@ (800b3b0 <_vfiprintf_r+0x220>)
 800b30c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b310:	2206      	movs	r2, #6
 800b312:	f7f4 ff65 	bl	80001e0 <memchr>
 800b316:	2800      	cmp	r0, #0
 800b318:	d03f      	beq.n	800b39a <_vfiprintf_r+0x20a>
 800b31a:	4b26      	ldr	r3, [pc, #152]	@ (800b3b4 <_vfiprintf_r+0x224>)
 800b31c:	bb1b      	cbnz	r3, 800b366 <_vfiprintf_r+0x1d6>
 800b31e:	9b03      	ldr	r3, [sp, #12]
 800b320:	3307      	adds	r3, #7
 800b322:	f023 0307 	bic.w	r3, r3, #7
 800b326:	3308      	adds	r3, #8
 800b328:	9303      	str	r3, [sp, #12]
 800b32a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b32c:	443b      	add	r3, r7
 800b32e:	9309      	str	r3, [sp, #36]	@ 0x24
 800b330:	e76a      	b.n	800b208 <_vfiprintf_r+0x78>
 800b332:	fb0c 3202 	mla	r2, ip, r2, r3
 800b336:	460c      	mov	r4, r1
 800b338:	2001      	movs	r0, #1
 800b33a:	e7a8      	b.n	800b28e <_vfiprintf_r+0xfe>
 800b33c:	2300      	movs	r3, #0
 800b33e:	3401      	adds	r4, #1
 800b340:	9305      	str	r3, [sp, #20]
 800b342:	4619      	mov	r1, r3
 800b344:	f04f 0c0a 	mov.w	ip, #10
 800b348:	4620      	mov	r0, r4
 800b34a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b34e:	3a30      	subs	r2, #48	@ 0x30
 800b350:	2a09      	cmp	r2, #9
 800b352:	d903      	bls.n	800b35c <_vfiprintf_r+0x1cc>
 800b354:	2b00      	cmp	r3, #0
 800b356:	d0c6      	beq.n	800b2e6 <_vfiprintf_r+0x156>
 800b358:	9105      	str	r1, [sp, #20]
 800b35a:	e7c4      	b.n	800b2e6 <_vfiprintf_r+0x156>
 800b35c:	fb0c 2101 	mla	r1, ip, r1, r2
 800b360:	4604      	mov	r4, r0
 800b362:	2301      	movs	r3, #1
 800b364:	e7f0      	b.n	800b348 <_vfiprintf_r+0x1b8>
 800b366:	ab03      	add	r3, sp, #12
 800b368:	9300      	str	r3, [sp, #0]
 800b36a:	462a      	mov	r2, r5
 800b36c:	4b12      	ldr	r3, [pc, #72]	@ (800b3b8 <_vfiprintf_r+0x228>)
 800b36e:	a904      	add	r1, sp, #16
 800b370:	4630      	mov	r0, r6
 800b372:	f7fd fbc7 	bl	8008b04 <_printf_float>
 800b376:	4607      	mov	r7, r0
 800b378:	1c78      	adds	r0, r7, #1
 800b37a:	d1d6      	bne.n	800b32a <_vfiprintf_r+0x19a>
 800b37c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b37e:	07d9      	lsls	r1, r3, #31
 800b380:	d405      	bmi.n	800b38e <_vfiprintf_r+0x1fe>
 800b382:	89ab      	ldrh	r3, [r5, #12]
 800b384:	059a      	lsls	r2, r3, #22
 800b386:	d402      	bmi.n	800b38e <_vfiprintf_r+0x1fe>
 800b388:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b38a:	f7fe f92b 	bl	80095e4 <__retarget_lock_release_recursive>
 800b38e:	89ab      	ldrh	r3, [r5, #12]
 800b390:	065b      	lsls	r3, r3, #25
 800b392:	f53f af1f 	bmi.w	800b1d4 <_vfiprintf_r+0x44>
 800b396:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b398:	e71e      	b.n	800b1d8 <_vfiprintf_r+0x48>
 800b39a:	ab03      	add	r3, sp, #12
 800b39c:	9300      	str	r3, [sp, #0]
 800b39e:	462a      	mov	r2, r5
 800b3a0:	4b05      	ldr	r3, [pc, #20]	@ (800b3b8 <_vfiprintf_r+0x228>)
 800b3a2:	a904      	add	r1, sp, #16
 800b3a4:	4630      	mov	r0, r6
 800b3a6:	f7fd fe45 	bl	8009034 <_printf_i>
 800b3aa:	e7e4      	b.n	800b376 <_vfiprintf_r+0x1e6>
 800b3ac:	0800b920 	.word	0x0800b920
 800b3b0:	0800b92a 	.word	0x0800b92a
 800b3b4:	08008b05 	.word	0x08008b05
 800b3b8:	0800b16d 	.word	0x0800b16d
 800b3bc:	0800b926 	.word	0x0800b926

0800b3c0 <__swbuf_r>:
 800b3c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b3c2:	460e      	mov	r6, r1
 800b3c4:	4614      	mov	r4, r2
 800b3c6:	4605      	mov	r5, r0
 800b3c8:	b118      	cbz	r0, 800b3d2 <__swbuf_r+0x12>
 800b3ca:	6a03      	ldr	r3, [r0, #32]
 800b3cc:	b90b      	cbnz	r3, 800b3d2 <__swbuf_r+0x12>
 800b3ce:	f7fd ffdd 	bl	800938c <__sinit>
 800b3d2:	69a3      	ldr	r3, [r4, #24]
 800b3d4:	60a3      	str	r3, [r4, #8]
 800b3d6:	89a3      	ldrh	r3, [r4, #12]
 800b3d8:	071a      	lsls	r2, r3, #28
 800b3da:	d501      	bpl.n	800b3e0 <__swbuf_r+0x20>
 800b3dc:	6923      	ldr	r3, [r4, #16]
 800b3de:	b943      	cbnz	r3, 800b3f2 <__swbuf_r+0x32>
 800b3e0:	4621      	mov	r1, r4
 800b3e2:	4628      	mov	r0, r5
 800b3e4:	f000 f82a 	bl	800b43c <__swsetup_r>
 800b3e8:	b118      	cbz	r0, 800b3f2 <__swbuf_r+0x32>
 800b3ea:	f04f 37ff 	mov.w	r7, #4294967295
 800b3ee:	4638      	mov	r0, r7
 800b3f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b3f2:	6823      	ldr	r3, [r4, #0]
 800b3f4:	6922      	ldr	r2, [r4, #16]
 800b3f6:	1a98      	subs	r0, r3, r2
 800b3f8:	6963      	ldr	r3, [r4, #20]
 800b3fa:	b2f6      	uxtb	r6, r6
 800b3fc:	4283      	cmp	r3, r0
 800b3fe:	4637      	mov	r7, r6
 800b400:	dc05      	bgt.n	800b40e <__swbuf_r+0x4e>
 800b402:	4621      	mov	r1, r4
 800b404:	4628      	mov	r0, r5
 800b406:	f7ff fd99 	bl	800af3c <_fflush_r>
 800b40a:	2800      	cmp	r0, #0
 800b40c:	d1ed      	bne.n	800b3ea <__swbuf_r+0x2a>
 800b40e:	68a3      	ldr	r3, [r4, #8]
 800b410:	3b01      	subs	r3, #1
 800b412:	60a3      	str	r3, [r4, #8]
 800b414:	6823      	ldr	r3, [r4, #0]
 800b416:	1c5a      	adds	r2, r3, #1
 800b418:	6022      	str	r2, [r4, #0]
 800b41a:	701e      	strb	r6, [r3, #0]
 800b41c:	6962      	ldr	r2, [r4, #20]
 800b41e:	1c43      	adds	r3, r0, #1
 800b420:	429a      	cmp	r2, r3
 800b422:	d004      	beq.n	800b42e <__swbuf_r+0x6e>
 800b424:	89a3      	ldrh	r3, [r4, #12]
 800b426:	07db      	lsls	r3, r3, #31
 800b428:	d5e1      	bpl.n	800b3ee <__swbuf_r+0x2e>
 800b42a:	2e0a      	cmp	r6, #10
 800b42c:	d1df      	bne.n	800b3ee <__swbuf_r+0x2e>
 800b42e:	4621      	mov	r1, r4
 800b430:	4628      	mov	r0, r5
 800b432:	f7ff fd83 	bl	800af3c <_fflush_r>
 800b436:	2800      	cmp	r0, #0
 800b438:	d0d9      	beq.n	800b3ee <__swbuf_r+0x2e>
 800b43a:	e7d6      	b.n	800b3ea <__swbuf_r+0x2a>

0800b43c <__swsetup_r>:
 800b43c:	b538      	push	{r3, r4, r5, lr}
 800b43e:	4b29      	ldr	r3, [pc, #164]	@ (800b4e4 <__swsetup_r+0xa8>)
 800b440:	4605      	mov	r5, r0
 800b442:	6818      	ldr	r0, [r3, #0]
 800b444:	460c      	mov	r4, r1
 800b446:	b118      	cbz	r0, 800b450 <__swsetup_r+0x14>
 800b448:	6a03      	ldr	r3, [r0, #32]
 800b44a:	b90b      	cbnz	r3, 800b450 <__swsetup_r+0x14>
 800b44c:	f7fd ff9e 	bl	800938c <__sinit>
 800b450:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b454:	0719      	lsls	r1, r3, #28
 800b456:	d422      	bmi.n	800b49e <__swsetup_r+0x62>
 800b458:	06da      	lsls	r2, r3, #27
 800b45a:	d407      	bmi.n	800b46c <__swsetup_r+0x30>
 800b45c:	2209      	movs	r2, #9
 800b45e:	602a      	str	r2, [r5, #0]
 800b460:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b464:	81a3      	strh	r3, [r4, #12]
 800b466:	f04f 30ff 	mov.w	r0, #4294967295
 800b46a:	e033      	b.n	800b4d4 <__swsetup_r+0x98>
 800b46c:	0758      	lsls	r0, r3, #29
 800b46e:	d512      	bpl.n	800b496 <__swsetup_r+0x5a>
 800b470:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b472:	b141      	cbz	r1, 800b486 <__swsetup_r+0x4a>
 800b474:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b478:	4299      	cmp	r1, r3
 800b47a:	d002      	beq.n	800b482 <__swsetup_r+0x46>
 800b47c:	4628      	mov	r0, r5
 800b47e:	f7fe feff 	bl	800a280 <_free_r>
 800b482:	2300      	movs	r3, #0
 800b484:	6363      	str	r3, [r4, #52]	@ 0x34
 800b486:	89a3      	ldrh	r3, [r4, #12]
 800b488:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b48c:	81a3      	strh	r3, [r4, #12]
 800b48e:	2300      	movs	r3, #0
 800b490:	6063      	str	r3, [r4, #4]
 800b492:	6923      	ldr	r3, [r4, #16]
 800b494:	6023      	str	r3, [r4, #0]
 800b496:	89a3      	ldrh	r3, [r4, #12]
 800b498:	f043 0308 	orr.w	r3, r3, #8
 800b49c:	81a3      	strh	r3, [r4, #12]
 800b49e:	6923      	ldr	r3, [r4, #16]
 800b4a0:	b94b      	cbnz	r3, 800b4b6 <__swsetup_r+0x7a>
 800b4a2:	89a3      	ldrh	r3, [r4, #12]
 800b4a4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b4a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b4ac:	d003      	beq.n	800b4b6 <__swsetup_r+0x7a>
 800b4ae:	4621      	mov	r1, r4
 800b4b0:	4628      	mov	r0, r5
 800b4b2:	f000 f883 	bl	800b5bc <__smakebuf_r>
 800b4b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b4ba:	f013 0201 	ands.w	r2, r3, #1
 800b4be:	d00a      	beq.n	800b4d6 <__swsetup_r+0x9a>
 800b4c0:	2200      	movs	r2, #0
 800b4c2:	60a2      	str	r2, [r4, #8]
 800b4c4:	6962      	ldr	r2, [r4, #20]
 800b4c6:	4252      	negs	r2, r2
 800b4c8:	61a2      	str	r2, [r4, #24]
 800b4ca:	6922      	ldr	r2, [r4, #16]
 800b4cc:	b942      	cbnz	r2, 800b4e0 <__swsetup_r+0xa4>
 800b4ce:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b4d2:	d1c5      	bne.n	800b460 <__swsetup_r+0x24>
 800b4d4:	bd38      	pop	{r3, r4, r5, pc}
 800b4d6:	0799      	lsls	r1, r3, #30
 800b4d8:	bf58      	it	pl
 800b4da:	6962      	ldrpl	r2, [r4, #20]
 800b4dc:	60a2      	str	r2, [r4, #8]
 800b4de:	e7f4      	b.n	800b4ca <__swsetup_r+0x8e>
 800b4e0:	2000      	movs	r0, #0
 800b4e2:	e7f7      	b.n	800b4d4 <__swsetup_r+0x98>
 800b4e4:	20000108 	.word	0x20000108

0800b4e8 <_raise_r>:
 800b4e8:	291f      	cmp	r1, #31
 800b4ea:	b538      	push	{r3, r4, r5, lr}
 800b4ec:	4605      	mov	r5, r0
 800b4ee:	460c      	mov	r4, r1
 800b4f0:	d904      	bls.n	800b4fc <_raise_r+0x14>
 800b4f2:	2316      	movs	r3, #22
 800b4f4:	6003      	str	r3, [r0, #0]
 800b4f6:	f04f 30ff 	mov.w	r0, #4294967295
 800b4fa:	bd38      	pop	{r3, r4, r5, pc}
 800b4fc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b4fe:	b112      	cbz	r2, 800b506 <_raise_r+0x1e>
 800b500:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b504:	b94b      	cbnz	r3, 800b51a <_raise_r+0x32>
 800b506:	4628      	mov	r0, r5
 800b508:	f000 f830 	bl	800b56c <_getpid_r>
 800b50c:	4622      	mov	r2, r4
 800b50e:	4601      	mov	r1, r0
 800b510:	4628      	mov	r0, r5
 800b512:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b516:	f000 b817 	b.w	800b548 <_kill_r>
 800b51a:	2b01      	cmp	r3, #1
 800b51c:	d00a      	beq.n	800b534 <_raise_r+0x4c>
 800b51e:	1c59      	adds	r1, r3, #1
 800b520:	d103      	bne.n	800b52a <_raise_r+0x42>
 800b522:	2316      	movs	r3, #22
 800b524:	6003      	str	r3, [r0, #0]
 800b526:	2001      	movs	r0, #1
 800b528:	e7e7      	b.n	800b4fa <_raise_r+0x12>
 800b52a:	2100      	movs	r1, #0
 800b52c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b530:	4620      	mov	r0, r4
 800b532:	4798      	blx	r3
 800b534:	2000      	movs	r0, #0
 800b536:	e7e0      	b.n	800b4fa <_raise_r+0x12>

0800b538 <raise>:
 800b538:	4b02      	ldr	r3, [pc, #8]	@ (800b544 <raise+0xc>)
 800b53a:	4601      	mov	r1, r0
 800b53c:	6818      	ldr	r0, [r3, #0]
 800b53e:	f7ff bfd3 	b.w	800b4e8 <_raise_r>
 800b542:	bf00      	nop
 800b544:	20000108 	.word	0x20000108

0800b548 <_kill_r>:
 800b548:	b538      	push	{r3, r4, r5, lr}
 800b54a:	4d07      	ldr	r5, [pc, #28]	@ (800b568 <_kill_r+0x20>)
 800b54c:	2300      	movs	r3, #0
 800b54e:	4604      	mov	r4, r0
 800b550:	4608      	mov	r0, r1
 800b552:	4611      	mov	r1, r2
 800b554:	602b      	str	r3, [r5, #0]
 800b556:	f7f5 ffed 	bl	8001534 <_kill>
 800b55a:	1c43      	adds	r3, r0, #1
 800b55c:	d102      	bne.n	800b564 <_kill_r+0x1c>
 800b55e:	682b      	ldr	r3, [r5, #0]
 800b560:	b103      	cbz	r3, 800b564 <_kill_r+0x1c>
 800b562:	6023      	str	r3, [r4, #0]
 800b564:	bd38      	pop	{r3, r4, r5, pc}
 800b566:	bf00      	nop
 800b568:	20002098 	.word	0x20002098

0800b56c <_getpid_r>:
 800b56c:	f7f5 bfda 	b.w	8001524 <_getpid>

0800b570 <__swhatbuf_r>:
 800b570:	b570      	push	{r4, r5, r6, lr}
 800b572:	460c      	mov	r4, r1
 800b574:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b578:	2900      	cmp	r1, #0
 800b57a:	b096      	sub	sp, #88	@ 0x58
 800b57c:	4615      	mov	r5, r2
 800b57e:	461e      	mov	r6, r3
 800b580:	da0d      	bge.n	800b59e <__swhatbuf_r+0x2e>
 800b582:	89a3      	ldrh	r3, [r4, #12]
 800b584:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b588:	f04f 0100 	mov.w	r1, #0
 800b58c:	bf14      	ite	ne
 800b58e:	2340      	movne	r3, #64	@ 0x40
 800b590:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b594:	2000      	movs	r0, #0
 800b596:	6031      	str	r1, [r6, #0]
 800b598:	602b      	str	r3, [r5, #0]
 800b59a:	b016      	add	sp, #88	@ 0x58
 800b59c:	bd70      	pop	{r4, r5, r6, pc}
 800b59e:	466a      	mov	r2, sp
 800b5a0:	f000 f848 	bl	800b634 <_fstat_r>
 800b5a4:	2800      	cmp	r0, #0
 800b5a6:	dbec      	blt.n	800b582 <__swhatbuf_r+0x12>
 800b5a8:	9901      	ldr	r1, [sp, #4]
 800b5aa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b5ae:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b5b2:	4259      	negs	r1, r3
 800b5b4:	4159      	adcs	r1, r3
 800b5b6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b5ba:	e7eb      	b.n	800b594 <__swhatbuf_r+0x24>

0800b5bc <__smakebuf_r>:
 800b5bc:	898b      	ldrh	r3, [r1, #12]
 800b5be:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b5c0:	079d      	lsls	r5, r3, #30
 800b5c2:	4606      	mov	r6, r0
 800b5c4:	460c      	mov	r4, r1
 800b5c6:	d507      	bpl.n	800b5d8 <__smakebuf_r+0x1c>
 800b5c8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b5cc:	6023      	str	r3, [r4, #0]
 800b5ce:	6123      	str	r3, [r4, #16]
 800b5d0:	2301      	movs	r3, #1
 800b5d2:	6163      	str	r3, [r4, #20]
 800b5d4:	b003      	add	sp, #12
 800b5d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b5d8:	ab01      	add	r3, sp, #4
 800b5da:	466a      	mov	r2, sp
 800b5dc:	f7ff ffc8 	bl	800b570 <__swhatbuf_r>
 800b5e0:	9f00      	ldr	r7, [sp, #0]
 800b5e2:	4605      	mov	r5, r0
 800b5e4:	4639      	mov	r1, r7
 800b5e6:	4630      	mov	r0, r6
 800b5e8:	f7fe febe 	bl	800a368 <_malloc_r>
 800b5ec:	b948      	cbnz	r0, 800b602 <__smakebuf_r+0x46>
 800b5ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b5f2:	059a      	lsls	r2, r3, #22
 800b5f4:	d4ee      	bmi.n	800b5d4 <__smakebuf_r+0x18>
 800b5f6:	f023 0303 	bic.w	r3, r3, #3
 800b5fa:	f043 0302 	orr.w	r3, r3, #2
 800b5fe:	81a3      	strh	r3, [r4, #12]
 800b600:	e7e2      	b.n	800b5c8 <__smakebuf_r+0xc>
 800b602:	89a3      	ldrh	r3, [r4, #12]
 800b604:	6020      	str	r0, [r4, #0]
 800b606:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b60a:	81a3      	strh	r3, [r4, #12]
 800b60c:	9b01      	ldr	r3, [sp, #4]
 800b60e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b612:	b15b      	cbz	r3, 800b62c <__smakebuf_r+0x70>
 800b614:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b618:	4630      	mov	r0, r6
 800b61a:	f000 f81d 	bl	800b658 <_isatty_r>
 800b61e:	b128      	cbz	r0, 800b62c <__smakebuf_r+0x70>
 800b620:	89a3      	ldrh	r3, [r4, #12]
 800b622:	f023 0303 	bic.w	r3, r3, #3
 800b626:	f043 0301 	orr.w	r3, r3, #1
 800b62a:	81a3      	strh	r3, [r4, #12]
 800b62c:	89a3      	ldrh	r3, [r4, #12]
 800b62e:	431d      	orrs	r5, r3
 800b630:	81a5      	strh	r5, [r4, #12]
 800b632:	e7cf      	b.n	800b5d4 <__smakebuf_r+0x18>

0800b634 <_fstat_r>:
 800b634:	b538      	push	{r3, r4, r5, lr}
 800b636:	4d07      	ldr	r5, [pc, #28]	@ (800b654 <_fstat_r+0x20>)
 800b638:	2300      	movs	r3, #0
 800b63a:	4604      	mov	r4, r0
 800b63c:	4608      	mov	r0, r1
 800b63e:	4611      	mov	r1, r2
 800b640:	602b      	str	r3, [r5, #0]
 800b642:	f7f5 ffd7 	bl	80015f4 <_fstat>
 800b646:	1c43      	adds	r3, r0, #1
 800b648:	d102      	bne.n	800b650 <_fstat_r+0x1c>
 800b64a:	682b      	ldr	r3, [r5, #0]
 800b64c:	b103      	cbz	r3, 800b650 <_fstat_r+0x1c>
 800b64e:	6023      	str	r3, [r4, #0]
 800b650:	bd38      	pop	{r3, r4, r5, pc}
 800b652:	bf00      	nop
 800b654:	20002098 	.word	0x20002098

0800b658 <_isatty_r>:
 800b658:	b538      	push	{r3, r4, r5, lr}
 800b65a:	4d06      	ldr	r5, [pc, #24]	@ (800b674 <_isatty_r+0x1c>)
 800b65c:	2300      	movs	r3, #0
 800b65e:	4604      	mov	r4, r0
 800b660:	4608      	mov	r0, r1
 800b662:	602b      	str	r3, [r5, #0]
 800b664:	f7f5 ffd6 	bl	8001614 <_isatty>
 800b668:	1c43      	adds	r3, r0, #1
 800b66a:	d102      	bne.n	800b672 <_isatty_r+0x1a>
 800b66c:	682b      	ldr	r3, [r5, #0]
 800b66e:	b103      	cbz	r3, 800b672 <_isatty_r+0x1a>
 800b670:	6023      	str	r3, [r4, #0]
 800b672:	bd38      	pop	{r3, r4, r5, pc}
 800b674:	20002098 	.word	0x20002098

0800b678 <_init>:
 800b678:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b67a:	bf00      	nop
 800b67c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b67e:	bc08      	pop	{r3}
 800b680:	469e      	mov	lr, r3
 800b682:	4770      	bx	lr

0800b684 <_fini>:
 800b684:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b686:	bf00      	nop
 800b688:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b68a:	bc08      	pop	{r3}
 800b68c:	469e      	mov	lr, r3
 800b68e:	4770      	bx	lr
