0.6
2018.2
Jun 14 2018
20:41:02
D:/University/Semester_07/CS4363_Hardware_Description_Languages/Labs/Lab2/Design_files/alu.sv,1727076460,systemVerilog,,D:/University/Semester_07/CS4363_Hardware_Description_Languages/Labs/Lab2/Design_files/tb_alu_improved.sv,,ALU,,,,,,,,
D:/University/Semester_07/CS4363_Hardware_Description_Languages/Labs/Lab2/Design_files/tb_alu_improved.sv,1728428743,systemVerilog,,,,ALU_tb_improved,,,,,,,,
D:/University/Semester_07/CS4363_Hardware_Description_Languages/Labs/Lab2/ValidationProj/ValidationProj.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
