// Seed: 1551526707
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  id_3 :
  assert property (@(posedge id_3) id_3)
  else $clog2(24);
  ;
  wire id_4;
  always @(posedge 1) id_3 += 'b0;
endmodule
module module_1 #(
    parameter id_0 = 32'd31
) (
    input  tri0 _id_0,
    input  tri0 id_1,
    output wire id_2
);
  logic [id_0  <<  1 : id_0] id_4;
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
module module_0 #(
    parameter id_1 = 32'd8,
    parameter id_3 = 32'd95
) (
    input wor module_2,
    input wand _id_1
    , id_5,
    input wor id_2,
    input supply0 _id_3
);
  assign id_5[id_1-:id_3] = 1'h0;
  parameter id_6 = 1'b0;
  assign id_5 = (id_2);
  module_0 modCall_1 (
      id_6,
      id_6
  );
  supply0 id_7;
  logic   id_8 = id_7++;
endmodule
