// Seed: 787108716
`define pp_13 0
module module_0 (
    input reg id_0,
    output id_1,
    output id_2,
    input logic id_3,
    input id_4,
    input logic id_5,
    output id_6,
    input id_7,
    output id_8,
    input logic id_9,
    input logic id_10,
    input logic id_11,
    output logic id_12
);
  assign id_8[1] = id_4;
  logic id_13;
  always @(id_4[1] or negedge id_9) begin
    if (id_9) begin
      id_6 <= 1;
      id_2 <= id_0;
    end
  end
  type_26(
      id_12, id_7, 1
  );
  logic id_14;
  logic id_15;
  logic id_16;
  logic id_17;
  initial id_17 = id_14;
endmodule
