Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/eduar/OneDrive/Escritorio/UAM/PF/Practica0/c0aTB_isim_beh.exe -prj C:/Users/eduar/OneDrive/Escritorio/UAM/PF/Practica0/c0aTB_beh.prj work.c0aTB work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/eduar/OneDrive/Escritorio/UAM/PF/Practica0/c0a.vf" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Parsing VHDL file "C:/Users/eduar/OneDrive/Escritorio/UAM/PF/Practica0/c0aTB.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling module glbl
Compiling module AND2
Compiling module AND3
Compiling module AND4
Compiling module OR3
Compiling module INV
Compiling module c0a
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling package vcomponents
Compiling package vl_types
Compiling architecture behavioral of entity c0atb
Time Resolution for simulation is 1ps.
Waiting for 7 sub-compilation(s) to finish...
Compiled 8 VHDL Units
Compiled 7 Verilog Units
Built simulation executable C:/Users/eduar/OneDrive/Escritorio/UAM/PF/Practica0/c0aTB_isim_beh.exe
Fuse Memory Usage: 53340 KB
Fuse CPU Usage: 499 ms
