
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -mode batch -messageDb vivado.pb -source design_1_wrapper.tcl


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z020clg484-1
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:0.9 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.0 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.1 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.1/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:0.9 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/0.9/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.0 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.0/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.1 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.1/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property webtalk.parent_dir C:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.cache/wt [current_project]
# set_property parent.project_path C:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language VHDL [current_project]
# set_property board_part em.avnet.com:zed:part0:0.9 [current_project]
# set_property ip_repo_paths C:/Users/Antti/Documents/GitHub/Thesis/Vivado/src/ip_repo [current_project]
# add_files C:/Users/Antti/Documents/GitHub/Thesis/Vivado/src/ip_repo/ECG_Unit/coe/real_16_PB_1_40.coe
# add_files C:/Users/Antti/Documents/GitHub/Thesis/Vivado/src/ip_repo/ECG_Unit/coe/diff_05_45.coe
# add_files C:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/design_1.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Antti/Documents/GitHub/Thesis/Vivado/src/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.4/data/ip'.
# set_property used_in_implementation false [get_files -all c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc]
# set_property used_in_implementation false [get_files -all c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc]
# set_property used_in_implementation false [get_files -all c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_bandPass_fir_0_0/design_1_bandPass_fir_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_broadcast_signal_0_0/design_1_broadcast_signal_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_difference_signal_0_0/design_1_difference_signal_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_differentiator_fir_0_0/design_1_differentiator_fir_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_noise_free_signal_0_0/design_1_noise_free_signal_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]
# set_property used_in_implementation false [get_files -all c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_raw_signal_0_0/design_1_raw_signal_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc]
# set_property used_in_implementation false [get_files -all c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc]
# set_property used_in_implementation false [get_files -all c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all C:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/design_1_ooc.xdc]
# set_property is_locked true [get_files C:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/design_1.bd]
# read_vhdl -library xil_defaultlib C:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/imports/hdl/design_1_wrapper.vhd
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# catch { write_hwdef -file design_1_wrapper.hwdef }
# synth_design -top design_1_wrapper -part xc7z020clg484-1
Command: synth_design -top design_1_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 292.574 ; gain = 134.262
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:42]
INFO: [Synth 8-3491] module 'design_1' declared at 'C:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1814' bound to instance 'design_1_i' of component 'design_1' [C:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:71]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1842]
INFO: [Synth 8-3491] module 'design_1_ECG_Unit_0_0' declared at 'c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_ECG_Unit_0_0/synth/design_1_ECG_Unit_0_0.vhd:56' bound to instance 'ECG_Unit_0' of component 'design_1_ECG_Unit_0_0' [C:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2322]
INFO: [Synth 8-638] synthesizing module 'design_1_ECG_Unit_0_0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_ECG_Unit_0_0/synth/design_1_ECG_Unit_0_0.vhd:98]
INFO: [Synth 8-3491] module 'ECG_Unit_v1_0' declared at 'c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/ECG_Unit_v1_4/fbc1f51f/hdl/ECG_Unit_v1_0.vhd:6' bound to instance 'U0' of component 'ECG_Unit_v1_0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_ECG_Unit_0_0/synth/design_1_ECG_Unit_0_0.vhd:215]
INFO: [Synth 8-638] synthesizing module 'ECG_Unit_v1_0__parameterized0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/ECG_Unit_v1_4/fbc1f51f/hdl/ECG_Unit_v1_0.vhd:99]
INFO: [Synth 8-3491] module 'ECG_Unit_v1_0_S00_AXI' declared at 'c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/ECG_Unit_v1_4/fbc1f51f/hdl/ECG_Unit_v1_0_S00_AXI.vhd:6' bound to instance 'ECG_Unit_v1_0_S00_AXI_inst' of component 'ECG_Unit_v1_0_S00_AXI' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/ECG_Unit_v1_4/fbc1f51f/hdl/ECG_Unit_v1_0.vhd:280]
INFO: [Synth 8-638] synthesizing module 'ECG_Unit_v1_0_S00_AXI__parameterized0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/ECG_Unit_v1_4/fbc1f51f/hdl/ECG_Unit_v1_0_S00_AXI.vhd:88]
INFO: [Synth 8-226] default block is never used [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/ECG_Unit_v1_4/fbc1f51f/hdl/ECG_Unit_v1_0_S00_AXI.vhd:285]
INFO: [Synth 8-226] default block is never used [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/ECG_Unit_v1_4/fbc1f51f/hdl/ECG_Unit_v1_0_S00_AXI.vhd:667]
INFO: [Synth 8-256] done synthesizing module 'ECG_Unit_v1_0_S00_AXI__parameterized0' (1#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/ECG_Unit_v1_4/fbc1f51f/hdl/ECG_Unit_v1_0_S00_AXI.vhd:88]
INFO: [Synth 8-3491] module 'ECG_Unit_v1_0_S00_AXIS' declared at 'c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/ECG_Unit_v1_4/fbc1f51f/hdl/ECG_Unit_v1_0_S00_AXIS.vhd:6' bound to instance 'ECG_Unit_v1_0_S00_AXIS_inst' of component 'ECG_Unit_v1_0_S00_AXIS' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/ECG_Unit_v1_4/fbc1f51f/hdl/ECG_Unit_v1_0.vhd:313]
INFO: [Synth 8-638] synthesizing module 'ECG_Unit_v1_0_S00_AXIS__parameterized0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/ECG_Unit_v1_4/fbc1f51f/hdl/ECG_Unit_v1_0_S00_AXIS.vhd:64]
INFO: [Synth 8-3491] module 'axis_fifo' declared at 'c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/ECG_Unit_v1_4/fbc1f51f/hdl/axis_fifo.vhd:28' bound to instance 'samples_in' of component 'axis_fifo' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/ECG_Unit_v1_4/fbc1f51f/hdl/ECG_Unit_v1_0_S00_AXIS.vhd:68]
INFO: [Synth 8-638] synthesizing module 'axis_fifo__parameterized0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/ECG_Unit_v1_4/fbc1f51f/hdl/axis_fifo.vhd:85]
INFO: [Synth 8-226] default block is never used [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/ECG_Unit_v1_4/fbc1f51f/hdl/axis_fifo.vhd:485]
WARNING: [Synth 8-3512] assigned value '-1' out of range [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/ECG_Unit_v1_4/fbc1f51f/hdl/axis_fifo.vhd:535]
WARNING: [Synth 8-3512] assigned value '-1' out of range [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/ECG_Unit_v1_4/fbc1f51f/hdl/axis_fifo.vhd:581]
WARNING: [Synth 8-3848] Net M_AXIS_TUSER in module/entity axis_fifo__parameterized0 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/ECG_Unit_v1_4/fbc1f51f/hdl/axis_fifo.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'axis_fifo__parameterized0' (2#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/ECG_Unit_v1_4/fbc1f51f/hdl/axis_fifo.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'ECG_Unit_v1_0_S00_AXIS__parameterized0' (3#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/ECG_Unit_v1_4/fbc1f51f/hdl/ECG_Unit_v1_0_S00_AXIS.vhd:64]
INFO: [Synth 8-3491] module 'ECG_Unit_v1_0_M00_AXIS' declared at 'c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/ECG_Unit_v1_4/fbc1f51f/hdl/ECG_Unit_v1_0_M00_AXIS.vhd:6' bound to instance 'ECG_Unit_v1_0_M00_AXIS_inst' of component 'ECG_Unit_v1_0_M00_AXIS' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/ECG_Unit_v1_4/fbc1f51f/hdl/ECG_Unit_v1_0.vhd:355]
INFO: [Synth 8-638] synthesizing module 'ECG_Unit_v1_0_M00_AXIS__parameterized0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/ECG_Unit_v1_4/fbc1f51f/hdl/ECG_Unit_v1_0_M00_AXIS.vhd:66]
INFO: [Synth 8-3491] module 'axis_fifo' declared at 'c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/ECG_Unit_v1_4/fbc1f51f/hdl/axis_fifo.vhd:28' bound to instance 'samples_out' of component 'axis_fifo' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/ECG_Unit_v1_4/fbc1f51f/hdl/ECG_Unit_v1_0_M00_AXIS.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'ECG_Unit_v1_0_M00_AXIS__parameterized0' (4#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/ECG_Unit_v1_4/fbc1f51f/hdl/ECG_Unit_v1_0_M00_AXIS.vhd:66]
INFO: [Synth 8-3491] module 'multiplier' declared at 'c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/ECG_Unit_v1_4/fbc1f51f/hdl/multiplier.vhd:5' bound to instance 'square' of component 'multiplier' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/ECG_Unit_v1_4/fbc1f51f/hdl/ECG_Unit_v1_0.vhd:401]
INFO: [Synth 8-638] synthesizing module 'multiplier__parameterized0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/ECG_Unit_v1_4/fbc1f51f/hdl/multiplier.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'multiplier__parameterized0' (5#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/ECG_Unit_v1_4/fbc1f51f/hdl/multiplier.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'ECG_Unit_v1_0__parameterized0' (6#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/ECG_Unit_v1_4/fbc1f51f/hdl/ECG_Unit_v1_0.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'design_1_ECG_Unit_0_0' (7#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_ECG_Unit_0_0/synth/design_1_ECG_Unit_0_0.vhd:98]
INFO: [Synth 8-113] binding component instance 'GND' to cell 'GND' [C:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2368]
INFO: [Synth 8-113] binding component instance 'VCC' to cell 'VCC' [C:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2372]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_0_0' declared at 'c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:59' bound to instance 'axi_gpio_0' of component 'design_1_axi_gpio_0_0' [C:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2376]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:86]
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/axi_gpio.vhd:189' bound to instance 'U0' of component 'axi_gpio' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:167]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 10000 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/axi_gpio.vhd:219]
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 10000 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/axi_gpio.vhd:220]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (8#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (8#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (8#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (8#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (8#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (8#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (8#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (8#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized7' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized7' (8#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized8' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized8' (8#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized9' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized9' (8#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized10' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized10' (8#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized11' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized11' (8#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized12' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized12' (8#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized13' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized13' (8#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized14' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized14' (8#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized15' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized15' (8#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized16' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized16' (8#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized17' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized17' (8#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized18' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized18' (8#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized19' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized19' (8#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized20' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized20' (8#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (9#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:445]
INFO: [Synth 8-4512] found unpartitioned construct node [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:416]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (10#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (11#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'interrupt_control' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/interrupt_control_v3_1/61569263/hdl/src/vhdl/interrupt_control.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'interrupt_control' (12#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/interrupt_control_v3_1/61569263/hdl/src/vhdl/interrupt_control.vhd:259]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-226] default block is never used [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/gpio_core.vhd:579]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:739]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:739]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:739]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:739]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:739]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:739]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:739]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:739]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:756]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:756]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:756]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:756]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:756]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:756]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:756]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:756]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (13#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:739]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:739]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:739]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:739]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:739]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:756]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:756]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:756]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:756]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:756]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (13#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (14#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized0' (15#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_0' (16#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:86]
INFO: [Synth 8-3491] module 'design_1_bandPass_fir_0_0' declared at 'c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_bandPass_fir_0_0/synth/design_1_bandPass_fir_0_0.vhd:59' bound to instance 'bandPass_fir_0' of component 'design_1_bandPass_fir_0_0' [C:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2401]
INFO: [Synth 8-638] synthesizing module 'design_1_bandPass_fir_0_0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_bandPass_fir_0_0/synth/design_1_bandPass_fir_0_0.vhd:73]
INFO: [Synth 8-3491] module 'fir_compiler_v7_2' declared at 'c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2.vhd:109' bound to instance 'U0' of component 'fir_compiler_v7_2' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_bandPass_fir_0_0/synth/design_1_bandPass_fir_0_0.vhd:198]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2__parameterized0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2.vhd:234]
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_viv' declared at 'c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:59549' bound to instance 'i_synth' of component 'fir_compiler_v7_2_viv' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2.vhd:240]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_viv__parameterized0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:59686]
INFO: [Synth 8-3491] module 'single_rate' declared at 'c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14877' bound to instance 'i_single_rate' of component 'single_rate' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:59696]
INFO: [Synth 8-638] synthesizing module 'single_rate__parameterized0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:15005]
INFO: [Synth 8-638] synthesizing module 'glb_ifx_slave' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:2895]
INFO: [Synth 8-3491] module 'glb_srl_fifo' declared at 'c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:2412' bound to instance 'fifo0' of component 'glb_srl_fifo' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:2928]
INFO: [Synth 8-638] synthesizing module 'glb_srl_fifo__parameterized0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:2464]
INFO: [Synth 8-256] done synthesizing module 'glb_srl_fifo__parameterized0' (17#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:2464]
INFO: [Synth 8-256] done synthesizing module 'glb_ifx_slave' (18#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:2895]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:17450]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:17455]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:17456]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:17457]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:17458]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:17459]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay' (19#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized0' (19#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized1' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized1' (19#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized2' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized2' (19#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized3' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized3' (19#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized4' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized4' (19#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized5' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized5' (19#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized6' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized6' (19#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized7' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized7' (19#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'filt_mem' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12540]
INFO: [Synth 8-638] synthesizing module 'sp_mem' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:7813]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = block [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8013]
INFO: [Synth 8-256] done synthesizing module 'sp_mem' (20#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:7813]
INFO: [Synth 8-256] done synthesizing module 'filt_mem' (21#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12540]
INFO: [Synth 8-638] synthesizing module 'filt_mem__parameterized0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12540]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12582]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12584]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12587]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:7813]
INFO: [Synth 8-4472] Detected and applied attribute rom_style = block [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:7984]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized0' (21#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:7813]
INFO: [Synth 8-256] done synthesizing module 'filt_mem__parameterized0' (21#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12540]
INFO: [Synth 8-638] synthesizing module 'cntrl_delay' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:10445]
INFO: [Synth 8-256] done synthesizing module 'cntrl_delay' (22#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:10445]
INFO: [Synth 8-638] synthesizing module 'buff' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:9444]
INFO: [Synth 8-506] null port 'READ_ADDR' ignored [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:9435]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized8' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized8' (22#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'buff' (23#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:9444]
INFO: [Synth 8-638] synthesizing module 'addsub_mult_accum' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12058]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized9' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized9' (23#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized10' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized10' (23#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized11' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized11' (23#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'calc' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:10908]
INFO: [Synth 8-113] binding component instance 'i_dsp48e1' to cell 'DSP48E1' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:11129]
INFO: [Synth 8-256] done synthesizing module 'calc' (24#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:10908]
INFO: [Synth 8-256] done synthesizing module 'addsub_mult_accum' (25#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12058]
INFO: [Synth 8-638] synthesizing module 'addsub_mult_accum__parameterized0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12058]
INFO: [Synth 8-638] synthesizing module 'calc__parameterized0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:10908]
INFO: [Synth 8-113] binding component instance 'i_dsp48e1' to cell 'DSP48E1' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:11129]
INFO: [Synth 8-256] done synthesizing module 'calc__parameterized0' (25#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:10908]
INFO: [Synth 8-256] done synthesizing module 'addsub_mult_accum__parameterized0' (25#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12058]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized12' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized12' (25#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized13' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized13' (25#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized14' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized14' (25#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'ext_mult' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14503]
INFO: [Synth 8-638] synthesizing module 'add_accum' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:11453]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized15' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized15' (25#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized16' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized16' (25#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'calc__parameterized1' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:10908]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized17' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized17' (25#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized18' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized18' (25#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-113] binding component instance 'i_dsp48e1' to cell 'DSP48E1' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:11129]
INFO: [Synth 8-256] done synthesizing module 'calc__parameterized1' (25#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:10908]
INFO: [Synth 8-256] done synthesizing module 'add_accum' (26#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:11453]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized19' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized19' (26#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized20' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized20' (26#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
WARNING: [Synth 8-3848] Net pin_open[fab] in module/entity ext_mult does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14514]
WARNING: [Synth 8-3848] Net pin_open[casc] in module/entity ext_mult does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14514]
INFO: [Synth 8-256] done synthesizing module 'ext_mult' (27#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14503]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:19588]
INFO: [Synth 8-638] synthesizing module 'glb_ifx_master' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:3088]
INFO: [Synth 8-3491] module 'glb_srl_fifo' declared at 'c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:2412' bound to instance 'fifo0' of component 'glb_srl_fifo' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:3124]
INFO: [Synth 8-638] synthesizing module 'glb_srl_fifo__parameterized2' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:2464]
INFO: [Synth 8-256] done synthesizing module 'glb_srl_fifo__parameterized2' (27#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:2464]
INFO: [Synth 8-256] done synthesizing module 'glb_ifx_master' (28#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:3088]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:19695]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:19696]
INFO: [Synth 8-256] done synthesizing module 'single_rate__parameterized0' (29#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:15005]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_viv__parameterized0' (30#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:59686]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2__parameterized0' (31#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'design_1_bandPass_fir_0_0' (32#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_bandPass_fir_0_0/synth/design_1_bandPass_fir_0_0.vhd:73]
INFO: [Synth 8-3491] module 'design_1_broadcast_signal_0_0' declared at 'c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_broadcast_signal_0_0/synth/design_1_broadcast_signal_0_0.v:57' bound to instance 'broadcast_signal_0' of component 'design_1_broadcast_signal_0_0' [C:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2413]
INFO: [Synth 8-638] synthesizing module 'design_1_broadcast_signal_0_0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_broadcast_signal_0_0/synth/design_1_broadcast_signal_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axis_broadcaster_v1_1_top_design_1_broadcast_signal_0_0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_broadcast_signal_0_0/axis_broadcaster_v1_1/hdl/verilog/axis_broadcaster_v1_1_top_design_1_broadcast_signal_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'axis_broadcaster_v1_1_core' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axis_broadcaster_v1_1/7507256e/hdl/verilog/axis_broadcaster_v1_1_core.v:59]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_util_axis2vector' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/0c878f81/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_util_axis2vector' (33#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/0c878f81/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_util_vector2axis' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/0c878f81/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_util_vector2axis' (34#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/0c878f81/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_broadcaster_v1_1_core' (35#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axis_broadcaster_v1_1/7507256e/hdl/verilog/axis_broadcaster_v1_1_core.v:59]
INFO: [Synth 8-638] synthesizing module 'axis_broadcaster_v1_1_tdata_remap_design_1_broadcast_signal_0_0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_broadcast_signal_0_0/axis_broadcaster_v1_1/hdl/verilog/axis_broadcaster_v1_1_tdata_remap_design_1_broadcast_signal_0_0.v:49]
INFO: [Synth 8-256] done synthesizing module 'axis_broadcaster_v1_1_tdata_remap_design_1_broadcast_signal_0_0' (36#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_broadcast_signal_0_0/axis_broadcaster_v1_1/hdl/verilog/axis_broadcaster_v1_1_tdata_remap_design_1_broadcast_signal_0_0.v:49]
INFO: [Synth 8-638] synthesizing module 'axis_broadcaster_v1_1_tuser_remap_design_1_broadcast_signal_0_0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_broadcast_signal_0_0/axis_broadcaster_v1_1/hdl/verilog/axis_broadcaster_v1_1_tuser_remap_design_1_broadcast_signal_0_0.v:49]
INFO: [Synth 8-256] done synthesizing module 'axis_broadcaster_v1_1_tuser_remap_design_1_broadcast_signal_0_0' (37#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_broadcast_signal_0_0/axis_broadcaster_v1_1/hdl/verilog/axis_broadcaster_v1_1_tuser_remap_design_1_broadcast_signal_0_0.v:49]
INFO: [Synth 8-256] done synthesizing module 'axis_broadcaster_v1_1_top_design_1_broadcast_signal_0_0' (38#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_broadcast_signal_0_0/axis_broadcaster_v1_1/hdl/verilog/axis_broadcaster_v1_1_top_design_1_broadcast_signal_0_0.v:60]
INFO: [Synth 8-256] done synthesizing module 'design_1_broadcast_signal_0_0' (39#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_broadcast_signal_0_0/synth/design_1_broadcast_signal_0_0.v:57]
INFO: [Synth 8-3491] module 'design_1_difference_signal_0_0' declared at 'c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_difference_signal_0_0/synth/design_1_difference_signal_0_0.vhd:59' bound to instance 'difference_signal_0' of component 'design_1_difference_signal_0_0' [C:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2430]
INFO: [Synth 8-638] synthesizing module 'design_1_difference_signal_0_0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_difference_signal_0_0/synth/design_1_difference_signal_0_0.vhd:89]
INFO: [Synth 8-3491] module 'axi_fifo_mm_s' declared at 'c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axi_fifo_mm_s.vhd:121' bound to instance 'U0' of component 'axi_fifo_mm_s' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_difference_signal_0_0/synth/design_1_difference_signal_0_0.vhd:246]
INFO: [Synth 8-638] synthesizing module 'axi_fifo_mm_s__parameterized0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axi_fifo_mm_s.vhd:278]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (39#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:445]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (39#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (39#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'ipic2axi_s' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/ipic2axi_s.vhd:187]
INFO: [Synth 8-638] synthesizing module 'fifo' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/fifo.vhd:158]
INFO: [Synth 8-638] synthesizing module 'axis_fg' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:147]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12298]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12299]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12301]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12302]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12304]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12305]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12668]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12669]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12670]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (40#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-638] synthesizing module 'input_blk' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk' (41#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at 'c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6231]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block' (42#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16919]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16980]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper' (43#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width' (44#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr' (45#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block' (46#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top' (47#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth' (48#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized0' (49#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'memory' (50#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (51#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'compare' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7539]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7551]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7551]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7551]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7551]
INFO: [Synth 8-256] done synthesizing module 'compare' (52#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss' (53#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'rd_pe_ss' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:9426]
INFO: [Synth 8-256] done synthesizing module 'rd_pe_ss' (54#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:9426]
INFO: [Synth 8-638] synthesizing module 'rd_fwft' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10857]
INFO: [Synth 8-226] default block is never used [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10958]
INFO: [Synth 8-226] default block is never used [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11282]
INFO: [Synth 8-226] default block is never used [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11367]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft' (55#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10857]
INFO: [Synth 8-638] synthesizing module 'dc_ss_fwft' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10723]
INFO: [Synth 8-638] synthesizing module 'updn_cntr' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8297]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr' (56#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8297]
INFO: [Synth 8-256] done synthesizing module 'dc_ss_fwft' (57#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10723]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (58#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (59#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss' (60#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-638] synthesizing module 'wr_pf_ss' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:14533]
INFO: [Synth 8-256] done synthesizing module 'wr_pf_ss' (61#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:14533]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (62#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'output_blk' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk' (63#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (64#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (65#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth' (66#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0' (67#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
WARNING: [Synth 8-3848] Net axi_aw_prog_full_thresh_axi_fifo in module/entity axis_fg does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:231]
WARNING: [Synth 8-3848] Net axi_aw_prog_empty_thresh_axi_fifo in module/entity axis_fg does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:232]
WARNING: [Synth 8-3848] Net axi_w_prog_full_thresh_axi_fifo in module/entity axis_fg does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:242]
WARNING: [Synth 8-3848] Net axi_w_prog_empty_thresh_axi_fifo in module/entity axis_fg does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:243]
WARNING: [Synth 8-3848] Net axi_b_prog_full_thresh_axi_fifo in module/entity axis_fg does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:253]
WARNING: [Synth 8-3848] Net axi_b_prog_empty_thresh_axi_fifo in module/entity axis_fg does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:254]
WARNING: [Synth 8-3848] Net axi_ar_prog_full_thresh_axi_fifo in module/entity axis_fg does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:264]
WARNING: [Synth 8-3848] Net axi_ar_prog_empty_thresh_axi_fifo in module/entity axis_fg does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:265]
WARNING: [Synth 8-3848] Net axi_r_prog_full_thresh_axi_fifo in module/entity axis_fg does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:275]
WARNING: [Synth 8-3848] Net axi_r_prog_empty_thresh_axi_fifo in module/entity axis_fg does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:276]
WARNING: [Synth 8-3848] Net axis_prog_full_thresh in module/entity axis_fg does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:292]
WARNING: [Synth 8-3848] Net axis_prog_empty_thresh in module/entity axis_fg does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:293]
INFO: [Synth 8-256] done synthesizing module 'axis_fg' (68#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'fifo' (69#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/fifo.vhd:158]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/ca55fafe/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized0' (69#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized0' (69#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = distributed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5427]
INFO: [Synth 8-256] done synthesizing module 'dmem' (70#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized0' (70#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized0' (70#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized0' (70#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized0' (70#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'dc_ss' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15775]
INFO: [Synth 8-638] synthesizing module 'updn_cntr__parameterized0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8297]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr__parameterized0' (70#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8297]
INFO: [Synth 8-256] done synthesizing module 'dc_ss' (71#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15775]
INFO: [Synth 8-638] synthesizing module 'rd_fwft__parameterized0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10857]
INFO: [Synth 8-226] default block is never used [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10958]
INFO: [Synth 8-226] default block is never used [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11282]
INFO: [Synth 8-226] default block is never used [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11367]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft__parameterized0' (71#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10857]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized0' (71#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized0' (71#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized0' (71#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized0' (71#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized0' (71#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized0' (71#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized0' (71#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized0' (71#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized0' (71#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (72#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/ca55fafe/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'ipic2axi_s' (73#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/ipic2axi_s.vhd:187]
INFO: [Synth 8-256] done synthesizing module 'axi_fifo_mm_s__parameterized0' (74#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axi_fifo_mm_s.vhd:278]
INFO: [Synth 8-256] done synthesizing module 'design_1_difference_signal_0_0' (75#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_difference_signal_0_0/synth/design_1_difference_signal_0_0.vhd:89]
INFO: [Synth 8-3491] module 'design_1_differentiator_fir_0_0' declared at 'c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_differentiator_fir_0_0/synth/design_1_differentiator_fir_0_0.vhd:59' bound to instance 'differentiator_fir_0' of component 'design_1_differentiator_fir_0_0' [C:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2458]
INFO: [Synth 8-638] synthesizing module 'design_1_differentiator_fir_0_0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_differentiator_fir_0_0/synth/design_1_differentiator_fir_0_0.vhd:73]
INFO: [Synth 8-3491] module 'fir_compiler_v7_2' declared at 'c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2.vhd:109' bound to instance 'U0' of component 'fir_compiler_v7_2' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_differentiator_fir_0_0/synth/design_1_differentiator_fir_0_0.vhd:198]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2__parameterized2' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2.vhd:234]
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_viv' declared at 'c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:59549' bound to instance 'i_synth' of component 'fir_compiler_v7_2_viv' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2.vhd:240]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_viv__parameterized2' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:59686]
INFO: [Synth 8-3491] module 'single_rate' declared at 'c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14877' bound to instance 'i_single_rate' of component 'single_rate' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:59696]
INFO: [Synth 8-638] synthesizing module 'single_rate__parameterized2' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:15005]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:17450]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:17455]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:17456]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:17457]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:17458]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:17459]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized21' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized21' (75#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized22' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized22' (75#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized23' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized23' (75#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized24' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized24' (75#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'filt_mem__parameterized1' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12540]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized1' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:7813]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized1' (75#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:7813]
INFO: [Synth 8-256] done synthesizing module 'filt_mem__parameterized1' (75#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12540]
INFO: [Synth 8-638] synthesizing module 'filt_mem__parameterized2' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12540]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12582]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12584]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12587]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized2' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:7813]
INFO: [Synth 8-4472] Detected and applied attribute rom_style = distributed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:7919]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized2' (75#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:7813]
INFO: [Synth 8-256] done synthesizing module 'filt_mem__parameterized2' (75#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12540]
INFO: [Synth 8-638] synthesizing module 'cntrl_delay__parameterized0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:10445]
INFO: [Synth 8-256] done synthesizing module 'cntrl_delay__parameterized0' (75#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:10445]
INFO: [Synth 8-638] synthesizing module 'buff__parameterized0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:9444]
INFO: [Synth 8-506] null port 'READ_ADDR' ignored [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:9435]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized25' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized25' (75#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'buff__parameterized0' (75#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:9444]
INFO: [Synth 8-638] synthesizing module 'addsub_mult_accum__parameterized1' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12058]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized26' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized26' (75#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'calc__parameterized2' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:10908]
INFO: [Synth 8-113] binding component instance 'i_dsp48e1' to cell 'DSP48E1' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:11129]
INFO: [Synth 8-256] done synthesizing module 'calc__parameterized2' (75#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:10908]
INFO: [Synth 8-256] done synthesizing module 'addsub_mult_accum__parameterized1' (75#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12058]
INFO: [Synth 8-638] synthesizing module 'addsub_mult_accum__parameterized2' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12058]
INFO: [Synth 8-638] synthesizing module 'calc__parameterized3' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:10908]
INFO: [Synth 8-113] binding component instance 'i_dsp48e1' to cell 'DSP48E1' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:11129]
INFO: [Synth 8-256] done synthesizing module 'calc__parameterized3' (75#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:10908]
INFO: [Synth 8-256] done synthesizing module 'addsub_mult_accum__parameterized2' (75#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12058]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized27' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized27' (75#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized28' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized28' (75#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized29' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized29' (75#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'ext_mult__parameterized0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14503]
WARNING: [Synth 8-3848] Net pin_open[fab] in module/entity ext_mult__parameterized0 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14514]
WARNING: [Synth 8-3848] Net pin_open[casc] in module/entity ext_mult__parameterized0 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14514]
INFO: [Synth 8-256] done synthesizing module 'ext_mult__parameterized0' (75#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14503]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:19588]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:19695]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:19696]
INFO: [Synth 8-256] done synthesizing module 'single_rate__parameterized2' (75#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:15005]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_viv__parameterized2' (75#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:59686]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2__parameterized2' (75#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'design_1_differentiator_fir_0_0' (76#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_differentiator_fir_0_0/synth/design_1_differentiator_fir_0_0.vhd:73]
INFO: [Synth 8-3491] module 'design_1_noise_free_signal_0_0' declared at 'c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_noise_free_signal_0_0/synth/design_1_noise_free_signal_0_0.vhd:59' bound to instance 'noise_free_signal_0' of component 'design_1_noise_free_signal_0_0' [C:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2470]
INFO: [Synth 8-638] synthesizing module 'design_1_noise_free_signal_0_0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_noise_free_signal_0_0/synth/design_1_noise_free_signal_0_0.vhd:89]
INFO: [Synth 8-3491] module 'axi_fifo_mm_s' declared at 'c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axi_fifo_mm_s.vhd:121' bound to instance 'U0' of component 'axi_fifo_mm_s' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_noise_free_signal_0_0/synth/design_1_noise_free_signal_0_0.vhd:246]
INFO: [Synth 8-638] synthesizing module 'axi_fifo_mm_s__parameterized2' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axi_fifo_mm_s.vhd:278]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized1' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized1' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized1' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized1' (76#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:445]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized1' (76#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized1' (76#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'axi_fifo_mm_s__parameterized2' (76#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axi_fifo_mm_s.vhd:278]
INFO: [Synth 8-256] done synthesizing module 'design_1_noise_free_signal_0_0' (77#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_noise_free_signal_0_0/synth/design_1_noise_free_signal_0_0.vhd:89]
INFO: [Synth 8-3491] module 'design_1_processing_system7_0_0' declared at 'c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:57' bound to instance 'processing_system7_0' of component 'design_1_processing_system7_0_0' [C:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2498]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:154]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (78#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:606]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2232]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (79#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2233]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2234]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2236]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2237]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2238]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2239]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2240]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2241]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2242]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2243]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2244]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2245]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2256]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2256]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2256]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
INFO: [Common 17-14] Message 'Synth 8-4446' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'PS7' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:26452]
INFO: [Synth 8-256] done synthesizing module 'PS7' (80#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:26452]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:215]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:216]
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:232]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:246]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:247]
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:261]
WARNING: [Synth 8-3848] Net PJTAG_TDO in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:298]
WARNING: [Synth 8-3848] Net TRACE_CTL_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1304]
WARNING: [Synth 8-3848] Net TRACE_DATA_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1305]
WARNING: [Synth 8-3848] Net TRACE_CLK_OUT in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:407]
WARNING: [Synth 8-3848] Net ENET0_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1050]
WARNING: [Synth 8-3848] Net ENET0_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1051]
WARNING: [Synth 8-3848] Net ENET0_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1054]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1052]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1053]
WARNING: [Synth 8-3848] Net ENET1_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1059]
WARNING: [Synth 8-3848] Net ENET1_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1060]
WARNING: [Synth 8-3848] Net ENET1_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1063]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1061]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1062]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_ATID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1072]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_DATA_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1070]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_VALID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1071]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (81#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:154]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:318]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (82#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_axi_periph_0' [C:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:989]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_OBU1DD' [C:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_OBU1DD' (83#1) [C:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1FBREZ4' [C:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1FBREZ4' (84#1) [C:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:158]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_MVV5YQ' [C:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:263]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_MVV5YQ' (85#1) [C:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:263]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1GHG26R' [C:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:370]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1GHG26R' (86#1) [C:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:370]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_PJ7QT3' [C:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:471]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_PJ7QT3' (87#1) [C:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:471]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1CFO1MB' [C:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:595]
INFO: [Synth 8-3491] module 'design_1_auto_pc_0' declared at 'c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:57' bound to instance 'auto_pc' of component 'design_1_auto_pc_0' [C:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:778]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector' (88#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice' (89#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' (89#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' (89#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' (89#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi' (90#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice' (91#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' (92#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' (93#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' (94#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' (95#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' (96#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' (97#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' (97#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' (98#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' (99#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' (100#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' (100#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' (100#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' (101#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' (101#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' (101#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' (101#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' (101#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' (101#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' (101#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' (101#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s' (102#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' (103#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (104#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1CFO1MB' (105#1) [C:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:595]
INFO: [Synth 8-3491] module 'design_1_xbar_0' declared at 'c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:57' bound to instance 'xbar' of component 'design_1_xbar_0' [C:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1694]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar_sasd' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_arbiter_sasd' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_arbiter_sasd' (106#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_carry_and' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_carry_and' (107#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static' (108#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' (108#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' (108#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized2' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized2' (108#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized3' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized3' (108#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder' (109#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter' (110#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter__parameterized0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter__parameterized0' (110#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc' (111#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' (111#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' (111#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' (111#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' (111#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_decerr_slave' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_decerr_slave' (112#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar_sasd' (113#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar' (114#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (115#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_axi_periph_0' (116#1) [C:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:989]
INFO: [Synth 8-3491] module 'design_1_raw_signal_0_0' declared at 'c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_raw_signal_0_0/synth/design_1_raw_signal_0_0.vhd:59' bound to instance 'raw_signal_0' of component 'design_1_raw_signal_0_0' [C:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2714]
INFO: [Synth 8-638] synthesizing module 'design_1_raw_signal_0_0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_raw_signal_0_0/synth/design_1_raw_signal_0_0.vhd:89]
INFO: [Synth 8-3491] module 'axi_fifo_mm_s' declared at 'c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axi_fifo_mm_s.vhd:121' bound to instance 'U0' of component 'axi_fifo_mm_s' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_raw_signal_0_0/synth/design_1_raw_signal_0_0.vhd:246]
INFO: [Synth 8-638] synthesizing module 'axi_fifo_mm_s__parameterized4' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axi_fifo_mm_s.vhd:278]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized2' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized2' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized2' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized2' (116#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:445]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized2' (116#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized2' (116#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'ipic2axi_s__parameterized0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/ipic2axi_s.vhd:187]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/fifo.vhd:158]
INFO: [Synth 8-638] synthesizing module 'axis_fg__parameterized0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:147]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized1' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized1' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized1' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized1' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized1' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized1' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized1' (116#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized1' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized1' (116#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized1' (116#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized1' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized1' (116#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized1' (116#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized1' (116#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized1' (116#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized1' (116#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
WARNING: [Synth 8-3848] Net axi_aw_prog_full_thresh_axi_fifo in module/entity axis_fg__parameterized0 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:231]
WARNING: [Synth 8-3848] Net axi_aw_prog_empty_thresh_axi_fifo in module/entity axis_fg__parameterized0 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:232]
WARNING: [Synth 8-3848] Net axi_w_prog_full_thresh_axi_fifo in module/entity axis_fg__parameterized0 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:242]
WARNING: [Synth 8-3848] Net axi_w_prog_empty_thresh_axi_fifo in module/entity axis_fg__parameterized0 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:243]
WARNING: [Synth 8-3848] Net axi_b_prog_full_thresh_axi_fifo in module/entity axis_fg__parameterized0 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:253]
WARNING: [Synth 8-3848] Net axi_b_prog_empty_thresh_axi_fifo in module/entity axis_fg__parameterized0 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:254]
WARNING: [Synth 8-3848] Net axi_ar_prog_full_thresh_axi_fifo in module/entity axis_fg__parameterized0 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:264]
WARNING: [Synth 8-3848] Net axi_ar_prog_empty_thresh_axi_fifo in module/entity axis_fg__parameterized0 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:265]
WARNING: [Synth 8-3848] Net axi_r_prog_full_thresh_axi_fifo in module/entity axis_fg__parameterized0 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:275]
WARNING: [Synth 8-3848] Net axi_r_prog_empty_thresh_axi_fifo in module/entity axis_fg__parameterized0 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:276]
WARNING: [Synth 8-3848] Net axis_prog_full_thresh in module/entity axis_fg__parameterized0 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:292]
WARNING: [Synth 8-3848] Net axis_prog_empty_thresh in module/entity axis_fg__parameterized0 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:293]
INFO: [Synth 8-256] done synthesizing module 'axis_fg__parameterized0' (116#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized0' (116#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/fifo.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'ipic2axi_s__parameterized0' (116#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/ipic2axi_s.vhd:187]
INFO: [Synth 8-256] done synthesizing module 'axi_fifo_mm_s__parameterized4' (116#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axi_fifo_mm_s.vhd:278]
INFO: [Synth 8-256] done synthesizing module 'design_1_raw_signal_0_0' (117#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_raw_signal_0_0/synth/design_1_raw_signal_0_0.vhd:89]
INFO: [Synth 8-3491] module 'design_1_rst_processing_system7_0_100M_0' declared at 'c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/synth/design_1_rst_processing_system7_0_100M_0.vhd:59' bound to instance 'rst_processing_system7_0_100M' of component 'design_1_rst_processing_system7_0_100M_0' [C:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2742]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_processing_system7_0_100M_0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/synth/design_1_rst_processing_system7_0_100M_0.vhd:74]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/synth/design_1_rst_processing_system7_0_100M_0.vhd:120]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized0' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34504' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/lpf.vhd:190]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34504]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (118#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34504]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:449]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:480]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:489]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:499]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:509]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:519]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (118#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (119#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (120#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence' (121#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized0' (122#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_processing_system7_0_100M_0' (123#1) [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/synth/design_1_rst_processing_system7_0_100M_0.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'design_1' (124#1) [C:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1842]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (125#1) [C:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:29 ; elapsed = 00:02:31 . Memory (MB): peak = 554.664 ; gain = 396.352
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[fab] [47] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[fab] [46] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[fab] [45] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[fab] [44] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[fab] [43] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[fab] [42] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[fab] [41] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[fab] [40] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[fab] [39] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[fab] [38] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[fab] [37] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[fab] [36] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[fab] [35] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[fab] [34] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[fab] [33] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[fab] [32] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[fab] [31] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[fab] [30] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[fab] [29] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[fab] [28] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[fab] [27] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[fab] [26] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[fab] [25] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[fab] [24] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[fab] [23] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[fab] [22] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[fab] [21] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[fab] [20] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[fab] [19] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[fab] [18] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[fab] [17] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[fab] [16] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[fab] [15] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[fab] [14] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[fab] [13] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[fab] [12] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[fab] [11] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[fab] [10] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[fab] [9] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[fab] [8] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[fab] [7] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[fab] [6] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[fab] [5] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[fab] [4] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[fab] [3] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[fab] [2] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[fab] [1] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[fab] [0] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[casc] [52] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[casc] [51] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[casc] [50] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[casc] [49] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[casc] [48] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[casc] [47] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[casc] [46] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[casc] [45] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[casc] [44] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[casc] [43] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[casc] [42] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[casc] [41] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[casc] [40] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[casc] [39] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[casc] [38] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[casc] [37] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[casc] [36] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[casc] [35] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[casc] [34] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[casc] [33] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[casc] [32] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[casc] [31] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[casc] [30] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[casc] [29] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[casc] [28] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[casc] [27] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[casc] [26] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[casc] [25] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[casc] [24] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[casc] [23] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[casc] [22] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[casc] [21] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[casc] [20] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[casc] [19] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[casc] [18] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[casc] [17] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[casc] [16] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[casc] [15] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[casc] [14] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[casc] [13] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[casc] [12] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[casc] [11] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[casc] [10] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[casc] [9] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[casc] [8] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[casc] [7] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[casc] [6] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[casc] [5] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[casc] [4] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[casc] [3] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[casc] [2] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Synth 8-3295] tying undriven pin \g_two_col_comb.i_gen_upper_bits :\PIN[casc] [1] to constant 0 [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14519]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:29 ; elapsed = 00:02:32 . Memory (MB): peak = 554.664 ; gain = 396.352
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 100 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.4/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [C:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 91 instances were transformed.
  FDR => FDRE: 90 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 725.859 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:43 ; elapsed = 00:02:46 . Memory (MB): peak = 725.859 ; gain = 567.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:43 ; elapsed = 00:02:46 . Memory (MB): peak = 725.859 ; gain = 567.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  C:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.runs/synth_1/dont_touch.xdc, line 5).
Applied set_property DONT_TOUCH = true for design_1_i/ECG_Unit_0. (constraint file  C:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.runs/synth_1/dont_touch.xdc, line 8).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_0. (constraint file  C:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.runs/synth_1/dont_touch.xdc, line 11).
Applied set_property DONT_TOUCH = true for design_1_i/bandPass_fir_0. (constraint file  C:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.runs/synth_1/dont_touch.xdc, line 14).
Applied set_property DONT_TOUCH = true for design_1_i/broadcast_signal_0. (constraint file  C:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.runs/synth_1/dont_touch.xdc, line 17).
Applied set_property DONT_TOUCH = true for design_1_i/difference_signal_0. (constraint file  C:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.runs/synth_1/dont_touch.xdc, line 20).
Applied set_property DONT_TOUCH = true for design_1_i/differentiator_fir_0. (constraint file  C:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.runs/synth_1/dont_touch.xdc, line 23).
Applied set_property DONT_TOUCH = true for design_1_i/noise_free_signal_0. (constraint file  C:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.runs/synth_1/dont_touch.xdc, line 26).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  C:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.runs/synth_1/dont_touch.xdc, line 29).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph. (constraint file  C:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.runs/synth_1/dont_touch.xdc, line 32).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph/xbar. (constraint file  C:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.runs/synth_1/dont_touch.xdc, line 35).
Applied set_property DONT_TOUCH = true for design_1_i/raw_signal_0. (constraint file  C:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.runs/synth_1/dont_touch.xdc, line 38).
Applied set_property DONT_TOUCH = true for design_1_i/rst_processing_system7_0_100M. (constraint file  C:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.runs/synth_1/dont_touch.xdc, line 41).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc. (constraint file  C:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.runs/synth_1/dont_touch.xdc, line 44).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_0/U0. (constraint file  C:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.runs/synth_1/dont_touch.xdc, line 47).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0/inst. (constraint file  C:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.runs/synth_1/dont_touch.xdc, line 65).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:45 ; elapsed = 00:02:48 . Memory (MB): peak = 725.859 ; gain = 567.547
---------------------------------------------------------------------------------
ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'not_afull_1_reg' into 'aempty_1_reg' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:2610]
INFO: [Synth 8-4471] merging register 'not_aempty_1_reg' into 'afull_1_reg' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:2611]
Trying to map ROM "rom" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-4471] merging register 'g_semi_parallel_and_smac.base_max_cntrl_reg' into 'g_semi_parallel_and_smac.base_max_reg' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:17436]
INFO: [Synth 8-4471] merging register 'g_semi_parallel_and_smac.we_gen_reg' into 'g_semi_parallel_and_smac.we_gen_cntrl_reg' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:17439]
INFO: [Synth 8-4471] merging register 'g_semi_parallel_and_smac.we_flush_reg' into 'g_semi_parallel_and_smac.we_gen_cntrl_reg' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:17470]
INFO: [Synth 8-4471] merging register 'g_semi_parallel_and_smac.base_en_cntrl_reg' into 'g_semi_parallel_and_smac.base_en_reg' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:17434]
INFO: [Synth 8-3936] Found unconnected internal register 'g_semi_parallel_and_smac.base_max_algn_reg' and it is trimmed from '3' to '2' bits. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:17627]
INFO: [Synth 8-3936] Found unconnected internal register 'g_semi_parallel_and_smac.we_gen_algn_reg' and it is trimmed from '3' to '2' bits. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:17616]
ROM "add" won't be mapped to RAM because it is too sparse.
ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "tmp" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic.
INFO: [Synth 8-4471] merging register 'g_semi_parallel_and_smac.base_max_cntrl_reg' into 'g_semi_parallel_and_smac.base_max_reg' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:17436]
INFO: [Synth 8-4471] merging register 'g_semi_parallel_and_smac.we_gen_reg' into 'g_semi_parallel_and_smac.we_gen_cntrl_reg' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:17439]
INFO: [Synth 8-4471] merging register 'g_semi_parallel_and_smac.we_flush_reg' into 'g_semi_parallel_and_smac.we_gen_cntrl_reg' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:17470]
INFO: [Synth 8-4471] merging register 'g_semi_parallel_and_smac.base_en_cntrl_reg' into 'g_semi_parallel_and_smac.base_en_reg' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:17434]
INFO: [Synth 8-3936] Found unconnected internal register 'g_semi_parallel_and_smac.base_max_algn_reg' and it is trimmed from '3' to '2' bits. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:17627]
INFO: [Synth 8-3936] Found unconnected internal register 'g_semi_parallel_and_smac.we_gen_algn_reg' and it is trimmed from '3' to '2' bits. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:17616]
ROM "add" won't be mapped to RAM because it is too sparse.
ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in5" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in4" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in3" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in5" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in4" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in3" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in5" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in4" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in3" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:136]
ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/sequence.vhd:222]
WARNING: [Synth 8-3848] Net M_AXIS_TUSER in module/entity axis_fifo__parameterized0 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/ECG_Unit_v1_4/fbc1f51f/hdl/axis_fifo.vhd:64]
WARNING: [Synth 8-3848] Net pin_open[fab] in module/entity ext_mult does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14514]
WARNING: [Synth 8-3848] Net pin_open[casc] in module/entity ext_mult does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14514]
WARNING: [Synth 8-3848] Net axi_aw_prog_full_thresh_axi_fifo in module/entity axis_fg does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:231]
WARNING: [Synth 8-3848] Net axi_aw_prog_empty_thresh_axi_fifo in module/entity axis_fg does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:232]
WARNING: [Synth 8-3848] Net axi_w_prog_full_thresh_axi_fifo in module/entity axis_fg does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:242]
WARNING: [Synth 8-3848] Net axi_w_prog_empty_thresh_axi_fifo in module/entity axis_fg does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:243]
WARNING: [Synth 8-3848] Net axi_b_prog_full_thresh_axi_fifo in module/entity axis_fg does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:253]
WARNING: [Synth 8-3848] Net axi_b_prog_empty_thresh_axi_fifo in module/entity axis_fg does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:254]
WARNING: [Synth 8-3848] Net axi_ar_prog_full_thresh_axi_fifo in module/entity axis_fg does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:264]
WARNING: [Synth 8-3848] Net axi_ar_prog_empty_thresh_axi_fifo in module/entity axis_fg does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:265]
WARNING: [Synth 8-3848] Net axi_r_prog_full_thresh_axi_fifo in module/entity axis_fg does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:275]
WARNING: [Synth 8-3848] Net axi_r_prog_empty_thresh_axi_fifo in module/entity axis_fg does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:276]
WARNING: [Synth 8-3848] Net axis_prog_full_thresh in module/entity axis_fg does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:292]
WARNING: [Synth 8-3848] Net axis_prog_empty_thresh in module/entity axis_fg does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:293]
WARNING: [Synth 8-3848] Net pin_open[fab] in module/entity ext_mult__parameterized0 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14514]
WARNING: [Synth 8-3848] Net pin_open[casc] in module/entity ext_mult__parameterized0 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:14514]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:215]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:216]
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:232]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:246]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:247]
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:261]
WARNING: [Synth 8-3848] Net PJTAG_TDO in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:298]
WARNING: [Synth 8-3848] Net TRACE_CTL_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1304]
WARNING: [Synth 8-3848] Net TRACE_DATA_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1305]
WARNING: [Synth 8-3848] Net TRACE_CLK_OUT in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:407]
WARNING: [Synth 8-3848] Net ENET0_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1050]
WARNING: [Synth 8-3848] Net ENET0_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1051]
WARNING: [Synth 8-3848] Net ENET0_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1054]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1052]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1053]
WARNING: [Synth 8-3848] Net ENET1_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1059]
WARNING: [Synth 8-3848] Net ENET1_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1060]
WARNING: [Synth 8-3848] Net ENET1_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1063]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1061]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1062]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_ATID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1072]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_DATA_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1070]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_VALID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1071]
WARNING: [Synth 8-3848] Net axi_aw_prog_full_thresh_axi_fifo in module/entity axis_fg__parameterized0 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:231]
WARNING: [Synth 8-3848] Net axi_aw_prog_empty_thresh_axi_fifo in module/entity axis_fg__parameterized0 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:232]
WARNING: [Synth 8-3848] Net axi_w_prog_full_thresh_axi_fifo in module/entity axis_fg__parameterized0 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:242]
WARNING: [Synth 8-3848] Net axi_w_prog_empty_thresh_axi_fifo in module/entity axis_fg__parameterized0 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:243]
WARNING: [Synth 8-3848] Net axi_b_prog_full_thresh_axi_fifo in module/entity axis_fg__parameterized0 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:253]
WARNING: [Synth 8-3848] Net axi_b_prog_empty_thresh_axi_fifo in module/entity axis_fg__parameterized0 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:254]
WARNING: [Synth 8-3848] Net axi_ar_prog_full_thresh_axi_fifo in module/entity axis_fg__parameterized0 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:264]
WARNING: [Synth 8-3848] Net axi_ar_prog_empty_thresh_axi_fifo in module/entity axis_fg__parameterized0 does not have driver. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:265]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:52 ; elapsed = 00:02:55 . Memory (MB): peak = 725.859 ; gain = 567.547
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'design_1_i/bandPass_fir_0/U0/i_synth/\g_single_rate.i_single_rate /\g_semi_parallel_and_smac.g_cntrl_signals[0].i_delay ' (fir_compiler_v7_2_delay__parameterized4) to 'design_1_i/bandPass_fir_0/U0/i_synth/\g_single_rate.i_single_rate /\g_semi_parallel_and_smac.g_cntrl_signals[1].i_delay '
INFO: [Synth 8-223] decloning instance 'design_1_i/bandPass_fir_0/U0/i_synth/\g_single_rate.i_single_rate /\g_semi_parallel_and_smac.g_cntrl_signals[4].i_delay ' (fir_compiler_v7_2_delay__parameterized5) to 'design_1_i/bandPass_fir_0/U0/i_synth/\g_single_rate.i_single_rate /\g_semi_parallel_and_smac.g_cntrl_signals[5].i_delay '
INFO: [Synth 8-223] decloning instance 'design_1_i/bandPass_fir_0/U0/i_synth/\g_single_rate.i_single_rate /\g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_and_addr ' (cntrl_delay) to 'design_1_i/bandPass_fir_0/U0/i_synth/\g_single_rate.i_single_rate /\g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_and_addr '
INFO: [Synth 8-223] decloning instance 'design_1_i/broadcast_signal_0/inst/broadcaster_core/\MI_SLOT[0].util_vector2axis ' (axis_infrastructure_v1_1_util_vector2axis) to 'design_1_i/broadcast_signal_0/inst/broadcaster_core/\MI_SLOT[1].util_vector2axis '
INFO: [Synth 8-223] decloning instance 'design_1_i/differentiator_fir_0/U0/i_synth/\g_single_rate.i_single_rate /\g_semi_parallel_and_smac.g_cntrl_signals[4].i_delay ' (fir_compiler_v7_2_delay__parameterized4) to 'design_1_i/differentiator_fir_0/U0/i_synth/\g_single_rate.i_single_rate /\g_semi_parallel_and_smac.g_cntrl_signals[5].i_delay '
INFO: [Synth 8-223] decloning instance 'design_1_i/differentiator_fir_0/U0/i_synth/\g_single_rate.i_single_rate /\g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_and_addr ' (cntrl_delay__parameterized0) to 'design_1_i/differentiator_fir_0/U0/i_synth/\g_single_rate.i_single_rate /\g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_and_addr '

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:02:52 ; elapsed = 00:02:55 . Memory (MB): peak = 725.859 ; gain = 567.547
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'U0/square/b_r_reg[31:0]' into 'U0/square/a_r_reg[31:0]' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/ECG_Unit_v1_4/fbc1f51f/hdl/multiplier.vhd:35]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/ECG_Unit_v1_4/fbc1f51f/hdl/multiplier.vhd:53]
INFO: [Synth 8-4471] merging register 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' into 'bus2ip_reset_reg' [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:390]
Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
ROM "g_single_rate.i_single_rate/add" won't be mapped to RAM because it is too sparse.
Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic.
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Users/Antti/Documents/GitHub/Thesis/Vivado/ecgSys/ecgSys.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:02:56 ; elapsed = 00:03:00 . Memory (MB): peak = 725.859 ; gain = 567.547
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:02:56 ; elapsed = 00:03:00 . Memory (MB): peak = 725.859 ; gain = 567.547

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
 Sort Area is null U0/square/prod_0 : 0 0 : 2737 4966 : Used 1 time 0
 Sort Area is null U0/square/prod_0 : 0 1 : 2229 4966 : Used 1 time 0
 Sort Area is null U0/square/prod_3 : 0 0 : 2176 4080 : Used 1 time 0
 Sort Area is null U0/square/prod_3 : 0 1 : 1904 4080 : Used 1 time 0
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[6].i_delay/gen_dly.gen_regs.delay_bus_reg[0][0] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[6].i_delay/gen_dly.gen_regs.delay_bus_reg[1][0] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[6].i_delay/gen_dly.gen_regs.delay_bus_reg[2][0] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[6].i_delay/gen_dly.gen_regs.delay_bus_reg[3][0] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[4].i_delay/gen_dly.gen_regs.delay_bus_reg[0][0] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[4].i_delay/gen_dly.gen_regs.delay_bus_reg[1][0] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.flush_data_reg ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[2].i_delay/gen_dly.gen_regs.delay_bus_reg[0][0] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[2].i_delay/gen_dly.gen_regs.delay_bus_reg[1][0] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[0].i_delay/gen_reg.d_reg_reg[0] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_op_paths[0].g_combine.i_ext_mult/g_two_col_comb.i_delay_lower_pat_det/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_op_paths[0].g_combine.i_ext_mult/g_two_col_comb.i_delay_lower_pat_det/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ) is unused and will be removed from module design_1_difference_signal_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[8] ) is unused and will be removed from module design_1_difference_signal_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7] ) is unused and will be removed from module design_1_difference_signal_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6] ) is unused and will be removed from module design_1_difference_signal_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5] ) is unused and will be removed from module design_1_difference_signal_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[4] ) is unused and will be removed from module design_1_difference_signal_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3] ) is unused and will be removed from module design_1_difference_signal_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[2] ) is unused and will be removed from module design_1_difference_signal_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1] ) is unused and will be removed from module design_1_difference_signal_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[1] ) is unused and will be removed from module design_1_difference_signal_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[0] ) is unused and will be removed from module design_1_difference_signal_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb_reg ) is unused and will be removed from module design_1_difference_signal_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ) is unused and will be removed from module design_1_difference_signal_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[0] ) is unused and will be removed from module design_1_difference_signal_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[0] ) is unused and will be removed from module design_1_difference_signal_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gae.ram_aempty_i_reg ) is unused and will be removed from module design_1_difference_signal_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb_reg ) is unused and will be removed from module design_1_difference_signal_0_0.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[6].i_delay/gen_dly.gen_regs.delay_bus_reg[0][0] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized2.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[6].i_delay/gen_dly.gen_regs.delay_bus_reg[1][0] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized2.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[6].i_delay/gen_dly.gen_regs.delay_bus_reg[2][0] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized2.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[4].i_delay/gen_reg.d_reg_reg[0] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized2.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.flush_data_reg ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized2.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[2].i_delay/gen_reg.d_reg_reg[0] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized2.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.flush_datax2_reg ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized2.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_op_paths[0].g_combine.i_ext_mult/g_two_col_comb.i_delay_lower_pat_det/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized2.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_op_paths[0].g_combine.i_ext_mult/g_two_col_comb.i_delay_lower_pat_det/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized2.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ) is unused and will be removed from module design_1_noise_free_signal_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[8] ) is unused and will be removed from module design_1_noise_free_signal_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7] ) is unused and will be removed from module design_1_noise_free_signal_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6] ) is unused and will be removed from module design_1_noise_free_signal_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5] ) is unused and will be removed from module design_1_noise_free_signal_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[4] ) is unused and will be removed from module design_1_noise_free_signal_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3] ) is unused and will be removed from module design_1_noise_free_signal_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[2] ) is unused and will be removed from module design_1_noise_free_signal_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1] ) is unused and will be removed from module design_1_noise_free_signal_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[1] ) is unused and will be removed from module design_1_noise_free_signal_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[0] ) is unused and will be removed from module design_1_noise_free_signal_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb_reg ) is unused and will be removed from module design_1_noise_free_signal_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ) is unused and will be removed from module design_1_noise_free_signal_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[0] ) is unused and will be removed from module design_1_noise_free_signal_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[0] ) is unused and will be removed from module design_1_noise_free_signal_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gae.ram_aempty_i_reg ) is unused and will be removed from module design_1_noise_free_signal_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb_reg ) is unused and will be removed from module design_1_noise_free_signal_0_0.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:03:03 ; elapsed = 00:03:07 . Memory (MB): peak = 725.859 ; gain = 567.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:03:03 ; elapsed = 00:03:07 . Memory (MB): peak = 725.859 ; gain = 567.547
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:03:03 ; elapsed = 00:03:07 . Memory (MB): peak = 725.859 ; gain = 567.547

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:03:03 ; elapsed = 00:03:07 . Memory (MB): peak = 725.859 ; gain = 567.547
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:21 ; elapsed = 00:03:26 . Memory (MB): peak = 933.301 ; gain = 774.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:23 ; elapsed = 00:03:27 . Memory (MB): peak = 956.977 ; gain = 798.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\U0/square/prod_r_reg[15]__0 ) is unused and will be removed from module design_1_ECG_Unit_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/square/prod_r_reg[14]__0 ) is unused and will be removed from module design_1_ECG_Unit_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/square/prod_r_reg[13]__0 ) is unused and will be removed from module design_1_ECG_Unit_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/square/prod_r_reg[12]__0 ) is unused and will be removed from module design_1_ECG_Unit_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/square/prod_r_reg[11]__0 ) is unused and will be removed from module design_1_ECG_Unit_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/square/prod_r_reg[10]__0 ) is unused and will be removed from module design_1_ECG_Unit_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/square/prod_r_reg[9]__0 ) is unused and will be removed from module design_1_ECG_Unit_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/square/prod_r_reg[8]__0 ) is unused and will be removed from module design_1_ECG_Unit_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/square/prod_r_reg[7]__0 ) is unused and will be removed from module design_1_ECG_Unit_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/square/prod_r_reg[6]__0 ) is unused and will be removed from module design_1_ECG_Unit_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/square/prod_r_reg[5]__0 ) is unused and will be removed from module design_1_ECG_Unit_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/square/prod_r_reg[4]__0 ) is unused and will be removed from module design_1_ECG_Unit_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/square/prod_r_reg[3]__0 ) is unused and will be removed from module design_1_ECG_Unit_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/square/prod_r_reg[2]__0 ) is unused and will be removed from module design_1_ECG_Unit_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/square/prod_r_reg[1]__0 ) is unused and will be removed from module design_1_ECG_Unit_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/square/prod_r_reg[0]__0 ) is unused and will be removed from module design_1_ECG_Unit_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/square/acc_reg[33] ) is unused and will be removed from module design_1_ECG_Unit_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/square/acc_reg[32] ) is unused and will be removed from module design_1_ECG_Unit_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/ECG_Unit_v1_0_S00_AXI_inst/axi_bresp_reg[1] ) is unused and will be removed from module design_1_ECG_Unit_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/ECG_Unit_v1_0_S00_AXI_inst/axi_bresp_reg[0] ) is unused and will be removed from module design_1_ECG_Unit_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/ECG_Unit_v1_0_S00_AXI_inst/axi_rresp_reg[1] ) is unused and will be removed from module design_1_ECG_Unit_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/ECG_Unit_v1_0_S00_AXI_inst/axi_rresp_reg[0] ) is unused and will be removed from module design_1_ECG_Unit_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/ECG_Unit_v1_0_S00_AXIS_inst/samples_in/count_reg[0] ) is unused and will be removed from module design_1_ECG_Unit_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/ECG_Unit_v1_0_M00_AXIS_inst/samples_out/count_reg[0] ) is unused and will be removed from module design_1_ECG_Unit_0_0.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:29 ; elapsed = 00:03:34 . Memory (MB): peak = 973.395 ; gain = 815.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 29 to 8 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 28 to 8 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 44 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 48 to 8 by creating 6 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 32 to 17 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 33 to 17 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 30 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 31 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]_rep__0 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__0 . Fanout reduced from 15 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__4 . Fanout reduced from 12 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 . Fanout reduced from 27 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__3 . Fanout reduced from 17 to 9 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__3 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_rep . Fanout reduced from 11 to 6 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:31 ; elapsed = 00:03:36 . Memory (MB): peak = 973.395 ; gain = 815.082
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:31 ; elapsed = 00:03:36 . Memory (MB): peak = 973.395 ; gain = 815.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:32 ; elapsed = 00:03:37 . Memory (MB): peak = 973.395 ; gain = 815.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     2|
|3     |CARRY4     |   125|
|4     |DSP48E1    |     1|
|5     |DSP48E1_1  |     1|
|6     |DSP48E1_2  |     1|
|7     |DSP48E1_3  |     1|
|8     |DSP48E1_4  |     2|
|9     |DSP48E1_5  |     4|
|10    |GND        |     1|
|11    |LUT1       |   292|
|12    |LUT2       |   489|
|13    |LUT3       |   536|
|14    |LUT4       |   345|
|15    |LUT5       |   364|
|16    |LUT6       |  1834|
|17    |MUXCY      |    65|
|18    |MUXCY_L    |    52|
|19    |MUXF7      |   132|
|20    |PS7        |     1|
|21    |RAM32M     |    16|
|22    |RAM64M     |    28|
|23    |RAM64X1D   |     4|
|24    |RAMB18E1_2 |     4|
|25    |RAMB18E1_3 |     1|
|26    |RAMB36E1   |     3|
|27    |SRL16      |     1|
|28    |SRL16E     |   162|
|29    |SRLC32E    |   207|
|30    |VCC        |     1|
|31    |XORCY      |    55|
|32    |FDCE       |   229|
|33    |FDPE       |    53|
|34    |FDR        |    60|
|35    |FDRE       |  3519|
|36    |FDSE       |   138|
|37    |IBUF       |     5|
|38    |OBUF       |     8|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:33 ; elapsed = 00:03:38 . Memory (MB): peak = 973.395 ; gain = 815.082
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 64 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:03:24 . Memory (MB): peak = 973.395 ; gain = 556.543
Synthesis Optimization Complete : Time (s): cpu = 00:03:33 ; elapsed = 00:03:38 . Memory (MB): peak = 973.395 ; gain = 815.082
INFO: [Project 1-571] Translating synthesized netlist
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'design_1_i/bandPass_fir_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'design_1_i/bandPass_fir_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'design_1_i/bandPass_fir_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a/gen_bram.gen_rom.gen_double_reg.do_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'design_1_i/bandPass_fir_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'design_1_i/bandPass_fir_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
INFO: [Netlist 29-17] Analyzing 364 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-1079] Register design_1_i/difference_signal_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and design_1_i/difference_signal_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/difference_signal_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and design_1_i/difference_signal_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/noise_free_signal_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and design_1_i/noise_free_signal_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/noise_free_signal_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and design_1_i/noise_free_signal_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/raw_signal_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and design_1_i/raw_signal_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/raw_signal_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and design_1_i/raw_signal_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 181 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 40 instances
  FDR => FDRE: 60 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 28 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 4 instances
  SRL16 => SRL16E: 1 instances
  SRLC32E => SRL16E: 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
983 Infos, 214 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:34 ; elapsed = 00:03:38 . Memory (MB): peak = 973.395 ; gain = 727.738
# write_checkpoint -noxdef design_1_wrapper.dcp
# catch { report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.185 . Memory (MB): peak = 973.395 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Feb 12 11:14:12 2015...
