Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Dec 15 20:10:45 2023
| Host         : SUN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mdio_rw_test_control_sets_placed.rpt
| Design       : mdio_rw_test
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |     6 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      7 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              46 |           23 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               4 |            1 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+-----------------------------------+----------------------+------------------+----------------+
|    Clock Signal    |           Enable Signal           |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+--------------------+-----------------------------------+----------------------+------------------+----------------+
|  dri_clk_BUFG      | u_mdio_dri/op_rd_data[15]_i_1_n_0 | u_mdio_dri/sys_rst_n |                1 |              4 |
|  sys_clk_IBUF_BUFG |                                   | u_mdio_dri/sys_rst_n |                2 |              7 |
|  dri_clk_BUFG      |                                   | u_mdio_dri/sys_rst_n |               21 |             39 |
+--------------------+-----------------------------------+----------------------+------------------+----------------+


