
NUCLEO-F446RE_mnist.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .AI_FLASH     00000000  08000000  08000000  0001857c  2**0
                  CONTENTS
  1 .AI_RAM       00000510  20000000  20000000  00019000  2**5
                  ALLOC
  2 .AI_RAM       00000000  20000510  20000510  0001857c  2**0
                  CONTENTS
  3 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .text         0000395c  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  5 .rodata       00012b20  08003b20  08003b20  00004b20  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .ARM.extab    00000000  08016640  08016640  0001857c  2**0
                  CONTENTS, READONLY
  7 .ARM          00000008  08016640  08016640  00017640  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .preinit_array 00000000  08016648  08016648  0001857c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .init_array   00000004  08016648  08016648  00017648  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 10 .fini_array   00000004  0801664c  0801664c  0001764c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 11 .data         0000006c  20000510  08016650  00018510  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .bss          00000ba0  20000580  080166bc  00018580  2**5
                  ALLOC
 13 ._user_heap_stack 00002800  20001120  080166bc  00019120  2**0
                  ALLOC
 14 .ARM.attributes 00000030  00000000  00000000  0001857c  2**0
                  CONTENTS, READONLY
 15 .debug_info   0000b36f  00000000  00000000  000185ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00001d3b  00000000  00000000  0002391b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 000008b8  00000000  00000000  00025658  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 00000695  00000000  00000000  00025f10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  00022bba  00000000  00000000  000265a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   0000c235  00000000  00000000  0004915f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    000d6868  00000000  00000000  00055394  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000086  00000000  00000000  0012bbfc  2**0
                  CONTENTS, READONLY
 23 .debug_frame  000024c4  00000000  00000000  0012bc84  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_line_str 00000085  00000000  00000000  0012e148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000580 	.word	0x20000580
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08003b08 	.word	0x08003b08

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000584 	.word	0x20000584
 8000200:	08003b08 	.word	0x08003b08

08000204 <__aeabi_uldivmod>:
 8000204:	b953      	cbnz	r3, 800021c <__aeabi_uldivmod+0x18>
 8000206:	b94a      	cbnz	r2, 800021c <__aeabi_uldivmod+0x18>
 8000208:	2900      	cmp	r1, #0
 800020a:	bf08      	it	eq
 800020c:	2800      	cmpeq	r0, #0
 800020e:	bf1c      	itt	ne
 8000210:	f04f 31ff 	movne.w	r1, #4294967295
 8000214:	f04f 30ff 	movne.w	r0, #4294967295
 8000218:	f000 b988 	b.w	800052c <__aeabi_idiv0>
 800021c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000220:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000224:	f000 f806 	bl	8000234 <__udivmoddi4>
 8000228:	f8dd e004 	ldr.w	lr, [sp, #4]
 800022c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000230:	b004      	add	sp, #16
 8000232:	4770      	bx	lr

08000234 <__udivmoddi4>:
 8000234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000238:	9d08      	ldr	r5, [sp, #32]
 800023a:	468e      	mov	lr, r1
 800023c:	4604      	mov	r4, r0
 800023e:	4688      	mov	r8, r1
 8000240:	2b00      	cmp	r3, #0
 8000242:	d14a      	bne.n	80002da <__udivmoddi4+0xa6>
 8000244:	428a      	cmp	r2, r1
 8000246:	4617      	mov	r7, r2
 8000248:	d962      	bls.n	8000310 <__udivmoddi4+0xdc>
 800024a:	fab2 f682 	clz	r6, r2
 800024e:	b14e      	cbz	r6, 8000264 <__udivmoddi4+0x30>
 8000250:	f1c6 0320 	rsb	r3, r6, #32
 8000254:	fa01 f806 	lsl.w	r8, r1, r6
 8000258:	fa20 f303 	lsr.w	r3, r0, r3
 800025c:	40b7      	lsls	r7, r6
 800025e:	ea43 0808 	orr.w	r8, r3, r8
 8000262:	40b4      	lsls	r4, r6
 8000264:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000268:	fa1f fc87 	uxth.w	ip, r7
 800026c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000270:	0c23      	lsrs	r3, r4, #16
 8000272:	fb0e 8811 	mls	r8, lr, r1, r8
 8000276:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800027a:	fb01 f20c 	mul.w	r2, r1, ip
 800027e:	429a      	cmp	r2, r3
 8000280:	d909      	bls.n	8000296 <__udivmoddi4+0x62>
 8000282:	18fb      	adds	r3, r7, r3
 8000284:	f101 30ff 	add.w	r0, r1, #4294967295
 8000288:	f080 80ea 	bcs.w	8000460 <__udivmoddi4+0x22c>
 800028c:	429a      	cmp	r2, r3
 800028e:	f240 80e7 	bls.w	8000460 <__udivmoddi4+0x22c>
 8000292:	3902      	subs	r1, #2
 8000294:	443b      	add	r3, r7
 8000296:	1a9a      	subs	r2, r3, r2
 8000298:	b2a3      	uxth	r3, r4
 800029a:	fbb2 f0fe 	udiv	r0, r2, lr
 800029e:	fb0e 2210 	mls	r2, lr, r0, r2
 80002a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002a6:	fb00 fc0c 	mul.w	ip, r0, ip
 80002aa:	459c      	cmp	ip, r3
 80002ac:	d909      	bls.n	80002c2 <__udivmoddi4+0x8e>
 80002ae:	18fb      	adds	r3, r7, r3
 80002b0:	f100 32ff 	add.w	r2, r0, #4294967295
 80002b4:	f080 80d6 	bcs.w	8000464 <__udivmoddi4+0x230>
 80002b8:	459c      	cmp	ip, r3
 80002ba:	f240 80d3 	bls.w	8000464 <__udivmoddi4+0x230>
 80002be:	443b      	add	r3, r7
 80002c0:	3802      	subs	r0, #2
 80002c2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002c6:	eba3 030c 	sub.w	r3, r3, ip
 80002ca:	2100      	movs	r1, #0
 80002cc:	b11d      	cbz	r5, 80002d6 <__udivmoddi4+0xa2>
 80002ce:	40f3      	lsrs	r3, r6
 80002d0:	2200      	movs	r2, #0
 80002d2:	e9c5 3200 	strd	r3, r2, [r5]
 80002d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002da:	428b      	cmp	r3, r1
 80002dc:	d905      	bls.n	80002ea <__udivmoddi4+0xb6>
 80002de:	b10d      	cbz	r5, 80002e4 <__udivmoddi4+0xb0>
 80002e0:	e9c5 0100 	strd	r0, r1, [r5]
 80002e4:	2100      	movs	r1, #0
 80002e6:	4608      	mov	r0, r1
 80002e8:	e7f5      	b.n	80002d6 <__udivmoddi4+0xa2>
 80002ea:	fab3 f183 	clz	r1, r3
 80002ee:	2900      	cmp	r1, #0
 80002f0:	d146      	bne.n	8000380 <__udivmoddi4+0x14c>
 80002f2:	4573      	cmp	r3, lr
 80002f4:	d302      	bcc.n	80002fc <__udivmoddi4+0xc8>
 80002f6:	4282      	cmp	r2, r0
 80002f8:	f200 8105 	bhi.w	8000506 <__udivmoddi4+0x2d2>
 80002fc:	1a84      	subs	r4, r0, r2
 80002fe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000302:	2001      	movs	r0, #1
 8000304:	4690      	mov	r8, r2
 8000306:	2d00      	cmp	r5, #0
 8000308:	d0e5      	beq.n	80002d6 <__udivmoddi4+0xa2>
 800030a:	e9c5 4800 	strd	r4, r8, [r5]
 800030e:	e7e2      	b.n	80002d6 <__udivmoddi4+0xa2>
 8000310:	2a00      	cmp	r2, #0
 8000312:	f000 8090 	beq.w	8000436 <__udivmoddi4+0x202>
 8000316:	fab2 f682 	clz	r6, r2
 800031a:	2e00      	cmp	r6, #0
 800031c:	f040 80a4 	bne.w	8000468 <__udivmoddi4+0x234>
 8000320:	1a8a      	subs	r2, r1, r2
 8000322:	0c03      	lsrs	r3, r0, #16
 8000324:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000328:	b280      	uxth	r0, r0
 800032a:	b2bc      	uxth	r4, r7
 800032c:	2101      	movs	r1, #1
 800032e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000332:	fb0e 221c 	mls	r2, lr, ip, r2
 8000336:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800033a:	fb04 f20c 	mul.w	r2, r4, ip
 800033e:	429a      	cmp	r2, r3
 8000340:	d907      	bls.n	8000352 <__udivmoddi4+0x11e>
 8000342:	18fb      	adds	r3, r7, r3
 8000344:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000348:	d202      	bcs.n	8000350 <__udivmoddi4+0x11c>
 800034a:	429a      	cmp	r2, r3
 800034c:	f200 80e0 	bhi.w	8000510 <__udivmoddi4+0x2dc>
 8000350:	46c4      	mov	ip, r8
 8000352:	1a9b      	subs	r3, r3, r2
 8000354:	fbb3 f2fe 	udiv	r2, r3, lr
 8000358:	fb0e 3312 	mls	r3, lr, r2, r3
 800035c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000360:	fb02 f404 	mul.w	r4, r2, r4
 8000364:	429c      	cmp	r4, r3
 8000366:	d907      	bls.n	8000378 <__udivmoddi4+0x144>
 8000368:	18fb      	adds	r3, r7, r3
 800036a:	f102 30ff 	add.w	r0, r2, #4294967295
 800036e:	d202      	bcs.n	8000376 <__udivmoddi4+0x142>
 8000370:	429c      	cmp	r4, r3
 8000372:	f200 80ca 	bhi.w	800050a <__udivmoddi4+0x2d6>
 8000376:	4602      	mov	r2, r0
 8000378:	1b1b      	subs	r3, r3, r4
 800037a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800037e:	e7a5      	b.n	80002cc <__udivmoddi4+0x98>
 8000380:	f1c1 0620 	rsb	r6, r1, #32
 8000384:	408b      	lsls	r3, r1
 8000386:	fa22 f706 	lsr.w	r7, r2, r6
 800038a:	431f      	orrs	r7, r3
 800038c:	fa0e f401 	lsl.w	r4, lr, r1
 8000390:	fa20 f306 	lsr.w	r3, r0, r6
 8000394:	fa2e fe06 	lsr.w	lr, lr, r6
 8000398:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800039c:	4323      	orrs	r3, r4
 800039e:	fa00 f801 	lsl.w	r8, r0, r1
 80003a2:	fa1f fc87 	uxth.w	ip, r7
 80003a6:	fbbe f0f9 	udiv	r0, lr, r9
 80003aa:	0c1c      	lsrs	r4, r3, #16
 80003ac:	fb09 ee10 	mls	lr, r9, r0, lr
 80003b0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003b4:	fb00 fe0c 	mul.w	lr, r0, ip
 80003b8:	45a6      	cmp	lr, r4
 80003ba:	fa02 f201 	lsl.w	r2, r2, r1
 80003be:	d909      	bls.n	80003d4 <__udivmoddi4+0x1a0>
 80003c0:	193c      	adds	r4, r7, r4
 80003c2:	f100 3aff 	add.w	sl, r0, #4294967295
 80003c6:	f080 809c 	bcs.w	8000502 <__udivmoddi4+0x2ce>
 80003ca:	45a6      	cmp	lr, r4
 80003cc:	f240 8099 	bls.w	8000502 <__udivmoddi4+0x2ce>
 80003d0:	3802      	subs	r0, #2
 80003d2:	443c      	add	r4, r7
 80003d4:	eba4 040e 	sub.w	r4, r4, lr
 80003d8:	fa1f fe83 	uxth.w	lr, r3
 80003dc:	fbb4 f3f9 	udiv	r3, r4, r9
 80003e0:	fb09 4413 	mls	r4, r9, r3, r4
 80003e4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003e8:	fb03 fc0c 	mul.w	ip, r3, ip
 80003ec:	45a4      	cmp	ip, r4
 80003ee:	d908      	bls.n	8000402 <__udivmoddi4+0x1ce>
 80003f0:	193c      	adds	r4, r7, r4
 80003f2:	f103 3eff 	add.w	lr, r3, #4294967295
 80003f6:	f080 8082 	bcs.w	80004fe <__udivmoddi4+0x2ca>
 80003fa:	45a4      	cmp	ip, r4
 80003fc:	d97f      	bls.n	80004fe <__udivmoddi4+0x2ca>
 80003fe:	3b02      	subs	r3, #2
 8000400:	443c      	add	r4, r7
 8000402:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000406:	eba4 040c 	sub.w	r4, r4, ip
 800040a:	fba0 ec02 	umull	lr, ip, r0, r2
 800040e:	4564      	cmp	r4, ip
 8000410:	4673      	mov	r3, lr
 8000412:	46e1      	mov	r9, ip
 8000414:	d362      	bcc.n	80004dc <__udivmoddi4+0x2a8>
 8000416:	d05f      	beq.n	80004d8 <__udivmoddi4+0x2a4>
 8000418:	b15d      	cbz	r5, 8000432 <__udivmoddi4+0x1fe>
 800041a:	ebb8 0203 	subs.w	r2, r8, r3
 800041e:	eb64 0409 	sbc.w	r4, r4, r9
 8000422:	fa04 f606 	lsl.w	r6, r4, r6
 8000426:	fa22 f301 	lsr.w	r3, r2, r1
 800042a:	431e      	orrs	r6, r3
 800042c:	40cc      	lsrs	r4, r1
 800042e:	e9c5 6400 	strd	r6, r4, [r5]
 8000432:	2100      	movs	r1, #0
 8000434:	e74f      	b.n	80002d6 <__udivmoddi4+0xa2>
 8000436:	fbb1 fcf2 	udiv	ip, r1, r2
 800043a:	0c01      	lsrs	r1, r0, #16
 800043c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000440:	b280      	uxth	r0, r0
 8000442:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000446:	463b      	mov	r3, r7
 8000448:	4638      	mov	r0, r7
 800044a:	463c      	mov	r4, r7
 800044c:	46b8      	mov	r8, r7
 800044e:	46be      	mov	lr, r7
 8000450:	2620      	movs	r6, #32
 8000452:	fbb1 f1f7 	udiv	r1, r1, r7
 8000456:	eba2 0208 	sub.w	r2, r2, r8
 800045a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800045e:	e766      	b.n	800032e <__udivmoddi4+0xfa>
 8000460:	4601      	mov	r1, r0
 8000462:	e718      	b.n	8000296 <__udivmoddi4+0x62>
 8000464:	4610      	mov	r0, r2
 8000466:	e72c      	b.n	80002c2 <__udivmoddi4+0x8e>
 8000468:	f1c6 0220 	rsb	r2, r6, #32
 800046c:	fa2e f302 	lsr.w	r3, lr, r2
 8000470:	40b7      	lsls	r7, r6
 8000472:	40b1      	lsls	r1, r6
 8000474:	fa20 f202 	lsr.w	r2, r0, r2
 8000478:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800047c:	430a      	orrs	r2, r1
 800047e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000482:	b2bc      	uxth	r4, r7
 8000484:	fb0e 3318 	mls	r3, lr, r8, r3
 8000488:	0c11      	lsrs	r1, r2, #16
 800048a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800048e:	fb08 f904 	mul.w	r9, r8, r4
 8000492:	40b0      	lsls	r0, r6
 8000494:	4589      	cmp	r9, r1
 8000496:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800049a:	b280      	uxth	r0, r0
 800049c:	d93e      	bls.n	800051c <__udivmoddi4+0x2e8>
 800049e:	1879      	adds	r1, r7, r1
 80004a0:	f108 3cff 	add.w	ip, r8, #4294967295
 80004a4:	d201      	bcs.n	80004aa <__udivmoddi4+0x276>
 80004a6:	4589      	cmp	r9, r1
 80004a8:	d81f      	bhi.n	80004ea <__udivmoddi4+0x2b6>
 80004aa:	eba1 0109 	sub.w	r1, r1, r9
 80004ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80004b2:	fb09 f804 	mul.w	r8, r9, r4
 80004b6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ba:	b292      	uxth	r2, r2
 80004bc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004c0:	4542      	cmp	r2, r8
 80004c2:	d229      	bcs.n	8000518 <__udivmoddi4+0x2e4>
 80004c4:	18ba      	adds	r2, r7, r2
 80004c6:	f109 31ff 	add.w	r1, r9, #4294967295
 80004ca:	d2c4      	bcs.n	8000456 <__udivmoddi4+0x222>
 80004cc:	4542      	cmp	r2, r8
 80004ce:	d2c2      	bcs.n	8000456 <__udivmoddi4+0x222>
 80004d0:	f1a9 0102 	sub.w	r1, r9, #2
 80004d4:	443a      	add	r2, r7
 80004d6:	e7be      	b.n	8000456 <__udivmoddi4+0x222>
 80004d8:	45f0      	cmp	r8, lr
 80004da:	d29d      	bcs.n	8000418 <__udivmoddi4+0x1e4>
 80004dc:	ebbe 0302 	subs.w	r3, lr, r2
 80004e0:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004e4:	3801      	subs	r0, #1
 80004e6:	46e1      	mov	r9, ip
 80004e8:	e796      	b.n	8000418 <__udivmoddi4+0x1e4>
 80004ea:	eba7 0909 	sub.w	r9, r7, r9
 80004ee:	4449      	add	r1, r9
 80004f0:	f1a8 0c02 	sub.w	ip, r8, #2
 80004f4:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f8:	fb09 f804 	mul.w	r8, r9, r4
 80004fc:	e7db      	b.n	80004b6 <__udivmoddi4+0x282>
 80004fe:	4673      	mov	r3, lr
 8000500:	e77f      	b.n	8000402 <__udivmoddi4+0x1ce>
 8000502:	4650      	mov	r0, sl
 8000504:	e766      	b.n	80003d4 <__udivmoddi4+0x1a0>
 8000506:	4608      	mov	r0, r1
 8000508:	e6fd      	b.n	8000306 <__udivmoddi4+0xd2>
 800050a:	443b      	add	r3, r7
 800050c:	3a02      	subs	r2, #2
 800050e:	e733      	b.n	8000378 <__udivmoddi4+0x144>
 8000510:	f1ac 0c02 	sub.w	ip, ip, #2
 8000514:	443b      	add	r3, r7
 8000516:	e71c      	b.n	8000352 <__udivmoddi4+0x11e>
 8000518:	4649      	mov	r1, r9
 800051a:	e79c      	b.n	8000456 <__udivmoddi4+0x222>
 800051c:	eba1 0109 	sub.w	r1, r1, r9
 8000520:	46c4      	mov	ip, r8
 8000522:	fbb1 f9fe 	udiv	r9, r1, lr
 8000526:	fb09 f804 	mul.w	r8, r9, r4
 800052a:	e7c4      	b.n	80004b6 <__udivmoddi4+0x282>

0800052c <__aeabi_idiv0>:
 800052c:	4770      	bx	lr
 800052e:	bf00      	nop

08000530 <AI_Init>:
/**
  * @brief Initialize the neural network
  * @retval 0 on success, -1 on error
  */
static int AI_Init(void)
{
 8000530:	b580      	push	{r7, lr}
 8000532:	b082      	sub	sp, #8
 8000534:	af00      	add	r7, sp, #0
    stai_return_code ret;
    
    /* Initialize network context */
    ret = stai_network_init((stai_network*)network_context);
 8000536:	481c      	ldr	r0, [pc, #112]	@ (80005a8 <AI_Init+0x78>)
 8000538:	f002 f988 	bl	800284c <stai_network_init>
 800053c:	6078      	str	r0, [r7, #4]
    if (ret != STAI_SUCCESS) {
 800053e:	687b      	ldr	r3, [r7, #4]
 8000540:	2b00      	cmp	r3, #0
 8000542:	d002      	beq.n	800054a <AI_Init+0x1a>
        return -1;
 8000544:	f04f 33ff 	mov.w	r3, #4294967295
 8000548:	e02a      	b.n	80005a0 <AI_Init+0x70>
    }
    
    /* Set activation buffers */
    ret = stai_network_set_activations((stai_network*)network_context, 
 800054a:	2201      	movs	r2, #1
 800054c:	4917      	ldr	r1, [pc, #92]	@ (80005ac <AI_Init+0x7c>)
 800054e:	4816      	ldr	r0, [pc, #88]	@ (80005a8 <AI_Init+0x78>)
 8000550:	f002 fca8 	bl	8002ea4 <stai_network_set_activations>
 8000554:	6078      	str	r0, [r7, #4]
                                       activation_buffers, 
                                       STAI_NETWORK_ACTIVATIONS_NUM);
    if (ret != STAI_SUCCESS) {
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	2b00      	cmp	r3, #0
 800055a:	d002      	beq.n	8000562 <AI_Init+0x32>
        return -1;
 800055c:	f04f 33ff 	mov.w	r3, #4294967295
 8000560:	e01e      	b.n	80005a0 <AI_Init+0x70>
    }
    
    /* Set state buffers */
    ret = stai_network_set_states((stai_network*)network_context,
 8000562:	2201      	movs	r2, #1
 8000564:	4912      	ldr	r1, [pc, #72]	@ (80005b0 <AI_Init+0x80>)
 8000566:	4810      	ldr	r0, [pc, #64]	@ (80005a8 <AI_Init+0x78>)
 8000568:	f002 ff06 	bl	8003378 <stai_network_set_states>
 800056c:	6078      	str	r0, [r7, #4]
    if (ret != STAI_SUCCESS) {
        /* States might not be needed, continue anyway */
    }
    
    /* Set input buffers */
    ret = stai_network_set_inputs((stai_network*)network_context, 
 800056e:	2201      	movs	r2, #1
 8000570:	4910      	ldr	r1, [pc, #64]	@ (80005b4 <AI_Init+0x84>)
 8000572:	480d      	ldr	r0, [pc, #52]	@ (80005a8 <AI_Init+0x78>)
 8000574:	f002 fd68 	bl	8003048 <stai_network_set_inputs>
 8000578:	6078      	str	r0, [r7, #4]
                                  input_ptrs, 
                                  STAI_NETWORK_IN_NUM);
    if (ret != STAI_SUCCESS) {
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	2b00      	cmp	r3, #0
 800057e:	d002      	beq.n	8000586 <AI_Init+0x56>
        return -1;
 8000580:	f04f 33ff 	mov.w	r3, #4294967295
 8000584:	e00c      	b.n	80005a0 <AI_Init+0x70>
    }
    
    /* Set output buffers */
    ret = stai_network_set_outputs((stai_network*)network_context, 
 8000586:	2201      	movs	r2, #1
 8000588:	490b      	ldr	r1, [pc, #44]	@ (80005b8 <AI_Init+0x88>)
 800058a:	4807      	ldr	r0, [pc, #28]	@ (80005a8 <AI_Init+0x78>)
 800058c:	f002 fe28 	bl	80031e0 <stai_network_set_outputs>
 8000590:	6078      	str	r0, [r7, #4]
                                   output_ptrs, 
                                   STAI_NETWORK_OUT_NUM);
    if (ret != STAI_SUCCESS) {
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	2b00      	cmp	r3, #0
 8000596:	d002      	beq.n	800059e <AI_Init+0x6e>
        return -1;
 8000598:	f04f 33ff 	mov.w	r3, #4294967295
 800059c:	e000      	b.n	80005a0 <AI_Init+0x70>
    }
    
    return 0;
 800059e:	2300      	movs	r3, #0
}
 80005a0:	4618      	mov	r0, r3
 80005a2:	3708      	adds	r7, #8
 80005a4:	46bd      	mov	sp, r7
 80005a6:	bd80      	pop	{r7, pc}
 80005a8:	20000600 	.word	0x20000600
 80005ac:	20000510 	.word	0x20000510
 80005b0:	2000051c 	.word	0x2000051c
 80005b4:	20000514 	.word	0x20000514
 80005b8:	20000518 	.word	0x20000518

080005bc <AI_Run>:
/**
  * @brief Run neural network inference
  * @retval 0 on success, -1 on error
  */
static int AI_Run(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b082      	sub	sp, #8
 80005c0:	af00      	add	r7, sp, #0
    stai_return_code ret;
    
    ret = stai_network_run((stai_network*)network_context, STAI_MODE_SYNC);
 80005c2:	2101      	movs	r1, #1
 80005c4:	4807      	ldr	r0, [pc, #28]	@ (80005e4 <AI_Run+0x28>)
 80005c6:	f002 f96d 	bl	80028a4 <stai_network_run>
 80005ca:	6078      	str	r0, [r7, #4]
    if (ret != STAI_SUCCESS) {
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	d002      	beq.n	80005d8 <AI_Run+0x1c>
        return -1;
 80005d2:	f04f 33ff 	mov.w	r3, #4294967295
 80005d6:	e000      	b.n	80005da <AI_Run+0x1e>
    }
    
    return 0;
 80005d8:	2300      	movs	r3, #0
}
 80005da:	4618      	mov	r0, r3
 80005dc:	3708      	adds	r7, #8
 80005de:	46bd      	mov	sp, r7
 80005e0:	bd80      	pop	{r7, pc}
 80005e2:	bf00      	nop
 80005e4:	20000600 	.word	0x20000600

080005e8 <FindArgMax>:
  * @param data Pointer to float array
  * @param size Size of array
  * @retval Index of maximum value
  */
static uint8_t FindArgMax(float *data, int size)
{
 80005e8:	b480      	push	{r7}
 80005ea:	b087      	sub	sp, #28
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	6078      	str	r0, [r7, #4]
 80005f0:	6039      	str	r1, [r7, #0]
    uint8_t max_idx = 0;
 80005f2:	2300      	movs	r3, #0
 80005f4:	75fb      	strb	r3, [r7, #23]
    float max_val = data[0];
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	681b      	ldr	r3, [r3, #0]
 80005fa:	613b      	str	r3, [r7, #16]
    
    for (int i = 1; i < size; i++) {
 80005fc:	2301      	movs	r3, #1
 80005fe:	60fb      	str	r3, [r7, #12]
 8000600:	e017      	b.n	8000632 <FindArgMax+0x4a>
        if (data[i] > max_val) {
 8000602:	68fb      	ldr	r3, [r7, #12]
 8000604:	009b      	lsls	r3, r3, #2
 8000606:	687a      	ldr	r2, [r7, #4]
 8000608:	4413      	add	r3, r2
 800060a:	edd3 7a00 	vldr	s15, [r3]
 800060e:	ed97 7a04 	vldr	s14, [r7, #16]
 8000612:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000616:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800061a:	d507      	bpl.n	800062c <FindArgMax+0x44>
            max_val = data[i];
 800061c:	68fb      	ldr	r3, [r7, #12]
 800061e:	009b      	lsls	r3, r3, #2
 8000620:	687a      	ldr	r2, [r7, #4]
 8000622:	4413      	add	r3, r2
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	613b      	str	r3, [r7, #16]
            max_idx = i;
 8000628:	68fb      	ldr	r3, [r7, #12]
 800062a:	75fb      	strb	r3, [r7, #23]
    for (int i = 1; i < size; i++) {
 800062c:	68fb      	ldr	r3, [r7, #12]
 800062e:	3301      	adds	r3, #1
 8000630:	60fb      	str	r3, [r7, #12]
 8000632:	68fa      	ldr	r2, [r7, #12]
 8000634:	683b      	ldr	r3, [r7, #0]
 8000636:	429a      	cmp	r2, r3
 8000638:	dbe3      	blt.n	8000602 <FindArgMax+0x1a>
        }
    }
    
    return max_idx;
 800063a:	7dfb      	ldrb	r3, [r7, #23]
}
 800063c:	4618      	mov	r0, r3
 800063e:	371c      	adds	r7, #28
 8000640:	46bd      	mov	sp, r7
 8000642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000646:	4770      	bx	lr

08000648 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b082      	sub	sp, #8
 800064c:	af00      	add	r7, sp, #0
    /* USER CODE END 1 */

    /* MCU Configuration--------------------------------------------------------*/

    /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
    HAL_Init();
 800064e:	f000 fa5b 	bl	8000b08 <HAL_Init>
    /* USER CODE BEGIN Init */

    /* USER CODE END Init */

    /* Configure the system clock */
    SystemClock_Config();
 8000652:	f000 f85d 	bl	8000710 <SystemClock_Config>
    /* USER CODE BEGIN SysInit */

    /* USER CODE END SysInit */

    /* Initialize all configured peripherals */
    MX_GPIO_Init();
 8000656:	f000 f8f7 	bl	8000848 <MX_GPIO_Init>
    MX_USART2_UART_Init();
 800065a:	f000 f8cb 	bl	80007f4 <MX_USART2_UART_Init>

    /* USER CODE BEGIN 2 */
    /* Initialize the neural network */
    if (AI_Init() != 0) {
 800065e:	f7ff ff67 	bl	8000530 <AI_Init>
 8000662:	4603      	mov	r3, r0
 8000664:	2b00      	cmp	r3, #0
 8000666:	d008      	beq.n	800067a <main+0x32>
        /* Initialization failed - blink LED rapidly */
        while (1) {
            HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000668:	2120      	movs	r1, #32
 800066a:	4825      	ldr	r0, [pc, #148]	@ (8000700 <main+0xb8>)
 800066c:	f000 fd75 	bl	800115a <HAL_GPIO_TogglePin>
            HAL_Delay(100);
 8000670:	2064      	movs	r0, #100	@ 0x64
 8000672:	f000 fabb 	bl	8000bec <HAL_Delay>
            HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000676:	bf00      	nop
 8000678:	e7f6      	b.n	8000668 <main+0x20>
        }
    }
    
    /* LED on to indicate ready */
    HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 800067a:	2201      	movs	r2, #1
 800067c:	2120      	movs	r1, #32
 800067e:	4820      	ldr	r0, [pc, #128]	@ (8000700 <main+0xb8>)
 8000680:	f000 fd52 	bl	8001128 <HAL_GPIO_WritePin>
    /* Infinite loop */
    /* USER CODE BEGIN WHILE */
    while (1)
    {
        /* Wait for sync byte */
        if (HAL_UART_Receive(&huart2, &sync_byte, 1, HAL_MAX_DELAY) == HAL_OK) {
 8000684:	1df9      	adds	r1, r7, #7
 8000686:	f04f 33ff 	mov.w	r3, #4294967295
 800068a:	2201      	movs	r2, #1
 800068c:	481d      	ldr	r0, [pc, #116]	@ (8000704 <main+0xbc>)
 800068e:	f001 fc92 	bl	8001fb6 <HAL_UART_Receive>
 8000692:	4603      	mov	r3, r0
 8000694:	2b00      	cmp	r3, #0
 8000696:	d1f5      	bne.n	8000684 <main+0x3c>
            if (sync_byte == SYNC_BYTE) {
 8000698:	79fb      	ldrb	r3, [r7, #7]
 800069a:	2baa      	cmp	r3, #170	@ 0xaa
 800069c:	d1f2      	bne.n	8000684 <main+0x3c>
                /* Turn off LED during processing */
                HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800069e:	2200      	movs	r2, #0
 80006a0:	2120      	movs	r1, #32
 80006a2:	4817      	ldr	r0, [pc, #92]	@ (8000700 <main+0xb8>)
 80006a4:	f000 fd40 	bl	8001128 <HAL_GPIO_WritePin>
                
                /* Receive input features (260 float32 = 1040 bytes) */
                if (HAL_UART_Receive(&huart2, (uint8_t*)input_buffer, INPUT_SIZE_BYTES, 5000) == HAL_OK) {
 80006a8:	f241 3388 	movw	r3, #5000	@ 0x1388
 80006ac:	f44f 6282 	mov.w	r2, #1040	@ 0x410
 80006b0:	4915      	ldr	r1, [pc, #84]	@ (8000708 <main+0xc0>)
 80006b2:	4814      	ldr	r0, [pc, #80]	@ (8000704 <main+0xbc>)
 80006b4:	f001 fc7f 	bl	8001fb6 <HAL_UART_Receive>
 80006b8:	4603      	mov	r3, r0
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d119      	bne.n	80006f2 <main+0xaa>
                    /* Run inference */
                    if (AI_Run() == 0) {
 80006be:	f7ff ff7d 	bl	80005bc <AI_Run>
 80006c2:	4603      	mov	r3, r0
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d10c      	bne.n	80006e2 <main+0x9a>
                        /* Find predicted digit */
                        result = FindArgMax(output_buffer, OUTPUT_SIZE);
 80006c8:	210a      	movs	r1, #10
 80006ca:	4810      	ldr	r0, [pc, #64]	@ (800070c <main+0xc4>)
 80006cc:	f7ff ff8c 	bl	80005e8 <FindArgMax>
 80006d0:	4603      	mov	r3, r0
 80006d2:	71bb      	strb	r3, [r7, #6]
                        
                        /* Send result back */
                        HAL_UART_Transmit(&huart2, &result, 1, 100);
 80006d4:	1db9      	adds	r1, r7, #6
 80006d6:	2364      	movs	r3, #100	@ 0x64
 80006d8:	2201      	movs	r2, #1
 80006da:	480a      	ldr	r0, [pc, #40]	@ (8000704 <main+0xbc>)
 80006dc:	f001 fbe0 	bl	8001ea0 <HAL_UART_Transmit>
 80006e0:	e007      	b.n	80006f2 <main+0xaa>
                    } else {
                        /* Inference failed - send 0xFF */
                        result = 0xFF;
 80006e2:	23ff      	movs	r3, #255	@ 0xff
 80006e4:	71bb      	strb	r3, [r7, #6]
                        HAL_UART_Transmit(&huart2, &result, 1, 100);
 80006e6:	1db9      	adds	r1, r7, #6
 80006e8:	2364      	movs	r3, #100	@ 0x64
 80006ea:	2201      	movs	r2, #1
 80006ec:	4805      	ldr	r0, [pc, #20]	@ (8000704 <main+0xbc>)
 80006ee:	f001 fbd7 	bl	8001ea0 <HAL_UART_Transmit>
                    }
                }
                
                /* Turn LED back on */
                HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 80006f2:	2201      	movs	r2, #1
 80006f4:	2120      	movs	r1, #32
 80006f6:	4802      	ldr	r0, [pc, #8]	@ (8000700 <main+0xb8>)
 80006f8:	f000 fd16 	bl	8001128 <HAL_GPIO_WritePin>
        if (HAL_UART_Receive(&huart2, &sync_byte, 1, HAL_MAX_DELAY) == HAL_OK) {
 80006fc:	e7c2      	b.n	8000684 <main+0x3c>
 80006fe:	bf00      	nop
 8000700:	40020000 	.word	0x40020000
 8000704:	2000059c 	.word	0x2000059c
 8000708:	20000b80 	.word	0x20000b80
 800070c:	20000fa0 	.word	0x20000fa0

08000710 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b094      	sub	sp, #80	@ 0x50
 8000714:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000716:	f107 031c 	add.w	r3, r7, #28
 800071a:	2234      	movs	r2, #52	@ 0x34
 800071c:	2100      	movs	r1, #0
 800071e:	4618      	mov	r0, r3
 8000720:	f003 f87e 	bl	8003820 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000724:	f107 0308 	add.w	r3, r7, #8
 8000728:	2200      	movs	r2, #0
 800072a:	601a      	str	r2, [r3, #0]
 800072c:	605a      	str	r2, [r3, #4]
 800072e:	609a      	str	r2, [r3, #8]
 8000730:	60da      	str	r2, [r3, #12]
 8000732:	611a      	str	r2, [r3, #16]

    /** Configure the main internal regulator output voltage
    */
    __HAL_RCC_PWR_CLK_ENABLE();
 8000734:	2300      	movs	r3, #0
 8000736:	607b      	str	r3, [r7, #4]
 8000738:	4b2c      	ldr	r3, [pc, #176]	@ (80007ec <SystemClock_Config+0xdc>)
 800073a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800073c:	4a2b      	ldr	r2, [pc, #172]	@ (80007ec <SystemClock_Config+0xdc>)
 800073e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000742:	6413      	str	r3, [r2, #64]	@ 0x40
 8000744:	4b29      	ldr	r3, [pc, #164]	@ (80007ec <SystemClock_Config+0xdc>)
 8000746:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000748:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800074c:	607b      	str	r3, [r7, #4]
 800074e:	687b      	ldr	r3, [r7, #4]
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000750:	2300      	movs	r3, #0
 8000752:	603b      	str	r3, [r7, #0]
 8000754:	4b26      	ldr	r3, [pc, #152]	@ (80007f0 <SystemClock_Config+0xe0>)
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	4a25      	ldr	r2, [pc, #148]	@ (80007f0 <SystemClock_Config+0xe0>)
 800075a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800075e:	6013      	str	r3, [r2, #0]
 8000760:	4b23      	ldr	r3, [pc, #140]	@ (80007f0 <SystemClock_Config+0xe0>)
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000768:	603b      	str	r3, [r7, #0]
 800076a:	683b      	ldr	r3, [r7, #0]

    /** Initializes the RCC Oscillators according to the specified parameters
    * in the RCC_OscInitTypeDef structure.
    */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800076c:	2302      	movs	r3, #2
 800076e:	61fb      	str	r3, [r7, #28]
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000770:	2301      	movs	r3, #1
 8000772:	62bb      	str	r3, [r7, #40]	@ 0x28
    RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000774:	2310      	movs	r3, #16
 8000776:	62fb      	str	r3, [r7, #44]	@ 0x2c
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000778:	2302      	movs	r3, #2
 800077a:	637b      	str	r3, [r7, #52]	@ 0x34
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800077c:	2300      	movs	r3, #0
 800077e:	63bb      	str	r3, [r7, #56]	@ 0x38
    RCC_OscInitStruct.PLL.PLLM = 8;
 8000780:	2308      	movs	r3, #8
 8000782:	63fb      	str	r3, [r7, #60]	@ 0x3c
    RCC_OscInitStruct.PLL.PLLN = 180;
 8000784:	23b4      	movs	r3, #180	@ 0xb4
 8000786:	643b      	str	r3, [r7, #64]	@ 0x40
    RCC_OscInitStruct.PLL.PLLP = 2;
 8000788:	2302      	movs	r3, #2
 800078a:	647b      	str	r3, [r7, #68]	@ 0x44
    RCC_OscInitStruct.PLL.PLLQ = 2;
 800078c:	2302      	movs	r3, #2
 800078e:	64bb      	str	r3, [r7, #72]	@ 0x48
    RCC_OscInitStruct.PLL.PLLR = 2;
 8000790:	2302      	movs	r3, #2
 8000792:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000794:	f107 031c 	add.w	r3, r7, #28
 8000798:	4618      	mov	r0, r3
 800079a:	f001 f893 	bl	80018c4 <HAL_RCC_OscConfig>
 800079e:	4603      	mov	r3, r0
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d001      	beq.n	80007a8 <SystemClock_Config+0x98>
    {
        Error_Handler();
 80007a4:	f000 f8be 	bl	8000924 <Error_Handler>
    }

    /** Activate the Over-Drive mode
    */
    if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80007a8:	f000 fcf2 	bl	8001190 <HAL_PWREx_EnableOverDrive>
 80007ac:	4603      	mov	r3, r0
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d001      	beq.n	80007b6 <SystemClock_Config+0xa6>
    {
        Error_Handler();
 80007b2:	f000 f8b7 	bl	8000924 <Error_Handler>
    }

    /** Initializes the CPU, AHB and APB buses clocks
    */
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007b6:	230f      	movs	r3, #15
 80007b8:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007ba:	2302      	movs	r3, #2
 80007bc:	60fb      	str	r3, [r7, #12]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007be:	2300      	movs	r3, #0
 80007c0:	613b      	str	r3, [r7, #16]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80007c2:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80007c6:	617b      	str	r3, [r7, #20]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80007c8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007cc:	61bb      	str	r3, [r7, #24]

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80007ce:	f107 0308 	add.w	r3, r7, #8
 80007d2:	2105      	movs	r1, #5
 80007d4:	4618      	mov	r0, r3
 80007d6:	f000 fd2b 	bl	8001230 <HAL_RCC_ClockConfig>
 80007da:	4603      	mov	r3, r0
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d001      	beq.n	80007e4 <SystemClock_Config+0xd4>
    {
        Error_Handler();
 80007e0:	f000 f8a0 	bl	8000924 <Error_Handler>
    }
}
 80007e4:	bf00      	nop
 80007e6:	3750      	adds	r7, #80	@ 0x50
 80007e8:	46bd      	mov	sp, r7
 80007ea:	bd80      	pop	{r7, pc}
 80007ec:	40023800 	.word	0x40023800
 80007f0:	40007000 	.word	0x40007000

080007f4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	af00      	add	r7, sp, #0
    /* USER CODE END USART2_Init 0 */

    /* USER CODE BEGIN USART2_Init 1 */

    /* USER CODE END USART2_Init 1 */
    huart2.Instance = USART2;
 80007f8:	4b11      	ldr	r3, [pc, #68]	@ (8000840 <MX_USART2_UART_Init+0x4c>)
 80007fa:	4a12      	ldr	r2, [pc, #72]	@ (8000844 <MX_USART2_UART_Init+0x50>)
 80007fc:	601a      	str	r2, [r3, #0]
    huart2.Init.BaudRate = 115200;
 80007fe:	4b10      	ldr	r3, [pc, #64]	@ (8000840 <MX_USART2_UART_Init+0x4c>)
 8000800:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000804:	605a      	str	r2, [r3, #4]
    huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000806:	4b0e      	ldr	r3, [pc, #56]	@ (8000840 <MX_USART2_UART_Init+0x4c>)
 8000808:	2200      	movs	r2, #0
 800080a:	609a      	str	r2, [r3, #8]
    huart2.Init.StopBits = UART_STOPBITS_1;
 800080c:	4b0c      	ldr	r3, [pc, #48]	@ (8000840 <MX_USART2_UART_Init+0x4c>)
 800080e:	2200      	movs	r2, #0
 8000810:	60da      	str	r2, [r3, #12]
    huart2.Init.Parity = UART_PARITY_NONE;
 8000812:	4b0b      	ldr	r3, [pc, #44]	@ (8000840 <MX_USART2_UART_Init+0x4c>)
 8000814:	2200      	movs	r2, #0
 8000816:	611a      	str	r2, [r3, #16]
    huart2.Init.Mode = UART_MODE_TX_RX;
 8000818:	4b09      	ldr	r3, [pc, #36]	@ (8000840 <MX_USART2_UART_Init+0x4c>)
 800081a:	220c      	movs	r2, #12
 800081c:	615a      	str	r2, [r3, #20]
    huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800081e:	4b08      	ldr	r3, [pc, #32]	@ (8000840 <MX_USART2_UART_Init+0x4c>)
 8000820:	2200      	movs	r2, #0
 8000822:	619a      	str	r2, [r3, #24]
    huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000824:	4b06      	ldr	r3, [pc, #24]	@ (8000840 <MX_USART2_UART_Init+0x4c>)
 8000826:	2200      	movs	r2, #0
 8000828:	61da      	str	r2, [r3, #28]
    if (HAL_UART_Init(&huart2) != HAL_OK)
 800082a:	4805      	ldr	r0, [pc, #20]	@ (8000840 <MX_USART2_UART_Init+0x4c>)
 800082c:	f001 fae8 	bl	8001e00 <HAL_UART_Init>
 8000830:	4603      	mov	r3, r0
 8000832:	2b00      	cmp	r3, #0
 8000834:	d001      	beq.n	800083a <MX_USART2_UART_Init+0x46>
    {
        Error_Handler();
 8000836:	f000 f875 	bl	8000924 <Error_Handler>
    }
    /* USER CODE BEGIN USART2_Init 2 */

    /* USER CODE END USART2_Init 2 */
}
 800083a:	bf00      	nop
 800083c:	bd80      	pop	{r7, pc}
 800083e:	bf00      	nop
 8000840:	2000059c 	.word	0x2000059c
 8000844:	40004400 	.word	0x40004400

08000848 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b08a      	sub	sp, #40	@ 0x28
 800084c:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800084e:	f107 0314 	add.w	r3, r7, #20
 8000852:	2200      	movs	r2, #0
 8000854:	601a      	str	r2, [r3, #0]
 8000856:	605a      	str	r2, [r3, #4]
 8000858:	609a      	str	r2, [r3, #8]
 800085a:	60da      	str	r2, [r3, #12]
 800085c:	611a      	str	r2, [r3, #16]
    /* USER CODE BEGIN MX_GPIO_Init_1 */

    /* USER CODE END MX_GPIO_Init_1 */

    /* GPIO Ports Clock Enable */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800085e:	2300      	movs	r3, #0
 8000860:	613b      	str	r3, [r7, #16]
 8000862:	4b2d      	ldr	r3, [pc, #180]	@ (8000918 <MX_GPIO_Init+0xd0>)
 8000864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000866:	4a2c      	ldr	r2, [pc, #176]	@ (8000918 <MX_GPIO_Init+0xd0>)
 8000868:	f043 0304 	orr.w	r3, r3, #4
 800086c:	6313      	str	r3, [r2, #48]	@ 0x30
 800086e:	4b2a      	ldr	r3, [pc, #168]	@ (8000918 <MX_GPIO_Init+0xd0>)
 8000870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000872:	f003 0304 	and.w	r3, r3, #4
 8000876:	613b      	str	r3, [r7, #16]
 8000878:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 800087a:	2300      	movs	r3, #0
 800087c:	60fb      	str	r3, [r7, #12]
 800087e:	4b26      	ldr	r3, [pc, #152]	@ (8000918 <MX_GPIO_Init+0xd0>)
 8000880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000882:	4a25      	ldr	r2, [pc, #148]	@ (8000918 <MX_GPIO_Init+0xd0>)
 8000884:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000888:	6313      	str	r3, [r2, #48]	@ 0x30
 800088a:	4b23      	ldr	r3, [pc, #140]	@ (8000918 <MX_GPIO_Init+0xd0>)
 800088c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800088e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000892:	60fb      	str	r3, [r7, #12]
 8000894:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000896:	2300      	movs	r3, #0
 8000898:	60bb      	str	r3, [r7, #8]
 800089a:	4b1f      	ldr	r3, [pc, #124]	@ (8000918 <MX_GPIO_Init+0xd0>)
 800089c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800089e:	4a1e      	ldr	r2, [pc, #120]	@ (8000918 <MX_GPIO_Init+0xd0>)
 80008a0:	f043 0301 	orr.w	r3, r3, #1
 80008a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80008a6:	4b1c      	ldr	r3, [pc, #112]	@ (8000918 <MX_GPIO_Init+0xd0>)
 80008a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008aa:	f003 0301 	and.w	r3, r3, #1
 80008ae:	60bb      	str	r3, [r7, #8]
 80008b0:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008b2:	2300      	movs	r3, #0
 80008b4:	607b      	str	r3, [r7, #4]
 80008b6:	4b18      	ldr	r3, [pc, #96]	@ (8000918 <MX_GPIO_Init+0xd0>)
 80008b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ba:	4a17      	ldr	r2, [pc, #92]	@ (8000918 <MX_GPIO_Init+0xd0>)
 80008bc:	f043 0302 	orr.w	r3, r3, #2
 80008c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80008c2:	4b15      	ldr	r3, [pc, #84]	@ (8000918 <MX_GPIO_Init+0xd0>)
 80008c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008c6:	f003 0302 	and.w	r3, r3, #2
 80008ca:	607b      	str	r3, [r7, #4]
 80008cc:	687b      	ldr	r3, [r7, #4]

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80008ce:	2200      	movs	r2, #0
 80008d0:	2120      	movs	r1, #32
 80008d2:	4812      	ldr	r0, [pc, #72]	@ (800091c <MX_GPIO_Init+0xd4>)
 80008d4:	f000 fc28 	bl	8001128 <HAL_GPIO_WritePin>

    /*Configure GPIO pin : B1_Pin */
    GPIO_InitStruct.Pin = B1_Pin;
 80008d8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80008dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80008de:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80008e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e4:	2300      	movs	r3, #0
 80008e6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008e8:	f107 0314 	add.w	r3, r7, #20
 80008ec:	4619      	mov	r1, r3
 80008ee:	480c      	ldr	r0, [pc, #48]	@ (8000920 <MX_GPIO_Init+0xd8>)
 80008f0:	f000 fa86 	bl	8000e00 <HAL_GPIO_Init>

    /*Configure GPIO pin : LD2_Pin */
    GPIO_InitStruct.Pin = LD2_Pin;
 80008f4:	2320      	movs	r3, #32
 80008f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008f8:	2301      	movs	r3, #1
 80008fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008fc:	2300      	movs	r3, #0
 80008fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000900:	2300      	movs	r3, #0
 8000902:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000904:	f107 0314 	add.w	r3, r7, #20
 8000908:	4619      	mov	r1, r3
 800090a:	4804      	ldr	r0, [pc, #16]	@ (800091c <MX_GPIO_Init+0xd4>)
 800090c:	f000 fa78 	bl	8000e00 <HAL_GPIO_Init>

    /* USER CODE BEGIN MX_GPIO_Init_2 */

    /* USER CODE END MX_GPIO_Init_2 */
}
 8000910:	bf00      	nop
 8000912:	3728      	adds	r7, #40	@ 0x28
 8000914:	46bd      	mov	sp, r7
 8000916:	bd80      	pop	{r7, pc}
 8000918:	40023800 	.word	0x40023800
 800091c:	40020000 	.word	0x40020000
 8000920:	40020800 	.word	0x40020800

08000924 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000924:	b480      	push	{r7}
 8000926:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000928:	b672      	cpsid	i
}
 800092a:	bf00      	nop
    /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1)
 800092c:	bf00      	nop
 800092e:	e7fd      	b.n	800092c <Error_Handler+0x8>

08000930 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000930:	b480      	push	{r7}
 8000932:	b083      	sub	sp, #12
 8000934:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000936:	2300      	movs	r3, #0
 8000938:	607b      	str	r3, [r7, #4]
 800093a:	4b10      	ldr	r3, [pc, #64]	@ (800097c <HAL_MspInit+0x4c>)
 800093c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800093e:	4a0f      	ldr	r2, [pc, #60]	@ (800097c <HAL_MspInit+0x4c>)
 8000940:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000944:	6453      	str	r3, [r2, #68]	@ 0x44
 8000946:	4b0d      	ldr	r3, [pc, #52]	@ (800097c <HAL_MspInit+0x4c>)
 8000948:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800094a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800094e:	607b      	str	r3, [r7, #4]
 8000950:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000952:	2300      	movs	r3, #0
 8000954:	603b      	str	r3, [r7, #0]
 8000956:	4b09      	ldr	r3, [pc, #36]	@ (800097c <HAL_MspInit+0x4c>)
 8000958:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800095a:	4a08      	ldr	r2, [pc, #32]	@ (800097c <HAL_MspInit+0x4c>)
 800095c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000960:	6413      	str	r3, [r2, #64]	@ 0x40
 8000962:	4b06      	ldr	r3, [pc, #24]	@ (800097c <HAL_MspInit+0x4c>)
 8000964:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000966:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800096a:	603b      	str	r3, [r7, #0]
 800096c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800096e:	bf00      	nop
 8000970:	370c      	adds	r7, #12
 8000972:	46bd      	mov	sp, r7
 8000974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000978:	4770      	bx	lr
 800097a:	bf00      	nop
 800097c:	40023800 	.word	0x40023800

08000980 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	b08a      	sub	sp, #40	@ 0x28
 8000984:	af00      	add	r7, sp, #0
 8000986:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000988:	f107 0314 	add.w	r3, r7, #20
 800098c:	2200      	movs	r2, #0
 800098e:	601a      	str	r2, [r3, #0]
 8000990:	605a      	str	r2, [r3, #4]
 8000992:	609a      	str	r2, [r3, #8]
 8000994:	60da      	str	r2, [r3, #12]
 8000996:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	4a21      	ldr	r2, [pc, #132]	@ (8000a24 <HAL_UART_MspInit+0xa4>)
 800099e:	4293      	cmp	r3, r2
 80009a0:	d13b      	bne.n	8000a1a <HAL_UART_MspInit+0x9a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80009a2:	2300      	movs	r3, #0
 80009a4:	613b      	str	r3, [r7, #16]
 80009a6:	4b20      	ldr	r3, [pc, #128]	@ (8000a28 <HAL_UART_MspInit+0xa8>)
 80009a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009aa:	4a1f      	ldr	r2, [pc, #124]	@ (8000a28 <HAL_UART_MspInit+0xa8>)
 80009ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80009b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80009b2:	4b1d      	ldr	r3, [pc, #116]	@ (8000a28 <HAL_UART_MspInit+0xa8>)
 80009b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80009ba:	613b      	str	r3, [r7, #16]
 80009bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009be:	2300      	movs	r3, #0
 80009c0:	60fb      	str	r3, [r7, #12]
 80009c2:	4b19      	ldr	r3, [pc, #100]	@ (8000a28 <HAL_UART_MspInit+0xa8>)
 80009c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009c6:	4a18      	ldr	r2, [pc, #96]	@ (8000a28 <HAL_UART_MspInit+0xa8>)
 80009c8:	f043 0301 	orr.w	r3, r3, #1
 80009cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80009ce:	4b16      	ldr	r3, [pc, #88]	@ (8000a28 <HAL_UART_MspInit+0xa8>)
 80009d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009d2:	f003 0301 	and.w	r3, r3, #1
 80009d6:	60fb      	str	r3, [r7, #12]
 80009d8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin;
 80009da:	2304      	movs	r3, #4
 80009dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009de:	2302      	movs	r3, #2
 80009e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e2:	2300      	movs	r3, #0
 80009e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009e6:	2303      	movs	r3, #3
 80009e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80009ea:	2307      	movs	r3, #7
 80009ec:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(USART_TX_GPIO_Port, &GPIO_InitStruct);
 80009ee:	f107 0314 	add.w	r3, r7, #20
 80009f2:	4619      	mov	r1, r3
 80009f4:	480d      	ldr	r0, [pc, #52]	@ (8000a2c <HAL_UART_MspInit+0xac>)
 80009f6:	f000 fa03 	bl	8000e00 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USART_RX_Pin;
 80009fa:	2308      	movs	r3, #8
 80009fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009fe:	2302      	movs	r3, #2
 8000a00:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a02:	2301      	movs	r3, #1
 8000a04:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a06:	2303      	movs	r3, #3
 8000a08:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000a0a:	2307      	movs	r3, #7
 8000a0c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(USART_RX_GPIO_Port, &GPIO_InitStruct);
 8000a0e:	f107 0314 	add.w	r3, r7, #20
 8000a12:	4619      	mov	r1, r3
 8000a14:	4805      	ldr	r0, [pc, #20]	@ (8000a2c <HAL_UART_MspInit+0xac>)
 8000a16:	f000 f9f3 	bl	8000e00 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000a1a:	bf00      	nop
 8000a1c:	3728      	adds	r7, #40	@ 0x28
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	bd80      	pop	{r7, pc}
 8000a22:	bf00      	nop
 8000a24:	40004400 	.word	0x40004400
 8000a28:	40023800 	.word	0x40023800
 8000a2c:	40020000 	.word	0x40020000

08000a30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a30:	b480      	push	{r7}
 8000a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a34:	bf00      	nop
 8000a36:	e7fd      	b.n	8000a34 <NMI_Handler+0x4>

08000a38 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a38:	b480      	push	{r7}
 8000a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a3c:	bf00      	nop
 8000a3e:	e7fd      	b.n	8000a3c <HardFault_Handler+0x4>

08000a40 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a40:	b480      	push	{r7}
 8000a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a44:	bf00      	nop
 8000a46:	e7fd      	b.n	8000a44 <MemManage_Handler+0x4>

08000a48 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a48:	b480      	push	{r7}
 8000a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a4c:	bf00      	nop
 8000a4e:	e7fd      	b.n	8000a4c <BusFault_Handler+0x4>

08000a50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a50:	b480      	push	{r7}
 8000a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a54:	bf00      	nop
 8000a56:	e7fd      	b.n	8000a54 <UsageFault_Handler+0x4>

08000a58 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a58:	b480      	push	{r7}
 8000a5a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a5c:	bf00      	nop
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a64:	4770      	bx	lr

08000a66 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a66:	b480      	push	{r7}
 8000a68:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a6a:	bf00      	nop
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a72:	4770      	bx	lr

08000a74 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a74:	b480      	push	{r7}
 8000a76:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a78:	bf00      	nop
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a80:	4770      	bx	lr

08000a82 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a82:	b580      	push	{r7, lr}
 8000a84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a86:	f000 f891 	bl	8000bac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a8a:	bf00      	nop
 8000a8c:	bd80      	pop	{r7, pc}
	...

08000a90 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a90:	b480      	push	{r7}
 8000a92:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a94:	4b06      	ldr	r3, [pc, #24]	@ (8000ab0 <SystemInit+0x20>)
 8000a96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000a9a:	4a05      	ldr	r2, [pc, #20]	@ (8000ab0 <SystemInit+0x20>)
 8000a9c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000aa0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000aa4:	bf00      	nop
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aac:	4770      	bx	lr
 8000aae:	bf00      	nop
 8000ab0:	e000ed00 	.word	0xe000ed00

08000ab4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000ab4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000aec <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000ab8:	f7ff ffea 	bl	8000a90 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000abc:	480c      	ldr	r0, [pc, #48]	@ (8000af0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000abe:	490d      	ldr	r1, [pc, #52]	@ (8000af4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000ac0:	4a0d      	ldr	r2, [pc, #52]	@ (8000af8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000ac2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ac4:	e002      	b.n	8000acc <LoopCopyDataInit>

08000ac6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ac6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ac8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000aca:	3304      	adds	r3, #4

08000acc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000acc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ace:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ad0:	d3f9      	bcc.n	8000ac6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ad2:	4a0a      	ldr	r2, [pc, #40]	@ (8000afc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000ad4:	4c0a      	ldr	r4, [pc, #40]	@ (8000b00 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000ad6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ad8:	e001      	b.n	8000ade <LoopFillZerobss>

08000ada <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ada:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000adc:	3204      	adds	r2, #4

08000ade <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ade:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ae0:	d3fb      	bcc.n	8000ada <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000ae2:	f002 feab 	bl	800383c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000ae6:	f7ff fdaf 	bl	8000648 <main>
  bx  lr    
 8000aea:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000aec:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000af0:	20000510 	.word	0x20000510
  ldr r1, =_edata
 8000af4:	2000057c 	.word	0x2000057c
  ldr r2, =_sidata
 8000af8:	08016650 	.word	0x08016650
  ldr r2, =_sbss
 8000afc:	20000580 	.word	0x20000580
  ldr r4, =_ebss
 8000b00:	20001120 	.word	0x20001120

08000b04 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b04:	e7fe      	b.n	8000b04 <ADC_IRQHandler>
	...

08000b08 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000b0c:	4b0e      	ldr	r3, [pc, #56]	@ (8000b48 <HAL_Init+0x40>)
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	4a0d      	ldr	r2, [pc, #52]	@ (8000b48 <HAL_Init+0x40>)
 8000b12:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000b16:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000b18:	4b0b      	ldr	r3, [pc, #44]	@ (8000b48 <HAL_Init+0x40>)
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	4a0a      	ldr	r2, [pc, #40]	@ (8000b48 <HAL_Init+0x40>)
 8000b1e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000b22:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b24:	4b08      	ldr	r3, [pc, #32]	@ (8000b48 <HAL_Init+0x40>)
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	4a07      	ldr	r2, [pc, #28]	@ (8000b48 <HAL_Init+0x40>)
 8000b2a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b2e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b30:	2003      	movs	r0, #3
 8000b32:	f000 f931 	bl	8000d98 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b36:	200f      	movs	r0, #15
 8000b38:	f000 f808 	bl	8000b4c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b3c:	f7ff fef8 	bl	8000930 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b40:	2300      	movs	r3, #0
}
 8000b42:	4618      	mov	r0, r3
 8000b44:	bd80      	pop	{r7, pc}
 8000b46:	bf00      	nop
 8000b48:	40023c00 	.word	0x40023c00

08000b4c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b082      	sub	sp, #8
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b54:	4b12      	ldr	r3, [pc, #72]	@ (8000ba0 <HAL_InitTick+0x54>)
 8000b56:	681a      	ldr	r2, [r3, #0]
 8000b58:	4b12      	ldr	r3, [pc, #72]	@ (8000ba4 <HAL_InitTick+0x58>)
 8000b5a:	781b      	ldrb	r3, [r3, #0]
 8000b5c:	4619      	mov	r1, r3
 8000b5e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b62:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b66:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	f000 f93b 	bl	8000de6 <HAL_SYSTICK_Config>
 8000b70:	4603      	mov	r3, r0
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d001      	beq.n	8000b7a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000b76:	2301      	movs	r3, #1
 8000b78:	e00e      	b.n	8000b98 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	2b0f      	cmp	r3, #15
 8000b7e:	d80a      	bhi.n	8000b96 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b80:	2200      	movs	r2, #0
 8000b82:	6879      	ldr	r1, [r7, #4]
 8000b84:	f04f 30ff 	mov.w	r0, #4294967295
 8000b88:	f000 f911 	bl	8000dae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b8c:	4a06      	ldr	r2, [pc, #24]	@ (8000ba8 <HAL_InitTick+0x5c>)
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000b92:	2300      	movs	r3, #0
 8000b94:	e000      	b.n	8000b98 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000b96:	2301      	movs	r3, #1
}
 8000b98:	4618      	mov	r0, r3
 8000b9a:	3708      	adds	r7, #8
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	bd80      	pop	{r7, pc}
 8000ba0:	20000520 	.word	0x20000520
 8000ba4:	20000528 	.word	0x20000528
 8000ba8:	20000524 	.word	0x20000524

08000bac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000bac:	b480      	push	{r7}
 8000bae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000bb0:	4b06      	ldr	r3, [pc, #24]	@ (8000bcc <HAL_IncTick+0x20>)
 8000bb2:	781b      	ldrb	r3, [r3, #0]
 8000bb4:	461a      	mov	r2, r3
 8000bb6:	4b06      	ldr	r3, [pc, #24]	@ (8000bd0 <HAL_IncTick+0x24>)
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	4413      	add	r3, r2
 8000bbc:	4a04      	ldr	r2, [pc, #16]	@ (8000bd0 <HAL_IncTick+0x24>)
 8000bbe:	6013      	str	r3, [r2, #0]
}
 8000bc0:	bf00      	nop
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc8:	4770      	bx	lr
 8000bca:	bf00      	nop
 8000bcc:	20000528 	.word	0x20000528
 8000bd0:	20000fe4 	.word	0x20000fe4

08000bd4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	af00      	add	r7, sp, #0
  return uwTick;
 8000bd8:	4b03      	ldr	r3, [pc, #12]	@ (8000be8 <HAL_GetTick+0x14>)
 8000bda:	681b      	ldr	r3, [r3, #0]
}
 8000bdc:	4618      	mov	r0, r3
 8000bde:	46bd      	mov	sp, r7
 8000be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop
 8000be8:	20000fe4 	.word	0x20000fe4

08000bec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b084      	sub	sp, #16
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000bf4:	f7ff ffee 	bl	8000bd4 <HAL_GetTick>
 8000bf8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000bfe:	68fb      	ldr	r3, [r7, #12]
 8000c00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c04:	d005      	beq.n	8000c12 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c06:	4b0a      	ldr	r3, [pc, #40]	@ (8000c30 <HAL_Delay+0x44>)
 8000c08:	781b      	ldrb	r3, [r3, #0]
 8000c0a:	461a      	mov	r2, r3
 8000c0c:	68fb      	ldr	r3, [r7, #12]
 8000c0e:	4413      	add	r3, r2
 8000c10:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000c12:	bf00      	nop
 8000c14:	f7ff ffde 	bl	8000bd4 <HAL_GetTick>
 8000c18:	4602      	mov	r2, r0
 8000c1a:	68bb      	ldr	r3, [r7, #8]
 8000c1c:	1ad3      	subs	r3, r2, r3
 8000c1e:	68fa      	ldr	r2, [r7, #12]
 8000c20:	429a      	cmp	r2, r3
 8000c22:	d8f7      	bhi.n	8000c14 <HAL_Delay+0x28>
  {
  }
}
 8000c24:	bf00      	nop
 8000c26:	bf00      	nop
 8000c28:	3710      	adds	r7, #16
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	bd80      	pop	{r7, pc}
 8000c2e:	bf00      	nop
 8000c30:	20000528 	.word	0x20000528

08000c34 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c34:	b480      	push	{r7}
 8000c36:	b085      	sub	sp, #20
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	f003 0307 	and.w	r3, r3, #7
 8000c42:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c44:	4b0c      	ldr	r3, [pc, #48]	@ (8000c78 <__NVIC_SetPriorityGrouping+0x44>)
 8000c46:	68db      	ldr	r3, [r3, #12]
 8000c48:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c4a:	68ba      	ldr	r2, [r7, #8]
 8000c4c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000c50:	4013      	ands	r3, r2
 8000c52:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c54:	68fb      	ldr	r3, [r7, #12]
 8000c56:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c58:	68bb      	ldr	r3, [r7, #8]
 8000c5a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c5c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000c60:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c64:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c66:	4a04      	ldr	r2, [pc, #16]	@ (8000c78 <__NVIC_SetPriorityGrouping+0x44>)
 8000c68:	68bb      	ldr	r3, [r7, #8]
 8000c6a:	60d3      	str	r3, [r2, #12]
}
 8000c6c:	bf00      	nop
 8000c6e:	3714      	adds	r7, #20
 8000c70:	46bd      	mov	sp, r7
 8000c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c76:	4770      	bx	lr
 8000c78:	e000ed00 	.word	0xe000ed00

08000c7c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c7c:	b480      	push	{r7}
 8000c7e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c80:	4b04      	ldr	r3, [pc, #16]	@ (8000c94 <__NVIC_GetPriorityGrouping+0x18>)
 8000c82:	68db      	ldr	r3, [r3, #12]
 8000c84:	0a1b      	lsrs	r3, r3, #8
 8000c86:	f003 0307 	and.w	r3, r3, #7
}
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c92:	4770      	bx	lr
 8000c94:	e000ed00 	.word	0xe000ed00

08000c98 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	b083      	sub	sp, #12
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	4603      	mov	r3, r0
 8000ca0:	6039      	str	r1, [r7, #0]
 8000ca2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ca4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	db0a      	blt.n	8000cc2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cac:	683b      	ldr	r3, [r7, #0]
 8000cae:	b2da      	uxtb	r2, r3
 8000cb0:	490c      	ldr	r1, [pc, #48]	@ (8000ce4 <__NVIC_SetPriority+0x4c>)
 8000cb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cb6:	0112      	lsls	r2, r2, #4
 8000cb8:	b2d2      	uxtb	r2, r2
 8000cba:	440b      	add	r3, r1
 8000cbc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000cc0:	e00a      	b.n	8000cd8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cc2:	683b      	ldr	r3, [r7, #0]
 8000cc4:	b2da      	uxtb	r2, r3
 8000cc6:	4908      	ldr	r1, [pc, #32]	@ (8000ce8 <__NVIC_SetPriority+0x50>)
 8000cc8:	79fb      	ldrb	r3, [r7, #7]
 8000cca:	f003 030f 	and.w	r3, r3, #15
 8000cce:	3b04      	subs	r3, #4
 8000cd0:	0112      	lsls	r2, r2, #4
 8000cd2:	b2d2      	uxtb	r2, r2
 8000cd4:	440b      	add	r3, r1
 8000cd6:	761a      	strb	r2, [r3, #24]
}
 8000cd8:	bf00      	nop
 8000cda:	370c      	adds	r7, #12
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce2:	4770      	bx	lr
 8000ce4:	e000e100 	.word	0xe000e100
 8000ce8:	e000ed00 	.word	0xe000ed00

08000cec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000cec:	b480      	push	{r7}
 8000cee:	b089      	sub	sp, #36	@ 0x24
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	60f8      	str	r0, [r7, #12]
 8000cf4:	60b9      	str	r1, [r7, #8]
 8000cf6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000cf8:	68fb      	ldr	r3, [r7, #12]
 8000cfa:	f003 0307 	and.w	r3, r3, #7
 8000cfe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d00:	69fb      	ldr	r3, [r7, #28]
 8000d02:	f1c3 0307 	rsb	r3, r3, #7
 8000d06:	2b04      	cmp	r3, #4
 8000d08:	bf28      	it	cs
 8000d0a:	2304      	movcs	r3, #4
 8000d0c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d0e:	69fb      	ldr	r3, [r7, #28]
 8000d10:	3304      	adds	r3, #4
 8000d12:	2b06      	cmp	r3, #6
 8000d14:	d902      	bls.n	8000d1c <NVIC_EncodePriority+0x30>
 8000d16:	69fb      	ldr	r3, [r7, #28]
 8000d18:	3b03      	subs	r3, #3
 8000d1a:	e000      	b.n	8000d1e <NVIC_EncodePriority+0x32>
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d20:	f04f 32ff 	mov.w	r2, #4294967295
 8000d24:	69bb      	ldr	r3, [r7, #24]
 8000d26:	fa02 f303 	lsl.w	r3, r2, r3
 8000d2a:	43da      	mvns	r2, r3
 8000d2c:	68bb      	ldr	r3, [r7, #8]
 8000d2e:	401a      	ands	r2, r3
 8000d30:	697b      	ldr	r3, [r7, #20]
 8000d32:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d34:	f04f 31ff 	mov.w	r1, #4294967295
 8000d38:	697b      	ldr	r3, [r7, #20]
 8000d3a:	fa01 f303 	lsl.w	r3, r1, r3
 8000d3e:	43d9      	mvns	r1, r3
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d44:	4313      	orrs	r3, r2
         );
}
 8000d46:	4618      	mov	r0, r3
 8000d48:	3724      	adds	r7, #36	@ 0x24
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d50:	4770      	bx	lr
	...

08000d54 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b082      	sub	sp, #8
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	3b01      	subs	r3, #1
 8000d60:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000d64:	d301      	bcc.n	8000d6a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d66:	2301      	movs	r3, #1
 8000d68:	e00f      	b.n	8000d8a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d6a:	4a0a      	ldr	r2, [pc, #40]	@ (8000d94 <SysTick_Config+0x40>)
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	3b01      	subs	r3, #1
 8000d70:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d72:	210f      	movs	r1, #15
 8000d74:	f04f 30ff 	mov.w	r0, #4294967295
 8000d78:	f7ff ff8e 	bl	8000c98 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d7c:	4b05      	ldr	r3, [pc, #20]	@ (8000d94 <SysTick_Config+0x40>)
 8000d7e:	2200      	movs	r2, #0
 8000d80:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d82:	4b04      	ldr	r3, [pc, #16]	@ (8000d94 <SysTick_Config+0x40>)
 8000d84:	2207      	movs	r2, #7
 8000d86:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d88:	2300      	movs	r3, #0
}
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	3708      	adds	r7, #8
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bd80      	pop	{r7, pc}
 8000d92:	bf00      	nop
 8000d94:	e000e010 	.word	0xe000e010

08000d98 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b082      	sub	sp, #8
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000da0:	6878      	ldr	r0, [r7, #4]
 8000da2:	f7ff ff47 	bl	8000c34 <__NVIC_SetPriorityGrouping>
}
 8000da6:	bf00      	nop
 8000da8:	3708      	adds	r7, #8
 8000daa:	46bd      	mov	sp, r7
 8000dac:	bd80      	pop	{r7, pc}

08000dae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000dae:	b580      	push	{r7, lr}
 8000db0:	b086      	sub	sp, #24
 8000db2:	af00      	add	r7, sp, #0
 8000db4:	4603      	mov	r3, r0
 8000db6:	60b9      	str	r1, [r7, #8]
 8000db8:	607a      	str	r2, [r7, #4]
 8000dba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000dc0:	f7ff ff5c 	bl	8000c7c <__NVIC_GetPriorityGrouping>
 8000dc4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000dc6:	687a      	ldr	r2, [r7, #4]
 8000dc8:	68b9      	ldr	r1, [r7, #8]
 8000dca:	6978      	ldr	r0, [r7, #20]
 8000dcc:	f7ff ff8e 	bl	8000cec <NVIC_EncodePriority>
 8000dd0:	4602      	mov	r2, r0
 8000dd2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000dd6:	4611      	mov	r1, r2
 8000dd8:	4618      	mov	r0, r3
 8000dda:	f7ff ff5d 	bl	8000c98 <__NVIC_SetPriority>
}
 8000dde:	bf00      	nop
 8000de0:	3718      	adds	r7, #24
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bd80      	pop	{r7, pc}

08000de6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000de6:	b580      	push	{r7, lr}
 8000de8:	b082      	sub	sp, #8
 8000dea:	af00      	add	r7, sp, #0
 8000dec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000dee:	6878      	ldr	r0, [r7, #4]
 8000df0:	f7ff ffb0 	bl	8000d54 <SysTick_Config>
 8000df4:	4603      	mov	r3, r0
}
 8000df6:	4618      	mov	r0, r3
 8000df8:	3708      	adds	r7, #8
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}
	...

08000e00 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e00:	b480      	push	{r7}
 8000e02:	b089      	sub	sp, #36	@ 0x24
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
 8000e08:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000e12:	2300      	movs	r3, #0
 8000e14:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000e16:	2300      	movs	r3, #0
 8000e18:	61fb      	str	r3, [r7, #28]
 8000e1a:	e165      	b.n	80010e8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000e1c:	2201      	movs	r2, #1
 8000e1e:	69fb      	ldr	r3, [r7, #28]
 8000e20:	fa02 f303 	lsl.w	r3, r2, r3
 8000e24:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e26:	683b      	ldr	r3, [r7, #0]
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	697a      	ldr	r2, [r7, #20]
 8000e2c:	4013      	ands	r3, r2
 8000e2e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000e30:	693a      	ldr	r2, [r7, #16]
 8000e32:	697b      	ldr	r3, [r7, #20]
 8000e34:	429a      	cmp	r2, r3
 8000e36:	f040 8154 	bne.w	80010e2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e3a:	683b      	ldr	r3, [r7, #0]
 8000e3c:	685b      	ldr	r3, [r3, #4]
 8000e3e:	f003 0303 	and.w	r3, r3, #3
 8000e42:	2b01      	cmp	r3, #1
 8000e44:	d005      	beq.n	8000e52 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e46:	683b      	ldr	r3, [r7, #0]
 8000e48:	685b      	ldr	r3, [r3, #4]
 8000e4a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e4e:	2b02      	cmp	r3, #2
 8000e50:	d130      	bne.n	8000eb4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	689b      	ldr	r3, [r3, #8]
 8000e56:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000e58:	69fb      	ldr	r3, [r7, #28]
 8000e5a:	005b      	lsls	r3, r3, #1
 8000e5c:	2203      	movs	r2, #3
 8000e5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e62:	43db      	mvns	r3, r3
 8000e64:	69ba      	ldr	r2, [r7, #24]
 8000e66:	4013      	ands	r3, r2
 8000e68:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000e6a:	683b      	ldr	r3, [r7, #0]
 8000e6c:	68da      	ldr	r2, [r3, #12]
 8000e6e:	69fb      	ldr	r3, [r7, #28]
 8000e70:	005b      	lsls	r3, r3, #1
 8000e72:	fa02 f303 	lsl.w	r3, r2, r3
 8000e76:	69ba      	ldr	r2, [r7, #24]
 8000e78:	4313      	orrs	r3, r2
 8000e7a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	69ba      	ldr	r2, [r7, #24]
 8000e80:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	685b      	ldr	r3, [r3, #4]
 8000e86:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e88:	2201      	movs	r2, #1
 8000e8a:	69fb      	ldr	r3, [r7, #28]
 8000e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e90:	43db      	mvns	r3, r3
 8000e92:	69ba      	ldr	r2, [r7, #24]
 8000e94:	4013      	ands	r3, r2
 8000e96:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e98:	683b      	ldr	r3, [r7, #0]
 8000e9a:	685b      	ldr	r3, [r3, #4]
 8000e9c:	091b      	lsrs	r3, r3, #4
 8000e9e:	f003 0201 	and.w	r2, r3, #1
 8000ea2:	69fb      	ldr	r3, [r7, #28]
 8000ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea8:	69ba      	ldr	r2, [r7, #24]
 8000eaa:	4313      	orrs	r3, r2
 8000eac:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	69ba      	ldr	r2, [r7, #24]
 8000eb2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000eb4:	683b      	ldr	r3, [r7, #0]
 8000eb6:	685b      	ldr	r3, [r3, #4]
 8000eb8:	f003 0303 	and.w	r3, r3, #3
 8000ebc:	2b03      	cmp	r3, #3
 8000ebe:	d017      	beq.n	8000ef0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	68db      	ldr	r3, [r3, #12]
 8000ec4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000ec6:	69fb      	ldr	r3, [r7, #28]
 8000ec8:	005b      	lsls	r3, r3, #1
 8000eca:	2203      	movs	r2, #3
 8000ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed0:	43db      	mvns	r3, r3
 8000ed2:	69ba      	ldr	r2, [r7, #24]
 8000ed4:	4013      	ands	r3, r2
 8000ed6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000ed8:	683b      	ldr	r3, [r7, #0]
 8000eda:	689a      	ldr	r2, [r3, #8]
 8000edc:	69fb      	ldr	r3, [r7, #28]
 8000ede:	005b      	lsls	r3, r3, #1
 8000ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee4:	69ba      	ldr	r2, [r7, #24]
 8000ee6:	4313      	orrs	r3, r2
 8000ee8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	69ba      	ldr	r2, [r7, #24]
 8000eee:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ef0:	683b      	ldr	r3, [r7, #0]
 8000ef2:	685b      	ldr	r3, [r3, #4]
 8000ef4:	f003 0303 	and.w	r3, r3, #3
 8000ef8:	2b02      	cmp	r3, #2
 8000efa:	d123      	bne.n	8000f44 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000efc:	69fb      	ldr	r3, [r7, #28]
 8000efe:	08da      	lsrs	r2, r3, #3
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	3208      	adds	r2, #8
 8000f04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f08:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000f0a:	69fb      	ldr	r3, [r7, #28]
 8000f0c:	f003 0307 	and.w	r3, r3, #7
 8000f10:	009b      	lsls	r3, r3, #2
 8000f12:	220f      	movs	r2, #15
 8000f14:	fa02 f303 	lsl.w	r3, r2, r3
 8000f18:	43db      	mvns	r3, r3
 8000f1a:	69ba      	ldr	r2, [r7, #24]
 8000f1c:	4013      	ands	r3, r2
 8000f1e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000f20:	683b      	ldr	r3, [r7, #0]
 8000f22:	691a      	ldr	r2, [r3, #16]
 8000f24:	69fb      	ldr	r3, [r7, #28]
 8000f26:	f003 0307 	and.w	r3, r3, #7
 8000f2a:	009b      	lsls	r3, r3, #2
 8000f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f30:	69ba      	ldr	r2, [r7, #24]
 8000f32:	4313      	orrs	r3, r2
 8000f34:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000f36:	69fb      	ldr	r3, [r7, #28]
 8000f38:	08da      	lsrs	r2, r3, #3
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	3208      	adds	r2, #8
 8000f3e:	69b9      	ldr	r1, [r7, #24]
 8000f40:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000f4a:	69fb      	ldr	r3, [r7, #28]
 8000f4c:	005b      	lsls	r3, r3, #1
 8000f4e:	2203      	movs	r2, #3
 8000f50:	fa02 f303 	lsl.w	r3, r2, r3
 8000f54:	43db      	mvns	r3, r3
 8000f56:	69ba      	ldr	r2, [r7, #24]
 8000f58:	4013      	ands	r3, r2
 8000f5a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f5c:	683b      	ldr	r3, [r7, #0]
 8000f5e:	685b      	ldr	r3, [r3, #4]
 8000f60:	f003 0203 	and.w	r2, r3, #3
 8000f64:	69fb      	ldr	r3, [r7, #28]
 8000f66:	005b      	lsls	r3, r3, #1
 8000f68:	fa02 f303 	lsl.w	r3, r2, r3
 8000f6c:	69ba      	ldr	r2, [r7, #24]
 8000f6e:	4313      	orrs	r3, r2
 8000f70:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	69ba      	ldr	r2, [r7, #24]
 8000f76:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000f78:	683b      	ldr	r3, [r7, #0]
 8000f7a:	685b      	ldr	r3, [r3, #4]
 8000f7c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	f000 80ae 	beq.w	80010e2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f86:	2300      	movs	r3, #0
 8000f88:	60fb      	str	r3, [r7, #12]
 8000f8a:	4b5d      	ldr	r3, [pc, #372]	@ (8001100 <HAL_GPIO_Init+0x300>)
 8000f8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f8e:	4a5c      	ldr	r2, [pc, #368]	@ (8001100 <HAL_GPIO_Init+0x300>)
 8000f90:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f94:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f96:	4b5a      	ldr	r3, [pc, #360]	@ (8001100 <HAL_GPIO_Init+0x300>)
 8000f98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f9a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f9e:	60fb      	str	r3, [r7, #12]
 8000fa0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000fa2:	4a58      	ldr	r2, [pc, #352]	@ (8001104 <HAL_GPIO_Init+0x304>)
 8000fa4:	69fb      	ldr	r3, [r7, #28]
 8000fa6:	089b      	lsrs	r3, r3, #2
 8000fa8:	3302      	adds	r3, #2
 8000faa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000fb0:	69fb      	ldr	r3, [r7, #28]
 8000fb2:	f003 0303 	and.w	r3, r3, #3
 8000fb6:	009b      	lsls	r3, r3, #2
 8000fb8:	220f      	movs	r2, #15
 8000fba:	fa02 f303 	lsl.w	r3, r2, r3
 8000fbe:	43db      	mvns	r3, r3
 8000fc0:	69ba      	ldr	r2, [r7, #24]
 8000fc2:	4013      	ands	r3, r2
 8000fc4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	4a4f      	ldr	r2, [pc, #316]	@ (8001108 <HAL_GPIO_Init+0x308>)
 8000fca:	4293      	cmp	r3, r2
 8000fcc:	d025      	beq.n	800101a <HAL_GPIO_Init+0x21a>
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	4a4e      	ldr	r2, [pc, #312]	@ (800110c <HAL_GPIO_Init+0x30c>)
 8000fd2:	4293      	cmp	r3, r2
 8000fd4:	d01f      	beq.n	8001016 <HAL_GPIO_Init+0x216>
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	4a4d      	ldr	r2, [pc, #308]	@ (8001110 <HAL_GPIO_Init+0x310>)
 8000fda:	4293      	cmp	r3, r2
 8000fdc:	d019      	beq.n	8001012 <HAL_GPIO_Init+0x212>
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	4a4c      	ldr	r2, [pc, #304]	@ (8001114 <HAL_GPIO_Init+0x314>)
 8000fe2:	4293      	cmp	r3, r2
 8000fe4:	d013      	beq.n	800100e <HAL_GPIO_Init+0x20e>
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	4a4b      	ldr	r2, [pc, #300]	@ (8001118 <HAL_GPIO_Init+0x318>)
 8000fea:	4293      	cmp	r3, r2
 8000fec:	d00d      	beq.n	800100a <HAL_GPIO_Init+0x20a>
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	4a4a      	ldr	r2, [pc, #296]	@ (800111c <HAL_GPIO_Init+0x31c>)
 8000ff2:	4293      	cmp	r3, r2
 8000ff4:	d007      	beq.n	8001006 <HAL_GPIO_Init+0x206>
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	4a49      	ldr	r2, [pc, #292]	@ (8001120 <HAL_GPIO_Init+0x320>)
 8000ffa:	4293      	cmp	r3, r2
 8000ffc:	d101      	bne.n	8001002 <HAL_GPIO_Init+0x202>
 8000ffe:	2306      	movs	r3, #6
 8001000:	e00c      	b.n	800101c <HAL_GPIO_Init+0x21c>
 8001002:	2307      	movs	r3, #7
 8001004:	e00a      	b.n	800101c <HAL_GPIO_Init+0x21c>
 8001006:	2305      	movs	r3, #5
 8001008:	e008      	b.n	800101c <HAL_GPIO_Init+0x21c>
 800100a:	2304      	movs	r3, #4
 800100c:	e006      	b.n	800101c <HAL_GPIO_Init+0x21c>
 800100e:	2303      	movs	r3, #3
 8001010:	e004      	b.n	800101c <HAL_GPIO_Init+0x21c>
 8001012:	2302      	movs	r3, #2
 8001014:	e002      	b.n	800101c <HAL_GPIO_Init+0x21c>
 8001016:	2301      	movs	r3, #1
 8001018:	e000      	b.n	800101c <HAL_GPIO_Init+0x21c>
 800101a:	2300      	movs	r3, #0
 800101c:	69fa      	ldr	r2, [r7, #28]
 800101e:	f002 0203 	and.w	r2, r2, #3
 8001022:	0092      	lsls	r2, r2, #2
 8001024:	4093      	lsls	r3, r2
 8001026:	69ba      	ldr	r2, [r7, #24]
 8001028:	4313      	orrs	r3, r2
 800102a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800102c:	4935      	ldr	r1, [pc, #212]	@ (8001104 <HAL_GPIO_Init+0x304>)
 800102e:	69fb      	ldr	r3, [r7, #28]
 8001030:	089b      	lsrs	r3, r3, #2
 8001032:	3302      	adds	r3, #2
 8001034:	69ba      	ldr	r2, [r7, #24]
 8001036:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800103a:	4b3a      	ldr	r3, [pc, #232]	@ (8001124 <HAL_GPIO_Init+0x324>)
 800103c:	689b      	ldr	r3, [r3, #8]
 800103e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001040:	693b      	ldr	r3, [r7, #16]
 8001042:	43db      	mvns	r3, r3
 8001044:	69ba      	ldr	r2, [r7, #24]
 8001046:	4013      	ands	r3, r2
 8001048:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800104a:	683b      	ldr	r3, [r7, #0]
 800104c:	685b      	ldr	r3, [r3, #4]
 800104e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001052:	2b00      	cmp	r3, #0
 8001054:	d003      	beq.n	800105e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001056:	69ba      	ldr	r2, [r7, #24]
 8001058:	693b      	ldr	r3, [r7, #16]
 800105a:	4313      	orrs	r3, r2
 800105c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800105e:	4a31      	ldr	r2, [pc, #196]	@ (8001124 <HAL_GPIO_Init+0x324>)
 8001060:	69bb      	ldr	r3, [r7, #24]
 8001062:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001064:	4b2f      	ldr	r3, [pc, #188]	@ (8001124 <HAL_GPIO_Init+0x324>)
 8001066:	68db      	ldr	r3, [r3, #12]
 8001068:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800106a:	693b      	ldr	r3, [r7, #16]
 800106c:	43db      	mvns	r3, r3
 800106e:	69ba      	ldr	r2, [r7, #24]
 8001070:	4013      	ands	r3, r2
 8001072:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	685b      	ldr	r3, [r3, #4]
 8001078:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800107c:	2b00      	cmp	r3, #0
 800107e:	d003      	beq.n	8001088 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001080:	69ba      	ldr	r2, [r7, #24]
 8001082:	693b      	ldr	r3, [r7, #16]
 8001084:	4313      	orrs	r3, r2
 8001086:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001088:	4a26      	ldr	r2, [pc, #152]	@ (8001124 <HAL_GPIO_Init+0x324>)
 800108a:	69bb      	ldr	r3, [r7, #24]
 800108c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800108e:	4b25      	ldr	r3, [pc, #148]	@ (8001124 <HAL_GPIO_Init+0x324>)
 8001090:	685b      	ldr	r3, [r3, #4]
 8001092:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001094:	693b      	ldr	r3, [r7, #16]
 8001096:	43db      	mvns	r3, r3
 8001098:	69ba      	ldr	r2, [r7, #24]
 800109a:	4013      	ands	r3, r2
 800109c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800109e:	683b      	ldr	r3, [r7, #0]
 80010a0:	685b      	ldr	r3, [r3, #4]
 80010a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d003      	beq.n	80010b2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80010aa:	69ba      	ldr	r2, [r7, #24]
 80010ac:	693b      	ldr	r3, [r7, #16]
 80010ae:	4313      	orrs	r3, r2
 80010b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80010b2:	4a1c      	ldr	r2, [pc, #112]	@ (8001124 <HAL_GPIO_Init+0x324>)
 80010b4:	69bb      	ldr	r3, [r7, #24]
 80010b6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80010b8:	4b1a      	ldr	r3, [pc, #104]	@ (8001124 <HAL_GPIO_Init+0x324>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010be:	693b      	ldr	r3, [r7, #16]
 80010c0:	43db      	mvns	r3, r3
 80010c2:	69ba      	ldr	r2, [r7, #24]
 80010c4:	4013      	ands	r3, r2
 80010c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80010c8:	683b      	ldr	r3, [r7, #0]
 80010ca:	685b      	ldr	r3, [r3, #4]
 80010cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d003      	beq.n	80010dc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80010d4:	69ba      	ldr	r2, [r7, #24]
 80010d6:	693b      	ldr	r3, [r7, #16]
 80010d8:	4313      	orrs	r3, r2
 80010da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80010dc:	4a11      	ldr	r2, [pc, #68]	@ (8001124 <HAL_GPIO_Init+0x324>)
 80010de:	69bb      	ldr	r3, [r7, #24]
 80010e0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80010e2:	69fb      	ldr	r3, [r7, #28]
 80010e4:	3301      	adds	r3, #1
 80010e6:	61fb      	str	r3, [r7, #28]
 80010e8:	69fb      	ldr	r3, [r7, #28]
 80010ea:	2b0f      	cmp	r3, #15
 80010ec:	f67f ae96 	bls.w	8000e1c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80010f0:	bf00      	nop
 80010f2:	bf00      	nop
 80010f4:	3724      	adds	r7, #36	@ 0x24
 80010f6:	46bd      	mov	sp, r7
 80010f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fc:	4770      	bx	lr
 80010fe:	bf00      	nop
 8001100:	40023800 	.word	0x40023800
 8001104:	40013800 	.word	0x40013800
 8001108:	40020000 	.word	0x40020000
 800110c:	40020400 	.word	0x40020400
 8001110:	40020800 	.word	0x40020800
 8001114:	40020c00 	.word	0x40020c00
 8001118:	40021000 	.word	0x40021000
 800111c:	40021400 	.word	0x40021400
 8001120:	40021800 	.word	0x40021800
 8001124:	40013c00 	.word	0x40013c00

08001128 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001128:	b480      	push	{r7}
 800112a:	b083      	sub	sp, #12
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
 8001130:	460b      	mov	r3, r1
 8001132:	807b      	strh	r3, [r7, #2]
 8001134:	4613      	mov	r3, r2
 8001136:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001138:	787b      	ldrb	r3, [r7, #1]
 800113a:	2b00      	cmp	r3, #0
 800113c:	d003      	beq.n	8001146 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800113e:	887a      	ldrh	r2, [r7, #2]
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001144:	e003      	b.n	800114e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001146:	887b      	ldrh	r3, [r7, #2]
 8001148:	041a      	lsls	r2, r3, #16
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	619a      	str	r2, [r3, #24]
}
 800114e:	bf00      	nop
 8001150:	370c      	adds	r7, #12
 8001152:	46bd      	mov	sp, r7
 8001154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001158:	4770      	bx	lr

0800115a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800115a:	b480      	push	{r7}
 800115c:	b085      	sub	sp, #20
 800115e:	af00      	add	r7, sp, #0
 8001160:	6078      	str	r0, [r7, #4]
 8001162:	460b      	mov	r3, r1
 8001164:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	695b      	ldr	r3, [r3, #20]
 800116a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800116c:	887a      	ldrh	r2, [r7, #2]
 800116e:	68fb      	ldr	r3, [r7, #12]
 8001170:	4013      	ands	r3, r2
 8001172:	041a      	lsls	r2, r3, #16
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	43d9      	mvns	r1, r3
 8001178:	887b      	ldrh	r3, [r7, #2]
 800117a:	400b      	ands	r3, r1
 800117c:	431a      	orrs	r2, r3
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	619a      	str	r2, [r3, #24]
}
 8001182:	bf00      	nop
 8001184:	3714      	adds	r7, #20
 8001186:	46bd      	mov	sp, r7
 8001188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118c:	4770      	bx	lr
	...

08001190 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b082      	sub	sp, #8
 8001194:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8001196:	2300      	movs	r3, #0
 8001198:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800119a:	2300      	movs	r3, #0
 800119c:	603b      	str	r3, [r7, #0]
 800119e:	4b20      	ldr	r3, [pc, #128]	@ (8001220 <HAL_PWREx_EnableOverDrive+0x90>)
 80011a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011a2:	4a1f      	ldr	r2, [pc, #124]	@ (8001220 <HAL_PWREx_EnableOverDrive+0x90>)
 80011a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80011aa:	4b1d      	ldr	r3, [pc, #116]	@ (8001220 <HAL_PWREx_EnableOverDrive+0x90>)
 80011ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011b2:	603b      	str	r3, [r7, #0]
 80011b4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80011b6:	4b1b      	ldr	r3, [pc, #108]	@ (8001224 <HAL_PWREx_EnableOverDrive+0x94>)
 80011b8:	2201      	movs	r2, #1
 80011ba:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80011bc:	f7ff fd0a 	bl	8000bd4 <HAL_GetTick>
 80011c0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80011c2:	e009      	b.n	80011d8 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80011c4:	f7ff fd06 	bl	8000bd4 <HAL_GetTick>
 80011c8:	4602      	mov	r2, r0
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	1ad3      	subs	r3, r2, r3
 80011ce:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80011d2:	d901      	bls.n	80011d8 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80011d4:	2303      	movs	r3, #3
 80011d6:	e01f      	b.n	8001218 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80011d8:	4b13      	ldr	r3, [pc, #76]	@ (8001228 <HAL_PWREx_EnableOverDrive+0x98>)
 80011da:	685b      	ldr	r3, [r3, #4]
 80011dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80011e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80011e4:	d1ee      	bne.n	80011c4 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80011e6:	4b11      	ldr	r3, [pc, #68]	@ (800122c <HAL_PWREx_EnableOverDrive+0x9c>)
 80011e8:	2201      	movs	r2, #1
 80011ea:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80011ec:	f7ff fcf2 	bl	8000bd4 <HAL_GetTick>
 80011f0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80011f2:	e009      	b.n	8001208 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80011f4:	f7ff fcee 	bl	8000bd4 <HAL_GetTick>
 80011f8:	4602      	mov	r2, r0
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	1ad3      	subs	r3, r2, r3
 80011fe:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001202:	d901      	bls.n	8001208 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8001204:	2303      	movs	r3, #3
 8001206:	e007      	b.n	8001218 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001208:	4b07      	ldr	r3, [pc, #28]	@ (8001228 <HAL_PWREx_EnableOverDrive+0x98>)
 800120a:	685b      	ldr	r3, [r3, #4]
 800120c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001210:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8001214:	d1ee      	bne.n	80011f4 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8001216:	2300      	movs	r3, #0
}
 8001218:	4618      	mov	r0, r3
 800121a:	3708      	adds	r7, #8
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}
 8001220:	40023800 	.word	0x40023800
 8001224:	420e0040 	.word	0x420e0040
 8001228:	40007000 	.word	0x40007000
 800122c:	420e0044 	.word	0x420e0044

08001230 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b084      	sub	sp, #16
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
 8001238:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	2b00      	cmp	r3, #0
 800123e:	d101      	bne.n	8001244 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001240:	2301      	movs	r3, #1
 8001242:	e0cc      	b.n	80013de <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001244:	4b68      	ldr	r3, [pc, #416]	@ (80013e8 <HAL_RCC_ClockConfig+0x1b8>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	f003 030f 	and.w	r3, r3, #15
 800124c:	683a      	ldr	r2, [r7, #0]
 800124e:	429a      	cmp	r2, r3
 8001250:	d90c      	bls.n	800126c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001252:	4b65      	ldr	r3, [pc, #404]	@ (80013e8 <HAL_RCC_ClockConfig+0x1b8>)
 8001254:	683a      	ldr	r2, [r7, #0]
 8001256:	b2d2      	uxtb	r2, r2
 8001258:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800125a:	4b63      	ldr	r3, [pc, #396]	@ (80013e8 <HAL_RCC_ClockConfig+0x1b8>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	f003 030f 	and.w	r3, r3, #15
 8001262:	683a      	ldr	r2, [r7, #0]
 8001264:	429a      	cmp	r2, r3
 8001266:	d001      	beq.n	800126c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001268:	2301      	movs	r3, #1
 800126a:	e0b8      	b.n	80013de <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	f003 0302 	and.w	r3, r3, #2
 8001274:	2b00      	cmp	r3, #0
 8001276:	d020      	beq.n	80012ba <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	f003 0304 	and.w	r3, r3, #4
 8001280:	2b00      	cmp	r3, #0
 8001282:	d005      	beq.n	8001290 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001284:	4b59      	ldr	r3, [pc, #356]	@ (80013ec <HAL_RCC_ClockConfig+0x1bc>)
 8001286:	689b      	ldr	r3, [r3, #8]
 8001288:	4a58      	ldr	r2, [pc, #352]	@ (80013ec <HAL_RCC_ClockConfig+0x1bc>)
 800128a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800128e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	f003 0308 	and.w	r3, r3, #8
 8001298:	2b00      	cmp	r3, #0
 800129a:	d005      	beq.n	80012a8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800129c:	4b53      	ldr	r3, [pc, #332]	@ (80013ec <HAL_RCC_ClockConfig+0x1bc>)
 800129e:	689b      	ldr	r3, [r3, #8]
 80012a0:	4a52      	ldr	r2, [pc, #328]	@ (80013ec <HAL_RCC_ClockConfig+0x1bc>)
 80012a2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80012a6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80012a8:	4b50      	ldr	r3, [pc, #320]	@ (80013ec <HAL_RCC_ClockConfig+0x1bc>)
 80012aa:	689b      	ldr	r3, [r3, #8]
 80012ac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	689b      	ldr	r3, [r3, #8]
 80012b4:	494d      	ldr	r1, [pc, #308]	@ (80013ec <HAL_RCC_ClockConfig+0x1bc>)
 80012b6:	4313      	orrs	r3, r2
 80012b8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	f003 0301 	and.w	r3, r3, #1
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d044      	beq.n	8001350 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	685b      	ldr	r3, [r3, #4]
 80012ca:	2b01      	cmp	r3, #1
 80012cc:	d107      	bne.n	80012de <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012ce:	4b47      	ldr	r3, [pc, #284]	@ (80013ec <HAL_RCC_ClockConfig+0x1bc>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d119      	bne.n	800130e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012da:	2301      	movs	r3, #1
 80012dc:	e07f      	b.n	80013de <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	685b      	ldr	r3, [r3, #4]
 80012e2:	2b02      	cmp	r3, #2
 80012e4:	d003      	beq.n	80012ee <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80012ea:	2b03      	cmp	r3, #3
 80012ec:	d107      	bne.n	80012fe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80012ee:	4b3f      	ldr	r3, [pc, #252]	@ (80013ec <HAL_RCC_ClockConfig+0x1bc>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d109      	bne.n	800130e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012fa:	2301      	movs	r3, #1
 80012fc:	e06f      	b.n	80013de <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012fe:	4b3b      	ldr	r3, [pc, #236]	@ (80013ec <HAL_RCC_ClockConfig+0x1bc>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	f003 0302 	and.w	r3, r3, #2
 8001306:	2b00      	cmp	r3, #0
 8001308:	d101      	bne.n	800130e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800130a:	2301      	movs	r3, #1
 800130c:	e067      	b.n	80013de <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800130e:	4b37      	ldr	r3, [pc, #220]	@ (80013ec <HAL_RCC_ClockConfig+0x1bc>)
 8001310:	689b      	ldr	r3, [r3, #8]
 8001312:	f023 0203 	bic.w	r2, r3, #3
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	685b      	ldr	r3, [r3, #4]
 800131a:	4934      	ldr	r1, [pc, #208]	@ (80013ec <HAL_RCC_ClockConfig+0x1bc>)
 800131c:	4313      	orrs	r3, r2
 800131e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001320:	f7ff fc58 	bl	8000bd4 <HAL_GetTick>
 8001324:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001326:	e00a      	b.n	800133e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001328:	f7ff fc54 	bl	8000bd4 <HAL_GetTick>
 800132c:	4602      	mov	r2, r0
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	1ad3      	subs	r3, r2, r3
 8001332:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001336:	4293      	cmp	r3, r2
 8001338:	d901      	bls.n	800133e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800133a:	2303      	movs	r3, #3
 800133c:	e04f      	b.n	80013de <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800133e:	4b2b      	ldr	r3, [pc, #172]	@ (80013ec <HAL_RCC_ClockConfig+0x1bc>)
 8001340:	689b      	ldr	r3, [r3, #8]
 8001342:	f003 020c 	and.w	r2, r3, #12
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	685b      	ldr	r3, [r3, #4]
 800134a:	009b      	lsls	r3, r3, #2
 800134c:	429a      	cmp	r2, r3
 800134e:	d1eb      	bne.n	8001328 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001350:	4b25      	ldr	r3, [pc, #148]	@ (80013e8 <HAL_RCC_ClockConfig+0x1b8>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	f003 030f 	and.w	r3, r3, #15
 8001358:	683a      	ldr	r2, [r7, #0]
 800135a:	429a      	cmp	r2, r3
 800135c:	d20c      	bcs.n	8001378 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800135e:	4b22      	ldr	r3, [pc, #136]	@ (80013e8 <HAL_RCC_ClockConfig+0x1b8>)
 8001360:	683a      	ldr	r2, [r7, #0]
 8001362:	b2d2      	uxtb	r2, r2
 8001364:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001366:	4b20      	ldr	r3, [pc, #128]	@ (80013e8 <HAL_RCC_ClockConfig+0x1b8>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	f003 030f 	and.w	r3, r3, #15
 800136e:	683a      	ldr	r2, [r7, #0]
 8001370:	429a      	cmp	r2, r3
 8001372:	d001      	beq.n	8001378 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001374:	2301      	movs	r3, #1
 8001376:	e032      	b.n	80013de <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	f003 0304 	and.w	r3, r3, #4
 8001380:	2b00      	cmp	r3, #0
 8001382:	d008      	beq.n	8001396 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001384:	4b19      	ldr	r3, [pc, #100]	@ (80013ec <HAL_RCC_ClockConfig+0x1bc>)
 8001386:	689b      	ldr	r3, [r3, #8]
 8001388:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	68db      	ldr	r3, [r3, #12]
 8001390:	4916      	ldr	r1, [pc, #88]	@ (80013ec <HAL_RCC_ClockConfig+0x1bc>)
 8001392:	4313      	orrs	r3, r2
 8001394:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	f003 0308 	and.w	r3, r3, #8
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d009      	beq.n	80013b6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80013a2:	4b12      	ldr	r3, [pc, #72]	@ (80013ec <HAL_RCC_ClockConfig+0x1bc>)
 80013a4:	689b      	ldr	r3, [r3, #8]
 80013a6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	691b      	ldr	r3, [r3, #16]
 80013ae:	00db      	lsls	r3, r3, #3
 80013b0:	490e      	ldr	r1, [pc, #56]	@ (80013ec <HAL_RCC_ClockConfig+0x1bc>)
 80013b2:	4313      	orrs	r3, r2
 80013b4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80013b6:	f000 f855 	bl	8001464 <HAL_RCC_GetSysClockFreq>
 80013ba:	4602      	mov	r2, r0
 80013bc:	4b0b      	ldr	r3, [pc, #44]	@ (80013ec <HAL_RCC_ClockConfig+0x1bc>)
 80013be:	689b      	ldr	r3, [r3, #8]
 80013c0:	091b      	lsrs	r3, r3, #4
 80013c2:	f003 030f 	and.w	r3, r3, #15
 80013c6:	490a      	ldr	r1, [pc, #40]	@ (80013f0 <HAL_RCC_ClockConfig+0x1c0>)
 80013c8:	5ccb      	ldrb	r3, [r1, r3]
 80013ca:	fa22 f303 	lsr.w	r3, r2, r3
 80013ce:	4a09      	ldr	r2, [pc, #36]	@ (80013f4 <HAL_RCC_ClockConfig+0x1c4>)
 80013d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80013d2:	4b09      	ldr	r3, [pc, #36]	@ (80013f8 <HAL_RCC_ClockConfig+0x1c8>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	4618      	mov	r0, r3
 80013d8:	f7ff fbb8 	bl	8000b4c <HAL_InitTick>

  return HAL_OK;
 80013dc:	2300      	movs	r3, #0
}
 80013de:	4618      	mov	r0, r3
 80013e0:	3710      	adds	r7, #16
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd80      	pop	{r7, pc}
 80013e6:	bf00      	nop
 80013e8:	40023c00 	.word	0x40023c00
 80013ec:	40023800 	.word	0x40023800
 80013f0:	08003b20 	.word	0x08003b20
 80013f4:	20000520 	.word	0x20000520
 80013f8:	20000524 	.word	0x20000524

080013fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80013fc:	b480      	push	{r7}
 80013fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001400:	4b03      	ldr	r3, [pc, #12]	@ (8001410 <HAL_RCC_GetHCLKFreq+0x14>)
 8001402:	681b      	ldr	r3, [r3, #0]
}
 8001404:	4618      	mov	r0, r3
 8001406:	46bd      	mov	sp, r7
 8001408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140c:	4770      	bx	lr
 800140e:	bf00      	nop
 8001410:	20000520 	.word	0x20000520

08001414 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001418:	f7ff fff0 	bl	80013fc <HAL_RCC_GetHCLKFreq>
 800141c:	4602      	mov	r2, r0
 800141e:	4b05      	ldr	r3, [pc, #20]	@ (8001434 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001420:	689b      	ldr	r3, [r3, #8]
 8001422:	0a9b      	lsrs	r3, r3, #10
 8001424:	f003 0307 	and.w	r3, r3, #7
 8001428:	4903      	ldr	r1, [pc, #12]	@ (8001438 <HAL_RCC_GetPCLK1Freq+0x24>)
 800142a:	5ccb      	ldrb	r3, [r1, r3]
 800142c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001430:	4618      	mov	r0, r3
 8001432:	bd80      	pop	{r7, pc}
 8001434:	40023800 	.word	0x40023800
 8001438:	08003b30 	.word	0x08003b30

0800143c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001440:	f7ff ffdc 	bl	80013fc <HAL_RCC_GetHCLKFreq>
 8001444:	4602      	mov	r2, r0
 8001446:	4b05      	ldr	r3, [pc, #20]	@ (800145c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001448:	689b      	ldr	r3, [r3, #8]
 800144a:	0b5b      	lsrs	r3, r3, #13
 800144c:	f003 0307 	and.w	r3, r3, #7
 8001450:	4903      	ldr	r1, [pc, #12]	@ (8001460 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001452:	5ccb      	ldrb	r3, [r1, r3]
 8001454:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001458:	4618      	mov	r0, r3
 800145a:	bd80      	pop	{r7, pc}
 800145c:	40023800 	.word	0x40023800
 8001460:	08003b30 	.word	0x08003b30

08001464 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001464:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001468:	b0ae      	sub	sp, #184	@ 0xb8
 800146a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800146c:	2300      	movs	r3, #0
 800146e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8001472:	2300      	movs	r3, #0
 8001474:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8001478:	2300      	movs	r3, #0
 800147a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 800147e:	2300      	movs	r3, #0
 8001480:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8001484:	2300      	movs	r3, #0
 8001486:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800148a:	4bcb      	ldr	r3, [pc, #812]	@ (80017b8 <HAL_RCC_GetSysClockFreq+0x354>)
 800148c:	689b      	ldr	r3, [r3, #8]
 800148e:	f003 030c 	and.w	r3, r3, #12
 8001492:	2b0c      	cmp	r3, #12
 8001494:	f200 8206 	bhi.w	80018a4 <HAL_RCC_GetSysClockFreq+0x440>
 8001498:	a201      	add	r2, pc, #4	@ (adr r2, 80014a0 <HAL_RCC_GetSysClockFreq+0x3c>)
 800149a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800149e:	bf00      	nop
 80014a0:	080014d5 	.word	0x080014d5
 80014a4:	080018a5 	.word	0x080018a5
 80014a8:	080018a5 	.word	0x080018a5
 80014ac:	080018a5 	.word	0x080018a5
 80014b0:	080014dd 	.word	0x080014dd
 80014b4:	080018a5 	.word	0x080018a5
 80014b8:	080018a5 	.word	0x080018a5
 80014bc:	080018a5 	.word	0x080018a5
 80014c0:	080014e5 	.word	0x080014e5
 80014c4:	080018a5 	.word	0x080018a5
 80014c8:	080018a5 	.word	0x080018a5
 80014cc:	080018a5 	.word	0x080018a5
 80014d0:	080016d5 	.word	0x080016d5
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80014d4:	4bb9      	ldr	r3, [pc, #740]	@ (80017bc <HAL_RCC_GetSysClockFreq+0x358>)
 80014d6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80014da:	e1e7      	b.n	80018ac <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80014dc:	4bb8      	ldr	r3, [pc, #736]	@ (80017c0 <HAL_RCC_GetSysClockFreq+0x35c>)
 80014de:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80014e2:	e1e3      	b.n	80018ac <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80014e4:	4bb4      	ldr	r3, [pc, #720]	@ (80017b8 <HAL_RCC_GetSysClockFreq+0x354>)
 80014e6:	685b      	ldr	r3, [r3, #4]
 80014e8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80014ec:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80014f0:	4bb1      	ldr	r3, [pc, #708]	@ (80017b8 <HAL_RCC_GetSysClockFreq+0x354>)
 80014f2:	685b      	ldr	r3, [r3, #4]
 80014f4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d071      	beq.n	80015e0 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80014fc:	4bae      	ldr	r3, [pc, #696]	@ (80017b8 <HAL_RCC_GetSysClockFreq+0x354>)
 80014fe:	685b      	ldr	r3, [r3, #4]
 8001500:	099b      	lsrs	r3, r3, #6
 8001502:	2200      	movs	r2, #0
 8001504:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001508:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 800150c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001510:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001514:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001518:	2300      	movs	r3, #0
 800151a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800151e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8001522:	4622      	mov	r2, r4
 8001524:	462b      	mov	r3, r5
 8001526:	f04f 0000 	mov.w	r0, #0
 800152a:	f04f 0100 	mov.w	r1, #0
 800152e:	0159      	lsls	r1, r3, #5
 8001530:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001534:	0150      	lsls	r0, r2, #5
 8001536:	4602      	mov	r2, r0
 8001538:	460b      	mov	r3, r1
 800153a:	4621      	mov	r1, r4
 800153c:	1a51      	subs	r1, r2, r1
 800153e:	6439      	str	r1, [r7, #64]	@ 0x40
 8001540:	4629      	mov	r1, r5
 8001542:	eb63 0301 	sbc.w	r3, r3, r1
 8001546:	647b      	str	r3, [r7, #68]	@ 0x44
 8001548:	f04f 0200 	mov.w	r2, #0
 800154c:	f04f 0300 	mov.w	r3, #0
 8001550:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8001554:	4649      	mov	r1, r9
 8001556:	018b      	lsls	r3, r1, #6
 8001558:	4641      	mov	r1, r8
 800155a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800155e:	4641      	mov	r1, r8
 8001560:	018a      	lsls	r2, r1, #6
 8001562:	4641      	mov	r1, r8
 8001564:	1a51      	subs	r1, r2, r1
 8001566:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001568:	4649      	mov	r1, r9
 800156a:	eb63 0301 	sbc.w	r3, r3, r1
 800156e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001570:	f04f 0200 	mov.w	r2, #0
 8001574:	f04f 0300 	mov.w	r3, #0
 8001578:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 800157c:	4649      	mov	r1, r9
 800157e:	00cb      	lsls	r3, r1, #3
 8001580:	4641      	mov	r1, r8
 8001582:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001586:	4641      	mov	r1, r8
 8001588:	00ca      	lsls	r2, r1, #3
 800158a:	4610      	mov	r0, r2
 800158c:	4619      	mov	r1, r3
 800158e:	4603      	mov	r3, r0
 8001590:	4622      	mov	r2, r4
 8001592:	189b      	adds	r3, r3, r2
 8001594:	633b      	str	r3, [r7, #48]	@ 0x30
 8001596:	462b      	mov	r3, r5
 8001598:	460a      	mov	r2, r1
 800159a:	eb42 0303 	adc.w	r3, r2, r3
 800159e:	637b      	str	r3, [r7, #52]	@ 0x34
 80015a0:	f04f 0200 	mov.w	r2, #0
 80015a4:	f04f 0300 	mov.w	r3, #0
 80015a8:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80015ac:	4629      	mov	r1, r5
 80015ae:	024b      	lsls	r3, r1, #9
 80015b0:	4621      	mov	r1, r4
 80015b2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80015b6:	4621      	mov	r1, r4
 80015b8:	024a      	lsls	r2, r1, #9
 80015ba:	4610      	mov	r0, r2
 80015bc:	4619      	mov	r1, r3
 80015be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80015c2:	2200      	movs	r2, #0
 80015c4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80015c8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80015cc:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80015d0:	f7fe fe18 	bl	8000204 <__aeabi_uldivmod>
 80015d4:	4602      	mov	r2, r0
 80015d6:	460b      	mov	r3, r1
 80015d8:	4613      	mov	r3, r2
 80015da:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80015de:	e067      	b.n	80016b0 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80015e0:	4b75      	ldr	r3, [pc, #468]	@ (80017b8 <HAL_RCC_GetSysClockFreq+0x354>)
 80015e2:	685b      	ldr	r3, [r3, #4]
 80015e4:	099b      	lsrs	r3, r3, #6
 80015e6:	2200      	movs	r2, #0
 80015e8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80015ec:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80015f0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80015f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80015f8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80015fa:	2300      	movs	r3, #0
 80015fc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80015fe:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8001602:	4622      	mov	r2, r4
 8001604:	462b      	mov	r3, r5
 8001606:	f04f 0000 	mov.w	r0, #0
 800160a:	f04f 0100 	mov.w	r1, #0
 800160e:	0159      	lsls	r1, r3, #5
 8001610:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001614:	0150      	lsls	r0, r2, #5
 8001616:	4602      	mov	r2, r0
 8001618:	460b      	mov	r3, r1
 800161a:	4621      	mov	r1, r4
 800161c:	1a51      	subs	r1, r2, r1
 800161e:	62b9      	str	r1, [r7, #40]	@ 0x28
 8001620:	4629      	mov	r1, r5
 8001622:	eb63 0301 	sbc.w	r3, r3, r1
 8001626:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001628:	f04f 0200 	mov.w	r2, #0
 800162c:	f04f 0300 	mov.w	r3, #0
 8001630:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8001634:	4649      	mov	r1, r9
 8001636:	018b      	lsls	r3, r1, #6
 8001638:	4641      	mov	r1, r8
 800163a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800163e:	4641      	mov	r1, r8
 8001640:	018a      	lsls	r2, r1, #6
 8001642:	4641      	mov	r1, r8
 8001644:	ebb2 0a01 	subs.w	sl, r2, r1
 8001648:	4649      	mov	r1, r9
 800164a:	eb63 0b01 	sbc.w	fp, r3, r1
 800164e:	f04f 0200 	mov.w	r2, #0
 8001652:	f04f 0300 	mov.w	r3, #0
 8001656:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800165a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800165e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001662:	4692      	mov	sl, r2
 8001664:	469b      	mov	fp, r3
 8001666:	4623      	mov	r3, r4
 8001668:	eb1a 0303 	adds.w	r3, sl, r3
 800166c:	623b      	str	r3, [r7, #32]
 800166e:	462b      	mov	r3, r5
 8001670:	eb4b 0303 	adc.w	r3, fp, r3
 8001674:	627b      	str	r3, [r7, #36]	@ 0x24
 8001676:	f04f 0200 	mov.w	r2, #0
 800167a:	f04f 0300 	mov.w	r3, #0
 800167e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8001682:	4629      	mov	r1, r5
 8001684:	028b      	lsls	r3, r1, #10
 8001686:	4621      	mov	r1, r4
 8001688:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800168c:	4621      	mov	r1, r4
 800168e:	028a      	lsls	r2, r1, #10
 8001690:	4610      	mov	r0, r2
 8001692:	4619      	mov	r1, r3
 8001694:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001698:	2200      	movs	r2, #0
 800169a:	673b      	str	r3, [r7, #112]	@ 0x70
 800169c:	677a      	str	r2, [r7, #116]	@ 0x74
 800169e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80016a2:	f7fe fdaf 	bl	8000204 <__aeabi_uldivmod>
 80016a6:	4602      	mov	r2, r0
 80016a8:	460b      	mov	r3, r1
 80016aa:	4613      	mov	r3, r2
 80016ac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80016b0:	4b41      	ldr	r3, [pc, #260]	@ (80017b8 <HAL_RCC_GetSysClockFreq+0x354>)
 80016b2:	685b      	ldr	r3, [r3, #4]
 80016b4:	0c1b      	lsrs	r3, r3, #16
 80016b6:	f003 0303 	and.w	r3, r3, #3
 80016ba:	3301      	adds	r3, #1
 80016bc:	005b      	lsls	r3, r3, #1
 80016be:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 80016c2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80016c6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80016ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80016ce:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80016d2:	e0eb      	b.n	80018ac <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80016d4:	4b38      	ldr	r3, [pc, #224]	@ (80017b8 <HAL_RCC_GetSysClockFreq+0x354>)
 80016d6:	685b      	ldr	r3, [r3, #4]
 80016d8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80016dc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80016e0:	4b35      	ldr	r3, [pc, #212]	@ (80017b8 <HAL_RCC_GetSysClockFreq+0x354>)
 80016e2:	685b      	ldr	r3, [r3, #4]
 80016e4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d06b      	beq.n	80017c4 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80016ec:	4b32      	ldr	r3, [pc, #200]	@ (80017b8 <HAL_RCC_GetSysClockFreq+0x354>)
 80016ee:	685b      	ldr	r3, [r3, #4]
 80016f0:	099b      	lsrs	r3, r3, #6
 80016f2:	2200      	movs	r2, #0
 80016f4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80016f6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80016f8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80016fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80016fe:	663b      	str	r3, [r7, #96]	@ 0x60
 8001700:	2300      	movs	r3, #0
 8001702:	667b      	str	r3, [r7, #100]	@ 0x64
 8001704:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001708:	4622      	mov	r2, r4
 800170a:	462b      	mov	r3, r5
 800170c:	f04f 0000 	mov.w	r0, #0
 8001710:	f04f 0100 	mov.w	r1, #0
 8001714:	0159      	lsls	r1, r3, #5
 8001716:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800171a:	0150      	lsls	r0, r2, #5
 800171c:	4602      	mov	r2, r0
 800171e:	460b      	mov	r3, r1
 8001720:	4621      	mov	r1, r4
 8001722:	1a51      	subs	r1, r2, r1
 8001724:	61b9      	str	r1, [r7, #24]
 8001726:	4629      	mov	r1, r5
 8001728:	eb63 0301 	sbc.w	r3, r3, r1
 800172c:	61fb      	str	r3, [r7, #28]
 800172e:	f04f 0200 	mov.w	r2, #0
 8001732:	f04f 0300 	mov.w	r3, #0
 8001736:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800173a:	4659      	mov	r1, fp
 800173c:	018b      	lsls	r3, r1, #6
 800173e:	4651      	mov	r1, sl
 8001740:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001744:	4651      	mov	r1, sl
 8001746:	018a      	lsls	r2, r1, #6
 8001748:	4651      	mov	r1, sl
 800174a:	ebb2 0801 	subs.w	r8, r2, r1
 800174e:	4659      	mov	r1, fp
 8001750:	eb63 0901 	sbc.w	r9, r3, r1
 8001754:	f04f 0200 	mov.w	r2, #0
 8001758:	f04f 0300 	mov.w	r3, #0
 800175c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001760:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001764:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001768:	4690      	mov	r8, r2
 800176a:	4699      	mov	r9, r3
 800176c:	4623      	mov	r3, r4
 800176e:	eb18 0303 	adds.w	r3, r8, r3
 8001772:	613b      	str	r3, [r7, #16]
 8001774:	462b      	mov	r3, r5
 8001776:	eb49 0303 	adc.w	r3, r9, r3
 800177a:	617b      	str	r3, [r7, #20]
 800177c:	f04f 0200 	mov.w	r2, #0
 8001780:	f04f 0300 	mov.w	r3, #0
 8001784:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001788:	4629      	mov	r1, r5
 800178a:	024b      	lsls	r3, r1, #9
 800178c:	4621      	mov	r1, r4
 800178e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001792:	4621      	mov	r1, r4
 8001794:	024a      	lsls	r2, r1, #9
 8001796:	4610      	mov	r0, r2
 8001798:	4619      	mov	r1, r3
 800179a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800179e:	2200      	movs	r2, #0
 80017a0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80017a2:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80017a4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80017a8:	f7fe fd2c 	bl	8000204 <__aeabi_uldivmod>
 80017ac:	4602      	mov	r2, r0
 80017ae:	460b      	mov	r3, r1
 80017b0:	4613      	mov	r3, r2
 80017b2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80017b6:	e065      	b.n	8001884 <HAL_RCC_GetSysClockFreq+0x420>
 80017b8:	40023800 	.word	0x40023800
 80017bc:	00f42400 	.word	0x00f42400
 80017c0:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80017c4:	4b3d      	ldr	r3, [pc, #244]	@ (80018bc <HAL_RCC_GetSysClockFreq+0x458>)
 80017c6:	685b      	ldr	r3, [r3, #4]
 80017c8:	099b      	lsrs	r3, r3, #6
 80017ca:	2200      	movs	r2, #0
 80017cc:	4618      	mov	r0, r3
 80017ce:	4611      	mov	r1, r2
 80017d0:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80017d4:	653b      	str	r3, [r7, #80]	@ 0x50
 80017d6:	2300      	movs	r3, #0
 80017d8:	657b      	str	r3, [r7, #84]	@ 0x54
 80017da:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80017de:	4642      	mov	r2, r8
 80017e0:	464b      	mov	r3, r9
 80017e2:	f04f 0000 	mov.w	r0, #0
 80017e6:	f04f 0100 	mov.w	r1, #0
 80017ea:	0159      	lsls	r1, r3, #5
 80017ec:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80017f0:	0150      	lsls	r0, r2, #5
 80017f2:	4602      	mov	r2, r0
 80017f4:	460b      	mov	r3, r1
 80017f6:	4641      	mov	r1, r8
 80017f8:	1a51      	subs	r1, r2, r1
 80017fa:	60b9      	str	r1, [r7, #8]
 80017fc:	4649      	mov	r1, r9
 80017fe:	eb63 0301 	sbc.w	r3, r3, r1
 8001802:	60fb      	str	r3, [r7, #12]
 8001804:	f04f 0200 	mov.w	r2, #0
 8001808:	f04f 0300 	mov.w	r3, #0
 800180c:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8001810:	4659      	mov	r1, fp
 8001812:	018b      	lsls	r3, r1, #6
 8001814:	4651      	mov	r1, sl
 8001816:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800181a:	4651      	mov	r1, sl
 800181c:	018a      	lsls	r2, r1, #6
 800181e:	4651      	mov	r1, sl
 8001820:	1a54      	subs	r4, r2, r1
 8001822:	4659      	mov	r1, fp
 8001824:	eb63 0501 	sbc.w	r5, r3, r1
 8001828:	f04f 0200 	mov.w	r2, #0
 800182c:	f04f 0300 	mov.w	r3, #0
 8001830:	00eb      	lsls	r3, r5, #3
 8001832:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001836:	00e2      	lsls	r2, r4, #3
 8001838:	4614      	mov	r4, r2
 800183a:	461d      	mov	r5, r3
 800183c:	4643      	mov	r3, r8
 800183e:	18e3      	adds	r3, r4, r3
 8001840:	603b      	str	r3, [r7, #0]
 8001842:	464b      	mov	r3, r9
 8001844:	eb45 0303 	adc.w	r3, r5, r3
 8001848:	607b      	str	r3, [r7, #4]
 800184a:	f04f 0200 	mov.w	r2, #0
 800184e:	f04f 0300 	mov.w	r3, #0
 8001852:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001856:	4629      	mov	r1, r5
 8001858:	028b      	lsls	r3, r1, #10
 800185a:	4621      	mov	r1, r4
 800185c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001860:	4621      	mov	r1, r4
 8001862:	028a      	lsls	r2, r1, #10
 8001864:	4610      	mov	r0, r2
 8001866:	4619      	mov	r1, r3
 8001868:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800186c:	2200      	movs	r2, #0
 800186e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001870:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8001872:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001876:	f7fe fcc5 	bl	8000204 <__aeabi_uldivmod>
 800187a:	4602      	mov	r2, r0
 800187c:	460b      	mov	r3, r1
 800187e:	4613      	mov	r3, r2
 8001880:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001884:	4b0d      	ldr	r3, [pc, #52]	@ (80018bc <HAL_RCC_GetSysClockFreq+0x458>)
 8001886:	685b      	ldr	r3, [r3, #4]
 8001888:	0f1b      	lsrs	r3, r3, #28
 800188a:	f003 0307 	and.w	r3, r3, #7
 800188e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8001892:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001896:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800189a:	fbb2 f3f3 	udiv	r3, r2, r3
 800189e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80018a2:	e003      	b.n	80018ac <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80018a4:	4b06      	ldr	r3, [pc, #24]	@ (80018c0 <HAL_RCC_GetSysClockFreq+0x45c>)
 80018a6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80018aa:	bf00      	nop
    }
  }
  return sysclockfreq;
 80018ac:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 80018b0:	4618      	mov	r0, r3
 80018b2:	37b8      	adds	r7, #184	@ 0xb8
 80018b4:	46bd      	mov	sp, r7
 80018b6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80018ba:	bf00      	nop
 80018bc:	40023800 	.word	0x40023800
 80018c0:	00f42400 	.word	0x00f42400

080018c4 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b086      	sub	sp, #24
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d101      	bne.n	80018d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80018d2:	2301      	movs	r3, #1
 80018d4:	e28d      	b.n	8001df2 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f003 0301 	and.w	r3, r3, #1
 80018de:	2b00      	cmp	r3, #0
 80018e0:	f000 8083 	beq.w	80019ea <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80018e4:	4b94      	ldr	r3, [pc, #592]	@ (8001b38 <HAL_RCC_OscConfig+0x274>)
 80018e6:	689b      	ldr	r3, [r3, #8]
 80018e8:	f003 030c 	and.w	r3, r3, #12
 80018ec:	2b04      	cmp	r3, #4
 80018ee:	d019      	beq.n	8001924 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80018f0:	4b91      	ldr	r3, [pc, #580]	@ (8001b38 <HAL_RCC_OscConfig+0x274>)
 80018f2:	689b      	ldr	r3, [r3, #8]
 80018f4:	f003 030c 	and.w	r3, r3, #12
        || \
 80018f8:	2b08      	cmp	r3, #8
 80018fa:	d106      	bne.n	800190a <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80018fc:	4b8e      	ldr	r3, [pc, #568]	@ (8001b38 <HAL_RCC_OscConfig+0x274>)
 80018fe:	685b      	ldr	r3, [r3, #4]
 8001900:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001904:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001908:	d00c      	beq.n	8001924 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800190a:	4b8b      	ldr	r3, [pc, #556]	@ (8001b38 <HAL_RCC_OscConfig+0x274>)
 800190c:	689b      	ldr	r3, [r3, #8]
 800190e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001912:	2b0c      	cmp	r3, #12
 8001914:	d112      	bne.n	800193c <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001916:	4b88      	ldr	r3, [pc, #544]	@ (8001b38 <HAL_RCC_OscConfig+0x274>)
 8001918:	685b      	ldr	r3, [r3, #4]
 800191a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800191e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001922:	d10b      	bne.n	800193c <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001924:	4b84      	ldr	r3, [pc, #528]	@ (8001b38 <HAL_RCC_OscConfig+0x274>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800192c:	2b00      	cmp	r3, #0
 800192e:	d05b      	beq.n	80019e8 <HAL_RCC_OscConfig+0x124>
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	685b      	ldr	r3, [r3, #4]
 8001934:	2b00      	cmp	r3, #0
 8001936:	d157      	bne.n	80019e8 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001938:	2301      	movs	r3, #1
 800193a:	e25a      	b.n	8001df2 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	685b      	ldr	r3, [r3, #4]
 8001940:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001944:	d106      	bne.n	8001954 <HAL_RCC_OscConfig+0x90>
 8001946:	4b7c      	ldr	r3, [pc, #496]	@ (8001b38 <HAL_RCC_OscConfig+0x274>)
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	4a7b      	ldr	r2, [pc, #492]	@ (8001b38 <HAL_RCC_OscConfig+0x274>)
 800194c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001950:	6013      	str	r3, [r2, #0]
 8001952:	e01d      	b.n	8001990 <HAL_RCC_OscConfig+0xcc>
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	685b      	ldr	r3, [r3, #4]
 8001958:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800195c:	d10c      	bne.n	8001978 <HAL_RCC_OscConfig+0xb4>
 800195e:	4b76      	ldr	r3, [pc, #472]	@ (8001b38 <HAL_RCC_OscConfig+0x274>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	4a75      	ldr	r2, [pc, #468]	@ (8001b38 <HAL_RCC_OscConfig+0x274>)
 8001964:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001968:	6013      	str	r3, [r2, #0]
 800196a:	4b73      	ldr	r3, [pc, #460]	@ (8001b38 <HAL_RCC_OscConfig+0x274>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	4a72      	ldr	r2, [pc, #456]	@ (8001b38 <HAL_RCC_OscConfig+0x274>)
 8001970:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001974:	6013      	str	r3, [r2, #0]
 8001976:	e00b      	b.n	8001990 <HAL_RCC_OscConfig+0xcc>
 8001978:	4b6f      	ldr	r3, [pc, #444]	@ (8001b38 <HAL_RCC_OscConfig+0x274>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4a6e      	ldr	r2, [pc, #440]	@ (8001b38 <HAL_RCC_OscConfig+0x274>)
 800197e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001982:	6013      	str	r3, [r2, #0]
 8001984:	4b6c      	ldr	r3, [pc, #432]	@ (8001b38 <HAL_RCC_OscConfig+0x274>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	4a6b      	ldr	r2, [pc, #428]	@ (8001b38 <HAL_RCC_OscConfig+0x274>)
 800198a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800198e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	685b      	ldr	r3, [r3, #4]
 8001994:	2b00      	cmp	r3, #0
 8001996:	d013      	beq.n	80019c0 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001998:	f7ff f91c 	bl	8000bd4 <HAL_GetTick>
 800199c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800199e:	e008      	b.n	80019b2 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80019a0:	f7ff f918 	bl	8000bd4 <HAL_GetTick>
 80019a4:	4602      	mov	r2, r0
 80019a6:	693b      	ldr	r3, [r7, #16]
 80019a8:	1ad3      	subs	r3, r2, r3
 80019aa:	2b64      	cmp	r3, #100	@ 0x64
 80019ac:	d901      	bls.n	80019b2 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80019ae:	2303      	movs	r3, #3
 80019b0:	e21f      	b.n	8001df2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019b2:	4b61      	ldr	r3, [pc, #388]	@ (8001b38 <HAL_RCC_OscConfig+0x274>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d0f0      	beq.n	80019a0 <HAL_RCC_OscConfig+0xdc>
 80019be:	e014      	b.n	80019ea <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019c0:	f7ff f908 	bl	8000bd4 <HAL_GetTick>
 80019c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80019c6:	e008      	b.n	80019da <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80019c8:	f7ff f904 	bl	8000bd4 <HAL_GetTick>
 80019cc:	4602      	mov	r2, r0
 80019ce:	693b      	ldr	r3, [r7, #16]
 80019d0:	1ad3      	subs	r3, r2, r3
 80019d2:	2b64      	cmp	r3, #100	@ 0x64
 80019d4:	d901      	bls.n	80019da <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80019d6:	2303      	movs	r3, #3
 80019d8:	e20b      	b.n	8001df2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80019da:	4b57      	ldr	r3, [pc, #348]	@ (8001b38 <HAL_RCC_OscConfig+0x274>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d1f0      	bne.n	80019c8 <HAL_RCC_OscConfig+0x104>
 80019e6:	e000      	b.n	80019ea <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f003 0302 	and.w	r3, r3, #2
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d06f      	beq.n	8001ad6 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80019f6:	4b50      	ldr	r3, [pc, #320]	@ (8001b38 <HAL_RCC_OscConfig+0x274>)
 80019f8:	689b      	ldr	r3, [r3, #8]
 80019fa:	f003 030c 	and.w	r3, r3, #12
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d017      	beq.n	8001a32 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001a02:	4b4d      	ldr	r3, [pc, #308]	@ (8001b38 <HAL_RCC_OscConfig+0x274>)
 8001a04:	689b      	ldr	r3, [r3, #8]
 8001a06:	f003 030c 	and.w	r3, r3, #12
        || \
 8001a0a:	2b08      	cmp	r3, #8
 8001a0c:	d105      	bne.n	8001a1a <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001a0e:	4b4a      	ldr	r3, [pc, #296]	@ (8001b38 <HAL_RCC_OscConfig+0x274>)
 8001a10:	685b      	ldr	r3, [r3, #4]
 8001a12:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d00b      	beq.n	8001a32 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001a1a:	4b47      	ldr	r3, [pc, #284]	@ (8001b38 <HAL_RCC_OscConfig+0x274>)
 8001a1c:	689b      	ldr	r3, [r3, #8]
 8001a1e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001a22:	2b0c      	cmp	r3, #12
 8001a24:	d11c      	bne.n	8001a60 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001a26:	4b44      	ldr	r3, [pc, #272]	@ (8001b38 <HAL_RCC_OscConfig+0x274>)
 8001a28:	685b      	ldr	r3, [r3, #4]
 8001a2a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d116      	bne.n	8001a60 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a32:	4b41      	ldr	r3, [pc, #260]	@ (8001b38 <HAL_RCC_OscConfig+0x274>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f003 0302 	and.w	r3, r3, #2
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d005      	beq.n	8001a4a <HAL_RCC_OscConfig+0x186>
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	68db      	ldr	r3, [r3, #12]
 8001a42:	2b01      	cmp	r3, #1
 8001a44:	d001      	beq.n	8001a4a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001a46:	2301      	movs	r3, #1
 8001a48:	e1d3      	b.n	8001df2 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a4a:	4b3b      	ldr	r3, [pc, #236]	@ (8001b38 <HAL_RCC_OscConfig+0x274>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	691b      	ldr	r3, [r3, #16]
 8001a56:	00db      	lsls	r3, r3, #3
 8001a58:	4937      	ldr	r1, [pc, #220]	@ (8001b38 <HAL_RCC_OscConfig+0x274>)
 8001a5a:	4313      	orrs	r3, r2
 8001a5c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a5e:	e03a      	b.n	8001ad6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	68db      	ldr	r3, [r3, #12]
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d020      	beq.n	8001aaa <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001a68:	4b34      	ldr	r3, [pc, #208]	@ (8001b3c <HAL_RCC_OscConfig+0x278>)
 8001a6a:	2201      	movs	r2, #1
 8001a6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a6e:	f7ff f8b1 	bl	8000bd4 <HAL_GetTick>
 8001a72:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a74:	e008      	b.n	8001a88 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a76:	f7ff f8ad 	bl	8000bd4 <HAL_GetTick>
 8001a7a:	4602      	mov	r2, r0
 8001a7c:	693b      	ldr	r3, [r7, #16]
 8001a7e:	1ad3      	subs	r3, r2, r3
 8001a80:	2b02      	cmp	r3, #2
 8001a82:	d901      	bls.n	8001a88 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001a84:	2303      	movs	r3, #3
 8001a86:	e1b4      	b.n	8001df2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a88:	4b2b      	ldr	r3, [pc, #172]	@ (8001b38 <HAL_RCC_OscConfig+0x274>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f003 0302 	and.w	r3, r3, #2
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d0f0      	beq.n	8001a76 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a94:	4b28      	ldr	r3, [pc, #160]	@ (8001b38 <HAL_RCC_OscConfig+0x274>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	691b      	ldr	r3, [r3, #16]
 8001aa0:	00db      	lsls	r3, r3, #3
 8001aa2:	4925      	ldr	r1, [pc, #148]	@ (8001b38 <HAL_RCC_OscConfig+0x274>)
 8001aa4:	4313      	orrs	r3, r2
 8001aa6:	600b      	str	r3, [r1, #0]
 8001aa8:	e015      	b.n	8001ad6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001aaa:	4b24      	ldr	r3, [pc, #144]	@ (8001b3c <HAL_RCC_OscConfig+0x278>)
 8001aac:	2200      	movs	r2, #0
 8001aae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ab0:	f7ff f890 	bl	8000bd4 <HAL_GetTick>
 8001ab4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ab6:	e008      	b.n	8001aca <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ab8:	f7ff f88c 	bl	8000bd4 <HAL_GetTick>
 8001abc:	4602      	mov	r2, r0
 8001abe:	693b      	ldr	r3, [r7, #16]
 8001ac0:	1ad3      	subs	r3, r2, r3
 8001ac2:	2b02      	cmp	r3, #2
 8001ac4:	d901      	bls.n	8001aca <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001ac6:	2303      	movs	r3, #3
 8001ac8:	e193      	b.n	8001df2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001aca:	4b1b      	ldr	r3, [pc, #108]	@ (8001b38 <HAL_RCC_OscConfig+0x274>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f003 0302 	and.w	r3, r3, #2
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d1f0      	bne.n	8001ab8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f003 0308 	and.w	r3, r3, #8
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d036      	beq.n	8001b50 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	695b      	ldr	r3, [r3, #20]
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d016      	beq.n	8001b18 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001aea:	4b15      	ldr	r3, [pc, #84]	@ (8001b40 <HAL_RCC_OscConfig+0x27c>)
 8001aec:	2201      	movs	r2, #1
 8001aee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001af0:	f7ff f870 	bl	8000bd4 <HAL_GetTick>
 8001af4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001af6:	e008      	b.n	8001b0a <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001af8:	f7ff f86c 	bl	8000bd4 <HAL_GetTick>
 8001afc:	4602      	mov	r2, r0
 8001afe:	693b      	ldr	r3, [r7, #16]
 8001b00:	1ad3      	subs	r3, r2, r3
 8001b02:	2b02      	cmp	r3, #2
 8001b04:	d901      	bls.n	8001b0a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001b06:	2303      	movs	r3, #3
 8001b08:	e173      	b.n	8001df2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b0a:	4b0b      	ldr	r3, [pc, #44]	@ (8001b38 <HAL_RCC_OscConfig+0x274>)
 8001b0c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001b0e:	f003 0302 	and.w	r3, r3, #2
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d0f0      	beq.n	8001af8 <HAL_RCC_OscConfig+0x234>
 8001b16:	e01b      	b.n	8001b50 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b18:	4b09      	ldr	r3, [pc, #36]	@ (8001b40 <HAL_RCC_OscConfig+0x27c>)
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b1e:	f7ff f859 	bl	8000bd4 <HAL_GetTick>
 8001b22:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b24:	e00e      	b.n	8001b44 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b26:	f7ff f855 	bl	8000bd4 <HAL_GetTick>
 8001b2a:	4602      	mov	r2, r0
 8001b2c:	693b      	ldr	r3, [r7, #16]
 8001b2e:	1ad3      	subs	r3, r2, r3
 8001b30:	2b02      	cmp	r3, #2
 8001b32:	d907      	bls.n	8001b44 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001b34:	2303      	movs	r3, #3
 8001b36:	e15c      	b.n	8001df2 <HAL_RCC_OscConfig+0x52e>
 8001b38:	40023800 	.word	0x40023800
 8001b3c:	42470000 	.word	0x42470000
 8001b40:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b44:	4b8a      	ldr	r3, [pc, #552]	@ (8001d70 <HAL_RCC_OscConfig+0x4ac>)
 8001b46:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001b48:	f003 0302 	and.w	r3, r3, #2
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d1ea      	bne.n	8001b26 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f003 0304 	and.w	r3, r3, #4
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	f000 8097 	beq.w	8001c8c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b62:	4b83      	ldr	r3, [pc, #524]	@ (8001d70 <HAL_RCC_OscConfig+0x4ac>)
 8001b64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d10f      	bne.n	8001b8e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b6e:	2300      	movs	r3, #0
 8001b70:	60bb      	str	r3, [r7, #8]
 8001b72:	4b7f      	ldr	r3, [pc, #508]	@ (8001d70 <HAL_RCC_OscConfig+0x4ac>)
 8001b74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b76:	4a7e      	ldr	r2, [pc, #504]	@ (8001d70 <HAL_RCC_OscConfig+0x4ac>)
 8001b78:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b7c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b7e:	4b7c      	ldr	r3, [pc, #496]	@ (8001d70 <HAL_RCC_OscConfig+0x4ac>)
 8001b80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b86:	60bb      	str	r3, [r7, #8]
 8001b88:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b8e:	4b79      	ldr	r3, [pc, #484]	@ (8001d74 <HAL_RCC_OscConfig+0x4b0>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d118      	bne.n	8001bcc <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b9a:	4b76      	ldr	r3, [pc, #472]	@ (8001d74 <HAL_RCC_OscConfig+0x4b0>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	4a75      	ldr	r2, [pc, #468]	@ (8001d74 <HAL_RCC_OscConfig+0x4b0>)
 8001ba0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ba4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ba6:	f7ff f815 	bl	8000bd4 <HAL_GetTick>
 8001baa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bac:	e008      	b.n	8001bc0 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001bae:	f7ff f811 	bl	8000bd4 <HAL_GetTick>
 8001bb2:	4602      	mov	r2, r0
 8001bb4:	693b      	ldr	r3, [r7, #16]
 8001bb6:	1ad3      	subs	r3, r2, r3
 8001bb8:	2b02      	cmp	r3, #2
 8001bba:	d901      	bls.n	8001bc0 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001bbc:	2303      	movs	r3, #3
 8001bbe:	e118      	b.n	8001df2 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bc0:	4b6c      	ldr	r3, [pc, #432]	@ (8001d74 <HAL_RCC_OscConfig+0x4b0>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d0f0      	beq.n	8001bae <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	689b      	ldr	r3, [r3, #8]
 8001bd0:	2b01      	cmp	r3, #1
 8001bd2:	d106      	bne.n	8001be2 <HAL_RCC_OscConfig+0x31e>
 8001bd4:	4b66      	ldr	r3, [pc, #408]	@ (8001d70 <HAL_RCC_OscConfig+0x4ac>)
 8001bd6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001bd8:	4a65      	ldr	r2, [pc, #404]	@ (8001d70 <HAL_RCC_OscConfig+0x4ac>)
 8001bda:	f043 0301 	orr.w	r3, r3, #1
 8001bde:	6713      	str	r3, [r2, #112]	@ 0x70
 8001be0:	e01c      	b.n	8001c1c <HAL_RCC_OscConfig+0x358>
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	689b      	ldr	r3, [r3, #8]
 8001be6:	2b05      	cmp	r3, #5
 8001be8:	d10c      	bne.n	8001c04 <HAL_RCC_OscConfig+0x340>
 8001bea:	4b61      	ldr	r3, [pc, #388]	@ (8001d70 <HAL_RCC_OscConfig+0x4ac>)
 8001bec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001bee:	4a60      	ldr	r2, [pc, #384]	@ (8001d70 <HAL_RCC_OscConfig+0x4ac>)
 8001bf0:	f043 0304 	orr.w	r3, r3, #4
 8001bf4:	6713      	str	r3, [r2, #112]	@ 0x70
 8001bf6:	4b5e      	ldr	r3, [pc, #376]	@ (8001d70 <HAL_RCC_OscConfig+0x4ac>)
 8001bf8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001bfa:	4a5d      	ldr	r2, [pc, #372]	@ (8001d70 <HAL_RCC_OscConfig+0x4ac>)
 8001bfc:	f043 0301 	orr.w	r3, r3, #1
 8001c00:	6713      	str	r3, [r2, #112]	@ 0x70
 8001c02:	e00b      	b.n	8001c1c <HAL_RCC_OscConfig+0x358>
 8001c04:	4b5a      	ldr	r3, [pc, #360]	@ (8001d70 <HAL_RCC_OscConfig+0x4ac>)
 8001c06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c08:	4a59      	ldr	r2, [pc, #356]	@ (8001d70 <HAL_RCC_OscConfig+0x4ac>)
 8001c0a:	f023 0301 	bic.w	r3, r3, #1
 8001c0e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001c10:	4b57      	ldr	r3, [pc, #348]	@ (8001d70 <HAL_RCC_OscConfig+0x4ac>)
 8001c12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c14:	4a56      	ldr	r2, [pc, #344]	@ (8001d70 <HAL_RCC_OscConfig+0x4ac>)
 8001c16:	f023 0304 	bic.w	r3, r3, #4
 8001c1a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	689b      	ldr	r3, [r3, #8]
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d015      	beq.n	8001c50 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c24:	f7fe ffd6 	bl	8000bd4 <HAL_GetTick>
 8001c28:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c2a:	e00a      	b.n	8001c42 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c2c:	f7fe ffd2 	bl	8000bd4 <HAL_GetTick>
 8001c30:	4602      	mov	r2, r0
 8001c32:	693b      	ldr	r3, [r7, #16]
 8001c34:	1ad3      	subs	r3, r2, r3
 8001c36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c3a:	4293      	cmp	r3, r2
 8001c3c:	d901      	bls.n	8001c42 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001c3e:	2303      	movs	r3, #3
 8001c40:	e0d7      	b.n	8001df2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c42:	4b4b      	ldr	r3, [pc, #300]	@ (8001d70 <HAL_RCC_OscConfig+0x4ac>)
 8001c44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c46:	f003 0302 	and.w	r3, r3, #2
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d0ee      	beq.n	8001c2c <HAL_RCC_OscConfig+0x368>
 8001c4e:	e014      	b.n	8001c7a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c50:	f7fe ffc0 	bl	8000bd4 <HAL_GetTick>
 8001c54:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c56:	e00a      	b.n	8001c6e <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c58:	f7fe ffbc 	bl	8000bd4 <HAL_GetTick>
 8001c5c:	4602      	mov	r2, r0
 8001c5e:	693b      	ldr	r3, [r7, #16]
 8001c60:	1ad3      	subs	r3, r2, r3
 8001c62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c66:	4293      	cmp	r3, r2
 8001c68:	d901      	bls.n	8001c6e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001c6a:	2303      	movs	r3, #3
 8001c6c:	e0c1      	b.n	8001df2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c6e:	4b40      	ldr	r3, [pc, #256]	@ (8001d70 <HAL_RCC_OscConfig+0x4ac>)
 8001c70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c72:	f003 0302 	and.w	r3, r3, #2
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d1ee      	bne.n	8001c58 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001c7a:	7dfb      	ldrb	r3, [r7, #23]
 8001c7c:	2b01      	cmp	r3, #1
 8001c7e:	d105      	bne.n	8001c8c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c80:	4b3b      	ldr	r3, [pc, #236]	@ (8001d70 <HAL_RCC_OscConfig+0x4ac>)
 8001c82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c84:	4a3a      	ldr	r2, [pc, #232]	@ (8001d70 <HAL_RCC_OscConfig+0x4ac>)
 8001c86:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001c8a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	699b      	ldr	r3, [r3, #24]
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	f000 80ad 	beq.w	8001df0 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001c96:	4b36      	ldr	r3, [pc, #216]	@ (8001d70 <HAL_RCC_OscConfig+0x4ac>)
 8001c98:	689b      	ldr	r3, [r3, #8]
 8001c9a:	f003 030c 	and.w	r3, r3, #12
 8001c9e:	2b08      	cmp	r3, #8
 8001ca0:	d060      	beq.n	8001d64 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	699b      	ldr	r3, [r3, #24]
 8001ca6:	2b02      	cmp	r3, #2
 8001ca8:	d145      	bne.n	8001d36 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001caa:	4b33      	ldr	r3, [pc, #204]	@ (8001d78 <HAL_RCC_OscConfig+0x4b4>)
 8001cac:	2200      	movs	r2, #0
 8001cae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cb0:	f7fe ff90 	bl	8000bd4 <HAL_GetTick>
 8001cb4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001cb6:	e008      	b.n	8001cca <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cb8:	f7fe ff8c 	bl	8000bd4 <HAL_GetTick>
 8001cbc:	4602      	mov	r2, r0
 8001cbe:	693b      	ldr	r3, [r7, #16]
 8001cc0:	1ad3      	subs	r3, r2, r3
 8001cc2:	2b02      	cmp	r3, #2
 8001cc4:	d901      	bls.n	8001cca <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001cc6:	2303      	movs	r3, #3
 8001cc8:	e093      	b.n	8001df2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001cca:	4b29      	ldr	r3, [pc, #164]	@ (8001d70 <HAL_RCC_OscConfig+0x4ac>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d1f0      	bne.n	8001cb8 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	69da      	ldr	r2, [r3, #28]
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	6a1b      	ldr	r3, [r3, #32]
 8001cde:	431a      	orrs	r2, r3
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ce4:	019b      	lsls	r3, r3, #6
 8001ce6:	431a      	orrs	r2, r3
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cec:	085b      	lsrs	r3, r3, #1
 8001cee:	3b01      	subs	r3, #1
 8001cf0:	041b      	lsls	r3, r3, #16
 8001cf2:	431a      	orrs	r2, r3
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cf8:	061b      	lsls	r3, r3, #24
 8001cfa:	431a      	orrs	r2, r3
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d00:	071b      	lsls	r3, r3, #28
 8001d02:	491b      	ldr	r1, [pc, #108]	@ (8001d70 <HAL_RCC_OscConfig+0x4ac>)
 8001d04:	4313      	orrs	r3, r2
 8001d06:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d08:	4b1b      	ldr	r3, [pc, #108]	@ (8001d78 <HAL_RCC_OscConfig+0x4b4>)
 8001d0a:	2201      	movs	r2, #1
 8001d0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d0e:	f7fe ff61 	bl	8000bd4 <HAL_GetTick>
 8001d12:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d14:	e008      	b.n	8001d28 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d16:	f7fe ff5d 	bl	8000bd4 <HAL_GetTick>
 8001d1a:	4602      	mov	r2, r0
 8001d1c:	693b      	ldr	r3, [r7, #16]
 8001d1e:	1ad3      	subs	r3, r2, r3
 8001d20:	2b02      	cmp	r3, #2
 8001d22:	d901      	bls.n	8001d28 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001d24:	2303      	movs	r3, #3
 8001d26:	e064      	b.n	8001df2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d28:	4b11      	ldr	r3, [pc, #68]	@ (8001d70 <HAL_RCC_OscConfig+0x4ac>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d0f0      	beq.n	8001d16 <HAL_RCC_OscConfig+0x452>
 8001d34:	e05c      	b.n	8001df0 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d36:	4b10      	ldr	r3, [pc, #64]	@ (8001d78 <HAL_RCC_OscConfig+0x4b4>)
 8001d38:	2200      	movs	r2, #0
 8001d3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d3c:	f7fe ff4a 	bl	8000bd4 <HAL_GetTick>
 8001d40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d42:	e008      	b.n	8001d56 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d44:	f7fe ff46 	bl	8000bd4 <HAL_GetTick>
 8001d48:	4602      	mov	r2, r0
 8001d4a:	693b      	ldr	r3, [r7, #16]
 8001d4c:	1ad3      	subs	r3, r2, r3
 8001d4e:	2b02      	cmp	r3, #2
 8001d50:	d901      	bls.n	8001d56 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001d52:	2303      	movs	r3, #3
 8001d54:	e04d      	b.n	8001df2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d56:	4b06      	ldr	r3, [pc, #24]	@ (8001d70 <HAL_RCC_OscConfig+0x4ac>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d1f0      	bne.n	8001d44 <HAL_RCC_OscConfig+0x480>
 8001d62:	e045      	b.n	8001df0 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	699b      	ldr	r3, [r3, #24]
 8001d68:	2b01      	cmp	r3, #1
 8001d6a:	d107      	bne.n	8001d7c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001d6c:	2301      	movs	r3, #1
 8001d6e:	e040      	b.n	8001df2 <HAL_RCC_OscConfig+0x52e>
 8001d70:	40023800 	.word	0x40023800
 8001d74:	40007000 	.word	0x40007000
 8001d78:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001d7c:	4b1f      	ldr	r3, [pc, #124]	@ (8001dfc <HAL_RCC_OscConfig+0x538>)
 8001d7e:	685b      	ldr	r3, [r3, #4]
 8001d80:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	699b      	ldr	r3, [r3, #24]
 8001d86:	2b01      	cmp	r3, #1
 8001d88:	d030      	beq.n	8001dec <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001d94:	429a      	cmp	r2, r3
 8001d96:	d129      	bne.n	8001dec <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001da2:	429a      	cmp	r2, r3
 8001da4:	d122      	bne.n	8001dec <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001da6:	68fa      	ldr	r2, [r7, #12]
 8001da8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001dac:	4013      	ands	r3, r2
 8001dae:	687a      	ldr	r2, [r7, #4]
 8001db0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001db2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001db4:	4293      	cmp	r3, r2
 8001db6:	d119      	bne.n	8001dec <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dc2:	085b      	lsrs	r3, r3, #1
 8001dc4:	3b01      	subs	r3, #1
 8001dc6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001dc8:	429a      	cmp	r2, r3
 8001dca:	d10f      	bne.n	8001dec <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001dd6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001dd8:	429a      	cmp	r2, r3
 8001dda:	d107      	bne.n	8001dec <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001de6:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001de8:	429a      	cmp	r2, r3
 8001dea:	d001      	beq.n	8001df0 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001dec:	2301      	movs	r3, #1
 8001dee:	e000      	b.n	8001df2 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8001df0:	2300      	movs	r3, #0
}
 8001df2:	4618      	mov	r0, r3
 8001df4:	3718      	adds	r7, #24
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bd80      	pop	{r7, pc}
 8001dfa:	bf00      	nop
 8001dfc:	40023800 	.word	0x40023800

08001e00 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b082      	sub	sp, #8
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d101      	bne.n	8001e12 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001e0e:	2301      	movs	r3, #1
 8001e10:	e042      	b.n	8001e98 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001e18:	b2db      	uxtb	r3, r3
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d106      	bne.n	8001e2c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	2200      	movs	r2, #0
 8001e22:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001e26:	6878      	ldr	r0, [r7, #4]
 8001e28:	f7fe fdaa 	bl	8000980 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	2224      	movs	r2, #36	@ 0x24
 8001e30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	68da      	ldr	r2, [r3, #12]
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001e42:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001e44:	6878      	ldr	r0, [r7, #4]
 8001e46:	f000 fa09 	bl	800225c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	691a      	ldr	r2, [r3, #16]
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001e58:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	695a      	ldr	r2, [r3, #20]
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001e68:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	68da      	ldr	r2, [r3, #12]
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001e78:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2220      	movs	r2, #32
 8001e84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	2220      	movs	r2, #32
 8001e8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	2200      	movs	r2, #0
 8001e94:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8001e96:	2300      	movs	r3, #0
}
 8001e98:	4618      	mov	r0, r3
 8001e9a:	3708      	adds	r7, #8
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}

08001ea0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b08a      	sub	sp, #40	@ 0x28
 8001ea4:	af02      	add	r7, sp, #8
 8001ea6:	60f8      	str	r0, [r7, #12]
 8001ea8:	60b9      	str	r1, [r7, #8]
 8001eaa:	603b      	str	r3, [r7, #0]
 8001eac:	4613      	mov	r3, r2
 8001eae:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001eba:	b2db      	uxtb	r3, r3
 8001ebc:	2b20      	cmp	r3, #32
 8001ebe:	d175      	bne.n	8001fac <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001ec0:	68bb      	ldr	r3, [r7, #8]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d002      	beq.n	8001ecc <HAL_UART_Transmit+0x2c>
 8001ec6:	88fb      	ldrh	r3, [r7, #6]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d101      	bne.n	8001ed0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001ecc:	2301      	movs	r3, #1
 8001ece:	e06e      	b.n	8001fae <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	2221      	movs	r2, #33	@ 0x21
 8001eda:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001ede:	f7fe fe79 	bl	8000bd4 <HAL_GetTick>
 8001ee2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	88fa      	ldrh	r2, [r7, #6]
 8001ee8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	88fa      	ldrh	r2, [r7, #6]
 8001eee:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	689b      	ldr	r3, [r3, #8]
 8001ef4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001ef8:	d108      	bne.n	8001f0c <HAL_UART_Transmit+0x6c>
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	691b      	ldr	r3, [r3, #16]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d104      	bne.n	8001f0c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8001f02:	2300      	movs	r3, #0
 8001f04:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001f06:	68bb      	ldr	r3, [r7, #8]
 8001f08:	61bb      	str	r3, [r7, #24]
 8001f0a:	e003      	b.n	8001f14 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001f0c:	68bb      	ldr	r3, [r7, #8]
 8001f0e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001f10:	2300      	movs	r3, #0
 8001f12:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001f14:	e02e      	b.n	8001f74 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001f16:	683b      	ldr	r3, [r7, #0]
 8001f18:	9300      	str	r3, [sp, #0]
 8001f1a:	697b      	ldr	r3, [r7, #20]
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	2180      	movs	r1, #128	@ 0x80
 8001f20:	68f8      	ldr	r0, [r7, #12]
 8001f22:	f000 f8df 	bl	80020e4 <UART_WaitOnFlagUntilTimeout>
 8001f26:	4603      	mov	r3, r0
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d005      	beq.n	8001f38 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	2220      	movs	r2, #32
 8001f30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8001f34:	2303      	movs	r3, #3
 8001f36:	e03a      	b.n	8001fae <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8001f38:	69fb      	ldr	r3, [r7, #28]
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d10b      	bne.n	8001f56 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001f3e:	69bb      	ldr	r3, [r7, #24]
 8001f40:	881b      	ldrh	r3, [r3, #0]
 8001f42:	461a      	mov	r2, r3
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001f4c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001f4e:	69bb      	ldr	r3, [r7, #24]
 8001f50:	3302      	adds	r3, #2
 8001f52:	61bb      	str	r3, [r7, #24]
 8001f54:	e007      	b.n	8001f66 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001f56:	69fb      	ldr	r3, [r7, #28]
 8001f58:	781a      	ldrb	r2, [r3, #0]
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001f60:	69fb      	ldr	r3, [r7, #28]
 8001f62:	3301      	adds	r3, #1
 8001f64:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001f6a:	b29b      	uxth	r3, r3
 8001f6c:	3b01      	subs	r3, #1
 8001f6e:	b29a      	uxth	r2, r3
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001f78:	b29b      	uxth	r3, r3
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d1cb      	bne.n	8001f16 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	9300      	str	r3, [sp, #0]
 8001f82:	697b      	ldr	r3, [r7, #20]
 8001f84:	2200      	movs	r2, #0
 8001f86:	2140      	movs	r1, #64	@ 0x40
 8001f88:	68f8      	ldr	r0, [r7, #12]
 8001f8a:	f000 f8ab 	bl	80020e4 <UART_WaitOnFlagUntilTimeout>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d005      	beq.n	8001fa0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	2220      	movs	r2, #32
 8001f98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8001f9c:	2303      	movs	r3, #3
 8001f9e:	e006      	b.n	8001fae <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	2220      	movs	r2, #32
 8001fa4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	e000      	b.n	8001fae <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8001fac:	2302      	movs	r3, #2
  }
}
 8001fae:	4618      	mov	r0, r3
 8001fb0:	3720      	adds	r7, #32
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bd80      	pop	{r7, pc}

08001fb6 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001fb6:	b580      	push	{r7, lr}
 8001fb8:	b08a      	sub	sp, #40	@ 0x28
 8001fba:	af02      	add	r7, sp, #8
 8001fbc:	60f8      	str	r0, [r7, #12]
 8001fbe:	60b9      	str	r1, [r7, #8]
 8001fc0:	603b      	str	r3, [r7, #0]
 8001fc2:	4613      	mov	r3, r2
 8001fc4:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001fd0:	b2db      	uxtb	r3, r3
 8001fd2:	2b20      	cmp	r3, #32
 8001fd4:	f040 8081 	bne.w	80020da <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8001fd8:	68bb      	ldr	r3, [r7, #8]
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d002      	beq.n	8001fe4 <HAL_UART_Receive+0x2e>
 8001fde:	88fb      	ldrh	r3, [r7, #6]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d101      	bne.n	8001fe8 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	e079      	b.n	80020dc <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	2200      	movs	r2, #0
 8001fec:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	2222      	movs	r2, #34	@ 0x22
 8001ff2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001ffc:	f7fe fdea 	bl	8000bd4 <HAL_GetTick>
 8002000:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	88fa      	ldrh	r2, [r7, #6]
 8002006:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	88fa      	ldrh	r2, [r7, #6]
 800200c:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	689b      	ldr	r3, [r3, #8]
 8002012:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002016:	d108      	bne.n	800202a <HAL_UART_Receive+0x74>
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	691b      	ldr	r3, [r3, #16]
 800201c:	2b00      	cmp	r3, #0
 800201e:	d104      	bne.n	800202a <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8002020:	2300      	movs	r3, #0
 8002022:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002024:	68bb      	ldr	r3, [r7, #8]
 8002026:	61bb      	str	r3, [r7, #24]
 8002028:	e003      	b.n	8002032 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 800202a:	68bb      	ldr	r3, [r7, #8]
 800202c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800202e:	2300      	movs	r3, #0
 8002030:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8002032:	e047      	b.n	80020c4 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	9300      	str	r3, [sp, #0]
 8002038:	697b      	ldr	r3, [r7, #20]
 800203a:	2200      	movs	r2, #0
 800203c:	2120      	movs	r1, #32
 800203e:	68f8      	ldr	r0, [r7, #12]
 8002040:	f000 f850 	bl	80020e4 <UART_WaitOnFlagUntilTimeout>
 8002044:	4603      	mov	r3, r0
 8002046:	2b00      	cmp	r3, #0
 8002048:	d005      	beq.n	8002056 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	2220      	movs	r2, #32
 800204e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8002052:	2303      	movs	r3, #3
 8002054:	e042      	b.n	80020dc <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8002056:	69fb      	ldr	r3, [r7, #28]
 8002058:	2b00      	cmp	r3, #0
 800205a:	d10c      	bne.n	8002076 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	685b      	ldr	r3, [r3, #4]
 8002062:	b29b      	uxth	r3, r3
 8002064:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002068:	b29a      	uxth	r2, r3
 800206a:	69bb      	ldr	r3, [r7, #24]
 800206c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800206e:	69bb      	ldr	r3, [r7, #24]
 8002070:	3302      	adds	r3, #2
 8002072:	61bb      	str	r3, [r7, #24]
 8002074:	e01f      	b.n	80020b6 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	689b      	ldr	r3, [r3, #8]
 800207a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800207e:	d007      	beq.n	8002090 <HAL_UART_Receive+0xda>
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	689b      	ldr	r3, [r3, #8]
 8002084:	2b00      	cmp	r3, #0
 8002086:	d10a      	bne.n	800209e <HAL_UART_Receive+0xe8>
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	691b      	ldr	r3, [r3, #16]
 800208c:	2b00      	cmp	r3, #0
 800208e:	d106      	bne.n	800209e <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	685b      	ldr	r3, [r3, #4]
 8002096:	b2da      	uxtb	r2, r3
 8002098:	69fb      	ldr	r3, [r7, #28]
 800209a:	701a      	strb	r2, [r3, #0]
 800209c:	e008      	b.n	80020b0 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	685b      	ldr	r3, [r3, #4]
 80020a4:	b2db      	uxtb	r3, r3
 80020a6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80020aa:	b2da      	uxtb	r2, r3
 80020ac:	69fb      	ldr	r3, [r7, #28]
 80020ae:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80020b0:	69fb      	ldr	r3, [r7, #28]
 80020b2:	3301      	adds	r3, #1
 80020b4:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80020ba:	b29b      	uxth	r3, r3
 80020bc:	3b01      	subs	r3, #1
 80020be:	b29a      	uxth	r2, r3
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80020c8:	b29b      	uxth	r3, r3
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d1b2      	bne.n	8002034 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	2220      	movs	r2, #32
 80020d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 80020d6:	2300      	movs	r3, #0
 80020d8:	e000      	b.n	80020dc <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 80020da:	2302      	movs	r3, #2
  }
}
 80020dc:	4618      	mov	r0, r3
 80020de:	3720      	adds	r7, #32
 80020e0:	46bd      	mov	sp, r7
 80020e2:	bd80      	pop	{r7, pc}

080020e4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b086      	sub	sp, #24
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	60f8      	str	r0, [r7, #12]
 80020ec:	60b9      	str	r1, [r7, #8]
 80020ee:	603b      	str	r3, [r7, #0]
 80020f0:	4613      	mov	r3, r2
 80020f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80020f4:	e03b      	b.n	800216e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80020f6:	6a3b      	ldr	r3, [r7, #32]
 80020f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020fc:	d037      	beq.n	800216e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80020fe:	f7fe fd69 	bl	8000bd4 <HAL_GetTick>
 8002102:	4602      	mov	r2, r0
 8002104:	683b      	ldr	r3, [r7, #0]
 8002106:	1ad3      	subs	r3, r2, r3
 8002108:	6a3a      	ldr	r2, [r7, #32]
 800210a:	429a      	cmp	r2, r3
 800210c:	d302      	bcc.n	8002114 <UART_WaitOnFlagUntilTimeout+0x30>
 800210e:	6a3b      	ldr	r3, [r7, #32]
 8002110:	2b00      	cmp	r3, #0
 8002112:	d101      	bne.n	8002118 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002114:	2303      	movs	r3, #3
 8002116:	e03a      	b.n	800218e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	68db      	ldr	r3, [r3, #12]
 800211e:	f003 0304 	and.w	r3, r3, #4
 8002122:	2b00      	cmp	r3, #0
 8002124:	d023      	beq.n	800216e <UART_WaitOnFlagUntilTimeout+0x8a>
 8002126:	68bb      	ldr	r3, [r7, #8]
 8002128:	2b80      	cmp	r3, #128	@ 0x80
 800212a:	d020      	beq.n	800216e <UART_WaitOnFlagUntilTimeout+0x8a>
 800212c:	68bb      	ldr	r3, [r7, #8]
 800212e:	2b40      	cmp	r3, #64	@ 0x40
 8002130:	d01d      	beq.n	800216e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f003 0308 	and.w	r3, r3, #8
 800213c:	2b08      	cmp	r3, #8
 800213e:	d116      	bne.n	800216e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002140:	2300      	movs	r3, #0
 8002142:	617b      	str	r3, [r7, #20]
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	617b      	str	r3, [r7, #20]
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	617b      	str	r3, [r7, #20]
 8002154:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002156:	68f8      	ldr	r0, [r7, #12]
 8002158:	f000 f81d 	bl	8002196 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	2208      	movs	r2, #8
 8002160:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	2200      	movs	r2, #0
 8002166:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800216a:	2301      	movs	r3, #1
 800216c:	e00f      	b.n	800218e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	681a      	ldr	r2, [r3, #0]
 8002174:	68bb      	ldr	r3, [r7, #8]
 8002176:	4013      	ands	r3, r2
 8002178:	68ba      	ldr	r2, [r7, #8]
 800217a:	429a      	cmp	r2, r3
 800217c:	bf0c      	ite	eq
 800217e:	2301      	moveq	r3, #1
 8002180:	2300      	movne	r3, #0
 8002182:	b2db      	uxtb	r3, r3
 8002184:	461a      	mov	r2, r3
 8002186:	79fb      	ldrb	r3, [r7, #7]
 8002188:	429a      	cmp	r2, r3
 800218a:	d0b4      	beq.n	80020f6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800218c:	2300      	movs	r3, #0
}
 800218e:	4618      	mov	r0, r3
 8002190:	3718      	adds	r7, #24
 8002192:	46bd      	mov	sp, r7
 8002194:	bd80      	pop	{r7, pc}

08002196 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002196:	b480      	push	{r7}
 8002198:	b095      	sub	sp, #84	@ 0x54
 800219a:	af00      	add	r7, sp, #0
 800219c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	330c      	adds	r3, #12
 80021a4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80021a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80021a8:	e853 3f00 	ldrex	r3, [r3]
 80021ac:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80021ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021b0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80021b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	330c      	adds	r3, #12
 80021bc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80021be:	643a      	str	r2, [r7, #64]	@ 0x40
 80021c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80021c2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80021c4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80021c6:	e841 2300 	strex	r3, r2, [r1]
 80021ca:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80021cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d1e5      	bne.n	800219e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	3314      	adds	r3, #20
 80021d8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80021da:	6a3b      	ldr	r3, [r7, #32]
 80021dc:	e853 3f00 	ldrex	r3, [r3]
 80021e0:	61fb      	str	r3, [r7, #28]
   return(result);
 80021e2:	69fb      	ldr	r3, [r7, #28]
 80021e4:	f023 0301 	bic.w	r3, r3, #1
 80021e8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	3314      	adds	r3, #20
 80021f0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80021f2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80021f4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80021f6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80021f8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80021fa:	e841 2300 	strex	r3, r2, [r1]
 80021fe:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002200:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002202:	2b00      	cmp	r3, #0
 8002204:	d1e5      	bne.n	80021d2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800220a:	2b01      	cmp	r3, #1
 800220c:	d119      	bne.n	8002242 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	330c      	adds	r3, #12
 8002214:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	e853 3f00 	ldrex	r3, [r3]
 800221c:	60bb      	str	r3, [r7, #8]
   return(result);
 800221e:	68bb      	ldr	r3, [r7, #8]
 8002220:	f023 0310 	bic.w	r3, r3, #16
 8002224:	647b      	str	r3, [r7, #68]	@ 0x44
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	330c      	adds	r3, #12
 800222c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800222e:	61ba      	str	r2, [r7, #24]
 8002230:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002232:	6979      	ldr	r1, [r7, #20]
 8002234:	69ba      	ldr	r2, [r7, #24]
 8002236:	e841 2300 	strex	r3, r2, [r1]
 800223a:	613b      	str	r3, [r7, #16]
   return(result);
 800223c:	693b      	ldr	r3, [r7, #16]
 800223e:	2b00      	cmp	r3, #0
 8002240:	d1e5      	bne.n	800220e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	2220      	movs	r2, #32
 8002246:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	2200      	movs	r2, #0
 800224e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002250:	bf00      	nop
 8002252:	3754      	adds	r7, #84	@ 0x54
 8002254:	46bd      	mov	sp, r7
 8002256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225a:	4770      	bx	lr

0800225c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800225c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002260:	b0c0      	sub	sp, #256	@ 0x100
 8002262:	af00      	add	r7, sp, #0
 8002264:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002268:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	691b      	ldr	r3, [r3, #16]
 8002270:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002274:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002278:	68d9      	ldr	r1, [r3, #12]
 800227a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800227e:	681a      	ldr	r2, [r3, #0]
 8002280:	ea40 0301 	orr.w	r3, r0, r1
 8002284:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002286:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800228a:	689a      	ldr	r2, [r3, #8]
 800228c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002290:	691b      	ldr	r3, [r3, #16]
 8002292:	431a      	orrs	r2, r3
 8002294:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002298:	695b      	ldr	r3, [r3, #20]
 800229a:	431a      	orrs	r2, r3
 800229c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80022a0:	69db      	ldr	r3, [r3, #28]
 80022a2:	4313      	orrs	r3, r2
 80022a4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80022a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	68db      	ldr	r3, [r3, #12]
 80022b0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80022b4:	f021 010c 	bic.w	r1, r1, #12
 80022b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80022bc:	681a      	ldr	r2, [r3, #0]
 80022be:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80022c2:	430b      	orrs	r3, r1
 80022c4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80022c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	695b      	ldr	r3, [r3, #20]
 80022ce:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80022d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80022d6:	6999      	ldr	r1, [r3, #24]
 80022d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80022dc:	681a      	ldr	r2, [r3, #0]
 80022de:	ea40 0301 	orr.w	r3, r0, r1
 80022e2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80022e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80022e8:	681a      	ldr	r2, [r3, #0]
 80022ea:	4b8f      	ldr	r3, [pc, #572]	@ (8002528 <UART_SetConfig+0x2cc>)
 80022ec:	429a      	cmp	r2, r3
 80022ee:	d005      	beq.n	80022fc <UART_SetConfig+0xa0>
 80022f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80022f4:	681a      	ldr	r2, [r3, #0]
 80022f6:	4b8d      	ldr	r3, [pc, #564]	@ (800252c <UART_SetConfig+0x2d0>)
 80022f8:	429a      	cmp	r2, r3
 80022fa:	d104      	bne.n	8002306 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80022fc:	f7ff f89e 	bl	800143c <HAL_RCC_GetPCLK2Freq>
 8002300:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002304:	e003      	b.n	800230e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002306:	f7ff f885 	bl	8001414 <HAL_RCC_GetPCLK1Freq>
 800230a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800230e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002312:	69db      	ldr	r3, [r3, #28]
 8002314:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002318:	f040 810c 	bne.w	8002534 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800231c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002320:	2200      	movs	r2, #0
 8002322:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002326:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800232a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800232e:	4622      	mov	r2, r4
 8002330:	462b      	mov	r3, r5
 8002332:	1891      	adds	r1, r2, r2
 8002334:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002336:	415b      	adcs	r3, r3
 8002338:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800233a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800233e:	4621      	mov	r1, r4
 8002340:	eb12 0801 	adds.w	r8, r2, r1
 8002344:	4629      	mov	r1, r5
 8002346:	eb43 0901 	adc.w	r9, r3, r1
 800234a:	f04f 0200 	mov.w	r2, #0
 800234e:	f04f 0300 	mov.w	r3, #0
 8002352:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002356:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800235a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800235e:	4690      	mov	r8, r2
 8002360:	4699      	mov	r9, r3
 8002362:	4623      	mov	r3, r4
 8002364:	eb18 0303 	adds.w	r3, r8, r3
 8002368:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800236c:	462b      	mov	r3, r5
 800236e:	eb49 0303 	adc.w	r3, r9, r3
 8002372:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002376:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	2200      	movs	r2, #0
 800237e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002382:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002386:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800238a:	460b      	mov	r3, r1
 800238c:	18db      	adds	r3, r3, r3
 800238e:	653b      	str	r3, [r7, #80]	@ 0x50
 8002390:	4613      	mov	r3, r2
 8002392:	eb42 0303 	adc.w	r3, r2, r3
 8002396:	657b      	str	r3, [r7, #84]	@ 0x54
 8002398:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800239c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80023a0:	f7fd ff30 	bl	8000204 <__aeabi_uldivmod>
 80023a4:	4602      	mov	r2, r0
 80023a6:	460b      	mov	r3, r1
 80023a8:	4b61      	ldr	r3, [pc, #388]	@ (8002530 <UART_SetConfig+0x2d4>)
 80023aa:	fba3 2302 	umull	r2, r3, r3, r2
 80023ae:	095b      	lsrs	r3, r3, #5
 80023b0:	011c      	lsls	r4, r3, #4
 80023b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80023b6:	2200      	movs	r2, #0
 80023b8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80023bc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80023c0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80023c4:	4642      	mov	r2, r8
 80023c6:	464b      	mov	r3, r9
 80023c8:	1891      	adds	r1, r2, r2
 80023ca:	64b9      	str	r1, [r7, #72]	@ 0x48
 80023cc:	415b      	adcs	r3, r3
 80023ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80023d0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80023d4:	4641      	mov	r1, r8
 80023d6:	eb12 0a01 	adds.w	sl, r2, r1
 80023da:	4649      	mov	r1, r9
 80023dc:	eb43 0b01 	adc.w	fp, r3, r1
 80023e0:	f04f 0200 	mov.w	r2, #0
 80023e4:	f04f 0300 	mov.w	r3, #0
 80023e8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80023ec:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80023f0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80023f4:	4692      	mov	sl, r2
 80023f6:	469b      	mov	fp, r3
 80023f8:	4643      	mov	r3, r8
 80023fa:	eb1a 0303 	adds.w	r3, sl, r3
 80023fe:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002402:	464b      	mov	r3, r9
 8002404:	eb4b 0303 	adc.w	r3, fp, r3
 8002408:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800240c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002410:	685b      	ldr	r3, [r3, #4]
 8002412:	2200      	movs	r2, #0
 8002414:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002418:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800241c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002420:	460b      	mov	r3, r1
 8002422:	18db      	adds	r3, r3, r3
 8002424:	643b      	str	r3, [r7, #64]	@ 0x40
 8002426:	4613      	mov	r3, r2
 8002428:	eb42 0303 	adc.w	r3, r2, r3
 800242c:	647b      	str	r3, [r7, #68]	@ 0x44
 800242e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002432:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8002436:	f7fd fee5 	bl	8000204 <__aeabi_uldivmod>
 800243a:	4602      	mov	r2, r0
 800243c:	460b      	mov	r3, r1
 800243e:	4611      	mov	r1, r2
 8002440:	4b3b      	ldr	r3, [pc, #236]	@ (8002530 <UART_SetConfig+0x2d4>)
 8002442:	fba3 2301 	umull	r2, r3, r3, r1
 8002446:	095b      	lsrs	r3, r3, #5
 8002448:	2264      	movs	r2, #100	@ 0x64
 800244a:	fb02 f303 	mul.w	r3, r2, r3
 800244e:	1acb      	subs	r3, r1, r3
 8002450:	00db      	lsls	r3, r3, #3
 8002452:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002456:	4b36      	ldr	r3, [pc, #216]	@ (8002530 <UART_SetConfig+0x2d4>)
 8002458:	fba3 2302 	umull	r2, r3, r3, r2
 800245c:	095b      	lsrs	r3, r3, #5
 800245e:	005b      	lsls	r3, r3, #1
 8002460:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002464:	441c      	add	r4, r3
 8002466:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800246a:	2200      	movs	r2, #0
 800246c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002470:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002474:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002478:	4642      	mov	r2, r8
 800247a:	464b      	mov	r3, r9
 800247c:	1891      	adds	r1, r2, r2
 800247e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002480:	415b      	adcs	r3, r3
 8002482:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002484:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002488:	4641      	mov	r1, r8
 800248a:	1851      	adds	r1, r2, r1
 800248c:	6339      	str	r1, [r7, #48]	@ 0x30
 800248e:	4649      	mov	r1, r9
 8002490:	414b      	adcs	r3, r1
 8002492:	637b      	str	r3, [r7, #52]	@ 0x34
 8002494:	f04f 0200 	mov.w	r2, #0
 8002498:	f04f 0300 	mov.w	r3, #0
 800249c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80024a0:	4659      	mov	r1, fp
 80024a2:	00cb      	lsls	r3, r1, #3
 80024a4:	4651      	mov	r1, sl
 80024a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80024aa:	4651      	mov	r1, sl
 80024ac:	00ca      	lsls	r2, r1, #3
 80024ae:	4610      	mov	r0, r2
 80024b0:	4619      	mov	r1, r3
 80024b2:	4603      	mov	r3, r0
 80024b4:	4642      	mov	r2, r8
 80024b6:	189b      	adds	r3, r3, r2
 80024b8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80024bc:	464b      	mov	r3, r9
 80024be:	460a      	mov	r2, r1
 80024c0:	eb42 0303 	adc.w	r3, r2, r3
 80024c4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80024c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024cc:	685b      	ldr	r3, [r3, #4]
 80024ce:	2200      	movs	r2, #0
 80024d0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80024d4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80024d8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80024dc:	460b      	mov	r3, r1
 80024de:	18db      	adds	r3, r3, r3
 80024e0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80024e2:	4613      	mov	r3, r2
 80024e4:	eb42 0303 	adc.w	r3, r2, r3
 80024e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80024ea:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80024ee:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80024f2:	f7fd fe87 	bl	8000204 <__aeabi_uldivmod>
 80024f6:	4602      	mov	r2, r0
 80024f8:	460b      	mov	r3, r1
 80024fa:	4b0d      	ldr	r3, [pc, #52]	@ (8002530 <UART_SetConfig+0x2d4>)
 80024fc:	fba3 1302 	umull	r1, r3, r3, r2
 8002500:	095b      	lsrs	r3, r3, #5
 8002502:	2164      	movs	r1, #100	@ 0x64
 8002504:	fb01 f303 	mul.w	r3, r1, r3
 8002508:	1ad3      	subs	r3, r2, r3
 800250a:	00db      	lsls	r3, r3, #3
 800250c:	3332      	adds	r3, #50	@ 0x32
 800250e:	4a08      	ldr	r2, [pc, #32]	@ (8002530 <UART_SetConfig+0x2d4>)
 8002510:	fba2 2303 	umull	r2, r3, r2, r3
 8002514:	095b      	lsrs	r3, r3, #5
 8002516:	f003 0207 	and.w	r2, r3, #7
 800251a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	4422      	add	r2, r4
 8002522:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002524:	e106      	b.n	8002734 <UART_SetConfig+0x4d8>
 8002526:	bf00      	nop
 8002528:	40011000 	.word	0x40011000
 800252c:	40011400 	.word	0x40011400
 8002530:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002534:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002538:	2200      	movs	r2, #0
 800253a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800253e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002542:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002546:	4642      	mov	r2, r8
 8002548:	464b      	mov	r3, r9
 800254a:	1891      	adds	r1, r2, r2
 800254c:	6239      	str	r1, [r7, #32]
 800254e:	415b      	adcs	r3, r3
 8002550:	627b      	str	r3, [r7, #36]	@ 0x24
 8002552:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002556:	4641      	mov	r1, r8
 8002558:	1854      	adds	r4, r2, r1
 800255a:	4649      	mov	r1, r9
 800255c:	eb43 0501 	adc.w	r5, r3, r1
 8002560:	f04f 0200 	mov.w	r2, #0
 8002564:	f04f 0300 	mov.w	r3, #0
 8002568:	00eb      	lsls	r3, r5, #3
 800256a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800256e:	00e2      	lsls	r2, r4, #3
 8002570:	4614      	mov	r4, r2
 8002572:	461d      	mov	r5, r3
 8002574:	4643      	mov	r3, r8
 8002576:	18e3      	adds	r3, r4, r3
 8002578:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800257c:	464b      	mov	r3, r9
 800257e:	eb45 0303 	adc.w	r3, r5, r3
 8002582:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002586:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800258a:	685b      	ldr	r3, [r3, #4]
 800258c:	2200      	movs	r2, #0
 800258e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002592:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002596:	f04f 0200 	mov.w	r2, #0
 800259a:	f04f 0300 	mov.w	r3, #0
 800259e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80025a2:	4629      	mov	r1, r5
 80025a4:	008b      	lsls	r3, r1, #2
 80025a6:	4621      	mov	r1, r4
 80025a8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80025ac:	4621      	mov	r1, r4
 80025ae:	008a      	lsls	r2, r1, #2
 80025b0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80025b4:	f7fd fe26 	bl	8000204 <__aeabi_uldivmod>
 80025b8:	4602      	mov	r2, r0
 80025ba:	460b      	mov	r3, r1
 80025bc:	4b60      	ldr	r3, [pc, #384]	@ (8002740 <UART_SetConfig+0x4e4>)
 80025be:	fba3 2302 	umull	r2, r3, r3, r2
 80025c2:	095b      	lsrs	r3, r3, #5
 80025c4:	011c      	lsls	r4, r3, #4
 80025c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80025ca:	2200      	movs	r2, #0
 80025cc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80025d0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80025d4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80025d8:	4642      	mov	r2, r8
 80025da:	464b      	mov	r3, r9
 80025dc:	1891      	adds	r1, r2, r2
 80025de:	61b9      	str	r1, [r7, #24]
 80025e0:	415b      	adcs	r3, r3
 80025e2:	61fb      	str	r3, [r7, #28]
 80025e4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80025e8:	4641      	mov	r1, r8
 80025ea:	1851      	adds	r1, r2, r1
 80025ec:	6139      	str	r1, [r7, #16]
 80025ee:	4649      	mov	r1, r9
 80025f0:	414b      	adcs	r3, r1
 80025f2:	617b      	str	r3, [r7, #20]
 80025f4:	f04f 0200 	mov.w	r2, #0
 80025f8:	f04f 0300 	mov.w	r3, #0
 80025fc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002600:	4659      	mov	r1, fp
 8002602:	00cb      	lsls	r3, r1, #3
 8002604:	4651      	mov	r1, sl
 8002606:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800260a:	4651      	mov	r1, sl
 800260c:	00ca      	lsls	r2, r1, #3
 800260e:	4610      	mov	r0, r2
 8002610:	4619      	mov	r1, r3
 8002612:	4603      	mov	r3, r0
 8002614:	4642      	mov	r2, r8
 8002616:	189b      	adds	r3, r3, r2
 8002618:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800261c:	464b      	mov	r3, r9
 800261e:	460a      	mov	r2, r1
 8002620:	eb42 0303 	adc.w	r3, r2, r3
 8002624:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002628:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800262c:	685b      	ldr	r3, [r3, #4]
 800262e:	2200      	movs	r2, #0
 8002630:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002632:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002634:	f04f 0200 	mov.w	r2, #0
 8002638:	f04f 0300 	mov.w	r3, #0
 800263c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002640:	4649      	mov	r1, r9
 8002642:	008b      	lsls	r3, r1, #2
 8002644:	4641      	mov	r1, r8
 8002646:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800264a:	4641      	mov	r1, r8
 800264c:	008a      	lsls	r2, r1, #2
 800264e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002652:	f7fd fdd7 	bl	8000204 <__aeabi_uldivmod>
 8002656:	4602      	mov	r2, r0
 8002658:	460b      	mov	r3, r1
 800265a:	4611      	mov	r1, r2
 800265c:	4b38      	ldr	r3, [pc, #224]	@ (8002740 <UART_SetConfig+0x4e4>)
 800265e:	fba3 2301 	umull	r2, r3, r3, r1
 8002662:	095b      	lsrs	r3, r3, #5
 8002664:	2264      	movs	r2, #100	@ 0x64
 8002666:	fb02 f303 	mul.w	r3, r2, r3
 800266a:	1acb      	subs	r3, r1, r3
 800266c:	011b      	lsls	r3, r3, #4
 800266e:	3332      	adds	r3, #50	@ 0x32
 8002670:	4a33      	ldr	r2, [pc, #204]	@ (8002740 <UART_SetConfig+0x4e4>)
 8002672:	fba2 2303 	umull	r2, r3, r2, r3
 8002676:	095b      	lsrs	r3, r3, #5
 8002678:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800267c:	441c      	add	r4, r3
 800267e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002682:	2200      	movs	r2, #0
 8002684:	673b      	str	r3, [r7, #112]	@ 0x70
 8002686:	677a      	str	r2, [r7, #116]	@ 0x74
 8002688:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800268c:	4642      	mov	r2, r8
 800268e:	464b      	mov	r3, r9
 8002690:	1891      	adds	r1, r2, r2
 8002692:	60b9      	str	r1, [r7, #8]
 8002694:	415b      	adcs	r3, r3
 8002696:	60fb      	str	r3, [r7, #12]
 8002698:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800269c:	4641      	mov	r1, r8
 800269e:	1851      	adds	r1, r2, r1
 80026a0:	6039      	str	r1, [r7, #0]
 80026a2:	4649      	mov	r1, r9
 80026a4:	414b      	adcs	r3, r1
 80026a6:	607b      	str	r3, [r7, #4]
 80026a8:	f04f 0200 	mov.w	r2, #0
 80026ac:	f04f 0300 	mov.w	r3, #0
 80026b0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80026b4:	4659      	mov	r1, fp
 80026b6:	00cb      	lsls	r3, r1, #3
 80026b8:	4651      	mov	r1, sl
 80026ba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80026be:	4651      	mov	r1, sl
 80026c0:	00ca      	lsls	r2, r1, #3
 80026c2:	4610      	mov	r0, r2
 80026c4:	4619      	mov	r1, r3
 80026c6:	4603      	mov	r3, r0
 80026c8:	4642      	mov	r2, r8
 80026ca:	189b      	adds	r3, r3, r2
 80026cc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80026ce:	464b      	mov	r3, r9
 80026d0:	460a      	mov	r2, r1
 80026d2:	eb42 0303 	adc.w	r3, r2, r3
 80026d6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80026d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	2200      	movs	r2, #0
 80026e0:	663b      	str	r3, [r7, #96]	@ 0x60
 80026e2:	667a      	str	r2, [r7, #100]	@ 0x64
 80026e4:	f04f 0200 	mov.w	r2, #0
 80026e8:	f04f 0300 	mov.w	r3, #0
 80026ec:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80026f0:	4649      	mov	r1, r9
 80026f2:	008b      	lsls	r3, r1, #2
 80026f4:	4641      	mov	r1, r8
 80026f6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80026fa:	4641      	mov	r1, r8
 80026fc:	008a      	lsls	r2, r1, #2
 80026fe:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002702:	f7fd fd7f 	bl	8000204 <__aeabi_uldivmod>
 8002706:	4602      	mov	r2, r0
 8002708:	460b      	mov	r3, r1
 800270a:	4b0d      	ldr	r3, [pc, #52]	@ (8002740 <UART_SetConfig+0x4e4>)
 800270c:	fba3 1302 	umull	r1, r3, r3, r2
 8002710:	095b      	lsrs	r3, r3, #5
 8002712:	2164      	movs	r1, #100	@ 0x64
 8002714:	fb01 f303 	mul.w	r3, r1, r3
 8002718:	1ad3      	subs	r3, r2, r3
 800271a:	011b      	lsls	r3, r3, #4
 800271c:	3332      	adds	r3, #50	@ 0x32
 800271e:	4a08      	ldr	r2, [pc, #32]	@ (8002740 <UART_SetConfig+0x4e4>)
 8002720:	fba2 2303 	umull	r2, r3, r2, r3
 8002724:	095b      	lsrs	r3, r3, #5
 8002726:	f003 020f 	and.w	r2, r3, #15
 800272a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4422      	add	r2, r4
 8002732:	609a      	str	r2, [r3, #8]
}
 8002734:	bf00      	nop
 8002736:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800273a:	46bd      	mov	sp, r7
 800273c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002740:	51eb851f 	.word	0x51eb851f

08002744 <_stai_network_check>:


/*****************************************************************************/
static
void _stai_network_check(_stai_network_context* net_ctx)
{
 8002744:	b480      	push	{r7}
 8002746:	b085      	sub	sp, #20
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
  stai_size idx;

// Check activations status
  for (idx=0; idx<STAI_NETWORK_ACTIVATIONS_NUM; idx++) {
 800274c:	2300      	movs	r3, #0
 800274e:	60fb      	str	r3, [r7, #12]
 8002750:	e009      	b.n	8002766 <_stai_network_check+0x22>
    if (net_ctx->_activations[idx] == NULL) break;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	68fa      	ldr	r2, [r7, #12]
 8002756:	3208      	adds	r2, #8
 8002758:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800275c:	2b00      	cmp	r3, #0
 800275e:	d006      	beq.n	800276e <_stai_network_check+0x2a>
  for (idx=0; idx<STAI_NETWORK_ACTIVATIONS_NUM; idx++) {
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	3301      	adds	r3, #1
 8002764:	60fb      	str	r3, [r7, #12]
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	2b00      	cmp	r3, #0
 800276a:	d0f2      	beq.n	8002752 <_stai_network_check+0xe>
 800276c:	e000      	b.n	8002770 <_stai_network_check+0x2c>
    if (net_ctx->_activations[idx] == NULL) break;
 800276e:	bf00      	nop
  }
  net_ctx->_flags |= (idx == STAI_NETWORK_ACTIVATIONS_NUM) ? STAI_FLAG_ACTIVATIONS : STAI_FLAG_NONE;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	691b      	ldr	r3, [r3, #16]
 8002774:	68fa      	ldr	r2, [r7, #12]
 8002776:	2a01      	cmp	r2, #1
 8002778:	d102      	bne.n	8002780 <_stai_network_check+0x3c>
 800277a:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800277e:	e000      	b.n	8002782 <_stai_network_check+0x3e>
 8002780:	2200      	movs	r2, #0
 8002782:	431a      	orrs	r2, r3
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	611a      	str	r2, [r3, #16]
// Check inputs status
  for (idx=0; idx<STAI_NETWORK_IN_NUM; idx++) {
 8002788:	2300      	movs	r3, #0
 800278a:	60fb      	str	r3, [r7, #12]
 800278c:	e00a      	b.n	80027a4 <_stai_network_check+0x60>
    if (net_ctx->_inputs[idx] == NULL) break;
 800278e:	687a      	ldr	r2, [r7, #4]
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	330e      	adds	r3, #14
 8002794:	009b      	lsls	r3, r3, #2
 8002796:	4413      	add	r3, r2
 8002798:	685b      	ldr	r3, [r3, #4]
 800279a:	2b00      	cmp	r3, #0
 800279c:	d006      	beq.n	80027ac <_stai_network_check+0x68>
  for (idx=0; idx<STAI_NETWORK_IN_NUM; idx++) {
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	3301      	adds	r3, #1
 80027a2:	60fb      	str	r3, [r7, #12]
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d0f1      	beq.n	800278e <_stai_network_check+0x4a>
 80027aa:	e000      	b.n	80027ae <_stai_network_check+0x6a>
    if (net_ctx->_inputs[idx] == NULL) break;
 80027ac:	bf00      	nop
  }
  net_ctx->_flags |= (idx == STAI_NETWORK_IN_NUM) ? STAI_FLAG_INPUTS : STAI_FLAG_NONE;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	691b      	ldr	r3, [r3, #16]
 80027b2:	68fa      	ldr	r2, [r7, #12]
 80027b4:	2a01      	cmp	r2, #1
 80027b6:	d102      	bne.n	80027be <_stai_network_check+0x7a>
 80027b8:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80027bc:	e000      	b.n	80027c0 <_stai_network_check+0x7c>
 80027be:	2200      	movs	r2, #0
 80027c0:	431a      	orrs	r2, r3
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	611a      	str	r2, [r3, #16]

  // Check outputs status
  for (idx=0; idx<STAI_NETWORK_OUT_NUM; idx++) {
 80027c6:	2300      	movs	r3, #0
 80027c8:	60fb      	str	r3, [r7, #12]
 80027ca:	e009      	b.n	80027e0 <_stai_network_check+0x9c>
    if (net_ctx->_outputs[idx] == NULL) break;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	68fa      	ldr	r2, [r7, #12]
 80027d0:	3210      	adds	r2, #16
 80027d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d006      	beq.n	80027e8 <_stai_network_check+0xa4>
  for (idx=0; idx<STAI_NETWORK_OUT_NUM; idx++) {
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	3301      	adds	r3, #1
 80027de:	60fb      	str	r3, [r7, #12]
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d0f2      	beq.n	80027cc <_stai_network_check+0x88>
 80027e6:	e000      	b.n	80027ea <_stai_network_check+0xa6>
    if (net_ctx->_outputs[idx] == NULL) break;
 80027e8:	bf00      	nop
  }
  net_ctx->_flags |= (idx == STAI_NETWORK_OUT_NUM) ? STAI_FLAG_OUTPUTS : STAI_FLAG_NONE;
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	691b      	ldr	r3, [r3, #16]
 80027ee:	68fa      	ldr	r2, [r7, #12]
 80027f0:	2a01      	cmp	r2, #1
 80027f2:	d102      	bne.n	80027fa <_stai_network_check+0xb6>
 80027f4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80027f8:	e000      	b.n	80027fc <_stai_network_check+0xb8>
 80027fa:	2200      	movs	r2, #0
 80027fc:	431a      	orrs	r2, r3
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	611a      	str	r2, [r3, #16]

// Check weights status
  for (idx=0; idx<STAI_NETWORK_WEIGHTS_NUM; idx++) {
 8002802:	2300      	movs	r3, #0
 8002804:	60fb      	str	r3, [r7, #12]
 8002806:	e00a      	b.n	800281e <_stai_network_check+0xda>
    if (net_ctx->_weights[idx] == NULL) break;
 8002808:	687a      	ldr	r2, [r7, #4]
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	3308      	adds	r3, #8
 800280e:	009b      	lsls	r3, r3, #2
 8002810:	4413      	add	r3, r2
 8002812:	685b      	ldr	r3, [r3, #4]
 8002814:	2b00      	cmp	r3, #0
 8002816:	d006      	beq.n	8002826 <_stai_network_check+0xe2>
  for (idx=0; idx<STAI_NETWORK_WEIGHTS_NUM; idx++) {
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	3301      	adds	r3, #1
 800281c:	60fb      	str	r3, [r7, #12]
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	2b05      	cmp	r3, #5
 8002822:	d9f1      	bls.n	8002808 <_stai_network_check+0xc4>
 8002824:	e000      	b.n	8002828 <_stai_network_check+0xe4>
    if (net_ctx->_weights[idx] == NULL) break;
 8002826:	bf00      	nop
  }
  net_ctx->_flags |= (idx == STAI_NETWORK_WEIGHTS_NUM) ? STAI_FLAG_WEIGHTS : STAI_FLAG_NONE;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	691b      	ldr	r3, [r3, #16]
 800282c:	68fa      	ldr	r2, [r7, #12]
 800282e:	2a06      	cmp	r2, #6
 8002830:	d102      	bne.n	8002838 <_stai_network_check+0xf4>
 8002832:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002836:	e000      	b.n	800283a <_stai_network_check+0xf6>
 8002838:	2200      	movs	r2, #0
 800283a:	431a      	orrs	r2, r3
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	611a      	str	r2, [r3, #16]
STAI_PRINT("  [_stai_network_check] flags: 0x%08x\n", net_ctx->_flags)
}
 8002840:	bf00      	nop
 8002842:	3714      	adds	r7, #20
 8002844:	46bd      	mov	sp, r7
 8002846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284a:	4770      	bx	lr

0800284c <stai_network_init>:

/*****************************************************************************/
STAI_API_ENTRY
stai_return_code stai_network_init(
  stai_network* network)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b084      	sub	sp, #16
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
  /* Memory where to store internal context is provided by applications as a raw byte buffer */
  _stai_network_context* net_ctx = (_stai_network_context*)(network);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	60fb      	str	r3, [r7, #12]
  net_ctx->_return_code = STAI_SUCCESS;
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	2200      	movs	r2, #0
 800285c:	615a      	str	r2, [r3, #20]
  STAI_PRINT("[Entering Network Init] network(%p) context_size(%d)\n", net_ctx, (int32_t)sizeof(_stai_network_context))

  _STAI_SET_ERROR(net_ctx, STAI_NETWORK_CONTEXT_SIZE != sizeof(_stai_network_context),
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	2b00      	cmp	r3, #0
 8002862:	d102      	bne.n	800286a <stai_network_init+0x1e>
 8002864:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8002868:	e013      	b.n	8002892 <stai_network_init+0x46>
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	f003 0307 	and.w	r3, r3, #7
 8002870:	2b00      	cmp	r3, #0
 8002872:	d001      	beq.n	8002878 <stai_network_init+0x2c>
 8002874:	4b09      	ldr	r3, [pc, #36]	@ (800289c <stai_network_init+0x50>)
 8002876:	e00c      	b.n	8002892 <stai_network_init+0x46>
      ._outputs = {
    NULL},
    };

    // Deep copy of internal context to opaque buffer provided by app
    *net_ctx = _network_context;
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	4a09      	ldr	r2, [pc, #36]	@ (80028a0 <stai_network_init+0x54>)
 800287c:	4618      	mov	r0, r3
 800287e:	4611      	mov	r1, r2
 8002880:	2348      	movs	r3, #72	@ 0x48
 8002882:	461a      	mov	r2, r3
 8002884:	f000 fffe 	bl	8003884 <memcpy>

    _stai_network_check(net_ctx);
 8002888:	68f8      	ldr	r0, [r7, #12]
 800288a:	f7ff ff5b 	bl	8002744 <_stai_network_check>
  }

  return net_ctx->_return_code;
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	695b      	ldr	r3, [r3, #20]
}
 8002892:	4618      	mov	r0, r3
 8002894:	3710      	adds	r7, #16
 8002896:	46bd      	mov	sp, r7
 8002898:	bd80      	pop	{r7, pc}
 800289a:	bf00      	nop
 800289c:	00030002 	.word	0x00030002
 80028a0:	08003b38 	.word	0x08003b38

080028a4 <stai_network_run>:
static const ai_i32 nl_3_t_in_0_shape_ch_prod_const_s32 = 10;
STAI_API_ENTRY
stai_return_code stai_network_run(
  stai_network* network,
  const stai_run_mode mode)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b0d0      	sub	sp, #320	@ 0x140
 80028a8:	af02      	add	r7, sp, #8
 80028aa:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80028ae:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80028b2:	6018      	str	r0, [r3, #0]
 80028b4:	460a      	mov	r2, r1
 80028b6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80028ba:	f2a3 1335 	subw	r3, r3, #309	@ 0x135
 80028be:	701a      	strb	r2, [r3, #0]
   STAI_UNUSED(mode)
  _STAI_CONTEXT_ACQUIRE(net_ctx, network)
 80028c0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80028c4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 80028ce:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d102      	bne.n	80028dc <stai_network_run+0x38>
 80028d6:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 80028da:	e2de      	b.n	8002e9a <stai_network_run+0x5f6>
 80028dc:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80028e0:	f003 0307 	and.w	r3, r3, #7
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d001      	beq.n	80028ec <stai_network_run+0x48>
 80028e8:	4b51      	ldr	r3, [pc, #324]	@ (8002a30 <stai_network_run+0x18c>)
 80028ea:	e2d6      	b.n	8002e9a <stai_network_run+0x5f6>
 80028ec:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	4a50      	ldr	r2, [pc, #320]	@ (8002a34 <stai_network_run+0x190>)
 80028f4:	4293      	cmp	r3, r2
 80028f6:	d00d      	beq.n	8002914 <stai_network_run+0x70>
 80028f8:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80028fc:	695b      	ldr	r3, [r3, #20]
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d104      	bne.n	800290c <stai_network_run+0x68>
 8002902:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002906:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800290a:	615a      	str	r2, [r3, #20]
 800290c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002910:	695b      	ldr	r3, [r3, #20]
 8002912:	e2c2      	b.n	8002e9a <stai_network_run+0x5f6>

  _STAI_SET_ERROR(net_ctx, (net_ctx->_flags & STAI_FLAG_ACTIVATIONS) != STAI_FLAG_ACTIVATIONS,
 8002914:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002918:	2b00      	cmp	r3, #0
 800291a:	d102      	bne.n	8002922 <stai_network_run+0x7e>
 800291c:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8002920:	e2bb      	b.n	8002e9a <stai_network_run+0x5f6>
 8002922:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002926:	f003 0307 	and.w	r3, r3, #7
 800292a:	2b00      	cmp	r3, #0
 800292c:	d001      	beq.n	8002932 <stai_network_run+0x8e>
 800292e:	4b40      	ldr	r3, [pc, #256]	@ (8002a30 <stai_network_run+0x18c>)
 8002930:	e2b3      	b.n	8002e9a <stai_network_run+0x5f6>
 8002932:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002936:	691b      	ldr	r3, [r3, #16]
 8002938:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800293c:	2b00      	cmp	r3, #0
 800293e:	d10d      	bne.n	800295c <stai_network_run+0xb8>
 8002940:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002944:	695b      	ldr	r3, [r3, #20]
 8002946:	2b00      	cmp	r3, #0
 8002948:	d104      	bne.n	8002954 <stai_network_run+0xb0>
 800294a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800294e:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8002952:	615a      	str	r2, [r3, #20]
 8002954:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002958:	695b      	ldr	r3, [r3, #20]
 800295a:	e29e      	b.n	8002e9a <stai_network_run+0x5f6>
        STAI_ERROR_NETWORK_INVALID_ACTIVATIONS_PTR, net_ctx->_return_code)

  _STAI_SET_ERROR(net_ctx, (net_ctx->_flags & STAI_FLAG_INPUTS) != STAI_FLAG_INPUTS,
 800295c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002960:	2b00      	cmp	r3, #0
 8002962:	d102      	bne.n	800296a <stai_network_run+0xc6>
 8002964:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8002968:	e297      	b.n	8002e9a <stai_network_run+0x5f6>
 800296a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800296e:	f003 0307 	and.w	r3, r3, #7
 8002972:	2b00      	cmp	r3, #0
 8002974:	d001      	beq.n	800297a <stai_network_run+0xd6>
 8002976:	4b2e      	ldr	r3, [pc, #184]	@ (8002a30 <stai_network_run+0x18c>)
 8002978:	e28f      	b.n	8002e9a <stai_network_run+0x5f6>
 800297a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800297e:	691b      	ldr	r3, [r3, #16]
 8002980:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002984:	2b00      	cmp	r3, #0
 8002986:	d10c      	bne.n	80029a2 <stai_network_run+0xfe>
 8002988:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800298c:	695b      	ldr	r3, [r3, #20]
 800298e:	2b00      	cmp	r3, #0
 8002990:	d103      	bne.n	800299a <stai_network_run+0xf6>
 8002992:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002996:	4a28      	ldr	r2, [pc, #160]	@ (8002a38 <stai_network_run+0x194>)
 8002998:	615a      	str	r2, [r3, #20]
 800299a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800299e:	695b      	ldr	r3, [r3, #20]
 80029a0:	e27b      	b.n	8002e9a <stai_network_run+0x5f6>
                  STAI_ERROR_NETWORK_INVALID_IN_PTR, net_ctx->_return_code)
  _STAI_SET_ERROR(net_ctx, (net_ctx->_flags & STAI_FLAG_OUTPUTS) != STAI_FLAG_OUTPUTS,
 80029a2:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d102      	bne.n	80029b0 <stai_network_run+0x10c>
 80029aa:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 80029ae:	e274      	b.n	8002e9a <stai_network_run+0x5f6>
 80029b0:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80029b4:	f003 0307 	and.w	r3, r3, #7
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d001      	beq.n	80029c0 <stai_network_run+0x11c>
 80029bc:	4b1c      	ldr	r3, [pc, #112]	@ (8002a30 <stai_network_run+0x18c>)
 80029be:	e26c      	b.n	8002e9a <stai_network_run+0x5f6>
 80029c0:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80029c4:	691b      	ldr	r3, [r3, #16]
 80029c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d10c      	bne.n	80029e8 <stai_network_run+0x144>
 80029ce:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80029d2:	695b      	ldr	r3, [r3, #20]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d103      	bne.n	80029e0 <stai_network_run+0x13c>
 80029d8:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80029dc:	4a17      	ldr	r2, [pc, #92]	@ (8002a3c <stai_network_run+0x198>)
 80029de:	615a      	str	r2, [r3, #20]
 80029e0:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80029e4:	695b      	ldr	r3, [r3, #20]
 80029e6:	e258      	b.n	8002e9a <stai_network_run+0x5f6>
                  STAI_ERROR_NETWORK_INVALID_OUT_PTR, net_ctx->_return_code)

  _STAI_SET_ERROR(net_ctx, (net_ctx->_flags & STAI_FLAG_WEIGHTS) != STAI_FLAG_WEIGHTS,
 80029e8:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d102      	bne.n	80029f6 <stai_network_run+0x152>
 80029f0:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 80029f4:	e251      	b.n	8002e9a <stai_network_run+0x5f6>
 80029f6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80029fa:	f003 0307 	and.w	r3, r3, #7
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d001      	beq.n	8002a06 <stai_network_run+0x162>
 8002a02:	4b0b      	ldr	r3, [pc, #44]	@ (8002a30 <stai_network_run+0x18c>)
 8002a04:	e249      	b.n	8002e9a <stai_network_run+0x5f6>
 8002a06:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002a0a:	691b      	ldr	r3, [r3, #16]
 8002a0c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d117      	bne.n	8002a44 <stai_network_run+0x1a0>
 8002a14:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002a18:	695b      	ldr	r3, [r3, #20]
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d103      	bne.n	8002a26 <stai_network_run+0x182>
 8002a1e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002a22:	4a07      	ldr	r2, [pc, #28]	@ (8002a40 <stai_network_run+0x19c>)
 8002a24:	615a      	str	r2, [r3, #20]
 8002a26:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002a2a:	695b      	ldr	r3, [r3, #20]
 8002a2c:	e235      	b.n	8002e9a <stai_network_run+0x5f6>
 8002a2e:	bf00      	nop
 8002a30:	00030002 	.word	0x00030002
 8002a34:	b1c00100 	.word	0xb1c00100
 8002a38:	00040010 	.word	0x00040010
 8002a3c:	00040020 	.word	0x00040020
 8002a40:	00040040 	.word	0x00040040


  /* LITE_KERNEL_SECTION BEGIN gemm_0 */
  {
      forward_lite_dense_if32of32wf32_args arg_30f51e = {
      .output = (float*)(net_ctx->_activations[0] + 1040),
 8002a44:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002a48:	6a1b      	ldr	r3, [r3, #32]
 8002a4a:	f503 6382 	add.w	r3, r3, #1040	@ 0x410
      forward_lite_dense_if32of32wf32_args arg_30f51e = {
 8002a4e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
      .input = (float*)(net_ctx->_inputs[0] + 0),
 8002a52:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002a56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      forward_lite_dense_if32of32wf32_args arg_30f51e = {
 8002a58:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
      .weights = (float*)(net_ctx->_weights[0] + 0),
 8002a5c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002a60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
      forward_lite_dense_if32of32wf32_args arg_30f51e = {
 8002a62:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
      .bias = (float*)(net_ctx->_weights[1] + 0),
 8002a66:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002a6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      forward_lite_dense_if32of32wf32_args arg_30f51e = {
 8002a6c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8002a70:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8002a74:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8002a78:	2340      	movs	r3, #64	@ 0x40
 8002a7a:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8002a7e:	2301      	movs	r3, #1
 8002a80:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
      .n_channel_in = 260,
      .n_channel_out = 64,
      .n_elements = 1,
    };
  
  _STAI_NETWORK_EVENT_NODE_START_CB(0, 1, {(stai_ptr) (float*)(net_ctx->_inputs[0] + 0)});
 8002a84:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002a88:	699b      	ldr	r3, [r3, #24]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d018      	beq.n	8002ac0 <stai_network_run+0x21c>
 8002a8e:	2300      	movs	r3, #0
 8002a90:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8002a94:	2301      	movs	r3, #1
 8002a96:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8002a9a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002a9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002aa0:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8002aa4:	f107 03f0 	add.w	r3, r7, #240	@ 0xf0
 8002aa8:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8002aac:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002ab0:	699b      	ldr	r3, [r3, #24]
 8002ab2:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 8002ab6:	69d0      	ldr	r0, [r2, #28]
 8002ab8:	f107 02f4 	add.w	r2, r7, #244	@ 0xf4
 8002abc:	2101      	movs	r1, #1
 8002abe:	4798      	blx	r3
    
  forward_lite_dense_if32of32wf32((forward_lite_dense_if32of32wf32_args*)&arg_30f51e);
 8002ac0:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	f000 fc89 	bl	80033dc <forward_lite_dense_if32of32wf32>
    
  _STAI_NETWORK_EVENT_NODE_STOP_CB(0, 1, {(stai_ptr) (float*)(net_ctx->_activations[0] + 1040)});
 8002aca:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002ace:	699b      	ldr	r3, [r3, #24]
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d01a      	beq.n	8002b0a <stai_network_run+0x266>
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002ada:	2301      	movs	r3, #1
 8002adc:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002ae0:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002ae4:	6a1b      	ldr	r3, [r3, #32]
 8002ae6:	f503 6382 	add.w	r3, r3, #1040	@ 0x410
 8002aea:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002aee:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8002af2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8002af6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002afa:	699b      	ldr	r3, [r3, #24]
 8002afc:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 8002b00:	69d0      	ldr	r0, [r2, #28]
 8002b02:	f107 02e4 	add.w	r2, r7, #228	@ 0xe4
 8002b06:	2102      	movs	r1, #2
 8002b08:	4798      	blx	r3
  }
  /* LITE_KERNEL_SECTION END gemm_0 */
  /* LITE_KERNEL_SECTION BEGIN nl_0_nl */
  {
      ai_handle nl_0_nl_t_out_0_ptr_handle = (ai_handle)(net_ctx->_activations[0] + 0);
 8002b0a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002b0e:	6a1b      	ldr	r3, [r3, #32]
 8002b10:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    const ai_handle nl_0_nl_t_in_0_ptr_const_handle = (ai_handle)(net_ctx->_activations[0] + 1040);
 8002b14:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002b18:	6a1b      	ldr	r3, [r3, #32]
 8002b1a:	f503 6382 	add.w	r3, r3, #1040	@ 0x410
 8002b1e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  
  _STAI_NETWORK_EVENT_NODE_START_CB(0, 1, {(stai_ptr) nl_0_nl_t_in_0_ptr_const_handle});
 8002b22:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002b26:	699b      	ldr	r3, [r3, #24]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d017      	beq.n	8002b5c <stai_network_run+0x2b8>
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8002b32:	2301      	movs	r3, #1
 8002b34:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002b38:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002b3c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002b40:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 8002b44:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8002b48:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002b4c:	699b      	ldr	r3, [r3, #24]
 8002b4e:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 8002b52:	69d0      	ldr	r0, [r2, #28]
 8002b54:	f107 02d4 	add.w	r2, r7, #212	@ 0xd4
 8002b58:	2101      	movs	r1, #1
 8002b5a:	4798      	blx	r3
    
  forward_lite_nl_relu_if32of32(nl_0_nl_t_out_0_ptr_handle, nl_0_nl_t_in_0_ptr_const_handle, nl_0_nl_t_in_0_shape_ch_prod_const_s32, NULL);
 8002b5c:	2240      	movs	r2, #64	@ 0x40
 8002b5e:	2300      	movs	r3, #0
 8002b60:	f8d7 112c 	ldr.w	r1, [r7, #300]	@ 0x12c
 8002b64:	f8d7 0130 	ldr.w	r0, [r7, #304]	@ 0x130
 8002b68:	f000 fd8e 	bl	8003688 <forward_lite_nl_relu_if32of32>
    
  _STAI_NETWORK_EVENT_NODE_STOP_CB(0, 1, {(stai_ptr) nl_0_nl_t_out_0_ptr_handle});
 8002b6c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002b70:	699b      	ldr	r3, [r3, #24]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d017      	beq.n	8002ba6 <stai_network_run+0x302>
 8002b76:	2300      	movs	r3, #0
 8002b78:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002b7c:	2301      	movs	r3, #1
 8002b7e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002b82:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8002b86:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002b8a:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 8002b8e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002b92:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002b96:	699b      	ldr	r3, [r3, #24]
 8002b98:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 8002b9c:	69d0      	ldr	r0, [r2, #28]
 8002b9e:	f107 02c4 	add.w	r2, r7, #196	@ 0xc4
 8002ba2:	2102      	movs	r1, #2
 8002ba4:	4798      	blx	r3
  }
  /* LITE_KERNEL_SECTION END nl_0_nl */
  /* LITE_KERNEL_SECTION BEGIN gemm_1 */
  {
      forward_lite_dense_if32of32wf32_args arg_30f51e = {
      .output = (float*)(net_ctx->_activations[0] + 256),
 8002ba6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002baa:	6a1b      	ldr	r3, [r3, #32]
 8002bac:	f503 7380 	add.w	r3, r3, #256	@ 0x100
      forward_lite_dense_if32of32wf32_args arg_30f51e = {
 8002bb0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
      .input = (float*)(net_ctx->_activations[0] + 0),
 8002bb4:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002bb8:	6a1b      	ldr	r3, [r3, #32]
      forward_lite_dense_if32of32wf32_args arg_30f51e = {
 8002bba:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
      .weights = (float*)(net_ctx->_weights[2] + 0),
 8002bbe:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002bc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      forward_lite_dense_if32of32wf32_args arg_30f51e = {
 8002bc4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      .bias = (float*)(net_ctx->_weights[3] + 0),
 8002bc8:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002bcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      forward_lite_dense_if32of32wf32_args arg_30f51e = {
 8002bce:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002bd2:	2340      	movs	r3, #64	@ 0x40
 8002bd4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002bd8:	2320      	movs	r3, #32
 8002bda:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002bde:	2301      	movs	r3, #1
 8002be0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
      .n_channel_in = 64,
      .n_channel_out = 32,
      .n_elements = 1,
    };
  
  _STAI_NETWORK_EVENT_NODE_START_CB(1, 1, {(stai_ptr) (float*)(net_ctx->_activations[0] + 0)});
 8002be4:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002be8:	699b      	ldr	r3, [r3, #24]
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d018      	beq.n	8002c20 <stai_network_run+0x37c>
 8002bee:	2301      	movs	r3, #1
 8002bf0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002bf4:	2301      	movs	r3, #1
 8002bf6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002bfa:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002bfe:	6a1b      	ldr	r3, [r3, #32]
 8002c00:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002c04:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002c08:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002c0c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002c10:	699b      	ldr	r3, [r3, #24]
 8002c12:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 8002c16:	69d0      	ldr	r0, [r2, #28]
 8002c18:	f107 0298 	add.w	r2, r7, #152	@ 0x98
 8002c1c:	2101      	movs	r1, #1
 8002c1e:	4798      	blx	r3
    
  forward_lite_dense_if32of32wf32((forward_lite_dense_if32of32wf32_args*)&arg_30f51e);
 8002c20:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002c24:	4618      	mov	r0, r3
 8002c26:	f000 fbd9 	bl	80033dc <forward_lite_dense_if32of32wf32>
    
  _STAI_NETWORK_EVENT_NODE_STOP_CB(1, 1, {(stai_ptr) (float*)(net_ctx->_activations[0] + 256)});
 8002c2a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002c2e:	699b      	ldr	r3, [r3, #24]
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d01a      	beq.n	8002c6a <stai_network_run+0x3c6>
 8002c34:	2301      	movs	r3, #1
 8002c36:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002c3a:	2301      	movs	r3, #1
 8002c3c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8002c40:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002c44:	6a1b      	ldr	r3, [r3, #32]
 8002c46:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002c4a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002c4e:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8002c52:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002c56:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002c5a:	699b      	ldr	r3, [r3, #24]
 8002c5c:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 8002c60:	69d0      	ldr	r0, [r2, #28]
 8002c62:	f107 0288 	add.w	r2, r7, #136	@ 0x88
 8002c66:	2102      	movs	r1, #2
 8002c68:	4798      	blx	r3
  }
  /* LITE_KERNEL_SECTION END gemm_1 */
  /* LITE_KERNEL_SECTION BEGIN nl_1_nl */
  {
      ai_handle nl_1_nl_t_out_0_ptr_handle = (ai_handle)(net_ctx->_activations[0] + 0);
 8002c6a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002c6e:	6a1b      	ldr	r3, [r3, #32]
 8002c70:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    const ai_handle nl_1_nl_t_in_0_ptr_const_handle = (ai_handle)(net_ctx->_activations[0] + 256);
 8002c74:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002c78:	6a1b      	ldr	r3, [r3, #32]
 8002c7a:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002c7e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  
  _STAI_NETWORK_EVENT_NODE_START_CB(1, 1, {(stai_ptr) nl_1_nl_t_in_0_ptr_const_handle});
 8002c82:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002c86:	699b      	ldr	r3, [r3, #24]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d014      	beq.n	8002cb6 <stai_network_run+0x412>
 8002c8c:	2301      	movs	r3, #1
 8002c8e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002c90:	2301      	movs	r3, #1
 8002c92:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002c94:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8002c98:	677b      	str	r3, [r7, #116]	@ 0x74
 8002c9a:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8002c9e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002ca2:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002ca6:	699b      	ldr	r3, [r3, #24]
 8002ca8:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 8002cac:	69d0      	ldr	r0, [r2, #28]
 8002cae:	f107 0278 	add.w	r2, r7, #120	@ 0x78
 8002cb2:	2101      	movs	r1, #1
 8002cb4:	4798      	blx	r3
    
  forward_lite_nl_relu_if32of32(nl_1_nl_t_out_0_ptr_handle, nl_1_nl_t_in_0_ptr_const_handle, nl_1_nl_t_in_0_shape_ch_prod_const_s32, NULL);
 8002cb6:	2220      	movs	r2, #32
 8002cb8:	2300      	movs	r3, #0
 8002cba:	f8d7 1124 	ldr.w	r1, [r7, #292]	@ 0x124
 8002cbe:	f8d7 0128 	ldr.w	r0, [r7, #296]	@ 0x128
 8002cc2:	f000 fce1 	bl	8003688 <forward_lite_nl_relu_if32of32>
    
  _STAI_NETWORK_EVENT_NODE_STOP_CB(1, 1, {(stai_ptr) nl_1_nl_t_out_0_ptr_handle});
 8002cc6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002cca:	699b      	ldr	r3, [r3, #24]
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d013      	beq.n	8002cf8 <stai_network_run+0x454>
 8002cd0:	2301      	movs	r3, #1
 8002cd2:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002cd4:	2301      	movs	r3, #1
 8002cd6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002cd8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002cdc:	667b      	str	r3, [r7, #100]	@ 0x64
 8002cde:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002ce2:	673b      	str	r3, [r7, #112]	@ 0x70
 8002ce4:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002ce8:	699b      	ldr	r3, [r3, #24]
 8002cea:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 8002cee:	69d0      	ldr	r0, [r2, #28]
 8002cf0:	f107 0268 	add.w	r2, r7, #104	@ 0x68
 8002cf4:	2102      	movs	r1, #2
 8002cf6:	4798      	blx	r3
  }
  /* LITE_KERNEL_SECTION END nl_1_nl */
  /* LITE_KERNEL_SECTION BEGIN gemm_2 */
  {
      forward_lite_dense_if32of32wf32_args arg_30f51e = {
      .output = (float*)(net_ctx->_activations[0] + 128),
 8002cf8:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002cfc:	6a1b      	ldr	r3, [r3, #32]
 8002cfe:	3380      	adds	r3, #128	@ 0x80
      forward_lite_dense_if32of32wf32_args arg_30f51e = {
 8002d00:	64bb      	str	r3, [r7, #72]	@ 0x48
      .input = (float*)(net_ctx->_activations[0] + 0),
 8002d02:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002d06:	6a1b      	ldr	r3, [r3, #32]
      forward_lite_dense_if32of32wf32_args arg_30f51e = {
 8002d08:	64fb      	str	r3, [r7, #76]	@ 0x4c
      .weights = (float*)(net_ctx->_weights[4] + 0),
 8002d0a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002d0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      forward_lite_dense_if32of32wf32_args arg_30f51e = {
 8002d10:	653b      	str	r3, [r7, #80]	@ 0x50
      .bias = (float*)(net_ctx->_weights[5] + 0),
 8002d12:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002d16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
      forward_lite_dense_if32of32wf32_args arg_30f51e = {
 8002d18:	657b      	str	r3, [r7, #84]	@ 0x54
 8002d1a:	2320      	movs	r3, #32
 8002d1c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002d1e:	230a      	movs	r3, #10
 8002d20:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002d22:	2301      	movs	r3, #1
 8002d24:	663b      	str	r3, [r7, #96]	@ 0x60
      .n_channel_in = 32,
      .n_channel_out = 10,
      .n_elements = 1,
    };
  
  _STAI_NETWORK_EVENT_NODE_START_CB(2, 1, {(stai_ptr) (float*)(net_ctx->_activations[0] + 0)});
 8002d26:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002d2a:	699b      	ldr	r3, [r3, #24]
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d018      	beq.n	8002d62 <stai_network_run+0x4be>
 8002d30:	2302      	movs	r3, #2
 8002d32:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002d34:	2301      	movs	r3, #1
 8002d36:	643b      	str	r3, [r7, #64]	@ 0x40
 8002d38:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002d3c:	6a1a      	ldr	r2, [r3, #32]
 8002d3e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002d42:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002d46:	601a      	str	r2, [r3, #0]
 8002d48:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002d4c:	647b      	str	r3, [r7, #68]	@ 0x44
 8002d4e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002d52:	699b      	ldr	r3, [r3, #24]
 8002d54:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 8002d58:	69d0      	ldr	r0, [r2, #28]
 8002d5a:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8002d5e:	2101      	movs	r1, #1
 8002d60:	4798      	blx	r3
    
  forward_lite_dense_if32of32wf32((forward_lite_dense_if32of32wf32_args*)&arg_30f51e);
 8002d62:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002d66:	4618      	mov	r0, r3
 8002d68:	f000 fb38 	bl	80033dc <forward_lite_dense_if32of32wf32>
    
  _STAI_NETWORK_EVENT_NODE_STOP_CB(2, 1, {(stai_ptr) (float*)(net_ctx->_activations[0] + 128)});
 8002d6c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002d70:	699b      	ldr	r3, [r3, #24]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d026      	beq.n	8002dc4 <stai_network_run+0x520>
 8002d76:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002d7a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002d7e:	2202      	movs	r2, #2
 8002d80:	601a      	str	r2, [r3, #0]
 8002d82:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002d86:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002d8a:	2201      	movs	r2, #1
 8002d8c:	605a      	str	r2, [r3, #4]
 8002d8e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002d92:	6a1b      	ldr	r3, [r3, #32]
 8002d94:	f103 0280 	add.w	r2, r3, #128	@ 0x80
 8002d98:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002d9c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002da0:	601a      	str	r2, [r3, #0]
 8002da2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002da6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002daa:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8002dae:	609a      	str	r2, [r3, #8]
 8002db0:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002db4:	699b      	ldr	r3, [r3, #24]
 8002db6:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 8002dba:	69d0      	ldr	r0, [r2, #28]
 8002dbc:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8002dc0:	2102      	movs	r1, #2
 8002dc2:	4798      	blx	r3
  }
  /* LITE_KERNEL_SECTION END gemm_2 */
  /* LITE_KERNEL_SECTION BEGIN nl_3 */
  {
      ai_handle nl_3_t_out_0_ptr_handle = (ai_handle)(net_ctx->_outputs[0] + 0);
 8002dc4:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002dc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dca:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    const ai_handle nl_3_t_in_0_ptr_const_handle = (ai_handle)(net_ctx->_activations[0] + 128);
 8002dce:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002dd2:	6a1b      	ldr	r3, [r3, #32]
 8002dd4:	3380      	adds	r3, #128	@ 0x80
 8002dd6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  
  _STAI_NETWORK_EVENT_NODE_START_CB(3, 1, {(stai_ptr) nl_3_t_in_0_ptr_const_handle});
 8002dda:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002dde:	699b      	ldr	r3, [r3, #24]
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d023      	beq.n	8002e2c <stai_network_run+0x588>
 8002de4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002de8:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002dec:	2203      	movs	r2, #3
 8002dee:	601a      	str	r2, [r3, #0]
 8002df0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002df4:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002df8:	2201      	movs	r2, #1
 8002dfa:	605a      	str	r2, [r3, #4]
 8002dfc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002e00:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002e04:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8002e08:	601a      	str	r2, [r3, #0]
 8002e0a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002e0e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002e12:	f107 0218 	add.w	r2, r7, #24
 8002e16:	609a      	str	r2, [r3, #8]
 8002e18:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002e1c:	699b      	ldr	r3, [r3, #24]
 8002e1e:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 8002e22:	69d0      	ldr	r0, [r2, #28]
 8002e24:	f107 021c 	add.w	r2, r7, #28
 8002e28:	2101      	movs	r1, #1
 8002e2a:	4798      	blx	r3
    
  forward_lite_nl_softmax_if32of32(nl_3_t_out_0_ptr_handle, nl_3_t_in_0_ptr_const_handle, nl_3_t_in_0_shape_ch_prod_const_s32, 1, 10);
 8002e2c:	230a      	movs	r3, #10
 8002e2e:	461a      	mov	r2, r3
 8002e30:	230a      	movs	r3, #10
 8002e32:	9300      	str	r3, [sp, #0]
 8002e34:	2301      	movs	r3, #1
 8002e36:	f8d7 111c 	ldr.w	r1, [r7, #284]	@ 0x11c
 8002e3a:	f8d7 0120 	ldr.w	r0, [r7, #288]	@ 0x120
 8002e3e:	f000 fc45 	bl	80036cc <forward_lite_nl_softmax_if32of32>
    
  _STAI_NETWORK_EVENT_NODE_STOP_CB(3, 1, {(stai_ptr) nl_3_t_out_0_ptr_handle});
 8002e42:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002e46:	699b      	ldr	r3, [r3, #24]
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d023      	beq.n	8002e94 <stai_network_run+0x5f0>
 8002e4c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002e50:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002e54:	2203      	movs	r2, #3
 8002e56:	601a      	str	r2, [r3, #0]
 8002e58:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002e5c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002e60:	2201      	movs	r2, #1
 8002e62:	605a      	str	r2, [r3, #4]
 8002e64:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002e68:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002e6c:	f8d7 2120 	ldr.w	r2, [r7, #288]	@ 0x120
 8002e70:	601a      	str	r2, [r3, #0]
 8002e72:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002e76:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002e7a:	f107 0208 	add.w	r2, r7, #8
 8002e7e:	609a      	str	r2, [r3, #8]
 8002e80:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002e84:	699b      	ldr	r3, [r3, #24]
 8002e86:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 8002e8a:	69d0      	ldr	r0, [r2, #28]
 8002e8c:	f107 020c 	add.w	r2, r7, #12
 8002e90:	2102      	movs	r1, #2
 8002e92:	4798      	blx	r3
  }
  /* LITE_KERNEL_SECTION END nl_3 */
  return net_ctx->_return_code;
 8002e94:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002e98:	695b      	ldr	r3, [r3, #20]
}
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	bd80      	pop	{r7, pc}

08002ea4 <stai_network_set_activations>:
STAI_API_ENTRY
stai_return_code stai_network_set_activations(
  stai_network* network,
  const stai_ptr* activations,
  const stai_size n_activations)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b088      	sub	sp, #32
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	60f8      	str	r0, [r7, #12]
 8002eac:	60b9      	str	r1, [r7, #8]
 8002eae:	607a      	str	r2, [r7, #4]
  _STAI_CONTEXT_ACQUIRE(net_ctx, network)
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	61bb      	str	r3, [r7, #24]
 8002eb4:	69bb      	ldr	r3, [r7, #24]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d102      	bne.n	8002ec0 <stai_network_set_activations+0x1c>
 8002eba:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8002ebe:	e0b5      	b.n	800302c <stai_network_set_activations+0x188>
 8002ec0:	69bb      	ldr	r3, [r7, #24]
 8002ec2:	f003 0307 	and.w	r3, r3, #7
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d001      	beq.n	8002ece <stai_network_set_activations+0x2a>
 8002eca:	4b5a      	ldr	r3, [pc, #360]	@ (8003034 <stai_network_set_activations+0x190>)
 8002ecc:	e0ae      	b.n	800302c <stai_network_set_activations+0x188>
 8002ece:	69bb      	ldr	r3, [r7, #24]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	4a59      	ldr	r2, [pc, #356]	@ (8003038 <stai_network_set_activations+0x194>)
 8002ed4:	4293      	cmp	r3, r2
 8002ed6:	d00a      	beq.n	8002eee <stai_network_set_activations+0x4a>
 8002ed8:	69bb      	ldr	r3, [r7, #24]
 8002eda:	695b      	ldr	r3, [r3, #20]
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d103      	bne.n	8002ee8 <stai_network_set_activations+0x44>
 8002ee0:	69bb      	ldr	r3, [r7, #24]
 8002ee2:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8002ee6:	615a      	str	r2, [r3, #20]
 8002ee8:	69bb      	ldr	r3, [r7, #24]
 8002eea:	695b      	ldr	r3, [r3, #20]
 8002eec:	e09e      	b.n	800302c <stai_network_set_activations+0x188>
const uintptr_t _activations_alignment[] = STAI_NETWORK_ACTIVATIONS_ALIGNMENTS;
 8002eee:	2304      	movs	r3, #4
 8002ef0:	617b      	str	r3, [r7, #20]
  STAI_PRINT("  [stai_network_set_activations] network(%p) activations[%d]: %p\n\n", net_ctx, n_activations, activations)
  _STAI_SET_ERROR(net_ctx, !activations,
 8002ef2:	69bb      	ldr	r3, [r7, #24]
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d102      	bne.n	8002efe <stai_network_set_activations+0x5a>
 8002ef8:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8002efc:	e096      	b.n	800302c <stai_network_set_activations+0x188>
 8002efe:	69bb      	ldr	r3, [r7, #24]
 8002f00:	f003 0307 	and.w	r3, r3, #7
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d001      	beq.n	8002f0c <stai_network_set_activations+0x68>
 8002f08:	4b4a      	ldr	r3, [pc, #296]	@ (8003034 <stai_network_set_activations+0x190>)
 8002f0a:	e08f      	b.n	800302c <stai_network_set_activations+0x188>
 8002f0c:	68bb      	ldr	r3, [r7, #8]
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d109      	bne.n	8002f26 <stai_network_set_activations+0x82>
 8002f12:	69bb      	ldr	r3, [r7, #24]
 8002f14:	695b      	ldr	r3, [r3, #20]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d102      	bne.n	8002f20 <stai_network_set_activations+0x7c>
 8002f1a:	69bb      	ldr	r3, [r7, #24]
 8002f1c:	4a47      	ldr	r2, [pc, #284]	@ (800303c <stai_network_set_activations+0x198>)
 8002f1e:	615a      	str	r2, [r3, #20]
 8002f20:	69bb      	ldr	r3, [r7, #24]
 8002f22:	695b      	ldr	r3, [r3, #20]
 8002f24:	e082      	b.n	800302c <stai_network_set_activations+0x188>
                  STAI_ERROR_NETWORK_INVALID_API_ARGUMENTS, net_ctx->_return_code)
  _STAI_SET_ERROR(net_ctx, n_activations!=STAI_NETWORK_ACTIVATIONS_NUM,
 8002f26:	69bb      	ldr	r3, [r7, #24]
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d102      	bne.n	8002f32 <stai_network_set_activations+0x8e>
 8002f2c:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8002f30:	e07c      	b.n	800302c <stai_network_set_activations+0x188>
 8002f32:	69bb      	ldr	r3, [r7, #24]
 8002f34:	f003 0307 	and.w	r3, r3, #7
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d001      	beq.n	8002f40 <stai_network_set_activations+0x9c>
 8002f3c:	4b3d      	ldr	r3, [pc, #244]	@ (8003034 <stai_network_set_activations+0x190>)
 8002f3e:	e075      	b.n	800302c <stai_network_set_activations+0x188>
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	2b01      	cmp	r3, #1
 8002f44:	d009      	beq.n	8002f5a <stai_network_set_activations+0xb6>
 8002f46:	69bb      	ldr	r3, [r7, #24]
 8002f48:	695b      	ldr	r3, [r3, #20]
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d102      	bne.n	8002f54 <stai_network_set_activations+0xb0>
 8002f4e:	69bb      	ldr	r3, [r7, #24]
 8002f50:	4a3b      	ldr	r2, [pc, #236]	@ (8003040 <stai_network_set_activations+0x19c>)
 8002f52:	615a      	str	r2, [r3, #20]
 8002f54:	69bb      	ldr	r3, [r7, #24]
 8002f56:	695b      	ldr	r3, [r3, #20]
 8002f58:	e068      	b.n	800302c <stai_network_set_activations+0x188>
                  STAI_ERROR_NETWORK_INVALID_ACTIVATIONS_NUM, net_ctx->_return_code)

  for (stai_size idx=0; activations && idx<STAI_NETWORK_ACTIVATIONS_NUM; idx++) {
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	61fb      	str	r3, [r7, #28]
 8002f5e:	e052      	b.n	8003006 <stai_network_set_activations+0x162>
    STAI_PRINT("  activation[%d]: %p\n", idx, activations[idx])
    _STAI_SET_ERROR(net_ctx, activations[idx]==NULL,
 8002f60:	69bb      	ldr	r3, [r7, #24]
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d102      	bne.n	8002f6c <stai_network_set_activations+0xc8>
 8002f66:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8002f6a:	e05f      	b.n	800302c <stai_network_set_activations+0x188>
 8002f6c:	69bb      	ldr	r3, [r7, #24]
 8002f6e:	f003 0307 	and.w	r3, r3, #7
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d001      	beq.n	8002f7a <stai_network_set_activations+0xd6>
 8002f76:	4b2f      	ldr	r3, [pc, #188]	@ (8003034 <stai_network_set_activations+0x190>)
 8002f78:	e058      	b.n	800302c <stai_network_set_activations+0x188>
 8002f7a:	69fb      	ldr	r3, [r7, #28]
 8002f7c:	009b      	lsls	r3, r3, #2
 8002f7e:	68ba      	ldr	r2, [r7, #8]
 8002f80:	4413      	add	r3, r2
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d10a      	bne.n	8002f9e <stai_network_set_activations+0xfa>
 8002f88:	69bb      	ldr	r3, [r7, #24]
 8002f8a:	695b      	ldr	r3, [r3, #20]
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d103      	bne.n	8002f98 <stai_network_set_activations+0xf4>
 8002f90:	69bb      	ldr	r3, [r7, #24]
 8002f92:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8002f96:	615a      	str	r2, [r3, #20]
 8002f98:	69bb      	ldr	r3, [r7, #24]
 8002f9a:	695b      	ldr	r3, [r3, #20]
 8002f9c:	e046      	b.n	800302c <stai_network_set_activations+0x188>
                    STAI_ERROR_NETWORK_INVALID_ACTIVATIONS_PTR, net_ctx->_return_code)
    _STAI_SET_ERROR(net_ctx, ((uintptr_t)activations[idx]) & (_activations_alignment[idx]-1),
 8002f9e:	69bb      	ldr	r3, [r7, #24]
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d102      	bne.n	8002faa <stai_network_set_activations+0x106>
 8002fa4:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8002fa8:	e040      	b.n	800302c <stai_network_set_activations+0x188>
 8002faa:	69bb      	ldr	r3, [r7, #24]
 8002fac:	f003 0307 	and.w	r3, r3, #7
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d001      	beq.n	8002fb8 <stai_network_set_activations+0x114>
 8002fb4:	4b1f      	ldr	r3, [pc, #124]	@ (8003034 <stai_network_set_activations+0x190>)
 8002fb6:	e039      	b.n	800302c <stai_network_set_activations+0x188>
 8002fb8:	69fb      	ldr	r3, [r7, #28]
 8002fba:	009b      	lsls	r3, r3, #2
 8002fbc:	68ba      	ldr	r2, [r7, #8]
 8002fbe:	4413      	add	r3, r2
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	461a      	mov	r2, r3
 8002fc4:	69fb      	ldr	r3, [r7, #28]
 8002fc6:	009b      	lsls	r3, r3, #2
 8002fc8:	3320      	adds	r3, #32
 8002fca:	443b      	add	r3, r7
 8002fcc:	f853 3c0c 	ldr.w	r3, [r3, #-12]
 8002fd0:	3b01      	subs	r3, #1
 8002fd2:	4013      	ands	r3, r2
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d009      	beq.n	8002fec <stai_network_set_activations+0x148>
 8002fd8:	69bb      	ldr	r3, [r7, #24]
 8002fda:	695b      	ldr	r3, [r3, #20]
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d102      	bne.n	8002fe6 <stai_network_set_activations+0x142>
 8002fe0:	69bb      	ldr	r3, [r7, #24]
 8002fe2:	4a18      	ldr	r2, [pc, #96]	@ (8003044 <stai_network_set_activations+0x1a0>)
 8002fe4:	615a      	str	r2, [r3, #20]
 8002fe6:	69bb      	ldr	r3, [r7, #24]
 8002fe8:	695b      	ldr	r3, [r3, #20]
 8002fea:	e01f      	b.n	800302c <stai_network_set_activations+0x188>
                    STAI_ERROR_INVALID_BUFFER_ALIGNMENT, net_ctx->_return_code)
    net_ctx->_activations[idx] = activations[idx];
 8002fec:	69fb      	ldr	r3, [r7, #28]
 8002fee:	009b      	lsls	r3, r3, #2
 8002ff0:	68ba      	ldr	r2, [r7, #8]
 8002ff2:	4413      	add	r3, r2
 8002ff4:	6819      	ldr	r1, [r3, #0]
 8002ff6:	69bb      	ldr	r3, [r7, #24]
 8002ff8:	69fa      	ldr	r2, [r7, #28]
 8002ffa:	3208      	adds	r2, #8
 8002ffc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (stai_size idx=0; activations && idx<STAI_NETWORK_ACTIVATIONS_NUM; idx++) {
 8003000:	69fb      	ldr	r3, [r7, #28]
 8003002:	3301      	adds	r3, #1
 8003004:	61fb      	str	r3, [r7, #28]
 8003006:	68bb      	ldr	r3, [r7, #8]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d002      	beq.n	8003012 <stai_network_set_activations+0x16e>
 800300c:	69fb      	ldr	r3, [r7, #28]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d0a6      	beq.n	8002f60 <stai_network_set_activations+0xbc>
  }
  net_ctx->_inputs[0] = activations[0] + 0;
 8003012:	68bb      	ldr	r3, [r7, #8]
 8003014:	681a      	ldr	r2, [r3, #0]
 8003016:	69bb      	ldr	r3, [r7, #24]
 8003018:	63da      	str	r2, [r3, #60]	@ 0x3c

  net_ctx->_outputs[0] = activations[0] + 0;
 800301a:	68bb      	ldr	r3, [r7, #8]
 800301c:	681a      	ldr	r2, [r3, #0]
 800301e:	69bb      	ldr	r3, [r7, #24]
 8003020:	641a      	str	r2, [r3, #64]	@ 0x40
_stai_network_check(net_ctx);
 8003022:	69b8      	ldr	r0, [r7, #24]
 8003024:	f7ff fb8e 	bl	8002744 <_stai_network_check>
  return net_ctx->_return_code;
 8003028:	69bb      	ldr	r3, [r7, #24]
 800302a:	695b      	ldr	r3, [r3, #20]
}
 800302c:	4618      	mov	r0, r3
 800302e:	3720      	adds	r7, #32
 8003030:	46bd      	mov	sp, r7
 8003032:	bd80      	pop	{r7, pc}
 8003034:	00030002 	.word	0x00030002
 8003038:	b1c00100 	.word	0xb1c00100
 800303c:	00020001 	.word	0x00020001
 8003040:	00040001 	.word	0x00040001
 8003044:	00040070 	.word	0x00040070

08003048 <stai_network_set_inputs>:
STAI_API_ENTRY
stai_return_code stai_network_set_inputs(
  stai_network* network,
  const stai_ptr* inputs,
  const stai_size n_inputs)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b088      	sub	sp, #32
 800304c:	af00      	add	r7, sp, #0
 800304e:	60f8      	str	r0, [r7, #12]
 8003050:	60b9      	str	r1, [r7, #8]
 8003052:	607a      	str	r2, [r7, #4]
  const uintptr_t _inputs_alignment[] = STAI_NETWORK_IN_ALIGNMENTS;
 8003054:	2304      	movs	r3, #4
 8003056:	617b      	str	r3, [r7, #20]
  _STAI_CONTEXT_ACQUIRE(net_ctx, network)
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	61bb      	str	r3, [r7, #24]
 800305c:	69bb      	ldr	r3, [r7, #24]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d102      	bne.n	8003068 <stai_network_set_inputs+0x20>
 8003062:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8003066:	e0ab      	b.n	80031c0 <stai_network_set_inputs+0x178>
 8003068:	69bb      	ldr	r3, [r7, #24]
 800306a:	f003 0307 	and.w	r3, r3, #7
 800306e:	2b00      	cmp	r3, #0
 8003070:	d001      	beq.n	8003076 <stai_network_set_inputs+0x2e>
 8003072:	4b55      	ldr	r3, [pc, #340]	@ (80031c8 <stai_network_set_inputs+0x180>)
 8003074:	e0a4      	b.n	80031c0 <stai_network_set_inputs+0x178>
 8003076:	69bb      	ldr	r3, [r7, #24]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	4a54      	ldr	r2, [pc, #336]	@ (80031cc <stai_network_set_inputs+0x184>)
 800307c:	4293      	cmp	r3, r2
 800307e:	d00a      	beq.n	8003096 <stai_network_set_inputs+0x4e>
 8003080:	69bb      	ldr	r3, [r7, #24]
 8003082:	695b      	ldr	r3, [r3, #20]
 8003084:	2b00      	cmp	r3, #0
 8003086:	d103      	bne.n	8003090 <stai_network_set_inputs+0x48>
 8003088:	69bb      	ldr	r3, [r7, #24]
 800308a:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800308e:	615a      	str	r2, [r3, #20]
 8003090:	69bb      	ldr	r3, [r7, #24]
 8003092:	695b      	ldr	r3, [r3, #20]
 8003094:	e094      	b.n	80031c0 <stai_network_set_inputs+0x178>
  _STAI_SET_ERROR(net_ctx, !inputs,
 8003096:	69bb      	ldr	r3, [r7, #24]
 8003098:	2b00      	cmp	r3, #0
 800309a:	d102      	bne.n	80030a2 <stai_network_set_inputs+0x5a>
 800309c:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 80030a0:	e08e      	b.n	80031c0 <stai_network_set_inputs+0x178>
 80030a2:	69bb      	ldr	r3, [r7, #24]
 80030a4:	f003 0307 	and.w	r3, r3, #7
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d001      	beq.n	80030b0 <stai_network_set_inputs+0x68>
 80030ac:	4b46      	ldr	r3, [pc, #280]	@ (80031c8 <stai_network_set_inputs+0x180>)
 80030ae:	e087      	b.n	80031c0 <stai_network_set_inputs+0x178>
 80030b0:	68bb      	ldr	r3, [r7, #8]
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d109      	bne.n	80030ca <stai_network_set_inputs+0x82>
 80030b6:	69bb      	ldr	r3, [r7, #24]
 80030b8:	695b      	ldr	r3, [r3, #20]
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d102      	bne.n	80030c4 <stai_network_set_inputs+0x7c>
 80030be:	69bb      	ldr	r3, [r7, #24]
 80030c0:	4a43      	ldr	r2, [pc, #268]	@ (80031d0 <stai_network_set_inputs+0x188>)
 80030c2:	615a      	str	r2, [r3, #20]
 80030c4:	69bb      	ldr	r3, [r7, #24]
 80030c6:	695b      	ldr	r3, [r3, #20]
 80030c8:	e07a      	b.n	80031c0 <stai_network_set_inputs+0x178>
                  STAI_ERROR_NETWORK_INVALID_API_ARGUMENTS, net_ctx->_return_code)
  _STAI_SET_ERROR(net_ctx, n_inputs!=STAI_NETWORK_IN_NUM,
 80030ca:	69bb      	ldr	r3, [r7, #24]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d102      	bne.n	80030d6 <stai_network_set_inputs+0x8e>
 80030d0:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 80030d4:	e074      	b.n	80031c0 <stai_network_set_inputs+0x178>
 80030d6:	69bb      	ldr	r3, [r7, #24]
 80030d8:	f003 0307 	and.w	r3, r3, #7
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d001      	beq.n	80030e4 <stai_network_set_inputs+0x9c>
 80030e0:	4b39      	ldr	r3, [pc, #228]	@ (80031c8 <stai_network_set_inputs+0x180>)
 80030e2:	e06d      	b.n	80031c0 <stai_network_set_inputs+0x178>
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2b01      	cmp	r3, #1
 80030e8:	d009      	beq.n	80030fe <stai_network_set_inputs+0xb6>
 80030ea:	69bb      	ldr	r3, [r7, #24]
 80030ec:	695b      	ldr	r3, [r3, #20]
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d102      	bne.n	80030f8 <stai_network_set_inputs+0xb0>
 80030f2:	69bb      	ldr	r3, [r7, #24]
 80030f4:	4a37      	ldr	r2, [pc, #220]	@ (80031d4 <stai_network_set_inputs+0x18c>)
 80030f6:	615a      	str	r2, [r3, #20]
 80030f8:	69bb      	ldr	r3, [r7, #24]
 80030fa:	695b      	ldr	r3, [r3, #20]
 80030fc:	e060      	b.n	80031c0 <stai_network_set_inputs+0x178>
                  STAI_ERROR_NETWORK_INVALID_IN_NUM, net_ctx->_return_code)

  for (stai_size idx=0; inputs && idx<STAI_NETWORK_IN_NUM; idx++) {
 80030fe:	2300      	movs	r3, #0
 8003100:	61fb      	str	r3, [r7, #28]
 8003102:	e052      	b.n	80031aa <stai_network_set_inputs+0x162>
    STAI_PRINT("  input[%d]: %p\n", idx, inputs[idx])
    _STAI_SET_ERROR(net_ctx, inputs[idx]==NULL,
 8003104:	69bb      	ldr	r3, [r7, #24]
 8003106:	2b00      	cmp	r3, #0
 8003108:	d102      	bne.n	8003110 <stai_network_set_inputs+0xc8>
 800310a:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 800310e:	e057      	b.n	80031c0 <stai_network_set_inputs+0x178>
 8003110:	69bb      	ldr	r3, [r7, #24]
 8003112:	f003 0307 	and.w	r3, r3, #7
 8003116:	2b00      	cmp	r3, #0
 8003118:	d001      	beq.n	800311e <stai_network_set_inputs+0xd6>
 800311a:	4b2b      	ldr	r3, [pc, #172]	@ (80031c8 <stai_network_set_inputs+0x180>)
 800311c:	e050      	b.n	80031c0 <stai_network_set_inputs+0x178>
 800311e:	69fb      	ldr	r3, [r7, #28]
 8003120:	009b      	lsls	r3, r3, #2
 8003122:	68ba      	ldr	r2, [r7, #8]
 8003124:	4413      	add	r3, r2
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	2b00      	cmp	r3, #0
 800312a:	d109      	bne.n	8003140 <stai_network_set_inputs+0xf8>
 800312c:	69bb      	ldr	r3, [r7, #24]
 800312e:	695b      	ldr	r3, [r3, #20]
 8003130:	2b00      	cmp	r3, #0
 8003132:	d102      	bne.n	800313a <stai_network_set_inputs+0xf2>
 8003134:	69bb      	ldr	r3, [r7, #24]
 8003136:	4a28      	ldr	r2, [pc, #160]	@ (80031d8 <stai_network_set_inputs+0x190>)
 8003138:	615a      	str	r2, [r3, #20]
 800313a:	69bb      	ldr	r3, [r7, #24]
 800313c:	695b      	ldr	r3, [r3, #20]
 800313e:	e03f      	b.n	80031c0 <stai_network_set_inputs+0x178>
                    STAI_ERROR_NETWORK_INVALID_IN_PTR, net_ctx->_return_code)
    _STAI_SET_ERROR(net_ctx, ((uintptr_t)inputs[idx]) & (_inputs_alignment[idx]-1),
 8003140:	69bb      	ldr	r3, [r7, #24]
 8003142:	2b00      	cmp	r3, #0
 8003144:	d102      	bne.n	800314c <stai_network_set_inputs+0x104>
 8003146:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 800314a:	e039      	b.n	80031c0 <stai_network_set_inputs+0x178>
 800314c:	69bb      	ldr	r3, [r7, #24]
 800314e:	f003 0307 	and.w	r3, r3, #7
 8003152:	2b00      	cmp	r3, #0
 8003154:	d001      	beq.n	800315a <stai_network_set_inputs+0x112>
 8003156:	4b1c      	ldr	r3, [pc, #112]	@ (80031c8 <stai_network_set_inputs+0x180>)
 8003158:	e032      	b.n	80031c0 <stai_network_set_inputs+0x178>
 800315a:	69fb      	ldr	r3, [r7, #28]
 800315c:	009b      	lsls	r3, r3, #2
 800315e:	68ba      	ldr	r2, [r7, #8]
 8003160:	4413      	add	r3, r2
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	461a      	mov	r2, r3
 8003166:	69fb      	ldr	r3, [r7, #28]
 8003168:	009b      	lsls	r3, r3, #2
 800316a:	3320      	adds	r3, #32
 800316c:	443b      	add	r3, r7
 800316e:	f853 3c0c 	ldr.w	r3, [r3, #-12]
 8003172:	3b01      	subs	r3, #1
 8003174:	4013      	ands	r3, r2
 8003176:	2b00      	cmp	r3, #0
 8003178:	d009      	beq.n	800318e <stai_network_set_inputs+0x146>
 800317a:	69bb      	ldr	r3, [r7, #24]
 800317c:	695b      	ldr	r3, [r3, #20]
 800317e:	2b00      	cmp	r3, #0
 8003180:	d102      	bne.n	8003188 <stai_network_set_inputs+0x140>
 8003182:	69bb      	ldr	r3, [r7, #24]
 8003184:	4a15      	ldr	r2, [pc, #84]	@ (80031dc <stai_network_set_inputs+0x194>)
 8003186:	615a      	str	r2, [r3, #20]
 8003188:	69bb      	ldr	r3, [r7, #24]
 800318a:	695b      	ldr	r3, [r3, #20]
 800318c:	e018      	b.n	80031c0 <stai_network_set_inputs+0x178>
                    STAI_ERROR_INVALID_BUFFER_ALIGNMENT, net_ctx->_return_code)
    net_ctx->_inputs[idx] = inputs[idx];
 800318e:	69fb      	ldr	r3, [r7, #28]
 8003190:	009b      	lsls	r3, r3, #2
 8003192:	68ba      	ldr	r2, [r7, #8]
 8003194:	4413      	add	r3, r2
 8003196:	681a      	ldr	r2, [r3, #0]
 8003198:	69b9      	ldr	r1, [r7, #24]
 800319a:	69fb      	ldr	r3, [r7, #28]
 800319c:	330e      	adds	r3, #14
 800319e:	009b      	lsls	r3, r3, #2
 80031a0:	440b      	add	r3, r1
 80031a2:	605a      	str	r2, [r3, #4]
  for (stai_size idx=0; inputs && idx<STAI_NETWORK_IN_NUM; idx++) {
 80031a4:	69fb      	ldr	r3, [r7, #28]
 80031a6:	3301      	adds	r3, #1
 80031a8:	61fb      	str	r3, [r7, #28]
 80031aa:	68bb      	ldr	r3, [r7, #8]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d002      	beq.n	80031b6 <stai_network_set_inputs+0x16e>
 80031b0:	69fb      	ldr	r3, [r7, #28]
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d0a6      	beq.n	8003104 <stai_network_set_inputs+0xbc>
  }

  _stai_network_check(net_ctx);
 80031b6:	69b8      	ldr	r0, [r7, #24]
 80031b8:	f7ff fac4 	bl	8002744 <_stai_network_check>
  return net_ctx->_return_code;
 80031bc:	69bb      	ldr	r3, [r7, #24]
 80031be:	695b      	ldr	r3, [r3, #20]
}
 80031c0:	4618      	mov	r0, r3
 80031c2:	3720      	adds	r7, #32
 80031c4:	46bd      	mov	sp, r7
 80031c6:	bd80      	pop	{r7, pc}
 80031c8:	00030002 	.word	0x00030002
 80031cc:	b1c00100 	.word	0xb1c00100
 80031d0:	00020001 	.word	0x00020001
 80031d4:	00040011 	.word	0x00040011
 80031d8:	00040010 	.word	0x00040010
 80031dc:	00040070 	.word	0x00040070

080031e0 <stai_network_set_outputs>:
STAI_API_ENTRY
stai_return_code stai_network_set_outputs(
  stai_network* network,
  const stai_ptr* outputs,
  const stai_size n_outputs)
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b088      	sub	sp, #32
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	60f8      	str	r0, [r7, #12]
 80031e8:	60b9      	str	r1, [r7, #8]
 80031ea:	607a      	str	r2, [r7, #4]
  const uintptr_t _outputs_alignment[] = STAI_NETWORK_OUT_ALIGNMENTS;
 80031ec:	2304      	movs	r3, #4
 80031ee:	617b      	str	r3, [r7, #20]
  _STAI_CONTEXT_ACQUIRE(net_ctx, network)
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	61bb      	str	r3, [r7, #24]
 80031f4:	69bb      	ldr	r3, [r7, #24]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d102      	bne.n	8003200 <stai_network_set_outputs+0x20>
 80031fa:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 80031fe:	e0ab      	b.n	8003358 <stai_network_set_outputs+0x178>
 8003200:	69bb      	ldr	r3, [r7, #24]
 8003202:	f003 0307 	and.w	r3, r3, #7
 8003206:	2b00      	cmp	r3, #0
 8003208:	d001      	beq.n	800320e <stai_network_set_outputs+0x2e>
 800320a:	4b55      	ldr	r3, [pc, #340]	@ (8003360 <stai_network_set_outputs+0x180>)
 800320c:	e0a4      	b.n	8003358 <stai_network_set_outputs+0x178>
 800320e:	69bb      	ldr	r3, [r7, #24]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	4a54      	ldr	r2, [pc, #336]	@ (8003364 <stai_network_set_outputs+0x184>)
 8003214:	4293      	cmp	r3, r2
 8003216:	d00a      	beq.n	800322e <stai_network_set_outputs+0x4e>
 8003218:	69bb      	ldr	r3, [r7, #24]
 800321a:	695b      	ldr	r3, [r3, #20]
 800321c:	2b00      	cmp	r3, #0
 800321e:	d103      	bne.n	8003228 <stai_network_set_outputs+0x48>
 8003220:	69bb      	ldr	r3, [r7, #24]
 8003222:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8003226:	615a      	str	r2, [r3, #20]
 8003228:	69bb      	ldr	r3, [r7, #24]
 800322a:	695b      	ldr	r3, [r3, #20]
 800322c:	e094      	b.n	8003358 <stai_network_set_outputs+0x178>
  _STAI_SET_ERROR(net_ctx, !outputs,
 800322e:	69bb      	ldr	r3, [r7, #24]
 8003230:	2b00      	cmp	r3, #0
 8003232:	d102      	bne.n	800323a <stai_network_set_outputs+0x5a>
 8003234:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8003238:	e08e      	b.n	8003358 <stai_network_set_outputs+0x178>
 800323a:	69bb      	ldr	r3, [r7, #24]
 800323c:	f003 0307 	and.w	r3, r3, #7
 8003240:	2b00      	cmp	r3, #0
 8003242:	d001      	beq.n	8003248 <stai_network_set_outputs+0x68>
 8003244:	4b46      	ldr	r3, [pc, #280]	@ (8003360 <stai_network_set_outputs+0x180>)
 8003246:	e087      	b.n	8003358 <stai_network_set_outputs+0x178>
 8003248:	68bb      	ldr	r3, [r7, #8]
 800324a:	2b00      	cmp	r3, #0
 800324c:	d109      	bne.n	8003262 <stai_network_set_outputs+0x82>
 800324e:	69bb      	ldr	r3, [r7, #24]
 8003250:	695b      	ldr	r3, [r3, #20]
 8003252:	2b00      	cmp	r3, #0
 8003254:	d102      	bne.n	800325c <stai_network_set_outputs+0x7c>
 8003256:	69bb      	ldr	r3, [r7, #24]
 8003258:	4a43      	ldr	r2, [pc, #268]	@ (8003368 <stai_network_set_outputs+0x188>)
 800325a:	615a      	str	r2, [r3, #20]
 800325c:	69bb      	ldr	r3, [r7, #24]
 800325e:	695b      	ldr	r3, [r3, #20]
 8003260:	e07a      	b.n	8003358 <stai_network_set_outputs+0x178>
                  STAI_ERROR_NETWORK_INVALID_API_ARGUMENTS, net_ctx->_return_code)
  _STAI_SET_ERROR(net_ctx, n_outputs!=STAI_NETWORK_OUT_NUM,
 8003262:	69bb      	ldr	r3, [r7, #24]
 8003264:	2b00      	cmp	r3, #0
 8003266:	d102      	bne.n	800326e <stai_network_set_outputs+0x8e>
 8003268:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 800326c:	e074      	b.n	8003358 <stai_network_set_outputs+0x178>
 800326e:	69bb      	ldr	r3, [r7, #24]
 8003270:	f003 0307 	and.w	r3, r3, #7
 8003274:	2b00      	cmp	r3, #0
 8003276:	d001      	beq.n	800327c <stai_network_set_outputs+0x9c>
 8003278:	4b39      	ldr	r3, [pc, #228]	@ (8003360 <stai_network_set_outputs+0x180>)
 800327a:	e06d      	b.n	8003358 <stai_network_set_outputs+0x178>
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	2b01      	cmp	r3, #1
 8003280:	d009      	beq.n	8003296 <stai_network_set_outputs+0xb6>
 8003282:	69bb      	ldr	r3, [r7, #24]
 8003284:	695b      	ldr	r3, [r3, #20]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d102      	bne.n	8003290 <stai_network_set_outputs+0xb0>
 800328a:	69bb      	ldr	r3, [r7, #24]
 800328c:	4a37      	ldr	r2, [pc, #220]	@ (800336c <stai_network_set_outputs+0x18c>)
 800328e:	615a      	str	r2, [r3, #20]
 8003290:	69bb      	ldr	r3, [r7, #24]
 8003292:	695b      	ldr	r3, [r3, #20]
 8003294:	e060      	b.n	8003358 <stai_network_set_outputs+0x178>
                  STAI_ERROR_NETWORK_INVALID_OUT_NUM, net_ctx->_return_code)

  for (stai_size idx=0; outputs && idx<n_outputs; idx++) {
 8003296:	2300      	movs	r3, #0
 8003298:	61fb      	str	r3, [r7, #28]
 800329a:	e051      	b.n	8003340 <stai_network_set_outputs+0x160>
    STAI_PRINT("  output[%d]: %p\n", idx, outputs[idx])
    _STAI_SET_ERROR(net_ctx, outputs[idx]==NULL,
 800329c:	69bb      	ldr	r3, [r7, #24]
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d102      	bne.n	80032a8 <stai_network_set_outputs+0xc8>
 80032a2:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 80032a6:	e057      	b.n	8003358 <stai_network_set_outputs+0x178>
 80032a8:	69bb      	ldr	r3, [r7, #24]
 80032aa:	f003 0307 	and.w	r3, r3, #7
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d001      	beq.n	80032b6 <stai_network_set_outputs+0xd6>
 80032b2:	4b2b      	ldr	r3, [pc, #172]	@ (8003360 <stai_network_set_outputs+0x180>)
 80032b4:	e050      	b.n	8003358 <stai_network_set_outputs+0x178>
 80032b6:	69fb      	ldr	r3, [r7, #28]
 80032b8:	009b      	lsls	r3, r3, #2
 80032ba:	68ba      	ldr	r2, [r7, #8]
 80032bc:	4413      	add	r3, r2
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d109      	bne.n	80032d8 <stai_network_set_outputs+0xf8>
 80032c4:	69bb      	ldr	r3, [r7, #24]
 80032c6:	695b      	ldr	r3, [r3, #20]
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d102      	bne.n	80032d2 <stai_network_set_outputs+0xf2>
 80032cc:	69bb      	ldr	r3, [r7, #24]
 80032ce:	4a28      	ldr	r2, [pc, #160]	@ (8003370 <stai_network_set_outputs+0x190>)
 80032d0:	615a      	str	r2, [r3, #20]
 80032d2:	69bb      	ldr	r3, [r7, #24]
 80032d4:	695b      	ldr	r3, [r3, #20]
 80032d6:	e03f      	b.n	8003358 <stai_network_set_outputs+0x178>
                    STAI_ERROR_NETWORK_INVALID_OUT_PTR, net_ctx->_return_code)
    _STAI_SET_ERROR(net_ctx, ((uintptr_t)outputs[idx]) & (_outputs_alignment[idx]-1),
 80032d8:	69bb      	ldr	r3, [r7, #24]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d102      	bne.n	80032e4 <stai_network_set_outputs+0x104>
 80032de:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 80032e2:	e039      	b.n	8003358 <stai_network_set_outputs+0x178>
 80032e4:	69bb      	ldr	r3, [r7, #24]
 80032e6:	f003 0307 	and.w	r3, r3, #7
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d001      	beq.n	80032f2 <stai_network_set_outputs+0x112>
 80032ee:	4b1c      	ldr	r3, [pc, #112]	@ (8003360 <stai_network_set_outputs+0x180>)
 80032f0:	e032      	b.n	8003358 <stai_network_set_outputs+0x178>
 80032f2:	69fb      	ldr	r3, [r7, #28]
 80032f4:	009b      	lsls	r3, r3, #2
 80032f6:	68ba      	ldr	r2, [r7, #8]
 80032f8:	4413      	add	r3, r2
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	461a      	mov	r2, r3
 80032fe:	69fb      	ldr	r3, [r7, #28]
 8003300:	009b      	lsls	r3, r3, #2
 8003302:	3320      	adds	r3, #32
 8003304:	443b      	add	r3, r7
 8003306:	f853 3c0c 	ldr.w	r3, [r3, #-12]
 800330a:	3b01      	subs	r3, #1
 800330c:	4013      	ands	r3, r2
 800330e:	2b00      	cmp	r3, #0
 8003310:	d009      	beq.n	8003326 <stai_network_set_outputs+0x146>
 8003312:	69bb      	ldr	r3, [r7, #24]
 8003314:	695b      	ldr	r3, [r3, #20]
 8003316:	2b00      	cmp	r3, #0
 8003318:	d102      	bne.n	8003320 <stai_network_set_outputs+0x140>
 800331a:	69bb      	ldr	r3, [r7, #24]
 800331c:	4a15      	ldr	r2, [pc, #84]	@ (8003374 <stai_network_set_outputs+0x194>)
 800331e:	615a      	str	r2, [r3, #20]
 8003320:	69bb      	ldr	r3, [r7, #24]
 8003322:	695b      	ldr	r3, [r3, #20]
 8003324:	e018      	b.n	8003358 <stai_network_set_outputs+0x178>
                    STAI_ERROR_INVALID_BUFFER_ALIGNMENT, net_ctx->_return_code)
    net_ctx->_outputs[idx] = outputs[idx];
 8003326:	69fb      	ldr	r3, [r7, #28]
 8003328:	009b      	lsls	r3, r3, #2
 800332a:	68ba      	ldr	r2, [r7, #8]
 800332c:	4413      	add	r3, r2
 800332e:	6819      	ldr	r1, [r3, #0]
 8003330:	69bb      	ldr	r3, [r7, #24]
 8003332:	69fa      	ldr	r2, [r7, #28]
 8003334:	3210      	adds	r2, #16
 8003336:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (stai_size idx=0; outputs && idx<n_outputs; idx++) {
 800333a:	69fb      	ldr	r3, [r7, #28]
 800333c:	3301      	adds	r3, #1
 800333e:	61fb      	str	r3, [r7, #28]
 8003340:	68bb      	ldr	r3, [r7, #8]
 8003342:	2b00      	cmp	r3, #0
 8003344:	d003      	beq.n	800334e <stai_network_set_outputs+0x16e>
 8003346:	69fa      	ldr	r2, [r7, #28]
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	429a      	cmp	r2, r3
 800334c:	d3a6      	bcc.n	800329c <stai_network_set_outputs+0xbc>
  }

  _stai_network_check(net_ctx);
 800334e:	69b8      	ldr	r0, [r7, #24]
 8003350:	f7ff f9f8 	bl	8002744 <_stai_network_check>
  return net_ctx->_return_code;
 8003354:	69bb      	ldr	r3, [r7, #24]
 8003356:	695b      	ldr	r3, [r3, #20]
}
 8003358:	4618      	mov	r0, r3
 800335a:	3720      	adds	r7, #32
 800335c:	46bd      	mov	sp, r7
 800335e:	bd80      	pop	{r7, pc}
 8003360:	00030002 	.word	0x00030002
 8003364:	b1c00100 	.word	0xb1c00100
 8003368:	00020001 	.word	0x00020001
 800336c:	00040021 	.word	0x00040021
 8003370:	00040020 	.word	0x00040020
 8003374:	00040070 	.word	0x00040070

08003378 <stai_network_set_states>:
STAI_API_ENTRY
stai_return_code stai_network_set_states(
  stai_network* network,
  const stai_ptr* states,
  const stai_size n_states)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b086      	sub	sp, #24
 800337c:	af00      	add	r7, sp, #0
 800337e:	60f8      	str	r0, [r7, #12]
 8003380:	60b9      	str	r1, [r7, #8]
 8003382:	607a      	str	r2, [r7, #4]
  _STAI_CONTEXT_ACQUIRE(net_ctx, network)
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	617b      	str	r3, [r7, #20]
 8003388:	697b      	ldr	r3, [r7, #20]
 800338a:	2b00      	cmp	r3, #0
 800338c:	d102      	bne.n	8003394 <stai_network_set_states+0x1c>
 800338e:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8003392:	e01b      	b.n	80033cc <stai_network_set_states+0x54>
 8003394:	697b      	ldr	r3, [r7, #20]
 8003396:	f003 0307 	and.w	r3, r3, #7
 800339a:	2b00      	cmp	r3, #0
 800339c:	d001      	beq.n	80033a2 <stai_network_set_states+0x2a>
 800339e:	4b0d      	ldr	r3, [pc, #52]	@ (80033d4 <stai_network_set_states+0x5c>)
 80033a0:	e014      	b.n	80033cc <stai_network_set_states+0x54>
 80033a2:	697b      	ldr	r3, [r7, #20]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	4a0c      	ldr	r2, [pc, #48]	@ (80033d8 <stai_network_set_states+0x60>)
 80033a8:	4293      	cmp	r3, r2
 80033aa:	d00a      	beq.n	80033c2 <stai_network_set_states+0x4a>
 80033ac:	697b      	ldr	r3, [r7, #20]
 80033ae:	695b      	ldr	r3, [r3, #20]
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d103      	bne.n	80033bc <stai_network_set_states+0x44>
 80033b4:	697b      	ldr	r3, [r7, #20]
 80033b6:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80033ba:	615a      	str	r2, [r3, #20]
 80033bc:	697b      	ldr	r3, [r7, #20]
 80033be:	695b      	ldr	r3, [r3, #20]
 80033c0:	e004      	b.n	80033cc <stai_network_set_states+0x54>

  STAI_UNUSED(states)
  STAI_UNUSED(n_states)
_stai_network_check(net_ctx);
 80033c2:	6978      	ldr	r0, [r7, #20]
 80033c4:	f7ff f9be 	bl	8002744 <_stai_network_check>
  return net_ctx->_return_code;
 80033c8:	697b      	ldr	r3, [r7, #20]
 80033ca:	695b      	ldr	r3, [r3, #20]
}
 80033cc:	4618      	mov	r0, r3
 80033ce:	3718      	adds	r7, #24
 80033d0:	46bd      	mov	sp, r7
 80033d2:	bd80      	pop	{r7, pc}
 80033d4:	00030002 	.word	0x00030002
 80033d8:	b1c00100 	.word	0xb1c00100

080033dc <forward_lite_dense_if32of32wf32>:
 80033dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80033e0:	e9d0 c305 	ldrd	ip, r3, [r0, #20]
 80033e4:	6801      	ldr	r1, [r0, #0]
 80033e6:	fb03 f30c 	mul.w	r3, r3, ip
 80033ea:	4602      	mov	r2, r0
 80033ec:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 80033f0:	4281      	cmp	r1, r0
 80033f2:	6857      	ldr	r7, [r2, #4]
 80033f4:	b083      	sub	sp, #12
 80033f6:	f080 811f 	bcs.w	8003638 <forward_lite_dense_if32of32wf32+0x25c>
 80033fa:	6915      	ldr	r5, [r2, #16]
 80033fc:	ea4f 068c 	mov.w	r6, ip, lsl #2
 8003400:	4664      	mov	r4, ip
 8003402:	eb01 0806 	add.w	r8, r1, r6
 8003406:	4588      	cmp	r8, r1
 8003408:	6896      	ldr	r6, [r2, #8]
 800340a:	f240 8109 	bls.w	8003620 <forward_lite_dense_if32of32wf32+0x244>
 800340e:	f1a5 0e10 	sub.w	lr, r5, #16
 8003412:	ea4f 1e1e 	mov.w	lr, lr, lsr #4
 8003416:	e9cd 0100 	strd	r0, r1, [sp]
 800341a:	f10e 0e01 	add.w	lr, lr, #1
 800341e:	ea4f 1b8e 	mov.w	fp, lr, lsl #6
 8003422:	ea4f 0985 	mov.w	r9, r5, lsl #2
 8003426:	eb07 1e8e 	add.w	lr, r7, lr, lsl #6
 800342a:	468c      	mov	ip, r1
 800342c:	2d0f      	cmp	r5, #15
 800342e:	ed9f 7a95 	vldr	s14, [pc, #596]	@ 8003684 <forward_lite_dense_if32of32wf32+0x2a8>
 8003432:	f240 8104 	bls.w	800363e <forward_lite_dense_if32of32wf32+0x262>
 8003436:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 800343a:	f106 0340 	add.w	r3, r6, #64	@ 0x40
 800343e:	4628      	mov	r0, r5
 8003440:	ed51 6a0f 	vldr	s13, [r1, #-60]	@ 0xffffffc4
 8003444:	ed53 7a0f 	vldr	s15, [r3, #-60]	@ 0xffffffc4
 8003448:	ed53 5a10 	vldr	s11, [r3, #-64]	@ 0xffffffc0
 800344c:	ed11 6a10 	vldr	s12, [r1, #-64]	@ 0xffffffc0
 8003450:	ed53 4a0d 	vldr	s9, [r3, #-52]	@ 0xffffffcc
 8003454:	ed13 5a0c 	vldr	s10, [r3, #-48]	@ 0xffffffd0
 8003458:	ed51 3a0a 	vldr	s7, [r1, #-40]	@ 0xffffffd8
 800345c:	ed13 3a0a 	vldr	s6, [r3, #-40]	@ 0xffffffd8
 8003460:	ed13 4a09 	vldr	s8, [r3, #-36]	@ 0xffffffdc
 8003464:	ed11 1a06 	vldr	s2, [r1, #-24]	@ 0xffffffe8
 8003468:	ed53 1a06 	vldr	s3, [r3, #-24]	@ 0xffffffe8
 800346c:	ed11 2a05 	vldr	s4, [r1, #-20]	@ 0xffffffec
 8003470:	ed53 2a05 	vldr	s5, [r3, #-20]	@ 0xffffffec
 8003474:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003478:	ed51 6a0e 	vldr	s13, [r1, #-56]	@ 0xffffffc8
 800347c:	eee5 7a86 	vfma.f32	s15, s11, s12
 8003480:	3810      	subs	r0, #16
 8003482:	280f      	cmp	r0, #15
 8003484:	ed53 5a0e 	vldr	s11, [r3, #-56]	@ 0xffffffc8
 8003488:	ed11 6a0d 	vldr	s12, [r1, #-52]	@ 0xffffffcc
 800348c:	eee5 7aa6 	vfma.f32	s15, s11, s13
 8003490:	f101 0140 	add.w	r1, r1, #64	@ 0x40
 8003494:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 8003498:	ed51 5a1c 	vldr	s11, [r1, #-112]	@ 0xffffff90
 800349c:	ed51 6a1b 	vldr	s13, [r1, #-108]	@ 0xffffff94
 80034a0:	eee4 7a86 	vfma.f32	s15, s9, s12
 80034a4:	ed13 6a1b 	vldr	s12, [r3, #-108]	@ 0xffffff94
 80034a8:	ed51 4a19 	vldr	s9, [r1, #-100]	@ 0xffffff9c
 80034ac:	eee5 7a25 	vfma.f32	s15, s10, s11
 80034b0:	ed11 5a18 	vldr	s10, [r1, #-96]	@ 0xffffffa0
 80034b4:	ed53 5a18 	vldr	s11, [r3, #-96]	@ 0xffffffa0
 80034b8:	eee6 7a26 	vfma.f32	s15, s12, s13
 80034bc:	ed11 6a17 	vldr	s12, [r1, #-92]	@ 0xffffffa4
 80034c0:	ed53 6a17 	vldr	s13, [r3, #-92]	@ 0xffffffa4
 80034c4:	eee3 7a23 	vfma.f32	s15, s6, s7
 80034c8:	ed11 3a14 	vldr	s6, [r1, #-80]	@ 0xffffffb0
 80034cc:	ed53 3a14 	vldr	s7, [r3, #-80]	@ 0xffffffb0
 80034d0:	eee4 7a24 	vfma.f32	s15, s8, s9
 80034d4:	ed51 4a13 	vldr	s9, [r1, #-76]	@ 0xffffffb4
 80034d8:	ed13 4a13 	vldr	s8, [r3, #-76]	@ 0xffffffb4
 80034dc:	eee5 7a25 	vfma.f32	s15, s10, s11
 80034e0:	ed51 5a12 	vldr	s11, [r1, #-72]	@ 0xffffffb8
 80034e4:	ed13 5a12 	vldr	s10, [r3, #-72]	@ 0xffffffb8
 80034e8:	eee6 7a26 	vfma.f32	s15, s12, s13
 80034ec:	ed51 6a11 	vldr	s13, [r1, #-68]	@ 0xffffffbc
 80034f0:	ed13 6a11 	vldr	s12, [r3, #-68]	@ 0xffffffbc
 80034f4:	eee1 7a21 	vfma.f32	s15, s2, s3
 80034f8:	eee2 7a22 	vfma.f32	s15, s4, s5
 80034fc:	eee3 7a23 	vfma.f32	s15, s6, s7
 8003500:	eee4 7a24 	vfma.f32	s15, s8, s9
 8003504:	eee5 7a25 	vfma.f32	s15, s10, s11
 8003508:	eee6 7a26 	vfma.f32	s15, s12, s13
 800350c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003510:	d896      	bhi.n	8003440 <forward_lite_dense_if32of32wf32+0x64>
 8003512:	eb06 010b 	add.w	r1, r6, fp
 8003516:	f005 000f 	and.w	r0, r5, #15
 800351a:	4673      	mov	r3, lr
 800351c:	2803      	cmp	r0, #3
 800351e:	d95f      	bls.n	80035e0 <forward_lite_dense_if32of32wf32+0x204>
 8003520:	edd1 6a01 	vldr	s13, [r1, #4]
 8003524:	edd3 7a01 	vldr	s15, [r3, #4]
 8003528:	ed93 6a00 	vldr	s12, [r3]
 800352c:	ed93 5a02 	vldr	s10, [r3, #8]
 8003530:	edd1 5a02 	vldr	s11, [r1, #8]
 8003534:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003538:	edd1 6a00 	vldr	s13, [r1]
 800353c:	eee6 7a26 	vfma.f32	s15, s12, s13
 8003540:	1f04      	subs	r4, r0, #4
 8003542:	2c03      	cmp	r4, #3
 8003544:	ed93 6a03 	vldr	s12, [r3, #12]
 8003548:	edd1 6a03 	vldr	s13, [r1, #12]
 800354c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003550:	eee5 7a25 	vfma.f32	s15, s10, s11
 8003554:	eee6 7a26 	vfma.f32	s15, s12, s13
 8003558:	eeb0 7a67 	vmov.f32	s14, s15
 800355c:	d938      	bls.n	80035d0 <forward_lite_dense_if32of32wf32+0x1f4>
 800355e:	edd1 6a05 	vldr	s13, [r1, #20]
 8003562:	edd3 7a05 	vldr	s15, [r3, #20]
 8003566:	ed93 6a04 	vldr	s12, [r3, #16]
 800356a:	ed93 5a06 	vldr	s10, [r3, #24]
 800356e:	edd1 5a06 	vldr	s11, [r1, #24]
 8003572:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003576:	edd1 6a04 	vldr	s13, [r1, #16]
 800357a:	eee6 7a26 	vfma.f32	s15, s12, s13
 800357e:	f1a0 0a08 	sub.w	sl, r0, #8
 8003582:	f1ba 0f03 	cmp.w	sl, #3
 8003586:	ed93 6a07 	vldr	s12, [r3, #28]
 800358a:	edd1 6a07 	vldr	s13, [r1, #28]
 800358e:	eee5 7a25 	vfma.f32	s15, s10, s11
 8003592:	eee6 7a26 	vfma.f32	s15, s12, s13
 8003596:	ee37 7a27 	vadd.f32	s14, s14, s15
 800359a:	d919      	bls.n	80035d0 <forward_lite_dense_if32of32wf32+0x1f4>
 800359c:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 80035a0:	edd1 7a09 	vldr	s15, [r1, #36]	@ 0x24
 80035a4:	ed91 6a08 	vldr	s12, [r1, #32]
 80035a8:	ed91 5a0a 	vldr	s10, [r1, #40]	@ 0x28
 80035ac:	edd3 5a0a 	vldr	s11, [r3, #40]	@ 0x28
 80035b0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80035b4:	edd3 6a08 	vldr	s13, [r3, #32]
 80035b8:	eee6 7a26 	vfma.f32	s15, s12, s13
 80035bc:	ed91 6a0b 	vldr	s12, [r1, #44]	@ 0x2c
 80035c0:	edd3 6a0b 	vldr	s13, [r3, #44]	@ 0x2c
 80035c4:	eee5 7a25 	vfma.f32	s15, s10, s11
 80035c8:	eee6 7a26 	vfma.f32	s15, s12, s13
 80035cc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80035d0:	08a4      	lsrs	r4, r4, #2
 80035d2:	3401      	adds	r4, #1
 80035d4:	eb01 1104 	add.w	r1, r1, r4, lsl #4
 80035d8:	eb03 1304 	add.w	r3, r3, r4, lsl #4
 80035dc:	f000 0003 	and.w	r0, r0, #3
 80035e0:	b1a8      	cbz	r0, 800360e <forward_lite_dense_if32of32wf32+0x232>
 80035e2:	edd3 6a00 	vldr	s13, [r3]
 80035e6:	edd1 7a00 	vldr	s15, [r1]
 80035ea:	2801      	cmp	r0, #1
 80035ec:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80035f0:	d00d      	beq.n	800360e <forward_lite_dense_if32of32wf32+0x232>
 80035f2:	edd3 6a01 	vldr	s13, [r3, #4]
 80035f6:	edd1 7a01 	vldr	s15, [r1, #4]
 80035fa:	2802      	cmp	r0, #2
 80035fc:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8003600:	d005      	beq.n	800360e <forward_lite_dense_if32of32wf32+0x232>
 8003602:	edd1 6a02 	vldr	s13, [r1, #8]
 8003606:	edd3 7a02 	vldr	s15, [r3, #8]
 800360a:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800360e:	444e      	add	r6, r9
 8003610:	ecac 7a01 	vstmia	ip!, {s14}
 8003614:	45e0      	cmp	r8, ip
 8003616:	f63f af09 	bhi.w	800342c <forward_lite_dense_if32of32wf32+0x50>
 800361a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800361e:	6954      	ldr	r4, [r2, #20]
 8003620:	68d3      	ldr	r3, [r2, #12]
 8003622:	b983      	cbnz	r3, 8003646 <forward_lite_dense_if32of32wf32+0x26a>
 8003624:	6915      	ldr	r5, [r2, #16]
 8003626:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800362a:	4288      	cmp	r0, r1
 800362c:	eb07 0785 	add.w	r7, r7, r5, lsl #2
 8003630:	ea4f 0684 	mov.w	r6, r4, lsl #2
 8003634:	f63f aee5 	bhi.w	8003402 <forward_lite_dense_if32of32wf32+0x26>
 8003638:	b003      	add	sp, #12
 800363a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800363e:	4628      	mov	r0, r5
 8003640:	4631      	mov	r1, r6
 8003642:	463b      	mov	r3, r7
 8003644:	e76a      	b.n	800351c <forward_lite_dense_if32of32wf32+0x140>
 8003646:	2c00      	cmp	r4, #0
 8003648:	d0ec      	beq.n	8003624 <forward_lite_dense_if32of32wf32+0x248>
 800364a:	edd1 7a00 	vldr	s15, [r1]
 800364e:	ed93 7a00 	vldr	s14, [r3]
 8003652:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003656:	edc1 7a00 	vstr	s15, [r1]
 800365a:	6954      	ldr	r4, [r2, #20]
 800365c:	2c01      	cmp	r4, #1
 800365e:	d9e1      	bls.n	8003624 <forward_lite_dense_if32of32wf32+0x248>
 8003660:	1d0d      	adds	r5, r1, #4
 8003662:	2301      	movs	r3, #1
 8003664:	68d4      	ldr	r4, [r2, #12]
 8003666:	ed95 7a00 	vldr	s14, [r5]
 800366a:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 800366e:	edd4 7a00 	vldr	s15, [r4]
 8003672:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003676:	3301      	adds	r3, #1
 8003678:	ece5 7a01 	vstmia	r5!, {s15}
 800367c:	6954      	ldr	r4, [r2, #20]
 800367e:	429c      	cmp	r4, r3
 8003680:	d8f0      	bhi.n	8003664 <forward_lite_dense_if32of32wf32+0x288>
 8003682:	e7cf      	b.n	8003624 <forward_lite_dense_if32of32wf32+0x248>
 8003684:	00000000 	.word	0x00000000

08003688 <forward_lite_nl_relu_if32of32>:
 8003688:	f102 4380 	add.w	r3, r2, #1073741824	@ 0x40000000
 800368c:	3b01      	subs	r3, #1
 800368e:	eb01 0283 	add.w	r2, r1, r3, lsl #2
 8003692:	4291      	cmp	r1, r2
 8003694:	ea4f 0c83 	mov.w	ip, r3, lsl #2
 8003698:	d814      	bhi.n	80036c4 <forward_lite_nl_relu_if32of32+0x3c>
 800369a:	f10c 0104 	add.w	r1, ip, #4
 800369e:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 80036c8 <forward_lite_nl_relu_if32of32+0x40>
 80036a2:	1d13      	adds	r3, r2, #4
 80036a4:	4408      	add	r0, r1
 80036a6:	eba2 020c 	sub.w	r2, r2, ip
 80036aa:	ed73 7a01 	vldmdb	r3!, {s15}
 80036ae:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80036b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036b6:	bfb8      	it	lt
 80036b8:	eef0 7a47 	vmovlt.f32	s15, s14
 80036bc:	4293      	cmp	r3, r2
 80036be:	ed60 7a01 	vstmdb	r0!, {s15}
 80036c2:	d1f2      	bne.n	80036aa <forward_lite_nl_relu_if32of32+0x22>
 80036c4:	4770      	bx	lr
 80036c6:	bf00      	nop
 80036c8:	00000000 	.word	0x00000000

080036cc <forward_lite_nl_softmax_if32of32>:
 80036cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80036d0:	b083      	sub	sp, #12
 80036d2:	461f      	mov	r7, r3
 80036d4:	f8dd 8030 	ldr.w	r8, [sp, #48]	@ 0x30
 80036d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80036dc:	4543      	cmp	r3, r8
 80036de:	fbb3 f2f8 	udiv	r2, r3, r8
 80036e2:	d322      	bcc.n	800372a <forward_lite_nl_softmax_if32of32+0x5e>
 80036e4:	fb08 f307 	mul.w	r3, r8, r7
 80036e8:	009b      	lsls	r3, r3, #2
 80036ea:	b1f7      	cbz	r7, 800372a <forward_lite_nl_softmax_if32of32+0x5e>
 80036ec:	9201      	str	r2, [sp, #4]
 80036ee:	4681      	mov	r9, r0
 80036f0:	f04f 0b00 	mov.w	fp, #0
 80036f4:	460a      	mov	r2, r1
 80036f6:	469a      	mov	sl, r3
 80036f8:	4616      	mov	r6, r2
 80036fa:	464d      	mov	r5, r9
 80036fc:	2400      	movs	r4, #0
 80036fe:	9200      	str	r2, [sp, #0]
 8003700:	4631      	mov	r1, r6
 8003702:	4628      	mov	r0, r5
 8003704:	463b      	mov	r3, r7
 8003706:	4642      	mov	r2, r8
 8003708:	3401      	adds	r4, #1
 800370a:	f000 f811 	bl	8003730 <forward_lite_nl_softmax_if32of32_kernel>
 800370e:	42a7      	cmp	r7, r4
 8003710:	f106 0604 	add.w	r6, r6, #4
 8003714:	f105 0504 	add.w	r5, r5, #4
 8003718:	d1f2      	bne.n	8003700 <forward_lite_nl_softmax_if32of32+0x34>
 800371a:	9b01      	ldr	r3, [sp, #4]
 800371c:	9a00      	ldr	r2, [sp, #0]
 800371e:	f10b 0b01 	add.w	fp, fp, #1
 8003722:	455b      	cmp	r3, fp
 8003724:	4452      	add	r2, sl
 8003726:	44d1      	add	r9, sl
 8003728:	d8e6      	bhi.n	80036f8 <forward_lite_nl_softmax_if32of32+0x2c>
 800372a:	b003      	add	sp, #12
 800372c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08003730 <forward_lite_nl_softmax_if32of32_kernel>:
 8003730:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003734:	ed2d 8b02 	vpush	{d8}
 8003738:	2a01      	cmp	r2, #1
 800373a:	ed91 8a00 	vldr	s16, [r1]
 800373e:	460c      	mov	r4, r1
 8003740:	4690      	mov	r8, r2
 8003742:	4681      	mov	r9, r0
 8003744:	469a      	mov	sl, r3
 8003746:	d964      	bls.n	8003812 <forward_lite_nl_softmax_if32of32_kernel+0xe2>
 8003748:	2b01      	cmp	r3, #1
 800374a:	d13e      	bne.n	80037ca <forward_lite_nl_softmax_if32of32_kernel+0x9a>
 800374c:	1d0b      	adds	r3, r1, #4
 800374e:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8003752:	ecf3 7a01 	vldmia	r3!, {s15}
 8003756:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800375a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800375e:	bfb8      	it	lt
 8003760:	eeb0 8a67 	vmovlt.f32	s16, s15
 8003764:	4293      	cmp	r3, r2
 8003766:	d1f4      	bne.n	8003752 <forward_lite_nl_softmax_if32of32_kernel+0x22>
 8003768:	f04f 0b04 	mov.w	fp, #4
 800376c:	eddf 8a2b 	vldr	s17, [pc, #172]	@ 800381c <forward_lite_nl_softmax_if32of32_kernel+0xec>
 8003770:	464f      	mov	r7, r9
 8003772:	464e      	mov	r6, r9
 8003774:	2500      	movs	r5, #0
 8003776:	ed94 0a00 	vldr	s0, [r4]
 800377a:	ee30 0a48 	vsub.f32	s0, s0, s16
 800377e:	f000 f88f 	bl	80038a0 <expf>
 8003782:	462b      	mov	r3, r5
 8003784:	3501      	adds	r5, #1
 8003786:	45a8      	cmp	r8, r5
 8003788:	ed86 0a00 	vstr	s0, [r6]
 800378c:	ee78 8a80 	vadd.f32	s17, s17, s0
 8003790:	445c      	add	r4, fp
 8003792:	445e      	add	r6, fp
 8003794:	d1ef      	bne.n	8003776 <forward_lite_nl_softmax_if32of32_kernel+0x46>
 8003796:	eef5 8a40 	vcmp.f32	s17, #0.0
 800379a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800379e:	d010      	beq.n	80037c2 <forward_lite_nl_softmax_if32of32_kernel+0x92>
 80037a0:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80037a4:	f1ba 0f01 	cmp.w	sl, #1
 80037a8:	ee87 7aa8 	vdiv.f32	s14, s15, s17
 80037ac:	d121      	bne.n	80037f2 <forward_lite_nl_softmax_if32of32_kernel+0xc2>
 80037ae:	eb09 0988 	add.w	r9, r9, r8, lsl #2
 80037b2:	edd7 7a00 	vldr	s15, [r7]
 80037b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80037ba:	ece7 7a01 	vstmia	r7!, {s15}
 80037be:	45b9      	cmp	r9, r7
 80037c0:	d1f7      	bne.n	80037b2 <forward_lite_nl_softmax_if32of32_kernel+0x82>
 80037c2:	ecbd 8b02 	vpop	{d8}
 80037c6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80037ca:	ea4f 0b83 	mov.w	fp, r3, lsl #2
 80037ce:	eb01 0283 	add.w	r2, r1, r3, lsl #2
 80037d2:	2301      	movs	r3, #1
 80037d4:	edd2 7a00 	vldr	s15, [r2]
 80037d8:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80037dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037e0:	f103 0301 	add.w	r3, r3, #1
 80037e4:	bfb8      	it	lt
 80037e6:	eeb0 8a67 	vmovlt.f32	s16, s15
 80037ea:	4598      	cmp	r8, r3
 80037ec:	445a      	add	r2, fp
 80037ee:	d1f1      	bne.n	80037d4 <forward_lite_nl_softmax_if32of32_kernel+0xa4>
 80037f0:	e7bc      	b.n	800376c <forward_lite_nl_softmax_if32of32_kernel+0x3c>
 80037f2:	2100      	movs	r1, #0
 80037f4:	edd7 7a00 	vldr	s15, [r7]
 80037f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80037fc:	428b      	cmp	r3, r1
 80037fe:	edc7 7a00 	vstr	s15, [r7]
 8003802:	f101 0101 	add.w	r1, r1, #1
 8003806:	445f      	add	r7, fp
 8003808:	d1f4      	bne.n	80037f4 <forward_lite_nl_softmax_if32of32_kernel+0xc4>
 800380a:	ecbd 8b02 	vpop	{d8}
 800380e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003812:	2a00      	cmp	r2, #0
 8003814:	d0d5      	beq.n	80037c2 <forward_lite_nl_softmax_if32of32_kernel+0x92>
 8003816:	ea4f 0b83 	mov.w	fp, r3, lsl #2
 800381a:	e7a7      	b.n	800376c <forward_lite_nl_softmax_if32of32_kernel+0x3c>
 800381c:	00000000 	.word	0x00000000

08003820 <memset>:
 8003820:	4402      	add	r2, r0
 8003822:	4603      	mov	r3, r0
 8003824:	4293      	cmp	r3, r2
 8003826:	d100      	bne.n	800382a <memset+0xa>
 8003828:	4770      	bx	lr
 800382a:	f803 1b01 	strb.w	r1, [r3], #1
 800382e:	e7f9      	b.n	8003824 <memset+0x4>

08003830 <__errno>:
 8003830:	4b01      	ldr	r3, [pc, #4]	@ (8003838 <__errno+0x8>)
 8003832:	6818      	ldr	r0, [r3, #0]
 8003834:	4770      	bx	lr
 8003836:	bf00      	nop
 8003838:	2000052c 	.word	0x2000052c

0800383c <__libc_init_array>:
 800383c:	b570      	push	{r4, r5, r6, lr}
 800383e:	4d0d      	ldr	r5, [pc, #52]	@ (8003874 <__libc_init_array+0x38>)
 8003840:	4c0d      	ldr	r4, [pc, #52]	@ (8003878 <__libc_init_array+0x3c>)
 8003842:	1b64      	subs	r4, r4, r5
 8003844:	10a4      	asrs	r4, r4, #2
 8003846:	2600      	movs	r6, #0
 8003848:	42a6      	cmp	r6, r4
 800384a:	d109      	bne.n	8003860 <__libc_init_array+0x24>
 800384c:	4d0b      	ldr	r5, [pc, #44]	@ (800387c <__libc_init_array+0x40>)
 800384e:	4c0c      	ldr	r4, [pc, #48]	@ (8003880 <__libc_init_array+0x44>)
 8003850:	f000 f95a 	bl	8003b08 <_init>
 8003854:	1b64      	subs	r4, r4, r5
 8003856:	10a4      	asrs	r4, r4, #2
 8003858:	2600      	movs	r6, #0
 800385a:	42a6      	cmp	r6, r4
 800385c:	d105      	bne.n	800386a <__libc_init_array+0x2e>
 800385e:	bd70      	pop	{r4, r5, r6, pc}
 8003860:	f855 3b04 	ldr.w	r3, [r5], #4
 8003864:	4798      	blx	r3
 8003866:	3601      	adds	r6, #1
 8003868:	e7ee      	b.n	8003848 <__libc_init_array+0xc>
 800386a:	f855 3b04 	ldr.w	r3, [r5], #4
 800386e:	4798      	blx	r3
 8003870:	3601      	adds	r6, #1
 8003872:	e7f2      	b.n	800385a <__libc_init_array+0x1e>
 8003874:	08016648 	.word	0x08016648
 8003878:	08016648 	.word	0x08016648
 800387c:	08016648 	.word	0x08016648
 8003880:	0801664c 	.word	0x0801664c

08003884 <memcpy>:
 8003884:	440a      	add	r2, r1
 8003886:	4291      	cmp	r1, r2
 8003888:	f100 33ff 	add.w	r3, r0, #4294967295
 800388c:	d100      	bne.n	8003890 <memcpy+0xc>
 800388e:	4770      	bx	lr
 8003890:	b510      	push	{r4, lr}
 8003892:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003896:	f803 4f01 	strb.w	r4, [r3, #1]!
 800389a:	4291      	cmp	r1, r2
 800389c:	d1f9      	bne.n	8003892 <memcpy+0xe>
 800389e:	bd10      	pop	{r4, pc}

080038a0 <expf>:
 80038a0:	b508      	push	{r3, lr}
 80038a2:	ed2d 8b02 	vpush	{d8}
 80038a6:	eef0 8a40 	vmov.f32	s17, s0
 80038aa:	f000 f85f 	bl	800396c <__ieee754_expf>
 80038ae:	eeb0 8a40 	vmov.f32	s16, s0
 80038b2:	eeb0 0a68 	vmov.f32	s0, s17
 80038b6:	f000 f829 	bl	800390c <finitef>
 80038ba:	b160      	cbz	r0, 80038d6 <expf+0x36>
 80038bc:	eddf 7a0f 	vldr	s15, [pc, #60]	@ 80038fc <expf+0x5c>
 80038c0:	eef4 8ae7 	vcmpe.f32	s17, s15
 80038c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038c8:	dd0a      	ble.n	80038e0 <expf+0x40>
 80038ca:	f7ff ffb1 	bl	8003830 <__errno>
 80038ce:	ed9f 8a0c 	vldr	s16, [pc, #48]	@ 8003900 <expf+0x60>
 80038d2:	2322      	movs	r3, #34	@ 0x22
 80038d4:	6003      	str	r3, [r0, #0]
 80038d6:	eeb0 0a48 	vmov.f32	s0, s16
 80038da:	ecbd 8b02 	vpop	{d8}
 80038de:	bd08      	pop	{r3, pc}
 80038e0:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8003904 <expf+0x64>
 80038e4:	eef4 8ae7 	vcmpe.f32	s17, s15
 80038e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038ec:	d5f3      	bpl.n	80038d6 <expf+0x36>
 80038ee:	f7ff ff9f 	bl	8003830 <__errno>
 80038f2:	2322      	movs	r3, #34	@ 0x22
 80038f4:	ed9f 8a04 	vldr	s16, [pc, #16]	@ 8003908 <expf+0x68>
 80038f8:	6003      	str	r3, [r0, #0]
 80038fa:	e7ec      	b.n	80038d6 <expf+0x36>
 80038fc:	42b17217 	.word	0x42b17217
 8003900:	7f800000 	.word	0x7f800000
 8003904:	c2cff1b5 	.word	0xc2cff1b5
 8003908:	00000000 	.word	0x00000000

0800390c <finitef>:
 800390c:	ee10 3a10 	vmov	r3, s0
 8003910:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 8003914:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 8003918:	bfac      	ite	ge
 800391a:	2000      	movge	r0, #0
 800391c:	2001      	movlt	r0, #1
 800391e:	4770      	bx	lr

08003920 <with_errnof>:
 8003920:	b510      	push	{r4, lr}
 8003922:	ed2d 8b02 	vpush	{d8}
 8003926:	eeb0 8a40 	vmov.f32	s16, s0
 800392a:	4604      	mov	r4, r0
 800392c:	f7ff ff80 	bl	8003830 <__errno>
 8003930:	eeb0 0a48 	vmov.f32	s0, s16
 8003934:	ecbd 8b02 	vpop	{d8}
 8003938:	6004      	str	r4, [r0, #0]
 800393a:	bd10      	pop	{r4, pc}

0800393c <xflowf>:
 800393c:	b130      	cbz	r0, 800394c <xflowf+0x10>
 800393e:	eef1 7a40 	vneg.f32	s15, s0
 8003942:	ee27 0a80 	vmul.f32	s0, s15, s0
 8003946:	2022      	movs	r0, #34	@ 0x22
 8003948:	f7ff bfea 	b.w	8003920 <with_errnof>
 800394c:	eef0 7a40 	vmov.f32	s15, s0
 8003950:	e7f7      	b.n	8003942 <xflowf+0x6>
	...

08003954 <__math_uflowf>:
 8003954:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800395c <__math_uflowf+0x8>
 8003958:	f7ff bff0 	b.w	800393c <xflowf>
 800395c:	10000000 	.word	0x10000000

08003960 <__math_oflowf>:
 8003960:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8003968 <__math_oflowf+0x8>
 8003964:	f7ff bfea 	b.w	800393c <xflowf>
 8003968:	70000000 	.word	0x70000000

0800396c <__ieee754_expf>:
 800396c:	ee10 2a10 	vmov	r2, s0
 8003970:	f022 4300 	bic.w	r3, r2, #2147483648	@ 0x80000000
 8003974:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8003978:	d902      	bls.n	8003980 <__ieee754_expf+0x14>
 800397a:	ee30 0a00 	vadd.f32	s0, s0, s0
 800397e:	4770      	bx	lr
 8003980:	ea4f 71d2 	mov.w	r1, r2, lsr #31
 8003984:	d106      	bne.n	8003994 <__ieee754_expf+0x28>
 8003986:	eddf 7a4e 	vldr	s15, [pc, #312]	@ 8003ac0 <__ieee754_expf+0x154>
 800398a:	2900      	cmp	r1, #0
 800398c:	bf18      	it	ne
 800398e:	eeb0 0a67 	vmovne.f32	s0, s15
 8003992:	4770      	bx	lr
 8003994:	484b      	ldr	r0, [pc, #300]	@ (8003ac4 <__ieee754_expf+0x158>)
 8003996:	4282      	cmp	r2, r0
 8003998:	dd02      	ble.n	80039a0 <__ieee754_expf+0x34>
 800399a:	2000      	movs	r0, #0
 800399c:	f7ff bfe0 	b.w	8003960 <__math_oflowf>
 80039a0:	2a00      	cmp	r2, #0
 80039a2:	da05      	bge.n	80039b0 <__ieee754_expf+0x44>
 80039a4:	4a48      	ldr	r2, [pc, #288]	@ (8003ac8 <__ieee754_expf+0x15c>)
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d902      	bls.n	80039b0 <__ieee754_expf+0x44>
 80039aa:	2000      	movs	r0, #0
 80039ac:	f7ff bfd2 	b.w	8003954 <__math_uflowf>
 80039b0:	4a46      	ldr	r2, [pc, #280]	@ (8003acc <__ieee754_expf+0x160>)
 80039b2:	4293      	cmp	r3, r2
 80039b4:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 80039b8:	d952      	bls.n	8003a60 <__ieee754_expf+0xf4>
 80039ba:	4a45      	ldr	r2, [pc, #276]	@ (8003ad0 <__ieee754_expf+0x164>)
 80039bc:	4293      	cmp	r3, r2
 80039be:	ea4f 0281 	mov.w	r2, r1, lsl #2
 80039c2:	d834      	bhi.n	8003a2e <__ieee754_expf+0xc2>
 80039c4:	4b43      	ldr	r3, [pc, #268]	@ (8003ad4 <__ieee754_expf+0x168>)
 80039c6:	4413      	add	r3, r2
 80039c8:	ed93 7a00 	vldr	s14, [r3]
 80039cc:	4b42      	ldr	r3, [pc, #264]	@ (8003ad8 <__ieee754_expf+0x16c>)
 80039ce:	4413      	add	r3, r2
 80039d0:	ee30 7a47 	vsub.f32	s14, s0, s14
 80039d4:	f081 0201 	eor.w	r2, r1, #1
 80039d8:	edd3 7a00 	vldr	s15, [r3]
 80039dc:	1a52      	subs	r2, r2, r1
 80039de:	ee37 0a67 	vsub.f32	s0, s14, s15
 80039e2:	ee20 6a00 	vmul.f32	s12, s0, s0
 80039e6:	ed9f 5a3d 	vldr	s10, [pc, #244]	@ 8003adc <__ieee754_expf+0x170>
 80039ea:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8003ae0 <__ieee754_expf+0x174>
 80039ee:	eee6 6a05 	vfma.f32	s13, s12, s10
 80039f2:	ed9f 5a3c 	vldr	s10, [pc, #240]	@ 8003ae4 <__ieee754_expf+0x178>
 80039f6:	eea6 5a86 	vfma.f32	s10, s13, s12
 80039fa:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8003ae8 <__ieee754_expf+0x17c>
 80039fe:	eee5 6a06 	vfma.f32	s13, s10, s12
 8003a02:	ed9f 5a3a 	vldr	s10, [pc, #232]	@ 8003aec <__ieee754_expf+0x180>
 8003a06:	eea6 5a86 	vfma.f32	s10, s13, s12
 8003a0a:	eef0 6a40 	vmov.f32	s13, s0
 8003a0e:	eee5 6a46 	vfms.f32	s13, s10, s12
 8003a12:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 8003a16:	ee20 5a26 	vmul.f32	s10, s0, s13
 8003a1a:	bb92      	cbnz	r2, 8003a82 <__ieee754_expf+0x116>
 8003a1c:	ee76 6ac6 	vsub.f32	s13, s13, s12
 8003a20:	eec5 7a26 	vdiv.f32	s15, s10, s13
 8003a24:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8003a28:	ee35 0ac0 	vsub.f32	s0, s11, s0
 8003a2c:	4770      	bx	lr
 8003a2e:	4b30      	ldr	r3, [pc, #192]	@ (8003af0 <__ieee754_expf+0x184>)
 8003a30:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8003af4 <__ieee754_expf+0x188>
 8003a34:	eddf 6a30 	vldr	s13, [pc, #192]	@ 8003af8 <__ieee754_expf+0x18c>
 8003a38:	4413      	add	r3, r2
 8003a3a:	edd3 7a00 	vldr	s15, [r3]
 8003a3e:	eee0 7a07 	vfma.f32	s15, s0, s14
 8003a42:	eeb0 7a40 	vmov.f32	s14, s0
 8003a46:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003a4a:	ee17 2a90 	vmov	r2, s15
 8003a4e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003a52:	eea7 7ae6 	vfms.f32	s14, s15, s13
 8003a56:	eddf 6a29 	vldr	s13, [pc, #164]	@ 8003afc <__ieee754_expf+0x190>
 8003a5a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003a5e:	e7be      	b.n	80039de <__ieee754_expf+0x72>
 8003a60:	f1b3 5f50 	cmp.w	r3, #872415232	@ 0x34000000
 8003a64:	d20b      	bcs.n	8003a7e <__ieee754_expf+0x112>
 8003a66:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8003b00 <__ieee754_expf+0x194>
 8003a6a:	ee70 6a26 	vadd.f32	s13, s0, s13
 8003a6e:	eef4 6ae5 	vcmpe.f32	s13, s11
 8003a72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a76:	dd02      	ble.n	8003a7e <__ieee754_expf+0x112>
 8003a78:	ee30 0a25 	vadd.f32	s0, s0, s11
 8003a7c:	4770      	bx	lr
 8003a7e:	2200      	movs	r2, #0
 8003a80:	e7af      	b.n	80039e2 <__ieee754_expf+0x76>
 8003a82:	ee36 6a66 	vsub.f32	s12, s12, s13
 8003a86:	f112 0f7d 	cmn.w	r2, #125	@ 0x7d
 8003a8a:	eec5 6a06 	vdiv.f32	s13, s10, s12
 8003a8e:	bfb8      	it	lt
 8003a90:	3264      	addlt	r2, #100	@ 0x64
 8003a92:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8003a96:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003a9a:	ee75 7ae7 	vsub.f32	s15, s11, s15
 8003a9e:	ee17 3a90 	vmov	r3, s15
 8003aa2:	bfab      	itete	ge
 8003aa4:	eb03 53c2 	addge.w	r3, r3, r2, lsl #23
 8003aa8:	eb03 53c2 	addlt.w	r3, r3, r2, lsl #23
 8003aac:	ee00 3a10 	vmovge	s0, r3
 8003ab0:	eddf 7a14 	vldrlt	s15, [pc, #80]	@ 8003b04 <__ieee754_expf+0x198>
 8003ab4:	bfbc      	itt	lt
 8003ab6:	ee00 3a10 	vmovlt	s0, r3
 8003aba:	ee20 0a27 	vmullt.f32	s0, s0, s15
 8003abe:	4770      	bx	lr
 8003ac0:	00000000 	.word	0x00000000
 8003ac4:	42b17217 	.word	0x42b17217
 8003ac8:	42cff1b5 	.word	0x42cff1b5
 8003acc:	3eb17218 	.word	0x3eb17218
 8003ad0:	3f851591 	.word	0x3f851591
 8003ad4:	08016630 	.word	0x08016630
 8003ad8:	08016628 	.word	0x08016628
 8003adc:	3331bb4c 	.word	0x3331bb4c
 8003ae0:	b5ddea0e 	.word	0xb5ddea0e
 8003ae4:	388ab355 	.word	0x388ab355
 8003ae8:	bb360b61 	.word	0xbb360b61
 8003aec:	3e2aaaab 	.word	0x3e2aaaab
 8003af0:	08016638 	.word	0x08016638
 8003af4:	3fb8aa3b 	.word	0x3fb8aa3b
 8003af8:	3f317180 	.word	0x3f317180
 8003afc:	3717f7d1 	.word	0x3717f7d1
 8003b00:	7149f2ca 	.word	0x7149f2ca
 8003b04:	0d800000 	.word	0x0d800000

08003b08 <_init>:
 8003b08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b0a:	bf00      	nop
 8003b0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b0e:	bc08      	pop	{r3}
 8003b10:	469e      	mov	lr, r3
 8003b12:	4770      	bx	lr

08003b14 <_fini>:
 8003b14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b16:	bf00      	nop
 8003b18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b1a:	bc08      	pop	{r3}
 8003b1c:	469e      	mov	lr, r3
 8003b1e:	4770      	bx	lr
