INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/FPGA/Lab_Second/lab_th/cla_final/cla_final.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/FPGA/Lab_Second/lab_th/cla_final/cla_final.srcs/sim_1/new/CLA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/FPGA/Lab_Second/lab_th/cla_final/cla_final.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
