--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe
C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\smartxplorer_results\run1\System.ncd
C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\smartxplorer_results\run1\System.pcf
-xml
C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\smartxplorer_results\run1\System.twx
-v 3 -s 3 -n 3 -fastpaths -ucf System_Connection.ucf -o
C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\smartxplorer_results\run1\System.twr

Design file:              System.ncd
Physical constraint file: System.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
BTN<0>      |    3.578(R)|      SLOW  |   -1.694(R)|      FAST  |CLK_BUFGP         |   0.000|
BTN<1>      |    3.640(R)|      SLOW  |   -1.602(R)|      FAST  |CLK_BUFGP         |   0.000|
BTN<2>      |    3.011(R)|      SLOW  |   -1.455(R)|      FAST  |CLK_BUFGP         |   0.000|
BTN<3>      |    3.911(R)|      SLOW  |   -1.631(R)|      FAST  |CLK_BUFGP         |   0.000|
BTN<4>      |    2.770(R)|      SLOW  |   -1.253(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<0>       |    1.071(R)|      FAST  |   -0.511(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<1>       |    1.484(R)|      SLOW  |   -0.590(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<2>       |    1.351(R)|      SLOW  |   -0.698(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<3>       |    2.921(R)|      SLOW  |   -1.654(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<4>       |    2.183(R)|      SLOW  |   -1.204(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<5>       |    2.772(R)|      SLOW  |   -1.007(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<6>       |    2.001(R)|      SLOW  |   -1.041(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<7>       |    6.098(R)|      SLOW  |   -1.491(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
CLAW        |         7.347(R)|      SLOW  |         3.841(R)|      FAST  |CLK_BUFGP         |   0.000|
JOINTHIGH   |         7.243(R)|      SLOW  |         3.762(R)|      FAST  |CLK_BUFGP         |   0.000|
JOINTLOW    |         7.188(R)|      SLOW  |         3.700(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<0>      |         9.021(R)|      SLOW  |         4.895(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<1>      |         9.478(R)|      SLOW  |         5.194(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<2>      |         9.117(R)|      SLOW  |         4.988(R)|      FAST  |CLK_BUFGP         |   0.000|
PWM         |         7.214(R)|      SLOW  |         3.748(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_AN<0>  |         6.972(R)|      SLOW  |         3.555(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_AN<1>  |         6.897(R)|      SLOW  |         3.513(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_AN<2>  |         6.622(R)|      SLOW  |         3.345(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_AN<3>  |         6.708(R)|      SLOW  |         3.400(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<0>  |         7.242(R)|      SLOW  |         3.774(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<1>  |         7.304(R)|      SLOW  |         3.811(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<2>  |         7.444(R)|      SLOW  |         3.874(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<3>  |         7.537(R)|      SLOW  |         3.923(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<4>  |         7.366(R)|      SLOW  |         3.824(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<5>  |         7.445(R)|      SLOW  |         3.903(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<6>  |         7.294(R)|      SLOW  |         3.785(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    7.205|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SW<3>          |SLIDER<0>      |    9.775|
SW<4>          |SLIDER<1>      |    9.698|
---------------+---------------+---------+


Analysis completed Thu Mar 07 09:24:35 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 236 MB



