library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity extensorSinal is
	port (
		A  : IN std_logic_vector(17 DOWNTO 0);
	
		B : OUT std_logic_vector(31 DOWNTO 0)
		);
end entity;

architecture arch_extensorSinal of extensorSinal is
	signal sign : std_logic_vector(17 DOWNTO 0);
begin
	sign <= (OTHERS => A[17]);
	B <= sign & A;
end architecture;