GowinSynthesis start
Running parser ...
Analyzing Verilog file '/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/PSRAM_TOP.v'
Analyzing included file 'psram_define.v'("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/PSRAM_TOP.v":2)
Back to file '/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/PSRAM_TOP.v'("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/PSRAM_TOP.v":2)
Analyzing included file '/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_local_define.v'("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/PSRAM_TOP.v":3)
Back to file '/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/PSRAM_TOP.v'("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/PSRAM_TOP.v":3)
Analyzing included file 'psram_param.v'("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/PSRAM_TOP.v":29)
Back to file '/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/PSRAM_TOP.v'("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/PSRAM_TOP.v":29)
Analyzing included file '/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_local_param.v'("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/PSRAM_TOP.v":30)
Back to file '/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/PSRAM_TOP.v'("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/PSRAM_TOP.v":30)
Analyzing Verilog file '/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v'
Analyzing included file '/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_local_define.v'("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
Back to file '/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v'("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
Analyzing included file 'psram_define.v'("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
Back to file '/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v'("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
Analyzing included file 'psram_param.v'("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
Back to file '/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v'("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
Analyzing included file '/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_local_param.v'("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
Back to file '/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v'("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
Analyzing included file '/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_local_define.v'("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
Back to file '/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v'("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
Analyzing included file 'psram_define.v'("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
Back to file '/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v'("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
Analyzing included file 'psram_param.v'("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
Back to file '/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v'("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
Analyzing included file '/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_local_param.v'("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
Back to file '/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v'("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
Analyzing included file '/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_local_define.v'("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
Back to file '/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v'("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
Analyzing included file 'psram_define.v'("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
Back to file '/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v'("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
Analyzing included file 'psram_param.v'("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
Back to file '/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v'("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
Analyzing included file '/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_local_define.v'("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
Back to file '/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v'("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
Analyzing included file 'psram_define.v'("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
Back to file '/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v'("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
Analyzing included file 'psram_param.v'("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
Back to file '/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v'("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
Analyzing included file '/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_local_param.v'("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
Back to file '/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v'("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
Undeclared symbol 'clk_x2p', assumed default net type 'wire'("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
Undeclared symbol 'dll_lock', assumed default net type 'wire'("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
Undeclared symbol 'pause', assumed default net type 'wire'("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
Undeclared symbol 'stop', assumed default net type 'wire'("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
Undeclared symbol 'uddcntln', assumed default net type 'wire'("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
Undeclared symbol 'dll_rsti', assumed default net type 'wire'("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
Analyzing included file '/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_local_define.v'("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
Back to file '/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v'("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
Analyzing included file 'psram_define.v'("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
Back to file '/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v'("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
Analyzing included file 'psram_param.v'("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
Back to file '/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v'("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
Analyzing included file '/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_local_param.v'("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
Back to file '/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v'("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
WARN  (EX3788) : Block identifier is required on this block("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
Compiling module 'PSRAM_Memory_Interface_HS_Top'("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/PSRAM_TOP.v":5)
WARN  (EX3073) : Port '**' remains unconnected for this instance("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
Compiling module '**'("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
Extracting RAM for identifier '**'("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
WARN  (EX2420) : Latch inferred for net '**'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
WARN  (EX2565) : Input '**' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
NOTE  (EX0101) : Current top module is "PSRAM_Memory_Interface_HS_Top"
WARN  (EX0211) : The output port "recalib" of module "~psram_lane.PSRAM_Memory_Interface_HS_Top" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
WARN  (EX0211) : The output port "recalib" of module "~psram_lane.PSRAM_Memory_Interface_HS_Top(Reverse_Clk="true")" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
WARN  (EX0211) : The output port "Cs_n" of module "~psram_init.PSRAM_Memory_Interface_HS_Top" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
WARN  (EX0211) : The output port "STEN[1]" of module "~psram_init.PSRAM_Memory_Interface_HS_Top" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
WARN  (EX0211) : The output port "STEN[0]" of module "~psram_init.PSRAM_Memory_Interface_HS_Top" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
WARN  (NL0001) : Sweep user defined dangling instance "u_psram_top/u_psram_wd/rwds_iodelay_gen[0].iodelay_rwds"("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
WARN  (NL0001) : Sweep user defined dangling instance "u_psram_top/u_psram_wd/rwds_iodelay_gen[1].iodelay_rwds"("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
WARN  (NL0001) : Sweep user defined dangling instance "u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ckn_gen"("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
WARN  (DI0003) : Latch inferred for net 'ns_memsync[5]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
WARN  (DI0003) : Latch inferred for net 'ns_memsync[4]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
WARN  (DI0003) : Latch inferred for net 'ns_memsync[3]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
WARN  (DI0003) : Latch inferred for net 'ns_memsync[2]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
WARN  (DI0003) : Latch inferred for net 'ns_memsync[1]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
WARN  (DI0003) : Latch inferred for net 'ns_memsync[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
WARN  (DI0003) : Latch inferred for net 'flag_d[1]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
WARN  (DI0003) : Latch inferred for net 'flag_d[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/c/apps/gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1304)
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "/home/c/w/tang-nano-9k--riscv--cache-psram/src/ip/psram_memory_interface_hs/temp/PSRAM_HS/psram_memory_interface_hs.vg" completed
Generate template file "/home/c/w/tang-nano-9k--riscv--cache-psram/src/ip/psram_memory_interface_hs/temp/PSRAM_HS/psram_memory_interface_hs_tmp.v" completed
[100%] Generate report file "/home/c/w/tang-nano-9k--riscv--cache-psram/src/ip/psram_memory_interface_hs/temp/PSRAM_HS/psram_memory_interface_hs_syn.rpt.html" completed
GowinSynthesis finish
