============================================================
   Tang Dynasty, V4.6.14314
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.6.2/bin/td.exe
   Built at =   11:20:06 Sep 19 2019
   Run by =     NiceFamily
   Run Date =   Thu Nov  7 08:09:30 2019

   Run on =     NICEFAMILY-PC
============================================================
RUN-1002 : start command "open_project mc8051_top.al"
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_p.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_core_.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_core_struc.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_core_struc_cfg.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_cy_.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_cy_rtl.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_cy_rtl_cfg.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_ovcy_.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_ovcy_rtl.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_ovcy_rtl_cfg.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/alucore_.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/alucore_rtl.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/alucore_rtl_cfg.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/alumux_.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/alumux_rtl.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/alumux_rtl_cfg.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/comb_divider_.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/comb_divider_rtl.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/comb_divider_rtl_cfg.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/comb_mltplr_.vhd'
HDL-1007 : Sorry, too many errors..
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core_.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core_.vhd(76)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core_struc.vhd
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core_struc.vhd(67)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy_.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy_.vhd(72)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy_rtl.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy_rtl_cfg.vhd
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy_rtl_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy_.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy_.vhd(72)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy_rtl.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy_rtl_cfg.vhd
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy_rtl_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core_struc_cfg.vhd
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core_struc_cfg.vhd(67)
HDL-1007 : analyze VHDL file ../vhdl/alucore_.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore_.vhd(73)
HDL-1007 : analyze VHDL file ../vhdl/alucore_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/alucore_rtl.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/alucore_rtl_cfg.vhd
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore_rtl_cfg.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/alumux_.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux_.vhd(74)
HDL-1007 : analyze VHDL file ../vhdl/alumux_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/alumux_rtl.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/alumux_rtl_cfg.vhd
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux_rtl_cfg.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider_.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider_.vhd(72)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider_rtl.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider_rtl_cfg.vhd
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider_rtl_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr_.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr_.vhd(72)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr_rtl.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr_rtl_cfg.vhd
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr_rtl_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm_.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm_.vhd(74)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm_rtl.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm_rtl_cfg.vhd
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm_rtl_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/control_mem_.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem_.vhd(75)
HDL-1007 : analyze VHDL file ../vhdl/control_mem_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem_rtl.vhd(68)
HDL-1007 : analyze VHDL file ../vhdl/control_mem_rtl_cfg.vhd
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem_rtl_cfg.vhd(68)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust_.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust_.vhd(72)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust_rtl.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust_rtl_cfg.vhd
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust_rtl_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu_.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu_.vhd(75)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu_struc.vhd
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu_struc.vhd(67)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu_struc_cfg.vhd
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu_struc_cfg.vhd(67)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control_.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control_.vhd(74)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control_struc.vhd
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control_struc.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control_struc_cfg.vhd
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control_struc_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core_.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core_.vhd(75)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core_struc.vhd
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core_struc.vhd(67)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu_.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu_.vhd(71)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu_rtl.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu_rtl_cfg.vhd
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu_rtl_cfg.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr_.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr_.vhd(71)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr_rtl.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr_rtl_cfg.vhd
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr_rtl_cfg.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core_struc_cfg.vhd
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core_struc_cfg.vhd(67)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top_.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top_.vhd(74)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top_struc.vhd
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top_struc.vhd(66)
HDL-1007 : analyze VHDL file mc8051_rom.vhd
HDL-1007 : analyze entity mc8051_rom in mc8051_rom.vhd(13)
HDL-1007 : analyze architecture sim in mc8051_rom.vhd(20)
HDL-1007 : analyze configuration mc8051_rom_sim_cfg in mc8051_rom.vhd(927)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top_struc_cfg.vhd
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top_struc_cfg.vhd(66)
HDL-1007 : analyze verilog file al_ip/mc8051_ramx_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_ram_td.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_p.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_core_.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_core_struc.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_core_struc_cfg.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_cy_.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_cy_rtl.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_cy_rtl_cfg.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_ovcy_.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_ovcy_rtl.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_ovcy_rtl_cfg.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/alucore_.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/alucore_rtl.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/alucore_rtl_cfg.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/alumux_.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/alumux_rtl.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/alumux_rtl_cfg.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/comb_divider_.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/comb_divider_rtl.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/comb_divider_rtl_cfg.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/comb_mltplr_.vhd'
HDL-1007 : Sorry, too many errors..
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core_.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core_.vhd(76)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core_struc.vhd
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core_struc.vhd(67)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy_.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy_.vhd(72)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy_rtl.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy_rtl_cfg.vhd
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy_rtl_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy_.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy_.vhd(72)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy_rtl.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy_rtl_cfg.vhd
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy_rtl_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core_struc_cfg.vhd
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core_struc_cfg.vhd(67)
HDL-1007 : analyze VHDL file ../vhdl/alucore_.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore_.vhd(73)
HDL-1007 : analyze VHDL file ../vhdl/alucore_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/alucore_rtl.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/alucore_rtl_cfg.vhd
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore_rtl_cfg.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/alumux_.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux_.vhd(74)
HDL-1007 : analyze VHDL file ../vhdl/alumux_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/alumux_rtl.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/alumux_rtl_cfg.vhd
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux_rtl_cfg.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider_.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider_.vhd(72)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider_rtl.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider_rtl_cfg.vhd
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider_rtl_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr_.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr_.vhd(72)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr_rtl.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr_rtl_cfg.vhd
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr_rtl_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm_.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm_.vhd(74)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm_rtl.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm_rtl_cfg.vhd
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm_rtl_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/control_mem_.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem_.vhd(75)
HDL-1007 : analyze VHDL file ../vhdl/control_mem_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem_rtl.vhd(68)
HDL-1007 : analyze VHDL file ../vhdl/control_mem_rtl_cfg.vhd
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem_rtl_cfg.vhd(68)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust_.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust_.vhd(72)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust_rtl.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust_rtl_cfg.vhd
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust_rtl_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu_.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu_.vhd(75)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu_struc.vhd
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu_struc.vhd(67)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu_struc_cfg.vhd
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu_struc_cfg.vhd(67)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control_.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control_.vhd(74)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control_struc.vhd
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control_struc.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control_struc_cfg.vhd
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control_struc_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core_.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core_.vhd(75)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core_struc.vhd
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core_struc.vhd(67)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu_.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu_.vhd(71)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu_rtl.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu_rtl_cfg.vhd
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu_rtl_cfg.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr_.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr_.vhd(71)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr_rtl.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr_rtl_cfg.vhd
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr_rtl_cfg.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core_struc_cfg.vhd
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core_struc_cfg.vhd(67)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top_.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top_.vhd(74)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top_struc.vhd
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top_struc.vhd(66)
HDL-1007 : analyze VHDL file mc8051_rom.vhd
HDL-1007 : analyze entity mc8051_rom in mc8051_rom.vhd(13)
HDL-1007 : analyze architecture sim in mc8051_rom.vhd(20)
HDL-1007 : analyze configuration mc8051_rom_sim_cfg in mc8051_rom.vhd(927)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top_struc_cfg.vhd
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top_struc_cfg.vhd(66)
HDL-1007 : analyze verilog file al_ip/mc8051_ramx_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_ram_td.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(34)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top_.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core_.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control_.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm_.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm_rtl.vhd(2163)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem_.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem_rtl.vhd(695)
HDL-1007 : others clause is never selected in ../vhdl/control_mem_rtl.vhd(794)
HDL-1007 : others clause is never selected in ../vhdl/control_mem_rtl.vhd(800)
HDL-1007 : others clause is never selected in ../vhdl/control_mem_rtl.vhd(1112)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu_.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux_.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore_.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core_.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy_.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy_.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr_.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider_.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust_.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu_.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu_rtl.vhd(789)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu_rtl.vhd(1188)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr_.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr_rtl.vhd(510)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr_rtl.vhd(753)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : elaborate mc8051_rom(sim) in mc8051_rom.vhd(13)
HDL-1007 : extracting RAM for identifier 'PROGRAM' in mc8051_rom.vhd(22)
HDL-5007 WARNING: net 'PROGRAM' does not have a driver in mc8051_rom.vhd(22)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(34)
HDL-5007 WARNING: input port 'p0_i[7]' remains unconnected for this instance in MC8051OnBoard.v(8)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 3 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  2.122096s wall, 2.121614s user + 0.000000s system = 2.121614s CPU (100.0%)

RUN-1004 : used memory is 180 MB, reserved memory is 148 MB, peak memory is 226 MB
RUN-6008 WARNING: Read Back Verilog Fail!! Schematic can not Work
GUI-5001 WARNING: Found no ADC files
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-1012 : SanityCheck: Model "mc8051_top"
SYN-1012 : SanityCheck: Model "mc8051_core"
SYN-1012 : SanityCheck: Model "mc8051_siu"
SYN-1012 : SanityCheck: Model "mc8051_tmrctr"
SYN-1012 : SanityCheck: Model "mc8051_alu"
SYN-1012 : SanityCheck: Model "dcml_adjust(dwidth=8)"
SYN-1012 : SanityCheck: Model "comb_divider"
SYN-1012 : SanityCheck: Model "comb_mltplr"
SYN-1012 : SanityCheck: Model "addsub_core(dwidth=8)"
SYN-1012 : SanityCheck: Model "addsub_cy"
SYN-1012 : SanityCheck: Model "addsub_ovcy"
SYN-1012 : SanityCheck: Model "alucore"
SYN-1012 : SanityCheck: Model "alumux"
SYN-1012 : SanityCheck: Model "mc8051_control"
SYN-1012 : SanityCheck: Model "control_fsm"
SYN-1012 : SanityCheck: Model "control_mem"
SYN-1012 : SanityCheck: Model "mc8051_ram"
SYN-1012 : SanityCheck: Model "mc8051_ramx"
SYN-1012 : SanityCheck: Model "mc8051_rom"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p0_i[7]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p0_i[6]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p0_i[5]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p0_i[4]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p0_i[3]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p0_i[2]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p0_i[1]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p0_i[0]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p1_i[7]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p1_i[6]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p1_i[5]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p1_i[4]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p1_i[3]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p1_i[2]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p1_i[1]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p1_i[0]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p2_i[7]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p2_i[6]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p2_i[5]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p2_i[4]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p2_i[3]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p2_i[2]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p2_i[1]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p2_i[0]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p3_i[7]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p3_i[6]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p3_i[5]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p3_i[4]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p3_i[3]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p3_i[2]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p3_i[1]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p3_i[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 592 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 866 instances.
SYN-1016 : Merged 23 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_mem0)
	 port mode: single port
	 port a size: 128 x 8	 write mode: READBEFOREWRITE
	 port b size: 128 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_ramx_mem0)
	 port mode: single port
	 port a size: 8192 x 8	 write mode: READBEFOREWRITE
	 port b size: 8192 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1011 : Flatten model MC8051OnBoard
SYN-1011 : Flatten model mc8051_top
SYN-1011 : Flatten model mc8051_core
SYN-1011 : Flatten model mc8051_siu
SYN-1011 : Flatten model mc8051_tmrctr
SYN-1011 : Flatten model mc8051_alu
SYN-1011 : Flatten model dcml_adjust(dwidth=8)
SYN-1011 : Flatten model comb_divider
SYN-1011 : Flatten model comb_mltplr
SYN-1011 : Flatten model addsub_core(dwidth=8)
SYN-1011 : Flatten model addsub_cy
SYN-1011 : Flatten model addsub_ovcy
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model alucore
SYN-1011 : Flatten model alumux
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model mc8051_control
SYN-1011 : Flatten model control_fsm
SYN-1011 : Flatten model control_mem
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model mc8051_ram
SYN-1011 : Flatten model mc8051_ramx
SYN-1011 : Flatten model mc8051_rom
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 43 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6221/593 useful/useless nets, 5954/533 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b0
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b1
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 45 mux instances.
SYN-1021 : Optimized 128 onehot mux instances.
SYN-1020 : Optimized 1568 distributor mux.
SYN-1016 : Merged 3227 instances.
SYN-1015 : Optimize round 1, 6065 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5734/111 useful/useless nets, 5491/2417 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff0_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff0_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff2_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff2_reg
SYN-1019 : Optimized 7 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 7 instances.
SYN-1015 : Optimize round 2, 2497 better
SYN-1014 : Optimize round 3
SYN-1032 : 5678/41 useful/useless nets, 5435/42 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 3, 89 better
SYN-1014 : Optimize round 4
SYN-1032 : 5674/0 useful/useless nets, 5431/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.699975s wall, 2.574016s user + 0.078001s system = 2.652017s CPU (98.2%)

RUN-1004 : used memory is 286 MB, reserved memory is 253 MB, peak memory is 290 MB
RUN-1002 : start command "report_area -file mc8051_top_rtl.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                     3
  #input                2
  #output               1
  #inout                0

Gate Statistics
#Basic gates         3867
  #and               1701
  #nand                 0
  #or                 360
  #nor                  0
  #xor                 15
  #xnor                 0
  #buf                  0
  #not                361
  #bufif1               0
  #MX21               950
  #FADD                 0
  #DFF                480
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ             250
#MACRO_MULT             2
#MACRO_MUX           1258

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |MC8051OnBoard |3387   |480    |303    |
+------------------------------------------------+

RUN-1002 : start command "export_db mc8051_top_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_rtl.db" in  2.599581s wall, 1.591210s user + 0.156001s system = 1.747211s CPU (67.2%)

RUN-1004 : used memory is 331 MB, reserved memory is 298 MB, peak memory is 331 MB
RUN-1002 : start command "optimize_gate -packarea mc8051_top_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 3 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ram/ram_ram_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ramx/ram_ramx_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_rom/ram_PROGRAM0"
SYN-2541 : Reading BRAM "u8051_inst/i_mc8051_rom/ram_PROGRAM0" init file "I:/Version1_6\td_proj\"00000010","00000001","11001010","00000010","00000011","01100100","01110101","10011000","01010000","01000011","10001001","00100000","01000011","10000111","10000000","01110101","10001101","11110100","01000011","10101000","10010000","11010010","10001110","00100010","11101111","00011111","10101100","00000110","01110000","00000001","00011110","01001100","01110000","11110110","00100010","00000010","00000010","01010110","10111011","00000001","00001100","11100101","10000010","00101001","11110101","10000010","11100101","10000011","00111010","11110101","10000011","11100000","00100010","01010000","00000110","11101001","00100101","10000010","11111000","11100110","00100010","10111011","11111110","00000110","11101001","00100101","10000010","11111000","11100010","00100010","11100101","10000010","00101001","11110101","10000010","11100101","10000011","00111010","11110101","10000011","11100100","10010011","00100010","11000010","11010101","11101100","00110000","11100111","00001001","10110010","11010101","11100100","11000011","10011101","11111101","11100100","10011100","11111100","11101110","00110000","11100111","00010101","10110010","11010101","11100100","11000011","10011111","11111111","11100100","10011110","11111110","00010010","00000000","10110110","11000011","11100100","10011101","11111101","11100100","10011100","11111100","10000000","00000011","00010010","00000000","10110110","00110000","11010101","00000111","11000011","11100100","10011111","11111111","11100100","10011110","11111110","00100010","11010000","10000011","11010000","10000010","11111000","11100100","10010011","01110000","00010010","01110100","00000001","10010011","01110000","00001101","10100011","10100011","10010011","11111000","01110100","00000001","10010011","11110101","10000010","10001000","10000011","11100100","01110011","01110100","00000010","10010011","10110101","11110000","00000110","01110100","00000011","10010011","01101000","01100000","11101001","10100011","10100011","10100011","10100011","10000000","11011000","10111100","00000000","00001011","10111110","00000000","00101001","11101111","10001101","11110000","10000100","11111111","10101101","11110000","00100010","11100100","11001100","11111000","01110101","11110000","00001000","11101111","00101111","11111111","11101110","00110011","11111110","11101100","00110011","11111100","11101110","10011101","11101100","10011000","01000000","00000101","11111100","11101110","10011101","11111110","00001111","11010101","11110000","11101001","11100100","11001110","11111101","00100010","11101101","11111000","11110101","11110000","11101110","10000100","00100000","11010010","00011100","11111110","10101101","11110000","01110101","11110000","00001000","11101111","00101111","11111111","11101101","00110011","11111101","01000000","00000111","10011000","01010000","00000110","11010101","11110000","11110010","00100010","11000011","10011000","11111101","00001111","11010101","11110000","11101010","00100010","10000101","10100000","10100000","11100100","10010000","00000000","00000001","11110000","10100011","11110000","10010000","00000000","00000001","11100000","11111010","10100011","11100000","11111011","01111100","00000000","01111101","01011111","11111111","10101110","00000010","00010010","00000000","01010011","11101101","00100100","00100000","11111111","01110100","00000011","00101011","11110101","10000010","01110100","00000000","00111010","11110101","10000011","11101111","11110000","10010000","00000000","00000010","11100000","00000100","11110000","01110000","00000110","10010000","00000000","00000001","11100000","00000100","11110000","10010000","00000000","00000001","11100000","10110100","00000011","11001001","10100011","11100000","10110100","11101000","11000100","01111111","10000000","01111110","00100101","00010010","00000010","11000000","00010010","00000011","01101100","01111111","11011100","01111110","11111111","00010010","00000000","00011000","01111011","11111111","01111010","00000011","01111001","01110011","01111101","00001000","01111100","00000000","00010010","00000011","00011111","11100100","10010000","00000000","00000001","11110000","10100011","11110000","10010000","00000000","00000001","11100000","11111110","10100011","11100000","11111111","11000011","10010100","11101000","11101110","01100100","10000000","10010100","10000011","01010000","00101110","01110100","00000011","00101111","11110101","10000010","01110100","00000000","00111110","11110101","10000011","11100000","11111001","01111010","00000000","01111011","00000000","01111101","00000001","01111100","00000000","00010010","00000011","00011111","01111111","10101100","01111110","10001010","00010010","00000000","00011000","10010000","00000000","00000010","11100000","00000100","11110000","01110000","11001000","10010000","00000000","00000001","11100000","00000100","11110000","10000000","11000000","00110000","00000000","10100010","11000010","00000000","01111011","00000001","01111010","00000011","01111001","11110000","01111101","00000100","01111100","00000000","00010010","00000011","00011111","10000000","10010001","01111000","01111111","11100100","11110110","11011000","11111101","01110101","10000001","00100000","00000010","00000010","00010001","00000010","00000001","00001011","11100100","10010011","10100011","11111000","11100100","10010011","10100011","01000000","00000011","11110110","10000000","00000001","11110010","00001000","11011111","11110100","10000000","00101001","11100100","10010011","10100011","11111000","01010100","00000111","00100100","00001100","11001000","11000011","00110011","11000100","01010100","00001111","01000100","00100000","11001000","10000011","01000000","00000100","11110100","01010110","10000000","00000001","01000110","11110110","11011111","11100100","10000000","00001011","00000001","00000010","00000100","00001000","00010000","00100000","01000000","10000000","10010000","00000011","01111010","11100100","01111110","00000001","10010011","01100000","10111100","10100011","11111111","01010100","00111111","00110000","11100101","00001001","01010100","00011111","11111110","11100100","10010011","10100011","01100000","00000001","00001110","11001111","01010100","11000000","00100101","11100000","01100000","10101000","01000000","10111000","11100100","10010011","10100011","11111010","11100100","10010011","10100011","11111000","11100100","10010011","10100011","11001000","11000101","10000010","11001000","11001010","11000101","10000011","11001010","11110000","10100011","11001000","11000101","10000010","11001000","11001010","11000101","10000011","11001010","11011111","11101001","11011110","11100111","10000000","10111110","11000000","11100000","11000000","10000011","11000000","10000010","11000000","11010000","01110101","11010000","00011000","00110000","10011000","01010011","11000010","10011000","10010000","00000000","00000000","11100101","10011001","11110000","11100000","11111111","11010011","10010100","01111111","01000000","00011010","10010000","00000011","11110101","11100100","11110000","11100000","00100100","11110000","11110101","10000010","11100100","00110100","00000011","11110101","10000011","11101111","11110000","11101111","00100100","10000000","10010000","00000011","11110100","11110000","10000000","00101010","10010000","00000011","11110101","11100000","00000100","11110000","10010000","00000000","00000000","11100000","11111111","10010000","00000011","11110101","11100000","11111110","00100100","11110000","11110101","10000010","11100100","00110100","00000011","11110101","10000011","11101111","11110000","10010000","00000011","11110100","11100000","01101111","11110000","11101110","10110100","00000011","00000101","11100000","01110000","00000010","11010010","00000000","11010000","11010000","11010000","10000010","11010000","10000011","11010000","11100000","00110010","11010010","10101111","11010010","10101100","01110101","10011000","01010000","01110101","10001001","00100000","01110101","10001000","01100000","01010011","10000111","01111111","11101111","10001110","11110000","00010010","00000000","10001001","00000010","11110010","00000100","10110000","00000010","11111001","00001001","01100000","00000011","00000000","00010010","11000000","00000011","00000111","00100101","10000000","00000011","00001001","01001011","00000000","00000011","00001110","10010110","00000000","00000000","00000000","00000011","00000111","01110101","10001011","11101000","01110101","10001101","11101000","00100010","01110101","10001011","11110100","01110101","10001101","11110100","00100010","01110101","10001011","11111010","01110101","10001101","11111010","00100010","10000000","00001111","01000011","10000111","10000000","10000000","00001010","01000011","10000111","10000000","01110101","10001011","11111110","01110101","10001101","11111110","00100010","01110101","10001011","11111101","01110101","10001101","11111101","00100010","10010000","00000011","11101011","11101011","11110000","10100011","11101010","11110000","10100011","11101001","11110000","10100011","11101100","11110000","10100011","11101101","11110000","11100100","11111101","11111100","10010000","00000011","11101011","11100000","11111011","10100011","11100000","11111010","10100011","11100000","11111001","10001101","10000010","10001100","10000011","00010010","00000000","00100110","11111111","00010010","00000011","01011100","00001101","10111101","00000000","00000001","00001100","11010011","10010000","00000011","11101111","11100000","10011101","10010000","00000011","11101110","11100000","10011100","01010000","11011000","00100010","10001111","10011001","00110000","10011001","11111101","11000010","10011001","00100010","11000010","10101111","10000101","10100000","10100000","11010010","10101111","00110010","11010010","10101000","11010010","10001000","11010010","10101111","00100010","01101000","01100101","01101100","01101100","01101111","00001010","00000000","11000001","00000000","00000000","00000000","00000000")"
SYN-8441 ERROR: Unable to open "I:/Version1_6\td_proj\"00000010","00000001","11001010","00000010","00000011","01100100","01110101","10011000","01010000","01000011","10001001","00100000","01000011","10000111","10000000","01110101","10001101","11110100","01000011","10101000","10010000","11010010","10001110","00100010","11101111","00011111","10101100","00000110","01110000","00000001","00011110","01001100","01110000","11110110","00100010","00000010","00000010","01010110","10111011","00000001","00001100","11100101","10000010","00101001","11110101","10000010","11100101","10000011","00111010","11110101","10000011","11100000","00100010","01010000","00000110","11101001","00100101","10000010","11111000","11100110","00100010","10111011","11111110","00000110","11101001","00100101","10000010","11111000","11100010","00100010","11100101","10000010","00101001","11110101","10000010","11100101","10000011","00111010","11110101","10000011","11100100","10010011","00100010","11000010","11010101","11101100","00110000","11100111","00001001","10110010","11010101","11100100","11000011","10011101","11111101","11100100","10011100","11111100","11101110","00110000","11100111","00010101","10110010","11010101","11100100","11000011","10011111","11111111","11100100","10011110","11111110","00010010","00000000","10110110","11000011","11100100","10011101","11111101","11100100","10011100","11111100","10000000","00000011","00010010","00000000","10110110","00110000","11010101","00000111","11000011","11100100","10011111","11111111","11100100","10011110","11111110","00100010","11010000","10000011","11010000","10000010","11111000","11100100","10010011","01110000","00010010","01110100","00000001","10010011","01110000","00001101","10100011","10100011","10010011","11111000","01110100","00000001","10010011","11110101","10000010","10001000","10000011","11100100","01110011","01110100","00000010","10010011","10110101","11110000","00000110","01110100","00000011","10010011","01101000","01100000","11101001","10100011","10100011","10100011","10100011","10000000","11011000","10111100","00000000","00001011","10111110","00000000","00101001","11101111","10001101","11110000","10000100","11111111","10101101","11110000","00100010","11100100","11001100","11111000","01110101","11110000","00001000","11101111","00101111","11111111","11101110","00110011","11111110","11101100","00110011","11111100","11101110","10011101","11101100","10011000","01000000","00000101","11111100","11101110","10011101","11111110","00001111","11010101","11110000","11101001","11100100","11001110","11111101","00100010","11101101","11111000","11110101","11110000","11101110","10000100","00100000","11010010","00011100","11111110","10101101","11110000","01110101","11110000","00001000","11101111","00101111","11111111","11101101","00110011","11111101","01000000","00000111","10011000","01010000","00000110","11010101","11110000","11110010","00100010","11000011","10011000","11111101","00001111","11010101","11110000","11101010","00100010","10000101","10100000","10100000","11100100","10010000","00000000","00000001","11110000","10100011","11110000","10010000","00000000","00000001","11100000","11111010","10100011","11100000","11111011","01111100","00000000","01111101","01011111","11111111","10101110","00000010","00010010","00000000","01010011","11101101","00100100","00100000","11111111","01110100","00000011","00101011","11110101","10000010","01110100","00000000","00111010","11110101","10000011","11101111","11110000","10010000","00000000","00000010","11100000","00000100","11110000","01110000","00000110","10010000","00000000","00000001","11100000","00000100","11110000","10010000","00000000","00000001","11100000","10110100","00000011","11001001","10100011","11100000","10110100","11101000","11000100","01111111","10000000","01111110","00100101","00010010","00000010","11000000","00010010","00000011","01101100","01111111","11011100","01111110","11111111","00010010","00000000","00011000","01111011","11111111","01111010","00000011","01111001","01110011","01111101","00001000","01111100","00000000","00010010","00000011","00011111","11100100","10010000","00000000","00000001","11110000","10100011","11110000","10010000","00000000","00000001","11100000","11111110","10100011","11100000","11111111","11000011","10010100","11101000","11101110","01100100","10000000","10010100","10000011","01010000","00101110","01110100","00000011","00101111","11110101","10000010","01110100","00000000","00111110","11110101","10000011","11100000","11111001","01111010","00000000","01111011","00000000","01111101","00000001","01111100","00000000","00010010","00000011","00011111","01111111","10101100","01111110","10001010","00010010","00000000","00011000","10010000","00000000","00000010","11100000","00000100","11110000","01110000","11001000","10010000","00000000","00000001","11100000","00000100","11110000","10000000","11000000","00110000","00000000","10100010","11000010","00000000","01111011","00000001","01111010","00000011","01111001","11110000","01111101","00000100","01111100","00000000","00010010","00000011","00011111","10000000","10010001","01111000","01111111","11100100","11110110","11011000","11111101","01110101","10000001","00100000","00000010","00000010","00010001","00000010","00000001","00001011","11100100","10010011","10100011","11111000","11100100","10010011","10100011","01000000","00000011","11110110","10000000","00000001","11110010","00001000","11011111","11110100","10000000","00101001","11100100","10010011","10100011","11111000","01010100","00000111","00100100","00001100","11001000","11000011","00110011","11000100","01010100","00001111","01000100","00100000","11001000","10000011","01000000","00000100","11110100","01010110","10000000","00000001","01000110","11110110","11011111","11100100","10000000","00001011","00000001","00000010","00000100","00001000","00010000","00100000","01000000","10000000","10010000","00000011","01111010","11100100","01111110","00000001","10010011","01100000","10111100","10100011","11111111","01010100","00111111","00110000","11100101","00001001","01010100","00011111","11111110","11100100","10010011","10100011","01100000","00000001","00001110","11001111","01010100","11000000","00100101","11100000","01100000","10101000","01000000","10111000","11100100","10010011","10100011","11111010","11100100","10010011","10100011","11111000","11100100","10010011","10100011","11001000","11000101","10000010","11001000","11001010","11000101","10000011","11001010","11110000","10100011","11001000","11000101","10000010","11001000","11001010","11000101","10000011","11001010","11011111","11101001","11011110","11100111","10000000","10111110","11000000","11100000","11000000","10000011","11000000","10000010","11000000","11010000","01110101","11010000","00011000","00110000","10011000","01010011","11000010","10011000","10010000","00000000","00000000","11100101","10011001","11110000","11100000","11111111","11010011","10010100","01111111","01000000","00011010","10010000","00000011","11110101","11100100","11110000","11100000","00100100","11110000","11110101","10000010","11100100","00110100","00000011","11110101","10000011","11101111","11110000","11101111","00100100","10000000","10010000","00000011","11110100","11110000","10000000","00101010","10010000","00000011","11110101","11100000","00000100","11110000","10010000","00000000","00000000","11100000","11111111","10010000","00000011","11110101","11100000","11111110","00100100","11110000","11110101","10000010","11100100","00110100","00000011","11110101","10000011","11101111","11110000","10010000","00000011","11110100","11100000","01101111","11110000","11101110","10110100","00000011","00000101","11100000","01110000","00000010","11010010","00000000","11010000","11010000","11010000","10000010","11010000","10000011","11010000","11100000","00110010","11010010","10101111","11010010","10101100","01110101","10011000","01010000","01110101","10001001","00100000","01110101","10001000","01100000","01010011","10000111","01111111","11101111","10001110","11110000","00010010","00000000","10001001","00000010","11110010","00000100","10110000","00000010","11111001","00001001","01100000","00000011","00000000","00010010","11000000","00000011","00000111","00100101","10000000","00000011","00001001","01001011","00000000","00000011","00001110","10010110","00000000","00000000","00000000","00000011","00000111","01110101","10001011","11101000","01110101","10001101","11101000","00100010","01110101","10001011","11110100","01110101","10001101","11110100","00100010","01110101","10001011","11111010","01110101","10001101","11111010","00100010","10000000","00001111","01000011","10000111","10000000","10000000","00001010","01000011","10000111","10000000","01110101","10001011","11111110","01110101","10001101","11111110","00100010","01110101","10001011","11111101","01110101","10001101","11111101","00100010","10010000","00000011","11101011","11101011","11110000","10100011","11101010","11110000","10100011","11101001","11110000","10100011","11101100","11110000","10100011","11101101","11110000","11100100","11111101","11111100","10010000","00000011","11101011","11100000","11111011","10100011","11100000","11111010","10100011","11100000","11111001","10001101","10000010","10001100","10000011","00010010","00000000","00100110","11111111","00010010","00000011","01011100","00001101","10111101","00000000","00000001","00001100","11010011","10010000","00000011","11101111","11100000","10011101","10010000","00000011","11101110","11100000","10011100","01010000","11011000","00100010","10001111","10011001","00110000","10011001","11111101","11000010","10011001","00100010","11000010","10101111","10000101","10100000","10100000","11010010","10101111","00110010","11010010","10101000","11010010","10001000","11010010","10101111","00100010","01101000","01100101","01101100","01101100","01101111","00001010","00000000","11000001","00000000","00000000","00000000","00000000")"
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5683/0 useful/useless nets, 5448/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7836/0 useful/useless nets, 7601/0 useful/useless insts
SYN-1016 : Merged 1584 instances.
SYN-2501 : Optimize round 1, 3307 better
SYN-2501 : Optimize round 2
SYN-1032 : 6252/0 useful/useless nets, 6017/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 63 instances into 2 LUTs, name keeping = 50%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-1032 : 18560/9 useful/useless nets, 18325/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance u8051_inst/i_mc8051_core/i_mc8051_control/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 4083 (3.35), #lev = 41 (30.92)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   3.94 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 17417 instances into 3958 LUTs, name keeping = 21%.
SYN-1001 : Packing model "MC8051OnBoard" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 5058/5 useful/useless nets, 4826/5 useful/useless insts
SYN-1015 : Optimize round 1, 10 better
SYN-1014 : Optimize round 2
SYN-1032 : 5058/0 useful/useless nets, 4826/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 479 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 203 adder to BLE ...
SYN-4008 : Packed 203 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3954 LUT to BLE ...
SYN-4008 : Packed 3954 LUT and 458 SEQ to BLE.
SYN-4003 : Packing 21 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (21 nodes)...
SYN-4004 : #1: Packed 19 SEQ (23 nodes)...
SYN-4005 : Packed 19 SEQ with LUT/SLICE
SYN-4006 : 3477 single LUT's are left
SYN-4006 : 2 single SEQ's are left
SYN-4011 : Packing model "MC8051OnBoard" (AL_USER_NORMAL) with 3956/4133 primitive instances ...
RUN-1002 : start command "report_area -file mc8051_top_gate.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                     3
  #input                2
  #output               1
  #inout                0

Utilization Statistics
#lut                 4272   out of  19600   21.80%
#reg                  479   out of  19600    2.44%
#le                  4274
  #lut only          3795   out of   4274   88.79%
  #reg only             2   out of   4274    0.05%
  #lut&reg            477   out of   4274   11.16%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    3   out of    188    1.60%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module        |le    |lut   |seq   |
+---------------------------------------------+
|top      |MC8051OnBoard |4274  |4272  |479   |
+---------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea mc8051_top_gate.area" in  15.938926s wall, 16.068103s user + 0.062400s system = 16.130503s CPU (101.2%)

RUN-1004 : used memory is 385 MB, reserved memory is 349 MB, peak memory is 388 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model MC8051OnBoard
RUN-1002 : start command "export_db mc8051_top_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_gate.db" in  3.680495s wall, 2.293215s user + 0.202801s system = 2.496016s CPU (67.8%)

RUN-1004 : used memory is 436 MB, reserved memory is 401 MB, peak memory is 439 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4024 : Net "sysclk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net sysclk_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2155 instances
RUN-1001 : 1069 mslices, 1068 lslices, 3 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4414 nets
RUN-1001 : 2898 nets have 2 pins
RUN-1001 : 764 nets have [3 - 5] pins
RUN-1001 : 507 nets have [6 - 10] pins
RUN-1001 : 150 nets have [11 - 20] pins
RUN-1001 : 88 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2153 instances, 2137 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 19223, tnet num: 4412, tinst num: 2153, tnode num: 20657, tedge num: 30754.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 137 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.160388s wall, 1.154407s user + 0.000000s system = 1.154407s CPU (99.5%)

RUN-1004 : used memory is 450 MB, reserved memory is 415 MB, peak memory is 450 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4412 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 936 clock pins, and constraint 1434 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.341639s wall, 1.341609s user + 0.000000s system = 1.341609s CPU (100.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.33873e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 21%, beta_incr = 0.869163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.02481e+06, overlap = 24.75
PHY-3002 : Step(2): len = 846281, overlap = 27
PHY-3002 : Step(3): len = 762853, overlap = 33.75
PHY-3002 : Step(4): len = 688293, overlap = 41.75
PHY-3002 : Step(5): len = 623102, overlap = 53.5
PHY-3002 : Step(6): len = 583254, overlap = 66.5
PHY-3002 : Step(7): len = 538779, overlap = 85.5
PHY-3002 : Step(8): len = 498120, overlap = 101
PHY-3002 : Step(9): len = 465187, overlap = 114.75
PHY-3002 : Step(10): len = 433677, overlap = 132
PHY-3002 : Step(11): len = 400825, overlap = 149.75
PHY-3002 : Step(12): len = 373346, overlap = 165.5
PHY-3002 : Step(13): len = 341328, overlap = 176.75
PHY-3002 : Step(14): len = 317301, overlap = 186.75
PHY-3002 : Step(15): len = 293852, overlap = 199.25
PHY-3002 : Step(16): len = 263686, overlap = 221.25
PHY-3002 : Step(17): len = 238914, overlap = 236.5
PHY-3002 : Step(18): len = 224352, overlap = 249.75
PHY-3002 : Step(19): len = 196498, overlap = 276.25
PHY-3002 : Step(20): len = 169659, overlap = 303.5
PHY-3002 : Step(21): len = 157813, overlap = 307.25
PHY-3002 : Step(22): len = 142152, overlap = 320.25
PHY-3002 : Step(23): len = 108453, overlap = 343.25
PHY-3002 : Step(24): len = 98343.9, overlap = 352.5
PHY-3002 : Step(25): len = 93030.2, overlap = 357.5
PHY-3002 : Step(26): len = 64796.3, overlap = 392.25
PHY-3002 : Step(27): len = 62352.7, overlap = 394.25
PHY-3002 : Step(28): len = 59531.1, overlap = 396.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.49759e-06
PHY-3002 : Step(29): len = 58551.8, overlap = 395.25
PHY-3002 : Step(30): len = 57916.5, overlap = 394.75
PHY-3002 : Step(31): len = 58271.7, overlap = 390
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.84551e-06
PHY-3002 : Step(32): len = 58031.5, overlap = 391
PHY-3002 : Step(33): len = 71352.9, overlap = 377.75
PHY-3002 : Step(34): len = 87729.8, overlap = 352.25
PHY-3002 : Step(35): len = 86581.6, overlap = 347.5
PHY-3002 : Step(36): len = 85981.5, overlap = 345
PHY-3002 : Step(37): len = 89496.4, overlap = 334.75
PHY-3002 : Step(38): len = 93499.3, overlap = 319.25
PHY-3002 : Step(39): len = 93387.1, overlap = 313.5
PHY-3002 : Step(40): len = 94266.9, overlap = 296
PHY-3002 : Step(41): len = 94843.9, overlap = 287.75
PHY-3002 : Step(42): len = 94516.8, overlap = 280.5
PHY-3002 : Step(43): len = 94956.3, overlap = 266.25
PHY-3002 : Step(44): len = 97277.2, overlap = 251
PHY-3002 : Step(45): len = 94483.9, overlap = 250
PHY-3002 : Step(46): len = 94159.4, overlap = 249.5
PHY-3002 : Step(47): len = 93497.1, overlap = 248.5
PHY-3002 : Step(48): len = 91996.5, overlap = 250.5
PHY-3002 : Step(49): len = 90991.1, overlap = 253.75
PHY-3002 : Step(50): len = 89258.7, overlap = 251
PHY-3002 : Step(51): len = 88420.4, overlap = 247.5
PHY-3002 : Step(52): len = 87871.6, overlap = 252.25
PHY-3002 : Step(53): len = 85687.3, overlap = 262
PHY-3002 : Step(54): len = 84574.8, overlap = 265.5
PHY-3002 : Step(55): len = 83718, overlap = 265.75
PHY-3002 : Step(56): len = 82906.2, overlap = 268.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.69103e-06
PHY-3002 : Step(57): len = 83595.6, overlap = 265.75
PHY-3002 : Step(58): len = 86100.4, overlap = 260.25
PHY-3002 : Step(59): len = 90771.9, overlap = 252
PHY-3002 : Step(60): len = 91080.2, overlap = 248
PHY-3002 : Step(61): len = 91379.3, overlap = 241.75
PHY-3002 : Step(62): len = 92082.9, overlap = 239
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.13821e-05
PHY-3002 : Step(63): len = 93534.3, overlap = 230.75
PHY-3002 : Step(64): len = 98073.7, overlap = 218
PHY-3002 : Step(65): len = 99385.5, overlap = 208.25
PHY-3002 : Step(66): len = 100607, overlap = 197
PHY-3002 : Step(67): len = 102641, overlap = 192.25
PHY-3002 : Step(68): len = 103457, overlap = 185
PHY-3002 : Step(69): len = 104809, overlap = 177
PHY-3002 : Step(70): len = 105171, overlap = 170
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.18334e-05
PHY-3002 : Step(71): len = 108201, overlap = 161.75
PHY-3002 : Step(72): len = 115456, overlap = 151.5
PHY-3002 : Step(73): len = 114986, overlap = 150.75
PHY-3002 : Step(74): len = 115173, overlap = 146
PHY-3002 : Step(75): len = 115903, overlap = 143
PHY-3002 : Step(76): len = 117232, overlap = 146.25
PHY-3002 : Step(77): len = 118972, overlap = 148
PHY-3002 : Step(78): len = 118505, overlap = 149.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.36668e-05
PHY-3002 : Step(79): len = 120734, overlap = 148
PHY-3002 : Step(80): len = 123334, overlap = 139.5
PHY-3002 : Step(81): len = 123047, overlap = 141.5
PHY-3002 : Step(82): len = 123316, overlap = 139.75
PHY-3002 : Step(83): len = 123923, overlap = 139.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 8.18645e-05
PHY-3002 : Step(84): len = 125422, overlap = 130.5
PHY-3002 : Step(85): len = 130138, overlap = 122.5
PHY-3002 : Step(86): len = 130507, overlap = 115.25
PHY-3002 : Step(87): len = 131509, overlap = 118.25
PHY-3002 : Step(88): len = 132268, overlap = 111.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006964s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.869163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.31806e-06
PHY-3002 : Step(89): len = 131997, overlap = 159.5
PHY-3002 : Step(90): len = 127426, overlap = 169.25
PHY-3002 : Step(91): len = 122580, overlap = 176.5
PHY-3002 : Step(92): len = 120888, overlap = 178.5
PHY-3002 : Step(93): len = 117895, overlap = 185.25
PHY-3002 : Step(94): len = 114034, overlap = 199.25
PHY-3002 : Step(95): len = 111217, overlap = 204.5
PHY-3002 : Step(96): len = 107826, overlap = 207.5
PHY-3002 : Step(97): len = 104429, overlap = 221
PHY-3002 : Step(98): len = 102278, overlap = 225.5
PHY-3002 : Step(99): len = 100831, overlap = 233
PHY-3002 : Step(100): len = 99647.8, overlap = 235.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.63611e-06
PHY-3002 : Step(101): len = 100042, overlap = 235
PHY-3002 : Step(102): len = 100502, overlap = 234.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.01149e-05
PHY-3002 : Step(103): len = 101133, overlap = 231.75
PHY-3002 : Step(104): len = 103921, overlap = 221.75
PHY-3002 : Step(105): len = 107494, overlap = 205.75
PHY-3002 : Step(106): len = 108852, overlap = 202
PHY-3002 : Step(107): len = 111459, overlap = 196
PHY-3002 : Step(108): len = 112970, overlap = 192.5
PHY-3002 : Step(109): len = 114896, overlap = 185
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.02297e-05
PHY-3002 : Step(110): len = 116319, overlap = 182
PHY-3002 : Step(111): len = 119195, overlap = 174
PHY-3002 : Step(112): len = 120590, overlap = 168.25
PHY-3002 : Step(113): len = 121818, overlap = 168
PHY-3002 : Step(114): len = 123235, overlap = 162
PHY-3002 : Step(115): len = 125283, overlap = 147.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.04594e-05
PHY-3002 : Step(116): len = 126587, overlap = 141
PHY-3002 : Step(117): len = 131367, overlap = 129.75
PHY-3002 : Step(118): len = 133302, overlap = 127.25
PHY-3002 : Step(119): len = 133993, overlap = 122.25
PHY-3002 : Step(120): len = 135437, overlap = 118.25
PHY-3002 : Step(121): len = 137171, overlap = 110.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.869163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.26388e-05
PHY-3002 : Step(122): len = 138037, overlap = 184
PHY-3002 : Step(123): len = 140952, overlap = 169
PHY-3002 : Step(124): len = 139713, overlap = 165.5
PHY-3002 : Step(125): len = 138411, overlap = 162
PHY-3002 : Step(126): len = 136298, overlap = 169.5
PHY-3002 : Step(127): len = 133093, overlap = 172.5
PHY-3002 : Step(128): len = 131203, overlap = 175
PHY-3002 : Step(129): len = 128064, overlap = 179.25
PHY-3002 : Step(130): len = 124917, overlap = 178.25
PHY-3002 : Step(131): len = 122853, overlap = 183
PHY-3002 : Step(132): len = 121733, overlap = 186.5
PHY-3002 : Step(133): len = 120804, overlap = 189.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.52776e-05
PHY-3002 : Step(134): len = 124667, overlap = 181.25
PHY-3002 : Step(135): len = 128304, overlap = 170
PHY-3002 : Step(136): len = 127868, overlap = 169.5
PHY-3002 : Step(137): len = 127887, overlap = 170.25
PHY-3002 : Step(138): len = 127618, overlap = 169.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.96692e-05
PHY-3002 : Step(139): len = 132911, overlap = 159.75
PHY-3002 : Step(140): len = 138015, overlap = 141.5
PHY-3002 : Step(141): len = 138461, overlap = 138.5
PHY-3002 : Step(142): len = 138610, overlap = 135
PHY-3002 : Step(143): len = 140318, overlap = 129.5
PHY-3002 : Step(144): len = 141497, overlap = 130.25
PHY-3002 : Step(145): len = 141570, overlap = 132.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000158564
PHY-3002 : Step(146): len = 145364, overlap = 123.25
PHY-3002 : Step(147): len = 148605, overlap = 107
PHY-3002 : Step(148): len = 150776, overlap = 95
PHY-3002 : Step(149): len = 151555, overlap = 87.25
PHY-3002 : Step(150): len = 151962, overlap = 87.75
PHY-3002 : Step(151): len = 152205, overlap = 83.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000316257
PHY-3002 : Step(152): len = 155034, overlap = 80.25
PHY-3002 : Step(153): len = 157059, overlap = 74.75
PHY-3002 : Step(154): len = 159082, overlap = 72.25
PHY-3002 : Step(155): len = 159180, overlap = 72.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.124947s wall, 0.078001s user + 0.062400s system = 0.140401s CPU (112.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.869163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000207082
PHY-3002 : Step(156): len = 169724, overlap = 20.25
PHY-3002 : Step(157): len = 165140, overlap = 31.25
PHY-3002 : Step(158): len = 161415, overlap = 41
PHY-3002 : Step(159): len = 158735, overlap = 50.25
PHY-3002 : Step(160): len = 157749, overlap = 56.5
PHY-3002 : Step(161): len = 157336, overlap = 61.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000414164
PHY-3002 : Step(162): len = 159365, overlap = 56.25
PHY-3002 : Step(163): len = 160978, overlap = 56.25
PHY-3002 : Step(164): len = 162093, overlap = 55
PHY-3002 : Step(165): len = 162085, overlap = 55.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000828328
PHY-3002 : Step(166): len = 163639, overlap = 53.75
PHY-3002 : Step(167): len = 165912, overlap = 53.5
PHY-3002 : Step(168): len = 166823, overlap = 51
PHY-3002 : Step(169): len = 166956, overlap = 53.25
PHY-3002 : Step(170): len = 166995, overlap = 53.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018223s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (171.2%)

PHY-3001 : Legalized: Len = 173563, Over = 0
PHY-3001 : Final: Len = 173563, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 516080, over cnt = 92(0%), over = 103, worst = 2
PHY-1002 : len = 516672, over cnt = 34(0%), over = 37, worst = 2
PHY-1002 : len = 516696, over cnt = 11(0%), over = 12, worst = 2
PHY-1002 : len = 516392, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 516424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.125683s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (124.1%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 3 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2142 has valid locations, 55 needs to be replaced
PHY-3001 : design contains 2201 instances, 2185 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 19546, tnet num: 4460, tinst num: 2201, tnode num: 20980, tedge num: 31164.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 137 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.286426s wall, 1.279208s user + 0.000000s system = 1.279208s CPU (99.4%)

RUN-1004 : used memory is 502 MB, reserved memory is 466 MB, peak memory is 502 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4460 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 936 clock pins, and constraint 1434 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.472145s wall, 1.466409s user + 0.000000s system = 1.466409s CPU (99.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 181174
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.866224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(171): len = 180425, overlap = 0
PHY-3002 : Step(172): len = 180425, overlap = 0
PHY-3002 : Step(173): len = 180214, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008797s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.69345e-05
PHY-3002 : Step(174): len = 180084, overlap = 3.25
PHY-3002 : Step(175): len = 180084, overlap = 3.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.3869e-05
PHY-3002 : Step(176): len = 179988, overlap = 3
PHY-3002 : Step(177): len = 179988, overlap = 3
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000107738
PHY-3002 : Step(178): len = 179959, overlap = 2.5
PHY-3002 : Step(179): len = 179959, overlap = 2.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000125681
PHY-3002 : Step(180): len = 179890, overlap = 7.5
PHY-3002 : Step(181): len = 179890, overlap = 7.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000251363
PHY-3002 : Step(182): len = 179950, overlap = 7
PHY-3002 : Step(183): len = 179950, overlap = 7
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000502726
PHY-3002 : Step(184): len = 180087, overlap = 4.5
PHY-3002 : Step(185): len = 180087, overlap = 4.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018720s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (166.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000391811
PHY-3002 : Step(186): len = 180055, overlap = 2.75
PHY-3002 : Step(187): len = 180055, overlap = 2.75
PHY-3002 : Step(188): len = 179991, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007203s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 180216, Over = 0
PHY-3001 : Final: Len = 180216, Over = 0
RUN-1003 : finish command "place -eco" in  1.877484s wall, 1.887612s user + 0.156001s system = 2.043613s CPU (108.8%)

RUN-1004 : used memory is 510 MB, reserved memory is 474 MB, peak memory is 510 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  8.882561s wall, 19.000922s user + 0.780005s system = 19.780927s CPU (222.7%)

RUN-1004 : used memory is 510 MB, reserved memory is 474 MB, peak memory is 510 MB
RUN-1002 : start command "import_db mc8051_top_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14314.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db mc8051_top_gate.db" in  3.598087s wall, 3.541223s user + 0.062400s system = 3.603623s CPU (100.2%)

RUN-1004 : used memory is 431 MB, reserved memory is 387 MB, peak memory is 546 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4024 : Net "sysclk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net sysclk_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2155 instances
RUN-1001 : 1069 mslices, 1068 lslices, 3 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4414 nets
RUN-1001 : 2898 nets have 2 pins
RUN-1001 : 764 nets have [3 - 5] pins
RUN-1001 : 507 nets have [6 - 10] pins
RUN-1001 : 150 nets have [11 - 20] pins
RUN-1001 : 88 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2153 instances, 2137 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 19223, tnet num: 4412, tinst num: 2153, tnode num: 20657, tedge num: 30754.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 137 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.141091s wall, 1.123207s user + 0.015600s system = 1.138807s CPU (99.8%)

RUN-1004 : used memory is 472 MB, reserved memory is 427 MB, peak memory is 546 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4412 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 936 clock pins, and constraint 1434 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.320134s wall, 1.310408s user + 0.031200s system = 1.341609s CPU (101.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.33873e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 21%, beta_incr = 0.869163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(189): len = 1.02481e+06, overlap = 24.75
PHY-3002 : Step(190): len = 846281, overlap = 27
PHY-3002 : Step(191): len = 762853, overlap = 33.75
PHY-3002 : Step(192): len = 688293, overlap = 41.75
PHY-3002 : Step(193): len = 623102, overlap = 53.5
PHY-3002 : Step(194): len = 583254, overlap = 66.5
PHY-3002 : Step(195): len = 538779, overlap = 85.5
PHY-3002 : Step(196): len = 498120, overlap = 101
PHY-3002 : Step(197): len = 465187, overlap = 114.75
PHY-3002 : Step(198): len = 433677, overlap = 132
PHY-3002 : Step(199): len = 400825, overlap = 149.75
PHY-3002 : Step(200): len = 373346, overlap = 165.5
PHY-3002 : Step(201): len = 341328, overlap = 176.75
PHY-3002 : Step(202): len = 317301, overlap = 186.75
PHY-3002 : Step(203): len = 293852, overlap = 199.25
PHY-3002 : Step(204): len = 263686, overlap = 221.25
PHY-3002 : Step(205): len = 238914, overlap = 236.5
PHY-3002 : Step(206): len = 224352, overlap = 249.75
PHY-3002 : Step(207): len = 196498, overlap = 276.25
PHY-3002 : Step(208): len = 169659, overlap = 303.5
PHY-3002 : Step(209): len = 157813, overlap = 307.25
PHY-3002 : Step(210): len = 142152, overlap = 320.25
PHY-3002 : Step(211): len = 108453, overlap = 343.25
PHY-3002 : Step(212): len = 98343.9, overlap = 352.5
PHY-3002 : Step(213): len = 93030.2, overlap = 357.5
PHY-3002 : Step(214): len = 64796.3, overlap = 392.25
PHY-3002 : Step(215): len = 62352.7, overlap = 394.25
PHY-3002 : Step(216): len = 59531.1, overlap = 396.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.49759e-06
PHY-3002 : Step(217): len = 58551.8, overlap = 395.25
PHY-3002 : Step(218): len = 57916.5, overlap = 394.75
PHY-3002 : Step(219): len = 58271.7, overlap = 390
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.84551e-06
PHY-3002 : Step(220): len = 58031.5, overlap = 391
PHY-3002 : Step(221): len = 71352.9, overlap = 377.75
PHY-3002 : Step(222): len = 87729.8, overlap = 352.25
PHY-3002 : Step(223): len = 86581.6, overlap = 347.5
PHY-3002 : Step(224): len = 85981.5, overlap = 345
PHY-3002 : Step(225): len = 89496.4, overlap = 334.75
PHY-3002 : Step(226): len = 93499.3, overlap = 319.25
PHY-3002 : Step(227): len = 93387.1, overlap = 313.5
PHY-3002 : Step(228): len = 94266.9, overlap = 296
PHY-3002 : Step(229): len = 94843.9, overlap = 287.75
PHY-3002 : Step(230): len = 94516.8, overlap = 280.5
PHY-3002 : Step(231): len = 94956.3, overlap = 266.25
PHY-3002 : Step(232): len = 97277.2, overlap = 251
PHY-3002 : Step(233): len = 94483.9, overlap = 250
PHY-3002 : Step(234): len = 94159.4, overlap = 249.5
PHY-3002 : Step(235): len = 93497.1, overlap = 248.5
PHY-3002 : Step(236): len = 91996.5, overlap = 250.5
PHY-3002 : Step(237): len = 90991.1, overlap = 253.75
PHY-3002 : Step(238): len = 89258.7, overlap = 251
PHY-3002 : Step(239): len = 88420.4, overlap = 247.5
PHY-3002 : Step(240): len = 87871.6, overlap = 252.25
PHY-3002 : Step(241): len = 85687.3, overlap = 262
PHY-3002 : Step(242): len = 84574.8, overlap = 265.5
PHY-3002 : Step(243): len = 83718, overlap = 265.75
PHY-3002 : Step(244): len = 82906.2, overlap = 268.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.69103e-06
PHY-3002 : Step(245): len = 83595.6, overlap = 265.75
PHY-3002 : Step(246): len = 86100.4, overlap = 260.25
PHY-3002 : Step(247): len = 90771.9, overlap = 252
PHY-3002 : Step(248): len = 91080.2, overlap = 248
PHY-3002 : Step(249): len = 91379.3, overlap = 241.75
PHY-3002 : Step(250): len = 92082.9, overlap = 239
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.13821e-05
PHY-3002 : Step(251): len = 93534.3, overlap = 230.75
PHY-3002 : Step(252): len = 98073.7, overlap = 218
PHY-3002 : Step(253): len = 99385.5, overlap = 208.25
PHY-3002 : Step(254): len = 100607, overlap = 197
PHY-3002 : Step(255): len = 102641, overlap = 192.25
PHY-3002 : Step(256): len = 103457, overlap = 185
PHY-3002 : Step(257): len = 104809, overlap = 177
PHY-3002 : Step(258): len = 105171, overlap = 170
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.18334e-05
PHY-3002 : Step(259): len = 108201, overlap = 161.75
PHY-3002 : Step(260): len = 115456, overlap = 151.5
PHY-3002 : Step(261): len = 114986, overlap = 150.75
PHY-3002 : Step(262): len = 115173, overlap = 146
PHY-3002 : Step(263): len = 115903, overlap = 143
PHY-3002 : Step(264): len = 117232, overlap = 146.25
PHY-3002 : Step(265): len = 118972, overlap = 148
PHY-3002 : Step(266): len = 118505, overlap = 149.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.36668e-05
PHY-3002 : Step(267): len = 120734, overlap = 148
PHY-3002 : Step(268): len = 123334, overlap = 139.5
PHY-3002 : Step(269): len = 123047, overlap = 141.5
PHY-3002 : Step(270): len = 123316, overlap = 139.75
PHY-3002 : Step(271): len = 123923, overlap = 139.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 8.18645e-05
PHY-3002 : Step(272): len = 125422, overlap = 130.5
PHY-3002 : Step(273): len = 130138, overlap = 122.5
PHY-3002 : Step(274): len = 130507, overlap = 115.25
PHY-3002 : Step(275): len = 131509, overlap = 118.25
PHY-3002 : Step(276): len = 132268, overlap = 111.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006735s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (694.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.869163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.31806e-06
PHY-3002 : Step(277): len = 131997, overlap = 159.5
PHY-3002 : Step(278): len = 127426, overlap = 169.25
PHY-3002 : Step(279): len = 122580, overlap = 176.5
PHY-3002 : Step(280): len = 120888, overlap = 178.5
PHY-3002 : Step(281): len = 117895, overlap = 185.25
PHY-3002 : Step(282): len = 114034, overlap = 199.25
PHY-3002 : Step(283): len = 111217, overlap = 204.5
PHY-3002 : Step(284): len = 107826, overlap = 207.5
PHY-3002 : Step(285): len = 104429, overlap = 221
PHY-3002 : Step(286): len = 102278, overlap = 225.5
PHY-3002 : Step(287): len = 100831, overlap = 233
PHY-3002 : Step(288): len = 99647.8, overlap = 235.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.63611e-06
PHY-3002 : Step(289): len = 100042, overlap = 235
PHY-3002 : Step(290): len = 100502, overlap = 234.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.01149e-05
PHY-3002 : Step(291): len = 101133, overlap = 231.75
PHY-3002 : Step(292): len = 103921, overlap = 221.75
PHY-3002 : Step(293): len = 107494, overlap = 205.75
PHY-3002 : Step(294): len = 108852, overlap = 202
PHY-3002 : Step(295): len = 111459, overlap = 196
PHY-3002 : Step(296): len = 112970, overlap = 192.5
PHY-3002 : Step(297): len = 114896, overlap = 185
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.02297e-05
PHY-3002 : Step(298): len = 116319, overlap = 182
PHY-3002 : Step(299): len = 119195, overlap = 174
PHY-3002 : Step(300): len = 120590, overlap = 168.25
PHY-3002 : Step(301): len = 121818, overlap = 168
PHY-3002 : Step(302): len = 123235, overlap = 162
PHY-3002 : Step(303): len = 125283, overlap = 147.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.04594e-05
PHY-3002 : Step(304): len = 126587, overlap = 141
PHY-3002 : Step(305): len = 131367, overlap = 129.75
PHY-3002 : Step(306): len = 133302, overlap = 127.25
PHY-3002 : Step(307): len = 133993, overlap = 122.25
PHY-3002 : Step(308): len = 135437, overlap = 118.25
PHY-3002 : Step(309): len = 137171, overlap = 110.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.869163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.26388e-05
PHY-3002 : Step(310): len = 138037, overlap = 184
PHY-3002 : Step(311): len = 140952, overlap = 169
PHY-3002 : Step(312): len = 139713, overlap = 165.5
PHY-3002 : Step(313): len = 138411, overlap = 162
PHY-3002 : Step(314): len = 136298, overlap = 169.5
PHY-3002 : Step(315): len = 133093, overlap = 172.5
PHY-3002 : Step(316): len = 131203, overlap = 175
PHY-3002 : Step(317): len = 128064, overlap = 179.25
PHY-3002 : Step(318): len = 124917, overlap = 178.25
PHY-3002 : Step(319): len = 122853, overlap = 183
PHY-3002 : Step(320): len = 121733, overlap = 186.5
PHY-3002 : Step(321): len = 120804, overlap = 189.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.52776e-05
PHY-3002 : Step(322): len = 124667, overlap = 181.25
PHY-3002 : Step(323): len = 128304, overlap = 170
PHY-3002 : Step(324): len = 127868, overlap = 169.5
PHY-3002 : Step(325): len = 127887, overlap = 170.25
PHY-3002 : Step(326): len = 127618, overlap = 169.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.96692e-05
PHY-3002 : Step(327): len = 132911, overlap = 159.75
PHY-3002 : Step(328): len = 138015, overlap = 141.5
PHY-3002 : Step(329): len = 138461, overlap = 138.5
PHY-3002 : Step(330): len = 138610, overlap = 135
PHY-3002 : Step(331): len = 140318, overlap = 129.5
PHY-3002 : Step(332): len = 141497, overlap = 130.25
PHY-3002 : Step(333): len = 141570, overlap = 132.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000158564
PHY-3002 : Step(334): len = 145364, overlap = 123.25
PHY-3002 : Step(335): len = 148605, overlap = 107
PHY-3002 : Step(336): len = 150776, overlap = 95
PHY-3002 : Step(337): len = 151555, overlap = 87.25
PHY-3002 : Step(338): len = 151962, overlap = 87.75
PHY-3002 : Step(339): len = 152205, overlap = 83.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000316257
PHY-3002 : Step(340): len = 155034, overlap = 80.25
PHY-3002 : Step(341): len = 157059, overlap = 74.75
PHY-3002 : Step(342): len = 159082, overlap = 72.25
PHY-3002 : Step(343): len = 159180, overlap = 72.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.154846s wall, 0.156001s user + 0.046800s system = 0.202801s CPU (131.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.869163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000207082
PHY-3002 : Step(344): len = 169724, overlap = 20.25
PHY-3002 : Step(345): len = 165140, overlap = 31.25
PHY-3002 : Step(346): len = 161415, overlap = 41
PHY-3002 : Step(347): len = 158735, overlap = 50.25
PHY-3002 : Step(348): len = 157749, overlap = 56.5
PHY-3002 : Step(349): len = 157336, overlap = 61.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000414164
PHY-3002 : Step(350): len = 159365, overlap = 56.25
PHY-3002 : Step(351): len = 160978, overlap = 56.25
PHY-3002 : Step(352): len = 162093, overlap = 55
PHY-3002 : Step(353): len = 162085, overlap = 55.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000828328
PHY-3002 : Step(354): len = 163639, overlap = 53.75
PHY-3002 : Step(355): len = 165912, overlap = 53.5
PHY-3002 : Step(356): len = 166823, overlap = 51
PHY-3002 : Step(357): len = 166956, overlap = 53.25
PHY-3002 : Step(358): len = 166995, overlap = 53.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016135s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (96.7%)

PHY-3001 : Legalized: Len = 173563, Over = 0
PHY-3001 : Final: Len = 173563, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 516080, over cnt = 92(0%), over = 103, worst = 2
PHY-1002 : len = 516672, over cnt = 34(0%), over = 37, worst = 2
PHY-1002 : len = 516696, over cnt = 11(0%), over = 12, worst = 2
PHY-1002 : len = 516392, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 516424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.136964s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (91.1%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 3 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2142 has valid locations, 55 needs to be replaced
PHY-3001 : design contains 2201 instances, 2185 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 19546, tnet num: 4460, tinst num: 2201, tnode num: 20980, tedge num: 31164.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 137 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.202490s wall, 1.201208s user + 0.000000s system = 1.201208s CPU (99.9%)

RUN-1004 : used memory is 517 MB, reserved memory is 472 MB, peak memory is 546 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4460 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 936 clock pins, and constraint 1434 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.379610s wall, 1.388409s user + 0.015600s system = 1.404009s CPU (101.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 181174
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.866224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(359): len = 180425, overlap = 0
PHY-3002 : Step(360): len = 180425, overlap = 0
PHY-3002 : Step(361): len = 180214, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003474s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (898.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.69345e-05
PHY-3002 : Step(362): len = 180084, overlap = 3.25
PHY-3002 : Step(363): len = 180084, overlap = 3.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.3869e-05
PHY-3002 : Step(364): len = 179988, overlap = 3
PHY-3002 : Step(365): len = 179988, overlap = 3
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000107738
PHY-3002 : Step(366): len = 179959, overlap = 2.5
PHY-3002 : Step(367): len = 179959, overlap = 2.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000125681
PHY-3002 : Step(368): len = 179890, overlap = 7.5
PHY-3002 : Step(369): len = 179890, overlap = 7.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000251363
PHY-3002 : Step(370): len = 179950, overlap = 7
PHY-3002 : Step(371): len = 179950, overlap = 7
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000502726
PHY-3002 : Step(372): len = 180087, overlap = 4.5
PHY-3002 : Step(373): len = 180087, overlap = 4.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020339s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (76.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000391811
PHY-3002 : Step(374): len = 180055, overlap = 2.75
PHY-3002 : Step(375): len = 180055, overlap = 2.75
PHY-3002 : Step(376): len = 179991, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006553s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (238.1%)

PHY-3001 : Legalized: Len = 180216, Over = 0
PHY-3001 : Final: Len = 180216, Over = 0
RUN-1003 : finish command "place -eco" in  1.808114s wall, 1.934412s user + 0.109201s system = 2.043613s CPU (113.0%)

RUN-1004 : used memory is 521 MB, reserved memory is 475 MB, peak memory is 546 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  9.085630s wall, 18.532919s user + 0.920406s system = 19.453325s CPU (214.1%)

RUN-1004 : used memory is 521 MB, reserved memory is 475 MB, peak memory is 546 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 2828 to 1982
PHY-1001 : Pin misalignment score is improved from 1982 to 1948
PHY-1001 : Pin misalignment score is improved from 1948 to 1933
PHY-1001 : Pin misalignment score is improved from 1933 to 1932
PHY-1001 : Pin misalignment score is improved from 1932 to 1932
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2203 instances
RUN-1001 : 1097 mslices, 1088 lslices, 3 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4462 nets
RUN-1001 : 2883 nets have 2 pins
RUN-1001 : 756 nets have [3 - 5] pins
RUN-1001 : 517 nets have [6 - 10] pins
RUN-1001 : 198 nets have [11 - 20] pins
RUN-1001 : 105 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 504688, over cnt = 93(0%), over = 106, worst = 2
PHY-1002 : len = 505264, over cnt = 36(0%), over = 40, worst = 2
PHY-1002 : len = 505344, over cnt = 14(0%), over = 15, worst = 2
PHY-1002 : len = 505016, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 505032, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.124300s wall, 0.171601s user + 0.015600s system = 0.187201s CPU (150.6%)

PHY-1001 : End global routing;  0.278941s wall, 0.343202s user + 0.015600s system = 0.358802s CPU (128.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 32080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.013180s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (236.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 32080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 77% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 764360, over cnt = 110(0%), over = 111, worst = 2
PHY-1001 : End Routed; 6.516631s wall, 10.327266s user + 0.093601s system = 10.420867s CPU (159.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 761200, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End DR Iter 1; 0.128456s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (97.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 760992, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 2; 0.052657s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (88.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 761040, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 761040
PHY-1001 : End DR Iter 3; 0.038060s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (82.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  12.793089s wall, 16.520506s user + 0.202801s system = 16.723307s CPU (130.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  13.739604s wall, 17.518912s user + 0.249602s system = 17.768514s CPU (129.3%)

RUN-1004 : used memory is 680 MB, reserved memory is 633 MB, peak memory is 873 MB
RUN-1002 : start command "report_area -io_info -file mc8051_top_phy.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                     3
  #input                2
  #output               1
  #inout                0

Utilization Statistics
#lut                 4368   out of  19600   22.29%
#reg                  479   out of  19600    2.44%
#le                  4370
  #lut only          3891   out of   4370   89.04%
  #reg only             2   out of   4370    0.05%
  #lut&reg            477   out of   4370   10.92%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    2   out of    188    1.06%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db mc8051_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_pr.db" in  3.592149s wall, 2.215214s user + 0.046800s system = 2.262014s CPU (63.0%)

RUN-1004 : used memory is 680 MB, reserved memory is 633 MB, peak memory is 873 MB
RUN-1002 : start command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000100011100000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2203
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 4462, pip num: 48366
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1732 valid insts, and 137656 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file mc8051_top.bit.
RUN-1003 : finish command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000100011100000000000000000" in  6.933433s wall, 22.588945s user + 0.062400s system = 22.651345s CPU (326.7%)

RUN-1004 : used memory is 680 MB, reserved memory is 633 MB, peak memory is 873 MB
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_core_.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_core_struc.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_core_struc_cfg.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_cy_.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_cy_rtl.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_cy_rtl_cfg.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_ovcy_.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_ovcy_rtl.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_ovcy_rtl_cfg.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/alucore_.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/alucore_rtl.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/alucore_rtl_cfg.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/alumux_.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/alumux_rtl.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/alumux_rtl_cfg.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/comb_divider_.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/comb_divider_rtl.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/comb_divider_rtl_cfg.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/comb_mltplr_.vhd'
HDL-1007 : Sorry, too many errors..
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core_.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core_.vhd(76)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core_struc.vhd
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core_struc.vhd(67)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy_.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy_.vhd(72)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy_rtl.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy_rtl_cfg.vhd
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy_rtl_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy_.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy_.vhd(72)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy_rtl.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy_rtl_cfg.vhd
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy_rtl_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core_struc_cfg.vhd
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core_struc_cfg.vhd(67)
HDL-1007 : analyze VHDL file ../vhdl/alucore_.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore_.vhd(73)
HDL-1007 : analyze VHDL file ../vhdl/alucore_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/alucore_rtl.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/alucore_rtl_cfg.vhd
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore_rtl_cfg.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/alumux_.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux_.vhd(74)
HDL-1007 : analyze VHDL file ../vhdl/alumux_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/alumux_rtl.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/alumux_rtl_cfg.vhd
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux_rtl_cfg.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider_.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider_.vhd(72)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider_rtl.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider_rtl_cfg.vhd
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider_rtl_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr_.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr_.vhd(72)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr_rtl.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr_rtl_cfg.vhd
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr_rtl_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm_.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm_.vhd(74)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm_rtl.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm_rtl_cfg.vhd
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm_rtl_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/control_mem_.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem_.vhd(75)
HDL-1007 : analyze VHDL file ../vhdl/control_mem_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem_rtl.vhd(68)
HDL-1007 : analyze VHDL file ../vhdl/control_mem_rtl_cfg.vhd
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem_rtl_cfg.vhd(68)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust_.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust_.vhd(72)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust_rtl.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust_rtl_cfg.vhd
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust_rtl_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu_.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu_.vhd(75)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu_struc.vhd
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu_struc.vhd(67)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu_struc_cfg.vhd
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu_struc_cfg.vhd(67)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control_.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control_.vhd(74)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control_struc.vhd
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control_struc.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control_struc_cfg.vhd
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control_struc_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core_.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core_.vhd(75)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core_struc.vhd
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core_struc.vhd(67)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu_.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu_.vhd(71)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu_rtl.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu_rtl_cfg.vhd
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu_rtl_cfg.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr_.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr_.vhd(71)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr_rtl.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr_rtl_cfg.vhd
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr_rtl_cfg.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core_struc_cfg.vhd
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core_struc_cfg.vhd(67)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top_.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top_.vhd(74)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top_struc.vhd
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top_struc.vhd(66)
HDL-1007 : analyze VHDL file mc8051_rom.vhd
HDL-1007 : analyze entity mc8051_rom in mc8051_rom.vhd(13)
HDL-1007 : analyze architecture sim in mc8051_rom.vhd(20)
HDL-1007 : analyze configuration mc8051_rom_sim_cfg in mc8051_rom.vhd(927)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top_struc_cfg.vhd
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top_struc_cfg.vhd(66)
HDL-1007 : analyze verilog file al_ip/mc8051_ramx_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_ram_td.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(34)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top_.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core_.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control_.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm_.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm_rtl.vhd(2163)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem_.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem_rtl.vhd(695)
HDL-1007 : others clause is never selected in ../vhdl/control_mem_rtl.vhd(794)
HDL-1007 : others clause is never selected in ../vhdl/control_mem_rtl.vhd(800)
HDL-1007 : others clause is never selected in ../vhdl/control_mem_rtl.vhd(1112)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu_.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux_.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore_.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core_.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy_.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy_.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr_.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider_.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust_.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu_.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu_rtl.vhd(789)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu_rtl.vhd(1188)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr_.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr_rtl.vhd(510)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr_rtl.vhd(753)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : elaborate mc8051_rom(sim) in mc8051_rom.vhd(13)
HDL-1007 : extracting RAM for identifier 'PROGRAM' in mc8051_rom.vhd(22)
HDL-5007 WARNING: net 'PROGRAM' does not have a driver in mc8051_rom.vhd(22)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(34)
HDL-5007 WARNING: input port 'p0_i[7]' remains unconnected for this instance in MC8051OnBoard.v(8)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 3 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  1.545421s wall, 1.528810s user + 0.000000s system = 1.528810s CPU (98.9%)

RUN-1004 : used memory is 562 MB, reserved memory is 529 MB, peak memory is 873 MB
RUN-6008 WARNING: Read Back Verilog Fail!! Schematic can not Work
GUI-5001 WARNING: Found no ADC files
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-1012 : SanityCheck: Model "mc8051_top"
SYN-1012 : SanityCheck: Model "mc8051_core"
SYN-1012 : SanityCheck: Model "mc8051_siu"
SYN-1012 : SanityCheck: Model "mc8051_tmrctr"
SYN-1012 : SanityCheck: Model "mc8051_alu"
SYN-1012 : SanityCheck: Model "dcml_adjust(dwidth=8)"
SYN-1012 : SanityCheck: Model "comb_divider"
SYN-1012 : SanityCheck: Model "comb_mltplr"
SYN-1012 : SanityCheck: Model "addsub_core(dwidth=8)"
SYN-1012 : SanityCheck: Model "addsub_cy"
SYN-1012 : SanityCheck: Model "addsub_ovcy"
SYN-1012 : SanityCheck: Model "alucore"
SYN-1012 : SanityCheck: Model "alumux"
SYN-1012 : SanityCheck: Model "mc8051_control"
SYN-1012 : SanityCheck: Model "control_fsm"
SYN-1012 : SanityCheck: Model "control_mem"
SYN-1012 : SanityCheck: Model "mc8051_ram"
SYN-1012 : SanityCheck: Model "mc8051_ramx"
SYN-1012 : SanityCheck: Model "mc8051_rom"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p0_i[7]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p0_i[6]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p0_i[5]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p0_i[4]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p0_i[3]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p0_i[2]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p0_i[1]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p0_i[0]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p1_i[7]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p1_i[6]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p1_i[5]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p1_i[4]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p1_i[3]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p1_i[2]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p1_i[1]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p1_i[0]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p2_i[7]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p2_i[6]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p2_i[5]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p2_i[4]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p2_i[3]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p2_i[2]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p2_i[1]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p2_i[0]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p3_i[7]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p3_i[6]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p3_i[5]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p3_i[4]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p3_i[3]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p3_i[2]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p3_i[1]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p3_i[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 592 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 866 instances.
SYN-1016 : Merged 23 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_mem0)
	 port mode: single port
	 port a size: 128 x 8	 write mode: READBEFOREWRITE
	 port b size: 128 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_ramx_mem0)
	 port mode: single port
	 port a size: 8192 x 8	 write mode: READBEFOREWRITE
	 port b size: 8192 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1011 : Flatten model MC8051OnBoard
SYN-1011 : Flatten model mc8051_top
SYN-1011 : Flatten model mc8051_core
SYN-1011 : Flatten model mc8051_siu
SYN-1011 : Flatten model mc8051_tmrctr
SYN-1011 : Flatten model mc8051_alu
SYN-1011 : Flatten model dcml_adjust(dwidth=8)
SYN-1011 : Flatten model comb_divider
SYN-1011 : Flatten model comb_mltplr
SYN-1011 : Flatten model addsub_core(dwidth=8)
SYN-1011 : Flatten model addsub_cy
SYN-1011 : Flatten model addsub_ovcy
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model alucore
SYN-1011 : Flatten model alumux
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model mc8051_control
SYN-1011 : Flatten model control_fsm
SYN-1011 : Flatten model control_mem
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model mc8051_ram
SYN-1011 : Flatten model mc8051_ramx
SYN-1011 : Flatten model mc8051_rom
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 43 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6221/593 useful/useless nets, 5954/533 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b0
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b1
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 45 mux instances.
SYN-1021 : Optimized 128 onehot mux instances.
SYN-1020 : Optimized 1568 distributor mux.
SYN-1016 : Merged 3227 instances.
SYN-1015 : Optimize round 1, 6065 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5734/111 useful/useless nets, 5491/2417 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff0_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff0_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff2_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff2_reg
SYN-1019 : Optimized 7 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 7 instances.
SYN-1015 : Optimize round 2, 2497 better
SYN-1014 : Optimize round 3
SYN-1032 : 5678/41 useful/useless nets, 5435/42 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 3, 89 better
SYN-1014 : Optimize round 4
SYN-1032 : 5674/0 useful/useless nets, 5431/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.717917s wall, 2.667617s user + 0.015600s system = 2.683217s CPU (98.7%)

RUN-1004 : used memory is 611 MB, reserved memory is 572 MB, peak memory is 873 MB
RUN-1002 : start command "report_area -file mc8051_top_rtl.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                     3
  #input                2
  #output               1
  #inout                0

Gate Statistics
#Basic gates         3867
  #and               1701
  #nand                 0
  #or                 360
  #nor                  0
  #xor                 15
  #xnor                 0
  #buf                  0
  #not                361
  #bufif1               0
  #MX21               950
  #FADD                 0
  #DFF                480
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ             250
#MACRO_MULT             2
#MACRO_MUX           1258

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |MC8051OnBoard |3387   |480    |303    |
+------------------------------------------------+

RUN-1002 : start command "export_db mc8051_top_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_rtl.db" in  2.750372s wall, 1.747211s user + 0.093601s system = 1.840812s CPU (66.9%)

RUN-1004 : used memory is 624 MB, reserved memory is 581 MB, peak memory is 873 MB
RUN-1002 : start command "optimize_gate -packarea mc8051_top_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 3 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ram/ram_ram_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ramx/ram_ramx_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_rom/ram_PROGRAM0"
SYN-2541 : Reading BRAM "u8051_inst/i_mc8051_rom/ram_PROGRAM0" init file "I:/Version1_6\td_proj\"00000010","00000001","11001010","00000010","00000011","01100100","01110101","10011000","01010000","01000011","10001001","00100000","01000011","10000111","10000000","01110101","10001101","11110100","01000011","10101000","10010000","11010010","10001110","00100010","11101111","00011111","10101100","00000110","01110000","00000001","00011110","01001100","01110000","11110110","00100010","00000010","00000010","01010110","10111011","00000001","00001100","11100101","10000010","00101001","11110101","10000010","11100101","10000011","00111010","11110101","10000011","11100000","00100010","01010000","00000110","11101001","00100101","10000010","11111000","11100110","00100010","10111011","11111110","00000110","11101001","00100101","10000010","11111000","11100010","00100010","11100101","10000010","00101001","11110101","10000010","11100101","10000011","00111010","11110101","10000011","11100100","10010011","00100010","11000010","11010101","11101100","00110000","11100111","00001001","10110010","11010101","11100100","11000011","10011101","11111101","11100100","10011100","11111100","11101110","00110000","11100111","00010101","10110010","11010101","11100100","11000011","10011111","11111111","11100100","10011110","11111110","00010010","00000000","10110110","11000011","11100100","10011101","11111101","11100100","10011100","11111100","10000000","00000011","00010010","00000000","10110110","00110000","11010101","00000111","11000011","11100100","10011111","11111111","11100100","10011110","11111110","00100010","11010000","10000011","11010000","10000010","11111000","11100100","10010011","01110000","00010010","01110100","00000001","10010011","01110000","00001101","10100011","10100011","10010011","11111000","01110100","00000001","10010011","11110101","10000010","10001000","10000011","11100100","01110011","01110100","00000010","10010011","10110101","11110000","00000110","01110100","00000011","10010011","01101000","01100000","11101001","10100011","10100011","10100011","10100011","10000000","11011000","10111100","00000000","00001011","10111110","00000000","00101001","11101111","10001101","11110000","10000100","11111111","10101101","11110000","00100010","11100100","11001100","11111000","01110101","11110000","00001000","11101111","00101111","11111111","11101110","00110011","11111110","11101100","00110011","11111100","11101110","10011101","11101100","10011000","01000000","00000101","11111100","11101110","10011101","11111110","00001111","11010101","11110000","11101001","11100100","11001110","11111101","00100010","11101101","11111000","11110101","11110000","11101110","10000100","00100000","11010010","00011100","11111110","10101101","11110000","01110101","11110000","00001000","11101111","00101111","11111111","11101101","00110011","11111101","01000000","00000111","10011000","01010000","00000110","11010101","11110000","11110010","00100010","11000011","10011000","11111101","00001111","11010101","11110000","11101010","00100010","10000101","10100000","10100000","11100100","10010000","00000000","00000001","11110000","10100011","11110000","10010000","00000000","00000001","11100000","11111010","10100011","11100000","11111011","01111100","00000000","01111101","01011111","11111111","10101110","00000010","00010010","00000000","01010011","11101101","00100100","00100000","11111111","01110100","00000011","00101011","11110101","10000010","01110100","00000000","00111010","11110101","10000011","11101111","11110000","10010000","00000000","00000010","11100000","00000100","11110000","01110000","00000110","10010000","00000000","00000001","11100000","00000100","11110000","10010000","00000000","00000001","11100000","10110100","00000011","11001001","10100011","11100000","10110100","11101000","11000100","01111111","10000000","01111110","00100101","00010010","00000010","11000000","00010010","00000011","01101100","01111111","11011100","01111110","11111111","00010010","00000000","00011000","01111011","11111111","01111010","00000011","01111001","01110011","01111101","00001000","01111100","00000000","00010010","00000011","00011111","11100100","10010000","00000000","00000001","11110000","10100011","11110000","10010000","00000000","00000001","11100000","11111110","10100011","11100000","11111111","11000011","10010100","11101000","11101110","01100100","10000000","10010100","10000011","01010000","00101110","01110100","00000011","00101111","11110101","10000010","01110100","00000000","00111110","11110101","10000011","11100000","11111001","01111010","00000000","01111011","00000000","01111101","00000001","01111100","00000000","00010010","00000011","00011111","01111111","10101100","01111110","10001010","00010010","00000000","00011000","10010000","00000000","00000010","11100000","00000100","11110000","01110000","11001000","10010000","00000000","00000001","11100000","00000100","11110000","10000000","11000000","00110000","00000000","10100010","11000010","00000000","01111011","00000001","01111010","00000011","01111001","11110000","01111101","00000100","01111100","00000000","00010010","00000011","00011111","10000000","10010001","01111000","01111111","11100100","11110110","11011000","11111101","01110101","10000001","00100000","00000010","00000010","00010001","00000010","00000001","00001011","11100100","10010011","10100011","11111000","11100100","10010011","10100011","01000000","00000011","11110110","10000000","00000001","11110010","00001000","11011111","11110100","10000000","00101001","11100100","10010011","10100011","11111000","01010100","00000111","00100100","00001100","11001000","11000011","00110011","11000100","01010100","00001111","01000100","00100000","11001000","10000011","01000000","00000100","11110100","01010110","10000000","00000001","01000110","11110110","11011111","11100100","10000000","00001011","00000001","00000010","00000100","00001000","00010000","00100000","01000000","10000000","10010000","00000011","01111010","11100100","01111110","00000001","10010011","01100000","10111100","10100011","11111111","01010100","00111111","00110000","11100101","00001001","01010100","00011111","11111110","11100100","10010011","10100011","01100000","00000001","00001110","11001111","01010100","11000000","00100101","11100000","01100000","10101000","01000000","10111000","11100100","10010011","10100011","11111010","11100100","10010011","10100011","11111000","11100100","10010011","10100011","11001000","11000101","10000010","11001000","11001010","11000101","10000011","11001010","11110000","10100011","11001000","11000101","10000010","11001000","11001010","11000101","10000011","11001010","11011111","11101001","11011110","11100111","10000000","10111110","11000000","11100000","11000000","10000011","11000000","10000010","11000000","11010000","01110101","11010000","00011000","00110000","10011000","01010011","11000010","10011000","10010000","00000000","00000000","11100101","10011001","11110000","11100000","11111111","11010011","10010100","01111111","01000000","00011010","10010000","00000011","11110101","11100100","11110000","11100000","00100100","11110000","11110101","10000010","11100100","00110100","00000011","11110101","10000011","11101111","11110000","11101111","00100100","10000000","10010000","00000011","11110100","11110000","10000000","00101010","10010000","00000011","11110101","11100000","00000100","11110000","10010000","00000000","00000000","11100000","11111111","10010000","00000011","11110101","11100000","11111110","00100100","11110000","11110101","10000010","11100100","00110100","00000011","11110101","10000011","11101111","11110000","10010000","00000011","11110100","11100000","01101111","11110000","11101110","10110100","00000011","00000101","11100000","01110000","00000010","11010010","00000000","11010000","11010000","11010000","10000010","11010000","10000011","11010000","11100000","00110010","11010010","10101111","11010010","10101100","01110101","10011000","01010000","01110101","10001001","00100000","01110101","10001000","01100000","01010011","10000111","01111111","11101111","10001110","11110000","00010010","00000000","10001001","00000010","11110010","00000100","10110000","00000010","11111001","00001001","01100000","00000011","00000000","00010010","11000000","00000011","00000111","00100101","10000000","00000011","00001001","01001011","00000000","00000011","00001110","10010110","00000000","00000000","00000000","00000011","00000111","01110101","10001011","11101000","01110101","10001101","11101000","00100010","01110101","10001011","11110100","01110101","10001101","11110100","00100010","01110101","10001011","11111010","01110101","10001101","11111010","00100010","10000000","00001111","01000011","10000111","10000000","10000000","00001010","01000011","10000111","10000000","01110101","10001011","11111110","01110101","10001101","11111110","00100010","01110101","10001011","11111101","01110101","10001101","11111101","00100010","10010000","00000011","11101011","11101011","11110000","10100011","11101010","11110000","10100011","11101001","11110000","10100011","11101100","11110000","10100011","11101101","11110000","11100100","11111101","11111100","10010000","00000011","11101011","11100000","11111011","10100011","11100000","11111010","10100011","11100000","11111001","10001101","10000010","10001100","10000011","00010010","00000000","00100110","11111111","00010010","00000011","01011100","00001101","10111101","00000000","00000001","00001100","11010011","10010000","00000011","11101111","11100000","10011101","10010000","00000011","11101110","11100000","10011100","01010000","11011000","00100010","10001111","10011001","00110000","10011001","11111101","11000010","10011001","00100010","11000010","10101111","10000101","10100000","10100000","11010010","10101111","00110010","11010010","10101000","11010010","10001000","11010010","10101111","00100010","01101000","01100101","01101100","01101100","01101111","00001010","00000000","11000001","00000000","00000000","00000000","00000000")"
SYN-8441 ERROR: Unable to open "I:/Version1_6\td_proj\"00000010","00000001","11001010","00000010","00000011","01100100","01110101","10011000","01010000","01000011","10001001","00100000","01000011","10000111","10000000","01110101","10001101","11110100","01000011","10101000","10010000","11010010","10001110","00100010","11101111","00011111","10101100","00000110","01110000","00000001","00011110","01001100","01110000","11110110","00100010","00000010","00000010","01010110","10111011","00000001","00001100","11100101","10000010","00101001","11110101","10000010","11100101","10000011","00111010","11110101","10000011","11100000","00100010","01010000","00000110","11101001","00100101","10000010","11111000","11100110","00100010","10111011","11111110","00000110","11101001","00100101","10000010","11111000","11100010","00100010","11100101","10000010","00101001","11110101","10000010","11100101","10000011","00111010","11110101","10000011","11100100","10010011","00100010","11000010","11010101","11101100","00110000","11100111","00001001","10110010","11010101","11100100","11000011","10011101","11111101","11100100","10011100","11111100","11101110","00110000","11100111","00010101","10110010","11010101","11100100","11000011","10011111","11111111","11100100","10011110","11111110","00010010","00000000","10110110","11000011","11100100","10011101","11111101","11100100","10011100","11111100","10000000","00000011","00010010","00000000","10110110","00110000","11010101","00000111","11000011","11100100","10011111","11111111","11100100","10011110","11111110","00100010","11010000","10000011","11010000","10000010","11111000","11100100","10010011","01110000","00010010","01110100","00000001","10010011","01110000","00001101","10100011","10100011","10010011","11111000","01110100","00000001","10010011","11110101","10000010","10001000","10000011","11100100","01110011","01110100","00000010","10010011","10110101","11110000","00000110","01110100","00000011","10010011","01101000","01100000","11101001","10100011","10100011","10100011","10100011","10000000","11011000","10111100","00000000","00001011","10111110","00000000","00101001","11101111","10001101","11110000","10000100","11111111","10101101","11110000","00100010","11100100","11001100","11111000","01110101","11110000","00001000","11101111","00101111","11111111","11101110","00110011","11111110","11101100","00110011","11111100","11101110","10011101","11101100","10011000","01000000","00000101","11111100","11101110","10011101","11111110","00001111","11010101","11110000","11101001","11100100","11001110","11111101","00100010","11101101","11111000","11110101","11110000","11101110","10000100","00100000","11010010","00011100","11111110","10101101","11110000","01110101","11110000","00001000","11101111","00101111","11111111","11101101","00110011","11111101","01000000","00000111","10011000","01010000","00000110","11010101","11110000","11110010","00100010","11000011","10011000","11111101","00001111","11010101","11110000","11101010","00100010","10000101","10100000","10100000","11100100","10010000","00000000","00000001","11110000","10100011","11110000","10010000","00000000","00000001","11100000","11111010","10100011","11100000","11111011","01111100","00000000","01111101","01011111","11111111","10101110","00000010","00010010","00000000","01010011","11101101","00100100","00100000","11111111","01110100","00000011","00101011","11110101","10000010","01110100","00000000","00111010","11110101","10000011","11101111","11110000","10010000","00000000","00000010","11100000","00000100","11110000","01110000","00000110","10010000","00000000","00000001","11100000","00000100","11110000","10010000","00000000","00000001","11100000","10110100","00000011","11001001","10100011","11100000","10110100","11101000","11000100","01111111","10000000","01111110","00100101","00010010","00000010","11000000","00010010","00000011","01101100","01111111","11011100","01111110","11111111","00010010","00000000","00011000","01111011","11111111","01111010","00000011","01111001","01110011","01111101","00001000","01111100","00000000","00010010","00000011","00011111","11100100","10010000","00000000","00000001","11110000","10100011","11110000","10010000","00000000","00000001","11100000","11111110","10100011","11100000","11111111","11000011","10010100","11101000","11101110","01100100","10000000","10010100","10000011","01010000","00101110","01110100","00000011","00101111","11110101","10000010","01110100","00000000","00111110","11110101","10000011","11100000","11111001","01111010","00000000","01111011","00000000","01111101","00000001","01111100","00000000","00010010","00000011","00011111","01111111","10101100","01111110","10001010","00010010","00000000","00011000","10010000","00000000","00000010","11100000","00000100","11110000","01110000","11001000","10010000","00000000","00000001","11100000","00000100","11110000","10000000","11000000","00110000","00000000","10100010","11000010","00000000","01111011","00000001","01111010","00000011","01111001","11110000","01111101","00000100","01111100","00000000","00010010","00000011","00011111","10000000","10010001","01111000","01111111","11100100","11110110","11011000","11111101","01110101","10000001","00100000","00000010","00000010","00010001","00000010","00000001","00001011","11100100","10010011","10100011","11111000","11100100","10010011","10100011","01000000","00000011","11110110","10000000","00000001","11110010","00001000","11011111","11110100","10000000","00101001","11100100","10010011","10100011","11111000","01010100","00000111","00100100","00001100","11001000","11000011","00110011","11000100","01010100","00001111","01000100","00100000","11001000","10000011","01000000","00000100","11110100","01010110","10000000","00000001","01000110","11110110","11011111","11100100","10000000","00001011","00000001","00000010","00000100","00001000","00010000","00100000","01000000","10000000","10010000","00000011","01111010","11100100","01111110","00000001","10010011","01100000","10111100","10100011","11111111","01010100","00111111","00110000","11100101","00001001","01010100","00011111","11111110","11100100","10010011","10100011","01100000","00000001","00001110","11001111","01010100","11000000","00100101","11100000","01100000","10101000","01000000","10111000","11100100","10010011","10100011","11111010","11100100","10010011","10100011","11111000","11100100","10010011","10100011","11001000","11000101","10000010","11001000","11001010","11000101","10000011","11001010","11110000","10100011","11001000","11000101","10000010","11001000","11001010","11000101","10000011","11001010","11011111","11101001","11011110","11100111","10000000","10111110","11000000","11100000","11000000","10000011","11000000","10000010","11000000","11010000","01110101","11010000","00011000","00110000","10011000","01010011","11000010","10011000","10010000","00000000","00000000","11100101","10011001","11110000","11100000","11111111","11010011","10010100","01111111","01000000","00011010","10010000","00000011","11110101","11100100","11110000","11100000","00100100","11110000","11110101","10000010","11100100","00110100","00000011","11110101","10000011","11101111","11110000","11101111","00100100","10000000","10010000","00000011","11110100","11110000","10000000","00101010","10010000","00000011","11110101","11100000","00000100","11110000","10010000","00000000","00000000","11100000","11111111","10010000","00000011","11110101","11100000","11111110","00100100","11110000","11110101","10000010","11100100","00110100","00000011","11110101","10000011","11101111","11110000","10010000","00000011","11110100","11100000","01101111","11110000","11101110","10110100","00000011","00000101","11100000","01110000","00000010","11010010","00000000","11010000","11010000","11010000","10000010","11010000","10000011","11010000","11100000","00110010","11010010","10101111","11010010","10101100","01110101","10011000","01010000","01110101","10001001","00100000","01110101","10001000","01100000","01010011","10000111","01111111","11101111","10001110","11110000","00010010","00000000","10001001","00000010","11110010","00000100","10110000","00000010","11111001","00001001","01100000","00000011","00000000","00010010","11000000","00000011","00000111","00100101","10000000","00000011","00001001","01001011","00000000","00000011","00001110","10010110","00000000","00000000","00000000","00000011","00000111","01110101","10001011","11101000","01110101","10001101","11101000","00100010","01110101","10001011","11110100","01110101","10001101","11110100","00100010","01110101","10001011","11111010","01110101","10001101","11111010","00100010","10000000","00001111","01000011","10000111","10000000","10000000","00001010","01000011","10000111","10000000","01110101","10001011","11111110","01110101","10001101","11111110","00100010","01110101","10001011","11111101","01110101","10001101","11111101","00100010","10010000","00000011","11101011","11101011","11110000","10100011","11101010","11110000","10100011","11101001","11110000","10100011","11101100","11110000","10100011","11101101","11110000","11100100","11111101","11111100","10010000","00000011","11101011","11100000","11111011","10100011","11100000","11111010","10100011","11100000","11111001","10001101","10000010","10001100","10000011","00010010","00000000","00100110","11111111","00010010","00000011","01011100","00001101","10111101","00000000","00000001","00001100","11010011","10010000","00000011","11101111","11100000","10011101","10010000","00000011","11101110","11100000","10011100","01010000","11011000","00100010","10001111","10011001","00110000","10011001","11111101","11000010","10011001","00100010","11000010","10101111","10000101","10100000","10100000","11010010","10101111","00110010","11010010","10101000","11010010","10001000","11010010","10101111","00100010","01101000","01100101","01101100","01101100","01101111","00001010","00000000","11000001","00000000","00000000","00000000","00000000")"
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5683/0 useful/useless nets, 5448/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7836/0 useful/useless nets, 7601/0 useful/useless insts
SYN-1016 : Merged 1584 instances.
SYN-2501 : Optimize round 1, 3307 better
SYN-2501 : Optimize round 2
SYN-1032 : 6252/0 useful/useless nets, 6017/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 63 instances into 2 LUTs, name keeping = 50%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-1032 : 18560/9 useful/useless nets, 18325/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance u8051_inst/i_mc8051_core/i_mc8051_control/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 4083 (3.35), #lev = 41 (30.92)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   3.95 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 17417 instances into 3958 LUTs, name keeping = 21%.
SYN-1001 : Packing model "MC8051OnBoard" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 5058/5 useful/useless nets, 4826/5 useful/useless insts
SYN-1015 : Optimize round 1, 10 better
SYN-1014 : Optimize round 2
SYN-1032 : 5058/0 useful/useless nets, 4826/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 479 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 203 adder to BLE ...
SYN-4008 : Packed 203 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3954 LUT to BLE ...
SYN-4008 : Packed 3954 LUT and 458 SEQ to BLE.
SYN-4003 : Packing 21 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (21 nodes)...
SYN-4004 : #1: Packed 19 SEQ (23 nodes)...
SYN-4005 : Packed 19 SEQ with LUT/SLICE
SYN-4006 : 3477 single LUT's are left
SYN-4006 : 2 single SEQ's are left
SYN-4011 : Packing model "MC8051OnBoard" (AL_USER_NORMAL) with 3956/4133 primitive instances ...
RUN-1002 : start command "report_area -file mc8051_top_gate.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                     3
  #input                2
  #output               1
  #inout                0

Utilization Statistics
#lut                 4272   out of  19600   21.80%
#reg                  479   out of  19600    2.44%
#le                  4274
  #lut only          3795   out of   4274   88.79%
  #reg only             2   out of   4274    0.05%
  #lut&reg            477   out of   4274   11.16%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    3   out of    188    1.60%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module        |le    |lut   |seq   |
+---------------------------------------------+
|top      |MC8051OnBoard |4274  |4272  |479   |
+---------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea mc8051_top_gate.area" in  15.980749s wall, 16.052503s user + 0.312002s system = 16.364505s CPU (102.4%)

RUN-1004 : used memory is 640 MB, reserved memory is 594 MB, peak memory is 873 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model MC8051OnBoard
RUN-1002 : start command "export_db mc8051_top_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_gate.db" in  3.546740s wall, 2.324415s user + 0.046800s system = 2.371215s CPU (66.9%)

RUN-1004 : used memory is 679 MB, reserved memory is 632 MB, peak memory is 873 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4024 : Net "sysclk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net sysclk_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2155 instances
RUN-1001 : 1069 mslices, 1068 lslices, 3 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4414 nets
RUN-1001 : 2898 nets have 2 pins
RUN-1001 : 764 nets have [3 - 5] pins
RUN-1001 : 507 nets have [6 - 10] pins
RUN-1001 : 150 nets have [11 - 20] pins
RUN-1001 : 88 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2153 instances, 2137 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 19223, tnet num: 4412, tinst num: 2153, tnode num: 20657, tedge num: 30754.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 137 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.161109s wall, 1.154407s user + 0.000000s system = 1.154407s CPU (99.4%)

RUN-1004 : used memory is 695 MB, reserved memory is 648 MB, peak memory is 873 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4412 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 936 clock pins, and constraint 1434 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.341061s wall, 1.341609s user + 0.000000s system = 1.341609s CPU (100.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.33873e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 21%, beta_incr = 0.869163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(377): len = 1.02481e+06, overlap = 24.75
PHY-3002 : Step(378): len = 846281, overlap = 27
PHY-3002 : Step(379): len = 762853, overlap = 33.75
PHY-3002 : Step(380): len = 688293, overlap = 41.75
PHY-3002 : Step(381): len = 623102, overlap = 53.5
PHY-3002 : Step(382): len = 583254, overlap = 66.5
PHY-3002 : Step(383): len = 538779, overlap = 85.5
PHY-3002 : Step(384): len = 498120, overlap = 101
PHY-3002 : Step(385): len = 465187, overlap = 114.75
PHY-3002 : Step(386): len = 433677, overlap = 132
PHY-3002 : Step(387): len = 400825, overlap = 149.75
PHY-3002 : Step(388): len = 373346, overlap = 165.5
PHY-3002 : Step(389): len = 341328, overlap = 176.75
PHY-3002 : Step(390): len = 317301, overlap = 186.75
PHY-3002 : Step(391): len = 293852, overlap = 199.25
PHY-3002 : Step(392): len = 263686, overlap = 221.25
PHY-3002 : Step(393): len = 238914, overlap = 236.5
PHY-3002 : Step(394): len = 224352, overlap = 249.75
PHY-3002 : Step(395): len = 196498, overlap = 276.25
PHY-3002 : Step(396): len = 169659, overlap = 303.5
PHY-3002 : Step(397): len = 157813, overlap = 307.25
PHY-3002 : Step(398): len = 142152, overlap = 320.25
PHY-3002 : Step(399): len = 108453, overlap = 343.25
PHY-3002 : Step(400): len = 98343.9, overlap = 352.5
PHY-3002 : Step(401): len = 93030.2, overlap = 357.5
PHY-3002 : Step(402): len = 64796.3, overlap = 392.25
PHY-3002 : Step(403): len = 62352.7, overlap = 394.25
PHY-3002 : Step(404): len = 59531.1, overlap = 396.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.49759e-06
PHY-3002 : Step(405): len = 58551.8, overlap = 395.25
PHY-3002 : Step(406): len = 57916.5, overlap = 394.75
PHY-3002 : Step(407): len = 58271.7, overlap = 390
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.84551e-06
PHY-3002 : Step(408): len = 58031.5, overlap = 391
PHY-3002 : Step(409): len = 71352.9, overlap = 377.75
PHY-3002 : Step(410): len = 87729.8, overlap = 352.25
PHY-3002 : Step(411): len = 86581.6, overlap = 347.5
PHY-3002 : Step(412): len = 85981.5, overlap = 345
PHY-3002 : Step(413): len = 89496.4, overlap = 334.75
PHY-3002 : Step(414): len = 93499.3, overlap = 319.25
PHY-3002 : Step(415): len = 93387.1, overlap = 313.5
PHY-3002 : Step(416): len = 94266.9, overlap = 296
PHY-3002 : Step(417): len = 94843.9, overlap = 287.75
PHY-3002 : Step(418): len = 94516.8, overlap = 280.5
PHY-3002 : Step(419): len = 94956.3, overlap = 266.25
PHY-3002 : Step(420): len = 97277.2, overlap = 251
PHY-3002 : Step(421): len = 94483.9, overlap = 250
PHY-3002 : Step(422): len = 94159.4, overlap = 249.5
PHY-3002 : Step(423): len = 93497.1, overlap = 248.5
PHY-3002 : Step(424): len = 91996.5, overlap = 250.5
PHY-3002 : Step(425): len = 90991.1, overlap = 253.75
PHY-3002 : Step(426): len = 89258.7, overlap = 251
PHY-3002 : Step(427): len = 88420.4, overlap = 247.5
PHY-3002 : Step(428): len = 87871.6, overlap = 252.25
PHY-3002 : Step(429): len = 85687.3, overlap = 262
PHY-3002 : Step(430): len = 84574.8, overlap = 265.5
PHY-3002 : Step(431): len = 83718, overlap = 265.75
PHY-3002 : Step(432): len = 82906.2, overlap = 268.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.69103e-06
PHY-3002 : Step(433): len = 83595.6, overlap = 265.75
PHY-3002 : Step(434): len = 86100.4, overlap = 260.25
PHY-3002 : Step(435): len = 90771.9, overlap = 252
PHY-3002 : Step(436): len = 91080.2, overlap = 248
PHY-3002 : Step(437): len = 91379.3, overlap = 241.75
PHY-3002 : Step(438): len = 92082.9, overlap = 239
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.13821e-05
PHY-3002 : Step(439): len = 93534.3, overlap = 230.75
PHY-3002 : Step(440): len = 98073.7, overlap = 218
PHY-3002 : Step(441): len = 99385.5, overlap = 208.25
PHY-3002 : Step(442): len = 100607, overlap = 197
PHY-3002 : Step(443): len = 102641, overlap = 192.25
PHY-3002 : Step(444): len = 103457, overlap = 185
PHY-3002 : Step(445): len = 104809, overlap = 177
PHY-3002 : Step(446): len = 105171, overlap = 170
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.18334e-05
PHY-3002 : Step(447): len = 108201, overlap = 161.75
PHY-3002 : Step(448): len = 115456, overlap = 151.5
PHY-3002 : Step(449): len = 114986, overlap = 150.75
PHY-3002 : Step(450): len = 115173, overlap = 146
PHY-3002 : Step(451): len = 115903, overlap = 143
PHY-3002 : Step(452): len = 117232, overlap = 146.25
PHY-3002 : Step(453): len = 118972, overlap = 148
PHY-3002 : Step(454): len = 118505, overlap = 149.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.36668e-05
PHY-3002 : Step(455): len = 120734, overlap = 148
PHY-3002 : Step(456): len = 123334, overlap = 139.5
PHY-3002 : Step(457): len = 123047, overlap = 141.5
PHY-3002 : Step(458): len = 123316, overlap = 139.75
PHY-3002 : Step(459): len = 123923, overlap = 139.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 8.18645e-05
PHY-3002 : Step(460): len = 125422, overlap = 130.5
PHY-3002 : Step(461): len = 130138, overlap = 122.5
PHY-3002 : Step(462): len = 130507, overlap = 115.25
PHY-3002 : Step(463): len = 131509, overlap = 118.25
PHY-3002 : Step(464): len = 132268, overlap = 111.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006500s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.869163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.31806e-06
PHY-3002 : Step(465): len = 131997, overlap = 159.5
PHY-3002 : Step(466): len = 127426, overlap = 169.25
PHY-3002 : Step(467): len = 122580, overlap = 176.5
PHY-3002 : Step(468): len = 120888, overlap = 178.5
PHY-3002 : Step(469): len = 117895, overlap = 185.25
PHY-3002 : Step(470): len = 114034, overlap = 199.25
PHY-3002 : Step(471): len = 111217, overlap = 204.5
PHY-3002 : Step(472): len = 107826, overlap = 207.5
PHY-3002 : Step(473): len = 104429, overlap = 221
PHY-3002 : Step(474): len = 102278, overlap = 225.5
PHY-3002 : Step(475): len = 100831, overlap = 233
PHY-3002 : Step(476): len = 99647.8, overlap = 235.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.63611e-06
PHY-3002 : Step(477): len = 100042, overlap = 235
PHY-3002 : Step(478): len = 100502, overlap = 234.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.01149e-05
PHY-3002 : Step(479): len = 101133, overlap = 231.75
PHY-3002 : Step(480): len = 103921, overlap = 221.75
PHY-3002 : Step(481): len = 107494, overlap = 205.75
PHY-3002 : Step(482): len = 108852, overlap = 202
PHY-3002 : Step(483): len = 111459, overlap = 196
PHY-3002 : Step(484): len = 112970, overlap = 192.5
PHY-3002 : Step(485): len = 114896, overlap = 185
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.02297e-05
PHY-3002 : Step(486): len = 116319, overlap = 182
PHY-3002 : Step(487): len = 119195, overlap = 174
PHY-3002 : Step(488): len = 120590, overlap = 168.25
PHY-3002 : Step(489): len = 121818, overlap = 168
PHY-3002 : Step(490): len = 123235, overlap = 162
PHY-3002 : Step(491): len = 125283, overlap = 147.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.04594e-05
PHY-3002 : Step(492): len = 126587, overlap = 141
PHY-3002 : Step(493): len = 131367, overlap = 129.75
PHY-3002 : Step(494): len = 133302, overlap = 127.25
PHY-3002 : Step(495): len = 133993, overlap = 122.25
PHY-3002 : Step(496): len = 135437, overlap = 118.25
PHY-3002 : Step(497): len = 137171, overlap = 110.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.869163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.26388e-05
PHY-3002 : Step(498): len = 138037, overlap = 184
PHY-3002 : Step(499): len = 140952, overlap = 169
PHY-3002 : Step(500): len = 139713, overlap = 165.5
PHY-3002 : Step(501): len = 138411, overlap = 162
PHY-3002 : Step(502): len = 136298, overlap = 169.5
PHY-3002 : Step(503): len = 133093, overlap = 172.5
PHY-3002 : Step(504): len = 131203, overlap = 175
PHY-3002 : Step(505): len = 128064, overlap = 179.25
PHY-3002 : Step(506): len = 124917, overlap = 178.25
PHY-3002 : Step(507): len = 122853, overlap = 183
PHY-3002 : Step(508): len = 121733, overlap = 186.5
PHY-3002 : Step(509): len = 120804, overlap = 189.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.52776e-05
PHY-3002 : Step(510): len = 124667, overlap = 181.25
PHY-3002 : Step(511): len = 128304, overlap = 170
PHY-3002 : Step(512): len = 127868, overlap = 169.5
PHY-3002 : Step(513): len = 127887, overlap = 170.25
PHY-3002 : Step(514): len = 127618, overlap = 169.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.96692e-05
PHY-3002 : Step(515): len = 132911, overlap = 159.75
PHY-3002 : Step(516): len = 138015, overlap = 141.5
PHY-3002 : Step(517): len = 138461, overlap = 138.5
PHY-3002 : Step(518): len = 138610, overlap = 135
PHY-3002 : Step(519): len = 140318, overlap = 129.5
PHY-3002 : Step(520): len = 141497, overlap = 130.25
PHY-3002 : Step(521): len = 141570, overlap = 132.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000158564
PHY-3002 : Step(522): len = 145364, overlap = 123.25
PHY-3002 : Step(523): len = 148605, overlap = 107
PHY-3002 : Step(524): len = 150776, overlap = 95
PHY-3002 : Step(525): len = 151555, overlap = 87.25
PHY-3002 : Step(526): len = 151962, overlap = 87.75
PHY-3002 : Step(527): len = 152205, overlap = 83.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000316257
PHY-3002 : Step(528): len = 155034, overlap = 80.25
PHY-3002 : Step(529): len = 157059, overlap = 74.75
PHY-3002 : Step(530): len = 159082, overlap = 72.25
PHY-3002 : Step(531): len = 159180, overlap = 72.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.141055s wall, 0.109201s user + 0.124801s system = 0.234002s CPU (165.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.869163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000207082
PHY-3002 : Step(532): len = 169724, overlap = 20.25
PHY-3002 : Step(533): len = 165140, overlap = 31.25
PHY-3002 : Step(534): len = 161415, overlap = 41
PHY-3002 : Step(535): len = 158735, overlap = 50.25
PHY-3002 : Step(536): len = 157749, overlap = 56.5
PHY-3002 : Step(537): len = 157336, overlap = 61.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000414164
PHY-3002 : Step(538): len = 159365, overlap = 56.25
PHY-3002 : Step(539): len = 160978, overlap = 56.25
PHY-3002 : Step(540): len = 162093, overlap = 55
PHY-3002 : Step(541): len = 162085, overlap = 55.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000828328
PHY-3002 : Step(542): len = 163639, overlap = 53.75
PHY-3002 : Step(543): len = 165912, overlap = 53.5
PHY-3002 : Step(544): len = 166823, overlap = 51
PHY-3002 : Step(545): len = 166956, overlap = 53.25
PHY-3002 : Step(546): len = 166995, overlap = 53.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017687s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (88.2%)

PHY-3001 : Legalized: Len = 173563, Over = 0
PHY-3001 : Final: Len = 173563, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 516080, over cnt = 92(0%), over = 103, worst = 2
PHY-1002 : len = 516672, over cnt = 34(0%), over = 37, worst = 2
PHY-1002 : len = 516696, over cnt = 11(0%), over = 12, worst = 2
PHY-1002 : len = 516392, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 516424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.124110s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (113.1%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 3 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2142 has valid locations, 55 needs to be replaced
PHY-3001 : design contains 2201 instances, 2185 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 19546, tnet num: 4460, tinst num: 2201, tnode num: 20980, tedge num: 31164.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 137 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.218280s wall, 1.216808s user + 0.000000s system = 1.216808s CPU (99.9%)

RUN-1004 : used memory is 745 MB, reserved memory is 699 MB, peak memory is 873 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4460 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 936 clock pins, and constraint 1434 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.399700s wall, 1.404009s user + 0.000000s system = 1.404009s CPU (100.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 181174
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.866224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(547): len = 180425, overlap = 0
PHY-3002 : Step(548): len = 180425, overlap = 0
PHY-3002 : Step(549): len = 180214, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003883s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.69345e-05
PHY-3002 : Step(550): len = 180084, overlap = 3.25
PHY-3002 : Step(551): len = 180084, overlap = 3.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.3869e-05
PHY-3002 : Step(552): len = 179988, overlap = 3
PHY-3002 : Step(553): len = 179988, overlap = 3
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000107738
PHY-3002 : Step(554): len = 179959, overlap = 2.5
PHY-3002 : Step(555): len = 179959, overlap = 2.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000125681
PHY-3002 : Step(556): len = 179890, overlap = 7.5
PHY-3002 : Step(557): len = 179890, overlap = 7.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000251363
PHY-3002 : Step(558): len = 179950, overlap = 7
PHY-3002 : Step(559): len = 179950, overlap = 7
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000502726
PHY-3002 : Step(560): len = 180087, overlap = 4.5
PHY-3002 : Step(561): len = 180087, overlap = 4.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020791s wall, 0.000000s user + 0.015600s system = 0.015600s CPU (75.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000391811
PHY-3002 : Step(562): len = 180055, overlap = 2.75
PHY-3002 : Step(563): len = 180055, overlap = 2.75
PHY-3002 : Step(564): len = 179991, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007262s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (429.6%)

PHY-3001 : Legalized: Len = 180216, Over = 0
PHY-3001 : Final: Len = 180216, Over = 0
RUN-1003 : finish command "place -eco" in  1.829583s wall, 1.981213s user + 0.109201s system = 2.090413s CPU (114.3%)

RUN-1004 : used memory is 751 MB, reserved memory is 704 MB, peak memory is 873 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  8.984114s wall, 18.283317s user + 0.858005s system = 19.141323s CPU (213.1%)

RUN-1004 : used memory is 751 MB, reserved memory is 704 MB, peak memory is 873 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 2828 to 1982
PHY-1001 : Pin misalignment score is improved from 1982 to 1948
PHY-1001 : Pin misalignment score is improved from 1948 to 1933
PHY-1001 : Pin misalignment score is improved from 1933 to 1932
PHY-1001 : Pin misalignment score is improved from 1932 to 1932
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2203 instances
RUN-1001 : 1097 mslices, 1088 lslices, 3 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4462 nets
RUN-1001 : 2883 nets have 2 pins
RUN-1001 : 756 nets have [3 - 5] pins
RUN-1001 : 517 nets have [6 - 10] pins
RUN-1001 : 198 nets have [11 - 20] pins
RUN-1001 : 105 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 504688, over cnt = 93(0%), over = 106, worst = 2
PHY-1002 : len = 505264, over cnt = 36(0%), over = 40, worst = 2
PHY-1002 : len = 505344, over cnt = 14(0%), over = 15, worst = 2
PHY-1002 : len = 505016, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 505032, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.122998s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (152.2%)

PHY-1001 : End global routing;  0.273165s wall, 0.327602s user + 0.000000s system = 0.327602s CPU (119.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 32080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.012390s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 32080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 77% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 764360, over cnt = 110(0%), over = 111, worst = 2
PHY-1001 : End Routed; 6.663156s wall, 10.857670s user + 0.031200s system = 10.888870s CPU (163.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 761200, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End DR Iter 1; 0.130156s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (95.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 760992, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 2; 0.052323s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (89.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 761040, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 761040
PHY-1001 : End DR Iter 3; 0.037567s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (83.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  9.136464s wall, 13.260085s user + 0.109201s system = 13.369286s CPU (146.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  10.127106s wall, 14.320892s user + 0.109201s system = 14.430093s CPU (142.5%)

RUN-1004 : used memory is 825 MB, reserved memory is 778 MB, peak memory is 1016 MB
RUN-1002 : start command "report_area -io_info -file mc8051_top_phy.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                     3
  #input                2
  #output               1
  #inout                0

Utilization Statistics
#lut                 4368   out of  19600   22.29%
#reg                  479   out of  19600    2.44%
#le                  4370
  #lut only          3891   out of   4370   89.04%
  #reg only             2   out of   4370    0.05%
  #lut&reg            477   out of   4370   10.92%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    2   out of    188    1.06%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db mc8051_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_pr.db" in  3.870838s wall, 2.277615s user + 0.093601s system = 2.371215s CPU (61.3%)

RUN-1004 : used memory is 825 MB, reserved memory is 778 MB, peak memory is 1016 MB
RUN-1002 : start command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000100011100000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2203
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 4462, pip num: 48366
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1732 valid insts, and 137656 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file mc8051_top.bit.
RUN-1003 : finish command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000100011100000000000000000" in  6.897531s wall, 22.479744s user + 0.124801s system = 22.604545s CPU (327.7%)

RUN-1004 : used memory is 822 MB, reserved memory is 775 MB, peak memory is 1016 MB
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_core_.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_core_struc.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_core_struc_cfg.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_cy_.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_cy_rtl.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_cy_rtl_cfg.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_ovcy_.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_ovcy_rtl.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_ovcy_rtl_cfg.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/alucore_.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/alucore_rtl.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/alucore_rtl_cfg.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/alumux_.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/alumux_rtl.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/alumux_rtl_cfg.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/comb_divider_.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/comb_divider_rtl.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/comb_divider_rtl_cfg.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/comb_mltplr_.vhd'
HDL-1007 : Sorry, too many errors..
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core_.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core_.vhd(76)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core_struc.vhd
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core_struc.vhd(67)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy_.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy_.vhd(72)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy_rtl.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy_rtl_cfg.vhd
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy_rtl_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy_.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy_.vhd(72)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy_rtl.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy_rtl_cfg.vhd
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy_rtl_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core_struc_cfg.vhd
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core_struc_cfg.vhd(67)
HDL-1007 : analyze VHDL file ../vhdl/alucore_.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore_.vhd(73)
HDL-1007 : analyze VHDL file ../vhdl/alucore_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/alucore_rtl.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/alucore_rtl_cfg.vhd
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore_rtl_cfg.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/alumux_.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux_.vhd(74)
HDL-1007 : analyze VHDL file ../vhdl/alumux_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/alumux_rtl.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/alumux_rtl_cfg.vhd
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux_rtl_cfg.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider_.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider_.vhd(72)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider_rtl.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider_rtl_cfg.vhd
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider_rtl_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr_.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr_.vhd(72)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr_rtl.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr_rtl_cfg.vhd
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr_rtl_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm_.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm_.vhd(74)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm_rtl.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm_rtl_cfg.vhd
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm_rtl_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/control_mem_.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem_.vhd(75)
HDL-1007 : analyze VHDL file ../vhdl/control_mem_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem_rtl.vhd(68)
HDL-1007 : analyze VHDL file ../vhdl/control_mem_rtl_cfg.vhd
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem_rtl_cfg.vhd(68)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust_.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust_.vhd(72)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust_rtl.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust_rtl_cfg.vhd
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust_rtl_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu_.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu_.vhd(75)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu_struc.vhd
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu_struc.vhd(67)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu_struc_cfg.vhd
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu_struc_cfg.vhd(67)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control_.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control_.vhd(74)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control_struc.vhd
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control_struc.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control_struc_cfg.vhd
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control_struc_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core_.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core_.vhd(75)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core_struc.vhd
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core_struc.vhd(67)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu_.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu_.vhd(71)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu_rtl.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu_rtl_cfg.vhd
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu_rtl_cfg.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr_.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr_.vhd(71)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr_rtl.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr_rtl_cfg.vhd
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr_rtl_cfg.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core_struc_cfg.vhd
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core_struc_cfg.vhd(67)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top_.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top_.vhd(74)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top_struc.vhd
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top_struc.vhd(66)
HDL-1007 : analyze VHDL file mc8051_rom.vhd
HDL-1007 : analyze entity mc8051_rom in mc8051_rom.vhd(13)
HDL-1007 : analyze architecture sim in mc8051_rom.vhd(20)
HDL-1007 : analyze configuration mc8051_rom_sim_cfg in mc8051_rom.vhd(927)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top_struc_cfg.vhd
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top_struc_cfg.vhd(66)
HDL-1007 : analyze verilog file al_ip/mc8051_ramx_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_ram_td.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(34)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top_.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core_.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control_.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm_.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm_rtl.vhd(2163)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem_.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem_rtl.vhd(695)
HDL-1007 : others clause is never selected in ../vhdl/control_mem_rtl.vhd(794)
HDL-1007 : others clause is never selected in ../vhdl/control_mem_rtl.vhd(800)
HDL-1007 : others clause is never selected in ../vhdl/control_mem_rtl.vhd(1112)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu_.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux_.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore_.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core_.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy_.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy_.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr_.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider_.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust_.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu_.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu_rtl.vhd(789)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu_rtl.vhd(1188)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr_.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr_rtl.vhd(510)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr_rtl.vhd(753)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : elaborate mc8051_rom(sim) in mc8051_rom.vhd(13)
HDL-1007 : extracting RAM for identifier 'PROGRAM' in mc8051_rom.vhd(22)
HDL-5007 WARNING: net 'PROGRAM' does not have a driver in mc8051_rom.vhd(22)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(34)
HDL-5007 WARNING: input port 'p0_i[7]' remains unconnected for this instance in MC8051OnBoard.v(8)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 3 RAMs.
RUN-6008 WARNING: Read Back Verilog Fail!! Schematic can not Work
GUI-5001 WARNING: Found no ADC files
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-1012 : SanityCheck: Model "mc8051_top"
SYN-1012 : SanityCheck: Model "mc8051_core"
SYN-1012 : SanityCheck: Model "mc8051_siu"
SYN-1012 : SanityCheck: Model "mc8051_tmrctr"
SYN-1012 : SanityCheck: Model "mc8051_alu"
SYN-1012 : SanityCheck: Model "dcml_adjust(dwidth=8)"
SYN-1012 : SanityCheck: Model "comb_divider"
SYN-1012 : SanityCheck: Model "comb_mltplr"
SYN-1012 : SanityCheck: Model "addsub_core(dwidth=8)"
SYN-1012 : SanityCheck: Model "addsub_cy"
SYN-1012 : SanityCheck: Model "addsub_ovcy"
SYN-1012 : SanityCheck: Model "alucore"
SYN-1012 : SanityCheck: Model "alumux"
SYN-1012 : SanityCheck: Model "mc8051_control"
SYN-1012 : SanityCheck: Model "control_fsm"
SYN-1012 : SanityCheck: Model "control_mem"
SYN-1012 : SanityCheck: Model "mc8051_ram"
SYN-1012 : SanityCheck: Model "mc8051_ramx"
SYN-1012 : SanityCheck: Model "mc8051_rom"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p0_i[7]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p0_i[6]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p0_i[5]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p0_i[4]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p0_i[3]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p0_i[2]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p0_i[1]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p0_i[0]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p1_i[7]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p1_i[6]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p1_i[5]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p1_i[4]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p1_i[3]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p1_i[2]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p1_i[1]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p1_i[0]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p2_i[7]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p2_i[6]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p2_i[5]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p2_i[4]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p2_i[3]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p2_i[2]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p2_i[1]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p2_i[0]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p3_i[7]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p3_i[6]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p3_i[5]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p3_i[4]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p3_i[3]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p3_i[2]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p3_i[1]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p3_i[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 592 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 866 instances.
SYN-1016 : Merged 23 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_mem0)
	 port mode: single port
	 port a size: 128 x 8	 write mode: READBEFOREWRITE
	 port b size: 128 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_ramx_mem0)
	 port mode: single port
	 port a size: 8192 x 8	 write mode: READBEFOREWRITE
	 port b size: 8192 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1011 : Flatten model MC8051OnBoard
SYN-1011 : Flatten model mc8051_top
SYN-1011 : Flatten model mc8051_core
SYN-1011 : Flatten model mc8051_siu
SYN-1011 : Flatten model mc8051_tmrctr
SYN-1011 : Flatten model mc8051_alu
SYN-1011 : Flatten model dcml_adjust(dwidth=8)
SYN-1011 : Flatten model comb_divider
SYN-1011 : Flatten model comb_mltplr
SYN-1011 : Flatten model addsub_core(dwidth=8)
SYN-1011 : Flatten model addsub_cy
SYN-1011 : Flatten model addsub_ovcy
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model alucore
SYN-1011 : Flatten model alumux
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model mc8051_control
SYN-1011 : Flatten model control_fsm
SYN-1011 : Flatten model control_mem
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model mc8051_ram
SYN-1011 : Flatten model mc8051_ramx
SYN-1011 : Flatten model mc8051_rom
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 43 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6221/593 useful/useless nets, 5954/533 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b0
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b1
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 45 mux instances.
SYN-1021 : Optimized 128 onehot mux instances.
SYN-1020 : Optimized 1568 distributor mux.
SYN-1016 : Merged 3227 instances.
SYN-1015 : Optimize round 1, 6065 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5734/111 useful/useless nets, 5491/2417 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff0_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff0_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff2_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff2_reg
SYN-1019 : Optimized 7 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 7 instances.
SYN-1015 : Optimize round 2, 2497 better
SYN-1014 : Optimize round 3
SYN-1032 : 5678/41 useful/useless nets, 5435/42 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 3, 89 better
SYN-1014 : Optimize round 4
SYN-1032 : 5674/0 useful/useless nets, 5431/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.726738s wall, 2.667617s user + 0.062400s system = 2.730018s CPU (100.1%)

RUN-1004 : used memory is 681 MB, reserved memory is 640 MB, peak memory is 1016 MB
RUN-1002 : start command "report_area -file mc8051_top_rtl.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                     3
  #input                2
  #output               1
  #inout                0

Gate Statistics
#Basic gates         3867
  #and               1701
  #nand                 0
  #or                 360
  #nor                  0
  #xor                 15
  #xnor                 0
  #buf                  0
  #not                361
  #bufif1               0
  #MX21               950
  #FADD                 0
  #DFF                480
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ             250
#MACRO_MULT             2
#MACRO_MUX           1258

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |MC8051OnBoard |3387   |480    |303    |
+------------------------------------------------+

RUN-1002 : start command "export_db mc8051_top_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_rtl.db" in  2.767163s wall, 1.700411s user + 0.078001s system = 1.778411s CPU (64.3%)

RUN-1004 : used memory is 703 MB, reserved memory is 672 MB, peak memory is 1016 MB
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_p.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_core_.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_core_struc.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_core_struc_cfg.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_cy_.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_cy_rtl.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_cy_rtl_cfg.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_ovcy_.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_ovcy_rtl.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_ovcy_rtl_cfg.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/alucore_.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/alucore_rtl.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/alucore_rtl_cfg.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/alumux_.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/alumux_rtl.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/alumux_rtl_cfg.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/comb_divider_.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/comb_divider_rtl.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/comb_divider_rtl_cfg.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/comb_mltplr_.vhd'
HDL-1007 : Sorry, too many errors..
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core_.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core_.vhd(76)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core_struc.vhd
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core_struc.vhd(67)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy_.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy_.vhd(72)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy_rtl.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy_rtl_cfg.vhd
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy_rtl_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy_.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy_.vhd(72)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy_rtl.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy_rtl_cfg.vhd
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy_rtl_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core_struc_cfg.vhd
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core_struc_cfg.vhd(67)
HDL-1007 : analyze VHDL file ../vhdl/alucore_.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore_.vhd(73)
HDL-1007 : analyze VHDL file ../vhdl/alucore_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/alucore_rtl.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/alucore_rtl_cfg.vhd
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore_rtl_cfg.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/alumux_.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux_.vhd(74)
HDL-1007 : analyze VHDL file ../vhdl/alumux_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/alumux_rtl.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/alumux_rtl_cfg.vhd
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux_rtl_cfg.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider_.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider_.vhd(72)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider_rtl.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider_rtl_cfg.vhd
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider_rtl_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr_.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr_.vhd(72)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr_rtl.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr_rtl_cfg.vhd
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr_rtl_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm_.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm_.vhd(74)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm_rtl.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm_rtl_cfg.vhd
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm_rtl_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/control_mem_.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem_.vhd(75)
HDL-1007 : analyze VHDL file ../vhdl/control_mem_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem_rtl.vhd(68)
HDL-1007 : analyze VHDL file ../vhdl/control_mem_rtl_cfg.vhd
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem_rtl_cfg.vhd(68)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust_.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust_.vhd(72)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust_rtl.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust_rtl_cfg.vhd
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust_rtl_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu_.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu_.vhd(75)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu_struc.vhd
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu_struc.vhd(67)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu_struc_cfg.vhd
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu_struc_cfg.vhd(67)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control_.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control_.vhd(74)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control_struc.vhd
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control_struc.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control_struc_cfg.vhd
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control_struc_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core_.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core_.vhd(75)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core_struc.vhd
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core_struc.vhd(67)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu_.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu_.vhd(71)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu_rtl.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu_rtl_cfg.vhd
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu_rtl_cfg.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr_.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr_.vhd(71)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr_rtl.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr_rtl_cfg.vhd
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr_rtl_cfg.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core_struc_cfg.vhd
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core_struc_cfg.vhd(67)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top_.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top_.vhd(74)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top_struc.vhd
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top_struc.vhd(66)
HDL-1007 : analyze VHDL file mc8051_rom.vhd
HDL-1007 : analyze entity mc8051_rom in mc8051_rom.vhd(13)
HDL-1007 : analyze architecture sim in mc8051_rom.vhd(20)
HDL-1007 : analyze configuration mc8051_rom_sim_cfg in mc8051_rom.vhd(927)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top_struc_cfg.vhd
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top_struc_cfg.vhd(66)
HDL-1007 : analyze verilog file al_ip/mc8051_ramx_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_ram_td.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-8007 ERROR: syntax error near ',' in MC8051OnBoard.v(11)
HDL-8007 ERROR: syntax error near ',' in MC8051OnBoard.v(12)
HDL-8007 ERROR: syntax error near ',' in MC8051OnBoard.v(13)
HDL-8007 ERROR: syntax error near ',' in MC8051OnBoard.v(14)
HDL-8007 ERROR: syntax error near ')' in MC8051OnBoard.v(16)
HDL-8007 ERROR: ignore module module due to previous errors in MC8051OnBoard.v(49)
HDL-1007 : Verilog file 'MC8051OnBoard.v' ignored due to errors
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-5007 WARNING: redeclaration of ansi port 'reset' is not allowed in MC8051OnBoard.v(7)
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_core_.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_core_struc.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_core_struc_cfg.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_cy_.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_cy_rtl.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_cy_rtl_cfg.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_ovcy_.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_ovcy_rtl.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_ovcy_rtl_cfg.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/alucore_.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/alucore_rtl.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/alucore_rtl_cfg.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/alumux_.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/alumux_rtl.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/alumux_rtl_cfg.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/comb_divider_.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/comb_divider_rtl.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/comb_divider_rtl_cfg.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/comb_mltplr_.vhd'
HDL-1007 : Sorry, too many errors..
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core_.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core_.vhd(76)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core_struc.vhd
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core_struc.vhd(67)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy_.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy_.vhd(72)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy_rtl.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy_rtl_cfg.vhd
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy_rtl_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy_.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy_.vhd(72)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy_rtl.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy_rtl_cfg.vhd
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy_rtl_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core_struc_cfg.vhd
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core_struc_cfg.vhd(67)
HDL-1007 : analyze VHDL file ../vhdl/alucore_.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore_.vhd(73)
HDL-1007 : analyze VHDL file ../vhdl/alucore_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/alucore_rtl.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/alucore_rtl_cfg.vhd
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore_rtl_cfg.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/alumux_.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux_.vhd(74)
HDL-1007 : analyze VHDL file ../vhdl/alumux_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/alumux_rtl.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/alumux_rtl_cfg.vhd
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux_rtl_cfg.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider_.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider_.vhd(72)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider_rtl.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider_rtl_cfg.vhd
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider_rtl_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr_.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr_.vhd(72)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr_rtl.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr_rtl_cfg.vhd
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr_rtl_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm_.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm_.vhd(74)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm_rtl.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm_rtl_cfg.vhd
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm_rtl_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/control_mem_.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem_.vhd(75)
HDL-1007 : analyze VHDL file ../vhdl/control_mem_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem_rtl.vhd(68)
HDL-1007 : analyze VHDL file ../vhdl/control_mem_rtl_cfg.vhd
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem_rtl_cfg.vhd(68)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust_.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust_.vhd(72)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust_rtl.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust_rtl_cfg.vhd
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust_rtl_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu_.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu_.vhd(75)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu_struc.vhd
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu_struc.vhd(67)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu_struc_cfg.vhd
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu_struc_cfg.vhd(67)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control_.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control_.vhd(74)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control_struc.vhd
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control_struc.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control_struc_cfg.vhd
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control_struc_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core_.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core_.vhd(75)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core_struc.vhd
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core_struc.vhd(67)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu_.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu_.vhd(71)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu_rtl.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu_rtl_cfg.vhd
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu_rtl_cfg.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr_.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr_.vhd(71)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr_rtl.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr_rtl_cfg.vhd
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr_rtl_cfg.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core_struc_cfg.vhd
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core_struc_cfg.vhd(67)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top_.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top_.vhd(74)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top_struc.vhd
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top_struc.vhd(66)
HDL-1007 : analyze VHDL file mc8051_rom.vhd
HDL-1007 : analyze entity mc8051_rom in mc8051_rom.vhd(13)
HDL-1007 : analyze architecture sim in mc8051_rom.vhd(20)
HDL-1007 : analyze configuration mc8051_rom_sim_cfg in mc8051_rom.vhd(927)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top_struc_cfg.vhd
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top_struc_cfg.vhd(66)
HDL-1007 : analyze verilog file al_ip/mc8051_ramx_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_ram_td.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-1007 : analyze verilog file al_ip/pll.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=59,CLKC1_DIV=64,CLKC2_DIV=118,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=58,CLKC1_CPHASE=63,CLKC2_CPHASE=117,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(48)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top_.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core_.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control_.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm_.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm_rtl.vhd(2163)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem_.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem_rtl.vhd(695)
HDL-1007 : others clause is never selected in ../vhdl/control_mem_rtl.vhd(794)
HDL-1007 : others clause is never selected in ../vhdl/control_mem_rtl.vhd(800)
HDL-1007 : others clause is never selected in ../vhdl/control_mem_rtl.vhd(1112)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu_.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux_.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore_.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core_.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy_.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy_.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr_.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider_.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust_.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu_.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu_rtl.vhd(789)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu_rtl.vhd(1188)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr_.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr_rtl.vhd(510)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr_rtl.vhd(753)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : elaborate mc8051_rom(sim) in mc8051_rom.vhd(13)
HDL-1007 : extracting RAM for identifier 'PROGRAM' in mc8051_rom.vhd(22)
HDL-5007 WARNING: net 'PROGRAM' does not have a driver in mc8051_rom.vhd(22)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(48)
HDL-5007 WARNING: input port 'p0_i[7]' remains unconnected for this instance in MC8051OnBoard.v(22)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 3 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  1.036643s wall, 1.045207s user + 0.000000s system = 1.045207s CPU (100.8%)

RUN-1004 : used memory is 662 MB, reserved memory is 615 MB, peak memory is 1016 MB
RUN-6008 WARNING: Read Back Verilog Fail!! Schematic can not Work
GUI-5001 WARNING: Found no ADC files
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-1012 : SanityCheck: Model "mc8051_top"
SYN-1012 : SanityCheck: Model "mc8051_core"
SYN-1012 : SanityCheck: Model "mc8051_siu"
SYN-1012 : SanityCheck: Model "mc8051_tmrctr"
SYN-1012 : SanityCheck: Model "mc8051_alu"
SYN-1012 : SanityCheck: Model "dcml_adjust(dwidth=8)"
SYN-1012 : SanityCheck: Model "comb_divider"
SYN-1012 : SanityCheck: Model "comb_mltplr"
SYN-1012 : SanityCheck: Model "addsub_core(dwidth=8)"
SYN-1012 : SanityCheck: Model "addsub_cy"
SYN-1012 : SanityCheck: Model "addsub_ovcy"
SYN-1012 : SanityCheck: Model "alucore"
SYN-1012 : SanityCheck: Model "alumux"
SYN-1012 : SanityCheck: Model "mc8051_control"
SYN-1012 : SanityCheck: Model "control_fsm"
SYN-1012 : SanityCheck: Model "control_mem"
SYN-1012 : SanityCheck: Model "mc8051_ram"
SYN-1012 : SanityCheck: Model "mc8051_ramx"
SYN-1012 : SanityCheck: Model "mc8051_rom"
SYN-1012 : SanityCheck: Model "pll"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(22) / pin "p0_i[7]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(22) / pin "p0_i[6]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(22) / pin "p0_i[5]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(22) / pin "p0_i[4]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(22) / pin "p0_i[3]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(22) / pin "p0_i[2]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(22) / pin "p0_i[1]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(22) / pin "p0_i[0]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(22) / pin "p1_i[7]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(22) / pin "p1_i[6]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(22) / pin "p1_i[5]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(22) / pin "p1_i[4]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(22) / pin "p1_i[3]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(22) / pin "p1_i[2]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(22) / pin "p1_i[1]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(22) / pin "p1_i[0]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(22) / pin "p2_i[7]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(22) / pin "p2_i[6]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(22) / pin "p2_i[5]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(22) / pin "p2_i[4]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(22) / pin "p2_i[3]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(22) / pin "p2_i[2]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(22) / pin "p2_i[1]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(22) / pin "p2_i[0]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(22) / pin "p3_i[7]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(22) / pin "p3_i[6]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(22) / pin "p3_i[5]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(22) / pin "p3_i[4]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(22) / pin "p3_i[3]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(22) / pin "p3_i[2]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(22) / pin "p3_i[1]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(22) / pin "p3_i[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 592 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 866 instances.
SYN-1016 : Merged 23 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_mem0)
	 port mode: single port
	 port a size: 128 x 8	 write mode: READBEFOREWRITE
	 port b size: 128 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_ramx_mem0)
	 port mode: single port
	 port a size: 8192 x 8	 write mode: READBEFOREWRITE
	 port b size: 8192 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1011 : Flatten model MC8051OnBoard
SYN-1011 : Flatten model mc8051_top
SYN-1011 : Flatten model mc8051_core
SYN-1011 : Flatten model mc8051_siu
SYN-1011 : Flatten model mc8051_tmrctr
SYN-1011 : Flatten model mc8051_alu
SYN-1011 : Flatten model dcml_adjust(dwidth=8)
SYN-1011 : Flatten model comb_divider
SYN-1011 : Flatten model comb_mltplr
SYN-1011 : Flatten model addsub_core(dwidth=8)
SYN-1011 : Flatten model addsub_cy
SYN-1011 : Flatten model addsub_ovcy
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model alucore
SYN-1011 : Flatten model alumux
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model mc8051_control
SYN-1011 : Flatten model control_fsm
SYN-1011 : Flatten model control_mem
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model mc8051_ram
SYN-1011 : Flatten model mc8051_ramx
SYN-1011 : Flatten model mc8051_rom
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model pll
SYN-1016 : Merged 44 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6224/594 useful/useless nets, 5956/533 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b0
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b1
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 45 mux instances.
SYN-1021 : Optimized 128 onehot mux instances.
SYN-1020 : Optimized 1568 distributor mux.
SYN-1016 : Merged 3227 instances.
SYN-1015 : Optimize round 1, 6066 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5737/111 useful/useless nets, 5493/2417 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff0_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff0_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff2_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff2_reg
SYN-1019 : Optimized 7 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 7 instances.
SYN-1015 : Optimize round 2, 2497 better
SYN-1014 : Optimize round 3
SYN-1032 : 5681/41 useful/useless nets, 5437/42 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 3, 89 better
SYN-1014 : Optimize round 4
SYN-1032 : 5677/0 useful/useless nets, 5433/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.695627s wall, 2.636417s user + 0.046800s system = 2.683217s CPU (99.5%)

RUN-1004 : used memory is 705 MB, reserved memory is 658 MB, peak memory is 1016 MB
RUN-1002 : start command "report_area -file mc8051_top_rtl.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                     3
  #input                2
  #output               1
  #inout                0

Gate Statistics
#Basic gates         3867
  #and               1701
  #nand                 0
  #or                 360
  #nor                  0
  #xor                 15
  #xnor                 0
  #buf                  0
  #not                361
  #bufif1               0
  #MX21               950
  #FADD                 0
  #DFF                480
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ             250
#MACRO_MULT             2
#MACRO_MUX           1258

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |MC8051OnBoard |3387   |480    |304    |
+------------------------------------------------+

RUN-1002 : start command "export_db mc8051_top_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_rtl.db" in  2.628473s wall, 1.762811s user + 0.140401s system = 1.903212s CPU (72.4%)

RUN-1004 : used memory is 725 MB, reserved memory is 676 MB, peak memory is 1016 MB
RUN-1002 : start command "optimize_gate -packarea mc8051_top_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 3 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ram/ram_ram_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ramx/ram_ramx_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_rom/ram_PROGRAM0"
SYN-2541 : Reading BRAM "u8051_inst/i_mc8051_rom/ram_PROGRAM0" init file "I:/Version1_6\td_proj\"00000010","00000001","11001010","00000010","00000011","01100100","01110101","10011000","01010000","01000011","10001001","00100000","01000011","10000111","10000000","01110101","10001101","11110100","01000011","10101000","10010000","11010010","10001110","00100010","11101111","00011111","10101100","00000110","01110000","00000001","00011110","01001100","01110000","11110110","00100010","00000010","00000010","01010110","10111011","00000001","00001100","11100101","10000010","00101001","11110101","10000010","11100101","10000011","00111010","11110101","10000011","11100000","00100010","01010000","00000110","11101001","00100101","10000010","11111000","11100110","00100010","10111011","11111110","00000110","11101001","00100101","10000010","11111000","11100010","00100010","11100101","10000010","00101001","11110101","10000010","11100101","10000011","00111010","11110101","10000011","11100100","10010011","00100010","11000010","11010101","11101100","00110000","11100111","00001001","10110010","11010101","11100100","11000011","10011101","11111101","11100100","10011100","11111100","11101110","00110000","11100111","00010101","10110010","11010101","11100100","11000011","10011111","11111111","11100100","10011110","11111110","00010010","00000000","10110110","11000011","11100100","10011101","11111101","11100100","10011100","11111100","10000000","00000011","00010010","00000000","10110110","00110000","11010101","00000111","11000011","11100100","10011111","11111111","11100100","10011110","11111110","00100010","11010000","10000011","11010000","10000010","11111000","11100100","10010011","01110000","00010010","01110100","00000001","10010011","01110000","00001101","10100011","10100011","10010011","11111000","01110100","00000001","10010011","11110101","10000010","10001000","10000011","11100100","01110011","01110100","00000010","10010011","10110101","11110000","00000110","01110100","00000011","10010011","01101000","01100000","11101001","10100011","10100011","10100011","10100011","10000000","11011000","10111100","00000000","00001011","10111110","00000000","00101001","11101111","10001101","11110000","10000100","11111111","10101101","11110000","00100010","11100100","11001100","11111000","01110101","11110000","00001000","11101111","00101111","11111111","11101110","00110011","11111110","11101100","00110011","11111100","11101110","10011101","11101100","10011000","01000000","00000101","11111100","11101110","10011101","11111110","00001111","11010101","11110000","11101001","11100100","11001110","11111101","00100010","11101101","11111000","11110101","11110000","11101110","10000100","00100000","11010010","00011100","11111110","10101101","11110000","01110101","11110000","00001000","11101111","00101111","11111111","11101101","00110011","11111101","01000000","00000111","10011000","01010000","00000110","11010101","11110000","11110010","00100010","11000011","10011000","11111101","00001111","11010101","11110000","11101010","00100010","10000101","10100000","10100000","11100100","10010000","00000000","00000001","11110000","10100011","11110000","10010000","00000000","00000001","11100000","11111010","10100011","11100000","11111011","01111100","00000000","01111101","01011111","11111111","10101110","00000010","00010010","00000000","01010011","11101101","00100100","00100000","11111111","01110100","00000011","00101011","11110101","10000010","01110100","00000000","00111010","11110101","10000011","11101111","11110000","10010000","00000000","00000010","11100000","00000100","11110000","01110000","00000110","10010000","00000000","00000001","11100000","00000100","11110000","10010000","00000000","00000001","11100000","10110100","00000011","11001001","10100011","11100000","10110100","11101000","11000100","01111111","10000000","01111110","00100101","00010010","00000010","11000000","00010010","00000011","01101100","01111111","11011100","01111110","11111111","00010010","00000000","00011000","01111011","11111111","01111010","00000011","01111001","01110011","01111101","00001000","01111100","00000000","00010010","00000011","00011111","11100100","10010000","00000000","00000001","11110000","10100011","11110000","10010000","00000000","00000001","11100000","11111110","10100011","11100000","11111111","11000011","10010100","11101000","11101110","01100100","10000000","10010100","10000011","01010000","00101110","01110100","00000011","00101111","11110101","10000010","01110100","00000000","00111110","11110101","10000011","11100000","11111001","01111010","00000000","01111011","00000000","01111101","00000001","01111100","00000000","00010010","00000011","00011111","01111111","10101100","01111110","10001010","00010010","00000000","00011000","10010000","00000000","00000010","11100000","00000100","11110000","01110000","11001000","10010000","00000000","00000001","11100000","00000100","11110000","10000000","11000000","00110000","00000000","10100010","11000010","00000000","01111011","00000001","01111010","00000011","01111001","11110000","01111101","00000100","01111100","00000000","00010010","00000011","00011111","10000000","10010001","01111000","01111111","11100100","11110110","11011000","11111101","01110101","10000001","00100000","00000010","00000010","00010001","00000010","00000001","00001011","11100100","10010011","10100011","11111000","11100100","10010011","10100011","01000000","00000011","11110110","10000000","00000001","11110010","00001000","11011111","11110100","10000000","00101001","11100100","10010011","10100011","11111000","01010100","00000111","00100100","00001100","11001000","11000011","00110011","11000100","01010100","00001111","01000100","00100000","11001000","10000011","01000000","00000100","11110100","01010110","10000000","00000001","01000110","11110110","11011111","11100100","10000000","00001011","00000001","00000010","00000100","00001000","00010000","00100000","01000000","10000000","10010000","00000011","01111010","11100100","01111110","00000001","10010011","01100000","10111100","10100011","11111111","01010100","00111111","00110000","11100101","00001001","01010100","00011111","11111110","11100100","10010011","10100011","01100000","00000001","00001110","11001111","01010100","11000000","00100101","11100000","01100000","10101000","01000000","10111000","11100100","10010011","10100011","11111010","11100100","10010011","10100011","11111000","11100100","10010011","10100011","11001000","11000101","10000010","11001000","11001010","11000101","10000011","11001010","11110000","10100011","11001000","11000101","10000010","11001000","11001010","11000101","10000011","11001010","11011111","11101001","11011110","11100111","10000000","10111110","11000000","11100000","11000000","10000011","11000000","10000010","11000000","11010000","01110101","11010000","00011000","00110000","10011000","01010011","11000010","10011000","10010000","00000000","00000000","11100101","10011001","11110000","11100000","11111111","11010011","10010100","01111111","01000000","00011010","10010000","00000011","11110101","11100100","11110000","11100000","00100100","11110000","11110101","10000010","11100100","00110100","00000011","11110101","10000011","11101111","11110000","11101111","00100100","10000000","10010000","00000011","11110100","11110000","10000000","00101010","10010000","00000011","11110101","11100000","00000100","11110000","10010000","00000000","00000000","11100000","11111111","10010000","00000011","11110101","11100000","11111110","00100100","11110000","11110101","10000010","11100100","00110100","00000011","11110101","10000011","11101111","11110000","10010000","00000011","11110100","11100000","01101111","11110000","11101110","10110100","00000011","00000101","11100000","01110000","00000010","11010010","00000000","11010000","11010000","11010000","10000010","11010000","10000011","11010000","11100000","00110010","11010010","10101111","11010010","10101100","01110101","10011000","01010000","01110101","10001001","00100000","01110101","10001000","01100000","01010011","10000111","01111111","11101111","10001110","11110000","00010010","00000000","10001001","00000010","11110010","00000100","10110000","00000010","11111001","00001001","01100000","00000011","00000000","00010010","11000000","00000011","00000111","00100101","10000000","00000011","00001001","01001011","00000000","00000011","00001110","10010110","00000000","00000000","00000000","00000011","00000111","01110101","10001011","11101000","01110101","10001101","11101000","00100010","01110101","10001011","11110100","01110101","10001101","11110100","00100010","01110101","10001011","11111010","01110101","10001101","11111010","00100010","10000000","00001111","01000011","10000111","10000000","10000000","00001010","01000011","10000111","10000000","01110101","10001011","11111110","01110101","10001101","11111110","00100010","01110101","10001011","11111101","01110101","10001101","11111101","00100010","10010000","00000011","11101011","11101011","11110000","10100011","11101010","11110000","10100011","11101001","11110000","10100011","11101100","11110000","10100011","11101101","11110000","11100100","11111101","11111100","10010000","00000011","11101011","11100000","11111011","10100011","11100000","11111010","10100011","11100000","11111001","10001101","10000010","10001100","10000011","00010010","00000000","00100110","11111111","00010010","00000011","01011100","00001101","10111101","00000000","00000001","00001100","11010011","10010000","00000011","11101111","11100000","10011101","10010000","00000011","11101110","11100000","10011100","01010000","11011000","00100010","10001111","10011001","00110000","10011001","11111101","11000010","10011001","00100010","11000010","10101111","10000101","10100000","10100000","11010010","10101111","00110010","11010010","10101000","11010010","10001000","11010010","10101111","00100010","01101000","01100101","01101100","01101100","01101111","00001010","00000000","11000001","00000000","00000000","00000000","00000000")"
SYN-8441 ERROR: Unable to open "I:/Version1_6\td_proj\"00000010","00000001","11001010","00000010","00000011","01100100","01110101","10011000","01010000","01000011","10001001","00100000","01000011","10000111","10000000","01110101","10001101","11110100","01000011","10101000","10010000","11010010","10001110","00100010","11101111","00011111","10101100","00000110","01110000","00000001","00011110","01001100","01110000","11110110","00100010","00000010","00000010","01010110","10111011","00000001","00001100","11100101","10000010","00101001","11110101","10000010","11100101","10000011","00111010","11110101","10000011","11100000","00100010","01010000","00000110","11101001","00100101","10000010","11111000","11100110","00100010","10111011","11111110","00000110","11101001","00100101","10000010","11111000","11100010","00100010","11100101","10000010","00101001","11110101","10000010","11100101","10000011","00111010","11110101","10000011","11100100","10010011","00100010","11000010","11010101","11101100","00110000","11100111","00001001","10110010","11010101","11100100","11000011","10011101","11111101","11100100","10011100","11111100","11101110","00110000","11100111","00010101","10110010","11010101","11100100","11000011","10011111","11111111","11100100","10011110","11111110","00010010","00000000","10110110","11000011","11100100","10011101","11111101","11100100","10011100","11111100","10000000","00000011","00010010","00000000","10110110","00110000","11010101","00000111","11000011","11100100","10011111","11111111","11100100","10011110","11111110","00100010","11010000","10000011","11010000","10000010","11111000","11100100","10010011","01110000","00010010","01110100","00000001","10010011","01110000","00001101","10100011","10100011","10010011","11111000","01110100","00000001","10010011","11110101","10000010","10001000","10000011","11100100","01110011","01110100","00000010","10010011","10110101","11110000","00000110","01110100","00000011","10010011","01101000","01100000","11101001","10100011","10100011","10100011","10100011","10000000","11011000","10111100","00000000","00001011","10111110","00000000","00101001","11101111","10001101","11110000","10000100","11111111","10101101","11110000","00100010","11100100","11001100","11111000","01110101","11110000","00001000","11101111","00101111","11111111","11101110","00110011","11111110","11101100","00110011","11111100","11101110","10011101","11101100","10011000","01000000","00000101","11111100","11101110","10011101","11111110","00001111","11010101","11110000","11101001","11100100","11001110","11111101","00100010","11101101","11111000","11110101","11110000","11101110","10000100","00100000","11010010","00011100","11111110","10101101","11110000","01110101","11110000","00001000","11101111","00101111","11111111","11101101","00110011","11111101","01000000","00000111","10011000","01010000","00000110","11010101","11110000","11110010","00100010","11000011","10011000","11111101","00001111","11010101","11110000","11101010","00100010","10000101","10100000","10100000","11100100","10010000","00000000","00000001","11110000","10100011","11110000","10010000","00000000","00000001","11100000","11111010","10100011","11100000","11111011","01111100","00000000","01111101","01011111","11111111","10101110","00000010","00010010","00000000","01010011","11101101","00100100","00100000","11111111","01110100","00000011","00101011","11110101","10000010","01110100","00000000","00111010","11110101","10000011","11101111","11110000","10010000","00000000","00000010","11100000","00000100","11110000","01110000","00000110","10010000","00000000","00000001","11100000","00000100","11110000","10010000","00000000","00000001","11100000","10110100","00000011","11001001","10100011","11100000","10110100","11101000","11000100","01111111","10000000","01111110","00100101","00010010","00000010","11000000","00010010","00000011","01101100","01111111","11011100","01111110","11111111","00010010","00000000","00011000","01111011","11111111","01111010","00000011","01111001","01110011","01111101","00001000","01111100","00000000","00010010","00000011","00011111","11100100","10010000","00000000","00000001","11110000","10100011","11110000","10010000","00000000","00000001","11100000","11111110","10100011","11100000","11111111","11000011","10010100","11101000","11101110","01100100","10000000","10010100","10000011","01010000","00101110","01110100","00000011","00101111","11110101","10000010","01110100","00000000","00111110","11110101","10000011","11100000","11111001","01111010","00000000","01111011","00000000","01111101","00000001","01111100","00000000","00010010","00000011","00011111","01111111","10101100","01111110","10001010","00010010","00000000","00011000","10010000","00000000","00000010","11100000","00000100","11110000","01110000","11001000","10010000","00000000","00000001","11100000","00000100","11110000","10000000","11000000","00110000","00000000","10100010","11000010","00000000","01111011","00000001","01111010","00000011","01111001","11110000","01111101","00000100","01111100","00000000","00010010","00000011","00011111","10000000","10010001","01111000","01111111","11100100","11110110","11011000","11111101","01110101","10000001","00100000","00000010","00000010","00010001","00000010","00000001","00001011","11100100","10010011","10100011","11111000","11100100","10010011","10100011","01000000","00000011","11110110","10000000","00000001","11110010","00001000","11011111","11110100","10000000","00101001","11100100","10010011","10100011","11111000","01010100","00000111","00100100","00001100","11001000","11000011","00110011","11000100","01010100","00001111","01000100","00100000","11001000","10000011","01000000","00000100","11110100","01010110","10000000","00000001","01000110","11110110","11011111","11100100","10000000","00001011","00000001","00000010","00000100","00001000","00010000","00100000","01000000","10000000","10010000","00000011","01111010","11100100","01111110","00000001","10010011","01100000","10111100","10100011","11111111","01010100","00111111","00110000","11100101","00001001","01010100","00011111","11111110","11100100","10010011","10100011","01100000","00000001","00001110","11001111","01010100","11000000","00100101","11100000","01100000","10101000","01000000","10111000","11100100","10010011","10100011","11111010","11100100","10010011","10100011","11111000","11100100","10010011","10100011","11001000","11000101","10000010","11001000","11001010","11000101","10000011","11001010","11110000","10100011","11001000","11000101","10000010","11001000","11001010","11000101","10000011","11001010","11011111","11101001","11011110","11100111","10000000","10111110","11000000","11100000","11000000","10000011","11000000","10000010","11000000","11010000","01110101","11010000","00011000","00110000","10011000","01010011","11000010","10011000","10010000","00000000","00000000","11100101","10011001","11110000","11100000","11111111","11010011","10010100","01111111","01000000","00011010","10010000","00000011","11110101","11100100","11110000","11100000","00100100","11110000","11110101","10000010","11100100","00110100","00000011","11110101","10000011","11101111","11110000","11101111","00100100","10000000","10010000","00000011","11110100","11110000","10000000","00101010","10010000","00000011","11110101","11100000","00000100","11110000","10010000","00000000","00000000","11100000","11111111","10010000","00000011","11110101","11100000","11111110","00100100","11110000","11110101","10000010","11100100","00110100","00000011","11110101","10000011","11101111","11110000","10010000","00000011","11110100","11100000","01101111","11110000","11101110","10110100","00000011","00000101","11100000","01110000","00000010","11010010","00000000","11010000","11010000","11010000","10000010","11010000","10000011","11010000","11100000","00110010","11010010","10101111","11010010","10101100","01110101","10011000","01010000","01110101","10001001","00100000","01110101","10001000","01100000","01010011","10000111","01111111","11101111","10001110","11110000","00010010","00000000","10001001","00000010","11110010","00000100","10110000","00000010","11111001","00001001","01100000","00000011","00000000","00010010","11000000","00000011","00000111","00100101","10000000","00000011","00001001","01001011","00000000","00000011","00001110","10010110","00000000","00000000","00000000","00000011","00000111","01110101","10001011","11101000","01110101","10001101","11101000","00100010","01110101","10001011","11110100","01110101","10001101","11110100","00100010","01110101","10001011","11111010","01110101","10001101","11111010","00100010","10000000","00001111","01000011","10000111","10000000","10000000","00001010","01000011","10000111","10000000","01110101","10001011","11111110","01110101","10001101","11111110","00100010","01110101","10001011","11111101","01110101","10001101","11111101","00100010","10010000","00000011","11101011","11101011","11110000","10100011","11101010","11110000","10100011","11101001","11110000","10100011","11101100","11110000","10100011","11101101","11110000","11100100","11111101","11111100","10010000","00000011","11101011","11100000","11111011","10100011","11100000","11111010","10100011","11100000","11111001","10001101","10000010","10001100","10000011","00010010","00000000","00100110","11111111","00010010","00000011","01011100","00001101","10111101","00000000","00000001","00001100","11010011","10010000","00000011","11101111","11100000","10011101","10010000","00000011","11101110","11100000","10011100","01010000","11011000","00100010","10001111","10011001","00110000","10011001","11111101","11000010","10011001","00100010","11000010","10101111","10000101","10100000","10100000","11010010","10101111","00110010","11010010","10101000","11010010","10001000","11010010","10101111","00100010","01101000","01100101","01101100","01101100","01101111","00001010","00000000","11000001","00000000","00000000","00000000","00000000")"
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5686/0 useful/useless nets, 5450/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7839/0 useful/useless nets, 7603/0 useful/useless insts
SYN-1016 : Merged 1584 instances.
SYN-2501 : Optimize round 1, 3307 better
SYN-2501 : Optimize round 2
SYN-1032 : 6255/0 useful/useless nets, 6019/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 63 instances into 2 LUTs, name keeping = 50%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-1032 : 18563/9 useful/useless nets, 18327/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance u8051_inst/i_mc8051_core/i_mc8051_control/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 4083 (3.35), #lev = 41 (30.92)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   3.88 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 17417 instances into 3958 LUTs, name keeping = 21%.
SYN-1001 : Packing model "MC8051OnBoard" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 5061/5 useful/useless nets, 4828/5 useful/useless insts
SYN-1015 : Optimize round 1, 10 better
SYN-1014 : Optimize round 2
SYN-1032 : 5061/0 useful/useless nets, 4828/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 479 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 203 adder to BLE ...
SYN-4008 : Packed 203 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3954 LUT to BLE ...
SYN-4008 : Packed 3954 LUT and 458 SEQ to BLE.
SYN-4003 : Packing 21 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (21 nodes)...
SYN-4004 : #1: Packed 19 SEQ (23 nodes)...
SYN-4005 : Packed 19 SEQ with LUT/SLICE
SYN-4006 : 3477 single LUT's are left
SYN-4006 : 2 single SEQ's are left
SYN-4011 : Packing model "MC8051OnBoard" (AL_USER_NORMAL) with 3956/4135 primitive instances ...
RUN-1002 : start command "report_area -file mc8051_top_gate.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                     3
  #input                2
  #output               1
  #inout                0

Utilization Statistics
#lut                 4272   out of  19600   21.80%
#reg                  479   out of  19600    2.44%
#le                  4274
  #lut only          3795   out of   4274   88.79%
  #reg only             2   out of   4274    0.05%
  #lut&reg            477   out of   4274   11.16%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    3   out of    188    1.60%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module        |le    |lut   |seq   |
+---------------------------------------------+
|top      |MC8051OnBoard |4274  |4272  |479   |
+---------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea mc8051_top_gate.area" in  15.919548s wall, 15.865302s user + 0.093601s system = 15.958902s CPU (100.2%)

RUN-1004 : used memory is 755 MB, reserved memory is 705 MB, peak memory is 1016 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model MC8051OnBoard
RUN-1002 : start command "export_db mc8051_top_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_gate.db" in  3.644149s wall, 2.277615s user + 0.156001s system = 2.433616s CPU (66.8%)

RUN-1004 : used memory is 789 MB, reserved memory is 736 MB, peak memory is 1016 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net mcu_clk_110592 is clkc1 of pll u_pll/pll_inst.
SYN-4019 : Net sysclk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net sysclk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net mcu_clk_110592 as clock net
SYN-4025 : Tag rtl::Net sysclk_pad as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2157 instances
RUN-1001 : 1069 mslices, 1068 lslices, 3 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4417 nets
RUN-1001 : 2901 nets have 2 pins
RUN-1001 : 764 nets have [3 - 5] pins
RUN-1001 : 507 nets have [6 - 10] pins
RUN-1001 : 150 nets have [11 - 20] pins
RUN-1001 : 88 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2155 instances, 2137 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 19230, tnet num: 4415, tinst num: 2155, tnode num: 20664, tedge num: 30759.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 137 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.164224s wall, 1.170008s user + 0.000000s system = 1.170008s CPU (100.5%)

RUN-1004 : used memory is 803 MB, reserved memory is 748 MB, peak memory is 1016 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4415 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 936 clock pins, and constraint 1434 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.343862s wall, 1.341609s user + 0.015600s system = 1.357209s CPU (101.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.33855e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 21%, beta_incr = 0.869163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(565): len = 1.02451e+06, overlap = 24.75
PHY-3002 : Step(566): len = 845848, overlap = 27
PHY-3002 : Step(567): len = 762376, overlap = 33.75
PHY-3002 : Step(568): len = 687804, overlap = 42
PHY-3002 : Step(569): len = 622553, overlap = 53.5
PHY-3002 : Step(570): len = 582698, overlap = 66.75
PHY-3002 : Step(571): len = 538191, overlap = 85.5
PHY-3002 : Step(572): len = 497526, overlap = 101
PHY-3002 : Step(573): len = 464564, overlap = 115
PHY-3002 : Step(574): len = 433044, overlap = 132.25
PHY-3002 : Step(575): len = 400147, overlap = 150
PHY-3002 : Step(576): len = 372693, overlap = 166.25
PHY-3002 : Step(577): len = 340605, overlap = 177
PHY-3002 : Step(578): len = 316677, overlap = 187.5
PHY-3002 : Step(579): len = 293037, overlap = 199.5
PHY-3002 : Step(580): len = 269592, overlap = 217.25
PHY-3002 : Step(581): len = 248876, overlap = 230
PHY-3002 : Step(582): len = 223436, overlap = 252.75
PHY-3002 : Step(583): len = 203552, overlap = 268.5
PHY-3002 : Step(584): len = 187864, overlap = 288.5
PHY-3002 : Step(585): len = 161681, overlap = 304.5
PHY-3002 : Step(586): len = 136845, overlap = 325.25
PHY-3002 : Step(587): len = 128763, overlap = 328.5
PHY-3002 : Step(588): len = 111598, overlap = 343.75
PHY-3002 : Step(589): len = 77836.6, overlap = 379.5
PHY-3002 : Step(590): len = 75495.7, overlap = 381
PHY-3002 : Step(591): len = 61735.2, overlap = 391.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.90693e-06
PHY-3002 : Step(592): len = 60473.6, overlap = 391.5
PHY-3002 : Step(593): len = 60789.3, overlap = 390
PHY-3002 : Step(594): len = 61325.1, overlap = 389.5
PHY-3002 : Step(595): len = 68810.4, overlap = 385.75
PHY-3002 : Step(596): len = 76525, overlap = 370
PHY-3002 : Step(597): len = 76276.5, overlap = 367.25
PHY-3002 : Step(598): len = 75980.5, overlap = 365
PHY-3002 : Step(599): len = 78675.8, overlap = 356.5
PHY-3002 : Step(600): len = 83417.7, overlap = 347.25
PHY-3002 : Step(601): len = 82971.2, overlap = 343
PHY-3002 : Step(602): len = 83660.5, overlap = 334.75
PHY-3002 : Step(603): len = 83624.6, overlap = 330
PHY-3002 : Step(604): len = 84146.7, overlap = 320.75
PHY-3002 : Step(605): len = 84533.7, overlap = 311
PHY-3002 : Step(606): len = 85118.6, overlap = 303
PHY-3002 : Step(607): len = 84160.6, overlap = 297.25
PHY-3002 : Step(608): len = 83615.2, overlap = 292
PHY-3002 : Step(609): len = 83390.6, overlap = 285
PHY-3002 : Step(610): len = 82112, overlap = 276
PHY-3002 : Step(611): len = 81937.4, overlap = 271
PHY-3002 : Step(612): len = 80220.5, overlap = 270.5
PHY-3002 : Step(613): len = 79504.8, overlap = 273.25
PHY-3002 : Step(614): len = 78826.4, overlap = 275
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.81385e-06
PHY-3002 : Step(615): len = 78718.4, overlap = 274.5
PHY-3002 : Step(616): len = 79712.6, overlap = 273.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.77124e-06
PHY-3002 : Step(617): len = 79967.3, overlap = 275.5
PHY-3002 : Step(618): len = 84584.9, overlap = 253.75
PHY-3002 : Step(619): len = 91669.2, overlap = 250.5
PHY-3002 : Step(620): len = 91678.6, overlap = 251
PHY-3002 : Step(621): len = 91765, overlap = 251
PHY-3002 : Step(622): len = 92630.3, overlap = 247.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.15425e-05
PHY-3002 : Step(623): len = 93302.2, overlap = 246.25
PHY-3002 : Step(624): len = 98768.5, overlap = 230.5
PHY-3002 : Step(625): len = 101982, overlap = 215.75
PHY-3002 : Step(626): len = 102448, overlap = 207
PHY-3002 : Step(627): len = 104275, overlap = 195
PHY-3002 : Step(628): len = 107469, overlap = 175
PHY-3002 : Step(629): len = 110828, overlap = 162.25
PHY-3002 : Step(630): len = 111003, overlap = 161
PHY-3002 : Step(631): len = 111280, overlap = 156.5
PHY-3002 : Step(632): len = 111827, overlap = 152.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.3085e-05
PHY-3002 : Step(633): len = 112873, overlap = 145.75
PHY-3002 : Step(634): len = 115909, overlap = 135.75
PHY-3002 : Step(635): len = 116278, overlap = 133
PHY-3002 : Step(636): len = 117451, overlap = 131
PHY-3002 : Step(637): len = 118752, overlap = 125.25
PHY-3002 : Step(638): len = 120823, overlap = 127
PHY-3002 : Step(639): len = 121244, overlap = 125.75
PHY-3002 : Step(640): len = 121370, overlap = 126.5
PHY-3002 : Step(641): len = 121519, overlap = 126.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.61699e-05
PHY-3002 : Step(642): len = 122341, overlap = 129.75
PHY-3002 : Step(643): len = 124957, overlap = 130
PHY-3002 : Step(644): len = 126293, overlap = 130
PHY-3002 : Step(645): len = 126940, overlap = 127.75
PHY-3002 : Step(646): len = 128330, overlap = 126.25
PHY-3002 : Step(647): len = 129227, overlap = 125.5
PHY-3002 : Step(648): len = 129557, overlap = 123.5
PHY-3002 : Step(649): len = 130000, overlap = 117.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 9.23398e-05
PHY-3002 : Step(650): len = 131022, overlap = 116.25
PHY-3002 : Step(651): len = 133172, overlap = 113.25
PHY-3002 : Step(652): len = 133761, overlap = 103.75
PHY-3002 : Step(653): len = 134399, overlap = 97.25
PHY-3002 : Step(654): len = 134623, overlap = 95
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006810s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.869163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.58909e-06
PHY-3002 : Step(655): len = 134365, overlap = 152
PHY-3002 : Step(656): len = 129082, overlap = 163.75
PHY-3002 : Step(657): len = 124201, overlap = 170.25
PHY-3002 : Step(658): len = 121679, overlap = 171.75
PHY-3002 : Step(659): len = 117205, overlap = 191.25
PHY-3002 : Step(660): len = 112533, overlap = 203
PHY-3002 : Step(661): len = 110126, overlap = 209.75
PHY-3002 : Step(662): len = 107091, overlap = 216.5
PHY-3002 : Step(663): len = 104766, overlap = 224.5
PHY-3002 : Step(664): len = 101510, overlap = 235.75
PHY-3002 : Step(665): len = 98713.7, overlap = 238.25
PHY-3002 : Step(666): len = 97030.6, overlap = 239.75
PHY-3002 : Step(667): len = 95783.9, overlap = 241
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.17819e-06
PHY-3002 : Step(668): len = 96864.2, overlap = 239
PHY-3002 : Step(669): len = 99045.3, overlap = 238
PHY-3002 : Step(670): len = 101416, overlap = 231.25
PHY-3002 : Step(671): len = 102853, overlap = 226.75
PHY-3002 : Step(672): len = 104351, overlap = 221.25
PHY-3002 : Step(673): len = 105579, overlap = 216
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.43564e-05
PHY-3002 : Step(674): len = 107341, overlap = 211.25
PHY-3002 : Step(675): len = 110160, overlap = 201.5
PHY-3002 : Step(676): len = 110509, overlap = 199.25
PHY-3002 : Step(677): len = 111936, overlap = 194.75
PHY-3002 : Step(678): len = 114334, overlap = 181.25
PHY-3002 : Step(679): len = 114781, overlap = 175.75
PHY-3002 : Step(680): len = 115483, overlap = 169.25
PHY-3002 : Step(681): len = 116202, overlap = 165.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.87127e-05
PHY-3002 : Step(682): len = 118267, overlap = 156.25
PHY-3002 : Step(683): len = 122522, overlap = 144.75
PHY-3002 : Step(684): len = 122853, overlap = 142
PHY-3002 : Step(685): len = 124185, overlap = 138.25
PHY-3002 : Step(686): len = 126748, overlap = 130.25
PHY-3002 : Step(687): len = 128425, overlap = 125.25
PHY-3002 : Step(688): len = 129037, overlap = 119.75
PHY-3002 : Step(689): len = 130075, overlap = 114
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.74255e-05
PHY-3002 : Step(690): len = 133348, overlap = 105.75
PHY-3002 : Step(691): len = 137205, overlap = 100
PHY-3002 : Step(692): len = 136885, overlap = 98.75
PHY-3002 : Step(693): len = 137273, overlap = 94.25
PHY-3002 : Step(694): len = 138035, overlap = 91.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000111779
PHY-3002 : Step(695): len = 142064, overlap = 82.5
PHY-3002 : Step(696): len = 146319, overlap = 73.5
PHY-3002 : Step(697): len = 145853, overlap = 74.25
PHY-3002 : Step(698): len = 146134, overlap = 72.25
PHY-3002 : Step(699): len = 146391, overlap = 73
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000211035
PHY-3002 : Step(700): len = 149107, overlap = 70
PHY-3002 : Step(701): len = 151556, overlap = 67.5
PHY-3002 : Step(702): len = 152051, overlap = 67
PHY-3002 : Step(703): len = 152284, overlap = 67
PHY-3002 : Step(704): len = 152661, overlap = 66
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000398072
PHY-3002 : Step(705): len = 154067, overlap = 64.75
PHY-3002 : Step(706): len = 155006, overlap = 63
PHY-3002 : Step(707): len = 155245, overlap = 63
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.869163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.5535e-05
PHY-3002 : Step(708): len = 155222, overlap = 128.25
PHY-3002 : Step(709): len = 153934, overlap = 119.75
PHY-3002 : Step(710): len = 151880, overlap = 112.5
PHY-3002 : Step(711): len = 149584, overlap = 107
PHY-3002 : Step(712): len = 147657, overlap = 109.5
PHY-3002 : Step(713): len = 145925, overlap = 111.75
PHY-3002 : Step(714): len = 143797, overlap = 114
PHY-3002 : Step(715): len = 142231, overlap = 118.75
PHY-3002 : Step(716): len = 140868, overlap = 121.25
PHY-3002 : Step(717): len = 140172, overlap = 125.25
PHY-3002 : Step(718): len = 139416, overlap = 128
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00011107
PHY-3002 : Step(719): len = 142816, overlap = 122.25
PHY-3002 : Step(720): len = 145076, overlap = 115.5
PHY-3002 : Step(721): len = 145226, overlap = 113.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000210429
PHY-3002 : Step(722): len = 149086, overlap = 104.25
PHY-3002 : Step(723): len = 153976, overlap = 89
PHY-3002 : Step(724): len = 154775, overlap = 80.5
PHY-3002 : Step(725): len = 155196, overlap = 77.5
PHY-3002 : Step(726): len = 155783, overlap = 77
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.132154s wall, 0.109201s user + 0.124801s system = 0.234002s CPU (177.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 26%, beta_incr = 0.869163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000172933
PHY-3002 : Step(727): len = 166671, overlap = 19
PHY-3002 : Step(728): len = 162566, overlap = 32
PHY-3002 : Step(729): len = 159291, overlap = 40.75
PHY-3002 : Step(730): len = 156808, overlap = 53
PHY-3002 : Step(731): len = 155546, overlap = 59.5
PHY-3002 : Step(732): len = 154921, overlap = 64.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000345866
PHY-3002 : Step(733): len = 157625, overlap = 58.75
PHY-3002 : Step(734): len = 159393, overlap = 57.25
PHY-3002 : Step(735): len = 159630, overlap = 59
PHY-3002 : Step(736): len = 160172, overlap = 61
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000632947
PHY-3002 : Step(737): len = 162059, overlap = 60.75
PHY-3002 : Step(738): len = 163870, overlap = 56.25
PHY-3002 : Step(739): len = 165148, overlap = 59.5
PHY-3002 : Step(740): len = 165461, overlap = 57.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018333s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (85.1%)

PHY-3001 : Legalized: Len = 172422, Over = 0
PHY-3001 : Final: Len = 172422, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 504424, over cnt = 92(0%), over = 108, worst = 3
PHY-1002 : len = 505416, over cnt = 35(0%), over = 41, worst = 2
PHY-1002 : len = 505440, over cnt = 13(0%), over = 16, worst = 2
PHY-1002 : len = 505392, over cnt = 5(0%), over = 7, worst = 2
PHY-1002 : len = 504912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.114548s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (136.2%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 3 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2141 has valid locations, 60 needs to be replaced
PHY-3001 : design contains 2207 instances, 2189 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 19593, tnet num: 4467, tinst num: 2207, tnode num: 21039, tedge num: 31229.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 137 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.206113s wall, 1.201208s user + 0.000000s system = 1.201208s CPU (99.6%)

RUN-1004 : used memory is 852 MB, reserved memory is 797 MB, peak memory is 1016 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4467 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 944 clock pins, and constraint 1446 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.384918s wall, 1.372809s user + 0.000000s system = 1.372809s CPU (99.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 180987
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.865980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(741): len = 180409, overlap = 0
PHY-3002 : Step(742): len = 180445, overlap = 0
PHY-3002 : Step(743): len = 180445, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003994s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.865980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.20477e-05
PHY-3002 : Step(744): len = 180212, overlap = 1.75
PHY-3002 : Step(745): len = 180212, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.40955e-05
PHY-3002 : Step(746): len = 180082, overlap = 1.75
PHY-3002 : Step(747): len = 180091, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000128191
PHY-3002 : Step(748): len = 180057, overlap = 1.25
PHY-3002 : Step(749): len = 180057, overlap = 1.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.865980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000144975
PHY-3002 : Step(750): len = 179946, overlap = 8.25
PHY-3002 : Step(751): len = 179946, overlap = 8.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00028995
PHY-3002 : Step(752): len = 180017, overlap = 7
PHY-3002 : Step(753): len = 180017, overlap = 7
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000546798
PHY-3002 : Step(754): len = 180164, overlap = 5.25
PHY-3002 : Step(755): len = 180164, overlap = 5.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.025533s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (122.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.865980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00034533
PHY-3002 : Step(756): len = 180266, overlap = 2.25
PHY-3002 : Step(757): len = 180266, overlap = 2.25
PHY-3002 : Step(758): len = 180177, overlap = 3.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007614s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (204.9%)

PHY-3001 : Legalized: Len = 180558, Over = 0
PHY-3001 : Final: Len = 180558, Over = 0
RUN-1003 : finish command "place -eco" in  1.844842s wall, 1.856412s user + 0.078001s system = 1.934412s CPU (104.9%)

RUN-1004 : used memory is 857 MB, reserved memory is 802 MB, peak memory is 1016 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  9.106893s wall, 19.593726s user + 0.920406s system = 20.514132s CPU (225.3%)

RUN-1004 : used memory is 857 MB, reserved memory is 802 MB, peak memory is 1016 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 2837 to 2006
PHY-1001 : Pin misalignment score is improved from 2006 to 1964
PHY-1001 : Pin misalignment score is improved from 1964 to 1961
PHY-1001 : Pin misalignment score is improved from 1961 to 1961
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2209 instances
RUN-1001 : 1101 mslices, 1088 lslices, 3 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4469 nets
RUN-1001 : 2881 nets have 2 pins
RUN-1001 : 756 nets have [3 - 5] pins
RUN-1001 : 521 nets have [6 - 10] pins
RUN-1001 : 194 nets have [11 - 20] pins
RUN-1001 : 114 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 493184, over cnt = 100(0%), over = 120, worst = 3
PHY-1002 : len = 493880, over cnt = 44(0%), over = 52, worst = 2
PHY-1002 : len = 493832, over cnt = 13(0%), over = 14, worst = 2
PHY-1002 : len = 493768, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 493656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.116989s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (106.7%)

PHY-1001 : End global routing;  0.263336s wall, 0.265202s user + 0.000000s system = 0.265202s CPU (100.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 32416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.013022s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (119.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 32416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 76% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 754640, over cnt = 135(0%), over = 135, worst = 1
PHY-1001 : End Routed; 6.403639s wall, 10.342866s user + 0.093601s system = 10.436467s CPU (163.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 748312, over cnt = 18(0%), over = 18, worst = 1
PHY-1001 : End DR Iter 1; 0.426892s wall, 0.452403s user + 0.000000s system = 0.452403s CPU (106.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 748064, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 2; 0.060554s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (103.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 748152, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 748152
PHY-1001 : End DR Iter 3; 0.034877s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (89.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  9.157705s wall, 13.041684s user + 0.218401s system = 13.260085s CPU (144.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  10.055414s wall, 13.946489s user + 0.234002s system = 14.180491s CPU (141.0%)

RUN-1004 : used memory is 936 MB, reserved memory is 882 MB, peak memory is 1123 MB
RUN-1002 : start command "report_area -io_info -file mc8051_top_phy.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                     3
  #input                2
  #output               1
  #inout                0

Utilization Statistics
#lut                 4376   out of  19600   22.33%
#reg                  483   out of  19600    2.46%
#le                  4378
  #lut only          3895   out of   4378   88.97%
  #reg only             2   out of   4378    0.05%
  #lut&reg            481   out of   4378   10.99%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    2   out of    188    1.06%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db mc8051_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_pr.db" in  3.689377s wall, 2.230814s user + 0.093601s system = 2.324415s CPU (63.0%)

RUN-1004 : used memory is 933 MB, reserved memory is 878 MB, peak memory is 1123 MB
RUN-1002 : start command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000100011100000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2209
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 4469, pip num: 48237
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1634 valid insts, and 137485 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file mc8051_top.bit.
RUN-1003 : finish command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000100011100000000000000000" in  6.898699s wall, 22.042941s user + 0.062400s system = 22.105342s CPU (320.4%)

RUN-1004 : used memory is 933 MB, reserved memory is 878 MB, peak memory is 1123 MB
