
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.54 (git sha1 db72ec3bde296a9512b2d1e6fabf81cfb07c2c1b, clang++ 19.1.7 -fPIC -O3)

1. Executing Liberty frontend: /home/de_generic/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib
Imported 84 cell types from liberty file.
[INFO] Using SDC file '/home/de_generic/my_designs/bachus_project/F/runs/RUN_2026-01-15_16-14-40/06-yosys-synthesis/synthesis.abc.sdc' for ABC…wtaf

2. Executing Verilog-2005 frontend: /home/de_generic/my_designs/bachus_project/F/F_isNaN.sv
Parsing SystemVerilog input from `/home/de_generic/my_designs/bachus_project/F/F_isNaN.sv' to AST representation.
Storing AST representation for module `$abstract\F_isNaN'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

4. Executing AST frontend in derive mode using pre-parsed AST for module `\F_isNaN'.
Generating RTLIL representation for module `\F_isNaN'.

4.1. Analyzing design hierarchy..
Top module:  \F_isNaN

4.2. Analyzing design hierarchy..
Top module:  \F_isNaN
Removing unused module `$abstract\F_isNaN'.
Removed 1 unused modules.
Renaming module F_isNaN to F_isNaN.

5. Generating Graphviz representation of design.
Writing dot description to `/home/de_generic/my_designs/bachus_project/F/runs/RUN_2026-01-15_16-14-40/06-yosys-synthesis/hierarchy.dot'.
Dumping module F_isNaN to page 1.

6. Executing ATTRMAP pass (move or copy attributes).

7. Executing TRIBUF pass.

8. Executing HIERARCHY pass (managing design hierarchy).

8.1. Analyzing design hierarchy..
Top module:  \F_isNaN

8.2. Analyzing design hierarchy..
Top module:  \F_isNaN
Removed 0 unused modules.

9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

10. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

11. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

12. Executing PROC_INIT pass (extract init attributes).

13. Executing PROC_ARST pass (detect async resets in processes).

14. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

15. Executing PROC_MUX pass (convert decision trees to multiplexers).

16. Executing PROC_DLATCH pass (convert process syncs to latches).

17. Executing PROC_DFF pass (convert process syncs to FFs).

18. Executing PROC_MEMWR pass (convert process memory writes to cells).

19. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

20. Executing CHECK pass (checking for obvious problems).
Checking module F_isNaN...
Found and reported 0 problems.

21. Executing OPT_EXPR pass (perform const folding).
Optimizing module F_isNaN.
<suppressed ~2 debug messages>

22. Executing FLATTEN pass (flatten design).

23. Executing OPT_EXPR pass (perform const folding).
Optimizing module F_isNaN.

24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \F_isNaN..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

25. Executing OPT_EXPR pass (perform const folding).
Optimizing module F_isNaN.

26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\F_isNaN'.
Removed a total of 0 cells.

27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \F_isNaN..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \F_isNaN.
Performed a total of 0 changes.

29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\F_isNaN'.
Removed a total of 0 cells.

30. Executing OPT_DFF pass (perform DFF optimizations).

31. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \F_isNaN..

32. Executing OPT_EXPR pass (perform const folding).
Optimizing module F_isNaN.

33. Executing FSM pass (extract and optimize FSM).

33.1. Executing FSM_DETECT pass (finding FSMs in design).

33.2. Executing FSM_EXTRACT pass (extracting FSM from design).

33.3. Executing FSM_OPT pass (simple optimizations of FSMs).

33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \F_isNaN..

33.5. Executing FSM_OPT pass (simple optimizations of FSMs).

33.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

33.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

33.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

34. Executing OPT_EXPR pass (perform const folding).
Optimizing module F_isNaN.

35. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\F_isNaN'.
Removed a total of 0 cells.

36. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \F_isNaN..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

37. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \F_isNaN.
Performed a total of 0 changes.

38. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\F_isNaN'.
Removed a total of 0 cells.

39. Executing OPT_DFF pass (perform DFF optimizations).

40. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \F_isNaN..

41. Executing OPT_EXPR pass (perform const folding).
Optimizing module F_isNaN.

42. Executing WREDUCE pass (reducing word size of cells).

43. Executing PEEPOPT pass (run peephole optimizers).

44. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \F_isNaN..

45. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module F_isNaN:
  created 0 $alu and 0 $macc cells.

46. Executing SHARE pass (SAT-based resource sharing).

47. Executing OPT_EXPR pass (perform const folding).
Optimizing module F_isNaN.

48. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\F_isNaN'.
Removed a total of 0 cells.

49. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \F_isNaN..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

50. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \F_isNaN.
Performed a total of 0 changes.

51. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\F_isNaN'.
Removed a total of 0 cells.

52. Executing OPT_DFF pass (perform DFF optimizations).

53. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \F_isNaN..

54. Executing OPT_EXPR pass (perform const folding).
Optimizing module F_isNaN.

55. Executing MEMORY pass.

55.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

55.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

55.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

55.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

55.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

55.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \F_isNaN..

55.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

55.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

55.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \F_isNaN..

55.10. Executing MEMORY_COLLECT pass (generating $mem cells).

56. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \F_isNaN..

57. Executing OPT_EXPR pass (perform const folding).
Optimizing module F_isNaN.

58. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\F_isNaN'.
Removed a total of 0 cells.

59. Executing OPT_DFF pass (perform DFF optimizations).

60. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \F_isNaN..

61. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

62. Executing OPT_EXPR pass (perform const folding).
Optimizing module F_isNaN.

63. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\F_isNaN'.
Removed a total of 0 cells.

64. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \F_isNaN..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

65. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \F_isNaN.
Performed a total of 0 changes.

66. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\F_isNaN'.
Removed a total of 0 cells.

67. Executing OPT_SHARE pass.

68. Executing OPT_DFF pass (perform DFF optimizations).

69. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \F_isNaN..

70. Executing OPT_EXPR pass (perform const folding).
Optimizing module F_isNaN.

71. Executing TECHMAP pass (map to technology primitives).

71.1. Executing Verilog-2005 frontend: /nix/store/f2psm4dyix5p4r8c1wyz8m67psng0rjb-yosys-0.54/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nix/store/f2psm4dyix5p4r8c1wyz8m67psng0rjb-yosys-0.54/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

71.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $and.
No more expansions possible.
<suppressed ~91 debug messages>

72. Executing OPT_EXPR pass (perform const folding).
Optimizing module F_isNaN.

73. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\F_isNaN'.
<suppressed ~57 debug messages>
Removed a total of 19 cells.

74. Executing OPT_DFF pass (perform DFF optimizations).

75. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \F_isNaN..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

76. Executing OPT_EXPR pass (perform const folding).
Optimizing module F_isNaN.

77. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\F_isNaN'.
Removed a total of 0 cells.

78. Executing OPT_DFF pass (perform DFF optimizations).

79. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \F_isNaN..

80. Executing ABC pass (technology mapping using ABC).

80.1. Extracting gate netlist of module `\F_isNaN' to `<abc-temp-dir>/input.blif'..
Extracted 50 gates and 82 wires to a netlist network with 32 inputs and 5 outputs.

80.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

80.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               NOR cells:        2
ABC RESULTS:                OR cells:       35
ABC RESULTS:        internal signals:       45
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:        5
Removing temp directory.

81. Executing OPT pass (performing simple optimizations).

81.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module F_isNaN.

81.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\F_isNaN'.
Removed a total of 0 cells.

81.3. Executing OPT_DFF pass (perform DFF optimizations).

81.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \F_isNaN..
Removed 0 unused cells and 57 unused wires.
<suppressed ~4 debug messages>

81.5. Finished fast OPT passes.

82. Executing HIERARCHY pass (managing design hierarchy).

82.1. Analyzing design hierarchy..
Top module:  \F_isNaN

82.2. Analyzing design hierarchy..
Top module:  \F_isNaN
Removed 0 unused modules.

83. Executing CHECK pass (checking for obvious problems).
Checking module F_isNaN...
Found and reported 0 problems.

84. Printing statistics.

=== F_isNaN ===

   Number of wires:                 46
   Number of wire bits:             77
   Number of public wires:           6
   Number of public wire bits:      37
   Number of ports:                  6
   Number of port bits:             37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $_ANDNOT_                       3
     $_AND_                          1
     $_NAND_                         4
     $_NOR_                          2
     $_OR_                          35

85. Generating Graphviz representation of design.
Writing dot description to `/home/de_generic/my_designs/bachus_project/F/runs/RUN_2026-01-15_16-14-40/06-yosys-synthesis/primitive_techmap.dot'.
Dumping module F_isNaN to page 1.

86. Executing OPT pass (performing simple optimizations).

86.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module F_isNaN.

86.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\F_isNaN'.
Removed a total of 0 cells.

86.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \F_isNaN..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

86.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \F_isNaN.
Performed a total of 0 changes.

86.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\F_isNaN'.
Removed a total of 0 cells.

86.6. Executing OPT_DFF pass (perform DFF optimizations).

86.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \F_isNaN..

86.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module F_isNaN.

86.9. Finished OPT passes. (There is nothing left to do.)

87. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \F_isNaN..
{
   "creator": "Yosys 0.54 (git sha1 db72ec3bde296a9512b2d1e6fabf81cfb07c2c1b, clang++ 19.1.7 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/de_generic/my_designs/bachus_project/F/runs/RUN_2026-01-15_16-14-40/tmp/78c4470cb2cc4a95965ef1fc8da23a4e.lib ",
   "modules": {
      "\\F_isNaN": {
         "num_wires":         46,
         "num_wire_bits":     77,
         "num_pub_wires":     6,
         "num_pub_wire_bits": 37,
         "num_ports":         6,
         "num_port_bits":     37,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         45,
         "num_cells_by_type": {
            "$_ANDNOT_": 3,
            "$_AND_": 1,
            "$_NAND_": 4,
            "$_NOR_": 2,
            "$_OR_": 35
         }
      }
   },
      "design": {
         "num_wires":         46,
         "num_wire_bits":     77,
         "num_pub_wires":     6,
         "num_pub_wire_bits": 37,
         "num_ports":         6,
         "num_port_bits":     37,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         45,
         "num_cells_by_type": {
            "$_ANDNOT_": 3,
            "$_AND_": 1,
            "$_NAND_": 4,
            "$_NOR_": 2,
            "$_OR_": 35
         }
      }
}

88. Printing statistics.

=== F_isNaN ===

   Number of wires:                 46
   Number of wire bits:             77
   Number of public wires:           6
   Number of public wire bits:      37
   Number of ports:                  6
   Number of port bits:             37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $_ANDNOT_                       3
     $_AND_                          1
     $_NAND_                         4
     $_NOR_                          2
     $_OR_                          35

   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!

[INFO] Applying tri-state buffer mapping from '/home/de_generic/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/tribuff_map.v'…

89. Executing TECHMAP pass (map to technology primitives).

89.1. Executing Verilog-2005 frontend: /home/de_generic/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/tribuff_map.v
Parsing Verilog input from `/home/de_generic/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

89.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

90. Executing SIMPLEMAP pass (map simple cells to gate primitives).
[INFO] Applying latch mapping from '/home/de_generic/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/latch_map.v'…

91. Executing TECHMAP pass (map to technology primitives).

91.1. Executing Verilog-2005 frontend: /home/de_generic/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/latch_map.v
Parsing Verilog input from `/home/de_generic/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Successfully finished Verilog frontend.

91.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

92. Executing SIMPLEMAP pass (map simple cells to gate primitives).

93. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sg13g2_dfrbpq_1 (noninv, pins=4, area=48.99) is a direct match for cell type $_DFF_PN0_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    unmapped dff cell: $_DFF_P_
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sg13g2_dfrbpq_1 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    unmapped dff cell: $_DFF_PN1_
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    unmapped dff cell: $_DFFE_NN_
    unmapped dff cell: $_DFFE_NP_
    unmapped dff cell: $_DFFE_PN_
    unmapped dff cell: $_DFFE_PP_
    unmapped dff cell: $_DFFSR_NNN_
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

93.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
<suppressed ~4 debug messages>
Mapping DFF cells in module `\F_isNaN':
{
   "creator": "Yosys 0.54 (git sha1 db72ec3bde296a9512b2d1e6fabf81cfb07c2c1b, clang++ 19.1.7 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/de_generic/my_designs/bachus_project/F/runs/RUN_2026-01-15_16-14-40/tmp/78c4470cb2cc4a95965ef1fc8da23a4e.lib ",
   "modules": {
      "\\F_isNaN": {
         "num_wires":         46,
         "num_wire_bits":     77,
         "num_pub_wires":     6,
         "num_pub_wire_bits": 37,
         "num_ports":         6,
         "num_port_bits":     37,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         45,
         "num_cells_by_type": {
            "$_ANDNOT_": 3,
            "$_AND_": 1,
            "$_NAND_": 4,
            "$_NOR_": 2,
            "$_OR_": 35
         }
      }
   },
      "design": {
         "num_wires":         46,
         "num_wire_bits":     77,
         "num_pub_wires":     6,
         "num_pub_wire_bits": 37,
         "num_ports":         6,
         "num_port_bits":     37,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         45,
         "num_cells_by_type": {
            "$_ANDNOT_": 3,
            "$_AND_": 1,
            "$_NAND_": 4,
            "$_NOR_": 2,
            "$_OR_": 35
         }
      }
}

94. Printing statistics.

=== F_isNaN ===

   Number of wires:                 46
   Number of wire bits:             77
   Number of public wires:           6
   Number of public wire bits:      37
   Number of ports:                  6
   Number of port bits:             37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $_ANDNOT_                       3
     $_AND_                          1
     $_NAND_                         4
     $_NOR_                          2
     $_OR_                          35

   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!

[INFO] Using generated ABC script '/home/de_generic/my_designs/bachus_project/F/runs/RUN_2026-01-15_16-14-40/06-yosys-synthesis/AREA_0.abc'…

95. Executing ABC pass (technology mapping using ABC).

95.1. Extracting gate netlist of module `\F_isNaN' to `/tmp/yosys-abc-iPIFJn/input.blif'..
Extracted 45 gates and 77 wires to a netlist network with 32 inputs and 5 outputs.

95.1.1. Executing ABC.
Running ABC command: "/nix/store/f2psm4dyix5p4r8c1wyz8m67psng0rjb-yosys-0.54/bin/yosys-abc" -s -f /tmp/yosys-abc-iPIFJn/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-iPIFJn/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-iPIFJn/input.blif 
ABC: + read_lib -w /home/de_generic/my_designs/bachus_project/F/runs/RUN_2026-01-15_16-14-40/tmp/78c4470cb2cc4a95965ef1fc8da23a4e.lib 
ABC: Parsing finished successfully.  Parsing time =     0.03 sec
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_antennanp" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_decap_4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_decap_8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbpq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbpq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhr_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhrq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dllr_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dllrq_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_8".
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_sdfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_sdfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_sdfrbpq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_sdfrbpq_2".
ABC: Library "sg13g2_stdcell_typ_1p20V_25C" from "/home/de_generic/my_designs/bachus_project/F/runs/RUN_2026-01-15_16-14-40/tmp/78c4470cb2cc4a95965ef1fc8da23a4e.lib" has 54 cells (18 skipped: 12 seq; 6 tri-state; 0 no func; 7 dont_use).  Time =     0.05 sec
ABC: Memory =    2.63 MB. Time =     0.05 sec
ABC: + read_constr -v /home/de_generic/my_designs/bachus_project/F/runs/RUN_2026-01-15_16-14-40/06-yosys-synthesis/synthesis.abc.sdc 
ABC: Setting driving cell to be "sg13g2_buf_4/X".
ABC: Setting output load to be 6.000000.
ABC: + source /home/de_generic/my_designs/bachus_project/F/runs/RUN_2026-01-15_16-14-40/06-yosys-synthesis/AREA_0.abc 
ABC: Error: The network is combinational.
ABC: Cannot find the default PI driving cell (sg13g2_buf_4/X) in the library.
ABC: WireLoad = "none"  Gates =     23 (  4.3 %)   Cap =  4.2 ff (  0.0 %)   Area =      214.10 (100.0 %)   Delay =   576.19 ps  ( 47.8 %)               
ABC: Path  0 --      11 : 0    1 pi             A =   0.00  Df =   0.0   -0.0 ps  S =   0.0 ps  Cin =  0.0 ff  Cout =   3.0 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --      39 : 4    1 sg13g2_nor4_1  A =  10.89  Df = 134.8 -108.2 ps  S = 114.4 ps  Cin =  2.9 ff  Cout =   3.1 ff  Cmax = 300.0 ff  G =  100  
ABC: Path  2 --      40 : 2    2 sg13g2_nand2_1 A =   7.26  Df = 222.3 -153.1 ps  S =  62.1 ps  Cin =  2.9 ff  Cout =   6.0 ff  Cmax = 300.0 ff  G =  204  
ABC: Path  3 --      52 : 4    3 sg13g2_nor4_1  A =  10.89  Df = 432.6 -306.9 ps  S = 198.6 ps  Cin =  2.9 ff  Cout =   8.1 ff  Cmax = 300.0 ff  G =  275  
ABC: Path  4 --      53 : 2    1 sg13g2_and2_1  A =   9.07  Df = 576.2 -363.8 ps  S =  42.1 ps  Cin =  2.5 ff  Cout =   6.0 ff  Cmax = 300.0 ff  G =  236  
ABC: Start-point = pi10 (\a [1]).  End-point = po1 (\isInf).
ABC: netlist                       : i/o =   32/    5  lat =    0  nd =    23  edge =     68  area =214.15  delay = 4.00  lev = 4
ABC: + write_blif /tmp/yosys-abc-iPIFJn/output.blif 

95.1.2. Re-integrating ABC results.
ABC RESULTS:     sg13g2_and2_1 cells:        2
ABC RESULTS:      sg13g2_inv_1 cells:        1
ABC RESULTS:    sg13g2_nand2_1 cells:        4
ABC RESULTS:   sg13g2_nand3b_1 cells:        1
ABC RESULTS:    sg13g2_nand4_1 cells:        2
ABC RESULTS:     sg13g2_nor2_1 cells:        4
ABC RESULTS:     sg13g2_nor4_1 cells:        9
ABC RESULTS:        internal signals:       40
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:        5
Removing temp directory.

96. Executing SETUNDEF pass (replace undef values with defined constants).

97. Executing HILOMAP pass (mapping to constant drivers).

98. Executing SPLITNETS pass (splitting up multi-bit signals).

99. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \F_isNaN..
Removed 0 unused cells and 77 unused wires.
<suppressed ~1 debug messages>

100. Executing INSBUF pass (insert buffer cells for connected wires).

101. Executing CHECK pass (checking for obvious problems).
Checking module F_isNaN...
Found and reported 0 problems.
{
   "creator": "Yosys 0.54 (git sha1 db72ec3bde296a9512b2d1e6fabf81cfb07c2c1b, clang++ 19.1.7 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/de_generic/my_designs/bachus_project/F/runs/RUN_2026-01-15_16-14-40/tmp/78c4470cb2cc4a95965ef1fc8da23a4e.lib ",
   "modules": {
      "\\F_isNaN": {
         "num_wires":         24,
         "num_wire_bits":     55,
         "num_pub_wires":     6,
         "num_pub_wire_bits": 37,
         "num_ports":         6,
         "num_port_bits":     37,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         23,
         "area":              214.099200,
         "num_cells_by_type": {
            "sg13g2_and2_1": 2,
            "sg13g2_inv_1": 1,
            "sg13g2_nand2_1": 4,
            "sg13g2_nand3b_1": 1,
            "sg13g2_nand4_1": 2,
            "sg13g2_nor2_1": 4,
            "sg13g2_nor4_1": 9
         }
      }
   },
      "design": {
         "num_wires":         24,
         "num_wire_bits":     55,
         "num_pub_wires":     6,
         "num_pub_wire_bits": 37,
         "num_ports":         6,
         "num_port_bits":     37,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         23,
         "area":              214.099200,
         "num_cells_by_type": {
            "sg13g2_and2_1": 2,
            "sg13g2_inv_1": 1,
            "sg13g2_nand2_1": 4,
            "sg13g2_nand3b_1": 1,
            "sg13g2_nand4_1": 2,
            "sg13g2_nor2_1": 4,
            "sg13g2_nor4_1": 9
         }
      }
}

102. Printing statistics.

=== F_isNaN ===

   Number of wires:                 24
   Number of wire bits:             55
   Number of public wires:           6
   Number of public wire bits:      37
   Number of ports:                  6
   Number of port bits:             37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 23
     sg13g2_and2_1                   2
     sg13g2_inv_1                    1
     sg13g2_nand2_1                  4
     sg13g2_nand3b_1                 1
     sg13g2_nand4_1                  2
     sg13g2_nor2_1                   4
     sg13g2_nor4_1                   9

   Chip area for module '\F_isNaN': 214.099200
     of which used for sequential elements: 0.000000 (0.00%)

103. Executing Verilog backend.
Dumping module `\F_isNaN'.

104. Executing JSON backend.
