<!-- v2html Signals index  -->
<html><head>
<title>Signals index page 9</title>
<link rel="Stylesheet" title="v2html stylesheet" media="Screen" href="v2html.css">
</head>
<script language="JavaScript" type="text/javascript"><!--
var agt=navigator.userAgent.toLowerCase(); 
var is_nav  = ((agt.indexOf('mozilla')!=-1) &&
(agt.indexOf('spoofer')==-1) &&
(agt.indexOf('compatible') == -1) &&
(agt.indexOf('opera')==-1) &&
(agt.indexOf('webtv')==-1)); 
var is_major = parseInt(navigator.appVersion); 
var is_nav4up = (is_nav && (is_major >= 4)); 
var is_ie     = (agt.indexOf("msie") != -1); 
var is_ie4up  = (is_ie  && (is_major >= 4)); 
var is_nav5up = (is_nav && (is_major >= 5));
var dirSep = (window.location.pathname.indexOf('\\') != -1) ? '\\' : '/' ;
function setbuttons (wndw) {
var i;
var sl=wndw.loc[ wndw.document.forms[0].elements[0].selectedIndex ];
for (i=0;i<sl.length;i++) {
if(sl[i]) wndw.document.images[i].src='v2html-b1.gif';
else      wndw.document.images[i].src='v2html-b2.gif';
}
if ( wndw.document.forms[0].elements[0].options[ 
wndw.document.forms[0].elements[0].selectedIndex ].text != '-') {
wndw.document.images[i  ].src='v2html-b1.gif';
wndw.document.images[i+1].src='v2html-b1.gif';
}
else {
wndw.document.images[i  ].src='v2html-b2.gif';
wndw.document.images[i+1].src='v2html-b2.gif';
}
}
function search ()     { return false; }
// -->
</script>
<body>
<a name="top_of_page"></a>
<center><table class=NB cols=8 ><tr><td align="center" width="12%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p8.html#bottom_of_page';"><a target="_top" href="hierarchy-s.p8.html#bottom_of_page">Prev Page</a></td><td align="center" width="12%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy.html';"><a target="_top" href="hierarchy.html">Hierarchy</a></td><td align="center" width="12%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-f.html';"><a target="_top" href="hierarchy-f.html">Files</a></td><td align="center" width="12%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-m.html';"><a target="_top" href="hierarchy-m.html">Modules</a></td><td align="center" width="12%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';" ><font color="#808080">Signals</font></td><td align="center" width="12%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-t.html';"><a target="_top" href="hierarchy-t.html">Tasks</a></td><td align="center" width="12%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-fn.html';"><a target="_top" href="hierarchy-fn.html">Functions</a></td><td align="center" width="12%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='http://www.burbleland.com/v2html/help_7_30.html?';"><a target="_top" href="http://www.burbleland.com/v2html/help_7_30.html?">Help</a></td></tr></table></center>
<center><table class=NB cols=22 ><tr><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.html#index--A';"><a target="_top" href="hierarchy-s.html#index--A">A</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.html#index--B';"><a target="_top" href="hierarchy-s.html#index--B">B</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p2.html#index--C';"><a target="_top" href="hierarchy-s.p2.html#index--C">C</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p3.html#index--D';"><a target="_top" href="hierarchy-s.p3.html#index--D">D</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p4.html#index--E';"><a target="_top" href="hierarchy-s.p4.html#index--E">E</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p4.html#index--F';"><a target="_top" href="hierarchy-s.p4.html#index--F">F</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p4.html#index--G';"><a target="_top" href="hierarchy-s.p4.html#index--G">G</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p4.html#index--H';"><a target="_top" href="hierarchy-s.p4.html#index--H">H</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p4.html#index--I';"><a target="_top" href="hierarchy-s.p4.html#index--I">I</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p5.html#index--J';"><a target="_top" href="hierarchy-s.p5.html#index--J">J</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p5.html#index--K';"><a target="_top" href="hierarchy-s.p5.html#index--K">K</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p5.html#index--L';"><a target="_top" href="hierarchy-s.p5.html#index--L">L</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p5.html#index--M';"><a target="_top" href="hierarchy-s.p5.html#index--M">M</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p6.html#index--N';"><a target="_top" href="hierarchy-s.p6.html#index--N">N</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p6.html#index--O';"><a target="_top" href="hierarchy-s.p6.html#index--O">O</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p6.html#index--P';"><a target="_top" href="hierarchy-s.p6.html#index--P">P</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p7.html#index--Q';"><a target="_top" href="hierarchy-s.p7.html#index--Q">Q</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p7.html#index--R';"><a target="_top" href="hierarchy-s.p7.html#index--R">R</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p8.html#index--S';"><a target="_top" href="hierarchy-s.p8.html#index--S">S</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p9.html#index--T';"><a target="_top" href="hierarchy-s.p9.html#index--T">T</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p9.html#index--V';"><a target="_top" href="hierarchy-s.p9.html#index--V">V</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p9.html#index--W';"><a target="_top" href="hierarchy-s.p9.html#index--W">W</a></td></tr></table></center>
<center><h3>Signals index</h3></center>
<a name="index--T"></a>
<center><table class=NB cols=1 ><tr><td align="center" width="100%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='#top_of_page';"><a target="_top" href="#top_of_page">T</a></td></tr></table></center>
&nbsp;<b><a name="tch_avg___ddr2_model"></a><a  href="ddr2_model.v.html#182">tch_avg : ddr2_model</a></b> : real
<br>
&nbsp;<b><a name="tch_i___ddr2_model"></a><a  href="ddr2_model.v.html#180">tch_i : ddr2_model</a></b> : time
<br>
&nbsp;<b><a name="tch_sample___ddr2_model"></a><a  href="ddr2_model.v.html#177">tch_sample : ddr2_model</a></b> : time
<br>
&nbsp;<b><a name="tck_avg___ddr2_model"></a><a  href="ddr2_model.v.html#175">tck_avg : ddr2_model</a></b> : real
<br>
&nbsp;<b><a name="tck_i___ddr2_model"></a><a  href="ddr2_model.v.html#179">tck_i : ddr2_model</a></b> : time
<br>
&nbsp;<b><a name="tck_sample___ddr2_model"></a><a  href="ddr2_model.v.html#176">tck_sample : ddr2_model</a></b> : time
<br>
&nbsp;<b><a name="tcl_avg___ddr2_model"></a><a  href="ddr2_model.v.html#183">tcl_avg : ddr2_model</a></b> : real
<br>
&nbsp;<b><a name="tcl_i___ddr2_model"></a><a  href="ddr2_model.v.html#181">tcl_i : ddr2_model</a></b> : time
<br>
&nbsp;<b><a name="tcl_sample___ddr2_model"></a><a  href="ddr2_model.v.html#178">tcl_sample : ddr2_model</a></b> : time
<br>
&nbsp;<b><a name="terr_nper_rtime___ddr2_model"></a><a  href="ddr2_model.v.html#188">terr_nper_rtime : ddr2_model</a></b> : real
<br>
&nbsp;<b><a name="timeout___sdcmd_ctrl"></a><a  href="sdcmd_ctrl.v.html#29">timeout : sdcmd_ctrl</a></b> : output reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#timeout___sd_reader">sd_reader:u_sdcmd_ctrl:timeout</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="timeout___sd_reader"></a><a  href="sd_reader.v.html#58">timeout : sd_reader</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#timeout___sdcmd_ctrl">sdcmd_ctrl:u_sdcmd_ctrl:timeout</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="tjit_cc_time___ddr2_model"></a><a  href="ddr2_model.v.html#187">tjit_cc_time : ddr2_model</a></b> : integer
<br>
&nbsp;<b><a name="tjit_per_rtime___ddr2_model"></a><a  href="ddr2_model.v.html#186">tjit_per_rtime : ddr2_model</a></b> : real
<br>
&nbsp;<b><a name="tm_activate___ddr2_model"></a><a  href="ddr2_model.v.html#277">tm_activate : ddr2_model</a></b> : time
<br>
&nbsp;<b><a name="tm_bank_activate___ddr2_model"></a><a  href="ddr2_model.v.html#282">tm_bank_activate : ddr2_model</a></b> : time
<br>
&nbsp;<b><a name="tm_bank_precharge___ddr2_model"></a><a  href="ddr2_model.v.html#281">tm_bank_precharge : ddr2_model</a></b> : time
<br>
&nbsp;<b><a name="tm_bank_read_end___ddr2_model"></a><a  href="ddr2_model.v.html#284">tm_bank_read_end : ddr2_model</a></b> : time
<br>
&nbsp;<b><a name="tm_bank_write_end___ddr2_model"></a><a  href="ddr2_model.v.html#283">tm_bank_write_end : ddr2_model</a></b> : time
<br>
&nbsp;<b><a name="tm_cke___ddr2_model"></a><a  href="ddr2_model.v.html#310">tm_cke : ddr2_model</a></b> : time
<br>
&nbsp;<b><a name="tm_ck_neg___ddr2_model"></a><a  href="ddr2_model.v.html#185">tm_ck_neg : ddr2_model</a></b> : time
<br>
&nbsp;<b><a name="tm_ck_pos___ddr2_model"></a><a  href="ddr2_model.v.html#184">tm_ck_pos : ddr2_model</a></b> : time
<br>
&nbsp;<b><a name="tm_cmd_addr___ddr2_model"></a><a  href="ddr2_model.v.html#319">tm_cmd_addr : ddr2_model</a></b> : time
<br>
&nbsp;<b><a name="tm_dm___ddr2_model"></a><a  href="ddr2_model.v.html#313">tm_dm : ddr2_model</a></b> : time
<br>
&nbsp;<b><a name="tm_dq___ddr2_model"></a><a  href="ddr2_model.v.html#318">tm_dq : ddr2_model</a></b> : time
<br>
&nbsp;<b><a name="tm_dqs___ddr2_model"></a><a  href="ddr2_model.v.html#314">tm_dqs : ddr2_model</a></b> : time
<br>
&nbsp;<b><a name="tm_dqss_pos___ddr2_model"></a><a  href="ddr2_model.v.html#316">tm_dqss_pos : ddr2_model</a></b> : time
<br>
&nbsp;<b><a name="tm_dqs_neg___ddr2_model"></a><a  href="ddr2_model.v.html#317">tm_dqs_neg : ddr2_model</a></b> : time
<br>
&nbsp;<b><a name="tm_dqs_pos___ddr2_model"></a><a  href="ddr2_model.v.html#315">tm_dqs_pos : ddr2_model</a></b> : time
<br>
&nbsp;<b><a name="tm_odt___ddr2_model"></a><a  href="ddr2_model.v.html#311">tm_odt : ddr2_model</a></b> : time
<br>
&nbsp;<b><a name="tm_odt_en___ddr2_model"></a><a  href="ddr2_model.v.html#280">tm_odt_en : ddr2_model</a></b> : time
<br>
&nbsp;<b><a name="tm_precharge___ddr2_model"></a><a  href="ddr2_model.v.html#275">tm_precharge : ddr2_model</a></b> : time
<br>
&nbsp;<b><a name="tm_precharge_all___ddr2_model"></a><a  href="ddr2_model.v.html#276">tm_precharge_all : ddr2_model</a></b> : time
<br>
&nbsp;<b><a name="tm_refresh___ddr2_model"></a><a  href="ddr2_model.v.html#274">tm_refresh : ddr2_model</a></b> : time
<br>
&nbsp;<b><a name="tm_self_refresh___ddr2_model"></a><a  href="ddr2_model.v.html#279">tm_self_refresh : ddr2_model</a></b> : time
<br>
&nbsp;<b><a name="tm_tdqss___ddr2_model"></a><a  href="ddr2_model.v.html#312">tm_tdqss : ddr2_model</a></b> : time
<br>
&nbsp;<b><a name="tm_write_end___ddr2_model"></a><a  href="ddr2_model.v.html#278">tm_write_end : ddr2_model</a></b> : time
<br>
&nbsp;<b><a name="total_written___MemoryController"></a><a  href="memory_controller.v.html#28">total_written : MemoryController</a></b> : output reg
<br>
&nbsp;<b><a name="TXD___UartTx"></a><a  href="loader.v.html#70">TXD : UartTx</a></b> : output reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_txd___m_topsim">m_topsim:UartTx0:w_txd</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="t_led___m_main"></a><a  href="main.v.html#447">t_led : m_main</a></b> : wire
<br>
<a name="index--V"></a>
<center><table class=NB cols=1 ><tr><td align="center" width="100%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='#top_of_page';"><a target="_top" href="#top_of_page">V</a></td></tr></table></center>
&nbsp;<b><a name="VendorID___m_console"></a><a  href="console.v.html#27">VendorID : m_console</a></b> : reg
<br>
&nbsp;<b><a name="VendorID___m_disk"></a><a  href="disk.v.html#26">VendorID : m_disk</a></b> : reg
<br>
&nbsp;<b><a name="Version___m_console"></a><a  href="console.v.html#25">Version : m_console</a></b> : reg
<br>
&nbsp;<b><a name="Version___m_disk"></a><a  href="disk.v.html#24">Version : m_disk</a></b> : reg
<br>
&nbsp;<b><a name="vpn0___m_mmu"></a><a  href="mmu.v.html#116">vpn0 : m_mmu</a></b> : wire
<br>
&nbsp;<b><a name="vpn1___m_mmu"></a><a  href="mmu.v.html#104">vpn1 : m_mmu</a></b> : wire
<br>
&nbsp;<b><a name="v_addr___m_mmu"></a><a  href="mmu.v.html#79">v_addr : m_mmu</a></b> : wire
<br>
<a name="index--W"></a>
<center><table class=NB cols=1 ><tr><td align="center" width="100%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='#top_of_page';"><a target="_top" href="#top_of_page">W</a></td></tr></table></center>
&nbsp;<b><a name="waddr___PLOADER"></a><a  href="loader.v.html#31">waddr : PLOADER</a></b> : reg
<br>
&nbsp;<b><a name="waddr___sd_loader"></a><a  href="sd_loader.v.html#32">waddr : sd_loader</a></b> : reg
<br>
&nbsp;<b><a name="waitcnt___serialc"></a><a  href="loader.v.html#126">waitcnt : serialc</a></b> : wire
<br>
&nbsp;<b><a name="waitnum___UartTx"></a><a  href="loader.v.html#72">waitnum : UartTx</a></b> : reg
<br>
&nbsp;<b><a name="wait_delay___read_file"></a><a  href="read_file.v.html#62">wait_delay : read_file</a></b> : reg
<br>
&nbsp;<b><a name="wcycles___MemoryController"></a><a  href="memory_controller.v.html#48">wcycles : MemoryController</a></b> : reg
<br>
&nbsp;<b><a name="wdqs_cntr___ddr2_model"></a><a  href="ddr2_model.v.html#384">wdqs_cntr : ddr2_model</a></b> : integer
<br>
&nbsp;<b><a name="wdqs_pos_cntr___ddr2_model"></a><a  href="ddr2_model.v.html#386">wdqs_pos_cntr : ddr2_model</a></b> : integer
<br>
&nbsp;<b><a name="wdq_cntr___ddr2_model"></a><a  href="ddr2_model.v.html#385">wdq_cntr : ddr2_model</a></b> : integer
<br>
&nbsp;<b><a name="WE___PLOADER"></a><a  href="loader.v.html#26">WE : PLOADER</a></b> : output reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_pl_init_we___m_topsim">m_topsim:ploader:w_pl_init_we</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="we___read_file"></a><a  href="read_file.v.html#48">we : read_file</a></b> : output reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_file_we___m_topsim">m_topsim:rf:w_file_we</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="WE___sd_loader"></a><a  href="sd_loader.v.html#23">WE : sd_loader</a></b> : output reg
<br>
&nbsp;<b><a name="WE___UartTx"></a><a  href="loader.v.html#68">WE : UartTx</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#r_uart_we___m_topsim">m_topsim:UartTx0:r_uart_we</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="wen_afifo1___DRAM_con_witout_cache"></a><a  href="dram.v.html#102">wen_afifo1 : DRAM_con_witout_cache</a></b> : reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%">AsyncFIFO:afifo1:i_wen&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="wen_afifo2___DRAM_con_witout_cache"></a><a  href="dram.v.html#112">wen_afifo2 : DRAM_con_witout_cache</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%">AsyncFIFO:afifo2:i_wen&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="we_n___ddr2_model"></a><a  href="ddr2_model.v.html#164">we_n : ddr2_model</a></b> : input
<br>
&nbsp;<b><a name="we_n_in___ddr2_model"></a><a  href="ddr2_model.v.html#370">we_n_in : ddr2_model</a></b> : reg
<br>
&nbsp;<b><a name="wr___sdram"></a><a  href="sdram.v.html#68">wr : sdram</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p5.html#MemWR___MemoryController">MemoryController:u_sdram:MemWR</a>&nbsp;, <a href="hierarchy-s.html#busy___MemoryController">MemoryController:u_sdram:busy</a>&nbsp;, <a href="hierarchy-s.p9.html#write___MemoryController">MemoryController:u_sdram:write</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="write___MemoryController"></a><a  href="memory_controller.v.html#16">write : MemoryController</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#wr___sdram">sdram:u_sdram:wr</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="write_latency___ddr2_model"></a><a  href="ddr2_model.v.html#216">write_latency : ddr2_model</a></b> : integer
<br>
&nbsp;<b><a name="write_precharge_bank___ddr2_model"></a><a  href="ddr2_model.v.html#247">write_precharge_bank : ddr2_model</a></b> : reg
<br>
&nbsp;<b><a name="write_recovery___ddr2_model"></a><a  href="ddr2_model.v.html#207">write_recovery : ddr2_model</a></b> : integer
<br>
&nbsp;<b><a name="write_request___DRAM_conRV"></a><a  href="memorytn.v.html#134">write_request : DRAM_conRV</a></b> : reg
<br>
&nbsp;<b><a name="wr_pipeline___ddr2_model"></a><a  href="ddr2_model.v.html#288">wr_pipeline : ddr2_model</a></b> : reg
<br>
&nbsp;<b><a name="w_7seg_data___m_main"></a><a  href="main.v.html#281">w_7seg_data : m_main</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_din___m_7segcon">m_7segcon:m_7segcon:w_din</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_addr___m_bram"></a><a  href="memory.v.html#603">w_addr : m_bram</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_maddr___m_dram_cache">m_dram_cache:mem:w_maddr</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_addr___m_bu_mem"></a><a  href="memsim.v.html#495">w_addr : m_bu_mem</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_addr___m_dram_sim">m_dram_sim:idbmem:w_addr</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_addr___m_col_bram"></a><a  href="memory.v.html#644">w_addr : m_col_bram</a></b> : input
<br>
&nbsp;<b><a name="w_addr___m_console"></a><a  href="console.v.html#22">w_addr : m_console</a></b> : wire
<br>
&nbsp;<b><a name="w_addr___m_disk"></a><a  href="disk.v.html#21">w_addr : m_disk</a></b> : wire
<br>
&nbsp;<b><a name="w_addr___m_dram_cache"></a><a  href="memory.v.html#767">w_addr : m_dram_cache</a></b> : input
<br>
&nbsp;<b><a name="w_addr___m_dram_sim"></a><a  href="memsim.v.html#591">w_addr : m_dram_sim</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_addr___m_bu_mem">m_bu_mem:idbmem:w_addr</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_addr___m_sbu_mem"></a><a  href="memsim.v.html#610">w_addr : m_sbu_mem</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_addr___m_sdram_sim">m_sdram_sim:idbmem:w_addr</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_addr___m_sdram_sim"></a><a  href="memsim.v.html#717">w_addr : m_sdram_sim</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_addr___m_sbu_mem">m_sbu_mem:idbmem:w_addr</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#r_maddr___DRAM_conRV">DRAM_conRV:idbmem:r_maddr</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_addr1___m_lm_mc"></a><a  href="microc.v.html#218">w_addr1 : m_lm_mc</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_mic_insn_addr___m_RVuc">m_RVuc:lm_mc:w_mic_insn_addr</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_addr2___m_lm_mc"></a><a  href="microc.v.html#218">w_addr2 : m_lm_mc</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_mic_addr___m_RVuc">m_RVuc:lm_mc:w_mic_addr</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_addr_t___m_console"></a><a  href="console.v.html#14">w_addr_t : m_console</a></b> : input
<br>
&nbsp;<b><a name="w_addr_t___m_disk"></a><a  href="disk.v.html#14">w_addr_t : m_disk</a></b> : input
<br>
&nbsp;<b><a name="w_alu_a_rslt___m_RVCoreM"></a><a  href="rvcorem.v.html#424">w_alu_a_rslt : m_RVCoreM</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#r_rslt___m_alu_a">m_alu_a:ALU_A:r_rslt</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_alu_b_rslt___m_RVCoreM"></a><a  href="rvcorem.v.html#305">w_alu_b_rslt : m_RVCoreM</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#r_rslt___m_alu_b">m_alu_b:ALU_B:r_rslt</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_alu_b_rslt___m_RVuc"></a><a  href="microc.v.html#100">w_alu_b_rslt : m_RVuc</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#r_rslt___m_alu_b">m_alu_b:ALU_B:r_rslt</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_alu_c_rslt___m_RVCoreM"></a><a  href="rvcorem.v.html#306">w_alu_c_rslt : m_RVCoreM</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#r_rslt___m_alu_c">m_alu_c:ALU_C:r_rslt</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_alu_fn7___m_RVuc"></a><a  href="microc.v.html#102">w_alu_fn7 : m_RVuc</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_funct7___m_alu_i">m_alu_i:ALU_I:w_funct7</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_alu_im_rslt___m_RVCoreM"></a><a  href="rvcorem.v.html#304">w_alu_im_rslt : m_RVCoreM</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#r_rslt___m_alu_im">m_alu_im:ALU_IM:r_rslt</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_alu_i_rslt___m_RVuc"></a><a  href="microc.v.html#99">w_alu_i_rslt : m_RVuc</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#r_rslt___m_alu_i">m_alu_i:ALU_I:r_rslt</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_an___m_main"></a><a  href="main.v.html#293">w_an : m_main</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#r_an___m_7segcon">m_7segcon:m_7segcon:r_an</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_btn___m_debug_key"></a><a  href="debug.v.html#115">w_btn : m_debug_key</a></b> : input
<br>
&nbsp;<b><a name="w_btnc___m_main"></a><a  href="main.v.html#28">w_btnc : m_main</a></b> : input
<br>
&nbsp;<b><a name="w_btnd___m_main"></a><a  href="main.v.html#25">w_btnd : m_main</a></b> : input
<br>
&nbsp;<b><a name="w_btnl___m_main"></a><a  href="main.v.html#26">w_btnl : m_main</a></b> : input
<br>
&nbsp;<b><a name="w_btnr___m_main"></a><a  href="main.v.html#27">w_btnr : m_main</a></b> : input
<br>
&nbsp;<b><a name="w_btnu___m_main"></a><a  href="main.v.html#24">w_btnu : m_main</a></b> : input
<br>
&nbsp;<b><a name="w_busy___DRAM_conRV"></a><a  href="memorytn.v.html#63">w_busy : DRAM_conRV</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_stall___m_sdram_sim">m_sdram_sim:idbmem:w_stall</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_busy___m_alu_im"></a><a  href="rvcorem.v.p2.html#1105">w_busy : m_alu_im</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_ex1_busy___m_RVCoreM">m_RVCoreM:ALU_IM:w_ex1_busy</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_busy___m_debug_key"></a><a  href="debug.v.html#158">w_busy : m_debug_key</a></b> : wire
<br>
&nbsp;<b><a name="w_busy___m_div_unit"></a><a  href="rvcorem.v.p2.html#1025">w_busy : m_div_unit</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_busy___m_div_unit_core">m_div_unit_core:divcore:w_busy</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_divunit_busy___m_alu_im">m_alu_im:divunit:w_divunit_busy</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_busy___m_div_unit_core"></a><a  href="rvcorem.v.p2.html#1067">w_busy : m_div_unit_core</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_busy___m_div_unit">m_div_unit:divcore:w_busy</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_busy___m_main"></a><a  href="main.v.html#234">w_busy : m_main</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_proc_busy___m_mmu">m_mmu:c:w_proc_busy</a>&nbsp;, <a href="hierarchy-s.p9.html#w_busy___m_RVCoreM">m_RVCoreM:p:w_busy</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_busy___m_RVCoreM"></a><a  href="rvcorem.v.html#62">w_busy : m_RVCoreM</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_proc_busy___m_cpummu">m_cpummu:p:w_proc_busy</a>&nbsp;, <a href="hierarchy-s.p9.html#w_busy___m_main">m_main:p:w_busy</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_bus_cpustate___busarbiter"></a><a  href="busarbiter.v.html#341">w_bus_cpustate : busarbiter</a></b> : wire
<br>
&nbsp;<b><a name="w_bus_cpustate___busarbiterser"></a><a  href="busarbiter-serial.v.html#132">w_bus_cpustate : busarbiterser</a></b> : wire
<br>
&nbsp;<b><a name="w_bus_cpustate___DRAM_conRV"></a><a  href="memorytn.v.html#22">w_bus_cpustate : DRAM_conRV</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_bus_cpustate___m_topsim">m_topsim:dram_con:w_bus_cpustate</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_bus_cpustate___m_topsim"></a><a  href="maintn.v.html#81">w_bus_cpustate : m_topsim</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_bus_cpustate___DRAM_conRV">DRAM_conRV:dram_con:w_bus_cpustate</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_c0_nzuimm___m_decomp"></a><a  href="rvcorem.v.p2.html#1373">w_c0_nzuimm : m_decomp</a></b> : wire
<br>
&nbsp;<b><a name="w_c0_rd___m_decomp"></a><a  href="rvcorem.v.p2.html#1370">w_c0_rd : m_decomp</a></b> : wire
<br>
&nbsp;<b><a name="w_c0_rs1___m_decomp"></a><a  href="rvcorem.v.p2.html#1368">w_c0_rs1 : m_decomp</a></b> : wire
<br>
&nbsp;<b><a name="w_c0_rs2___m_decomp"></a><a  href="rvcorem.v.p2.html#1369">w_c0_rs2 : m_decomp</a></b> : wire
<br>
&nbsp;<b><a name="w_c0_uimm1___m_decomp"></a><a  href="rvcorem.v.p2.html#1371">w_c0_uimm1 : m_decomp</a></b> : wire
<br>
&nbsp;<b><a name="w_c0_uimm2___m_decomp"></a><a  href="rvcorem.v.p2.html#1372">w_c0_uimm2 : m_decomp</a></b> : wire
<br>
&nbsp;<b><a name="w_c1_funct1___m_decomp"></a><a  href="rvcorem.v.p2.html#1376">w_c1_funct1 : m_decomp</a></b> : wire
<br>
&nbsp;<b><a name="w_c1_funct2___m_decomp"></a><a  href="rvcorem.v.p2.html#1377">w_c1_funct2 : m_decomp</a></b> : wire
<br>
&nbsp;<b><a name="w_c1_imm1___m_decomp"></a><a  href="rvcorem.v.p2.html#1383">w_c1_imm1 : m_decomp</a></b> : wire
<br>
&nbsp;<b><a name="w_c1_imm2___m_decomp"></a><a  href="rvcorem.v.p2.html#1384">w_c1_imm2 : m_decomp</a></b> : wire
<br>
&nbsp;<b><a name="w_c1_imm3___m_decomp"></a><a  href="rvcorem.v.p2.html#1385">w_c1_imm3 : m_decomp</a></b> : wire
<br>
&nbsp;<b><a name="w_c1_imm4___m_decomp"></a><a  href="rvcorem.v.p2.html#1386">w_c1_imm4 : m_decomp</a></b> : wire
<br>
&nbsp;<b><a name="w_c1_nzimm___m_decomp"></a><a  href="rvcorem.v.p2.html#1381">w_c1_nzimm : m_decomp</a></b> : wire
<br>
&nbsp;<b><a name="w_c1_rd___m_decomp"></a><a  href="rvcorem.v.p2.html#1380">w_c1_rd : m_decomp</a></b> : wire
<br>
&nbsp;<b><a name="w_c1_rs1___m_decomp"></a><a  href="rvcorem.v.p2.html#1378">w_c1_rs1 : m_decomp</a></b> : wire
<br>
&nbsp;<b><a name="w_c1_rs2___m_decomp"></a><a  href="rvcorem.v.p2.html#1379">w_c1_rs2 : m_decomp</a></b> : wire
<br>
&nbsp;<b><a name="w_c1_shamt___m_decomp"></a><a  href="rvcorem.v.p2.html#1382">w_c1_shamt : m_decomp</a></b> : wire
<br>
&nbsp;<b><a name="w_c2_nzuimm___m_decomp"></a><a  href="rvcorem.v.p2.html#1395">w_c2_nzuimm : m_decomp</a></b> : wire
<br>
&nbsp;<b><a name="w_c2_rd___m_decomp"></a><a  href="rvcorem.v.p2.html#1390">w_c2_rd : m_decomp</a></b> : wire
<br>
&nbsp;<b><a name="w_c2_rs2___m_decomp"></a><a  href="rvcorem.v.p2.html#1389">w_c2_rs2 : m_decomp</a></b> : wire
<br>
&nbsp;<b><a name="w_c2_shamt___m_decomp"></a><a  href="rvcorem.v.p2.html#1396">w_c2_shamt : m_decomp</a></b> : wire
<br>
&nbsp;<b><a name="w_c2_uimm1___m_decomp"></a><a  href="rvcorem.v.p2.html#1391">w_c2_uimm1 : m_decomp</a></b> : wire
<br>
&nbsp;<b><a name="w_c2_uimm2___m_decomp"></a><a  href="rvcorem.v.p2.html#1392">w_c2_uimm2 : m_decomp</a></b> : wire
<br>
&nbsp;<b><a name="w_c2_uimm3___m_decomp"></a><a  href="rvcorem.v.p2.html#1393">w_c2_uimm3 : m_decomp</a></b> : wire
<br>
&nbsp;<b><a name="w_c2_uimm4___m_decomp"></a><a  href="rvcorem.v.p2.html#1394">w_c2_uimm4 : m_decomp</a></b> : wire
<br>
&nbsp;<b><a name="w_checksum___m_main"></a><a  href="main.v.html#388">w_checksum : m_main</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_checksum___m_mmu">m_mmu:c:w_checksum</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_checksum___m_topsim"></a><a  href="maintn.v.html#556">w_checksum : m_topsim</a></b> : wire
<br>
&nbsp;<b><a name="w_cinsn___m_RVCoreM"></a><a  href="rvcorem.v.html#223">w_cinsn : m_RVCoreM</a></b> : wire
<br>
&nbsp;<b><a name="w_clint_we___m_cpummu"></a><a  href="cpummu.v.html#58">w_clint_we : m_cpummu</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_clint_we___m_mmu">m_mmu:mmu:w_clint_we</a>&nbsp;, <a href="hierarchy-s.p9.html#w_clint_we___m_RVCoreM">m_RVCoreM:p:w_clint_we</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_clint_we___m_main"></a><a  href="main.v.html#231">w_clint_we : m_main</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_clint_we___m_mmu">m_mmu:c:w_clint_we</a>&nbsp;, <a href="hierarchy-s.p9.html#w_clint_we___m_RVCoreM">m_RVCoreM:p:w_clint_we</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_clint_we___m_mmu"></a><a  href="mmu.v.html#37">w_clint_we : m_mmu</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_clint_we___m_cpummu">m_cpummu:mmu:w_clint_we</a>&nbsp;, <a href="hierarchy-s.p9.html#w_clint_we___m_main">m_main:c:w_clint_we</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_clint_we___m_RVCoreM"></a><a  href="rvcorem.v.html#59">w_clint_we : m_RVCoreM</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_clint_we___m_cpummu">m_cpummu:p:w_clint_we</a>&nbsp;, <a href="hierarchy-s.p9.html#w_clint_we___m_main">m_main:p:w_clint_we</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_clint_we0___m_topsim"></a><a  href="maintn.v.html#89">w_clint_we0 : m_topsim</a></b> : wire
<br>
&nbsp;<b><a name="w_clint_we1___m_topsim"></a><a  href="maintn.v.html#89">w_clint_we1 : m_topsim</a></b> : wire
<br>
&nbsp;<b><a name="w_clk___m_7segcon"></a><a  href="main.v.html#488">w_clk : m_7segcon</a></b> : input (used in @posedge)
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p2.html#CORE_CLK___m_main">m_main:m_7segcon:CORE_CLK</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_clr___m_dram_cache"></a><a  href="memory.v.html#766">w_clr : m_dram_cache</a></b> : input
<br>
&nbsp;<b><a name="w_com___m_RVCoreM"></a><a  href="rvcorem.v.html#962">w_com : m_RVCoreM</a></b> : wire
<br>
&nbsp;<b><a name="w_core_ir___busarbiter"></a><a  href="busarbiter.v.html#340">w_core_ir : busarbiter</a></b> : wire
<br>
&nbsp;<b><a name="w_core_ir___busarbiterser"></a><a  href="busarbiter-serial.v.html#131">w_core_ir : busarbiterser</a></b> : wire
<br>
&nbsp;<b><a name="w_core_ir___m_cpummu"></a><a  href="cpummu.v.html#11">w_core_ir : m_cpummu</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_core_ir___m_RVCoreM">m_RVCoreM:p:w_core_ir</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.html#bus_core_ir_0___m_topsim">m_topsim:core0:bus_core_ir_0</a>&nbsp;, <a href="hierarchy-s.html#bus_core_ir_1___m_topsim">m_topsim:core1:bus_core_ir_1</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_core_ir___m_main"></a><a  href="main.v.html#276">w_core_ir : m_main</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_core_ir___m_RVCoreM">m_RVCoreM:p:w_core_ir</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_core_ir___m_RVCoreM"></a><a  href="rvcorem.v.html#78">w_core_ir : m_RVCoreM</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_core_ir___m_cpummu">m_cpummu:p:w_core_ir</a>&nbsp;, <a href="hierarchy-s.p9.html#w_core_ir___m_main">m_main:p:w_core_ir</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_core_odata___m_main"></a><a  href="main.v.html#275">w_core_odata : m_main</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_core_odata___m_RVCoreM">m_RVCoreM:p:w_core_odata</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_core_odata___m_RVCoreM"></a><a  href="rvcorem.v.html#66">w_core_odata : m_RVCoreM</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_core_odata___m_main">m_main:p:w_core_odata</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_core_pc___m_main"></a><a  href="main.v.html#276">w_core_pc : m_main</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_core_pc___m_RVCoreM">m_RVCoreM:p:w_core_pc</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_core_pc___m_RVCoreM"></a><a  href="rvcorem.v.html#77">w_core_pc : m_RVCoreM</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_core_pc___m_main">m_main:p:w_core_pc</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_csr_addr___m_RVCoreM"></a><a  href="rvcorem.v.html#581">w_csr_addr : m_RVCoreM</a></b> : wire
<br>
&nbsp;<b><a name="w_csr_we___m_RVCoreM"></a><a  href="rvcorem.v.html#656">w_csr_we : m_RVCoreM</a></b> : wire
<br>
&nbsp;<b><a name="w_ctrl___m_bu_mem"></a><a  href="memsim.v.html#499">w_ctrl : m_bu_mem</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_ctrl___m_dram_sim">m_dram_sim:idbmem:w_ctrl</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_ctrl___m_dram_sim"></a><a  href="memsim.v.html#595">w_ctrl : m_dram_sim</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_ctrl___m_bu_mem">m_bu_mem:idbmem:w_ctrl</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_ctrl_state___sd_loader"></a><a  href="sd_loader.v.html#13">w_ctrl_state : sd_loader</a></b> : input
<br>
&nbsp;<b><a name="w_data___m_RVuc"></a><a  href="microc.v.html#25">w_data : m_RVuc</a></b> : input
<br>
&nbsp;<b><a name="w_data___m_UartTx2"></a><a  href="debug.v.html#25">w_data : m_UartTx2</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#r_uartdata___m_debug_key">m_debug_key:UartTx0:r_uartdata</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_data0___m_bu_mem"></a><a  href="memsim.v.html#519">w_data0 : m_bu_mem</a></b> : wire
<br>
&nbsp;<b><a name="w_data0___m_sbu_mem"></a><a  href="memsim.v.html#632">w_data0 : m_sbu_mem</a></b> : wire
<br>
&nbsp;<b><a name="w_data1___m_bu_mem"></a><a  href="memsim.v.html#519">w_data1 : m_bu_mem</a></b> : wire
<br>
&nbsp;<b><a name="w_data1___m_sbu_mem"></a><a  href="memsim.v.html#632">w_data1 : m_sbu_mem</a></b> : wire
<br>
&nbsp;<b><a name="w_data2___m_bu_mem"></a><a  href="memsim.v.html#519">w_data2 : m_bu_mem</a></b> : wire
<br>
&nbsp;<b><a name="w_data2___m_sbu_mem"></a><a  href="memsim.v.html#632">w_data2 : m_sbu_mem</a></b> : wire
<br>
&nbsp;<b><a name="w_data3___m_bu_mem"></a><a  href="memsim.v.html#519">w_data3 : m_bu_mem</a></b> : wire
<br>
&nbsp;<b><a name="w_data3___m_sbu_mem"></a><a  href="memsim.v.html#632">w_data3 : m_sbu_mem</a></b> : wire
<br>
&nbsp;<b><a name="w_data_addr___m_cpummu"></a><a  href="cpummu.v.html#52">w_data_addr : m_cpummu</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_data_addr___m_mmu">m_mmu:mmu:w_data_addr</a>&nbsp;, <a href="hierarchy-s.p9.html#w_data_addr___m_RVCoreM">m_RVCoreM:p:w_data_addr</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_data_addr___m_main"></a><a  href="main.v.html#225">w_data_addr : m_main</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_data_addr___m_mmu">m_mmu:c:w_data_addr</a>&nbsp;, <a href="hierarchy-s.p9.html#w_data_addr___m_RVCoreM">m_RVCoreM:p:w_data_addr</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_data_addr___m_mmu"></a><a  href="mmu.v.html#21">w_data_addr : m_mmu</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_waddr___m_tlb">m_tlb:TLB_data_r:w_waddr</a>&nbsp;, <a href="hierarchy-s.p9.html#w_raddr___m_tlb">m_tlb:TLB_data_r:w_raddr</a>&nbsp;, <a href="hierarchy-s.p9.html#w_waddr___m_tlb">m_tlb:TLB_data_w:w_waddr</a>&nbsp;, <a href="hierarchy-s.p9.html#w_raddr___m_tlb">m_tlb:TLB_data_w:w_raddr</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_data_addr___m_cpummu">m_cpummu:mmu:w_data_addr</a>&nbsp;, <a href="hierarchy-s.p9.html#w_data_addr___m_main">m_main:c:w_data_addr</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_data_addr___m_RVCoreM"></a><a  href="rvcorem.v.html#70">w_data_addr : m_RVCoreM</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_data_addr___m_cpummu">m_cpummu:p:w_data_addr</a>&nbsp;, <a href="hierarchy-s.p9.html#w_data_addr___m_main">m_main:p:w_data_addr</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_data_busy___busarbiter"></a><a  href="busarbiter.v.html#11">w_data_busy : busarbiter</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#r_data_busy___m_topsim">m_topsim:ba:r_data_busy</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_data_busy___busarbiterser"></a><a  href="busarbiter-serial.v.html#11">w_data_busy : busarbiterser</a></b> : input
<br>
&nbsp;<b><a name="w_data_busy___m_cpummu"></a><a  href="cpummu.v.html#16">w_data_busy : m_cpummu</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_data_busy___m_mmu">m_mmu:mmu:w_data_busy</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.html#bus_data_busy0___m_topsim">m_topsim:core0:bus_data_busy0</a>&nbsp;, <a href="hierarchy-s.html#bus_data_busy1___m_topsim">m_topsim:core1:bus_data_busy1</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_data_busy___m_mmu"></a><a  href="mmu.v.html#26">w_data_busy : m_mmu</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_data_busy___m_cpummu">m_cpummu:mmu:w_data_busy</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_data_ctrl___m_cpummu"></a><a  href="cpummu.v.html#53">w_data_ctrl : m_cpummu</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_data_ctrl___m_mmu">m_mmu:mmu:w_data_ctrl</a>&nbsp;, <a href="hierarchy-s.p9.html#w_data_ctrl___m_RVCoreM">m_RVCoreM:p:w_data_ctrl</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_data_ctrl___m_main"></a><a  href="main.v.html#227">w_data_ctrl : m_main</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_data_ctrl___m_mmu">m_mmu:c:w_data_ctrl</a>&nbsp;, <a href="hierarchy-s.p9.html#w_data_ctrl___m_RVCoreM">m_RVCoreM:p:w_data_ctrl</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_data_ctrl___m_mmu"></a><a  href="mmu.v.html#27">w_data_ctrl : m_mmu</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_data_ctrl___m_cpummu">m_cpummu:mmu:w_data_ctrl</a>&nbsp;, <a href="hierarchy-s.p9.html#w_data_ctrl___m_main">m_main:c:w_data_ctrl</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_data_ctrl___m_RVCoreM"></a><a  href="rvcorem.v.html#69">w_data_ctrl : m_RVCoreM</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_data_ctrl___m_cpummu">m_cpummu:p:w_data_ctrl</a>&nbsp;, <a href="hierarchy-s.p9.html#w_data_ctrl___m_main">m_main:p:w_data_ctrl</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_data_data___busarbiter"></a><a  href="busarbiter.v.html#12">w_data_data : busarbiter</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_data_data___m_topsim">m_topsim:ba:w_data_data</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_data_data___busarbiterser"></a><a  href="busarbiter-serial.v.html#12">w_data_data : busarbiterser</a></b> : input
<br>
&nbsp;<b><a name="w_data_data___m_cpummu"></a><a  href="cpummu.v.html#18">w_data_data : m_cpummu</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_data_data___m_RVCoreM">m_RVCoreM:p:w_data_data</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.html#bus_data_data0___m_topsim">m_topsim:core0:bus_data_data0</a>&nbsp;, <a href="hierarchy-s.html#bus_data_data1___m_topsim">m_topsim:core1:bus_data_data1</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_data_data___m_main"></a><a  href="main.v.html#225">w_data_data : m_main</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_data_data___m_mmu">m_mmu:c:w_data_data</a>&nbsp;, <a href="hierarchy-s.p9.html#w_data_data___m_RVCoreM">m_RVCoreM:p:w_data_data</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_data_data___m_RVCoreM"></a><a  href="rvcorem.v.html#57">w_data_data : m_RVCoreM</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_data_data___m_cpummu">m_cpummu:p:w_data_data</a>&nbsp;, <a href="hierarchy-s.p9.html#w_data_data___m_main">m_main:p:w_data_data</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_data_data___m_topsim"></a><a  href="maintn.v.html#87">w_data_data : m_topsim</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_data_data___busarbiter">busarbiter:ba:w_data_data</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_data_le___busarbiter"></a><a  href="busarbiter.v.html#10">w_data_le : busarbiter</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_data_le___m_topsim">m_topsim:ba:w_data_le</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_data_le___busarbiterser"></a><a  href="busarbiter-serial.v.html#10">w_data_le : busarbiterser</a></b> : output
<br>
&nbsp;<b><a name="w_data_le___m_cpummu"></a><a  href="cpummu.v.html#15">w_data_le : m_cpummu</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_data_le___m_mmu">m_mmu:mmu:w_data_le</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.html#bus_data_le0___m_topsim">m_topsim:core0:bus_data_le0</a>&nbsp;, <a href="hierarchy-s.html#bus_data_le1___m_topsim">m_topsim:core1:bus_data_le1</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_data_le___m_mmu"></a><a  href="mmu.v.html#25">w_data_le : m_mmu</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_data_le___m_cpummu">m_cpummu:mmu:w_data_le</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_data_le___m_topsim"></a><a  href="maintn.v.html#84">w_data_le : m_topsim</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_data_le___busarbiter">busarbiter:ba:w_data_le</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_data_t___m_RVCoreM"></a><a  href="rvcorem.v.html#911">w_data_t : m_RVCoreM</a></b> : wire
<br>
&nbsp;<b><a name="w_data_wdata___busarbiter"></a><a  href="busarbiter.v.html#12">w_data_wdata : busarbiter</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_data_wdata___m_topsim">m_topsim:ba:w_data_wdata</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_data_wdata___busarbiterser"></a><a  href="busarbiter-serial.v.html#12">w_data_wdata : busarbiterser</a></b> : output
<br>
&nbsp;<b><a name="w_data_wdata___m_cpummu"></a><a  href="cpummu.v.html#17">w_data_wdata : m_cpummu</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_data_wdata___m_mmu">m_mmu:mmu:w_data_wdata</a>&nbsp;, <a href="hierarchy-s.p9.html#w_data_wdata___m_RVCoreM">m_RVCoreM:p:w_data_wdata</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.html#bus_data_wdata0___m_topsim">m_topsim:core0:bus_data_wdata0</a>&nbsp;, <a href="hierarchy-s.html#bus_data_wdata1___m_topsim">m_topsim:core1:bus_data_wdata1</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_data_wdata___m_main"></a><a  href="main.v.html#225">w_data_wdata : m_main</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_data_wdata___m_mmu">m_mmu:c:w_data_wdata</a>&nbsp;, <a href="hierarchy-s.p9.html#w_data_wdata___m_RVCoreM">m_RVCoreM:p:w_data_wdata</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_data_wdata___m_mmu"></a><a  href="mmu.v.html#22">w_data_wdata : m_mmu</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_data_wdata___m_cpummu">m_cpummu:mmu:w_data_wdata</a>&nbsp;, <a href="hierarchy-s.p9.html#w_data_wdata___m_main">m_main:c:w_data_wdata</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_data_wdata___m_RVCoreM"></a><a  href="rvcorem.v.html#67">w_data_wdata : m_RVCoreM</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_data_wdata___m_cpummu">m_cpummu:p:w_data_wdata</a>&nbsp;, <a href="hierarchy-s.p9.html#w_data_wdata___m_main">m_main:p:w_data_wdata</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_data_wdata___m_topsim"></a><a  href="maintn.v.html#86">w_data_wdata : m_topsim</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_data_wdata___busarbiter">busarbiter:ba:w_data_wdata</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_data_we___busarbiter"></a><a  href="busarbiter.v.html#10">w_data_we : busarbiter</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_data_we___m_topsim">m_topsim:ba:w_data_we</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_data_we___busarbiterser"></a><a  href="busarbiter-serial.v.html#10">w_data_we : busarbiterser</a></b> : output
<br>
&nbsp;<b><a name="w_data_we___m_cpummu"></a><a  href="cpummu.v.html#14">w_data_we : m_cpummu</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_data_we___m_mmu">m_mmu:mmu:w_data_we</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.html#bus_data_we0___m_topsim">m_topsim:core0:bus_data_we0</a>&nbsp;, <a href="hierarchy-s.html#bus_data_we1___m_topsim">m_topsim:core1:bus_data_we1</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_data_we___m_main"></a><a  href="main.v.html#226">w_data_we : m_main</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_data_we___m_mmu">m_mmu:c:w_data_we</a>&nbsp;, <a href="hierarchy-s.p9.html#w_data_we___m_RVCoreM">m_RVCoreM:p:w_data_we</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_data_we___m_mmu"></a><a  href="mmu.v.html#24">w_data_we : m_mmu</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_data_we___m_cpummu">m_cpummu:mmu:w_data_we</a>&nbsp;, <a href="hierarchy-s.p9.html#w_data_we___m_main">m_main:c:w_data_we</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_data_we___m_RVCoreM"></a><a  href="rvcorem.v.html#81">w_data_we : m_RVCoreM</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_proc_data_we___m_cpummu">m_cpummu:p:w_proc_data_we</a>&nbsp;, <a href="hierarchy-s.p9.html#w_data_we___m_main">m_main:p:w_data_we</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_data_we___m_topsim"></a><a  href="maintn.v.html#83">w_data_we : m_topsim</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_data_we___busarbiter">busarbiter:ba:w_data_we</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_deleg___m_RVCoreM"></a><a  href="rvcorem.v.html#538">w_deleg : m_RVCoreM</a></b> : wire
<br>
&nbsp;<b><a name="w_dev___m_mmu"></a><a  href="mmu.v.html#315">w_dev : m_mmu</a></b> : wire
<br>
&nbsp;<b><a name="w_dev___m_topsim"></a><a  href="maintn.v.html#195">w_dev : m_topsim</a></b> : wire
<br>
&nbsp;<b><a name="w_differ___m_div_unit_core"></a><a  href="rvcorem.v.p2.html#1072">w_differ : m_div_unit_core</a></b> : wire
<br>
&nbsp;<b><a name="w_din___m_7segcon"></a><a  href="main.v.html#489">w_din : m_7segcon</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_7seg_data___m_main">m_main:m_7segcon:w_7seg_data</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_dividend___m_div_unit"></a><a  href="rvcorem.v.p2.html#1023">w_dividend : m_div_unit</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_in1___m_alu_im">m_alu_im:divunit:w_in1</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_dividend___m_div_unit_core"></a><a  href="rvcorem.v.p2.html#1065">w_dividend : m_div_unit_core</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_uint_dividend___m_div_unit">m_div_unit:divcore:w_uint_dividend</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_divisor___m_div_unit"></a><a  href="rvcorem.v.p2.html#1023">w_divisor : m_div_unit</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_in2___m_alu_im">m_alu_im:divunit:w_in2</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_divisor___m_div_unit_core"></a><a  href="rvcorem.v.p2.html#1065">w_divisor : m_div_unit_core</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_uint_divisor___m_div_unit">m_div_unit:divcore:w_uint_divisor</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_divunit_busy___m_alu_im"></a><a  href="rvcorem.v.p2.html#1121">w_divunit_busy : m_alu_im</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_busy___m_div_unit">m_div_unit:divunit:w_busy</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_divunit_rslt___m_alu_im"></a><a  href="rvcorem.v.p2.html#1122">w_divunit_rslt : m_alu_im</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_rslt___m_div_unit">m_div_unit:divunit:w_rslt</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_div_init___m_alu_im"></a><a  href="rvcorem.v.p2.html#1127">w_div_init : m_alu_im</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_init___m_div_unit">m_div_unit:divunit:w_init</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_div_req___m_alu_im"></a><a  href="rvcorem.v.p2.html#1124">w_div_req : m_alu_im</a></b> : wire
<br>
&nbsp;<b><a name="w_div_rslt___m_alu_im"></a><a  href="rvcorem.v.p2.html#1134">w_div_rslt : m_alu_im</a></b> : wire
<br>
&nbsp;<b><a name="w_div_signed___m_alu_im"></a><a  href="rvcorem.v.p2.html#1128">w_div_signed : m_alu_im</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_signed___m_div_unit">m_div_unit:divunit:w_signed</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_dram_aces___m_mmu"></a><a  href="mmu.v.html#333">w_dram_aces : m_mmu</a></b> : wire
<br>
&nbsp;<b><a name="w_dram_addr___busarbiter"></a><a  href="busarbiter.v.html#16">w_dram_addr : busarbiter</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_dram_addr___m_topsim">m_topsim:ba:w_dram_addr</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_dram_addr___busarbiterser"></a><a  href="busarbiter-serial.v.html#16">w_dram_addr : busarbiterser</a></b> : output
<br>
&nbsp;<b><a name="w_dram_addr___m_cpummu"></a><a  href="cpummu.v.html#26">w_dram_addr : m_cpummu</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_dram_addr___m_mmu">m_mmu:mmu:w_dram_addr</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.html#bus_dram_addr0___m_topsim">m_topsim:core0:bus_dram_addr0</a>&nbsp;, <a href="hierarchy-s.html#bus_dram_addr1___m_topsim">m_topsim:core1:bus_dram_addr1</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_dram_addr___m_mmu"></a><a  href="mmu.v.html#41">w_dram_addr : m_mmu</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_dram_addr___m_cpummu">m_cpummu:mmu:w_dram_addr</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_dram_addr___m_topsim"></a><a  href="maintn.v.html#94">w_dram_addr : m_topsim</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_dram_addr___busarbiter">busarbiter:ba:w_dram_addr</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_dram_addr_t___m_topsim"></a><a  href="maintn.v.html#726">w_dram_addr_t : m_topsim</a></b> : wire
<br>
&nbsp;<b><a name="w_dram_addr_t2___m_topsim"></a><a  href="maintn.v.html#729">w_dram_addr_t2 : m_topsim</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p4.html#i_addr___DRAM_conRV">DRAM_conRV:dram_con:i_addr</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_dram_busy___busarbiter"></a><a  href="busarbiter.v.html#17">w_dram_busy : busarbiter</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_dram_busy___m_topsim">m_topsim:ba:w_dram_busy</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_dram_busy___busarbiterser"></a><a  href="busarbiter-serial.v.html#17">w_dram_busy : busarbiterser</a></b> : input
<br>
&nbsp;<b><a name="w_dram_busy___m_cpummu"></a><a  href="cpummu.v.html#30">w_dram_busy : m_cpummu</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_dram_busy___m_mmu">m_mmu:mmu:w_dram_busy</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.html#bus_dram_busy0___m_topsim">m_topsim:core0:bus_dram_busy0</a>&nbsp;, <a href="hierarchy-s.html#bus_dram_busy1___m_topsim">m_topsim:core1:bus_dram_busy1</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_dram_busy___m_mmu"></a><a  href="mmu.v.html#45">w_dram_busy : m_mmu</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_dram_busy___m_cpummu">m_cpummu:mmu:w_dram_busy</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_dram_busy___m_topsim"></a><a  href="maintn.v.html#98">w_dram_busy : m_topsim</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_dram_busy___busarbiter">busarbiter:ba:w_dram_busy</a>&nbsp;, <a href="hierarchy-s.p6.html#o_busy___DRAM_conRV">DRAM_conRV:dram_con:o_busy</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_dram_ctrl___busarbiter"></a><a  href="busarbiter.v.html#17">w_dram_ctrl : busarbiter</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_dram_ctrl___m_topsim">m_topsim:ba:w_dram_ctrl</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_dram_ctrl___busarbiterser"></a><a  href="busarbiter-serial.v.html#17">w_dram_ctrl : busarbiterser</a></b> : output
<br>
&nbsp;<b><a name="w_dram_ctrl___m_cpummu"></a><a  href="cpummu.v.html#31">w_dram_ctrl : m_cpummu</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_dram_ctrl___m_mmu">m_mmu:mmu:w_dram_ctrl</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.html#bus_dram_ctrl0___m_topsim">m_topsim:core0:bus_dram_ctrl0</a>&nbsp;, <a href="hierarchy-s.html#bus_dram_ctrl1___m_topsim">m_topsim:core1:bus_dram_ctrl1</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_dram_ctrl___m_mmu"></a><a  href="mmu.v.html#46">w_dram_ctrl : m_mmu</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_dram_ctrl___m_cpummu">m_cpummu:mmu:w_dram_ctrl</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_dram_ctrl___m_topsim"></a><a  href="maintn.v.html#99">w_dram_ctrl : m_topsim</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_dram_ctrl___busarbiter">busarbiter:ba:w_dram_ctrl</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_dram_ctrl_t___m_topsim"></a><a  href="maintn.v.html#742">w_dram_ctrl_t : m_topsim</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p4.html#i_ctrl___DRAM_conRV">DRAM_conRV:dram_con:i_ctrl</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_dram_le___busarbiter"></a><a  href="busarbiter.v.html#17">w_dram_le : busarbiter</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_dram_le___m_topsim">m_topsim:ba:w_dram_le</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_dram_le___busarbiterser"></a><a  href="busarbiter-serial.v.html#17">w_dram_le : busarbiterser</a></b> : output
<br>
&nbsp;<b><a name="w_dram_le___m_cpummu"></a><a  href="cpummu.v.html#32">w_dram_le : m_cpummu</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_dram_le___m_mmu">m_mmu:mmu:w_dram_le</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.html#bus_dram_le0___m_topsim">m_topsim:core0:bus_dram_le0</a>&nbsp;, <a href="hierarchy-s.html#bus_dram_le1___m_topsim">m_topsim:core1:bus_dram_le1</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_dram_le___m_mmu"></a><a  href="mmu.v.html#47">w_dram_le : m_mmu</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_dram_le___m_cpummu">m_cpummu:mmu:w_dram_le</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_dram_le___m_topsim"></a><a  href="maintn.v.html#100">w_dram_le : m_topsim</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_dram_le___busarbiter">busarbiter:ba:w_dram_le</a>&nbsp;, <a href="hierarchy-s.p4.html#i_rd_en___DRAM_conRV">DRAM_conRV:dram_con:i_rd_en</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_dram_odata___busarbiter"></a><a  href="busarbiter.v.html#16">w_dram_odata : busarbiter</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_dram_odata___m_topsim">m_topsim:ba:w_dram_odata</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_dram_odata___busarbiterser"></a><a  href="busarbiter-serial.v.html#16">w_dram_odata : busarbiterser</a></b> : input
<br>
&nbsp;<b><a name="w_dram_odata___DRAM_conRV"></a><a  href="memorytn.v.html#64">w_dram_odata : DRAM_conRV</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_odata___m_sdram_sim">m_sdram_sim:idbmem:w_odata</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_dram_odata___m_cpummu"></a><a  href="cpummu.v.html#28">w_dram_odata : m_cpummu</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_dram_odata___m_mmu">m_mmu:mmu:w_dram_odata</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.html#bus_dram_odata0___m_topsim">m_topsim:core0:bus_dram_odata0</a>&nbsp;, <a href="hierarchy-s.html#bus_dram_odata1___m_topsim">m_topsim:core1:bus_dram_odata1</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_dram_odata___m_mmu"></a><a  href="mmu.v.html#43">w_dram_odata : m_mmu</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_dram_odata___m_cpummu">m_cpummu:mmu:w_dram_odata</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_dram_odata___m_topsim"></a><a  href="maintn.v.html#96">w_dram_odata : m_topsim</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_dram_odata___busarbiter">busarbiter:ba:w_dram_odata</a>&nbsp;, <a href="hierarchy-s.p6.html#o_data___DRAM_conRV">DRAM_conRV:dram_con:o_data</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_dram_wdata___busarbiter"></a><a  href="busarbiter.v.html#16">w_dram_wdata : busarbiter</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_dram_wdata___m_topsim">m_topsim:ba:w_dram_wdata</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_dram_wdata___busarbiterser"></a><a  href="busarbiter-serial.v.html#16">w_dram_wdata : busarbiterser</a></b> : output
<br>
&nbsp;<b><a name="w_dram_wdata___m_cpummu"></a><a  href="cpummu.v.html#27">w_dram_wdata : m_cpummu</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_dram_wdata___m_mmu">m_mmu:mmu:w_dram_wdata</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.html#bus_dram_wdata0___m_topsim">m_topsim:core0:bus_dram_wdata0</a>&nbsp;, <a href="hierarchy-s.html#bus_dram_wdata1___m_topsim">m_topsim:core1:bus_dram_wdata1</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_dram_wdata___m_mmu"></a><a  href="mmu.v.html#42">w_dram_wdata : m_mmu</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_dram_wdata___m_cpummu">m_cpummu:mmu:w_dram_wdata</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_dram_wdata___m_topsim"></a><a  href="maintn.v.html#95">w_dram_wdata : m_topsim</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_dram_wdata___busarbiter">busarbiter:ba:w_dram_wdata</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_dram_wdata_t___m_topsim"></a><a  href="maintn.v.html#738">w_dram_wdata_t : m_topsim</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p4.html#i_data___DRAM_conRV">DRAM_conRV:dram_con:i_data</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_dram_we___m_mmu"></a><a  href="mmu.v.html#321">w_dram_we : m_mmu</a></b> : wire
<br>
&nbsp;<b><a name="w_dram_we_t___busarbiter"></a><a  href="busarbiter.v.html#16">w_dram_we_t : busarbiter</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_dram_we_t___m_topsim">m_topsim:ba:w_dram_we_t</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_dram_we_t___busarbiterser"></a><a  href="busarbiter-serial.v.html#16">w_dram_we_t : busarbiterser</a></b> : output
<br>
&nbsp;<b><a name="w_dram_we_t___m_cpummu"></a><a  href="cpummu.v.html#29">w_dram_we_t : m_cpummu</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_dram_we_t___m_mmu">m_mmu:mmu:w_dram_we_t</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.html#bus_dram_we_t0___m_topsim">m_topsim:core0:bus_dram_we_t0</a>&nbsp;, <a href="hierarchy-s.html#bus_dram_we_t1___m_topsim">m_topsim:core1:bus_dram_we_t1</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_dram_we_t___m_mmu"></a><a  href="mmu.v.html#44">w_dram_we_t : m_mmu</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_dram_we_t___m_cpummu">m_cpummu:mmu:w_dram_we_t</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_dram_we_t___m_topsim"></a><a  href="maintn.v.html#97">w_dram_we_t : m_topsim</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_dram_we_t___busarbiter">busarbiter:ba:w_dram_we_t</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_d_en_t___m_RVCoreM"></a><a  href="rvcorem.v.html#983">w_d_en_t : m_RVCoreM</a></b> : wire
<br>
&nbsp;<b><a name="w_d_we_t___m_RVCoreM"></a><a  href="rvcorem.v.html#980">w_d_we_t : m_RVCoreM</a></b> : wire
<br>
&nbsp;<b><a name="w_ex1___m_RVCoreM"></a><a  href="rvcorem.v.html#307">w_ex1 : m_RVCoreM</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_le___m_alu_im">m_alu_im:ALU_IM:w_le</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_ex1_busy___m_RVCoreM"></a><a  href="rvcorem.v.html#308">w_ex1_busy : m_RVCoreM</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_busy___m_alu_im">m_alu_im:ALU_IM:w_busy</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_executing_wfi___m_RVCoreM"></a><a  href="rvcorem.v.html#542">w_executing_wfi : m_RVCoreM</a></b> : wire
<br>
&nbsp;<b><a name="w_exit_wfi___m_RVCoreM"></a><a  href="rvcorem.v.html#543">w_exit_wfi : m_RVCoreM</a></b> : wire
<br>
&nbsp;<b><a name="w_file_we___m_topsim"></a><a  href="maintn.v.html#431">w_file_we : m_topsim</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#we___read_file">read_file:rf:we</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_finish___m_main"></a><a  href="main.v.html#300">w_finish : m_main</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#r_finish___m_mmu">m_mmu:c:r_finish</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_flush___m_dram_cache"></a><a  href="memory.v.html#766">w_flush : m_dram_cache</a></b> : input
<br>
&nbsp;<b><a name="w_flush___m_tlb"></a><a  href="mmu.v.html#386">w_flush : m_tlb</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_tlb_flush___m_mmu">m_mmu:TLB_inst_r:w_tlb_flush</a>&nbsp;, <a href="hierarchy-s.p9.html#w_tlb_flush___m_mmu">m_mmu:TLB_data_r:w_tlb_flush</a>&nbsp;, <a href="hierarchy-s.p9.html#w_tlb_flush___m_mmu">m_mmu:TLB_data_w:w_tlb_flush</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_funct12___m_RVuc"></a><a  href="microc.v.html#73">w_funct12 : m_RVuc</a></b> : wire
<br>
&nbsp;<b><a name="w_funct3___m_alu_b"></a><a  href="rvcorem.v.p2.html#1224">w_funct3 : m_alu_b</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#r_funct3___m_RVCoreM">m_RVCoreM:ALU_B:r_funct3</a>&nbsp;, <a href="hierarchy-s.p7.html#r_funct3___m_RVuc">m_RVuc:ALU_B:r_funct3</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_funct3___m_alu_c"></a><a  href="rvcorem.v.p2.html#1275">w_funct3 : m_alu_c</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#r_funct3___m_RVCoreM">m_RVCoreM:ALU_C:r_funct3</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_funct3___m_alu_i"></a><a  href="rvcorem.v.p2.html#1326">w_funct3 : m_alu_i</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#r_funct3___m_RVuc">m_RVuc:ALU_I:r_funct3</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_funct3___m_alu_im"></a><a  href="rvcorem.v.p2.html#1102">w_funct3 : m_alu_im</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#r_funct3___m_RVCoreM">m_RVCoreM:ALU_IM:r_funct3</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_funct3___m_RVuc"></a><a  href="microc.v.html#71">w_funct3 : m_RVuc</a></b> : wire
<br>
&nbsp;<b><a name="w_funct5___m_alu_a"></a><a  href="rvcorem.v.p2.html#1247">w_funct5 : m_alu_a</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#r_funct5___m_RVCoreM">m_RVCoreM:ALU_A:r_funct5</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_funct7___m_alu_i"></a><a  href="rvcorem.v.p2.html#1327">w_funct7 : m_alu_i</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_alu_fn7___m_RVuc">m_RVuc:ALU_I:w_alu_fn7</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_funct7___m_alu_im"></a><a  href="rvcorem.v.p2.html#1103">w_funct7 : m_alu_im</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#r_alu_f7___m_RVCoreM">m_RVCoreM:ALU_IM:r_alu_f7</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_funct7___m_RVuc"></a><a  href="microc.v.html#72">w_funct7 : m_RVuc</a></b> : wire
<br>
&nbsp;<b><a name="w_grant___busarbiter"></a><a  href="busarbiter.v.html#8">w_grant : busarbiter</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_grant___m_topsim">m_topsim:ba:w_grant</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_grant___busarbiterser"></a><a  href="busarbiter-serial.v.html#8">w_grant : busarbiterser</a></b> : output
<br>
&nbsp;<b><a name="w_grant___m_cpummu"></a><a  href="cpummu.v.html#9">w_grant : m_cpummu</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_grant___m_mmu">m_mmu:mmu:w_grant</a>&nbsp;, <a href="hierarchy-s.p9.html#w_grant___m_RVCoreM">m_RVCoreM:p:w_grant</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_grant___m_topsim">m_topsim:core0:w_grant</a>&nbsp;, <a href="hierarchy-s.p9.html#w_grant___m_topsim">m_topsim:core1:w_grant</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_grant___m_mmu"></a><a  href="mmu.v.html#16">w_grant : m_mmu</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_grant___m_cpummu">m_cpummu:mmu:w_grant</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_grant___m_RVCoreM"></a><a  href="rvcorem.v.html#116">w_grant : m_RVCoreM</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_grant___m_cpummu">m_cpummu:p:w_grant</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_grant___m_topsim"></a><a  href="maintn.v.html#106">w_grant : m_topsim</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_grant___m_cpummu">m_cpummu:core0:w_grant</a>&nbsp;, <a href="hierarchy-s.p9.html#w_grant___m_cpummu">m_cpummu:core1:w_grant</a>&nbsp;, <a href="hierarchy-s.p9.html#w_grant___busarbiter">busarbiter:ba:w_grant</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_halt___m_cpummu"></a><a  href="cpummu.v.html#49">w_halt : m_cpummu</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#r_halt___m_RVCoreM">m_RVCoreM:p:r_halt</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_halt___m_main"></a><a  href="main.v.html#301">w_halt : m_main</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#r_halt___m_RVCoreM">m_RVCoreM:p:r_halt</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_hart_id___m_cpummu"></a><a  href="cpummu.v.html#8">w_hart_id : m_cpummu</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_hart_id___m_mmu">m_mmu:mmu:w_hart_id</a>&nbsp;, <a href="hierarchy-s.p9.html#w_hart_id___m_RVCoreM">m_RVCoreM:p:w_hart_id</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_hart_id___m_mmu"></a><a  href="mmu.v.html#15">w_hart_id : m_mmu</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_hart_id___m_cpummu">m_cpummu:mmu:w_hart_id</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_hart_id___m_regfile"></a><a  href="rvcorem.v.html#22">w_hart_id : m_regfile</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_hart_id___m_RVCoreM">m_RVCoreM:regs:w_hart_id</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_hart_id___m_RVCoreM"></a><a  href="rvcorem.v.html#56">w_hart_id : m_RVCoreM</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_hart_id___m_regfile">m_regfile:regs:w_hart_id</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_hart_id___m_cpummu">m_cpummu:p:w_hart_id</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_hart_sc___m_cpummu"></a><a  href="cpummu.v.html#40">w_hart_sc : m_cpummu</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p4.html#hart_sc___m_RVCoreM">m_RVCoreM:p:hart_sc</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_hart_sc0___m_topsim">m_topsim:core0:w_hart_sc0</a>&nbsp;, <a href="hierarchy-s.p9.html#w_hart_sc1___m_topsim">m_topsim:core1:w_hart_sc1</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_hart_sc0___m_topsim"></a><a  href="maintn.v.html#104">w_hart_sc0 : m_topsim</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_hart_sc___m_cpummu">m_cpummu:core0:w_hart_sc</a>&nbsp;, <a href="hierarchy-s.p9.html#w_oh_sc___m_cpummu">m_cpummu:core1:w_oh_sc</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_hart_sc1___m_topsim"></a><a  href="maintn.v.html#104">w_hart_sc1 : m_topsim</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_oh_sc___m_cpummu">m_cpummu:core0:w_oh_sc</a>&nbsp;, <a href="hierarchy-s.p9.html#w_hart_sc___m_cpummu">m_cpummu:core1:w_hart_sc</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_ic___m_decomp"></a><a  href="rvcorem.v.p2.html#1364">w_ic : m_decomp</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_ir_org___m_RVCoreM">m_RVCoreM:decomp0:w_ir_org</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_idata___m_bram"></a><a  href="memory.v.html#604">w_idata : m_bram</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_mwdata___m_dram_cache">m_dram_cache:mem:w_mwdata</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_idata___m_bram2"></a><a  href="memory.v.html#624">w_idata : m_bram2</a></b> : input
<br>
&nbsp;<b><a name="w_idata___m_col_bram"></a><a  href="memory.v.html#645">w_idata : m_col_bram</a></b> : input
<br>
&nbsp;<b><a name="w_idata___m_console"></a><a  href="console.v.html#14">w_idata : m_console</a></b> : input
<br>
&nbsp;<b><a name="w_idata___m_disk"></a><a  href="disk.v.html#14">w_idata : m_disk</a></b> : input
<br>
&nbsp;<b><a name="w_idata___m_dram_cache"></a><a  href="memory.v.html#768">w_idata : m_dram_cache</a></b> : input
<br>
&nbsp;<b><a name="w_idata___m_lm_mc"></a><a  href="microc.v.html#219">w_idata : m_lm_mc</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_wdata_t___m_RVuc">m_RVuc:lm_mc:w_wdata_t</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_idata___m_tlb"></a><a  href="mmu.v.html#388">w_idata : m_tlb</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_tlb_wdata___m_mmu">m_mmu:TLB_inst_r:w_tlb_wdata</a>&nbsp;, <a href="hierarchy-s.p9.html#w_tlb_wdata___m_mmu">m_mmu:TLB_data_r:w_tlb_wdata</a>&nbsp;, <a href="hierarchy-s.p9.html#w_tlb_wdata___m_mmu">m_mmu:TLB_data_w:w_tlb_wdata</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_idx___m_dram_cache"></a><a  href="memory.v.html#777">w_idx : m_dram_cache</a></b> : wire
<br>
&nbsp;<b><a name="w_if_state___m_RVCoreM"></a><a  href="rvcorem.v.html#203">w_if_state : m_RVCoreM</a></b> : wire
<br>
&nbsp;<b><a name="w_iirq___m_console"></a><a  href="console.v.html#14">w_iirq : m_console</a></b> : input
<br>
&nbsp;<b><a name="w_iirq___m_disk"></a><a  href="disk.v.html#14">w_iirq : m_disk</a></b> : input
<br>
&nbsp;<b><a name="w_imm___m_alu_c"></a><a  href="rvcorem.v.p2.html#1274">w_imm : m_alu_c</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#r_imm___m_RVCoreM">m_RVCoreM:ALU_C:r_imm</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_imm___m_RVCoreM"></a><a  href="rvcorem.v.html#239">w_imm : m_RVCoreM</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#r_imm___m_imm_gen">m_imm_gen:imm_gen0:r_imm</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_imm___m_RVuc"></a><a  href="microc.v.html#74">w_imm : m_RVuc</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#r_imm___m_imm_gen">m_imm_gen:imm_gen0:r_imm</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_in___m_7segled"></a><a  href="main.v.html#460">w_in : m_7segled</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#r_in___m_7segcon">m_7segcon:m_7segled:r_in</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_in1___m_alu_a"></a><a  href="rvcorem.v.p2.html#1246">w_in1 : m_alu_a</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#r_rrs2___m_RVCoreM">m_RVCoreM:ALU_A:r_rrs2</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_in1___m_alu_b"></a><a  href="rvcorem.v.p2.html#1223">w_in1 : m_alu_b</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#r_rrs1___m_RVCoreM">m_RVCoreM:ALU_B:r_rrs1</a>&nbsp;, <a href="hierarchy-s.p7.html#r_rrs1___m_RVuc">m_RVuc:ALU_B:r_rrs1</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_in1___m_alu_i"></a><a  href="rvcorem.v.p2.html#1325">w_in1 : m_alu_i</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#r_rrs1___m_RVuc">m_RVuc:ALU_I:r_rrs1</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_in1___m_alu_im"></a><a  href="rvcorem.v.p2.html#1101">w_in1 : m_alu_im</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_dividend___m_div_unit">m_div_unit:divunit:w_dividend</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#r_rrs1___m_RVCoreM">m_RVCoreM:ALU_IM:r_rrs1</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_in2___m_alu_a"></a><a  href="rvcorem.v.p2.html#1246">w_in2 : m_alu_a</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_mem_rdata___m_RVCoreM">m_RVCoreM:ALU_A:w_mem_rdata</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_in2___m_alu_b"></a><a  href="rvcorem.v.p2.html#1223">w_in2 : m_alu_b</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#r_alu_in2___m_RVCoreM">m_RVCoreM:ALU_B:r_alu_in2</a>&nbsp;, <a href="hierarchy-s.p9.html#w_in2___m_RVuc">m_RVuc:ALU_B:w_in2</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_in2___m_alu_i"></a><a  href="rvcorem.v.p2.html#1325">w_in2 : m_alu_i</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_in2___m_RVuc">m_RVuc:ALU_I:w_in2</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_in2___m_alu_im"></a><a  href="rvcorem.v.p2.html#1101">w_in2 : m_alu_im</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_divisor___m_div_unit">m_div_unit:divunit:w_divisor</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#r_alu_in2___m_RVCoreM">m_RVCoreM:ALU_IM:r_alu_in2</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_in2___m_RVuc"></a><a  href="microc.v.html#105">w_in2 : m_RVuc</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_in2___m_alu_i">m_alu_i:ALU_I:w_in2</a>&nbsp;, <a href="hierarchy-s.p9.html#w_in2___m_alu_b">m_alu_b:ALU_B:w_in2</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_init___m_div_unit"></a><a  href="rvcorem.v.p2.html#1022">w_init : m_div_unit</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_init___m_div_unit_core">m_div_unit_core:divcore:w_init</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_div_init___m_alu_im">m_alu_im:divunit:w_div_init</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_init___m_div_unit_core"></a><a  href="rvcorem.v.p2.html#1064">w_init : m_div_unit_core</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_init___m_div_unit">m_div_unit:divcore:w_init</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_init_done___busarbiter"></a><a  href="busarbiter.v.html#9">w_init_done : busarbiter</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_init_done___m_topsim">m_topsim:ba:w_init_done</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_init_done___busarbiterser"></a><a  href="busarbiter-serial.v.html#9">w_init_done : busarbiterser</a></b> : input
<br>
&nbsp;<b><a name="w_init_done___m_cpummu"></a><a  href="cpummu.v.html#33">w_init_done : m_cpummu</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_init_done___m_topsim">m_topsim:core0:w_init_done</a>&nbsp;, <a href="hierarchy-s.p9.html#w_init_done___m_topsim">m_topsim:core1:w_init_done</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_init_done___m_main"></a><a  href="main.v.html#238">w_init_done : m_main</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_init_done___m_mmu">m_mmu:c:w_init_done</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_init_done___m_topsim"></a><a  href="maintn.v.html#78">w_init_done : m_topsim</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_init_done___m_cpummu">m_cpummu:core0:w_init_done</a>&nbsp;, <a href="hierarchy-s.p9.html#w_init_done___m_cpummu">m_cpummu:core1:w_init_done</a>&nbsp;, <a href="hierarchy-s.p9.html#w_init_done___busarbiter">busarbiter:ba:w_init_done</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_init_stage___m_main"></a><a  href="main.v.html#239">w_init_stage : m_main</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_init_stage___m_mmu">m_mmu:c:w_init_stage</a>&nbsp;, <a href="hierarchy-s.p9.html#w_init_stage___m_RVCoreM">m_RVCoreM:p:w_init_stage</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_init_stage___m_RVCoreM"></a><a  href="rvcorem.v.html#79">w_init_stage : m_RVCoreM</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_init_stage___m_main">m_main:p:w_init_stage</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_init_state___m_main"></a><a  href="main.v.html#242">w_init_state : m_main</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_init_state___m_mmu">m_mmu:c:w_init_state</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_init_state___m_topsim"></a><a  href="maintn.v.html#594">w_init_state : m_topsim</a></b> : wire
<br>
&nbsp;<b><a name="w_insn_addr___m_cpummu"></a><a  href="cpummu.v.html#51">w_insn_addr : m_cpummu</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_insn_addr___m_mmu">m_mmu:mmu:w_insn_addr</a>&nbsp;, <a href="hierarchy-s.p9.html#w_insn_addr___m_RVCoreM">m_RVCoreM:p:w_insn_addr</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_insn_addr___m_main"></a><a  href="main.v.html#224">w_insn_addr : m_main</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_insn_addr___m_mmu">m_mmu:c:w_insn_addr</a>&nbsp;, <a href="hierarchy-s.p9.html#w_insn_addr___m_RVCoreM">m_RVCoreM:p:w_insn_addr</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_insn_addr___m_mmu"></a><a  href="mmu.v.html#20">w_insn_addr : m_mmu</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_waddr___m_tlb">m_tlb:TLB_inst_r:w_waddr</a>&nbsp;, <a href="hierarchy-s.p9.html#w_raddr___m_tlb">m_tlb:TLB_inst_r:w_raddr</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_insn_addr___m_cpummu">m_cpummu:mmu:w_insn_addr</a>&nbsp;, <a href="hierarchy-s.p9.html#w_insn_addr___m_main">m_main:c:w_insn_addr</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_insn_addr___m_RVCoreM"></a><a  href="rvcorem.v.html#68">w_insn_addr : m_RVCoreM</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_insn_addr___m_cpummu">m_cpummu:p:w_insn_addr</a>&nbsp;, <a href="hierarchy-s.p9.html#w_insn_addr___m_main">m_main:p:w_insn_addr</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_insn_data___m_cpummu"></a><a  href="cpummu.v.html#51">w_insn_data : m_cpummu</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_insn_data___m_mmu">m_mmu:mmu:w_insn_data</a>&nbsp;, <a href="hierarchy-s.p9.html#w_insn_data___m_RVCoreM">m_RVCoreM:p:w_insn_data</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_insn_data___m_main"></a><a  href="main.v.html#224">w_insn_data : m_main</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_insn_data___m_mmu">m_mmu:c:w_insn_data</a>&nbsp;, <a href="hierarchy-s.p9.html#w_insn_data___m_RVCoreM">m_RVCoreM:p:w_insn_data</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_insn_data___m_mmu"></a><a  href="mmu.v.html#28">w_insn_data : m_mmu</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_insn_data___m_cpummu">m_cpummu:mmu:w_insn_data</a>&nbsp;, <a href="hierarchy-s.p9.html#w_insn_data___m_main">m_main:c:w_insn_data</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_insn_data___m_RVCoreM"></a><a  href="rvcorem.v.html#57">w_insn_data : m_RVCoreM</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_insn_data___m_cpummu">m_cpummu:p:w_insn_data</a>&nbsp;, <a href="hierarchy-s.p9.html#w_insn_data___m_main">m_main:p:w_insn_data</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_insn_paddr___m_mmu"></a><a  href="mmu.v.html#301">w_insn_paddr : m_mmu</a></b> : wire
<br>
&nbsp;<b><a name="w_inst___m_imm_gen"></a><a  href="rvcorem.v.p2.html#1294">w_inst : m_imm_gen</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#r_ir___m_RVCoreM">m_RVCoreM:imm_gen0:r_ir</a>&nbsp;, <a href="hierarchy-s.p9.html#w_ir___m_RVuc">m_RVuc:imm_gen0:w_ir</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_interrupt_mask___m_RVCoreM"></a><a  href="rvcorem.v.html#182">w_interrupt_mask : m_RVCoreM</a></b> : wire
<br>
&nbsp;<b><a name="w_ipi___m_cpummu"></a><a  href="cpummu.v.html#10">w_ipi : m_cpummu</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_ipi___m_RVCoreM">m_RVCoreM:p:w_ipi</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.html#bus_ipi___m_topsim">m_topsim:core0:bus_ipi</a>&nbsp;, <a href="hierarchy-s.html#bus_ipi___m_topsim">m_topsim:core1:bus_ipi</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_ipi___m_RVCoreM"></a><a  href="rvcorem.v.html#55">w_ipi : m_RVCoreM</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_ipi___m_cpummu">m_cpummu:p:w_ipi</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_ipi_taken___m_cpummu"></a><a  href="cpummu.v.html#46">w_ipi_taken : m_cpummu</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#r_ipi_taken___m_RVCoreM">m_RVCoreM:p:r_ipi_taken</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_ipi_taken0___m_topsim">m_topsim:core0:w_ipi_taken0</a>&nbsp;, <a href="hierarchy-s.p9.html#w_ipi_taken1___m_topsim">m_topsim:core1:w_ipi_taken1</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_ipi_taken0___m_topsim"></a><a  href="maintn.v.html#108">w_ipi_taken0 : m_topsim</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_ipi_taken___m_cpummu">m_cpummu:core0:w_ipi_taken</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_ipi_taken1___m_topsim"></a><a  href="maintn.v.html#108">w_ipi_taken1 : m_topsim</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_ipi_taken___m_cpummu">m_cpummu:core1:w_ipi_taken</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_ir___m_cpummu"></a><a  href="cpummu.v.html#35">w_ir : m_cpummu</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_ir___m_mmu">m_mmu:mmu:w_ir</a>&nbsp;, <a href="hierarchy-s.p7.html#r_ir___m_RVCoreM">m_RVCoreM:p:r_ir</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_ir0___m_topsim">m_topsim:core0:w_ir0</a>&nbsp;, <a href="hierarchy-s.p9.html#w_ir1___m_topsim">m_topsim:core1:w_ir1</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_ir___m_mmu"></a><a  href="mmu.v.html#18">w_ir : m_mmu</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_ir___m_cpummu">m_cpummu:mmu:w_ir</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_ir___m_RVCoreM"></a><a  href="rvcorem.v.html#231">w_ir : m_RVCoreM</a></b> : wire
<br>
&nbsp;<b><a name="w_ir___m_RVuc"></a><a  href="microc.v.html#66">w_ir : m_RVuc</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_inst___m_imm_gen">m_imm_gen:imm_gen0:w_inst</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_ir0___m_topsim"></a><a  href="maintn.v.html#101">w_ir0 : m_topsim</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_ir___m_cpummu">m_cpummu:core0:w_ir</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_ir1___m_topsim"></a><a  href="maintn.v.html#101">w_ir1 : m_topsim</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_ir___m_cpummu">m_cpummu:core1:w_ir</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_irqmask___m_console"></a><a  href="console.v.html#54">w_irqmask : m_console</a></b> : wire
<br>
&nbsp;<b><a name="w_irqmask___m_disk"></a><a  href="disk.v.html#53">w_irqmask : m_disk</a></b> : wire
<br>
&nbsp;<b><a name="w_irq_t___m_RVCoreM"></a><a  href="rvcorem.v.html#183">w_irq_t : m_RVCoreM</a></b> : wire
<br>
&nbsp;<b><a name="w_ir_org___m_RVCoreM"></a><a  href="rvcorem.v.html#218">w_ir_org : m_RVCoreM</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_ic___m_decomp">m_decomp:decomp0:w_ic</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_ir_t___m_RVCoreM"></a><a  href="rvcorem.v.html#225">w_ir_t : m_RVCoreM</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#r_iw___m_decomp">m_decomp:decomp0:r_iw</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_iscode___m_mmu"></a><a  href="mmu.v.html#76">w_iscode : m_mmu</a></b> : wire
<br>
&nbsp;<b><a name="w_isread___m_mmu"></a><a  href="mmu.v.html#77">w_isread : m_mmu</a></b> : wire
<br>
&nbsp;<b><a name="w_isread___m_topsim"></a><a  href="maintn.v.html#249">w_isread : m_topsim</a></b> : wire
<br>
&nbsp;<b><a name="w_iswrite___m_mmu"></a><a  href="mmu.v.html#78">w_iswrite : m_mmu</a></b> : wire
<br>
&nbsp;<b><a name="w_iswrite___m_topsim"></a><a  href="maintn.v.html#250">w_iswrite : m_topsim</a></b> : wire
<br>
&nbsp;<b><a name="w_keyreq___m_console"></a><a  href="console.v.html#20">w_keyreq : m_console</a></b> : input
<br>
&nbsp;<b><a name="w_key_data___m_debug_key"></a><a  href="debug.v.html#118">w_key_data : m_debug_key</a></b> : input
<br>
&nbsp;<b><a name="w_key_data___m_topsim"></a><a  href="maintn.v.html#125">w_key_data : m_topsim</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p5.html#KEY_DATA___PLOADER">PLOADER:ploader:KEY_DATA</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_key_we___m_debug_key"></a><a  href="debug.v.html#117">w_key_we : m_debug_key</a></b> : input
<br>
&nbsp;<b><a name="w_key_we___m_topsim"></a><a  href="maintn.v.html#124">w_key_we : m_topsim</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p5.html#KEY_WE___PLOADER">PLOADER:ploader:KEY_WE</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_late_refresh___m_topsim"></a><a  href="maintn.v.html#757">w_late_refresh : m_topsim</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#r_late_refresh___DRAM_conRV">DRAM_conRV:dram_con:r_late_refresh</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_lcm_data___m_RVuc"></a><a  href="microc.v.html#154">w_lcm_data : m_RVuc</a></b> : wire
<br>
&nbsp;<b><a name="w_le___m_alu_im"></a><a  href="rvcorem.v.p2.html#1100">w_le : m_alu_im</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_ex1___m_RVCoreM">m_RVCoreM:ALU_IM:w_ex1</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_le___m_bu_mem"></a><a  href="memsim.v.html#497">w_le : m_bu_mem</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_le___m_dram_sim">m_dram_sim:idbmem:w_le</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_le___m_dram_sim"></a><a  href="memsim.v.html#593">w_le : m_dram_sim</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_le___m_bu_mem">m_bu_mem:idbmem:w_le</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_le___m_sbu_mem"></a><a  href="memsim.v.html#612">w_le : m_sbu_mem</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_le___m_sdram_sim">m_sdram_sim:idbmem:w_le</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_le___m_sdram_sim"></a><a  href="memsim.v.html#719">w_le : m_sdram_sim</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_le___m_sbu_mem">m_sbu_mem:idbmem:w_le</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#r_rd___DRAM_conRV">DRAM_conRV:idbmem:r_rd</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_led___m_main"></a><a  href="main.v.html#21">w_led : m_main</a></b> : output
<br>
&nbsp;<b><a name="w_led1_B___m_main"></a><a  href="main.v.html#35">w_led1_B : m_main</a></b> : output
<br>
&nbsp;<b><a name="w_led1_G___m_main"></a><a  href="main.v.html#36">w_led1_G : m_main</a></b> : output
<br>
&nbsp;<b><a name="w_led1_R___m_main"></a><a  href="main.v.html#37">w_led1_R : m_main</a></b> : output
<br>
&nbsp;<b><a name="w_led_t___m_main"></a><a  href="main.v.html#211">w_led_t : m_main</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_led___m_mmu">m_mmu:c:w_led</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_load___m_7segcon"></a><a  href="main.v.html#488">w_load : m_7segcon</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#r_load___m_main">m_main:m_7segcon:r_load</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_load_res___m_cpummu"></a><a  href="cpummu.v.html#39">w_load_res : m_cpummu</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p5.html#load_res___m_RVCoreM">m_RVCoreM:p:load_res</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_load_res0___m_topsim">m_topsim:core0:w_load_res0</a>&nbsp;, <a href="hierarchy-s.p9.html#w_load_res1___m_topsim">m_topsim:core1:w_load_res1</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_load_res0___m_topsim"></a><a  href="maintn.v.html#102">w_load_res0 : m_topsim</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_load_res___m_cpummu">m_cpummu:core0:w_load_res</a>&nbsp;, <a href="hierarchy-s.p9.html#w_oh_load_res___m_cpummu">m_cpummu:core1:w_oh_load_res</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_load_res1___m_topsim"></a><a  href="maintn.v.html#102">w_load_res1 : m_topsim</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_oh_load_res___m_cpummu">m_cpummu:core0:w_oh_load_res</a>&nbsp;, <a href="hierarchy-s.p9.html#w_load_res___m_cpummu">m_cpummu:core1:w_load_res</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_locked___m_main"></a><a  href="main.v.html#256">w_locked : m_main</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%">clk_wiz_0:m_clkgen0:locked&nbsp;, <a href="hierarchy-s.p5.html#mig_rst_x___m_mmu">m_mmu:c:mig_rst_x</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_maddr___m_dram_cache"></a><a  href="memory.v.html#782">w_maddr : m_dram_cache</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_addr___m_bram">m_bram:mem:w_addr</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_main_init_state___sd_loader"></a><a  href="sd_loader.v.html#12">w_main_init_state : sd_loader</a></b> : input
<br>
&nbsp;<b><a name="w_mask___m_sbu_mem"></a><a  href="memsim.v.html#614">w_mask : m_sbu_mem</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_mask___m_sdram_sim">m_sdram_sim:idbmem:w_mask</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_mask___m_sdram_sim"></a><a  href="memsim.v.html#721">w_mask : m_sdram_sim</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_mask___m_sbu_mem">m_sbu_mem:idbmem:w_mask</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#r_mask___DRAM_conRV">DRAM_conRV:idbmem:r_mask</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_mc_aces___m_mmu"></a><a  href="mmu.v.html#70">w_mc_aces : m_mmu</a></b> : wire
<br>
&nbsp;<b><a name="w_mc_addr___m_mmu"></a><a  href="mmu.v.html#66">w_mc_addr : m_mmu</a></b> : wire
<br>
&nbsp;<b><a name="w_mc_ctrl___m_mmu"></a><a  href="mmu.v.html#69">w_mc_ctrl : m_mmu</a></b> : wire
<br>
&nbsp;<b><a name="w_mc_wdata___m_mmu"></a><a  href="mmu.v.html#67">w_mc_wdata : m_mmu</a></b> : wire
<br>
&nbsp;<b><a name="w_mc_we___m_mmu"></a><a  href="mmu.v.html#68">w_mc_we : m_mmu</a></b> : wire
<br>
&nbsp;<b><a name="w_mdata___m_dram_cache"></a><a  href="memory.v.html#789">w_mdata : m_dram_cache</a></b> : wire
<br>
&nbsp;<b><a name="w_mem_addr___m_RVCoreM"></a><a  href="rvcorem.v.html#287">w_mem_addr : m_RVCoreM</a></b> : wire
<br>
&nbsp;<b><a name="w_mem_ctrl___m_mmu"></a><a  href="mmu.v.html#307">w_mem_ctrl : m_mmu</a></b> : wire
<br>
&nbsp;<b><a name="w_mem_paddr___busarbiter"></a><a  href="busarbiter.v.html#10">w_mem_paddr : busarbiter</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_mem_paddr___m_topsim">m_topsim:ba:w_mem_paddr</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_mem_paddr___busarbiterser"></a><a  href="busarbiter-serial.v.html#10">w_mem_paddr : busarbiterser</a></b> : output
<br>
&nbsp;<b><a name="w_mem_paddr___m_cpummu"></a><a  href="cpummu.v.html#13">w_mem_paddr : m_cpummu</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_mem_paddr___m_mmu">m_mmu:mmu:w_mem_paddr</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.html#bus_mem_paddr0___m_topsim">m_topsim:core0:bus_mem_paddr0</a>&nbsp;, <a href="hierarchy-s.html#bus_mem_paddr1___m_topsim">m_topsim:core1:bus_mem_paddr1</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_mem_paddr___m_mmu"></a><a  href="mmu.v.html#39">w_mem_paddr : m_mmu</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_mem_paddr___m_cpummu">m_cpummu:mmu:w_mem_paddr</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_mem_paddr___m_topsim"></a><a  href="maintn.v.html#82">w_mem_paddr : m_topsim</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_mem_paddr___busarbiter">busarbiter:ba:w_mem_paddr</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_mem_rdata___m_RVCoreM"></a><a  href="rvcorem.v.html#403">w_mem_rdata : m_RVCoreM</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_in2___m_alu_a">m_alu_a:ALU_A:w_in2</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_mem_rdata___m_RVuc"></a><a  href="microc.v.html#49">w_mem_rdata : m_RVuc</a></b> : wire
<br>
&nbsp;<b><a name="w_mem_state___m_topsim"></a><a  href="maintn.v.html#758">w_mem_state : m_topsim</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p5.html#mem_state___DRAM_conRV">DRAM_conRV:dram_con:mem_state</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_mem_wdata___m_mmu"></a><a  href="mmu.v.html#72">w_mem_wdata : m_mmu</a></b> : wire
<br>
&nbsp;<b><a name="w_mic_addr___m_RVuc"></a><a  href="microc.v.html#24">w_mic_addr : m_RVuc</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_addr2___m_lm_mc">m_lm_mc:lm_mc:w_addr2</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_mic_ctrl___m_RVuc"></a><a  href="microc.v.html#28">w_mic_ctrl : m_RVuc</a></b> : output
<br>
&nbsp;<b><a name="w_mic_insn_addr___m_RVuc"></a><a  href="microc.v.html#156">w_mic_insn_addr : m_RVuc</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_addr1___m_lm_mc">m_lm_mc:lm_mc:w_addr1</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_mic_insn_data___m_RVuc"></a><a  href="microc.v.html#157">w_mic_insn_data : m_RVuc</a></b> : wire
<br>
&nbsp;<b><a name="w_mic_lcmwe___m_RVuc"></a><a  href="microc.v.html#195">w_mic_lcmwe : m_RVuc</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_we___m_lm_mc">m_lm_mc:lm_mc:w_we</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_mic_mmuwe___m_RVuc"></a><a  href="microc.v.html#27">w_mic_mmuwe : m_RVuc</a></b> : output
<br>
&nbsp;<b><a name="w_mic_req___m_RVuc"></a><a  href="microc.v.html#29">w_mic_req : m_RVuc</a></b> : output
<br>
&nbsp;<b><a name="w_mic_wdata___m_RVuc"></a><a  href="microc.v.html#26">w_mic_wdata : m_RVuc</a></b> : output
<br>
&nbsp;<b><a name="w_midx___m_dram_cache"></a><a  href="memory.v.html#787">w_midx : m_dram_cache</a></b> : wire
<br>
&nbsp;<b><a name="w_mip___busarbiter"></a><a  href="busarbiter.v.html#15">w_mip : busarbiter</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_mip___m_topsim">m_topsim:ba:w_mip</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_mip___busarbiterser"></a><a  href="busarbiter-serial.v.html#15">w_mip : busarbiterser</a></b> : output
<br>
&nbsp;<b><a name="w_mip___m_cpummu"></a><a  href="cpummu.v.html#22">w_mip : m_cpummu</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_mip___m_RVCoreM">m_RVCoreM:p:w_mip</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.html#bus_mip0___m_topsim">m_topsim:core0:bus_mip0</a>&nbsp;, <a href="hierarchy-s.html#bus_mip1___m_topsim">m_topsim:core1:bus_mip1</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_mip___m_main"></a><a  href="main.v.html#232">w_mip : m_main</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_mip___m_mmu">m_mmu:c:w_mip</a>&nbsp;, <a href="hierarchy-s.p9.html#w_mip___m_RVCoreM">m_RVCoreM:p:w_mip</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_mip___m_RVCoreM"></a><a  href="rvcorem.v.html#76">w_mip : m_RVCoreM</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_mip___m_cpummu">m_cpummu:p:w_mip</a>&nbsp;, <a href="hierarchy-s.p9.html#w_mip___m_main">m_main:p:w_mip</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_mip___m_topsim"></a><a  href="maintn.v.html#92">w_mip : m_topsim</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_mip___busarbiter">busarbiter:ba:w_mip</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_mod___m_RVCoreM"></a><a  href="rvcorem.v.html#912">w_mod : m_RVCoreM</a></b> : wire
<br>
&nbsp;<b><a name="w_modata___m_dram_cache"></a><a  href="memory.v.html#784">w_modata : m_dram_cache</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#r_odata___m_bram">m_bram:mem:r_odata</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_mode___m_console"></a><a  href="console.v.html#17">w_mode : m_console</a></b> : input
<br>
&nbsp;<b><a name="w_mode___m_disk"></a><a  href="disk.v.html#17">w_mode : m_disk</a></b> : input
<br>
&nbsp;<b><a name="w_mstatus___m_cpummu"></a><a  href="cpummu.v.html#60">w_mstatus : m_cpummu</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_mstatus___m_mmu">m_mmu:mmu:w_mstatus</a>&nbsp;, <a href="hierarchy-s.p9.html#w_mstatus___m_RVCoreM">m_RVCoreM:p:w_mstatus</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_mstatus___m_main"></a><a  href="main.v.html#229">w_mstatus : m_main</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_mstatus___m_mmu">m_mmu:c:w_mstatus</a>&nbsp;, <a href="hierarchy-s.p9.html#w_mstatus___m_RVCoreM">m_RVCoreM:p:w_mstatus</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_mstatus___m_mmu"></a><a  href="mmu.v.html#29">w_mstatus : m_mmu</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_mstatus___m_cpummu">m_cpummu:mmu:w_mstatus</a>&nbsp;, <a href="hierarchy-s.p9.html#w_mstatus___m_main">m_main:c:w_mstatus</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_mstatus___m_RVCoreM"></a><a  href="rvcorem.v.html#75">w_mstatus : m_RVCoreM</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_mstatus___m_cpummu">m_cpummu:p:w_mstatus</a>&nbsp;, <a href="hierarchy-s.p9.html#w_mstatus___m_main">m_main:p:w_mstatus</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_mstatus_nxt___m_RVCoreM"></a><a  href="rvcorem.v.html#488">w_mstatus_nxt : m_RVCoreM</a></b> : wire
<br>
&nbsp;<b><a name="w_mstatus_t___m_RVCoreM"></a><a  href="rvcorem.v.html#597">w_mstatus_t : m_RVCoreM</a></b> : wire
<br>
&nbsp;<b><a name="w_mstatus_t1___m_RVCoreM"></a><a  href="rvcorem.v.html#664">w_mstatus_t1 : m_RVCoreM</a></b> : wire
<br>
&nbsp;<b><a name="w_mstatus_t2___m_RVCoreM"></a><a  href="rvcorem.v.html#665">w_mstatus_t2 : m_RVCoreM</a></b> : wire
<br>
&nbsp;<b><a name="w_mstatus_t3___m_RVCoreM"></a><a  href="rvcorem.v.html#666">w_mstatus_t3 : m_RVCoreM</a></b> : wire
<br>
&nbsp;<b><a name="w_mtag___m_dram_cache"></a><a  href="memory.v.html#788">w_mtag : m_dram_cache</a></b> : wire
<br>
&nbsp;<b><a name="w_mtime___busarbiter"></a><a  href="busarbiter.v.html#13">w_mtime : busarbiter</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_mtime___m_topsim">m_topsim:ba:w_mtime</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_mtime___busarbiterser"></a><a  href="busarbiter-serial.v.html#13">w_mtime : busarbiterser</a></b> : input
<br>
&nbsp;<b><a name="w_mtime___DRAM_conRV"></a><a  href="memorytn.v.html#26">w_mtime : DRAM_conRV</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_mtime___m_sdram_sim">m_sdram_sim:idbmem:w_mtime</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_mtime___m_topsim">m_topsim:dram_con:w_mtime</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_mtime___m_bu_mem"></a><a  href="memsim.v.html#501">w_mtime : m_bu_mem</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_mtime___m_dram_sim">m_dram_sim:idbmem:w_mtime</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_mtime___m_cpummu"></a><a  href="cpummu.v.html#19">w_mtime : m_cpummu</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_mtime___m_RVCoreM">m_RVCoreM:p:w_mtime</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_mtime___m_topsim">m_topsim:core0:w_mtime</a>&nbsp;, <a href="hierarchy-s.p9.html#w_mtime___m_topsim">m_topsim:core1:w_mtime</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_mtime___m_debug_key"></a><a  href="debug.v.html#119">w_mtime : m_debug_key</a></b> : input
<br>
&nbsp;<b><a name="w_mtime___m_dram_sim"></a><a  href="memsim.v.html#597">w_mtime : m_dram_sim</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_mtime___m_bu_mem">m_bu_mem:idbmem:w_mtime</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_mtime___m_main"></a><a  href="main.v.html#230">w_mtime : m_main</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_mtime___m_mmu">m_mmu:c:w_mtime</a>&nbsp;, <a href="hierarchy-s.p9.html#w_mtime___m_RVCoreM">m_RVCoreM:p:w_mtime</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_mtime___m_RVCoreM"></a><a  href="rvcorem.v.html#71">w_mtime : m_RVCoreM</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_mtime___m_cpummu">m_cpummu:p:w_mtime</a>&nbsp;, <a href="hierarchy-s.p9.html#w_mtime___m_main">m_main:p:w_mtime</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_mtime___m_sbu_mem"></a><a  href="memsim.v.html#616">w_mtime : m_sbu_mem</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_mtime___m_sdram_sim">m_sdram_sim:idbmem:w_mtime</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_mtime___m_sdram_sim"></a><a  href="memsim.v.html#723">w_mtime : m_sdram_sim</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_mtime___m_sbu_mem">m_sbu_mem:idbmem:w_mtime</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_mtime___DRAM_conRV">DRAM_conRV:idbmem:w_mtime</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_mtime___m_topsim"></a><a  href="maintn.v.html#111">w_mtime : m_topsim</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_mtime___m_cpummu">m_cpummu:core0:w_mtime</a>&nbsp;, <a href="hierarchy-s.p9.html#w_mtime___m_cpummu">m_cpummu:core1:w_mtime</a>&nbsp;, <a href="hierarchy-s.p9.html#w_mtime___busarbiter">busarbiter:ba:w_mtime</a>&nbsp;, <a href="hierarchy-s.p9.html#w_mtime___read_file">read_file:rf:w_mtime</a>&nbsp;, <a href="hierarchy-s.p9.html#w_mtime___DRAM_conRV">DRAM_conRV:dram_con:w_mtime</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_mtime___read_file"></a><a  href="read_file.v.html#47">w_mtime : read_file</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_mtime___m_topsim">m_topsim:rf:w_mtime</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_mtimecmp___m_cpummu"></a><a  href="cpummu.v.html#56">w_mtimecmp : m_cpummu</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_mtimecmp___m_mmu">m_mmu:mmu:w_mtimecmp</a>&nbsp;, <a href="hierarchy-s.p9.html#w_mtimecmp___m_RVCoreM">m_RVCoreM:p:w_mtimecmp</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_mtimecmp___m_main"></a><a  href="main.v.html#230">w_mtimecmp : m_main</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_mtimecmp___m_mmu">m_mmu:c:w_mtimecmp</a>&nbsp;, <a href="hierarchy-s.p9.html#w_mtimecmp___m_RVCoreM">m_RVCoreM:p:w_mtimecmp</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_mtimecmp___m_mmu"></a><a  href="mmu.v.html#35">w_mtimecmp : m_mmu</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_mtimecmp___m_cpummu">m_cpummu:mmu:w_mtimecmp</a>&nbsp;, <a href="hierarchy-s.p9.html#w_mtimecmp___m_main">m_main:c:w_mtimecmp</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_mtimecmp___m_RVCoreM"></a><a  href="rvcorem.v.html#72">w_mtimecmp : m_RVCoreM</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_mtimecmp___m_cpummu">m_cpummu:p:w_mtimecmp</a>&nbsp;, <a href="hierarchy-s.p9.html#w_mtimecmp___m_main">m_main:p:w_mtimecmp</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_mtimecmp0___m_topsim"></a><a  href="maintn.v.html#88">w_mtimecmp0 : m_topsim</a></b> : wire
<br>
&nbsp;<b><a name="w_mtimecmp1___m_topsim"></a><a  href="maintn.v.html#88">w_mtimecmp1 : m_topsim</a></b> : wire
<br>
&nbsp;<b><a name="w_mul_SS___m_alu_im"></a><a  href="rvcorem.v.p2.html#1106">w_mul_SS : m_alu_im</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#r_mul_SS___m_RVCoreM">m_RVCoreM:ALU_IM:r_mul_SS</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_mul_SS___m_RVCoreM"></a><a  href="rvcorem.v.html#283">w_mul_SS : m_RVCoreM</a></b> : wire
<br>
&nbsp;<b><a name="w_mul_SU___m_alu_im"></a><a  href="rvcorem.v.p2.html#1107">w_mul_SU : m_alu_im</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#r_mul_SU___m_RVCoreM">m_RVCoreM:ALU_IM:r_mul_SU</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_mul_SU___m_RVCoreM"></a><a  href="rvcorem.v.html#284">w_mul_SU : m_RVCoreM</a></b> : wire
<br>
&nbsp;<b><a name="w_mul_UU___m_alu_im"></a><a  href="rvcorem.v.p2.html#1108">w_mul_UU : m_alu_im</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#r_mul_UU___m_RVCoreM">m_RVCoreM:ALU_IM:r_mul_UU</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_mul_UU___m_RVCoreM"></a><a  href="rvcorem.v.html#285">w_mul_UU : m_RVCoreM</a></b> : wire
<br>
&nbsp;<b><a name="w_mvalid___m_dram_cache"></a><a  href="memory.v.html#786">w_mvalid : m_dram_cache</a></b> : wire
<br>
&nbsp;<b><a name="w_mwdata___m_dram_cache"></a><a  href="memory.v.html#783">w_mwdata : m_dram_cache</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_idata___m_bram">m_bram:mem:w_idata</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_mwe___m_dram_cache"></a><a  href="memory.v.html#781">w_mwe : m_dram_cache</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_we___m_bram">m_bram:mem:w_we</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_nalign4___m_RVCoreM"></a><a  href="rvcorem.v.html#195">w_nalign4 : m_RVCoreM</a></b> : wire
<br>
&nbsp;<b><a name="w_nop___m_RVCoreM"></a><a  href="rvcorem.v.html#228">w_nop : m_RVCoreM</a></b> : wire
<br>
&nbsp;<b><a name="w_odata___DRAM_conRV"></a><a  href="memorytn.v.html#72">w_odata : DRAM_conRV</a></b> : wire
<br>
&nbsp;<b><a name="w_odata___m_bu_mem"></a><a  href="memsim.v.html#496">w_odata : m_bu_mem</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_odata___m_dram_sim">m_dram_sim:idbmem:w_odata</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_odata___m_col_bram"></a><a  href="memory.v.html#646">w_odata : m_col_bram</a></b> : output
<br>
&nbsp;<b><a name="w_odata___m_console"></a><a  href="console.v.html#15">w_odata : m_console</a></b> : output
<br>
&nbsp;<b><a name="w_odata___m_disk"></a><a  href="disk.v.html#15">w_odata : m_disk</a></b> : output
<br>
&nbsp;<b><a name="w_odata___m_dram_cache"></a><a  href="memory.v.html#769">w_odata : m_dram_cache</a></b> : output
<br>
&nbsp;<b><a name="w_odata___m_dram_sim"></a><a  href="memsim.v.html#592">w_odata : m_dram_sim</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_odata___m_bu_mem">m_bu_mem:idbmem:w_odata</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_odata___m_sbu_mem"></a><a  href="memsim.v.html#611">w_odata : m_sbu_mem</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_odata___m_sdram_sim">m_sdram_sim:idbmem:w_odata</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_odata___m_sdram_sim"></a><a  href="memsim.v.html#718">w_odata : m_sdram_sim</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_odata___m_sbu_mem">m_sbu_mem:idbmem:w_odata</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_dram_odata___DRAM_conRV">DRAM_conRV:idbmem:w_dram_odata</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_odata___m_tlb"></a><a  href="mmu.v.html#389">w_odata : m_tlb</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_tlb_data_r_addr___m_mmu">m_mmu:TLB_data_r:w_tlb_data_r_addr</a>&nbsp;, <a href="hierarchy-s.p9.html#w_tlb_data_w_addr___m_mmu">m_mmu:TLB_data_w:w_tlb_data_w_addr</a>&nbsp;, <a href="hierarchy-s.p9.html#w_tlb_inst_r_addr___m_mmu">m_mmu:TLB_inst_r:w_tlb_inst_r_addr</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_odata1___m_bram2"></a><a  href="memory.v.html#625">w_odata1 : m_bram2</a></b> : output
<br>
&nbsp;<b><a name="w_odata1___m_RVuc"></a><a  href="microc.v.html#163">w_odata1 : m_RVuc</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#r_odata1___m_lm_mc">m_lm_mc:lm_mc:r_odata1</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_odata2___m_bram2"></a><a  href="memory.v.html#625">w_odata2 : m_bram2</a></b> : output
<br>
&nbsp;<b><a name="w_odata2___m_RVuc"></a><a  href="microc.v.html#163">w_odata2 : m_RVuc</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#r_odata2___m_lm_mc">m_lm_mc:lm_mc:r_odata2</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_odata2_lb___m_RVuc"></a><a  href="microc.v.html#181">w_odata2_lb : m_RVuc</a></b> : wire
<br>
&nbsp;<b><a name="w_odata2_lbu___m_RVuc"></a><a  href="microc.v.html#182">w_odata2_lbu : m_RVuc</a></b> : wire
<br>
&nbsp;<b><a name="w_odata2_lh___m_RVuc"></a><a  href="microc.v.html#183">w_odata2_lh : m_RVuc</a></b> : wire
<br>
&nbsp;<b><a name="w_odata2_lhu___m_RVuc"></a><a  href="microc.v.html#184">w_odata2_lhu : m_RVuc</a></b> : wire
<br>
&nbsp;<b><a name="w_odata2_t___m_RVuc"></a><a  href="microc.v.html#178">w_odata2_t : m_RVuc</a></b> : wire
<br>
&nbsp;<b><a name="w_odata2_t2___m_RVuc"></a><a  href="microc.v.html#179">w_odata2_t2 : m_RVuc</a></b> : wire
<br>
&nbsp;<b><a name="w_oe___m_dram_cache"></a><a  href="memory.v.html#770">w_oe : m_dram_cache</a></b> : output
<br>
&nbsp;<b><a name="w_oe___m_tlb"></a><a  href="mmu.v.html#390">w_oe : m_tlb</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_tlb_data_r_oe___m_mmu">m_mmu:TLB_data_r:w_tlb_data_r_oe</a>&nbsp;, <a href="hierarchy-s.p9.html#w_tlb_data_w_oe___m_mmu">m_mmu:TLB_data_w:w_tlb_data_w_oe</a>&nbsp;, <a href="hierarchy-s.p9.html#w_tlb_inst_r_oe___m_mmu">m_mmu:TLB_inst_r:w_tlb_inst_r_oe</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_oeirq___m_console"></a><a  href="console.v.html#16">w_oeirq : m_console</a></b> : output
<br>
&nbsp;<b><a name="w_oeirq___m_disk"></a><a  href="disk.v.html#16">w_oeirq : m_disk</a></b> : output
<br>
&nbsp;<b><a name="w_offset___m_mmu"></a><a  href="mmu.v.html#317">w_offset : m_mmu</a></b> : wire
<br>
&nbsp;<b><a name="w_offset___m_topsim"></a><a  href="maintn.v.html#197">w_offset : m_topsim</a></b> : wire
<br>
&nbsp;<b><a name="w_oh_load_res___m_cpummu"></a><a  href="cpummu.v.html#42">w_oh_load_res : m_cpummu</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_oh_load_res___m_RVCoreM">m_RVCoreM:p:w_oh_load_res</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_load_res0___m_topsim">m_topsim:core1:w_load_res0</a>&nbsp;, <a href="hierarchy-s.p9.html#w_load_res1___m_topsim">m_topsim:core0:w_load_res1</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_oh_load_res___m_RVCoreM"></a><a  href="rvcorem.v.html#114">w_oh_load_res : m_RVCoreM</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_oh_load_res___m_cpummu">m_cpummu:p:w_oh_load_res</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_oh_pc___m_cpummu"></a><a  href="cpummu.v.html#44">w_oh_pc : m_cpummu</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_oh_pc___m_RVCoreM">m_RVCoreM:p:w_oh_pc</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_pc0___m_topsim">m_topsim:core1:w_pc0</a>&nbsp;, <a href="hierarchy-s.p9.html#w_pc1___m_topsim">m_topsim:core0:w_pc1</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_oh_pc___m_RVCoreM"></a><a  href="rvcorem.v.html#115">w_oh_pc : m_RVCoreM</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_oh_pc___m_cpummu">m_cpummu:p:w_oh_pc</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_oh_reserved___m_cpummu"></a><a  href="cpummu.v.html#41">w_oh_reserved : m_cpummu</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_oh_reserved___m_RVCoreM">m_RVCoreM:p:w_oh_reserved</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_reserved0___m_topsim">m_topsim:core1:w_reserved0</a>&nbsp;, <a href="hierarchy-s.p9.html#w_reserved1___m_topsim">m_topsim:core0:w_reserved1</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_oh_reserved___m_RVCoreM"></a><a  href="rvcorem.v.html#113">w_oh_reserved : m_RVCoreM</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_oh_reserved___m_cpummu">m_cpummu:p:w_oh_reserved</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_oh_sc___m_cpummu"></a><a  href="cpummu.v.html#43">w_oh_sc : m_cpummu</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_oh_sc___m_RVCoreM">m_RVCoreM:p:w_oh_sc</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_hart_sc0___m_topsim">m_topsim:core1:w_hart_sc0</a>&nbsp;, <a href="hierarchy-s.p9.html#w_hart_sc1___m_topsim">m_topsim:core0:w_hart_sc1</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_oh_sc___m_RVCoreM"></a><a  href="rvcorem.v.html#113">w_oh_sc : m_RVCoreM</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_oh_sc___m_cpummu">m_cpummu:p:w_oh_sc</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_oirq___m_console"></a><a  href="console.v.html#15">w_oirq : m_console</a></b> : output
<br>
&nbsp;<b><a name="w_oirq___m_disk"></a><a  href="disk.v.html#15">w_oirq : m_disk</a></b> : output
<br>
&nbsp;<b><a name="w_oirq1___m_console"></a><a  href="console.v.html#55">w_oirq1 : m_console</a></b> : wire
<br>
&nbsp;<b><a name="w_oirq1___m_disk"></a><a  href="disk.v.html#54">w_oirq1 : m_disk</a></b> : wire
<br>
&nbsp;<b><a name="w_oirq2___m_console"></a><a  href="console.v.html#56">w_oirq2 : m_console</a></b> : wire
<br>
&nbsp;<b><a name="w_oirq2___m_disk"></a><a  href="disk.v.html#55">w_oirq2 : m_disk</a></b> : wire
<br>
&nbsp;<b><a name="w_op___m_RVuc"></a><a  href="microc.v.html#67">w_op : m_RVuc</a></b> : wire
<br>
&nbsp;<b><a name="w_op_csr___m_RVCoreM"></a><a  href="rvcorem.v.html#264">w_op_csr : m_RVCoreM</a></b> : wire
<br>
&nbsp;<b><a name="w_op_priv___m_RVCoreM"></a><a  href="rvcorem.v.html#263">w_op_priv : m_RVCoreM</a></b> : wire
<br>
&nbsp;<b><a name="w_pagefault___m_cpummu"></a><a  href="cpummu.v.html#61">w_pagefault : m_cpummu</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_pagefault___m_mmu">m_mmu:mmu:w_pagefault</a>&nbsp;, <a href="hierarchy-s.p9.html#w_pagefault___m_RVCoreM">m_RVCoreM:p:w_pagefault</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_pagefault___m_main"></a><a  href="main.v.html#235">w_pagefault : m_main</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_pagefault___m_mmu">m_mmu:c:w_pagefault</a>&nbsp;, <a href="hierarchy-s.p9.html#w_pagefault___m_RVCoreM">m_RVCoreM:p:w_pagefault</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_pagefault___m_mmu"></a><a  href="mmu.v.html#30">w_pagefault : m_mmu</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_pagefault___m_cpummu">m_cpummu:mmu:w_pagefault</a>&nbsp;, <a href="hierarchy-s.p9.html#w_pagefault___m_main">m_main:c:w_pagefault</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_pagefault___m_RVCoreM"></a><a  href="rvcorem.v.html#63">w_pagefault : m_RVCoreM</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_pagefault___m_cpummu">m_cpummu:p:w_pagefault</a>&nbsp;, <a href="hierarchy-s.p9.html#w_pagefault___m_main">m_main:p:w_pagefault</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_pc___m_cpummu"></a><a  href="cpummu.v.html#34">w_pc : m_cpummu</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_pc___m_mmu">m_mmu:mmu:w_pc</a>&nbsp;, <a href="hierarchy-s.p6.html#pc___m_RVCoreM">m_RVCoreM:p:pc</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_pc0___m_topsim">m_topsim:core0:w_pc0</a>&nbsp;, <a href="hierarchy-s.p9.html#w_pc1___m_topsim">m_topsim:core1:w_pc1</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_pc___m_mmu"></a><a  href="mmu.v.html#17">w_pc : m_mmu</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_pc___m_cpummu">m_cpummu:mmu:w_pc</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_pc0___m_topsim"></a><a  href="maintn.v.html#101">w_pc0 : m_topsim</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_pc___m_cpummu">m_cpummu:core0:w_pc</a>&nbsp;, <a href="hierarchy-s.p9.html#w_oh_pc___m_cpummu">m_cpummu:core1:w_oh_pc</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_pc1___m_topsim"></a><a  href="maintn.v.html#101">w_pc1 : m_topsim</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_oh_pc___m_cpummu">m_cpummu:core0:w_oh_pc</a>&nbsp;, <a href="hierarchy-s.p9.html#w_pc___m_cpummu">m_cpummu:core1:w_pc</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_pc_stip___m_cpummu"></a><a  href="cpummu.v.html#36">w_pc_stip : m_cpummu</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p6.html#pc_stip___m_RVCoreM">m_RVCoreM:p:pc_stip</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_pc_stip0___m_topsim">m_topsim:core0:w_pc_stip0</a>&nbsp;, <a href="hierarchy-s.p9.html#w_pc_stip1___m_topsim">m_topsim:core1:w_pc_stip1</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_pc_stip0___m_topsim"></a><a  href="maintn.v.html#101">w_pc_stip0 : m_topsim</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_pc_stip___m_cpummu">m_cpummu:core0:w_pc_stip</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_pc_stip1___m_topsim"></a><a  href="maintn.v.html#101">w_pc_stip1 : m_topsim</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_pc_stip___m_cpummu">m_cpummu:core1:w_pc_stip</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_plic_aces___busarbiter"></a><a  href="busarbiter.v.html#15">w_plic_aces : busarbiter</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_plic_aces___m_topsim">m_topsim:ba:w_plic_aces</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_plic_aces___busarbiterser"></a><a  href="busarbiter-serial.v.html#15">w_plic_aces : busarbiterser</a></b> : input
<br>
&nbsp;<b><a name="w_plic_aces___m_topsim"></a><a  href="maintn.v.html#114">w_plic_aces : m_topsim</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_plic_aces___busarbiter">busarbiter:ba:w_plic_aces</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_plic_we___busarbiter"></a><a  href="busarbiter.v.html#15">w_plic_we : busarbiter</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_plic_we___m_topsim">m_topsim:ba:w_plic_we</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_plic_we___busarbiterser"></a><a  href="busarbiter-serial.v.html#15">w_plic_we : busarbiterser</a></b> : input
<br>
&nbsp;<b><a name="w_plic_we___m_cpummu"></a><a  href="cpummu.v.html#24">w_plic_we : m_cpummu</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_plic_we___m_RVCoreM">m_RVCoreM:p:w_plic_we</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.html#bus_plic_we0___m_topsim">m_topsim:core0:bus_plic_we0</a>&nbsp;, <a href="hierarchy-s.html#bus_plic_we1___m_topsim">m_topsim:core1:bus_plic_we1</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_plic_we___m_main"></a><a  href="main.v.html#233">w_plic_we : m_main</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_plic_we___m_mmu">m_mmu:c:w_plic_we</a>&nbsp;, <a href="hierarchy-s.p9.html#w_plic_we___m_RVCoreM">m_RVCoreM:p:w_plic_we</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_plic_we___m_RVCoreM"></a><a  href="rvcorem.v.html#61">w_plic_we : m_RVCoreM</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_plic_we___m_cpummu">m_cpummu:p:w_plic_we</a>&nbsp;, <a href="hierarchy-s.p9.html#w_plic_we___m_main">m_main:p:w_plic_we</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_plic_we___m_topsim"></a><a  href="maintn.v.html#93">w_plic_we : m_topsim</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_plic_we___busarbiter">busarbiter:ba:w_plic_we</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_pl_init_addr___m_topsim"></a><a  href="maintn.v.html#417">w_pl_init_addr : m_topsim</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.html#ADDR___PLOADER">PLOADER:ploader:ADDR</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_pl_init_data___m_topsim"></a><a  href="maintn.v.html#418">w_pl_init_data : m_topsim</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#DATA___PLOADER">PLOADER:ploader:DATA</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_pl_init_done___m_topsim"></a><a  href="maintn.v.html#419">w_pl_init_done : m_topsim</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#DONE___PLOADER">PLOADER:ploader:DONE</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_pl_init_we___m_main"></a><a  href="main.v.html#285">w_pl_init_we : m_main</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_pl_init_we___m_mmu">m_mmu:c:w_pl_init_we</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_pl_init_we___m_topsim"></a><a  href="maintn.v.html#420">w_pl_init_we : m_topsim</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#WE___PLOADER">PLOADER:ploader:WE</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_priv___m_cpummu"></a><a  href="cpummu.v.html#60">w_priv : m_cpummu</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_priv___m_mmu">m_mmu:mmu:w_priv</a>&nbsp;, <a href="hierarchy-s.p9.html#w_priv___m_RVCoreM">m_RVCoreM:p:w_priv</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_priv___m_main"></a><a  href="main.v.html#229">w_priv : m_main</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_priv___m_mmu">m_mmu:c:w_priv</a>&nbsp;, <a href="hierarchy-s.p9.html#w_priv___m_RVCoreM">m_RVCoreM:p:w_priv</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_priv___m_mmu"></a><a  href="mmu.v.html#29">w_priv : m_mmu</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_priv___m_cpummu">m_cpummu:mmu:w_priv</a>&nbsp;, <a href="hierarchy-s.p9.html#w_priv___m_main">m_main:c:w_priv</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_priv___m_RVCoreM"></a><a  href="rvcorem.v.html#73">w_priv : m_RVCoreM</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_priv___m_cpummu">m_cpummu:p:w_priv</a>&nbsp;, <a href="hierarchy-s.p9.html#w_priv___m_main">m_main:p:w_priv</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_proc_busy___m_cpummu"></a><a  href="cpummu.v.html#63">w_proc_busy : m_cpummu</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_proc_busy___m_mmu">m_mmu:mmu:w_proc_busy</a>&nbsp;, <a href="hierarchy-s.p9.html#w_busy___m_RVCoreM">m_RVCoreM:p:w_busy</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_proc_busy___m_mmu"></a><a  href="mmu.v.html#33">w_proc_busy : m_mmu</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_proc_busy___m_cpummu">m_cpummu:mmu:w_proc_busy</a>&nbsp;, <a href="hierarchy-s.p9.html#w_busy___m_main">m_main:c:w_busy</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_proc_data_we___m_cpummu"></a><a  href="cpummu.v.html#54">w_proc_data_we : m_cpummu</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_proc_data_we___m_mmu">m_mmu:mmu:w_proc_data_we</a>&nbsp;, <a href="hierarchy-s.p9.html#w_data_we___m_RVCoreM">m_RVCoreM:p:w_data_we</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_proc_data_we___m_mmu"></a><a  href="mmu.v.html#23">w_proc_data_we : m_mmu</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_proc_data_we___m_cpummu">m_cpummu:mmu:w_proc_data_we</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_pte_waddr___m_mmu"></a><a  href="mmu.v.html#133">w_pte_waddr : m_mmu</a></b> : wire
<br>
&nbsp;<b><a name="w_pte_wdata___m_mmu"></a><a  href="mmu.v.html#134">w_pte_wdata : m_mmu</a></b> : wire
<br>
&nbsp;<b><a name="w_pte_we___m_mmu"></a><a  href="mmu.v.html#130">w_pte_we : m_mmu</a></b> : wire
<br>
&nbsp;<b><a name="w_qnum___m_console"></a><a  href="console.v.html#19">w_qnum : m_console</a></b> : output
<br>
&nbsp;<b><a name="w_qnum___m_disk"></a><a  href="disk.v.html#19">w_qnum : m_disk</a></b> : output
<br>
&nbsp;<b><a name="w_qsel___m_console"></a><a  href="console.v.html#19">w_qsel : m_console</a></b> : output
<br>
&nbsp;<b><a name="w_qsel___m_disk"></a><a  href="disk.v.html#19">w_qsel : m_disk</a></b> : output
<br>
&nbsp;<b><a name="w_raddr___m_bram2"></a><a  href="memory.v.html#623">w_raddr : m_bram2</a></b> : input
<br>
&nbsp;<b><a name="w_raddr___m_tlb"></a><a  href="mmu.v.html#387">w_raddr : m_tlb</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_data_addr___m_mmu">m_mmu:TLB_data_r:w_data_addr</a>&nbsp;, <a href="hierarchy-s.p9.html#w_data_addr___m_mmu">m_mmu:TLB_data_w:w_data_addr</a>&nbsp;, <a href="hierarchy-s.p9.html#w_insn_addr___m_mmu">m_mmu:TLB_inst_r:w_insn_addr</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_rcsr___m_alu_c"></a><a  href="rvcorem.v.p2.html#1274">w_rcsr : m_alu_c</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#r_rcsr___m_RVCoreM">m_RVCoreM:ALU_C:r_rcsr</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_rd___m_RVuc"></a><a  href="microc.v.html#68">w_rd : m_RVuc</a></b> : wire
<br>
&nbsp;<b><a name="w_rdata1___m_regfile"></a><a  href="rvcorem.v.html#18">w_rdata1 : m_regfile</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_rrs1___m_RVCoreM">m_RVCoreM:regs:w_rrs1</a>&nbsp;, <a href="hierarchy-s.p9.html#w_rrs1___m_RVuc">m_RVuc:regs:w_rrs1</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_rdata2___m_regfile"></a><a  href="rvcorem.v.html#18">w_rdata2 : m_regfile</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_rrs2___m_RVCoreM">m_RVCoreM:regs:w_rrs2</a>&nbsp;, <a href="hierarchy-s.p9.html#w_rrs2___m_RVuc">m_RVuc:regs:w_rrs2</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_rec_done___m_debug_key"></a><a  href="debug.v.html#120">w_rec_done : m_debug_key</a></b> : output
<br>
&nbsp;<b><a name="w_refresh___m_sbu_mem"></a><a  href="memsim.v.html#617">w_refresh : m_sbu_mem</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_refresh___m_sdram_sim">m_sdram_sim:idbmem:w_refresh</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_refresh___m_sdram_sim"></a><a  href="memsim.v.html#724">w_refresh : m_sdram_sim</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_refresh___m_sbu_mem">m_sbu_mem:idbmem:w_refresh</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#r_refresh___DRAM_conRV">DRAM_conRV:idbmem:r_refresh</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_regfile_we___m_RVCoreM"></a><a  href="rvcorem.v.html#246">w_regfile_we : m_RVCoreM</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_we___m_regfile">m_regfile:regs:w_we</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_reg_d___m_RVuc"></a><a  href="microc.v.html#52">w_reg_d : m_RVuc</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_wdata___m_regfile">m_regfile:regs:w_wdata</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_reg_w___m_RVuc"></a><a  href="microc.v.html#79">w_reg_w : m_RVuc</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_we___m_regfile">m_regfile:regs:w_we</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_reg_we___m_RVuc"></a><a  href="microc.v.html#53">w_reg_we : m_RVuc</a></b> : wire
<br>
&nbsp;<b><a name="w_req___m_console"></a><a  href="console.v.html#18">w_req : m_console</a></b> : output
<br>
&nbsp;<b><a name="w_req___m_disk"></a><a  href="disk.v.html#18">w_req : m_disk</a></b> : output
<br>
&nbsp;<b><a name="w_reserved___m_cpummu"></a><a  href="cpummu.v.html#38">w_reserved : m_cpummu</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#reserved___m_RVCoreM">m_RVCoreM:p:reserved</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_reserved0___m_topsim">m_topsim:core0:w_reserved0</a>&nbsp;, <a href="hierarchy-s.p9.html#w_reserved1___m_topsim">m_topsim:core1:w_reserved1</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_reserved0___m_topsim"></a><a  href="maintn.v.html#103">w_reserved0 : m_topsim</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_reserved___m_cpummu">m_cpummu:core0:w_reserved</a>&nbsp;, <a href="hierarchy-s.p9.html#w_oh_reserved___m_cpummu">m_cpummu:core1:w_oh_reserved</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_reserved1___m_topsim"></a><a  href="maintn.v.html#103">w_reserved1 : m_topsim</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_oh_reserved___m_cpummu">m_cpummu:core0:w_oh_reserved</a>&nbsp;, <a href="hierarchy-s.p9.html#w_reserved___m_cpummu">m_cpummu:core1:w_reserved</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_ridx___m_tlb"></a><a  href="mmu.v.html#398">w_ridx : m_tlb</a></b> : wire
<br>
&nbsp;<b><a name="w_rrs1___m_alu_c"></a><a  href="rvcorem.v.p2.html#1274">w_rrs1 : m_alu_c</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#r_rrs1___m_RVCoreM">m_RVCoreM:ALU_C:r_rrs1</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_rrs1___m_RVCoreM"></a><a  href="rvcorem.v.html#245">w_rrs1 : m_RVCoreM</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_rdata1___m_regfile">m_regfile:regs:w_rdata1</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_rrs1___m_RVuc"></a><a  href="microc.v.html#75">w_rrs1 : m_RVuc</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_rdata1___m_regfile">m_regfile:regs:w_rdata1</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_rrs2___m_RVCoreM"></a><a  href="rvcorem.v.html#245">w_rrs2 : m_RVCoreM</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_rdata2___m_regfile">m_regfile:regs:w_rdata2</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_rrs2___m_RVuc"></a><a  href="microc.v.html#75">w_rrs2 : m_RVuc</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_rdata2___m_regfile">m_regfile:regs:w_rdata2</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_rs1___m_regfile"></a><a  href="rvcorem.v.html#17">w_rs1 : m_regfile</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_rs1___m_RVCoreM">m_RVCoreM:regs:w_rs1</a>&nbsp;, <a href="hierarchy-s.p9.html#w_rs1___m_RVuc">m_RVuc:regs:w_rs1</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_rs1___m_RVCoreM"></a><a  href="rvcorem.v.html#242">w_rs1 : m_RVCoreM</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_rs1___m_regfile">m_regfile:regs:w_rs1</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_rs1___m_RVuc"></a><a  href="microc.v.html#69">w_rs1 : m_RVuc</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_rs1___m_regfile">m_regfile:regs:w_rs1</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_rs2___m_regfile"></a><a  href="rvcorem.v.html#17">w_rs2 : m_regfile</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_rs2___m_RVCoreM">m_RVCoreM:regs:w_rs2</a>&nbsp;, <a href="hierarchy-s.p9.html#w_rs2___m_RVuc">m_RVuc:regs:w_rs2</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_rs2___m_RVCoreM"></a><a  href="rvcorem.v.html#243">w_rs2 : m_RVCoreM</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_rs2___m_regfile">m_regfile:regs:w_rs2</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_rs2___m_RVuc"></a><a  href="microc.v.html#70">w_rs2 : m_RVuc</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_rs2___m_regfile">m_regfile:regs:w_rs2</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_rslt___m_div_unit"></a><a  href="rvcorem.v.p2.html#1024">w_rslt : m_div_unit</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_divunit_rslt___m_alu_im">m_alu_im:divunit:w_divunit_rslt</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_rst_x___m_7segcon"></a><a  href="main.v.html#488">w_rst_x : m_7segcon</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p2.html#CORE_RST_X___m_main">m_main:m_7segcon:CORE_RST_X</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_rtag___m_tlb"></a><a  href="mmu.v.html#399">w_rtag : m_tlb</a></b> : wire
<br>
&nbsp;<b><a name="w_rxd___m_main"></a><a  href="main.v.html#17">w_rxd : m_main</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_rxd___m_mmu">m_mmu:c:w_rxd</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_rxd___m_topsim"></a><a  href="maintn.v.html#69">w_rxd : m_topsim</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#RXD___PLOADER">PLOADER:ploader:RXD</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_satp___m_cpummu"></a><a  href="cpummu.v.html#60">w_satp : m_cpummu</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_satp___m_mmu">m_mmu:mmu:w_satp</a>&nbsp;, <a href="hierarchy-s.p9.html#w_satp___m_RVCoreM">m_RVCoreM:p:w_satp</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_satp___m_main"></a><a  href="main.v.html#229">w_satp : m_main</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_satp___m_mmu">m_mmu:c:w_satp</a>&nbsp;, <a href="hierarchy-s.p9.html#w_satp___m_RVCoreM">m_RVCoreM:p:w_satp</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_satp___m_mmu"></a><a  href="mmu.v.html#29">w_satp : m_mmu</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_satp___m_cpummu">m_cpummu:mmu:w_satp</a>&nbsp;, <a href="hierarchy-s.p9.html#w_satp___m_main">m_main:c:w_satp</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_satp___m_RVCoreM"></a><a  href="rvcorem.v.html#74">w_satp : m_RVCoreM</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_satp___m_cpummu">m_cpummu:p:w_satp</a>&nbsp;, <a href="hierarchy-s.p9.html#w_satp___m_main">m_main:p:w_satp</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_sd_checksum___m_topsim"></a><a  href="maintn.v.html#557">w_sd_checksum : m_topsim</a></b> : wire
<br>
&nbsp;<b><a name="w_segments___m_7segcon"></a><a  href="main.v.html#561">w_segments : m_7segcon</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#r_led___m_7segled">m_7segled:m_7segled:r_led</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_sg___m_main"></a><a  href="main.v.html#292">w_sg : m_main</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#r_sg___m_7segcon">m_7segcon:m_7segcon:r_sg</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_shamt___m_alu_i"></a><a  href="rvcorem.v.p2.html#1333">w_shamt : m_alu_i</a></b> : wire
<br>
&nbsp;<b><a name="w_shamt___m_alu_im"></a><a  href="rvcorem.v.p2.html#1115">w_shamt : m_alu_im</a></b> : wire
<br>
&nbsp;<b><a name="w_signed___m_div_unit"></a><a  href="rvcorem.v.p2.html#1022">w_signed : m_div_unit</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_div_signed___m_alu_im">m_alu_im:divunit:w_div_signed</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_sign_dividend___m_div_unit"></a><a  href="rvcorem.v.p2.html#1027">w_sign_dividend : m_div_unit</a></b> : reg
<br>
&nbsp;<b><a name="w_sign_divisor___m_div_unit"></a><a  href="rvcorem.v.p2.html#1027">w_sign_divisor : m_div_unit</a></b> : reg
<br>
&nbsp;<b><a name="w_sin1___m_alu_a"></a><a  href="rvcorem.v.p2.html#1250">w_sin1 : m_alu_a</a></b> : wire
<br>
&nbsp;<b><a name="w_sin1___m_alu_b"></a><a  href="rvcorem.v.p2.html#1227">w_sin1 : m_alu_b</a></b> : wire
<br>
&nbsp;<b><a name="w_sin1___m_alu_i"></a><a  href="rvcorem.v.p2.html#1330">w_sin1 : m_alu_i</a></b> : wire
<br>
&nbsp;<b><a name="w_sin1___m_alu_im"></a><a  href="rvcorem.v.p2.html#1112">w_sin1 : m_alu_im</a></b> : wire
<br>
&nbsp;<b><a name="w_sin1___m_RVCoreM"></a><a  href="rvcorem.v.html#280">w_sin1 : m_RVCoreM</a></b> : wire
<br>
&nbsp;<b><a name="w_sin2___m_alu_a"></a><a  href="rvcorem.v.p2.html#1251">w_sin2 : m_alu_a</a></b> : wire
<br>
&nbsp;<b><a name="w_sin2___m_alu_b"></a><a  href="rvcorem.v.p2.html#1228">w_sin2 : m_alu_b</a></b> : wire
<br>
&nbsp;<b><a name="w_sin2___m_alu_i"></a><a  href="rvcorem.v.p2.html#1331">w_sin2 : m_alu_i</a></b> : wire
<br>
&nbsp;<b><a name="w_sin2___m_alu_im"></a><a  href="rvcorem.v.p2.html#1113">w_sin2 : m_alu_im</a></b> : wire
<br>
&nbsp;<b><a name="w_sin2___m_RVCoreM"></a><a  href="rvcorem.v.html#281">w_sin2 : m_RVCoreM</a></b> : wire
<br>
&nbsp;<b><a name="w_sstatus___m_RVCoreM"></a><a  href="rvcorem.v.html#658">w_sstatus : m_RVCoreM</a></b> : wire
<br>
&nbsp;<b><a name="w_sstatus_t___m_RVCoreM"></a><a  href="rvcorem.v.html#596">w_sstatus_t : m_RVCoreM</a></b> : wire
<br>
&nbsp;<b><a name="w_sstatus_t1___m_RVCoreM"></a><a  href="rvcorem.v.html#661">w_sstatus_t1 : m_RVCoreM</a></b> : wire
<br>
&nbsp;<b><a name="w_sstatus_t2___m_RVCoreM"></a><a  href="rvcorem.v.html#662">w_sstatus_t2 : m_RVCoreM</a></b> : wire
<br>
&nbsp;<b><a name="w_sstatus_t3___m_RVCoreM"></a><a  href="rvcorem.v.html#663">w_sstatus_t3 : m_RVCoreM</a></b> : wire
<br>
&nbsp;<b><a name="w_stall___m_bu_mem"></a><a  href="memsim.v.html#500">w_stall : m_bu_mem</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_stall___m_dram_sim">m_dram_sim:idbmem:w_stall</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_stall___m_dram_sim"></a><a  href="memsim.v.html#596">w_stall : m_dram_sim</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_stall___m_bu_mem">m_bu_mem:idbmem:w_stall</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_stall___m_RVCoreM"></a><a  href="rvcorem.v.html#54">w_stall : m_RVCoreM</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#r_stop___m_main">m_main:p:r_stop</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_stall___m_RVuc"></a><a  href="microc.v.html#23">w_stall : m_RVuc</a></b> : input
<br>
&nbsp;<b><a name="w_stall___m_sbu_mem"></a><a  href="memsim.v.html#615">w_stall : m_sbu_mem</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_stall___m_sdram_sim">m_sdram_sim:idbmem:w_stall</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_stall___m_sdram_sim"></a><a  href="memsim.v.html#722">w_stall : m_sdram_sim</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_stall___m_sbu_mem">m_sbu_mem:idbmem:w_stall</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_busy___DRAM_conRV">DRAM_conRV:idbmem:w_busy</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_state___m_cpummu"></a><a  href="cpummu.v.html#12">w_state : m_cpummu</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p8.html#state___m_RVCoreM">m_RVCoreM:p:state</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.html#bus_cpustate0___m_topsim">m_topsim:core0:bus_cpustate0</a>&nbsp;, <a href="hierarchy-s.html#bus_cpustate1___m_topsim">m_topsim:core1:bus_cpustate1</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_state___m_RVCoreM"></a><a  href="rvcorem.v.html#184">w_state : m_RVCoreM</a></b> : wire
<br>
&nbsp;<b><a name="w_sw___m_main"></a><a  href="main.v.html#29">w_sw : m_main</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_debug_btnd___m_mmu">m_mmu:c:w_debug_btnd</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_sys_busy___busarbiter"></a><a  href="busarbiter.v.html#44">w_sys_busy : busarbiter</a></b> : wire
<br>
&nbsp;<b><a name="w_sys_busy___busarbiterser"></a><a  href="busarbiter-serial.v.html#47">w_sys_busy : busarbiterser</a></b> : wire
<br>
&nbsp;<b><a name="w_tag___m_dram_cache"></a><a  href="memory.v.html#778">w_tag : m_dram_cache</a></b> : wire
<br>
&nbsp;<b><a name="w_tagmatch___m_tlb"></a><a  href="mmu.v.html#402">w_tagmatch : m_tlb</a></b> : wire
<br>
&nbsp;<b><a name="w_take_int___m_RVCoreM"></a><a  href="rvcorem.v.html#680">w_take_int : m_RVCoreM</a></b> : wire
<br>
&nbsp;<b><a name="w_tlb_busy___busarbiter"></a><a  href="busarbiter.v.html#14">w_tlb_busy : busarbiter</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_tlb_busy___m_topsim">m_topsim:ba:w_tlb_busy</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_tlb_busy___busarbiterser"></a><a  href="busarbiter-serial.v.html#14">w_tlb_busy : busarbiterser</a></b> : output
<br>
&nbsp;<b><a name="w_tlb_busy___m_cpummu"></a><a  href="cpummu.v.html#21">w_tlb_busy : m_cpummu</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_tlb_busy___m_mmu">m_mmu:mmu:w_tlb_busy</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.html#bus_tlb_busy0___m_topsim">m_topsim:core0:bus_tlb_busy0</a>&nbsp;, <a href="hierarchy-s.html#bus_tlb_busy1___m_topsim">m_topsim:core1:bus_tlb_busy1</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_tlb_busy___m_mmu"></a><a  href="mmu.v.html#40">w_tlb_busy : m_mmu</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_tlb_busy___m_cpummu">m_cpummu:mmu:w_tlb_busy</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_tlb_busy___m_topsim"></a><a  href="maintn.v.html#91">w_tlb_busy : m_topsim</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_tlb_busy___busarbiter">busarbiter:ba:w_tlb_busy</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_tlb_data_r_addr___m_mmu"></a><a  href="mmu.v.html#141">w_tlb_data_r_addr : m_mmu</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_odata___m_tlb">m_tlb:TLB_data_r:w_odata</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_tlb_data_r_oe___m_mmu"></a><a  href="mmu.v.html#142">w_tlb_data_r_oe : m_mmu</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_oe___m_tlb">m_tlb:TLB_data_r:w_oe</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_tlb_data_r_we___m_mmu"></a><a  href="mmu.v.html#273">w_tlb_data_r_we : m_mmu</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_we___m_tlb">m_tlb:TLB_data_r:w_we</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_tlb_data_w_addr___m_mmu"></a><a  href="mmu.v.html#141">w_tlb_data_w_addr : m_mmu</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_odata___m_tlb">m_tlb:TLB_data_w:w_odata</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_tlb_data_w_oe___m_mmu"></a><a  href="mmu.v.html#142">w_tlb_data_w_oe : m_mmu</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_oe___m_tlb">m_tlb:TLB_data_w:w_oe</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_tlb_data_w_we___m_mmu"></a><a  href="mmu.v.html#274">w_tlb_data_w_we : m_mmu</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_we___m_tlb">m_tlb:TLB_data_w:w_we</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_tlb_flush___m_cpummu"></a><a  href="cpummu.v.html#62">w_tlb_flush : m_cpummu</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_tlb_flush___m_mmu">m_mmu:mmu:w_tlb_flush</a>&nbsp;, <a href="hierarchy-s.p9.html#w_tlb_flush___m_RVCoreM">m_RVCoreM:p:w_tlb_flush</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_tlb_flush___m_main"></a><a  href="main.v.html#237">w_tlb_flush : m_main</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_tlb_flush___m_mmu">m_mmu:c:w_tlb_flush</a>&nbsp;, <a href="hierarchy-s.p9.html#w_tlb_flush___m_RVCoreM">m_RVCoreM:p:w_tlb_flush</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_tlb_flush___m_mmu"></a><a  href="mmu.v.html#32">w_tlb_flush : m_mmu</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_flush___m_tlb">m_tlb:TLB_inst_r:w_flush</a>&nbsp;, <a href="hierarchy-s.p9.html#w_flush___m_tlb">m_tlb:TLB_data_r:w_flush</a>&nbsp;, <a href="hierarchy-s.p9.html#w_flush___m_tlb">m_tlb:TLB_data_w:w_flush</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_tlb_flush___m_cpummu">m_cpummu:mmu:w_tlb_flush</a>&nbsp;, <a href="hierarchy-s.p9.html#w_tlb_flush___m_main">m_main:c:w_tlb_flush</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_tlb_flush___m_RVCoreM"></a><a  href="rvcorem.v.html#82">w_tlb_flush : m_RVCoreM</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_tlb_flush___m_cpummu">m_cpummu:p:w_tlb_flush</a>&nbsp;, <a href="hierarchy-s.p9.html#w_tlb_flush___m_main">m_main:p:w_tlb_flush</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_tlb_hit___m_mmu"></a><a  href="mmu.v.html#145">w_tlb_hit : m_mmu</a></b> : wire
<br>
&nbsp;<b><a name="w_tlb_inst_r_addr___m_mmu"></a><a  href="mmu.v.html#141">w_tlb_inst_r_addr : m_mmu</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_odata___m_tlb">m_tlb:TLB_inst_r:w_odata</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_tlb_inst_r_oe___m_mmu"></a><a  href="mmu.v.html#142">w_tlb_inst_r_oe : m_mmu</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_oe___m_tlb">m_tlb:TLB_inst_r:w_oe</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_tlb_inst_r_we___m_mmu"></a><a  href="mmu.v.html#272">w_tlb_inst_r_we : m_mmu</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_we___m_tlb">m_tlb:TLB_inst_r:w_we</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_tlb_req___busarbiter"></a><a  href="busarbiter.v.html#14">w_tlb_req : busarbiter</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_tlb_req___m_topsim">m_topsim:ba:w_tlb_req</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_tlb_req___busarbiterser"></a><a  href="busarbiter-serial.v.html#14">w_tlb_req : busarbiterser</a></b> : output
<br>
&nbsp;<b><a name="w_tlb_req___m_cpummu"></a><a  href="cpummu.v.html#20">w_tlb_req : m_cpummu</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_tlb_req___m_mmu">m_mmu:mmu:w_tlb_req</a>&nbsp;, <a href="hierarchy-s.p9.html#w_tlb_req___m_RVCoreM">m_RVCoreM:p:w_tlb_req</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.html#bus_tlb_req0___m_topsim">m_topsim:core0:bus_tlb_req0</a>&nbsp;, <a href="hierarchy-s.html#bus_tlb_req1___m_topsim">m_topsim:core1:bus_tlb_req1</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_tlb_req___m_main"></a><a  href="main.v.html#236">w_tlb_req : m_main</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_tlb_req___m_mmu">m_mmu:c:w_tlb_req</a>&nbsp;, <a href="hierarchy-s.p9.html#w_tlb_req___m_RVCoreM">m_RVCoreM:p:w_tlb_req</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_tlb_req___m_mmu"></a><a  href="mmu.v.html#31">w_tlb_req : m_mmu</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_tlb_req___m_cpummu">m_cpummu:mmu:w_tlb_req</a>&nbsp;, <a href="hierarchy-s.p9.html#w_tlb_req___m_main">m_main:c:w_tlb_req</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_tlb_req___m_RVCoreM"></a><a  href="rvcorem.v.html#80">w_tlb_req : m_RVCoreM</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_tlb_req___m_cpummu">m_cpummu:p:w_tlb_req</a>&nbsp;, <a href="hierarchy-s.p9.html#w_tlb_req___m_main">m_main:p:w_tlb_req</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_tlb_req___m_topsim"></a><a  href="maintn.v.html#90">w_tlb_req : m_topsim</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_tlb_req___busarbiter">busarbiter:ba:w_tlb_req</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_tlb_wdata___m_mmu"></a><a  href="mmu.v.html#275">w_tlb_wdata : m_mmu</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_idata___m_tlb">m_tlb:TLB_inst_r:w_idata</a>&nbsp;, <a href="hierarchy-s.p9.html#w_idata___m_tlb">m_tlb:TLB_data_r:w_idata</a>&nbsp;, <a href="hierarchy-s.p9.html#w_idata___m_tlb">m_tlb:TLB_data_w:w_idata</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_txd___m_debug_key"></a><a  href="debug.v.html#116">w_txd : m_debug_key</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#r_txd___m_UartTx2">m_UartTx2:UartTx0:r_txd</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_txd___m_main"></a><a  href="main.v.html#19">w_txd : m_main</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_txd___m_mmu">m_mmu:c:w_txd</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_txd___m_topsim"></a><a  href="maintn.v.html#68">w_txd : m_topsim</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#TXD___UartTx">UartTx:UartTx0:TXD</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_tx_ready___busarbiter"></a><a  href="busarbiter.v.html#9">w_tx_ready : busarbiter</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_tx_ready___m_topsim">m_topsim:ba:w_tx_ready</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_tx_ready___busarbiterser"></a><a  href="busarbiter-serial.v.html#9">w_tx_ready : busarbiterser</a></b> : input
<br>
&nbsp;<b><a name="w_tx_ready___m_cpummu"></a><a  href="cpummu.v.html#25">w_tx_ready : m_cpummu</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_tx_ready___m_mmu">m_mmu:mmu:w_tx_ready</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_tx_ready___m_topsim">m_topsim:core0:w_tx_ready</a>&nbsp;, <a href="hierarchy-s.p9.html#w_tx_ready___m_topsim">m_topsim:core1:w_tx_ready</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_tx_ready___m_debug_key"></a><a  href="debug.v.html#157">w_tx_ready : m_debug_key</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#r_ready___m_UartTx2">m_UartTx2:UartTx0:r_ready</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_tx_ready___m_mmu"></a><a  href="mmu.v.html#19">w_tx_ready : m_mmu</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_tx_ready___m_cpummu">m_cpummu:mmu:w_tx_ready</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_tx_ready___m_topsim"></a><a  href="maintn.v.html#113">w_tx_ready : m_topsim</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_tx_ready___m_cpummu">m_cpummu:core0:w_tx_ready</a>&nbsp;, <a href="hierarchy-s.p9.html#w_tx_ready___m_cpummu">m_cpummu:core1:w_tx_ready</a>&nbsp;, <a href="hierarchy-s.p9.html#w_tx_ready___busarbiter">busarbiter:ba:w_tx_ready</a>&nbsp;, <a href="hierarchy-s.p7.html#READY___UartTx">UartTx:UartTx0:READY</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_uart_data___m_main"></a><a  href="main.v.html#271">w_uart_data : m_main</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_uart_data___m_mmu">m_mmu:c:w_uart_data</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_uart_we___m_main"></a><a  href="main.v.html#272">w_uart_we : m_main</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_uart_we___m_mmu">m_mmu:c:w_uart_we</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_uint_dividend___m_div_unit"></a><a  href="rvcorem.v.p2.html#1029">w_uint_dividend : m_div_unit</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_dividend___m_div_unit_core">m_div_unit_core:divcore:w_dividend</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_uint_divisor___m_div_unit"></a><a  href="rvcorem.v.p2.html#1029">w_uint_divisor : m_div_unit</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_divisor___m_div_unit_core">m_div_unit_core:divcore:w_divisor</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_uint_rslt___m_div_unit"></a><a  href="rvcorem.v.p2.html#1030">w_uint_rslt : m_div_unit</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#r_rslt___m_div_unit_core">m_div_unit_core:divcore:r_rslt</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_usestate___m_RVCoreM"></a><a  href="rvcorem.v.html#196">w_usestate : m_RVCoreM</a></b> : wire
<br>
&nbsp;<b><a name="w_use_tlb___m_mmu"></a><a  href="mmu.v.html#143">w_use_tlb : m_mmu</a></b> : wire
<br>
&nbsp;<b><a name="w_vadr1___m_RVCoreM"></a><a  href="rvcorem.v.html#193">w_vadr1 : m_RVCoreM</a></b> : wire
<br>
&nbsp;<b><a name="w_vadr2___m_RVCoreM"></a><a  href="rvcorem.v.html#194">w_vadr2 : m_RVCoreM</a></b> : wire
<br>
&nbsp;<b><a name="w_virt___m_mmu"></a><a  href="mmu.v.html#316">w_virt : m_mmu</a></b> : wire
<br>
&nbsp;<b><a name="w_virt___m_topsim"></a><a  href="maintn.v.html#196">w_virt : m_topsim</a></b> : wire
<br>
&nbsp;<b><a name="w_waddr___m_bram2"></a><a  href="memory.v.html#623">w_waddr : m_bram2</a></b> : input
<br>
&nbsp;<b><a name="w_waddr___m_tlb"></a><a  href="mmu.v.html#387">w_waddr : m_tlb</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_data_addr___m_mmu">m_mmu:TLB_data_r:w_data_addr</a>&nbsp;, <a href="hierarchy-s.p9.html#w_data_addr___m_mmu">m_mmu:TLB_data_w:w_data_addr</a>&nbsp;, <a href="hierarchy-s.p9.html#w_insn_addr___m_mmu">m_mmu:TLB_inst_r:w_insn_addr</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_wb_r_data___m_RVCoreM"></a><a  href="rvcorem.v.html#180">w_wb_r_data : m_RVCoreM</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_wdata___m_regfile">m_regfile:regs:w_wdata</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_wb_r_enable___m_RVCoreM"></a><a  href="rvcorem.v.html#181">w_wb_r_enable : m_RVCoreM</a></b> : wire
<br>
&nbsp;<b><a name="w_wdata___m_bu_mem"></a><a  href="memsim.v.html#498">w_wdata : m_bu_mem</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_wdata___m_dram_sim">m_dram_sim:idbmem:w_wdata</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_wdata___m_dram_sim"></a><a  href="memsim.v.html#594">w_wdata : m_dram_sim</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_wdata___m_bu_mem">m_bu_mem:idbmem:w_wdata</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_wdata___m_regfile"></a><a  href="rvcorem.v.html#21">w_wdata : m_regfile</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_wb_r_data___m_RVCoreM">m_RVCoreM:regs:w_wb_r_data</a>&nbsp;, <a href="hierarchy-s.p9.html#w_reg_d___m_RVuc">m_RVuc:regs:w_reg_d</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_wdata___m_sbu_mem"></a><a  href="memsim.v.html#613">w_wdata : m_sbu_mem</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_wdata___m_sdram_sim">m_sdram_sim:idbmem:w_wdata</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_wdata___m_sdram_sim"></a><a  href="memsim.v.html#720">w_wdata : m_sdram_sim</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_wdata___m_sbu_mem">m_sbu_mem:idbmem:w_wdata</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#r_wdata___DRAM_conRV">DRAM_conRV:idbmem:r_wdata</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_wdata_t___m_RVuc"></a><a  href="microc.v.html#163">w_wdata_t : m_RVuc</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_idata___m_lm_mc">m_lm_mc:lm_mc:w_idata</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_we___m_bram"></a><a  href="memory.v.html#602">w_we : m_bram</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_mwe___m_dram_cache">m_dram_cache:mem:w_mwe</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_we___m_bram2"></a><a  href="memory.v.html#622">w_we : m_bram2</a></b> : input
<br>
&nbsp;<b><a name="w_we___m_bu_mem"></a><a  href="memsim.v.html#497">w_we : m_bu_mem</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_we___m_dram_sim">m_dram_sim:idbmem:w_we</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_we___m_col_bram"></a><a  href="memory.v.html#643">w_we : m_col_bram</a></b> : input
<br>
&nbsp;<b><a name="w_we___m_console"></a><a  href="console.v.html#13">w_we : m_console</a></b> : input
<br>
&nbsp;<b><a name="w_we___m_disk"></a><a  href="disk.v.html#13">w_we : m_disk</a></b> : input
<br>
&nbsp;<b><a name="w_we___m_dram_cache"></a><a  href="memory.v.html#766">w_we : m_dram_cache</a></b> : input
<br>
&nbsp;<b><a name="w_we___m_dram_sim"></a><a  href="memsim.v.html#593">w_we : m_dram_sim</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_we___m_bu_mem">m_bu_mem:idbmem:w_we</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_we___m_lm_mc"></a><a  href="microc.v.html#217">w_we : m_lm_mc</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_mic_lcmwe___m_RVuc">m_RVuc:lm_mc:w_mic_lcmwe</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_we___m_regfile"></a><a  href="rvcorem.v.html#19">w_we : m_regfile</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_regfile_we___m_RVCoreM">m_RVCoreM:regs:w_regfile_we</a>&nbsp;, <a href="hierarchy-s.p9.html#w_reg_w___m_RVuc">m_RVuc:regs:w_reg_w</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_we___m_RVuc"></a><a  href="microc.v.html#50">w_we : m_RVuc</a></b> : wire
<br>
&nbsp;<b><a name="w_we___m_sbu_mem"></a><a  href="memsim.v.html#612">w_we : m_sbu_mem</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_we___m_sdram_sim">m_sdram_sim:idbmem:w_we</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_we___m_sdram_sim"></a><a  href="memsim.v.html#719">w_we : m_sdram_sim</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_we___m_sbu_mem">m_sbu_mem:idbmem:w_we</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#r_we___DRAM_conRV">DRAM_conRV:idbmem:r_we</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_we___m_tlb"></a><a  href="mmu.v.html#386">w_we : m_tlb</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_tlb_data_r_we___m_mmu">m_mmu:TLB_data_r:w_tlb_data_r_we</a>&nbsp;, <a href="hierarchy-s.p9.html#w_tlb_data_w_we___m_mmu">m_mmu:TLB_data_w:w_tlb_data_w_we</a>&nbsp;, <a href="hierarchy-s.p9.html#w_tlb_inst_r_we___m_mmu">m_mmu:TLB_inst_r:w_tlb_inst_r_we</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_we___m_UartTx2"></a><a  href="debug.v.html#24">w_we : m_UartTx2</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#r_uartwe___m_debug_key">m_debug_key:UartTx0:r_uartwe</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_we_sb___m_RVuc"></a><a  href="microc.v.html#192">w_we_sb : m_RVuc</a></b> : wire
<br>
&nbsp;<b><a name="w_we_sh___m_RVuc"></a><a  href="microc.v.html#193">w_we_sh : m_RVuc</a></b> : wire
<br>
&nbsp;<b><a name="w_we_sw___m_RVuc"></a><a  href="microc.v.html#194">w_we_sw : m_RVuc</a></b> : wire
<br>
&nbsp;<b><a name="w_widx___m_tlb"></a><a  href="mmu.v.html#408">w_widx : m_tlb</a></b> : wire
<br>
&nbsp;<b><a name="w_wmip___busarbiter"></a><a  href="busarbiter.v.html#15">w_wmip : busarbiter</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_wmip___m_topsim">m_topsim:ba:w_wmip</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_wmip___busarbiterser"></a><a  href="busarbiter-serial.v.html#15">w_wmip : busarbiterser</a></b> : input
<br>
&nbsp;<b><a name="w_wmip___m_cpummu"></a><a  href="cpummu.v.html#23">w_wmip : m_cpummu</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_wmip___m_RVCoreM">m_RVCoreM:p:w_wmip</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.html#bus_wmip0___m_topsim">m_topsim:core0:bus_wmip0</a>&nbsp;, <a href="hierarchy-s.html#bus_wmip1___m_topsim">m_topsim:core1:bus_wmip1</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_wmip___m_main"></a><a  href="main.v.html#232">w_wmip : m_main</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_wmip___m_mmu">m_mmu:c:w_wmip</a>&nbsp;, <a href="hierarchy-s.p9.html#w_wmip___m_RVCoreM">m_RVCoreM:p:w_wmip</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_wmip___m_RVCoreM"></a><a  href="rvcorem.v.html#60">w_wmip : m_RVCoreM</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_wmip___m_cpummu">m_cpummu:p:w_wmip</a>&nbsp;, <a href="hierarchy-s.p9.html#w_wmip___m_main">m_main:p:w_wmip</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_wmip___m_topsim"></a><a  href="maintn.v.html#92">w_wmip : m_topsim</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_wmip___busarbiter">busarbiter:ba:w_wmip</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_wmtimecmp___m_cpummu"></a><a  href="cpummu.v.html#57">w_wmtimecmp : m_cpummu</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_wmtimecmp___m_mmu">m_mmu:mmu:w_wmtimecmp</a>&nbsp;, <a href="hierarchy-s.p9.html#w_wmtimecmp___m_RVCoreM">m_RVCoreM:p:w_wmtimecmp</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_wmtimecmp___m_main"></a><a  href="main.v.html#230">w_wmtimecmp : m_main</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_wmtimecmp___m_mmu">m_mmu:c:w_wmtimecmp</a>&nbsp;, <a href="hierarchy-s.p9.html#w_wmtimecmp___m_RVCoreM">m_RVCoreM:p:w_wmtimecmp</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_wmtimecmp___m_mmu"></a><a  href="mmu.v.html#36">w_wmtimecmp : m_mmu</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_wmtimecmp___m_cpummu">m_cpummu:mmu:w_wmtimecmp</a>&nbsp;, <a href="hierarchy-s.p9.html#w_wmtimecmp___m_main">m_main:c:w_wmtimecmp</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_wmtimecmp___m_RVCoreM"></a><a  href="rvcorem.v.html#58">w_wmtimecmp : m_RVCoreM</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_wmtimecmp___m_cpummu">m_cpummu:p:w_wmtimecmp</a>&nbsp;, <a href="hierarchy-s.p9.html#w_wmtimecmp___m_main">m_main:p:w_wmtimecmp</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_wmtimecmp0___m_topsim"></a><a  href="maintn.v.html#88">w_wmtimecmp0 : m_topsim</a></b> : wire
<br>
&nbsp;<b><a name="w_wmtimecmp1___m_topsim"></a><a  href="maintn.v.html#88">w_wmtimecmp1 : m_topsim</a></b> : wire
<br>
&nbsp;<b><a name="w_wr_en___m_topsim"></a><a  href="maintn.v.html#750">w_wr_en : m_topsim</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p4.html#i_wr_en___DRAM_conRV">DRAM_conRV:dram_con:i_wr_en</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="w_wtag___m_tlb"></a><a  href="mmu.v.html#409">w_wtag : m_tlb</a></b> : wire
<br>
&nbsp;<b><a name="w_zero_we___m_topsim"></a><a  href="maintn.v.html#568">w_zero_we : m_topsim</a></b> : wire
<br>
<center><table class=NB cols=22 ><tr><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.html#index--A';"><a target="_top" href="hierarchy-s.html#index--A">A</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.html#index--B';"><a target="_top" href="hierarchy-s.html#index--B">B</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p2.html#index--C';"><a target="_top" href="hierarchy-s.p2.html#index--C">C</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p3.html#index--D';"><a target="_top" href="hierarchy-s.p3.html#index--D">D</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p4.html#index--E';"><a target="_top" href="hierarchy-s.p4.html#index--E">E</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p4.html#index--F';"><a target="_top" href="hierarchy-s.p4.html#index--F">F</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p4.html#index--G';"><a target="_top" href="hierarchy-s.p4.html#index--G">G</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p4.html#index--H';"><a target="_top" href="hierarchy-s.p4.html#index--H">H</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p4.html#index--I';"><a target="_top" href="hierarchy-s.p4.html#index--I">I</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p5.html#index--J';"><a target="_top" href="hierarchy-s.p5.html#index--J">J</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p5.html#index--K';"><a target="_top" href="hierarchy-s.p5.html#index--K">K</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p5.html#index--L';"><a target="_top" href="hierarchy-s.p5.html#index--L">L</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p5.html#index--M';"><a target="_top" href="hierarchy-s.p5.html#index--M">M</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p6.html#index--N';"><a target="_top" href="hierarchy-s.p6.html#index--N">N</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p6.html#index--O';"><a target="_top" href="hierarchy-s.p6.html#index--O">O</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p6.html#index--P';"><a target="_top" href="hierarchy-s.p6.html#index--P">P</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p7.html#index--Q';"><a target="_top" href="hierarchy-s.p7.html#index--Q">Q</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p7.html#index--R';"><a target="_top" href="hierarchy-s.p7.html#index--R">R</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p8.html#index--S';"><a target="_top" href="hierarchy-s.p8.html#index--S">S</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p9.html#index--T';"><a target="_top" href="hierarchy-s.p9.html#index--T">T</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p9.html#index--V';"><a target="_top" href="hierarchy-s.p9.html#index--V">V</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p9.html#index--W';"><a target="_top" href="hierarchy-s.p9.html#index--W">W</a></td></tr></table></center>
<center><table class=NB cols=7 ><tr><td align="center" width="14%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy.html';"><a target="_top" href="hierarchy.html">Hierarchy</a></td><td align="center" width="14%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-f.html';"><a target="_top" href="hierarchy-f.html">Files</a></td><td align="center" width="14%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-m.html';"><a target="_top" href="hierarchy-m.html">Modules</a></td><td align="center" width="14%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';" ><font color="#808080">Signals</font></td><td align="center" width="14%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-t.html';"><a target="_top" href="hierarchy-t.html">Tasks</a></td><td align="center" width="14%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-fn.html';"><a target="_top" href="hierarchy-fn.html">Functions</a></td><td align="center" width="14%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='http://www.burbleland.com/v2html/help_7_30.html?';"><a target="_top" href="http://www.burbleland.com/v2html/help_7_30.html?">Help</a></td></tr></table></center>
<hr>
<table>
 <tr><td><i>This page:</i></td>
  <td><i>Created:</i></td><td><i>Mon May 27 16:23:36 2024</i></td></tr>
</table>
<hr>
<table width="100%"><tr><td><i>Verilog converted to html by  <a target="_top" href="http://www.burbleland.com/v2html/v2html.html">  v2html 7.30.1.3</a> 
 (written by <a href="mailto:v2html730@burbleland.com">Costas Calamvokis</a>).</i></td><td align="right"><b><a href="http://www.burbleland.com/v2html/help_7_30.html?">Help</a></b></td></tr></table><table height="90%"><tr><td></td></tr></table>
</body>
</html>
