// Seed: 2573404335
module module_0;
  wire id_1;
  assign id_1 = id_1;
  wire  id_2;
  wire  id_3;
  wire  id_4;
  logic id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  output wire id_9;
  output reg id_8;
  input wire id_7;
  input wire id_6;
  module_0 modCall_1 ();
  output reg id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(posedge "" or posedge 1)
    repeat (-1) begin : LABEL_0
      id_8 <= -1;
      id_5 <= -1;
    end
endmodule
