


ARM Macro Assembler    Page 1 


    1 00000000         ;*******************************************************
                       ******** 
    2 00000000         ; EQU Directives
    3 00000000         ; These directives do not allocate memory
    4 00000000         ;*******************************************************
                       ********
    5 00000000         ;SYMBOL    DIRECTIVE VALUE   COMMENT
    6 00000000 40005008 
                       OUT_PORTB_DC
                               EQU              0x40005008  ;00000010
    7 00000000         
    8 00000000 40008008 
                       SSI0_DR EQU              0x40008008
    9 00000000 4000800C 
                       SSI0_SR EQU              0x4000800C
   10 00000000         ;*******************************************************
                       ********
   11 00000000         ; Directives - This Data Section is part of the code
   12 00000000         ; It is in the read only section  so values cannot be ch
                       anged.
   13 00000000         ;*******************************************************
                       ******** 
   14 00000000         ;LABEL  DIRECTIVE VALUE     COMMENT
   15 00000000                 AREA             sdata, DATA, READONLY
   16 00000000                 THUMB
   17 00000000         
   18 00000000         ;*******************************************************
                       ********
   19 00000000         ; Program section           
   20 00000000         ;*******************************************************
                       ********
   21 00000000         ;LABEL  DIRECTIVE VALUE     COMMENT
   22 00000000                 AREA             routines,READONLY,CODE
   23 00000000                 THUMB
   24 00000000                 ALIGN
   25 00000000                 EXTERN           DELAY_100ms
   26 00000000                 EXPORT           IREM_CO
   27 00000000         
   28 00000000         ;*******************************************************
                       ********
   29 00000000         ; Main Function
   30 00000000         ;*******************************************************
                       ******** 
   31 00000000         ;LABEL  DIRECTIVE VALUE     COMMENT
   32 00000000         IREM_CO PROC
   33 00000000         
   34 00000000 B500            PUSH             {LR}
   35 00000002         
   36 00000002 4D4F            LDR              R5,=SSI0_DR ; I
   37 00000004 F04F 0100       MOV              R1,#0x00
   38 00000008 6029            STR              R1,[R5]
   39 0000000A         
   40 0000000A 4D4D            LDR              R5,=SSI0_DR
   41 0000000C F04F 017D       MOV              R1,#0x7D
   42 00000010 6029            STR              R1,[R5]
   43 00000012         
   44 00000012 4D4B            LDR              R5,=SSI0_DR
   45 00000014 F04F 0100       MOV              R1,#0x00
   46 00000018 6029            STR              R1,[R5]



ARM Macro Assembler    Page 2 


   47 0000001A         
   48 0000001A F7FF FFFE       BL               DELAY_100ms
   49 0000001E         
   50 0000001E 4D48            LDR              R5,=SSI0_DR ; R
   51 00000020 F04F 017F       MOV              R1,#0x7F
   52 00000024 6029            STR              R1,[R5]
   53 00000026         
   54 00000026 4D46            LDR              R5,=SSI0_DR
   55 00000028 F04F 0109       MOV              R1,#0x09
   56 0000002C 6029            STR              R1,[R5]
   57 0000002E         
   58 0000002E 4D44            LDR              R5,=SSI0_DR
   59 00000030 F04F 0119       MOV              R1,#0x19
   60 00000034 6029            STR              R1,[R5]
   61 00000036         
   62 00000036 4D42            LDR              R5,=SSI0_DR
   63 00000038 F04F 0129       MOV              R1,#0x29
   64 0000003C 6029            STR              R1,[R5]
   65 0000003E         
   66 0000003E 4D40            LDR              R5,=SSI0_DR
   67 00000040 F04F 0146       MOV              R1,#0x46
   68 00000044 6029            STR              R1,[R5]
   69 00000046         
   70 00000046 4D3E            LDR              R5,=SSI0_DR
   71 00000048 F04F 0100       MOV              R1,#0x00
   72 0000004C 6029            STR              R1,[R5]
   73 0000004E         
   74 0000004E F7FF FFFE       BL               DELAY_100ms
   75 00000052         
   76 00000052 4D3B            LDR              R5,=SSI0_DR ; E
   77 00000054 F04F 017F       MOV              R1,#0x7F
   78 00000058 6029            STR              R1,[R5]
   79 0000005A         
   80 0000005A 4D39            LDR              R5,=SSI0_DR
   81 0000005C F04F 0149       MOV              R1,#0x49
   82 00000060 6029            STR              R1,[R5]
   83 00000062         
   84 00000062 4D37            LDR              R5,=SSI0_DR
   85 00000064 F04F 0149       MOV              R1,#0x49
   86 00000068 6029            STR              R1,[R5]
   87 0000006A         
   88 0000006A 4D35            LDR              R5,=SSI0_DR
   89 0000006C F04F 0149       MOV              R1,#0x49
   90 00000070 6029            STR              R1,[R5]
   91 00000072         
   92 00000072 4D33            LDR              R5,=SSI0_DR
   93 00000074 F04F 0141       MOV              R1,#0x41
   94 00000078 6029            STR              R1,[R5]
   95 0000007A         
   96 0000007A 4D31            LDR              R5,=SSI0_DR
   97 0000007C F04F 0100       MOV              R1,#0x00
   98 00000080 6029            STR              R1,[R5]
   99 00000082         
  100 00000082 F7FF FFFE       BL               DELAY_100ms
  101 00000086         
  102 00000086 4D2E            LDR              R5,=SSI0_DR ; M
  103 00000088 F04F 017F       MOV              R1,#0x7F
  104 0000008C 6029            STR              R1,[R5]
  105 0000008E         



ARM Macro Assembler    Page 3 


  106 0000008E 4D2C            LDR              R5,=SSI0_DR
  107 00000090 F04F 0102       MOV              R1,#0x02
  108 00000094 6029            STR              R1,[R5]
  109 00000096         
  110 00000096 4D2A            LDR              R5,=SSI0_DR
  111 00000098 F04F 010C       MOV              R1,#0x0C
  112 0000009C 6029            STR              R1,[R5]
  113 0000009E         
  114 0000009E 4D28            LDR              R5,=SSI0_DR
  115 000000A0 F04F 0102       MOV              R1,#0x02
  116 000000A4 6029            STR              R1,[R5]
  117 000000A6         
  118 000000A6 4D26            LDR              R5,=SSI0_DR
  119 000000A8 F04F 017F       MOV              R1,#0x7F
  120 000000AC 6029            STR              R1,[R5]
  121 000000AE         
  122 000000AE 4D24            LDR              R5,=SSI0_DR
  123 000000B0 F04F 0100       MOV              R1,#0x00
  124 000000B4 6029            STR              R1,[R5]
  125 000000B6         
  126 000000B6 F7FF FFFE       BL               DELAY_100ms
  127 000000BA         
  128 000000BA 4D21            LDR              R5,=SSI0_DR ;SPACE
  129 000000BC F04F 0100       MOV              R1,#0x00
  130 000000C0 6029            STR              R1,[R5]
  131 000000C2         
  132 000000C2 4D1F            LDR              R5,=SSI0_DR
  133 000000C4 F04F 0100       MOV              R1,#0x00
  134 000000C8 6029            STR              R1,[R5]
  135 000000CA         
  136 000000CA 4D1D            LDR              R5,=SSI0_DR
  137 000000CC F04F 0100       MOV              R1,#0x00
  138 000000D0 6029            STR              R1,[R5]
  139 000000D2         
  140 000000D2 F7FF FFFE       BL               DELAY_100ms
  141 000000D6         
  142 000000D6 4D1A            LDR              R5,=SSI0_DR ; C
  143 000000D8 F04F 013E       MOV              R1,#0x3E
  144 000000DC 6029            STR              R1,[R5]
  145 000000DE         
  146 000000DE 4D18            LDR              R5,=SSI0_DR
  147 000000E0 F04F 0141       MOV              R1,#0x41
  148 000000E4 6029            STR              R1,[R5]
  149 000000E6         
  150 000000E6 4D16            LDR              R5,=SSI0_DR
  151 000000E8 F04F 0141       MOV              R1,#0x41
  152 000000EC 6029            STR              R1,[R5]
  153 000000EE         
  154 000000EE 4D14            LDR              R5,=SSI0_DR
  155 000000F0 F04F 0141       MOV              R1,#0x41
  156 000000F4 6029            STR              R1,[R5]
  157 000000F6         
  158 000000F6 4D12            LDR              R5,=SSI0_DR
  159 000000F8 F04F 0122       MOV              R1,#0x22
  160 000000FC 6029            STR              R1,[R5]
  161 000000FE         
  162 000000FE 4D10            LDR              R5,=SSI0_DR
  163 00000100 F04F 0100       MOV              R1,#0x00
  164 00000104 6029            STR              R1,[R5]



ARM Macro Assembler    Page 4 


  165 00000106         
  166 00000106 F7FF FFFE       BL               DELAY_100ms
  167 0000010A         
  168 0000010A 4D0D            LDR              R5,=SSI0_DR ; O
  169 0000010C F04F 013E       MOV              R1,#0x3E
  170 00000110 6029            STR              R1,[R5]
  171 00000112         
  172 00000112 4D0B            LDR              R5,=SSI0_DR
  173 00000114 F04F 0141       MOV              R1,#0x41
  174 00000118 6029            STR              R1,[R5]
  175 0000011A         
  176 0000011A 4D09            LDR              R5,=SSI0_DR
  177 0000011C F04F 0141       MOV              R1,#0x41
  178 00000120 6029            STR              R1,[R5]
  179 00000122         
  180 00000122 4D07            LDR              R5,=SSI0_DR
  181 00000124 F04F 0141       MOV              R1,#0x41
  182 00000128 6029            STR              R1,[R5]
  183 0000012A         
  184 0000012A 4D05            LDR              R5,=SSI0_DR
  185 0000012C F04F 013E       MOV              R1,#0x3E
  186 00000130 6029            STR              R1,[R5]
  187 00000132         
  188 00000132 4D03            LDR              R5,=SSI0_DR
  189 00000134 F04F 0100       MOV              R1,#0x00
  190 00000138 6029            STR              R1,[R5]
  191 0000013A         
  192 0000013A         
  193 0000013A         
  194 0000013A         
  195 0000013A         
  196 0000013A         
  197 0000013A         
  198 0000013A F85D EB04       POP              {LR}
  199 0000013E         
  200 0000013E 4770            BX               LR
  201 00000140         ;*******************************************************
                       ********
  202 00000140         ; End of the program  section
  203 00000140         ;*******************************************************
                       ********
  204 00000140         ;LABEL      DIRECTIVE       VALUE                       
                           COMMENT
  205 00000140                 ENDP
  206 00000140                 ALIGN
  207 00000140                 END
              40008008 
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M4.fp --apcs=int
erwork --depend=.\objects\irem_co.d -o.\objects\irem_co.o -I.\RTE\_Target_1 -IC
:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123 -IC:\Keil_v5\ARM\
CMSIS\Include --predefine="__EVAL SETA 1" --predefine="__UVISION_VERSION SETA 5
26" --predefine="TM4C123GH6PM SETA 1" --list=.\listings\irem_co.lst IREM_CO.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

sdata 00000000

Symbol: sdata
   Definitions
      At line 15 in file IREM_CO.s
   Uses
      None
Comment: sdata unused
1 symbol



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

IREM_CO 00000000

Symbol: IREM_CO
   Definitions
      At line 32 in file IREM_CO.s
   Uses
      At line 26 in file IREM_CO.s
Comment: IREM_CO used once
routines 00000000

Symbol: routines
   Definitions
      At line 22 in file IREM_CO.s
   Uses
      None
Comment: routines unused
2 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

OUT_PORTB_DC 40005008

Symbol: OUT_PORTB_DC
   Definitions
      At line 6 in file IREM_CO.s
   Uses
      None
Comment: OUT_PORTB_DC unused
SSI0_DR 40008008

Symbol: SSI0_DR
   Definitions
      At line 8 in file IREM_CO.s
   Uses
      At line 36 in file IREM_CO.s
      At line 40 in file IREM_CO.s
      At line 44 in file IREM_CO.s
      At line 50 in file IREM_CO.s
      At line 54 in file IREM_CO.s
      At line 58 in file IREM_CO.s
      At line 62 in file IREM_CO.s
      At line 66 in file IREM_CO.s
      At line 70 in file IREM_CO.s
      At line 76 in file IREM_CO.s
      At line 80 in file IREM_CO.s
      At line 84 in file IREM_CO.s
      At line 88 in file IREM_CO.s
      At line 92 in file IREM_CO.s
      At line 96 in file IREM_CO.s
      At line 102 in file IREM_CO.s
      At line 106 in file IREM_CO.s
      At line 110 in file IREM_CO.s
      At line 114 in file IREM_CO.s
      At line 118 in file IREM_CO.s
      At line 122 in file IREM_CO.s
      At line 128 in file IREM_CO.s
      At line 132 in file IREM_CO.s
      At line 136 in file IREM_CO.s
      At line 142 in file IREM_CO.s
      At line 146 in file IREM_CO.s
      At line 150 in file IREM_CO.s
      At line 154 in file IREM_CO.s
      At line 158 in file IREM_CO.s
      At line 162 in file IREM_CO.s
      At line 168 in file IREM_CO.s
      At line 172 in file IREM_CO.s
      At line 176 in file IREM_CO.s
      At line 180 in file IREM_CO.s
      At line 184 in file IREM_CO.s
      At line 188 in file IREM_CO.s

SSI0_SR 4000800C

Symbol: SSI0_SR
   Definitions
      At line 9 in file IREM_CO.s
   Uses
      None
Comment: SSI0_SR unused



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

3 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
External symbols

DELAY_100ms 00000000

Symbol: DELAY_100ms
   Definitions
      At line 25 in file IREM_CO.s
   Uses
      At line 48 in file IREM_CO.s
      At line 74 in file IREM_CO.s
      At line 100 in file IREM_CO.s
      At line 126 in file IREM_CO.s
      At line 140 in file IREM_CO.s
      At line 166 in file IREM_CO.s

1 symbol
343 symbols in table
