// Seed: 2826673667
module module_0 (
    input supply0 id_0,
    input tri id_1,
    input wand id_2,
    input tri1 id_3
);
  wire id_5;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input uwire id_0,
    output uwire id_1
    , id_24,
    output tri0 id_2,
    output wand id_3,
    input wire id_4,
    input tri id_5,
    input supply1 id_6,
    output supply1 id_7,
    input wand id_8,
    input uwire id_9,
    output wand id_10,
    input wand id_11,
    output uwire id_12,
    input wire id_13,
    input wor id_14,
    input tri1 id_15,
    input supply0 id_16,
    output tri id_17,
    output tri id_18,
    output uwire id_19,
    input supply1 id_20,
    input supply1 id_21
    , id_25,
    output logic id_22
);
  wire id_26;
  nor primCall (
      id_3,
      id_4,
      id_27,
      id_13,
      id_11,
      id_24,
      id_9,
      id_29,
      id_8,
      id_25,
      id_5,
      id_28,
      id_26,
      id_14,
      id_0,
      id_15,
      id_21,
      id_20,
      id_32,
      id_30,
      id_31
  );
  wire id_27;
  always_latch id_22 = -1 + id_5;
  wire id_28, id_29, id_30, id_31, id_32;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_8,
      id_6
  );
  wire id_33;
endmodule
