$date
	Thu Sep  3 17:15:12 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top $end
$var wire 8 ! out [7:0] $end
$var reg 1 " clk $end
$var reg 8 # parallel_in [7:0] $end
$var reg 1 $ s0 $end
$var reg 1 % s1 $end
$var reg 1 & shift_left_input $end
$var reg 1 ' shift_right_input $end
$scope module shift_register $end
$var wire 1 " clk $end
$var wire 8 ( parallel_in [7:0] $end
$var wire 1 $ s0 $end
$var wire 1 % s1 $end
$var wire 1 & shift_left_input $end
$var wire 1 ' shift_right_input $end
$var wire 8 ) out [7:0] $end
$scope module four_to_seven $end
$var wire 1 " clk $end
$var wire 4 * parallel_in [3:0] $end
$var wire 1 $ s0 $end
$var wire 1 % s1 $end
$var wire 1 + shift_left_input $end
$var wire 1 ' shift_right_input $end
$var wire 4 , out [3:0] $end
$scope module dff0 $end
$var wire 1 " clk $end
$var wire 1 - d $end
$var reg 1 . q $end
$var reg 1 / q_bar $end
$upscope $end
$scope module dff1 $end
$var wire 1 " clk $end
$var wire 1 0 d $end
$var reg 1 1 q $end
$var reg 1 2 q_bar $end
$upscope $end
$scope module dff2 $end
$var wire 1 " clk $end
$var wire 1 3 d $end
$var reg 1 4 q $end
$var reg 1 5 q_bar $end
$upscope $end
$scope module dff3 $end
$var wire 1 " clk $end
$var wire 1 6 d $end
$var reg 1 7 q $end
$var reg 1 8 q_bar $end
$upscope $end
$scope module mux0 $end
$var wire 1 9 i0 $end
$var wire 1 : i1 $end
$var wire 1 + i2 $end
$var wire 1 ; i3 $end
$var wire 1 - o $end
$var wire 1 $ s0 $end
$var wire 1 % s1 $end
$var wire 1 < w0 $end
$var wire 1 = w1 $end
$var wire 1 > w2 $end
$var wire 1 ? w3 $end
$upscope $end
$scope module mux1 $end
$var wire 1 @ i0 $end
$var wire 1 A i1 $end
$var wire 1 B i2 $end
$var wire 1 C i3 $end
$var wire 1 0 o $end
$var wire 1 $ s0 $end
$var wire 1 % s1 $end
$var wire 1 D w0 $end
$var wire 1 E w1 $end
$var wire 1 F w2 $end
$var wire 1 G w3 $end
$upscope $end
$scope module mux2 $end
$var wire 1 H i0 $end
$var wire 1 I i1 $end
$var wire 1 J i2 $end
$var wire 1 K i3 $end
$var wire 1 3 o $end
$var wire 1 $ s0 $end
$var wire 1 % s1 $end
$var wire 1 L w0 $end
$var wire 1 M w1 $end
$var wire 1 N w2 $end
$var wire 1 O w3 $end
$upscope $end
$scope module mux3 $end
$var wire 1 P i0 $end
$var wire 1 ' i1 $end
$var wire 1 Q i2 $end
$var wire 1 R i3 $end
$var wire 1 6 o $end
$var wire 1 $ s0 $end
$var wire 1 % s1 $end
$var wire 1 S w0 $end
$var wire 1 T w1 $end
$var wire 1 U w2 $end
$var wire 1 V w3 $end
$upscope $end
$upscope $end
$scope module zero_to_three $end
$var wire 1 " clk $end
$var wire 4 W parallel_in [3:0] $end
$var wire 1 $ s0 $end
$var wire 1 % s1 $end
$var wire 1 & shift_left_input $end
$var wire 1 X shift_right_input $end
$var wire 4 Y out [3:0] $end
$scope module dff0 $end
$var wire 1 " clk $end
$var wire 1 Z d $end
$var reg 1 [ q $end
$var reg 1 \ q_bar $end
$upscope $end
$scope module dff1 $end
$var wire 1 " clk $end
$var wire 1 ] d $end
$var reg 1 ^ q $end
$var reg 1 _ q_bar $end
$upscope $end
$scope module dff2 $end
$var wire 1 " clk $end
$var wire 1 ` d $end
$var reg 1 a q $end
$var reg 1 b q_bar $end
$upscope $end
$scope module dff3 $end
$var wire 1 " clk $end
$var wire 1 c d $end
$var reg 1 d q $end
$var reg 1 e q_bar $end
$upscope $end
$scope module mux0 $end
$var wire 1 f i0 $end
$var wire 1 g i1 $end
$var wire 1 & i2 $end
$var wire 1 h i3 $end
$var wire 1 Z o $end
$var wire 1 $ s0 $end
$var wire 1 % s1 $end
$var wire 1 i w0 $end
$var wire 1 j w1 $end
$var wire 1 k w2 $end
$var wire 1 l w3 $end
$upscope $end
$scope module mux1 $end
$var wire 1 m i0 $end
$var wire 1 n i1 $end
$var wire 1 o i2 $end
$var wire 1 p i3 $end
$var wire 1 ] o $end
$var wire 1 $ s0 $end
$var wire 1 % s1 $end
$var wire 1 q w0 $end
$var wire 1 r w1 $end
$var wire 1 s w2 $end
$var wire 1 t w3 $end
$upscope $end
$scope module mux2 $end
$var wire 1 u i0 $end
$var wire 1 v i1 $end
$var wire 1 w i2 $end
$var wire 1 x i3 $end
$var wire 1 ` o $end
$var wire 1 $ s0 $end
$var wire 1 % s1 $end
$var wire 1 y w0 $end
$var wire 1 z w1 $end
$var wire 1 { w2 $end
$var wire 1 | w3 $end
$upscope $end
$scope module mux3 $end
$var wire 1 } i0 $end
$var wire 1 X i1 $end
$var wire 1 ~ i2 $end
$var wire 1 !" i3 $end
$var wire 1 c o $end
$var wire 1 $ s0 $end
$var wire 1 % s1 $end
$var wire 1 "" w0 $end
$var wire 1 #" w1 $end
$var wire 1 $" w2 $end
$var wire 1 %" w3 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%"
0$"
0#"
0""
1!"
x~
x}
0|
0{
0z
0y
0x
xw
xv
xu
1t
0s
0r
0q
1p
xo
xn
xm
0l
0k
0j
0i
0h
xg
xf
xe
xd
1c
xb
xa
0`
x_
x^
1]
x\
x[
0Z
bx Y
xX
b1010 W
1V
0U
0T
0S
1R
xQ
xP
0O
0N
0M
0L
0K
xJ
xI
xH
1G
0F
0E
0D
1C
xB
xA
x@
0?
0>
0=
0<
0;
x:
x9
x8
x7
16
x5
x4
03
x2
x1
10
x/
x.
0-
bx ,
x+
b1010 *
bx )
b10101010 (
x'
x&
1%
1$
b10101010 #
1"
bx !
$end
#5
0"
#10
1-
13
1`
1P
1I
0Q
0H
0A
1J
1@
1:
0B
09
0X
1}
1v
1+
0~
0u
0n
1w
1m
1g
0o
0f
1>
0F
00
1N
0U
06
0s
0]
1{
0$"
0c
08
17
15
04
02
11
1/
b1010 ,
0.
0e
1d
1b
0a
0_
1^
1\
b10101010 !
b10101010 )
b1010 Y
0[
0G
0V
0t
0%"
1"
0$
0&
#15
0"
#20
0`
1c
0-
10
03
16
0{
1$"
0>
1F
0N
1U
0w
0m
0g
1~
1u
1n
0}
0v
0+
1B
19
1X
0J
0@
0:
1Q
1H
1A
0P
0I
1_
0^
0b
1a
1e
b100 Y
0d
0/
1.
12
01
05
14
18
b1010100 !
b1010100 )
b101 ,
07
1"
#25
0"
#30
06
13
00
1-
0c
0U
1N
0F
1>
0$"
1P
1I
0Q
0H
0A
1J
1@
1:
0B
09
0X
1}
1v
1+
0~
0u
0n
08
17
15
04
02
11
1/
b1010 ,
0.
0e
1d
1b
b10101000 !
b10101000 )
b1000 Y
0a
1"
#35
0"
#40
0-
10
03
16
0>
1F
0N
1U
0}
0v
0+
1B
19
1X
0J
0@
0:
1Q
1H
1A
0P
0I
1e
b0 Y
0d
0/
1.
12
01
05
14
18
b1010000 !
b1010000 )
b101 ,
07
1"
#45
0"
#50
06
13
00
0U
1N
0F
1P
1I
0Q
0H
0A
1J
1@
1:
0B
09
0X
08
17
15
04
02
11
1/
b10100000 !
b10100000 )
b1010 ,
0.
1"
#55
0"
#60
03
16
0N
1U
0J
0@
0:
1Q
1H
1A
0P
0I
12
01
05
14
18
b1000000 !
b1000000 )
b100 ,
07
1"
#65
0"
#70
06
0U
1P
1I
0Q
0H
0A
08
17
15
b10000000 !
b10000000 )
b1000 ,
04
1"
#75
0"
#80
0P
0I
18
b0 !
b0 )
b0 ,
07
1"
#85
0"
#90
16
1T
1"
1$
0%
1'
#95
0"
#100
13
1M
1P
1I
08
b10000000 !
b10000000 )
b1000 ,
17
1"
#105
0"
#110
10
1E
1Q
1H
1A
05
b11000000 !
b11000000 )
b1100 ,
14
1"
#115
0"
#120
1-
1=
1J
1@
1:
02
b11100000 !
b11100000 )
b1110 ,
11
1"
#125
0"
#130
1c
1#"
1B
19
1X
0/
b11110000 !
b11110000 )
b1111 ,
1.
1"
#135
0"
#140
1`
1z
1}
1v
1+
0e
b11111000 !
b11111000 )
b1000 Y
1d
1"
#145
0"
#150
1]
1r
1~
1u
1n
0b
b11111100 !
b11111100 )
b1100 Y
1a
1"
#155
0"
#160
1Z
1j
1w
1m
1g
0_
b11111110 !
b11111110 )
b1110 Y
1^
1"
#165
0"
#170
00
03
0]
0`
1l
1?
1o
1f
0=
0E
0M
0T
0j
0r
0z
0#"
1h
0p
1;
0C
0\
b11111111 !
b11111111 )
b1111 Y
1[
0G
1V
0t
1%"
b1001 W
b1001 *
1"
1%
b10011001 #
b10011001 (
#175
0"
#180
00
03
0]
0`
0w
0m
0g
0~
0u
0n
0J
0@
0:
0Q
0H
0A
1<
1-
0D
0L
1S
16
1i
1Z
0q
0y
1""
1c
1_
0^
1b
b1001 Y
0a
12
01
15
b10011001 !
b10011001 )
b1001 ,
04
0?
0V
0l
0%"
1"
0%
0$
#185
0"
#190
1"
#195
0"
#200
1"
#205
0"
#210
10
0Z
0c
1G
1O
0<
13
0S
0i
0`
0""
0h
0!"
1C
1K
1?
0M
0T
1V
0l
0z
0#"
0%"
b0 W
b1111 *
1"
1%
1$
b11110000 #
b11110000 (
#215
0"
#220
1D
1L
0Z
0c
0o
0f
0}
0v
0+
1J
1@
1:
1Q
1H
1A
1h
1p
1x
1!"
0;
0C
0K
0R
1<
1-
10
13
1S
16
0i
0""
1\
0[
1e
b0 Y
0d
02
11
05
b11110000 !
b11110000 )
b1111 ,
14
b1111 W
b0 *
0?
0G
0O
0V
1"
b1111 #
b1111 (
0%
0$
#225
0"
#230
1"
#235
0"
#240
1"
#245
0"
#250
1"
