{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1356852237403 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1356852237404 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 30 15:23:57 2012 " "Processing started: Sun Dec 30 15:23:57 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1356852237404 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1356852237404 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UpDown -c UpDown " "Command: quartus_map --read_settings_files=on --write_settings_files=off UpDown -c UpDown" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1356852237405 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1356852237899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updown.v 1 1 " "Found 1 design units, including 1 entities, in source file updown.v" { { "Info" "ISGN_ENTITY_NAME" "1 UpDown " "Found entity 1: UpDown" {  } { { "UpDown.v" "" { Text "D:/Data/Project/Electronics/electronics/verilog/updown/altera_build/UpDown.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1356852238061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1356852238061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updown_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file updown_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 UpDown_tb " "Found entity 1: UpDown_tb" {  } { { "UpDown_tb.v" "" { Text "D:/Data/Project/Electronics/electronics/verilog/updown/altera_build/UpDown_tb.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1356852238066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1356852238066 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UpDown " "Elaborating entity \"UpDown\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1356852238114 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 UpDown.v(37) " "Verilog HDL assignment warning at UpDown.v(37): truncated value with size 32 to match size of target (5)" {  } { { "UpDown.v" "" { Text "D:/Data/Project/Electronics/electronics/verilog/updown/altera_build/UpDown.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1356852238116 "|UpDown"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 UpDown.v(42) " "Verilog HDL assignment warning at UpDown.v(42): truncated value with size 32 to match size of target (5)" {  } { { "UpDown.v" "" { Text "D:/Data/Project/Electronics/electronics/verilog/updown/altera_build/UpDown.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1356852238116 "|UpDown"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1356852239429 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1356852239429 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1356852239565 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1356852239565 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1356852239565 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1356852239565 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "445 " "Peak virtual memory: 445 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1356852239654 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 30 15:23:59 2012 " "Processing ended: Sun Dec 30 15:23:59 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1356852239654 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1356852239654 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1356852239654 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1356852239654 ""}
