// Seed: 4065246232
module module_0 (
    input tri1  id_0,
    input uwire id_1,
    input tri0  id_2,
    input tri1  id_3,
    input tri   id_4
);
  tri0 id_6;
  assign module_1.id_2 = 0;
  id_7(
      .id_0(1'b0), .id_1(id_6)
  );
  assign id_6 = id_2;
endmodule
module module_1 (
    output tri0  id_0,
    output logic id_1,
    input  logic id_2,
    input  uwire id_3,
    output tri0  id_4
);
  assign id_1 = id_2;
  always_comb @(posedge id_2 or posedge id_2);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  reg id_6;
  initial begin : LABEL_0
    id_1 <= id_6;
  end
endmodule
