/*
** ###################################################################
**     Processors:          MIMX94398AVKE_ca55
**                          MIMX94398AVKE_cm33_core0
**                          MIMX94398AVKE_cm33_core1
**                          MIMX94398AVKE_cm7_core0
**                          MIMX94398AVKE_cm7_core1
**                          MIMX94398AVKJ_ca55
**                          MIMX94398AVKJ_cm33_core0
**                          MIMX94398AVKJ_cm33_core1
**                          MIMX94398AVKJ_cm7_core0
**                          MIMX94398AVKJ_cm7_core1
**                          MIMX94398AVKM_ca55
**                          MIMX94398AVKM_cm33_core0
**                          MIMX94398AVKM_cm33_core1
**                          MIMX94398AVKM_cm7_core0
**                          MIMX94398AVKM_cm7_core1
**                          MIMX94398AVME_ca55
**                          MIMX94398AVME_cm33_core0
**                          MIMX94398AVME_cm33_core1
**                          MIMX94398AVME_cm7_core0
**                          MIMX94398AVME_cm7_core1
**                          MIMX94398AVMJ_ca55
**                          MIMX94398AVMJ_cm33_core0
**                          MIMX94398AVMJ_cm33_core1
**                          MIMX94398AVMJ_cm7_core0
**                          MIMX94398AVMJ_cm7_core1
**                          MIMX94398AVMM_ca55
**                          MIMX94398AVMM_cm33_core0
**                          MIMX94398AVMM_cm33_core1
**                          MIMX94398AVMM_cm7_core0
**                          MIMX94398AVMM_cm7_core1
**                          MIMX94398CVKE_ca55
**                          MIMX94398CVKE_cm33_core0
**                          MIMX94398CVKE_cm33_core1
**                          MIMX94398CVKE_cm7_core0
**                          MIMX94398CVKE_cm7_core1
**                          MIMX94398CVKJ_ca55
**                          MIMX94398CVKJ_cm33_core0
**                          MIMX94398CVKJ_cm33_core1
**                          MIMX94398CVKJ_cm7_core0
**                          MIMX94398CVKJ_cm7_core1
**                          MIMX94398CVKM_ca55
**                          MIMX94398CVKM_cm33_core0
**                          MIMX94398CVKM_cm33_core1
**                          MIMX94398CVKM_cm7_core0
**                          MIMX94398CVKM_cm7_core1
**                          MIMX94398CVME_ca55
**                          MIMX94398CVME_cm33_core0
**                          MIMX94398CVME_cm33_core1
**                          MIMX94398CVME_cm7_core0
**                          MIMX94398CVME_cm7_core1
**                          MIMX94398CVMJ_ca55
**                          MIMX94398CVMJ_cm33_core0
**                          MIMX94398CVMJ_cm33_core1
**                          MIMX94398CVMJ_cm7_core0
**                          MIMX94398CVMJ_cm7_core1
**                          MIMX94398CVMM_ca55
**                          MIMX94398CVMM_cm33_core0
**                          MIMX94398CVMM_cm33_core1
**                          MIMX94398CVMM_cm7_core0
**                          MIMX94398CVMM_cm7_core1
**                          MIMX94398DVKE_ca55
**                          MIMX94398DVKE_cm33_core0
**                          MIMX94398DVKE_cm33_core1
**                          MIMX94398DVKE_cm7_core0
**                          MIMX94398DVKE_cm7_core1
**                          MIMX94398DVKJ_ca55
**                          MIMX94398DVKJ_cm33_core0
**                          MIMX94398DVKJ_cm33_core1
**                          MIMX94398DVKJ_cm7_core0
**                          MIMX94398DVKJ_cm7_core1
**                          MIMX94398DVKM_ca55
**                          MIMX94398DVKM_cm33_core0
**                          MIMX94398DVKM_cm33_core1
**                          MIMX94398DVKM_cm7_core0
**                          MIMX94398DVKM_cm7_core1
**                          MIMX94398DVME_ca55
**                          MIMX94398DVME_cm33_core0
**                          MIMX94398DVME_cm33_core1
**                          MIMX94398DVME_cm7_core0
**                          MIMX94398DVME_cm7_core1
**                          MIMX94398DVMJ_ca55
**                          MIMX94398DVMJ_cm33_core0
**                          MIMX94398DVMJ_cm33_core1
**                          MIMX94398DVMJ_cm7_core0
**                          MIMX94398DVMJ_cm7_core1
**                          MIMX94398DVMM_ca55
**                          MIMX94398DVMM_cm33_core0
**                          MIMX94398DVMM_cm33_core1
**                          MIMX94398DVMM_cm7_core0
**                          MIMX94398DVMM_cm7_core1
**                          MIMX94398XVKE_ca55
**                          MIMX94398XVKE_cm33_core0
**                          MIMX94398XVKE_cm33_core1
**                          MIMX94398XVKE_cm7_core0
**                          MIMX94398XVKE_cm7_core1
**                          MIMX94398XVKJ_ca55
**                          MIMX94398XVKJ_cm33_core0
**                          MIMX94398XVKJ_cm33_core1
**                          MIMX94398XVKJ_cm7_core0
**                          MIMX94398XVKJ_cm7_core1
**                          MIMX94398XVKM_ca55
**                          MIMX94398XVKM_cm33_core0
**                          MIMX94398XVKM_cm33_core1
**                          MIMX94398XVKM_cm7_core0
**                          MIMX94398XVKM_cm7_core1
**                          MIMX94398XVME_ca55
**                          MIMX94398XVME_cm33_core0
**                          MIMX94398XVME_cm33_core1
**                          MIMX94398XVME_cm7_core0
**                          MIMX94398XVME_cm7_core1
**                          MIMX94398XVMJ_ca55
**                          MIMX94398XVMJ_cm33_core0
**                          MIMX94398XVMJ_cm33_core1
**                          MIMX94398XVMJ_cm7_core0
**                          MIMX94398XVMJ_cm7_core1
**                          MIMX94398XVMM_ca55
**                          MIMX94398XVMM_cm33_core0
**                          MIMX94398XVMM_cm33_core1
**                          MIMX94398XVMM_cm7_core0
**                          MIMX94398XVMM_cm7_core1
**
**     Version:             rev. 1.0, 2023-11-01
**     Build:               b250109
**
**     Abstract:
**         CMSIS Peripheral Access Layer for NETC_LSTCU
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-11-01)
**         Initial version.
**         core name and core alias name
**         +---------------------------------------------------------------------+
**         | core name  |                  core alias name                       |
**         +---------------------------------------------------------------------+
**         | cm33_core0 | m33, cm33                                              |
**         +---------------------------------------------------------------------+
**         | cm33_core1 | m33_2, cm33_2, cm33_sync, netcmix_cm33                 |
**         +---------------------------------------------------------------------+
**         | cm7_core0  | m7, cm7                                                |
**         +---------------------------------------------------------------------+
**         | cm7_core1  | m7_2, cm7_2                                            |
**         +---------------------------------------------------------------------+
**         | ca55_core0 | a55, ca55, a55_0, ca55_0                               |
**         +---------------------------------------------------------------------+
**         | ca55_core1 | a55, ca55, a55_1, ca55_1                               |
**         +---------------------------------------------------------------------+
**         | ca55_core2 | a55, ca55, a55_2, ca55_2                               |
**         +---------------------------------------------------------------------+
**         | ca55_core3 | a55, ca55, a55_3, ca55_3                               |
**         +---------------------------------------------------------------------+
**
** ###################################################################
*/

/*!
 * @file NETC_LSTCU.h
 * @version 1.0
 * @date 2023-11-01
 * @brief CMSIS Peripheral Access Layer for NETC_LSTCU
 *
 * CMSIS Peripheral Access Layer for NETC_LSTCU
 */

#if !defined(NETC_LSTCU_H_)
#define NETC_LSTCU_H_                            /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX94398AVKE_ca55) || defined(CPU_MIMX94398AVKJ_ca55) || defined(CPU_MIMX94398AVKM_ca55) || defined(CPU_MIMX94398AVME_ca55) || defined(CPU_MIMX94398AVMJ_ca55) || defined(CPU_MIMX94398AVMM_ca55) || defined(CPU_MIMX94398CVKE_ca55) || defined(CPU_MIMX94398CVKJ_ca55) || defined(CPU_MIMX94398CVKM_ca55) || defined(CPU_MIMX94398CVME_ca55) || defined(CPU_MIMX94398CVMJ_ca55) || defined(CPU_MIMX94398CVMM_ca55) || defined(CPU_MIMX94398DVKE_ca55) || defined(CPU_MIMX94398DVKJ_ca55) || defined(CPU_MIMX94398DVKM_ca55) || defined(CPU_MIMX94398DVME_ca55) || defined(CPU_MIMX94398DVMJ_ca55) || defined(CPU_MIMX94398DVMM_ca55) || defined(CPU_MIMX94398XVKE_ca55) || defined(CPU_MIMX94398XVKJ_ca55) || defined(CPU_MIMX94398XVKM_ca55) || defined(CPU_MIMX94398XVME_ca55) || defined(CPU_MIMX94398XVMJ_ca55) || defined(CPU_MIMX94398XVMM_ca55))
#include "MIMX94398_ca55_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core0) || defined(CPU_MIMX94398AVKJ_cm33_core0) || defined(CPU_MIMX94398AVKM_cm33_core0) || defined(CPU_MIMX94398AVME_cm33_core0) || defined(CPU_MIMX94398AVMJ_cm33_core0) || defined(CPU_MIMX94398AVMM_cm33_core0) || defined(CPU_MIMX94398CVKE_cm33_core0) || defined(CPU_MIMX94398CVKJ_cm33_core0) || defined(CPU_MIMX94398CVKM_cm33_core0) || defined(CPU_MIMX94398CVME_cm33_core0) || defined(CPU_MIMX94398CVMJ_cm33_core0) || defined(CPU_MIMX94398CVMM_cm33_core0) || defined(CPU_MIMX94398DVKE_cm33_core0) || defined(CPU_MIMX94398DVKJ_cm33_core0) || defined(CPU_MIMX94398DVKM_cm33_core0) || defined(CPU_MIMX94398DVME_cm33_core0) || defined(CPU_MIMX94398DVMJ_cm33_core0) || defined(CPU_MIMX94398DVMM_cm33_core0) || defined(CPU_MIMX94398XVKE_cm33_core0) || defined(CPU_MIMX94398XVKJ_cm33_core0) || defined(CPU_MIMX94398XVKM_cm33_core0) || defined(CPU_MIMX94398XVME_cm33_core0) || defined(CPU_MIMX94398XVMJ_cm33_core0) || defined(CPU_MIMX94398XVMM_cm33_core0))
#include "MIMX94398_cm33_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core1) || defined(CPU_MIMX94398AVKJ_cm33_core1) || defined(CPU_MIMX94398AVKM_cm33_core1) || defined(CPU_MIMX94398AVME_cm33_core1) || defined(CPU_MIMX94398AVMJ_cm33_core1) || defined(CPU_MIMX94398AVMM_cm33_core1) || defined(CPU_MIMX94398CVKE_cm33_core1) || defined(CPU_MIMX94398CVKJ_cm33_core1) || defined(CPU_MIMX94398CVKM_cm33_core1) || defined(CPU_MIMX94398CVME_cm33_core1) || defined(CPU_MIMX94398CVMJ_cm33_core1) || defined(CPU_MIMX94398CVMM_cm33_core1) || defined(CPU_MIMX94398DVKE_cm33_core1) || defined(CPU_MIMX94398DVKJ_cm33_core1) || defined(CPU_MIMX94398DVKM_cm33_core1) || defined(CPU_MIMX94398DVME_cm33_core1) || defined(CPU_MIMX94398DVMJ_cm33_core1) || defined(CPU_MIMX94398DVMM_cm33_core1) || defined(CPU_MIMX94398XVKE_cm33_core1) || defined(CPU_MIMX94398XVKJ_cm33_core1) || defined(CPU_MIMX94398XVKM_cm33_core1) || defined(CPU_MIMX94398XVME_cm33_core1) || defined(CPU_MIMX94398XVMJ_cm33_core1) || defined(CPU_MIMX94398XVMM_cm33_core1))
#include "MIMX94398_cm33_core1_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core0) || defined(CPU_MIMX94398AVKJ_cm7_core0) || defined(CPU_MIMX94398AVKM_cm7_core0) || defined(CPU_MIMX94398AVME_cm7_core0) || defined(CPU_MIMX94398AVMJ_cm7_core0) || defined(CPU_MIMX94398AVMM_cm7_core0) || defined(CPU_MIMX94398CVKE_cm7_core0) || defined(CPU_MIMX94398CVKJ_cm7_core0) || defined(CPU_MIMX94398CVKM_cm7_core0) || defined(CPU_MIMX94398CVME_cm7_core0) || defined(CPU_MIMX94398CVMJ_cm7_core0) || defined(CPU_MIMX94398CVMM_cm7_core0) || defined(CPU_MIMX94398DVKE_cm7_core0) || defined(CPU_MIMX94398DVKJ_cm7_core0) || defined(CPU_MIMX94398DVKM_cm7_core0) || defined(CPU_MIMX94398DVME_cm7_core0) || defined(CPU_MIMX94398DVMJ_cm7_core0) || defined(CPU_MIMX94398DVMM_cm7_core0) || defined(CPU_MIMX94398XVKE_cm7_core0) || defined(CPU_MIMX94398XVKJ_cm7_core0) || defined(CPU_MIMX94398XVKM_cm7_core0) || defined(CPU_MIMX94398XVME_cm7_core0) || defined(CPU_MIMX94398XVMJ_cm7_core0) || defined(CPU_MIMX94398XVMM_cm7_core0))
#include "MIMX94398_cm7_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core1) || defined(CPU_MIMX94398AVKJ_cm7_core1) || defined(CPU_MIMX94398AVKM_cm7_core1) || defined(CPU_MIMX94398AVME_cm7_core1) || defined(CPU_MIMX94398AVMJ_cm7_core1) || defined(CPU_MIMX94398AVMM_cm7_core1) || defined(CPU_MIMX94398CVKE_cm7_core1) || defined(CPU_MIMX94398CVKJ_cm7_core1) || defined(CPU_MIMX94398CVKM_cm7_core1) || defined(CPU_MIMX94398CVME_cm7_core1) || defined(CPU_MIMX94398CVMJ_cm7_core1) || defined(CPU_MIMX94398CVMM_cm7_core1) || defined(CPU_MIMX94398DVKE_cm7_core1) || defined(CPU_MIMX94398DVKJ_cm7_core1) || defined(CPU_MIMX94398DVKM_cm7_core1) || defined(CPU_MIMX94398DVME_cm7_core1) || defined(CPU_MIMX94398DVMJ_cm7_core1) || defined(CPU_MIMX94398DVMM_cm7_core1) || defined(CPU_MIMX94398XVKE_cm7_core1) || defined(CPU_MIMX94398XVKJ_cm7_core1) || defined(CPU_MIMX94398XVKM_cm7_core1) || defined(CPU_MIMX94398XVME_cm7_core1) || defined(CPU_MIMX94398XVMJ_cm7_core1) || defined(CPU_MIMX94398XVMM_cm7_core1))
#include "MIMX94398_cm7_core1_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- NETC_LSTCU Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup NETC_LSTCU_Peripheral_Access_Layer NETC_LSTCU Peripheral Access Layer
 * @{
 */

/** NETC_LSTCU - Size of Registers Arrays */
#define NETC_LSTCU_MBIST_SCH_PTR_COUNT            1u

/** NETC_LSTCU - Register Layout Typedef */
typedef struct {
       uint8_t RESERVED_0[8];
  __IO uint32_t ERR_STAT;                          /**< Error Status, offset: 0x8 */
       uint8_t RESERVED_1[4];
  __IO uint32_t ERR_FM;                            /**< Error Fault Mapping, offset: 0x10 */
       uint8_t RESERVED_2[76];
  __I  uint32_t MB_RSTAT0;                         /**< MBIST Run Status 0, offset: 0x60 */
       uint8_t RESERVED_3[284];
  __IO uint32_t MBFM0;                             /**< MBIST Fault Mapping 0, offset: 0x180 */
       uint8_t RESERVED_4[220];
  __IO uint32_t STAG;                              /**< Stagger, offset: 0x260 */
       uint8_t RESERVED_5[12];
  __IO uint32_t PH1_DUR;                           /**< Phase 1 Duration, offset: 0x270 */
       uint8_t RESERVED_6[140];
  __IO uint32_t MBPTR[NETC_LSTCU_MBIST_SCH_PTR_COUNT]; /**< MBIST Scheduler Pointer, array offset: 0x300, array step: 0x4 */
} NETC_LSTCU_Type;

/* ----------------------------------------------------------------------------
   -- NETC_LSTCU Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup NETC_LSTCU_Register_Masks NETC_LSTCU Register Masks
 * @{
 */

/*! @name ERR_STAT - Error Status */
/*! @{ */

#define NETC_LSTCU_ERR_STAT_INVP_FB_MASK         (0x1U)
#define NETC_LSTCU_ERR_STAT_INVP_FB_SHIFT        (0U)
/*! INVP_FB - Invalid Pointer FBIST
 *  0b0..Invalid scheduling of LSTCU by CSTCU occurs when CSTCU triggers LSTCU for BIST execution but LSTCU does
 *       not have corresponding BIST controller to execute BIST operation.
 *  0b1..Invalid scheduling of LSTCU by CSTCU for BIST execution.
 */
#define NETC_LSTCU_ERR_STAT_INVP_FB(x)           (((uint32_t)(((uint32_t)(x)) << NETC_LSTCU_ERR_STAT_INVP_FB_SHIFT)) & NETC_LSTCU_ERR_STAT_INVP_FB_MASK)

#define NETC_LSTCU_ERR_STAT_INVP_MB_MASK         (0x2U)
#define NETC_LSTCU_ERR_STAT_INVP_MB_SHIFT        (1U)
/*! INVP_MB - Invalid Pointer MBIST
 *  0b0..No invalid pointer
 *  0b1..Invalid BIST pointer specified
 */
#define NETC_LSTCU_ERR_STAT_INVP_MB(x)           (((uint32_t)(((uint32_t)(x)) << NETC_LSTCU_ERR_STAT_INVP_MB_SHIFT)) & NETC_LSTCU_ERR_STAT_INVP_MB_MASK)

#define NETC_LSTCU_ERR_STAT_INVP_LB_MASK         (0x4U)
#define NETC_LSTCU_ERR_STAT_INVP_LB_SHIFT        (2U)
/*! INVP_LB - Invalid Pointer LBIST
 *  0b0..Invalid scheduling of LSTCU by CSTCU occurs when CSTCU triggers LSTCU for BIST execution but LSTCU does
 *       not have corresponding BIST controller to execute BIST operation
 *  0b1..Invalid scheduling of LSTCU by CSTCU for BIST execution
 */
#define NETC_LSTCU_ERR_STAT_INVP_LB(x)           (((uint32_t)(((uint32_t)(x)) << NETC_LSTCU_ERR_STAT_INVP_LB_SHIFT)) & NETC_LSTCU_ERR_STAT_INVP_LB_MASK)

#define NETC_LSTCU_ERR_STAT_UFSF_MASK            (0x10000U)
#define NETC_LSTCU_ERR_STAT_UFSF_SHIFT           (16U)
/*! UFSF - Unrecoverable Fault Status
 *  0b0..No unrecoverable fault
 *  0b1..Unrecoverable fault
 */
#define NETC_LSTCU_ERR_STAT_UFSF(x)              (((uint32_t)(((uint32_t)(x)) << NETC_LSTCU_ERR_STAT_UFSF_SHIFT)) & NETC_LSTCU_ERR_STAT_UFSF_MASK)

#define NETC_LSTCU_ERR_STAT_RFSF_MASK            (0x20000U)
#define NETC_LSTCU_ERR_STAT_RFSF_SHIFT           (17U)
/*! RFSF - Recoverable Fault Status
 *  0b0..No recoverable fault
 *  0b1..Recoverable fault
 */
#define NETC_LSTCU_ERR_STAT_RFSF(x)              (((uint32_t)(((uint32_t)(x)) << NETC_LSTCU_ERR_STAT_RFSF_SHIFT)) & NETC_LSTCU_ERR_STAT_RFSF_MASK)
/*! @} */

/*! @name ERR_FM - Error Fault Mapping */
/*! @{ */

#define NETC_LSTCU_ERR_FM_INVPFMFB_MASK          (0x1U)
#define NETC_LSTCU_ERR_FM_INVPFMFB_SHIFT         (0U)
/*! INVPFMFB - Invalid BIST Pointer Fault Mapping During Functional Mode BIST Scheduling
 *  0b0..Recoverable
 *  0b1..Unrecoverable
 */
#define NETC_LSTCU_ERR_FM_INVPFMFB(x)            (((uint32_t)(((uint32_t)(x)) << NETC_LSTCU_ERR_FM_INVPFMFB_SHIFT)) & NETC_LSTCU_ERR_FM_INVPFMFB_MASK)

#define NETC_LSTCU_ERR_FM_INVPFMMB_MASK          (0x2U)
#define NETC_LSTCU_ERR_FM_INVPFMMB_SHIFT         (1U)
/*! INVPFMMB - Invalid BIST Pointer Fault Mapping During MBIST Scheduling
 *  0b0..Recoverable
 *  0b1..Unrecoverable
 */
#define NETC_LSTCU_ERR_FM_INVPFMMB(x)            (((uint32_t)(((uint32_t)(x)) << NETC_LSTCU_ERR_FM_INVPFMMB_SHIFT)) & NETC_LSTCU_ERR_FM_INVPFMMB_MASK)

#define NETC_LSTCU_ERR_FM_INVPFMLB_MASK          (0x4U)
#define NETC_LSTCU_ERR_FM_INVPFMLB_SHIFT         (2U)
/*! INVPFMLB - Invalid BIST Pointer Fault Mapping During LBIST Scheduling
 *  0b0..Recoverable
 *  0b1..Unrecoverable
 */
#define NETC_LSTCU_ERR_FM_INVPFMLB(x)            (((uint32_t)(((uint32_t)(x)) << NETC_LSTCU_ERR_FM_INVPFMLB_SHIFT)) & NETC_LSTCU_ERR_FM_INVPFMLB_MASK)
/*! @} */

/*! @name MB_RSTAT0 - MBIST Run Status 0 */
/*! @{ */

#define NETC_LSTCU_MB_RSTAT0_MBSTAT0_MASK        (0x1U)
#define NETC_LSTCU_MB_RSTAT0_MBSTAT0_SHIFT       (0U)
/*! MBSTAT0 - MBIST Run Result Status 0
 *  0b0..Pass
 *  0b1..Fail
 */
#define NETC_LSTCU_MB_RSTAT0_MBSTAT0(x)          (((uint32_t)(((uint32_t)(x)) << NETC_LSTCU_MB_RSTAT0_MBSTAT0_SHIFT)) & NETC_LSTCU_MB_RSTAT0_MBSTAT0_MASK)
/*! @} */

/*! @name MBFM0 - MBIST Fault Mapping 0 */
/*! @{ */

#define NETC_LSTCU_MBFM0_MBSTATFM0_MASK          (0x1U)
#define NETC_LSTCU_MBFM0_MBSTATFM0_SHIFT         (0U)
/*! MBSTATFM0 - MBIST Fault Mapping n
 *  0b0..Recoverable
 *  0b1..Unrecoverable
 */
#define NETC_LSTCU_MBFM0_MBSTATFM0(x)            (((uint32_t)(((uint32_t)(x)) << NETC_LSTCU_MBFM0_MBSTATFM0_SHIFT)) & NETC_LSTCU_MBFM0_MBSTATFM0_MASK)
/*! @} */

/*! @name STAG - Stagger */
/*! @{ */

#define NETC_LSTCU_STAG_MB_DELAY_MASK            (0xFF00U)
#define NETC_LSTCU_STAG_MB_DELAY_SHIFT           (8U)
/*! MB_DELAY - MBIST Delay */
#define NETC_LSTCU_STAG_MB_DELAY(x)              (((uint32_t)(((uint32_t)(x)) << NETC_LSTCU_STAG_MB_DELAY_SHIFT)) & NETC_LSTCU_STAG_MB_DELAY_MASK)
/*! @} */

/*! @name PH1_DUR - Phase 1 Duration */
/*! @{ */

#define NETC_LSTCU_PH1_DUR_PH1DUR_MASK           (0x3FFU)
#define NETC_LSTCU_PH1_DUR_PH1DUR_SHIFT          (0U)
/*! PH1DUR - Phase 1 Duration */
#define NETC_LSTCU_PH1_DUR_PH1DUR(x)             (((uint32_t)(((uint32_t)(x)) << NETC_LSTCU_PH1_DUR_PH1DUR_SHIFT)) & NETC_LSTCU_PH1_DUR_PH1DUR_MASK)
/*! @} */

/*! @name MBPTR - MBIST Scheduler Pointer */
/*! @{ */

#define NETC_LSTCU_MBPTR_MBPTR_MASK              (0xFFU)
#define NETC_LSTCU_MBPTR_MBPTR_SHIFT             (0U)
/*! MBPTR - MBIST Pointer */
#define NETC_LSTCU_MBPTR_MBPTR(x)                (((uint32_t)(((uint32_t)(x)) << NETC_LSTCU_MBPTR_MBPTR_SHIFT)) & NETC_LSTCU_MBPTR_MBPTR_MASK)

#define NETC_LSTCU_MBPTR_MBCSM_MASK              (0x100U)
#define NETC_LSTCU_MBPTR_MBCSM_SHIFT             (8U)
/*! MBCSM - MBIST Mode
 *  0b0..Sequential
 *  0b1..Concurrent
 */
#define NETC_LSTCU_MBPTR_MBCSM(x)                (((uint32_t)(((uint32_t)(x)) << NETC_LSTCU_MBPTR_MBCSM_SHIFT)) & NETC_LSTCU_MBPTR_MBCSM_MASK)

#define NETC_LSTCU_MBPTR_MBEOL_MASK              (0x80000000U)
#define NETC_LSTCU_MBPTR_MBEOL_SHIFT             (31U)
/*! MBEOL - MBIST End of List
 *  0b0..Not end of list
 *  0b1..End of list
 */
#define NETC_LSTCU_MBPTR_MBEOL(x)                (((uint32_t)(((uint32_t)(x)) << NETC_LSTCU_MBPTR_MBEOL_SHIFT)) & NETC_LSTCU_MBPTR_MBEOL_MASK)
/*! @} */

/* The count of NETC_LSTCU_MBPTR */
#define NETC_LSTCU_MBPTR_COUNT                   (1U)


/*!
 * @}
 */ /* end of group NETC_LSTCU_Register_Masks */


/*!
 * @}
 */ /* end of group NETC_LSTCU_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* NETC_LSTCU_H_ */

