// Seed: 863151320
module module_0;
  logic id_1;
  wire id_2;
  logic [7:0] id_3;
  ;
  assign id_3[-1] = id_1;
  assign id_2 = id_2;
  specify
    (id_4 => id_5) = (id_2);
  endspecify
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  module_0 modCall_1 ();
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_12 = id_16;
  logic [-1 : -1 'b0] id_18;
endmodule
