{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  4 15:02:14 2013 " "Info: Processing started: Wed Dec  4 15:02:14 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de2 -c top_de2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off de2 -c top_de2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Info: Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/timer.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Info: Found entity 1: timer" {  } { { "../VHDL/timer.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-behaviour " "Info: Found design unit 1: timer-behaviour" {  } { { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux44.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux44.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 rom_mux44 " "Info: Found entity 1: rom_mux44" {  } { { "../VHDL/rom_mux44.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux44.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux44-rom_mux44_behaviour.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux44-rom_mux44_behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_mux44-rom_mux44_behaviour " "Info: Found design unit 1: rom_mux44-rom_mux44_behaviour" {  } { { "../VHDL/rom_mux44-rom_mux44_behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux44-rom_mux44_behaviour.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux24.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux24.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 rom_mux24 " "Info: Found entity 1: rom_mux24" {  } { { "../VHDL/rom_mux24.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux24.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux24-rom_mux24_behaviour.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux24-rom_mux24_behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_mux24-rom_mux24_behaviour " "Info: Found design unit 1: rom_mux24-rom_mux24_behaviour" {  } { { "../VHDL/rom_mux24-rom_mux24_behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux24-rom_mux24_behaviour.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux4.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux4.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 rom_mux4 " "Info: Found entity 1: rom_mux4" {  } { { "../VHDL/rom_mux4.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux4.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux4-rom_mux4_behaviour.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux4-rom_mux4_behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_mux4-rom_mux4_behaviour " "Info: Found design unit 1: rom_mux4-rom_mux4_behaviour" {  } { { "../VHDL/rom_mux4-rom_mux4_behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux4-rom_mux4_behaviour.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux2-rom_mux2_behaviour.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux2-rom_mux2_behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_mux2-rom_mux2_behaviour " "Info: Found design unit 1: rom_mux2-rom_mux2_behaviour" {  } { { "../VHDL/rom_mux2-rom_mux2_behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux2-rom_mux2_behaviour.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux2.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux2.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 rom_mux2 " "Info: Found entity 1: rom_mux2" {  } { { "../VHDL/rom_mux2.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux2.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut-behaviour.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 piece_lut-piece_lut_behaviour " "Info: Found design unit 1: piece_lut-piece_lut_behaviour" {  } { { "../VHDL/piece_lut-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut-behaviour.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 piece_lut " "Info: Found entity 1: piece_lut" {  } { { "../VHDL/piece_lut.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom-rom_behaviour.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/rom-rom_behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-rom_behaviour " "Info: Found design unit 1: rom-rom_behaviour" {  } { { "../VHDL/rom-rom_behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom-rom_behaviour.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/rom.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Info: Found entity 1: rom" {  } { { "../VHDL/rom.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 de_piece " "Info: Found entity 1: de_piece" {  } { { "../VHDL/de_piece.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de_piece-behaviour " "Info: Found design unit 1: de_piece-behaviour" {  } { { "../VHDL/de_piece-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/CheckMask.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/CheckMask.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 check_mask " "Info: Found entity 1: check_mask" {  } { { "../VHDL/CheckMask.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/CheckMask.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/check_mask-behaviour.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/check_mask-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 check_mask-check_mask_behaviour " "Info: Found design unit 1: check_mask-check_mask_behaviour" {  } { { "../VHDL/check_mask-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/check_mask-behaviour.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_score_trans_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_score_trans_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_score_trans-vga_score_trans_arch " "Info: Found design unit 1: vga_score_trans-vga_score_trans_arch" {  } { { "../VHDL/vga_score_trans_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_score_trans_arch.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_score_trans.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_score_trans.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga_score_trans " "Info: Found entity 1: vga_score_trans" {  } { { "../VHDL/vga_score_trans.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_score_trans.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_score_check_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_score_check_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_score_check-vga_score_check_arch " "Info: Found design unit 1: vga_score_check-vga_score_check_arch" {  } { { "../VHDL/vga_score_check_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_score_check_arch.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_score_check.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_score_check.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga_score_check " "Info: Found entity 1: vga_score_check" {  } { { "../VHDL/vga_score_check.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_score_check.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_triggers_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_triggers_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_triggers-vga_triggers_arch " "Info: Found design unit 1: vga_triggers-vga_triggers_arch" {  } { { "../VHDL/vga_triggers_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_triggers_arch.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_triggers.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_triggers.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga_triggers " "Info: Found entity 1: vga_triggers" {  } { { "../VHDL/vga_triggers.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_triggers.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_tb.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_tb-vga_tb_arch " "Info: Found design unit 1: vga_tb-vga_tb_arch" {  } { { "../VHDL/vga_tb.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_tb.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 vga_tb " "Info: Found entity 1: vga_tb" {  } { { "../VHDL/vga_tb.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_tb.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_sync_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_sync_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_sync-vga_sync_arch " "Info: Found design unit 1: vga_sync-vga_sync_arch" {  } { { "../VHDL/vga_sync_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_sync_arch.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_sync.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_sync.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Info: Found entity 1: vga_sync" {  } { { "../VHDL/vga_sync.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_sync.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_read_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_read_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_read-vga_read_behav " "Info: Found design unit 1: vga_read-vga_read_behav" {  } { { "../VHDL/vga_read_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_read_arch.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_read.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_read.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga_read " "Info: Found entity 1: vga_read" {  } { { "../VHDL/vga_read.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_read.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_trans_reset_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_trans_reset_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_np_trans_reset-vga_np_trans_reset_arch " "Info: Found design unit 1: vga_np_trans_reset-vga_np_trans_reset_arch" {  } { { "../VHDL/vga_np_trans_reset_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_trans_reset_arch.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_trans_reset.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_trans_reset.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga_np_trans_reset " "Info: Found entity 1: vga_np_trans_reset" {  } { { "../VHDL/vga_np_trans_reset.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_trans_reset.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_trans_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_trans_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_np_trans-vga_np_trans_arch " "Info: Found design unit 1: vga_np_trans-vga_np_trans_arch" {  } { { "../VHDL/vga_np_trans_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_trans_arch.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_trans.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_trans.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga_np_trans " "Info: Found entity 1: vga_np_trans" {  } { { "../VHDL/vga_np_trans.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_trans.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_check_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_check_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_np_check-vga_np_check_arch " "Info: Found design unit 1: vga_np_check-vga_np_check_arch" {  } { { "../VHDL/vga_np_check_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_check_arch.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_check.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_check.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga_np_check " "Info: Found entity 1: vga_np_check" {  } { { "../VHDL/vga_np_check.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_check.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_trans_reset_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_trans_reset_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_field_trans_reset-vga_field_trans_reset_arch " "Info: Found design unit 1: vga_field_trans_reset-vga_field_trans_reset_arch" {  } { { "../VHDL/vga_field_trans_reset_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_trans_reset_arch.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_trans_reset.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_trans_reset.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga_field_trans_reset " "Info: Found entity 1: vga_field_trans_reset" {  } { { "../VHDL/vga_field_trans_reset.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_trans_reset.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_trans_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_trans_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_field_trans-vga_field_trans_arch " "Info: Found design unit 1: vga_field_trans-vga_field_trans_arch" {  } { { "../VHDL/vga_field_trans_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_trans_arch.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_trans.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_trans.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga_field_trans " "Info: Found entity 1: vga_field_trans" {  } { { "../VHDL/vga_field_trans.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_trans.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_check_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_check_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_field_check-vga_field_check_arch " "Info: Found design unit 1: vga_field_check-vga_field_check_arch" {  } { { "../VHDL/vga_field_check_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_check_arch.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_check.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_check.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga_field_check " "Info: Found entity 1: vga_field_check" {  } { { "../VHDL/vga_field_check.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_check.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_counter-vga_counter_behav " "Info: Found design unit 1: vga_counter-vga_counter_behav" {  } { { "../VHDL/vga_counter_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_arch.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga_counter " "Info: Found entity 1: vga_counter" {  } { { "../VHDL/vga_counter.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-vga_arch " "Info: Found design unit 1: vga-vga_arch" {  } { { "../VHDL/vga_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_arch.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Info: Found entity 1: vga" {  } { { "../VHDL/vga.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/tower_tb.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/tower_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sr_tower_tb-sr_tower_tb_behav " "Info: Found design unit 1: sr_tower_tb-sr_tower_tb_behav" {  } { { "../VHDL/tower_tb.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/tower_tb.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sr_tower_tb " "Info: Found entity 1: sr_tower_tb" {  } { { "../VHDL/tower_tb.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/tower_tb.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/tower_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/tower_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sr_tower-sr_tower_behav " "Info: Found design unit 1: sr_tower-sr_tower_behav" {  } { { "../VHDL/tower_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/tower_arch.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/tower.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/tower.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 sr_tower " "Info: Found entity 1: sr_tower" {  } { { "../VHDL/tower.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/tower.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/params.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/params.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_params " "Info: Found design unit 1: vga_params" {  } { { "../VHDL/params.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/params.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 vga_params-body " "Info: Found design unit 2: vga_params-body" {  } { { "../VHDL/params.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/params.vhd" 63 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux5-mux5_behav " "Info: Found design unit 1: mux5-mux5_behav" {  } { { "../VHDL/mux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/mux5.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 mux5 " "Info: Found entity 1: mux5" {  } { { "../VHDL/mux5.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/interface_tb.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/interface_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sr_if_tb-sr_if_tb_behav " "Info: Found design unit 1: sr_if_tb-sr_if_tb_behav" {  } { { "../VHDL/interface_tb.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/interface_tb.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sr_if_tb " "Info: Found entity 1: sr_if_tb" {  } { { "../VHDL/interface_tb.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/interface_tb.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/interface_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/interface_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sr_if-sr_if_behav " "Info: Found design unit 1: sr_if-sr_if_behav" {  } { { "../VHDL/interface_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/interface_arch.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/interface.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/interface.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 sr_if " "Info: Found entity 1: sr_if" {  } { { "../VHDL/interface.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/interface.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/demux8_inv_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/demux8_inv_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux8_inv-demux8_inv_behav " "Info: Found design unit 1: demux8_inv-demux8_inv_behav" {  } { { "../VHDL/demux8_inv_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/demux8_inv_arch.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/demux8_inv.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/demux8_inv.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 demux8_inv " "Info: Found entity 1: demux8_inv" {  } { { "../VHDL/demux8_inv.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/demux8_inv.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/demux5_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/demux5_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux5-demux5_behav " "Info: Found design unit 1: demux5-demux5_behav" {  } { { "../VHDL/demux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/demux5_arch.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/demux5.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/demux5.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 demux5 " "Info: Found entity 1: demux5" {  } { { "../VHDL/demux5.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/demux5.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/demux4_inv_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/demux4_inv_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux4_inv-demux4_inv_behav " "Info: Found design unit 1: demux4_inv-demux4_inv_behav" {  } { { "../VHDL/demux4_inv_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/demux4_inv_arch.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/demux4_inv.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/demux4_inv.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 demux4_inv " "Info: Found entity 1: demux4_inv" {  } { { "../VHDL/demux4_inv.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/demux4_inv.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/dec8_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/dec8_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec8-dec8_behav " "Info: Found design unit 1: dec8-dec8_behav" {  } { { "../VHDL/dec8_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/dec8_arch.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/dec8.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/dec8.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 dec8 " "Info: Found entity 1: dec8" {  } { { "../VHDL/dec8.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/dec8.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller_tb.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/controller_tb.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 controller_tb " "Info: Found entity 1: controller_tb" {  } { { "../VHDL/controller_tb.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller_tb.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller_tb-controller_tb_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/controller_tb-controller_tb_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller_tb-controller_tb_arch " "Info: Found design unit 1: controller_tb-controller_tb_arch" {  } { { "../VHDL/controller_tb-controller_tb_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller_tb-controller_tb_arch.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/controller.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Info: Found entity 1: controller" {  } { { "../VHDL/controller.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-controller_arch " "Info: Found design unit 1: controller-controller_arch" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/bit4_tb.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/bit4_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit4_tb-bit4_tb_behav " "Info: Found design unit 1: bit4_tb-bit4_tb_behav" {  } { { "../VHDL/bit4_tb.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/bit4_tb.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bit4_tb " "Info: Found entity 1: bit4_tb" {  } { { "../VHDL/bit4_tb.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/bit4_tb.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/bit4.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/bit4.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 bit4 " "Info: Found entity 1: bit4" {  } { { "../VHDL/bit4.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/bit4.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/bit4-bit4_behav.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/bit4-bit4_behav.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit4-bit4_behav " "Info: Found design unit 1: bit4-bit4_behav" {  } { { "../VHDL/bit4-bit4_behav.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/bit4-bit4_behav.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/data/public/common/software/opprog/vhdl/cells.vhd 44 22 " "Info: Found 44 design units, including 22 entities, in source file /data/public/common/software/opprog/vhdl/cells.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mir_nin-dataflow " "Info: Found design unit 1: mir_nin-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mir_pin-dataflow " "Info: Found design unit 2: mir_pin-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 37 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 mir_nout-dataflow " "Info: Found design unit 3: mir_nout-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 mir_pout-dataflow " "Info: Found design unit 4: mir_pout-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 61 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 ln3x3-dataflow " "Info: Found design unit 5: ln3x3-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 73 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 lp3x3-dataflow " "Info: Found design unit 6: lp3x3-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 85 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 osc10-dataflow " "Info: Found design unit 7: osc10-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 98 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 iv110-dataflow " "Info: Found design unit 8: iv110-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 122 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 no210-dataflow " "Info: Found design unit 9: no210-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 137 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 no310-dataflow " "Info: Found design unit 10: no310-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 153 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 na210-dataflow " "Info: Found design unit 11: na210-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 168 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 na310-dataflow " "Info: Found design unit 12: na310-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 184 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 ex210-dataflow " "Info: Found design unit 13: ex210-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 199 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 buf40-dataflow " "Info: Found design unit 14: buf40-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 213 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 tbuf10-dataflow " "Info: Found design unit 15: tbuf10-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 228 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 tinv10-dataflow " "Info: Found design unit 16: tinv10-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 243 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 mu111-dataflow " "Info: Found design unit 17: mu111-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 259 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 mu210-dataflow " "Info: Found design unit 18: mu210-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 278 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 de211-dataflow " "Info: Found design unit 19: de211-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 299 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 dfn10-dataflow " "Info: Found design unit 20: dfn10-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 317 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 dfr11-dataflow " "Info: Found design unit 21: dfr11-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 352 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 dfa11-dataflow " "Info: Found design unit 22: dfa11-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 401 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mir_nin " "Info: Found entity 1: mir_nin" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 mir_pin " "Info: Found entity 2: mir_pin" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 mir_nout " "Info: Found entity 3: mir_nout" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 mir_pout " "Info: Found entity 4: mir_pout" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 55 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 ln3x3 " "Info: Found entity 5: ln3x3" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 67 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 lp3x3 " "Info: Found entity 6: lp3x3" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 79 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 osc10 " "Info: Found entity 7: osc10" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 91 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 iv110 " "Info: Found entity 8: iv110" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 117 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 no210 " "Info: Found entity 9: no210" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 131 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 no310 " "Info: Found entity 10: no310" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 146 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 na210 " "Info: Found entity 11: na210" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 162 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 na310 " "Info: Found entity 12: na310" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 177 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 ex210 " "Info: Found entity 13: ex210" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 193 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 buf40 " "Info: Found entity 14: buf40" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 208 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 tbuf10 " "Info: Found entity 15: tbuf10" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 222 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 tinv10 " "Info: Found entity 16: tinv10" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 237 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 mu111 " "Info: Found entity 17: mu111" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 252 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 mu210 " "Info: Found entity 18: mu210" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 268 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 de211 " "Info: Found entity 19: de211" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 290 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 dfn10 " "Info: Found entity 20: dfn10" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 311 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 dfr11 " "Info: Found entity 21: dfr11" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 345 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 dfa11 " "Info: Found entity 22: dfa11" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 394 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_de2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file top_de2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_de2 " "Info: Found entity 1: top_de2" {  } { { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pre_vga_dac.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pre_vga_dac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pre_vga_dac-signal_flow " "Info: Found design unit 1: pre_vga_dac-signal_flow" {  } { { "pre_vga_dac.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/pre_vga_dac.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pre_vga_dac " "Info: Found entity 1: pre_vga_dac" {  } { { "pre_vga_dac.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/pre_vga_dac.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen6mhz.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file gen6mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen6mhz-behaviour " "Info: Found design unit 1: gen6mhz-behaviour" {  } { { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/gen6mhz.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 gen6mhz " "Info: Found entity 1: gen6mhz" {  } { { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/gen6mhz.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_de2 " "Info: Elaborating entity \"top_de2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pre_vga_dac pre_vga_dac:inst " "Info: Elaborating entity \"pre_vga_dac\" for hierarchy \"pre_vga_dac:inst\"" {  } { { "top_de2.bdf" "inst" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 224 920 1072 384 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen6mhz gen6mhz:inst1 " "Info: Elaborating entity \"gen6mhz\" for hierarchy \"gen6mhz:inst1\"" {  } { { "top_de2.bdf" "inst1" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { -48 512 672 48 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:inst3 " "Info: Elaborating entity \"vga\" for hierarchy \"vga:inst3\"" {  } { { "top_de2.bdf" "inst3" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 192 536 720 352 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_score vga_arch.vhd(260) " "Warning (10492): VHDL Process Statement warning at vga_arch.vhd(260): signal \"in_score\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/vga_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_arch.vhd" 260 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_addr_score vga_arch.vhd(261) " "Warning (10492): VHDL Process Statement warning at vga_arch.vhd(261): signal \"mem_addr_score\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/vga_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_arch.vhd" 261 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_counter vga:inst3\|vga_counter:counter " "Info: Elaborating entity \"vga_counter\" for hierarchy \"vga:inst3\|vga_counter:counter\"" {  } { { "../VHDL/vga_arch.vhd" "counter" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_arch.vhd" 145 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sync vga:inst3\|vga_sync:sync " "Info: Elaborating entity \"vga_sync\" for hierarchy \"vga:inst3\|vga_sync:sync\"" {  } { { "../VHDL/vga_arch.vhd" "sync" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_arch.vhd" 151 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_triggers vga:inst3\|vga_triggers:triggers " "Info: Elaborating entity \"vga_triggers\" for hierarchy \"vga:inst3\|vga_triggers:triggers\"" {  } { { "../VHDL/vga_arch.vhd" "triggers" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_arch.vhd" 159 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_read vga:inst3\|vga_read:read_and_output " "Info: Elaborating entity \"vga_read\" for hierarchy \"vga:inst3\|vga_read:read_and_output\"" {  } { { "../VHDL/vga_arch.vhd" "read_and_output" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_arch.vhd" 168 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_field_trans vga:inst3\|vga_field_trans:field_translation " "Info: Elaborating entity \"vga_field_trans\" for hierarchy \"vga:inst3\|vga_field_trans:field_translation\"" {  } { { "../VHDL/vga_arch.vhd" "field_translation" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_arch.vhd" 185 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_field_trans_reset vga:inst3\|vga_field_trans_reset:field_translation_reset " "Info: Elaborating entity \"vga_field_trans_reset\" for hierarchy \"vga:inst3\|vga_field_trans_reset:field_translation_reset\"" {  } { { "../VHDL/vga_arch.vhd" "field_translation_reset" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_arch.vhd" 194 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_field_check vga:inst3\|vga_field_check:field_check " "Info: Elaborating entity \"vga_field_check\" for hierarchy \"vga:inst3\|vga_field_check:field_check\"" {  } { { "../VHDL/vga_arch.vhd" "field_check" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_arch.vhd" 201 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_np_trans vga:inst3\|vga_np_trans:np_translation " "Info: Elaborating entity \"vga_np_trans\" for hierarchy \"vga:inst3\|vga_np_trans:np_translation\"" {  } { { "../VHDL/vga_arch.vhd" "np_translation" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_arch.vhd" 211 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_np_trans_reset vga:inst3\|vga_np_trans_reset:np_translation_reset " "Info: Elaborating entity \"vga_np_trans_reset\" for hierarchy \"vga:inst3\|vga_np_trans_reset:np_translation_reset\"" {  } { { "../VHDL/vga_arch.vhd" "np_translation_reset" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_arch.vhd" 220 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_np_check vga:inst3\|vga_np_check:np_check " "Info: Elaborating entity \"vga_np_check\" for hierarchy \"vga:inst3\|vga_np_check:np_check\"" {  } { { "../VHDL/vga_arch.vhd" "np_check" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_arch.vhd" 227 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_score_trans vga:inst3\|vga_score_trans:score_translation " "Info: Elaborating entity \"vga_score_trans\" for hierarchy \"vga:inst3\|vga_score_trans:score_translation\"" {  } { { "../VHDL/vga_arch.vhd" "score_translation" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_arch.vhd" 237 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_score_check vga:inst3\|vga_score_check:score_check " "Info: Elaborating entity \"vga_score_check\" for hierarchy \"vga:inst3\|vga_score_check:score_check\"" {  } { { "../VHDL/vga_arch.vhd" "score_check" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_arch.vhd" 244 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sr_if sr_if:inst2 " "Info: Elaborating entity \"sr_if\" for hierarchy \"sr_if:inst2\"" {  } { { "top_de2.bdf" "inst2" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 424 568 720 584 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sr_tower sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod " "Info: Elaborating entity \"sr_tower\" for hierarchy \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\"" {  } { { "../VHDL/interface_arch.vhd" "\\generate_tower:0:tower_mod" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/interface_arch.vhd" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit4 sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod " "Info: Elaborating entity \"bit4\" for hierarchy \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\"" {  } { { "../VHDL/tower_arch.vhd" "\\generate_bit4:0:bit4_mod" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/tower_arch.vhd" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dfr11 sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\|dfr11:dfr11_0 " "Info: Elaborating entity \"dfr11\" for hierarchy \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\|dfr11:dfr11_0\"" {  } { { "../VHDL/bit4-bit4_behav.vhd" "dfr11_0" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/bit4-bit4_behav.vhd" 56 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mu111 sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\|mu111:mu111_1 " "Info: Elaborating entity \"mu111\" for hierarchy \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\|mu111:mu111_1\"" {  } { { "../VHDL/bit4-bit4_behav.vhd" "mu111_1" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/bit4-bit4_behav.vhd" 57 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "no210 sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\|no210:no210_2 " "Info: Elaborating entity \"no210\" for hierarchy \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\|no210:no210_2\"" {  } { { "../VHDL/bit4-bit4_behav.vhd" "no210_2" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/bit4-bit4_behav.vhd" 58 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mu210 sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\|mu210:mu210_12 " "Info: Elaborating entity \"mu210\" for hierarchy \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\|mu210:mu210_12\"" {  } { { "../VHDL/bit4-bit4_behav.vhd" "mu210_12" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/bit4-bit4_behav.vhd" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tbuf10 sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\|tbuf10:tbuf10_14 " "Info: Elaborating entity \"tbuf10\" for hierarchy \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\|tbuf10:tbuf10_14\"" {  } { { "../VHDL/bit4-bit4_behav.vhd" "tbuf10_14" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/bit4-bit4_behav.vhd" 72 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux8_inv sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|demux8_inv:demux8_inv_we_com " "Info: Elaborating entity \"demux8_inv\" for hierarchy \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|demux8_inv:demux8_inv_we_com\"" {  } { { "../VHDL/tower_arch.vhd" "demux8_inv_we_com" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/tower_arch.vhd" 56 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec8 sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|dec8:dec8_re_1 " "Info: Elaborating entity \"dec8\" for hierarchy \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|dec8:dec8_re_1\"" {  } { { "../VHDL/tower_arch.vhd" "dec8_re_1" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/tower_arch.vhd" 61 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux4_inv sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|demux4_inv:demux4_inv_we_i " "Info: Elaborating entity \"demux4_inv\" for hierarchy \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|demux4_inv:demux4_inv_we_i\"" {  } { { "../VHDL/tower_arch.vhd" "demux4_inv_we_i" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/tower_arch.vhd" 69 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5 sr_if:inst2\|mux5:mux5_do1 " "Info: Elaborating entity \"mux5\" for hierarchy \"sr_if:inst2\|mux5:mux5_do1\"" {  } { { "../VHDL/interface_arch.vhd" "mux5_do1" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/interface_arch.vhd" 50 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux5 sr_if:inst2\|demux5:demux5_we " "Info: Elaborating entity \"demux5\" for hierarchy \"sr_if:inst2\|demux5:demux5_we\"" {  } { { "../VHDL/interface_arch.vhd" "demux5_we" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/interface_arch.vhd" 60 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de_piece de_piece:inst6 " "Info: Elaborating entity \"de_piece\" for hierarchy \"de_piece:inst6\"" {  } { { "top_de2.bdf" "inst6" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 792 512 760 952 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start de_piece-behaviour.vhd(60) " "Warning (10492): VHDL Process Statement warning at de_piece-behaviour.vhd(60): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/de_piece-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lut_ready de_piece-behaviour.vhd(80) " "Warning (10492): VHDL Process Statement warning at de_piece-behaviour.vhd(80): signal \"lut_ready\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/de_piece-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mask de_piece-behaviour.vhd(99) " "Warning (10492): VHDL Process Statement warning at de_piece-behaviour.vhd(99): signal \"mask\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/de_piece-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "draw_erase de_piece-behaviour.vhd(100) " "Warning (10492): VHDL Process Statement warning at de_piece-behaviour.vhd(100): signal \"draw_erase\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/de_piece-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lut_ready de_piece-behaviour.vhd(112) " "Warning (10492): VHDL Process Statement warning at de_piece-behaviour.vhd(112): signal \"lut_ready\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/de_piece-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start de_piece-behaviour.vhd(128) " "Warning (10492): VHDL Process Statement warning at de_piece-behaviour.vhd(128): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/de_piece-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst4 " "Info: Elaborating entity \"controller\" for hierarchy \"controller:inst4\"" {  } { { "top_de2.bdf" "inst4" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 752 -240 72 1072 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "lut_next_piece controller.vhd(13) " "Warning (10541): VHDL Signal Declaration warning at controller.vhd(13): used implicit default value for signal \"lut_next_piece\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../VHDL/controller.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_lut_x controller-controller_arch.vhd(94) " "Warning (10492): VHDL Process Statement warning at controller-controller_arch.vhd(94): signal \"new_lut_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_lut_y controller-controller_arch.vhd(95) " "Warning (10492): VHDL Process Statement warning at controller-controller_arch.vhd(95): signal \"new_lut_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_lut_rot controller-controller_arch.vhd(96) " "Warning (10492): VHDL Process Statement warning at controller-controller_arch.vhd(96): signal \"new_lut_rot\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_lut_piece_type controller-controller_arch.vhd(97) " "Warning (10492): VHDL Process Statement warning at controller-controller_arch.vhd(97): signal \"new_lut_piece_type\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_new_piece controller-controller_arch.vhd(98) " "Warning (10492): VHDL Process Statement warning at controller-controller_arch.vhd(98): signal \"new_new_piece\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_check_start controller-controller_arch.vhd(99) " "Warning (10492): VHDL Process Statement warning at controller-controller_arch.vhd(99): signal \"new_check_start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_draw_erase_draw controller-controller_arch.vhd(100) " "Warning (10492): VHDL Process Statement warning at controller-controller_arch.vhd(100): signal \"new_draw_erase_draw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_draw_erase_start controller-controller_arch.vhd(101) " "Warning (10492): VHDL Process Statement warning at controller-controller_arch.vhd(101): signal \"new_draw_erase_start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_clear_shift_start controller-controller_arch.vhd(102) " "Warning (10492): VHDL Process Statement warning at controller-controller_arch.vhd(102): signal \"new_clear_shift_start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_draw_score_draw controller-controller_arch.vhd(103) " "Warning (10492): VHDL Process Statement warning at controller-controller_arch.vhd(103): signal \"new_draw_score_draw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_timer_1_time controller-controller_arch.vhd(104) " "Warning (10492): VHDL Process Statement warning at controller-controller_arch.vhd(104): signal \"new_timer_1_time\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_timer_1_start controller-controller_arch.vhd(105) " "Warning (10492): VHDL Process Statement warning at controller-controller_arch.vhd(105): signal \"new_timer_1_start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_timer_1_reset controller-controller_arch.vhd(106) " "Warning (10492): VHDL Process Statement warning at controller-controller_arch.vhd(106): signal \"new_timer_1_reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_timer_2_time controller-controller_arch.vhd(107) " "Warning (10492): VHDL Process Statement warning at controller-controller_arch.vhd(107): signal \"new_timer_2_time\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_timer_2_start controller-controller_arch.vhd(108) " "Warning (10492): VHDL Process Statement warning at controller-controller_arch.vhd(108): signal \"new_timer_2_start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_timer_2_reset controller-controller_arch.vhd(109) " "Warning (10492): VHDL Process Statement warning at controller-controller_arch.vhd(109): signal \"new_timer_2_reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "new_lut_x controller-controller_arch.vhd(113) " "Warning (10812): VHDL warning at controller-controller_arch.vhd(113): sensitivity list already contains new_lut_x" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 113 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "new_lut_y controller-controller_arch.vhd(113) " "Warning (10812): VHDL warning at controller-controller_arch.vhd(113): sensitivity list already contains new_lut_y" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 113 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "new_lut_rot controller-controller_arch.vhd(113) " "Warning (10812): VHDL warning at controller-controller_arch.vhd(113): sensitivity list already contains new_lut_rot" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 113 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "new_lut_piece_type controller-controller_arch.vhd(113) " "Warning (10812): VHDL warning at controller-controller_arch.vhd(113): sensitivity list already contains new_lut_piece_type" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 113 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "new_new_piece controller-controller_arch.vhd(113) " "Warning (10812): VHDL warning at controller-controller_arch.vhd(113): sensitivity list already contains new_new_piece" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 113 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "new_check_start controller-controller_arch.vhd(113) " "Warning (10812): VHDL warning at controller-controller_arch.vhd(113): sensitivity list already contains new_check_start" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 113 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "new_draw_erase_draw controller-controller_arch.vhd(113) " "Warning (10812): VHDL warning at controller-controller_arch.vhd(113): sensitivity list already contains new_draw_erase_draw" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 113 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "new_draw_erase_start controller-controller_arch.vhd(113) " "Warning (10812): VHDL warning at controller-controller_arch.vhd(113): sensitivity list already contains new_draw_erase_start" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 113 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "new_clear_shift_start controller-controller_arch.vhd(113) " "Warning (10812): VHDL warning at controller-controller_arch.vhd(113): sensitivity list already contains new_clear_shift_start" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 113 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "new_timer_1_time controller-controller_arch.vhd(113) " "Warning (10812): VHDL warning at controller-controller_arch.vhd(113): sensitivity list already contains new_timer_1_time" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 113 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "new_timer_1_reset controller-controller_arch.vhd(113) " "Warning (10812): VHDL warning at controller-controller_arch.vhd(113): sensitivity list already contains new_timer_1_reset" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 113 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "new_timer_2_start controller-controller_arch.vhd(113) " "Warning (10812): VHDL warning at controller-controller_arch.vhd(113): sensitivity list already contains new_timer_2_start" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 113 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "new_timer_2_time controller-controller_arch.vhd(113) " "Warning (10812): VHDL warning at controller-controller_arch.vhd(113): sensitivity list already contains new_timer_2_time" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 113 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "new_timer_2_reset controller-controller_arch.vhd(113) " "Warning (10812): VHDL warning at controller-controller_arch.vhd(113): sensitivity list already contains new_timer_2_reset" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 113 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check_mask check_mask:inst5 " "Info: Elaborating entity \"check_mask\" for hierarchy \"check_mask:inst5\"" {  } { { "top_de2.bdf" "inst5" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 616 512 760 776 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "piece_lut piece_lut:inst7 " "Info: Elaborating entity \"piece_lut\" for hierarchy \"piece_lut:inst7\"" {  } { { "top_de2.bdf" "inst7" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 1072 512 784 1296 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "check_start piece_lut-behaviour.vhd(49) " "Warning (10492): VHDL Process Statement warning at piece_lut-behaviour.vhd(49): signal \"check_start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/piece_lut-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut-behaviour.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "draw_start piece_lut-behaviour.vhd(49) " "Warning (10492): VHDL Process Statement warning at piece_lut-behaviour.vhd(49): signal \"draw_start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/piece_lut-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut-behaviour.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "piece_type piece_lut-behaviour.vhd(75) " "Warning (10492): VHDL Process Statement warning at piece_lut-behaviour.vhd(75): signal \"piece_type\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/piece_lut-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut-behaviour.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rot piece_lut-behaviour.vhd(76) " "Warning (10492): VHDL Process Statement warning at piece_lut-behaviour.vhd(76): signal \"rot\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/piece_lut-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut-behaviour.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mask_select piece_lut-behaviour.vhd(77) " "Warning (10492): VHDL Process Statement warning at piece_lut-behaviour.vhd(77): signal \"mask_select\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/piece_lut-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut-behaviour.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rom_data piece_lut-behaviour.vhd(105) " "Warning (10492): VHDL Process Statement warning at piece_lut-behaviour.vhd(105): signal \"rom_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/piece_lut-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut-behaviour.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x piece_lut-behaviour.vhd(105) " "Warning (10492): VHDL Process Statement warning at piece_lut-behaviour.vhd(105): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/piece_lut-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut-behaviour.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rom_data piece_lut-behaviour.vhd(106) " "Warning (10492): VHDL Process Statement warning at piece_lut-behaviour.vhd(106): signal \"rom_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/piece_lut-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut-behaviour.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y piece_lut-behaviour.vhd(106) " "Warning (10492): VHDL Process Statement warning at piece_lut-behaviour.vhd(106): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/piece_lut-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut-behaviour.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "next_piece piece_lut-behaviour.vhd(119) " "Warning (10492): VHDL Process Statement warning at piece_lut-behaviour.vhd(119): signal \"next_piece\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/piece_lut-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut-behaviour.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "check_start piece_lut-behaviour.vhd(132) " "Warning (10492): VHDL Process Statement warning at piece_lut-behaviour.vhd(132): signal \"check_start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/piece_lut-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut-behaviour.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "draw_start piece_lut-behaviour.vhd(132) " "Warning (10492): VHDL Process Statement warning at piece_lut-behaviour.vhd(132): signal \"draw_start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/piece_lut-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut-behaviour.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:inst8 " "Info: Elaborating entity \"rom\" for hierarchy \"rom:inst8\"" {  } { { "top_de2.bdf" "inst8" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 1320 552 744 1416 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_mux44 rom:inst8\|rom_mux44:ptype2north " "Info: Elaborating entity \"rom_mux44\" for hierarchy \"rom:inst8\|rom_mux44:ptype2north\"" {  } { { "../VHDL/rom-rom_behaviour.vhd" "ptype2north" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom-rom_behaviour.vhd" 31 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_mux4 rom:inst8\|rom_mux44:ptype2north\|rom_mux4:bit1 " "Info: Elaborating entity \"rom_mux4\" for hierarchy \"rom:inst8\|rom_mux44:ptype2north\|rom_mux4:bit1\"" {  } { { "../VHDL/rom_mux44-rom_mux44_behaviour.vhd" "bit1" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux44-rom_mux44_behaviour.vhd" 14 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_mux24 rom:inst8\|rom_mux24:result " "Info: Elaborating entity \"rom_mux24\" for hierarchy \"rom:inst8\|rom_mux24:result\"" {  } { { "../VHDL/rom-rom_behaviour.vhd" "result" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom-rom_behaviour.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_mux2 rom:inst8\|rom_mux24:result\|rom_mux2:bit1 " "Info: Elaborating entity \"rom_mux2\" for hierarchy \"rom:inst8\|rom_mux24:result\|rom_mux2:bit1\"" {  } { { "../VHDL/rom_mux24-rom_mux24_behaviour.vhd" "bit1" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux24-rom_mux24_behaviour.vhd" 12 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:inst9 " "Info: Elaborating entity \"timer\" for hierarchy \"timer:inst9\"" {  } { { "top_de2.bdf" "inst9" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 1112 -200 40 1272 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "time_uns timer-behaviour.vhd(51) " "Warning (10492): VHDL Process Statement warning at timer-behaviour.vhd(51): signal \"time_uns\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t504.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_t504.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t504 " "Info: Found entity 1: altsyncram_t504" {  } { { "db/altsyncram_t504.tdf" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/db/altsyncram_t504.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3hq1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_3hq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3hq1 " "Info: Found entity 1: altsyncram_3hq1" {  } { { "db/altsyncram_3hq1.tdf" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/db/altsyncram_3hq1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7oc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_7oc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7oc " "Info: Found entity 1: mux_7oc" {  } { { "db/mux_7oc.tdf" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/db/mux_7oc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Info: Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/db/decode_rqf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bci.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_bci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bci " "Info: Found entity 1: cntr_bci" {  } { { "db/cntr_bci.tdf" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/db/cntr_bci.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m4j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_m4j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m4j " "Info: Found entity 1: cntr_m4j" {  } { { "db/cntr_m4j.tdf" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/db/cntr_m4j.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qbi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_qbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qbi " "Info: Found entity 1: cntr_qbi" {  } { { "db/cntr_qbi.tdf" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/db/cntr_qbi.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Info: Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Info: Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/db/cntr_gui.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Info: Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Info: Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 0 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "timer:inst9\|clk_sig " "Warning: Found clock multiplexer timer:inst9\|clk_sig" {  } { { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 11 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"piece_lut:inst7\|Selector18\" " "Warning: Converted tri-state node feeding \"piece_lut:inst7\|Selector18\" into a selector" {  } { { "../VHDL/piece_lut-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut-behaviour.vhd" 47 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"piece_lut:inst7\|Selector19\" " "Warning: Converted tri-state node feeding \"piece_lut:inst7\|Selector19\" into a selector" {  } { { "../VHDL/piece_lut-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut-behaviour.vhd" 47 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"sr_if:inst2\|demux5:demux5_we\|do\[4\]\" " "Warning: Converted tri-state node feeding \"sr_if:inst2\|demux5:demux5_we\|do\[4\]\" into a selector" {  } { { "../VHDL/demux5.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/demux5.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"sr_if:inst2\|mux5:mux5_do1\|Mux0\" " "Warning: Converted tri-state node feeding \"sr_if:inst2\|mux5:mux5_do1\|Mux0\" into a selector" {  } { { "../VHDL/mux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" 9 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"sr_if:inst2\|mux5:mux5_do1\|Mux0\" " "Warning: Converted tri-state node feeding \"sr_if:inst2\|mux5:mux5_do1\|Mux0\" into a selector" {  } { { "../VHDL/mux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" 9 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"sr_if:inst2\|mux5:mux5_do1\|Mux0\" " "Warning: Converted tri-state node feeding \"sr_if:inst2\|mux5:mux5_do1\|Mux0\" into a selector" {  } { { "../VHDL/mux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" 9 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|demux8_inv:demux8_inv_we_com\|Mux0\" " "Warning: Converted tri-state node feeding \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|demux8_inv:demux8_inv_we_com\|Mux0\" into a selector" {  } { { "../VHDL/demux8_inv_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/demux8_inv_arch.vhd" 22 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|demux8_inv:demux8_inv_we_com\|Mux0\" " "Warning: Converted tri-state node feeding \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|demux8_inv:demux8_inv_we_com\|Mux0\" into a selector" {  } { { "../VHDL/demux8_inv_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/demux8_inv_arch.vhd" 22 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|demux8_inv:demux8_inv_we_com\|Mux0\" " "Warning: Converted tri-state node feeding \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|demux8_inv:demux8_inv_we_com\|Mux0\" into a selector" {  } { { "../VHDL/demux8_inv_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/demux8_inv_arch.vhd" 22 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\|mu210:mu210_12\|Y\" " "Warning: Converted tri-state node feeding \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\|mu210:mu210_12\|Y\" into a selector" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 275 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\|mu210:mu210_12\|Y\" " "Warning: Converted tri-state node feeding \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\|mu210:mu210_12\|Y\" into a selector" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 275 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "de_piece:inst6\|new_addr\[2\] " "Warning: Converted tri-state buffer \"de_piece:inst6\|new_addr\[2\]\" feeding internal logic into a wire" {  } { { "../VHDL/de_piece-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "de_piece:inst6\|new_addr\[1\] " "Warning: Converted tri-state buffer \"de_piece:inst6\|new_addr\[1\]\" feeding internal logic into a wire" {  } { { "../VHDL/de_piece-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "de_piece:inst6\|new_addr\[0\] " "Warning: Converted tri-state buffer \"de_piece:inst6\|new_addr\[0\]\" feeding internal logic into a wire" {  } { { "../VHDL/de_piece-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "de_piece:inst6\|new_mask_select\[1\] " "Warning: Converted tri-state buffer \"de_piece:inst6\|new_mask_select\[1\]\" feeding internal logic into a wire" {  } { { "../VHDL/de_piece-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "de_piece:inst6\|new_mask_select\[0\] " "Warning: Converted tri-state buffer \"de_piece:inst6\|new_mask_select\[0\]\" feeding internal logic into a wire" {  } { { "../VHDL/de_piece-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "de_piece:inst6\|new_data " "Warning: Converted tri-state buffer \"de_piece:inst6\|new_data\" feeding internal logic into a wire" {  } { { "../VHDL/de_piece-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd" 14 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "de_piece:inst6\|new_addr\[3\] " "Warning: Converted tri-state buffer \"de_piece:inst6\|new_addr\[3\]\" feeding internal logic into a wire" {  } { { "../VHDL/de_piece-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "de_piece:inst6\|new_addr\[4\] " "Warning: Converted tri-state buffer \"de_piece:inst6\|new_addr\[4\]\" feeding internal logic into a wire" {  } { { "../VHDL/de_piece-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "de_piece:inst6\|new_addr\[5\] " "Warning: Converted tri-state buffer \"de_piece:inst6\|new_addr\[5\]\" feeding internal logic into a wire" {  } { { "../VHDL/de_piece-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "de_piece:inst6\|new_addr\[6\] " "Warning: Converted tri-state buffer \"de_piece:inst6\|new_addr\[6\]\" feeding internal logic into a wire" {  } { { "../VHDL/de_piece-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "de_piece:inst6\|new_addr\[7\] " "Warning: Converted tri-state buffer \"de_piece:inst6\|new_addr\[7\]\" feeding internal logic into a wire" {  } { { "../VHDL/de_piece-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "de_piece:inst6\|new_write " "Warning: Converted tri-state buffer \"de_piece:inst6\|new_write\" feeding internal logic into a wire" {  } { { "../VHDL/de_piece-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd" 15 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "de_piece:inst6\|data " "Warning: Converted tri-state buffer \"de_piece:inst6\|data\" feeding internal logic into a wire" {  } { { "../VHDL/de_piece.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece.vhd" 20 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sr_if:inst2\|sr_tower:\\generate_tower:4:tower_mod\|do1\" " "Warning: Converted tri-state node \"sr_if:inst2\|sr_tower:\\generate_tower:4:tower_mod\|do1\" into a selector" {  } { { "../VHDL/mux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" 9 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sr_if:inst2\|sr_tower:\\generate_tower:4:tower_mod\|do2\" " "Warning: Converted tri-state node \"sr_if:inst2\|sr_tower:\\generate_tower:4:tower_mod\|do2\" into a selector" {  } { { "../VHDL/mux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" 9 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sr_if:inst2\|sr_tower:\\generate_tower:3:tower_mod\|do1\" " "Warning: Converted tri-state node \"sr_if:inst2\|sr_tower:\\generate_tower:3:tower_mod\|do1\" into a selector" {  } { { "../VHDL/mux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" 9 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sr_if:inst2\|sr_tower:\\generate_tower:3:tower_mod\|do2\" " "Warning: Converted tri-state node \"sr_if:inst2\|sr_tower:\\generate_tower:3:tower_mod\|do2\" into a selector" {  } { { "../VHDL/mux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" 9 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sr_if:inst2\|sr_tower:\\generate_tower:2:tower_mod\|do1\" " "Warning: Converted tri-state node \"sr_if:inst2\|sr_tower:\\generate_tower:2:tower_mod\|do1\" into a selector" {  } { { "../VHDL/mux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" 9 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sr_if:inst2\|sr_tower:\\generate_tower:2:tower_mod\|do2\" " "Warning: Converted tri-state node \"sr_if:inst2\|sr_tower:\\generate_tower:2:tower_mod\|do2\" into a selector" {  } { { "../VHDL/mux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" 9 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sr_if:inst2\|sr_tower:\\generate_tower:1:tower_mod\|do1\" " "Warning: Converted tri-state node \"sr_if:inst2\|sr_tower:\\generate_tower:1:tower_mod\|do1\" into a selector" {  } { { "../VHDL/mux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" 9 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sr_if:inst2\|sr_tower:\\generate_tower:1:tower_mod\|do2\" " "Warning: Converted tri-state node \"sr_if:inst2\|sr_tower:\\generate_tower:1:tower_mod\|do2\" into a selector" {  } { { "../VHDL/mux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" 9 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|do1\" " "Warning: Converted tri-state node \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|do1\" into a selector" {  } { { "../VHDL/mux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" 9 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|do2\" " "Warning: Converted tri-state node \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|do2\" into a selector" {  } { { "../VHDL/mux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" 9 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "vga_sync GND " "Warning (13410): Pin \"vga_sync\" is stuck at GND" {  } { { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 248 1128 1304 264 "vga_sync" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "vga_blank VCC " "Warning (13410): Pin \"vga_blank\" is stuck at VCC" {  } { { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 280 1128 1304 296 "vga_blank" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 7 " "Info: 7 registers lost all their fanouts during netlist optimizations. The first 7 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controller:inst4\|cur_lut_rot\[1\] " "Info: Register \"controller:inst4\|cur_lut_rot\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "piece_lut:inst7\|cur_rom_addr\[3\] " "Info: Register \"piece_lut:inst7\|cur_rom_addr\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controller:inst4\|cur_state.kernel_panic " "Info: Register \"controller:inst4\|cur_state.kernel_panic\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controller:inst4\|cur_state.rotate " "Info: Register \"controller:inst4\|cur_state.rotate\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:inst3\|vga_np_trans:np_translation\|mem_addr_state\[7\] " "Info: Register \"vga:inst3\|vga_np_trans:np_translation\|mem_addr_state\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:inst3\|vga_score_trans:score_translation\|mem_addr_state\[7\] " "Info: Register \"vga:inst3\|vga_score_trans:score_translation\|mem_addr_state\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga:inst3\|vga_np_trans_reset:np_translation_reset\|mem_addr_state\[7\] " "Info: Register \"vga:inst3\|vga_np_trans_reset:np_translation_reset\|mem_addr_state\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "/data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 130 " "Info: Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 130 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 0 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2276 " "Info: Implemented 2276 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Info: Implemented 37 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2165 " "Info: Implemented 2165 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Info: Implemented 64 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 92 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 92 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "296 " "Info: Peak virtual memory: 296 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  4 15:02:29 2013 " "Info: Processing ended: Wed Dec  4 15:02:29 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Info: Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Info: Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  4 15:02:30 2013 " "Info: Processing started: Wed Dec  4 15:02:30 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off de2 -c top_de2 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off de2 -c top_de2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Info: Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_de2 EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"top_de2\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/10.0/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 6947 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/10.0/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 6948 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/10.0/quartus/linux/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 6949 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_50mhz (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clock_50mhz (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gen6mhz:inst1\|count\[2\] " "Info: Destination node gen6mhz:inst1\|count\[2\]" {  } { { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { gen6mhz:inst1|count[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 1500 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/10.0/quartus/linux/pin_planner.ppl" { clock_50mhz } } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "clock_50mhz" } } } } { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50mhz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 1006 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "gen6mhz:inst1\|count\[2\]  " "Info: Automatically promoted node gen6mhz:inst1\|count\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga:inst3\|vga_read:read_and_output\|v_sync_out " "Info: Destination node vga:inst3\|vga_read:read_and_output\|v_sync_out" {  } { { "../VHDL/vga_read.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_read.vhd" 20 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { vga:inst3|vga_read:read_and_output|v_sync_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 1449 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gen6mhz:inst1\|count\[2\]~0 " "Info: Destination node gen6mhz:inst1\|count\[2\]~0" {  } { { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { gen6mhz:inst1|count[2]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 2002 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer:inst9\|clk_sig " "Info: Destination node timer:inst9\|clk_sig" {  } { { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 11 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { timer:inst9|clk_sig } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 1118 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_clk " "Info: Destination node vga_clk" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/10.0/quartus/linux/pin_planner.ppl" { vga_clk } } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "vga_clk" } } } } { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 264 1128 1304 280 "vga_clk" "" } } } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { vga_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 1009 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "6mhz_clk " "Info: Destination node 6mhz_clk" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/10.0/quartus/linux/pin_planner.ppl" { 6mhz_clk } } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "6mhz_clk" } } } } { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { -24 864 1040 -8 "6mhz_clk" "" } } } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { 6mhz_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 1013 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { gen6mhz:inst1|count[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 1500 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 2812 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "timer:inst9\|clk_sig  " "Info: Automatically promoted node timer:inst9\|clk_sig " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 11 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { timer:inst9|clk_sig } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 1118 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst (placed in PIN N25 (CLK4, LVDSCLK2p, Input)) " "Info: Automatically promoted node rst (placed in PIN N25 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:inst4\|cur_timer_1_reset " "Info: Destination node controller:inst4\|cur_timer_1_reset" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 49 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { controller:inst4|cur_timer_1_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 1247 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\|dfr11:dfr11_0\|Q_INT " "Info: Destination node sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\|dfr11:dfr11_0\|Q_INT" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 358 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 1343 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\|dfr11:dfr11_8\|Q_INT " "Info: Destination node sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\|dfr11:dfr11_8\|Q_INT" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 358 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 1848 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\|dfr11:dfr11_7\|Q_INT " "Info: Destination node sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\|dfr11:dfr11_7\|Q_INT" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 358 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 1849 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\|dfr11:dfr11_6\|Q_INT " "Info: Destination node sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\|dfr11:dfr11_6\|Q_INT" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 358 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 1850 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:1:bit4_mod\|dfr11:dfr11_0\|Q_INT " "Info: Destination node sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:1:bit4_mod\|dfr11:dfr11_0\|Q_INT" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 358 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 1843 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:1:bit4_mod\|dfr11:dfr11_8\|Q_INT " "Info: Destination node sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:1:bit4_mod\|dfr11:dfr11_8\|Q_INT" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 358 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 1839 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:1:bit4_mod\|dfr11:dfr11_7\|Q_INT " "Info: Destination node sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:1:bit4_mod\|dfr11:dfr11_7\|Q_INT" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 358 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 1840 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:1:bit4_mod\|dfr11:dfr11_6\|Q_INT " "Info: Destination node sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:1:bit4_mod\|dfr11:dfr11_6\|Q_INT" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 358 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 1841 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:4:bit4_mod\|dfr11:dfr11_0\|Q_INT " "Info: Destination node sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:4:bit4_mod\|dfr11:dfr11_0\|Q_INT" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 358 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 1813 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/10.0/quartus/linux/pin_planner.ppl" { rst } } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "rst" } } } } { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 24 176 344 40 "rst" "" } } } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 1007 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all  " "Info: Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~6 " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~6" {  } { { "sld_buffer_manager.vhd" "" { Text "/data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 4992 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sld_signaltap.vhd" "" { Text "/data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 4277 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|clr_reg  " "Info: Automatically promoted node sld_hub:auto_hub\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|clr_reg~_wirecell " "Info: Destination node sld_hub:auto_hub\|clr_reg~_wirecell" {  } { { "sld_hub.vhd" "" { Text "/data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 3080 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0 " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0" {  } { { "sld_signaltap.vhd" "" { Text "/data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 4845 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sld_hub.vhd" "" { Text "/data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|clr_reg" } } } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 2936 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Info: Automatically promoted node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~0 " "Info: Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_hub.vhd" "" { Text "/data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_hub.vhd" 1024 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 3005 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~1 " "Info: Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_hub.vhd" "" { Text "/data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_hub.vhd" 1024 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 3006 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Info: Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_hub.vhd" "" { Text "/data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 3081 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sld_hub.vhd" "" { Text "/data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 2836 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "7.905 ns register register " "Info: Estimated most critical path is register to register delay of 7.905 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga:inst3\|vga_score_check:score_check\|in_score_state 1 REG LAB_X35_Y25 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X35_Y25; Fanout = 10; REG Node = 'vga:inst3\|vga_score_check:score_check\|in_score_state'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { vga:inst3|vga_score_check:score_check|in_score_state } "NODE_NAME" } } { "../VHDL/vga_score_check_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_score_check_arch.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.150 ns) 0.814 ns vga:inst3\|mem_addr\[0\]~2 2 COMB LAB_X34_Y25 1 " "Info: 2: + IC(0.664 ns) + CELL(0.150 ns) = 0.814 ns; Loc. = LAB_X34_Y25; Fanout = 1; COMB Node = 'vga:inst3\|mem_addr\[0\]~2'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.814 ns" { vga:inst3|vga_score_check:score_check|in_score_state vga:inst3|mem_addr[0]~2 } "NODE_NAME" } } { "../VHDL/vga.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.589 ns) + CELL(0.438 ns) 1.841 ns sr_if:inst2\|sr_tower:\\generate_tower:2:tower_mod\|bit4:\\generate_bit4:3:bit4_mod\|mu210:mu210_13\|Y~0 3 COMB LAB_X38_Y25 64 " "Info: 3: + IC(0.589 ns) + CELL(0.438 ns) = 1.841 ns; Loc. = LAB_X38_Y25; Fanout = 64; COMB Node = 'sr_if:inst2\|sr_tower:\\generate_tower:2:tower_mod\|bit4:\\generate_bit4:3:bit4_mod\|mu210:mu210_13\|Y~0'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.027 ns" { vga:inst3|mem_addr[0]~2 sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu210:mu210_13|Y~0 } "NODE_NAME" } } { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 275 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.275 ns) 3.138 ns sr_if:inst2\|sr_tower:\\generate_tower:1:tower_mod\|bit4:\\generate_bit4:2:bit4_mod\|mu210:mu210_13\|Y~0 4 COMB LAB_X45_Y25 1 " "Info: 4: + IC(1.022 ns) + CELL(0.275 ns) = 3.138 ns; Loc. = LAB_X45_Y25; Fanout = 1; COMB Node = 'sr_if:inst2\|sr_tower:\\generate_tower:1:tower_mod\|bit4:\\generate_bit4:2:bit4_mod\|mu210:mu210_13\|Y~0'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.297 ns" { sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu210:mu210_13|Y~0 sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu210:mu210_13|Y~0 } "NODE_NAME" } } { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 275 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 3.703 ns sr_if:inst2\|sr_tower:\\generate_tower:1:tower_mod\|bit4:\\generate_bit4:2:bit4_mod\|mu210:mu210_13\|Y~1 5 COMB LAB_X45_Y25 1 " "Info: 5: + IC(0.415 ns) + CELL(0.150 ns) = 3.703 ns; Loc. = LAB_X45_Y25; Fanout = 1; COMB Node = 'sr_if:inst2\|sr_tower:\\generate_tower:1:tower_mod\|bit4:\\generate_bit4:2:bit4_mod\|mu210:mu210_13\|Y~1'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.565 ns" { sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu210:mu210_13|Y~0 sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu210:mu210_13|Y~1 } "NODE_NAME" } } { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 275 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 4.268 ns sr_if:inst2\|sr_tower:\\generate_tower:1:tower_mod\|do2~0 6 COMB LAB_X45_Y25 1 " "Info: 6: + IC(0.415 ns) + CELL(0.150 ns) = 4.268 ns; Loc. = LAB_X45_Y25; Fanout = 1; COMB Node = 'sr_if:inst2\|sr_tower:\\generate_tower:1:tower_mod\|do2~0'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.565 ns" { sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu210:mu210_13|Y~1 sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|do2~0 } "NODE_NAME" } } { "../VHDL/tower.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/tower.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 4.829 ns sr_if:inst2\|sr_tower:\\generate_tower:1:tower_mod\|do2~1 7 COMB LAB_X45_Y25 1 " "Info: 7: + IC(0.290 ns) + CELL(0.271 ns) = 4.829 ns; Loc. = LAB_X45_Y25; Fanout = 1; COMB Node = 'sr_if:inst2\|sr_tower:\\generate_tower:1:tower_mod\|do2~1'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.561 ns" { sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|do2~0 sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|do2~1 } "NODE_NAME" } } { "../VHDL/tower.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/tower.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.420 ns) 6.126 ns sr_if:inst2\|mux5:mux5_do2\|Mux0~4 8 COMB LAB_X38_Y25 1 " "Info: 8: + IC(0.877 ns) + CELL(0.420 ns) = 6.126 ns; Loc. = LAB_X38_Y25; Fanout = 1; COMB Node = 'sr_if:inst2\|mux5:mux5_do2\|Mux0~4'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.297 ns" { sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|do2~1 sr_if:inst2|mux5:mux5_do2|Mux0~4 } "NODE_NAME" } } { "../VHDL/mux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 6.691 ns sr_if:inst2\|mux5:mux5_do2\|Mux0~5 9 COMB LAB_X38_Y25 1 " "Info: 9: + IC(0.415 ns) + CELL(0.150 ns) = 6.691 ns; Loc. = LAB_X38_Y25; Fanout = 1; COMB Node = 'sr_if:inst2\|mux5:mux5_do2\|Mux0~5'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.565 ns" { sr_if:inst2|mux5:mux5_do2|Mux0~4 sr_if:inst2|mux5:mux5_do2|Mux0~5 } "NODE_NAME" } } { "../VHDL/mux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 7.256 ns sr_if:inst2\|mux5:mux5_do2\|Mux0~6 10 COMB LAB_X38_Y25 1 " "Info: 10: + IC(0.290 ns) + CELL(0.275 ns) = 7.256 ns; Loc. = LAB_X38_Y25; Fanout = 1; COMB Node = 'sr_if:inst2\|mux5:mux5_do2\|Mux0~6'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.565 ns" { sr_if:inst2|mux5:mux5_do2|Mux0~5 sr_if:inst2|mux5:mux5_do2|Mux0~6 } "NODE_NAME" } } { "../VHDL/mux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 7.821 ns sr_if:inst2\|mux5:mux5_do2\|Mux0~7 11 COMB LAB_X38_Y25 1 " "Info: 11: + IC(0.145 ns) + CELL(0.420 ns) = 7.821 ns; Loc. = LAB_X38_Y25; Fanout = 1; COMB Node = 'sr_if:inst2\|mux5:mux5_do2\|Mux0~7'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.565 ns" { sr_if:inst2|mux5:mux5_do2|Mux0~6 sr_if:inst2|mux5:mux5_do2|Mux0~7 } "NODE_NAME" } } { "../VHDL/mux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.905 ns sr_if:inst2\|do2 12 REG LAB_X38_Y25 1 " "Info: 12: + IC(0.000 ns) + CELL(0.084 ns) = 7.905 ns; Loc. = LAB_X38_Y25; Fanout = 1; REG Node = 'sr_if:inst2\|do2'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { sr_if:inst2|mux5:mux5_do2|Mux0~7 sr_if:inst2|do2 } "NODE_NAME" } } { "../VHDL/interface.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/interface.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.783 ns ( 35.21 % ) " "Info: Total cell delay = 2.783 ns ( 35.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.122 ns ( 64.79 % ) " "Info: Total interconnect delay = 5.122 ns ( 64.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.905 ns" { vga:inst3|vga_score_check:score_check|in_score_state vga:inst3|mem_addr[0]~2 sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu210:mu210_13|Y~0 sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu210:mu210_13|Y~0 sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu210:mu210_13|Y~1 sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|do2~0 sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|do2~1 sr_if:inst2|mux5:mux5_do2|Mux0~4 sr_if:inst2|mux5:mux5_do2|Mux0~5 sr_if:inst2|mux5:mux5_do2|Mux0~6 sr_if:inst2|mux5:mux5_do2|Mux0~7 sr_if:inst2|do2 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X33_Y12 X43_Y23 " "Info: Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "36 " "Warning: Found 36 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_sync 0 " "Info: Pin \"vga_sync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_clk 0 " "Info: Pin \"vga_clk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_blank 0 " "Info: Pin \"vga_blank\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_hsync 0 " "Info: Pin \"vga_hsync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_vsync 0 " "Info: Pin \"vga_vsync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "6mhz_clk 0 " "Info: Pin \"6mhz_clk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[9\] 0 " "Info: Pin \"vga_b\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[8\] 0 " "Info: Pin \"vga_b\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[7\] 0 " "Info: Pin \"vga_b\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[6\] 0 " "Info: Pin \"vga_b\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[5\] 0 " "Info: Pin \"vga_b\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[4\] 0 " "Info: Pin \"vga_b\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[3\] 0 " "Info: Pin \"vga_b\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[2\] 0 " "Info: Pin \"vga_b\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[1\] 0 " "Info: Pin \"vga_b\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[0\] 0 " "Info: Pin \"vga_b\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[9\] 0 " "Info: Pin \"vga_g\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[8\] 0 " "Info: Pin \"vga_g\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[7\] 0 " "Info: Pin \"vga_g\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[6\] 0 " "Info: Pin \"vga_g\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[5\] 0 " "Info: Pin \"vga_g\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[4\] 0 " "Info: Pin \"vga_g\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[3\] 0 " "Info: Pin \"vga_g\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[2\] 0 " "Info: Pin \"vga_g\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[1\] 0 " "Info: Pin \"vga_g\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[0\] 0 " "Info: Pin \"vga_g\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[9\] 0 " "Info: Pin \"vga_r\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[8\] 0 " "Info: Pin \"vga_r\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[7\] 0 " "Info: Pin \"vga_r\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[6\] 0 " "Info: Pin \"vga_r\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[5\] 0 " "Info: Pin \"vga_r\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[4\] 0 " "Info: Pin \"vga_r\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[3\] 0 " "Info: Pin \"vga_r\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[2\] 0 " "Info: Pin \"vga_r\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[1\] 0 " "Info: Pin \"vga_r\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[0\] 0 " "Info: Pin \"vga_r\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.fit.smsg " "Info: Generated suppressed messages file /home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "377 " "Info: Peak virtual memory: 377 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  4 15:02:43 2013 " "Info: Processing ended: Wed Dec  4 15:02:43 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Info: Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Info: Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  4 15:02:44 2013 " "Info: Processing started: Wed Dec  4 15:02:44 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off de2 -c top_de2 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off de2 -c top_de2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "282 " "Info: Peak virtual memory: 282 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  4 15:02:51 2013 " "Info: Processing ended: Wed Dec  4 15:02:51 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  4 15:02:53 2013 " "Info: Processing started: Wed Dec  4 15:02:53 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off de2 -c top_de2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off de2 -c top_de2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Info: Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock_50mhz " "Info: Assuming node \"clock_50mhz\" is an undefined clock" {  } { { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "clock_50mhz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "rst " "Info: Assuming node \"rst\" is an undefined clock" {  } { { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 24 176 344 40 "rst" "" } } } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "rst" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "vga:inst3\|vga_read:read_and_output\|v_sync_out " "Info: Detected ripple clock \"vga:inst3\|vga_read:read_and_output\|v_sync_out\" as buffer" {  } { { "../VHDL/vga_read.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_read.vhd" 20 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "vga:inst3\|vga_read:read_and_output\|v_sync_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "timer:inst9\|clk_sig " "Info: Detected gated clock \"timer:inst9\|clk_sig\" as buffer" {  } { { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 11 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "timer:inst9\|clk_sig" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "gen6mhz:inst1\|count\[2\] " "Info: Detected ripple clock \"gen6mhz:inst1\|count\[2\]\" as buffer" {  } { { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "gen6mhz:inst1\|count\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock_50mhz register de_piece:inst6\|state.reset register sr_if:inst2\|do1 144.15 MHz 6.937 ns Internal " "Info: Clock \"clock_50mhz\" has Internal fmax of 144.15 MHz between source register \"de_piece:inst6\|state.reset\" and destination register \"sr_if:inst2\|do1\" (period= 6.937 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.724 ns + Longest register register " "Info: + Longest register to register delay is 6.724 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns de_piece:inst6\|state.reset 1 REG LCFF_X43_Y26_N23 36 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y26_N23; Fanout = 36; REG Node = 'de_piece:inst6\|state.reset'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { de_piece:inst6|state.reset } "NODE_NAME" } } { "../VHDL/de_piece-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.419 ns) 0.762 ns addr1~0 2 COMB LCCOMB_X43_Y26_N16 96 " "Info: 2: + IC(0.343 ns) + CELL(0.419 ns) = 0.762 ns; Loc. = LCCOMB_X43_Y26_N16; Fanout = 96; COMB Node = 'addr1~0'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.762 ns" { de_piece:inst6|state.reset addr1~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.437 ns) 1.942 ns sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:7:bit4_mod\|mu210:mu210_12\|Y~0 3 COMB LCCOMB_X42_Y25_N16 1 " "Info: 3: + IC(0.743 ns) + CELL(0.437 ns) = 1.942 ns; Loc. = LCCOMB_X42_Y25_N16; Fanout = 1; COMB Node = 'sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:7:bit4_mod\|mu210:mu210_12\|Y~0'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.180 ns" { addr1~0 sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu210:mu210_12|Y~0 } "NODE_NAME" } } { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 275 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.271 ns) 2.468 ns sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:7:bit4_mod\|mu210:mu210_12\|Y~1 4 COMB LCCOMB_X42_Y25_N18 1 " "Info: 4: + IC(0.255 ns) + CELL(0.271 ns) = 2.468 ns; Loc. = LCCOMB_X42_Y25_N18; Fanout = 1; COMB Node = 'sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:7:bit4_mod\|mu210:mu210_12\|Y~1'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.526 ns" { sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu210:mu210_12|Y~0 sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu210:mu210_12|Y~1 } "NODE_NAME" } } { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 275 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.150 ns) 3.530 ns sr_if:inst2\|mux5:mux5_do1\|Mux0~15 5 COMB LCCOMB_X46_Y26_N8 1 " "Info: 5: + IC(0.912 ns) + CELL(0.150 ns) = 3.530 ns; Loc. = LCCOMB_X46_Y26_N8; Fanout = 1; COMB Node = 'sr_if:inst2\|mux5:mux5_do1\|Mux0~15'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.062 ns" { sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu210:mu210_12|Y~1 sr_if:inst2|mux5:mux5_do1|Mux0~15 } "NODE_NAME" } } { "../VHDL/mux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.271 ns) 4.057 ns sr_if:inst2\|mux5:mux5_do1\|Mux0~16 6 COMB LCCOMB_X46_Y26_N26 1 " "Info: 6: + IC(0.256 ns) + CELL(0.271 ns) = 4.057 ns; Loc. = LCCOMB_X46_Y26_N26; Fanout = 1; COMB Node = 'sr_if:inst2\|mux5:mux5_do1\|Mux0~16'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.527 ns" { sr_if:inst2|mux5:mux5_do1|Mux0~15 sr_if:inst2|mux5:mux5_do1|Mux0~16 } "NODE_NAME" } } { "../VHDL/mux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 4.454 ns sr_if:inst2\|mux5:mux5_do1\|Mux0~17 7 COMB LCCOMB_X46_Y26_N20 2 " "Info: 7: + IC(0.247 ns) + CELL(0.150 ns) = 4.454 ns; Loc. = LCCOMB_X46_Y26_N20; Fanout = 2; COMB Node = 'sr_if:inst2\|mux5:mux5_do1\|Mux0~17'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.397 ns" { sr_if:inst2|mux5:mux5_do1|Mux0~16 sr_if:inst2|mux5:mux5_do1|Mux0~17 } "NODE_NAME" } } { "../VHDL/mux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.150 ns) 5.046 ns sr_if:inst2\|mux5:mux5_do1\|Mux0~18 8 COMB LCCOMB_X46_Y26_N12 2 " "Info: 8: + IC(0.442 ns) + CELL(0.150 ns) = 5.046 ns; Loc. = LCCOMB_X46_Y26_N12; Fanout = 2; COMB Node = 'sr_if:inst2\|mux5:mux5_do1\|Mux0~18'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.592 ns" { sr_if:inst2|mux5:mux5_do1|Mux0~17 sr_if:inst2|mux5:mux5_do1|Mux0~18 } "NODE_NAME" } } { "../VHDL/mux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 5.450 ns sr_if:inst2\|mux5:mux5_do1\|Mux0~19 9 COMB LCCOMB_X46_Y26_N6 1 " "Info: 9: + IC(0.254 ns) + CELL(0.150 ns) = 5.450 ns; Loc. = LCCOMB_X46_Y26_N6; Fanout = 1; COMB Node = 'sr_if:inst2\|mux5:mux5_do1\|Mux0~19'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.404 ns" { sr_if:inst2|mux5:mux5_do1|Mux0~18 sr_if:inst2|mux5:mux5_do1|Mux0~19 } "NODE_NAME" } } { "../VHDL/mux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 5.853 ns sr_if:inst2\|mux5:mux5_do1\|Mux0~20 10 COMB LCCOMB_X46_Y26_N22 1 " "Info: 10: + IC(0.253 ns) + CELL(0.150 ns) = 5.853 ns; Loc. = LCCOMB_X46_Y26_N22; Fanout = 1; COMB Node = 'sr_if:inst2\|mux5:mux5_do1\|Mux0~20'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.403 ns" { sr_if:inst2|mux5:mux5_do1|Mux0~19 sr_if:inst2|mux5:mux5_do1|Mux0~20 } "NODE_NAME" } } { "../VHDL/mux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 6.245 ns sr_if:inst2\|mux5:mux5_do1\|Mux0~33 11 COMB LCCOMB_X46_Y26_N18 1 " "Info: 11: + IC(0.242 ns) + CELL(0.150 ns) = 6.245 ns; Loc. = LCCOMB_X46_Y26_N18; Fanout = 1; COMB Node = 'sr_if:inst2\|mux5:mux5_do1\|Mux0~33'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.392 ns" { sr_if:inst2|mux5:mux5_do1|Mux0~20 sr_if:inst2|mux5:mux5_do1|Mux0~33 } "NODE_NAME" } } { "../VHDL/mux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 6.640 ns sr_if:inst2\|mux5:mux5_do1\|Mux0~46 12 COMB LCCOMB_X46_Y26_N2 1 " "Info: 12: + IC(0.245 ns) + CELL(0.150 ns) = 6.640 ns; Loc. = LCCOMB_X46_Y26_N2; Fanout = 1; COMB Node = 'sr_if:inst2\|mux5:mux5_do1\|Mux0~46'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.395 ns" { sr_if:inst2|mux5:mux5_do1|Mux0~33 sr_if:inst2|mux5:mux5_do1|Mux0~46 } "NODE_NAME" } } { "../VHDL/mux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.724 ns sr_if:inst2\|do1 13 REG LCFF_X46_Y26_N3 5 " "Info: 13: + IC(0.000 ns) + CELL(0.084 ns) = 6.724 ns; Loc. = LCFF_X46_Y26_N3; Fanout = 5; REG Node = 'sr_if:inst2\|do1'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { sr_if:inst2|mux5:mux5_do1|Mux0~46 sr_if:inst2|do1 } "NODE_NAME" } } { "../VHDL/interface.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/interface.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.532 ns ( 37.66 % ) " "Info: Total cell delay = 2.532 ns ( 37.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.192 ns ( 62.34 % ) " "Info: Total interconnect delay = 4.192 ns ( 62.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.724 ns" { de_piece:inst6|state.reset addr1~0 sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu210:mu210_12|Y~0 sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu210:mu210_12|Y~1 sr_if:inst2|mux5:mux5_do1|Mux0~15 sr_if:inst2|mux5:mux5_do1|Mux0~16 sr_if:inst2|mux5:mux5_do1|Mux0~17 sr_if:inst2|mux5:mux5_do1|Mux0~18 sr_if:inst2|mux5:mux5_do1|Mux0~19 sr_if:inst2|mux5:mux5_do1|Mux0~20 sr_if:inst2|mux5:mux5_do1|Mux0~33 sr_if:inst2|mux5:mux5_do1|Mux0~46 sr_if:inst2|do1 } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.724 ns" { de_piece:inst6|state.reset {} addr1~0 {} sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu210:mu210_12|Y~0 {} sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu210:mu210_12|Y~1 {} sr_if:inst2|mux5:mux5_do1|Mux0~15 {} sr_if:inst2|mux5:mux5_do1|Mux0~16 {} sr_if:inst2|mux5:mux5_do1|Mux0~17 {} sr_if:inst2|mux5:mux5_do1|Mux0~18 {} sr_if:inst2|mux5:mux5_do1|Mux0~19 {} sr_if:inst2|mux5:mux5_do1|Mux0~20 {} sr_if:inst2|mux5:mux5_do1|Mux0~33 {} sr_if:inst2|mux5:mux5_do1|Mux0~46 {} sr_if:inst2|do1 {} } { 0.000ns 0.343ns 0.743ns 0.255ns 0.912ns 0.256ns 0.247ns 0.442ns 0.254ns 0.253ns 0.242ns 0.245ns 0.000ns } { 0.000ns 0.419ns 0.437ns 0.271ns 0.150ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50mhz destination 6.600 ns + Shortest register " "Info: + Shortest clock path from clock \"clock_50mhz\" to destination register is 6.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50mhz } "NODE_NAME" } } { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns gen6mhz:inst1\|count\[2\] 2 REG LCFF_X1_Y18_N21 6 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 6; REG Node = 'gen6mhz:inst1\|count\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.118 ns" { clock_50mhz gen6mhz:inst1|count[2] } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.945 ns) + CELL(0.000 ns) 5.062 ns gen6mhz:inst1\|count\[2\]~clkctrl 3 COMB CLKCTRL_G0 1309 " "Info: 3: + IC(2.945 ns) + CELL(0.000 ns) = 5.062 ns; Loc. = CLKCTRL_G0; Fanout = 1309; COMB Node = 'gen6mhz:inst1\|count\[2\]~clkctrl'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.945 ns" { gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.537 ns) 6.600 ns sr_if:inst2\|do1 4 REG LCFF_X46_Y26_N3 5 " "Info: 4: + IC(1.001 ns) + CELL(0.537 ns) = 6.600 ns; Loc. = LCFF_X46_Y26_N3; Fanout = 5; REG Node = 'sr_if:inst2\|do1'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.538 ns" { gen6mhz:inst1|count[2]~clkctrl sr_if:inst2|do1 } "NODE_NAME" } } { "../VHDL/interface.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/interface.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 35.20 % ) " "Info: Total cell delay = 2.323 ns ( 35.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.277 ns ( 64.80 % ) " "Info: Total interconnect delay = 4.277 ns ( 64.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.600 ns" { clock_50mhz gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl sr_if:inst2|do1 } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.600 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} gen6mhz:inst1|count[2]~clkctrl {} sr_if:inst2|do1 {} } { 0.000ns 0.000ns 0.331ns 2.945ns 1.001ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50mhz source 6.599 ns - Longest register " "Info: - Longest clock path from clock \"clock_50mhz\" to source register is 6.599 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50mhz } "NODE_NAME" } } { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns gen6mhz:inst1\|count\[2\] 2 REG LCFF_X1_Y18_N21 6 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 6; REG Node = 'gen6mhz:inst1\|count\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.118 ns" { clock_50mhz gen6mhz:inst1|count[2] } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.945 ns) + CELL(0.000 ns) 5.062 ns gen6mhz:inst1\|count\[2\]~clkctrl 3 COMB CLKCTRL_G0 1309 " "Info: 3: + IC(2.945 ns) + CELL(0.000 ns) = 5.062 ns; Loc. = CLKCTRL_G0; Fanout = 1309; COMB Node = 'gen6mhz:inst1\|count\[2\]~clkctrl'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.945 ns" { gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.537 ns) 6.599 ns de_piece:inst6\|state.reset 4 REG LCFF_X43_Y26_N23 36 " "Info: 4: + IC(1.000 ns) + CELL(0.537 ns) = 6.599 ns; Loc. = LCFF_X43_Y26_N23; Fanout = 36; REG Node = 'de_piece:inst6\|state.reset'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.537 ns" { gen6mhz:inst1|count[2]~clkctrl de_piece:inst6|state.reset } "NODE_NAME" } } { "../VHDL/de_piece-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 35.20 % ) " "Info: Total cell delay = 2.323 ns ( 35.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.276 ns ( 64.80 % ) " "Info: Total interconnect delay = 4.276 ns ( 64.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.599 ns" { clock_50mhz gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl de_piece:inst6|state.reset } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.599 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} gen6mhz:inst1|count[2]~clkctrl {} de_piece:inst6|state.reset {} } { 0.000ns 0.000ns 0.331ns 2.945ns 1.000ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.600 ns" { clock_50mhz gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl sr_if:inst2|do1 } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.600 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} gen6mhz:inst1|count[2]~clkctrl {} sr_if:inst2|do1 {} } { 0.000ns 0.000ns 0.331ns 2.945ns 1.001ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.599 ns" { clock_50mhz gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl de_piece:inst6|state.reset } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.599 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} gen6mhz:inst1|count[2]~clkctrl {} de_piece:inst6|state.reset {} } { 0.000ns 0.000ns 0.331ns 2.945ns 1.000ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../VHDL/de_piece-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../VHDL/interface.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/interface.vhd" 9 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.724 ns" { de_piece:inst6|state.reset addr1~0 sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu210:mu210_12|Y~0 sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu210:mu210_12|Y~1 sr_if:inst2|mux5:mux5_do1|Mux0~15 sr_if:inst2|mux5:mux5_do1|Mux0~16 sr_if:inst2|mux5:mux5_do1|Mux0~17 sr_if:inst2|mux5:mux5_do1|Mux0~18 sr_if:inst2|mux5:mux5_do1|Mux0~19 sr_if:inst2|mux5:mux5_do1|Mux0~20 sr_if:inst2|mux5:mux5_do1|Mux0~33 sr_if:inst2|mux5:mux5_do1|Mux0~46 sr_if:inst2|do1 } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.724 ns" { de_piece:inst6|state.reset {} addr1~0 {} sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu210:mu210_12|Y~0 {} sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu210:mu210_12|Y~1 {} sr_if:inst2|mux5:mux5_do1|Mux0~15 {} sr_if:inst2|mux5:mux5_do1|Mux0~16 {} sr_if:inst2|mux5:mux5_do1|Mux0~17 {} sr_if:inst2|mux5:mux5_do1|Mux0~18 {} sr_if:inst2|mux5:mux5_do1|Mux0~19 {} sr_if:inst2|mux5:mux5_do1|Mux0~20 {} sr_if:inst2|mux5:mux5_do1|Mux0~33 {} sr_if:inst2|mux5:mux5_do1|Mux0~46 {} sr_if:inst2|do1 {} } { 0.000ns 0.343ns 0.743ns 0.255ns 0.912ns 0.256ns 0.247ns 0.442ns 0.254ns 0.253ns 0.242ns 0.245ns 0.000ns } { 0.000ns 0.419ns 0.437ns 0.271ns 0.150ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.600 ns" { clock_50mhz gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl sr_if:inst2|do1 } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.600 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} gen6mhz:inst1|count[2]~clkctrl {} sr_if:inst2|do1 {} } { 0.000ns 0.000ns 0.331ns 2.945ns 1.001ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.599 ns" { clock_50mhz gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl de_piece:inst6|state.reset } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.599 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} gen6mhz:inst1|count[2]~clkctrl {} de_piece:inst6|state.reset {} } { 0.000ns 0.000ns 0.331ns 2.945ns 1.000ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "rst register timer:inst9\|count\[0\] register timer:inst9\|count\[7\] 321.65 MHz 3.109 ns Internal " "Info: Clock \"rst\" has Internal fmax of 321.65 MHz between source register \"timer:inst9\|count\[0\]\" and destination register \"timer:inst9\|count\[7\]\" (period= 3.109 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.895 ns + Longest register register " "Info: + Longest register to register delay is 2.895 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns timer:inst9\|count\[0\] 1 REG LCFF_X46_Y20_N1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X46_Y20_N1; Fanout = 5; REG Node = 'timer:inst9\|count\[0\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { timer:inst9|count[0] } "NODE_NAME" } } { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.527 ns) + CELL(0.398 ns) 0.925 ns timer:inst9\|Equal0~1 2 COMB LCCOMB_X46_Y20_N26 1 " "Info: 2: + IC(0.527 ns) + CELL(0.398 ns) = 0.925 ns; Loc. = LCCOMB_X46_Y20_N26; Fanout = 1; COMB Node = 'timer:inst9\|Equal0~1'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.925 ns" { timer:inst9|count[0] timer:inst9|Equal0~1 } "NODE_NAME" } } { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 1.321 ns timer:inst9\|Equal0~2 3 COMB LCCOMB_X46_Y20_N28 4 " "Info: 3: + IC(0.246 ns) + CELL(0.150 ns) = 1.321 ns; Loc. = LCCOMB_X46_Y20_N28; Fanout = 4; COMB Node = 'timer:inst9\|Equal0~2'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.396 ns" { timer:inst9|Equal0~1 timer:inst9|Equal0~2 } "NODE_NAME" } } { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.393 ns) 1.975 ns timer:inst9\|count\[0\]~9 4 COMB LCCOMB_X46_Y20_N0 2 " "Info: 4: + IC(0.261 ns) + CELL(0.393 ns) = 1.975 ns; Loc. = LCCOMB_X46_Y20_N0; Fanout = 2; COMB Node = 'timer:inst9\|count\[0\]~9'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.654 ns" { timer:inst9|Equal0~2 timer:inst9|count[0]~9 } "NODE_NAME" } } { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.046 ns timer:inst9\|count\[1\]~13 5 COMB LCCOMB_X46_Y20_N2 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.046 ns; Loc. = LCCOMB_X46_Y20_N2; Fanout = 2; COMB Node = 'timer:inst9\|count\[1\]~13'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { timer:inst9|count[0]~9 timer:inst9|count[1]~13 } "NODE_NAME" } } { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.117 ns timer:inst9\|count\[2\]~15 6 COMB LCCOMB_X46_Y20_N4 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.117 ns; Loc. = LCCOMB_X46_Y20_N4; Fanout = 2; COMB Node = 'timer:inst9\|count\[2\]~15'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { timer:inst9|count[1]~13 timer:inst9|count[2]~15 } "NODE_NAME" } } { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.188 ns timer:inst9\|count\[3\]~17 7 COMB LCCOMB_X46_Y20_N6 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.188 ns; Loc. = LCCOMB_X46_Y20_N6; Fanout = 2; COMB Node = 'timer:inst9\|count\[3\]~17'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { timer:inst9|count[2]~15 timer:inst9|count[3]~17 } "NODE_NAME" } } { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.259 ns timer:inst9\|count\[4\]~19 8 COMB LCCOMB_X46_Y20_N8 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.259 ns; Loc. = LCCOMB_X46_Y20_N8; Fanout = 2; COMB Node = 'timer:inst9\|count\[4\]~19'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { timer:inst9|count[3]~17 timer:inst9|count[4]~19 } "NODE_NAME" } } { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.330 ns timer:inst9\|count\[5\]~21 9 COMB LCCOMB_X46_Y20_N10 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 2.330 ns; Loc. = LCCOMB_X46_Y20_N10; Fanout = 2; COMB Node = 'timer:inst9\|count\[5\]~21'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { timer:inst9|count[4]~19 timer:inst9|count[5]~21 } "NODE_NAME" } } { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.401 ns timer:inst9\|count\[6\]~23 10 COMB LCCOMB_X46_Y20_N12 1 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 2.401 ns; Loc. = LCCOMB_X46_Y20_N12; Fanout = 1; COMB Node = 'timer:inst9\|count\[6\]~23'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { timer:inst9|count[5]~21 timer:inst9|count[6]~23 } "NODE_NAME" } } { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.811 ns timer:inst9\|count\[7\]~24 11 COMB LCCOMB_X46_Y20_N14 1 " "Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 2.811 ns; Loc. = LCCOMB_X46_Y20_N14; Fanout = 1; COMB Node = 'timer:inst9\|count\[7\]~24'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.410 ns" { timer:inst9|count[6]~23 timer:inst9|count[7]~24 } "NODE_NAME" } } { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.895 ns timer:inst9\|count\[7\] 12 REG LCFF_X46_Y20_N15 4 " "Info: 12: + IC(0.000 ns) + CELL(0.084 ns) = 2.895 ns; Loc. = LCFF_X46_Y20_N15; Fanout = 4; REG Node = 'timer:inst9\|count\[7\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { timer:inst9|count[7]~24 timer:inst9|count[7] } "NODE_NAME" } } { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.861 ns ( 64.28 % ) " "Info: Total cell delay = 1.861 ns ( 64.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.034 ns ( 35.72 % ) " "Info: Total interconnect delay = 1.034 ns ( 35.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.895 ns" { timer:inst9|count[0] timer:inst9|Equal0~1 timer:inst9|Equal0~2 timer:inst9|count[0]~9 timer:inst9|count[1]~13 timer:inst9|count[2]~15 timer:inst9|count[3]~17 timer:inst9|count[4]~19 timer:inst9|count[5]~21 timer:inst9|count[6]~23 timer:inst9|count[7]~24 timer:inst9|count[7] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "2.895 ns" { timer:inst9|count[0] {} timer:inst9|Equal0~1 {} timer:inst9|Equal0~2 {} timer:inst9|count[0]~9 {} timer:inst9|count[1]~13 {} timer:inst9|count[2]~15 {} timer:inst9|count[3]~17 {} timer:inst9|count[4]~19 {} timer:inst9|count[5]~21 {} timer:inst9|count[6]~23 {} timer:inst9|count[7]~24 {} timer:inst9|count[7] {} } { 0.000ns 0.527ns 0.246ns 0.261ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.398ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rst destination 5.617 ns + Shortest register " "Info: + Shortest clock path from clock \"rst\" to destination register is 5.617 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns rst 1 CLK PIN_N25 238 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 238; CLK Node = 'rst'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 24 176 344 40 "rst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.452 ns) + CELL(0.150 ns) 2.601 ns timer:inst9\|clk_sig 2 COMB LCCOMB_X35_Y19_N4 1 " "Info: 2: + IC(1.452 ns) + CELL(0.150 ns) = 2.601 ns; Loc. = LCCOMB_X35_Y19_N4; Fanout = 1; COMB Node = 'timer:inst9\|clk_sig'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.602 ns" { rst timer:inst9|clk_sig } "NODE_NAME" } } { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.464 ns) + CELL(0.000 ns) 4.065 ns timer:inst9\|clk_sig~clkctrl 3 COMB CLKCTRL_G4 12 " "Info: 3: + IC(1.464 ns) + CELL(0.000 ns) = 4.065 ns; Loc. = CLKCTRL_G4; Fanout = 12; COMB Node = 'timer:inst9\|clk_sig~clkctrl'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.464 ns" { timer:inst9|clk_sig timer:inst9|clk_sig~clkctrl } "NODE_NAME" } } { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 5.617 ns timer:inst9\|count\[7\] 4 REG LCFF_X46_Y20_N15 4 " "Info: 4: + IC(1.015 ns) + CELL(0.537 ns) = 5.617 ns; Loc. = LCFF_X46_Y20_N15; Fanout = 4; REG Node = 'timer:inst9\|count\[7\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.552 ns" { timer:inst9|clk_sig~clkctrl timer:inst9|count[7] } "NODE_NAME" } } { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.686 ns ( 30.02 % ) " "Info: Total cell delay = 1.686 ns ( 30.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.931 ns ( 69.98 % ) " "Info: Total interconnect delay = 3.931 ns ( 69.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.617 ns" { rst timer:inst9|clk_sig timer:inst9|clk_sig~clkctrl timer:inst9|count[7] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "5.617 ns" { rst {} rst~combout {} timer:inst9|clk_sig {} timer:inst9|clk_sig~clkctrl {} timer:inst9|count[7] {} } { 0.000ns 0.000ns 1.452ns 1.464ns 1.015ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rst source 5.617 ns - Longest register " "Info: - Longest clock path from clock \"rst\" to source register is 5.617 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns rst 1 CLK PIN_N25 238 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 238; CLK Node = 'rst'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 24 176 344 40 "rst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.452 ns) + CELL(0.150 ns) 2.601 ns timer:inst9\|clk_sig 2 COMB LCCOMB_X35_Y19_N4 1 " "Info: 2: + IC(1.452 ns) + CELL(0.150 ns) = 2.601 ns; Loc. = LCCOMB_X35_Y19_N4; Fanout = 1; COMB Node = 'timer:inst9\|clk_sig'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.602 ns" { rst timer:inst9|clk_sig } "NODE_NAME" } } { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.464 ns) + CELL(0.000 ns) 4.065 ns timer:inst9\|clk_sig~clkctrl 3 COMB CLKCTRL_G4 12 " "Info: 3: + IC(1.464 ns) + CELL(0.000 ns) = 4.065 ns; Loc. = CLKCTRL_G4; Fanout = 12; COMB Node = 'timer:inst9\|clk_sig~clkctrl'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.464 ns" { timer:inst9|clk_sig timer:inst9|clk_sig~clkctrl } "NODE_NAME" } } { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 5.617 ns timer:inst9\|count\[0\] 4 REG LCFF_X46_Y20_N1 5 " "Info: 4: + IC(1.015 ns) + CELL(0.537 ns) = 5.617 ns; Loc. = LCFF_X46_Y20_N1; Fanout = 5; REG Node = 'timer:inst9\|count\[0\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.552 ns" { timer:inst9|clk_sig~clkctrl timer:inst9|count[0] } "NODE_NAME" } } { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.686 ns ( 30.02 % ) " "Info: Total cell delay = 1.686 ns ( 30.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.931 ns ( 69.98 % ) " "Info: Total interconnect delay = 3.931 ns ( 69.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.617 ns" { rst timer:inst9|clk_sig timer:inst9|clk_sig~clkctrl timer:inst9|count[0] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "5.617 ns" { rst {} rst~combout {} timer:inst9|clk_sig {} timer:inst9|clk_sig~clkctrl {} timer:inst9|count[0] {} } { 0.000ns 0.000ns 1.452ns 1.464ns 1.015ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.617 ns" { rst timer:inst9|clk_sig timer:inst9|clk_sig~clkctrl timer:inst9|count[7] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "5.617 ns" { rst {} rst~combout {} timer:inst9|clk_sig {} timer:inst9|clk_sig~clkctrl {} timer:inst9|count[7] {} } { 0.000ns 0.000ns 1.452ns 1.464ns 1.015ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.537ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.617 ns" { rst timer:inst9|clk_sig timer:inst9|clk_sig~clkctrl timer:inst9|count[0] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "5.617 ns" { rst {} rst~combout {} timer:inst9|clk_sig {} timer:inst9|clk_sig~clkctrl {} timer:inst9|count[0] {} } { 0.000ns 0.000ns 1.452ns 1.464ns 1.015ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 23 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 23 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.895 ns" { timer:inst9|count[0] timer:inst9|Equal0~1 timer:inst9|Equal0~2 timer:inst9|count[0]~9 timer:inst9|count[1]~13 timer:inst9|count[2]~15 timer:inst9|count[3]~17 timer:inst9|count[4]~19 timer:inst9|count[5]~21 timer:inst9|count[6]~23 timer:inst9|count[7]~24 timer:inst9|count[7] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "2.895 ns" { timer:inst9|count[0] {} timer:inst9|Equal0~1 {} timer:inst9|Equal0~2 {} timer:inst9|count[0]~9 {} timer:inst9|count[1]~13 {} timer:inst9|count[2]~15 {} timer:inst9|count[3]~17 {} timer:inst9|count[4]~19 {} timer:inst9|count[5]~21 {} timer:inst9|count[6]~23 {} timer:inst9|count[7]~24 {} timer:inst9|count[7] {} } { 0.000ns 0.527ns 0.246ns 0.261ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.398ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.617 ns" { rst timer:inst9|clk_sig timer:inst9|clk_sig~clkctrl timer:inst9|count[7] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "5.617 ns" { rst {} rst~combout {} timer:inst9|clk_sig {} timer:inst9|clk_sig~clkctrl {} timer:inst9|count[7] {} } { 0.000ns 0.000ns 1.452ns 1.464ns 1.015ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.537ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.617 ns" { rst timer:inst9|clk_sig timer:inst9|clk_sig~clkctrl timer:inst9|count[0] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "5.617 ns" { rst {} rst~combout {} timer:inst9|clk_sig {} timer:inst9|clk_sig~clkctrl {} timer:inst9|count[0] {} } { 0.000ns 0.000ns 1.452ns 1.464ns 1.015ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:auto_hub\|irf_reg\[1\]\[4\] register sld_hub:auto_hub\|tdo 136.2 MHz 7.342 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 136.2 MHz between source register \"sld_hub:auto_hub\|irf_reg\[1\]\[4\]\" and destination register \"sld_hub:auto_hub\|tdo\" (period= 7.342 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.456 ns + Longest register register " "Info: + Longest register to register delay is 3.456 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:auto_hub\|irf_reg\[1\]\[4\] 1 REG LCFF_X42_Y18_N17 166 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y18_N17; Fanout = 166; REG Node = 'sld_hub:auto_hub\|irf_reg\[1\]\[4\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|irf_reg[1][4] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "/data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.530 ns) + CELL(0.420 ns) 0.950 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~2 2 COMB LCCOMB_X43_Y18_N2 1 " "Info: 2: + IC(0.530 ns) + CELL(0.420 ns) = 0.950 ns; Loc. = LCCOMB_X43_Y18_N2; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~2'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.950 ns" { sld_hub:auto_hub|irf_reg[1][4] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~2 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "/data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.150 ns) 1.763 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~3 3 COMB LCCOMB_X41_Y18_N30 1 " "Info: 3: + IC(0.663 ns) + CELL(0.150 ns) = 1.763 ns; Loc. = LCCOMB_X41_Y18_N30; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~3'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.813 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~2 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "/data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.420 ns) 2.436 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~4 4 COMB LCCOMB_X41_Y18_N16 1 " "Info: 4: + IC(0.253 ns) + CELL(0.420 ns) = 2.436 ns; Loc. = LCCOMB_X41_Y18_N16; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~4'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.673 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "/data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.275 ns) 2.970 ns sld_hub:auto_hub\|tdo~3 5 COMB LCCOMB_X41_Y18_N0 1 " "Info: 5: + IC(0.259 ns) + CELL(0.275 ns) = 2.970 ns; Loc. = LCCOMB_X41_Y18_N0; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~3'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.534 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 sld_hub:auto_hub|tdo~3 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "/data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 3.372 ns sld_hub:auto_hub\|tdo~5 6 COMB LCCOMB_X41_Y18_N8 1 " "Info: 6: + IC(0.252 ns) + CELL(0.150 ns) = 3.372 ns; Loc. = LCCOMB_X41_Y18_N8; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~5'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.402 ns" { sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~5 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "/data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.456 ns sld_hub:auto_hub\|tdo 7 REG LCFF_X41_Y18_N9 2 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 3.456 ns; Loc. = LCFF_X41_Y18_N9; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "/data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.499 ns ( 43.37 % ) " "Info: Total cell delay = 1.499 ns ( 43.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.957 ns ( 56.63 % ) " "Info: Total interconnect delay = 1.957 ns ( 56.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.456 ns" { sld_hub:auto_hub|irf_reg[1][4] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~2 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "3.456 ns" { sld_hub:auto_hub|irf_reg[1][4] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~2 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.530ns 0.663ns 0.253ns 0.259ns 0.252ns 0.000ns } { 0.000ns 0.420ns 0.150ns 0.420ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.441 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 626 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 626; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 4.441 ns sld_hub:auto_hub\|tdo 3 REG LCFF_X41_Y18_N9 2 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 4.441 ns; Loc. = LCFF_X41_Y18_N9; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.567 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "/data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.09 % ) " "Info: Total cell delay = 0.537 ns ( 12.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.904 ns ( 87.91 % ) " "Info: Total interconnect delay = 3.904 ns ( 87.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.441 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "4.441 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.442 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.442 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 626 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 626; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 4.442 ns sld_hub:auto_hub\|irf_reg\[1\]\[4\] 3 REG LCFF_X42_Y18_N17 166 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 4.442 ns; Loc. = LCFF_X42_Y18_N17; Fanout = 166; REG Node = 'sld_hub:auto_hub\|irf_reg\[1\]\[4\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.568 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irf_reg[1][4] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "/data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.09 % ) " "Info: Total cell delay = 0.537 ns ( 12.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.905 ns ( 87.91 % ) " "Info: Total interconnect delay = 3.905 ns ( 87.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.442 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irf_reg[1][4] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "4.442 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irf_reg[1][4] {} } { 0.000ns 2.874ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.441 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "4.441 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.442 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irf_reg[1][4] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "4.442 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irf_reg[1][4] {} } { 0.000ns 2.874ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "sld_hub.vhd" "" { Text "/data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "sld_hub.vhd" "" { Text "/data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "sld_hub.vhd" "" { Text "/data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } } { "sld_hub.vhd" "" { Text "/data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.456 ns" { sld_hub:auto_hub|irf_reg[1][4] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~2 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "3.456 ns" { sld_hub:auto_hub|irf_reg[1][4] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~2 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.530ns 0.663ns 0.253ns 0.259ns 0.252ns 0.000ns } { 0.000ns 0.420ns 0.150ns 0.420ns 0.275ns 0.150ns 0.084ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.441 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "4.441 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.442 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irf_reg[1][4] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "4.442 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irf_reg[1][4] {} } { 0.000ns 2.874ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock_50mhz 9 " "Warning: Circuit may not operate. Detected 9 non-operational path(s) clocked by clock \"clock_50mhz\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "vga:inst3\|vga_read:read_and_output\|v_sync_out sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[63\] clock_50mhz 1.325 ns " "Info: Found hold time violation between source  pin or register \"vga:inst3\|vga_read:read_and_output\|v_sync_out\" and destination pin or register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[63\]\" for clock \"clock_50mhz\" (Hold time is 1.325 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.999 ns + Largest " "Info: + Largest clock skew is 1.999 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50mhz destination 6.616 ns + Longest register " "Info: + Longest clock path from clock \"clock_50mhz\" to destination register is 6.616 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50mhz } "NODE_NAME" } } { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns gen6mhz:inst1\|count\[2\] 2 REG LCFF_X1_Y18_N21 6 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 6; REG Node = 'gen6mhz:inst1\|count\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.118 ns" { clock_50mhz gen6mhz:inst1|count[2] } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.945 ns) + CELL(0.000 ns) 5.062 ns gen6mhz:inst1\|count\[2\]~clkctrl 3 COMB CLKCTRL_G0 1309 " "Info: 3: + IC(2.945 ns) + CELL(0.000 ns) = 5.062 ns; Loc. = CLKCTRL_G0; Fanout = 1309; COMB Node = 'gen6mhz:inst1\|count\[2\]~clkctrl'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.945 ns" { gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 6.616 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[63\] 4 REG LCFF_X35_Y19_N9 3 " "Info: 4: + IC(1.017 ns) + CELL(0.537 ns) = 6.616 ns; Loc. = LCFF_X35_Y19_N9; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[63\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.554 ns" { gen6mhz:inst1|count[2]~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[63] } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "/data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 1054 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 35.11 % ) " "Info: Total cell delay = 2.323 ns ( 35.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.293 ns ( 64.89 % ) " "Info: Total interconnect delay = 4.293 ns ( 64.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.616 ns" { clock_50mhz gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[63] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.616 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} gen6mhz:inst1|count[2]~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[63] {} } { 0.000ns 0.000ns 0.331ns 2.945ns 1.017ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50mhz source 4.617 ns - Shortest register " "Info: - Shortest clock path from clock \"clock_50mhz\" to source register is 4.617 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50mhz } "NODE_NAME" } } { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns gen6mhz:inst1\|count\[2\] 2 REG LCFF_X1_Y18_N21 6 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 6; REG Node = 'gen6mhz:inst1\|count\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.118 ns" { clock_50mhz gen6mhz:inst1|count[2] } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.963 ns) + CELL(0.537 ns) 4.617 ns vga:inst3\|vga_read:read_and_output\|v_sync_out 3 REG LCFF_X35_Y19_N5 4 " "Info: 3: + IC(1.963 ns) + CELL(0.537 ns) = 4.617 ns; Loc. = LCFF_X35_Y19_N5; Fanout = 4; REG Node = 'vga:inst3\|vga_read:read_and_output\|v_sync_out'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.500 ns" { gen6mhz:inst1|count[2] vga:inst3|vga_read:read_and_output|v_sync_out } "NODE_NAME" } } { "../VHDL/vga_read.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_read.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 50.31 % ) " "Info: Total cell delay = 2.323 ns ( 50.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.294 ns ( 49.69 % ) " "Info: Total interconnect delay = 2.294 ns ( 49.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.617 ns" { clock_50mhz gen6mhz:inst1|count[2] vga:inst3|vga_read:read_and_output|v_sync_out } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "4.617 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} vga:inst3|vga_read:read_and_output|v_sync_out {} } { 0.000ns 0.000ns 0.331ns 1.963ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.616 ns" { clock_50mhz gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[63] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.616 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} gen6mhz:inst1|count[2]~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[63] {} } { 0.000ns 0.000ns 0.331ns 2.945ns 1.017ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.617 ns" { clock_50mhz gen6mhz:inst1|count[2] vga:inst3|vga_read:read_and_output|v_sync_out } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "4.617 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} vga:inst3|vga_read:read_and_output|v_sync_out {} } { 0.000ns 0.000ns 0.331ns 1.963ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "../VHDL/vga_read.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_read.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.690 ns - Shortest register register " "Info: - Shortest register to register delay is 0.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga:inst3\|vga_read:read_and_output\|v_sync_out 1 REG LCFF_X35_Y19_N5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y19_N5; Fanout = 4; REG Node = 'vga:inst3\|vga_read:read_and_output\|v_sync_out'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { vga:inst3|vga_read:read_and_output|v_sync_out } "NODE_NAME" } } { "../VHDL/vga_read.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_read.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.366 ns) 0.690 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[63\] 2 REG LCFF_X35_Y19_N9 3 " "Info: 2: + IC(0.324 ns) + CELL(0.366 ns) = 0.690 ns; Loc. = LCFF_X35_Y19_N9; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[63\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.690 ns" { vga:inst3|vga_read:read_and_output|v_sync_out sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[63] } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "/data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 1054 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.366 ns ( 53.04 % ) " "Info: Total cell delay = 0.366 ns ( 53.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.324 ns ( 46.96 % ) " "Info: Total interconnect delay = 0.324 ns ( 46.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.690 ns" { vga:inst3|vga_read:read_and_output|v_sync_out sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[63] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "0.690 ns" { vga:inst3|vga_read:read_and_output|v_sync_out {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[63] {} } { 0.000ns 0.324ns } { 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "sld_signaltap.vhd" "" { Text "/data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 1054 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.616 ns" { clock_50mhz gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[63] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.616 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} gen6mhz:inst1|count[2]~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[63] {} } { 0.000ns 0.000ns 0.331ns 2.945ns 1.017ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.617 ns" { clock_50mhz gen6mhz:inst1|count[2] vga:inst3|vga_read:read_and_output|v_sync_out } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "4.617 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} vga:inst3|vga_read:read_and_output|v_sync_out {} } { 0.000ns 0.000ns 0.331ns 1.963ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.690 ns" { vga:inst3|vga_read:read_and_output|v_sync_out sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[63] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "0.690 ns" { vga:inst3|vga_read:read_and_output|v_sync_out {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[63] {} } { 0.000ns 0.324ns } { 0.000ns 0.366ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "piece_lut:inst7\|cur_rom_addr\[5\] piece_input\[1\] clock_50mhz 3.585 ns register " "Info: tsu for register \"piece_lut:inst7\|cur_rom_addr\[5\]\" (data pin = \"piece_input\[1\]\", clock pin = \"clock_50mhz\") is 3.585 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.240 ns + Longest pin register " "Info: + Longest pin to register delay is 10.240 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns piece_input\[1\] 1 PIN PIN_V1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 1; PIN Node = 'piece_input\[1\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { piece_input[1] } "NODE_NAME" } } { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 808 -560 -392 824 "piece_input" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.639 ns) + CELL(0.150 ns) 7.641 ns controller:inst4\|Selector30~0 2 COMB LCCOMB_X49_Y21_N24 1 " "Info: 2: + IC(6.639 ns) + CELL(0.150 ns) = 7.641 ns; Loc. = LCCOMB_X49_Y21_N24; Fanout = 1; COMB Node = 'controller:inst4\|Selector30~0'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.789 ns" { piece_input[1] controller:inst4|Selector30~0 } "NODE_NAME" } } { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.420 ns) 8.735 ns controller:inst4\|Selector30~1 3 COMB LCCOMB_X47_Y21_N22 2 " "Info: 3: + IC(0.674 ns) + CELL(0.420 ns) = 8.735 ns; Loc. = LCCOMB_X47_Y21_N22; Fanout = 2; COMB Node = 'controller:inst4\|Selector30~1'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.094 ns" { controller:inst4|Selector30~0 controller:inst4|Selector30~1 } "NODE_NAME" } } { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.150 ns) 9.610 ns controller:inst4\|Selector10~0 4 COMB LCCOMB_X46_Y23_N30 2 " "Info: 4: + IC(0.725 ns) + CELL(0.150 ns) = 9.610 ns; Loc. = LCCOMB_X46_Y23_N30; Fanout = 2; COMB Node = 'controller:inst4\|Selector10~0'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.875 ns" { controller:inst4|Selector30~1 controller:inst4|Selector10~0 } "NODE_NAME" } } { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.150 ns) 10.156 ns piece_lut:inst7\|Selector14~0 5 COMB LCCOMB_X45_Y23_N24 1 " "Info: 5: + IC(0.396 ns) + CELL(0.150 ns) = 10.156 ns; Loc. = LCCOMB_X45_Y23_N24; Fanout = 1; COMB Node = 'piece_lut:inst7\|Selector14~0'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.546 ns" { controller:inst4|Selector10~0 piece_lut:inst7|Selector14~0 } "NODE_NAME" } } { "../VHDL/piece_lut-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut-behaviour.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 10.240 ns piece_lut:inst7\|cur_rom_addr\[5\] 6 REG LCFF_X45_Y23_N25 2 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 10.240 ns; Loc. = LCFF_X45_Y23_N25; Fanout = 2; REG Node = 'piece_lut:inst7\|cur_rom_addr\[5\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { piece_lut:inst7|Selector14~0 piece_lut:inst7|cur_rom_addr[5] } "NODE_NAME" } } { "../VHDL/piece_lut-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut-behaviour.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 17.64 % ) " "Info: Total cell delay = 1.806 ns ( 17.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.434 ns ( 82.36 % ) " "Info: Total interconnect delay = 8.434 ns ( 82.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "10.240 ns" { piece_input[1] controller:inst4|Selector30~0 controller:inst4|Selector30~1 controller:inst4|Selector10~0 piece_lut:inst7|Selector14~0 piece_lut:inst7|cur_rom_addr[5] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "10.240 ns" { piece_input[1] {} piece_input[1]~combout {} controller:inst4|Selector30~0 {} controller:inst4|Selector30~1 {} controller:inst4|Selector10~0 {} piece_lut:inst7|Selector14~0 {} piece_lut:inst7|cur_rom_addr[5] {} } { 0.000ns 0.000ns 6.639ns 0.674ns 0.725ns 0.396ns 0.000ns } { 0.000ns 0.852ns 0.150ns 0.420ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../VHDL/piece_lut-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut-behaviour.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50mhz destination 6.619 ns - Shortest register " "Info: - Shortest clock path from clock \"clock_50mhz\" to destination register is 6.619 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50mhz } "NODE_NAME" } } { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns gen6mhz:inst1\|count\[2\] 2 REG LCFF_X1_Y18_N21 6 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 6; REG Node = 'gen6mhz:inst1\|count\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.118 ns" { clock_50mhz gen6mhz:inst1|count[2] } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.945 ns) + CELL(0.000 ns) 5.062 ns gen6mhz:inst1\|count\[2\]~clkctrl 3 COMB CLKCTRL_G0 1309 " "Info: 3: + IC(2.945 ns) + CELL(0.000 ns) = 5.062 ns; Loc. = CLKCTRL_G0; Fanout = 1309; COMB Node = 'gen6mhz:inst1\|count\[2\]~clkctrl'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.945 ns" { gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 6.619 ns piece_lut:inst7\|cur_rom_addr\[5\] 4 REG LCFF_X45_Y23_N25 2 " "Info: 4: + IC(1.020 ns) + CELL(0.537 ns) = 6.619 ns; Loc. = LCFF_X45_Y23_N25; Fanout = 2; REG Node = 'piece_lut:inst7\|cur_rom_addr\[5\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.557 ns" { gen6mhz:inst1|count[2]~clkctrl piece_lut:inst7|cur_rom_addr[5] } "NODE_NAME" } } { "../VHDL/piece_lut-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut-behaviour.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 35.10 % ) " "Info: Total cell delay = 2.323 ns ( 35.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.296 ns ( 64.90 % ) " "Info: Total interconnect delay = 4.296 ns ( 64.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.619 ns" { clock_50mhz gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl piece_lut:inst7|cur_rom_addr[5] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.619 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} gen6mhz:inst1|count[2]~clkctrl {} piece_lut:inst7|cur_rom_addr[5] {} } { 0.000ns 0.000ns 0.331ns 2.945ns 1.020ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "10.240 ns" { piece_input[1] controller:inst4|Selector30~0 controller:inst4|Selector30~1 controller:inst4|Selector10~0 piece_lut:inst7|Selector14~0 piece_lut:inst7|cur_rom_addr[5] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "10.240 ns" { piece_input[1] {} piece_input[1]~combout {} controller:inst4|Selector30~0 {} controller:inst4|Selector30~1 {} controller:inst4|Selector10~0 {} piece_lut:inst7|Selector14~0 {} piece_lut:inst7|cur_rom_addr[5] {} } { 0.000ns 0.000ns 6.639ns 0.674ns 0.725ns 0.396ns 0.000ns } { 0.000ns 0.852ns 0.150ns 0.420ns 0.150ns 0.150ns 0.084ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.619 ns" { clock_50mhz gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl piece_lut:inst7|cur_rom_addr[5] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.619 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} gen6mhz:inst1|count[2]~clkctrl {} piece_lut:inst7|cur_rom_addr[5] {} } { 0.000ns 0.000ns 0.331ns 2.945ns 1.020ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock_50mhz vga_hsync vga:inst3\|vga_read:read_and_output\|h_sync_out 11.970 ns register " "Info: tco from clock \"clock_50mhz\" to destination pin \"vga_hsync\" through register \"vga:inst3\|vga_read:read_and_output\|h_sync_out\" is 11.970 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50mhz source 6.632 ns + Longest register " "Info: + Longest clock path from clock \"clock_50mhz\" to source register is 6.632 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50mhz } "NODE_NAME" } } { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns gen6mhz:inst1\|count\[2\] 2 REG LCFF_X1_Y18_N21 6 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 6; REG Node = 'gen6mhz:inst1\|count\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.118 ns" { clock_50mhz gen6mhz:inst1|count[2] } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.945 ns) + CELL(0.000 ns) 5.062 ns gen6mhz:inst1\|count\[2\]~clkctrl 3 COMB CLKCTRL_G0 1309 " "Info: 3: + IC(2.945 ns) + CELL(0.000 ns) = 5.062 ns; Loc. = CLKCTRL_G0; Fanout = 1309; COMB Node = 'gen6mhz:inst1\|count\[2\]~clkctrl'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.945 ns" { gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 6.632 ns vga:inst3\|vga_read:read_and_output\|h_sync_out 4 REG LCFF_X28_Y23_N1 1 " "Info: 4: + IC(1.033 ns) + CELL(0.537 ns) = 6.632 ns; Loc. = LCFF_X28_Y23_N1; Fanout = 1; REG Node = 'vga:inst3\|vga_read:read_and_output\|h_sync_out'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.570 ns" { gen6mhz:inst1|count[2]~clkctrl vga:inst3|vga_read:read_and_output|h_sync_out } "NODE_NAME" } } { "../VHDL/vga_read.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_read.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 35.03 % ) " "Info: Total cell delay = 2.323 ns ( 35.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.309 ns ( 64.97 % ) " "Info: Total interconnect delay = 4.309 ns ( 64.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.632 ns" { clock_50mhz gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl vga:inst3|vga_read:read_and_output|h_sync_out } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.632 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} gen6mhz:inst1|count[2]~clkctrl {} vga:inst3|vga_read:read_and_output|h_sync_out {} } { 0.000ns 0.000ns 0.331ns 2.945ns 1.033ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../VHDL/vga_read.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_read.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.088 ns + Longest register pin " "Info: + Longest register to pin delay is 5.088 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga:inst3\|vga_read:read_and_output\|h_sync_out 1 REG LCFF_X28_Y23_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y23_N1; Fanout = 1; REG Node = 'vga:inst3\|vga_read:read_and_output\|h_sync_out'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { vga:inst3|vga_read:read_and_output|h_sync_out } "NODE_NAME" } } { "../VHDL/vga_read.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_read.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.280 ns) + CELL(2.808 ns) 5.088 ns vga_hsync 2 PIN PIN_A7 0 " "Info: 2: + IC(2.280 ns) + CELL(2.808 ns) = 5.088 ns; Loc. = PIN_A7; Fanout = 0; PIN Node = 'vga_hsync'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.088 ns" { vga:inst3|vga_read:read_and_output|h_sync_out vga_hsync } "NODE_NAME" } } { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 112 912 1088 128 "vga_hsync" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.808 ns ( 55.19 % ) " "Info: Total cell delay = 2.808 ns ( 55.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.280 ns ( 44.81 % ) " "Info: Total interconnect delay = 2.280 ns ( 44.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.088 ns" { vga:inst3|vga_read:read_and_output|h_sync_out vga_hsync } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "5.088 ns" { vga:inst3|vga_read:read_and_output|h_sync_out {} vga_hsync {} } { 0.000ns 2.280ns } { 0.000ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.632 ns" { clock_50mhz gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl vga:inst3|vga_read:read_and_output|h_sync_out } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.632 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} gen6mhz:inst1|count[2]~clkctrl {} vga:inst3|vga_read:read_and_output|h_sync_out {} } { 0.000ns 0.000ns 0.331ns 2.945ns 1.033ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.088 ns" { vga:inst3|vga_read:read_and_output|h_sync_out vga_hsync } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "5.088 ns" { vga:inst3|vga_read:read_and_output|h_sync_out {} vga_hsync {} } { 0.000ns 2.280ns } { 0.000ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.612 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.612 ns) 2.612 ns altera_reserved_tdo 2 PIN PIN_M7 0 " "Info: 2: + IC(0.000 ns) + CELL(2.612 ns) = 2.612 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.612 ns ( 100.00 % ) " "Info: Total cell delay = 2.612 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "2.612 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.612ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "timer:inst9\|state.klaar rst clock_50mhz 4.816 ns register " "Info: th for register \"timer:inst9\|state.klaar\" (data pin = \"rst\", clock pin = \"clock_50mhz\") is 4.816 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50mhz destination 8.205 ns + Longest register " "Info: + Longest clock path from clock \"clock_50mhz\" to destination register is 8.205 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50mhz } "NODE_NAME" } } { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns gen6mhz:inst1\|count\[2\] 2 REG LCFF_X1_Y18_N21 6 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 6; REG Node = 'gen6mhz:inst1\|count\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.118 ns" { clock_50mhz gen6mhz:inst1|count[2] } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.963 ns) + CELL(0.787 ns) 4.867 ns vga:inst3\|vga_read:read_and_output\|v_sync_out 3 REG LCFF_X35_Y19_N5 4 " "Info: 3: + IC(1.963 ns) + CELL(0.787 ns) = 4.867 ns; Loc. = LCFF_X35_Y19_N5; Fanout = 4; REG Node = 'vga:inst3\|vga_read:read_and_output\|v_sync_out'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.750 ns" { gen6mhz:inst1|count[2] vga:inst3|vga_read:read_and_output|v_sync_out } "NODE_NAME" } } { "../VHDL/vga_read.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_read.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 5.190 ns timer:inst9\|clk_sig 4 COMB LCCOMB_X35_Y19_N4 1 " "Info: 4: + IC(0.000 ns) + CELL(0.323 ns) = 5.190 ns; Loc. = LCCOMB_X35_Y19_N4; Fanout = 1; COMB Node = 'timer:inst9\|clk_sig'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.323 ns" { vga:inst3|vga_read:read_and_output|v_sync_out timer:inst9|clk_sig } "NODE_NAME" } } { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.464 ns) + CELL(0.000 ns) 6.654 ns timer:inst9\|clk_sig~clkctrl 5 COMB CLKCTRL_G4 12 " "Info: 5: + IC(1.464 ns) + CELL(0.000 ns) = 6.654 ns; Loc. = CLKCTRL_G4; Fanout = 12; COMB Node = 'timer:inst9\|clk_sig~clkctrl'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.464 ns" { timer:inst9|clk_sig timer:inst9|clk_sig~clkctrl } "NODE_NAME" } } { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 8.205 ns timer:inst9\|state.klaar 6 REG LCFF_X43_Y20_N21 3 " "Info: 6: + IC(1.014 ns) + CELL(0.537 ns) = 8.205 ns; Loc. = LCFF_X43_Y20_N21; Fanout = 3; REG Node = 'timer:inst9\|state.klaar'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.551 ns" { timer:inst9|clk_sig~clkctrl timer:inst9|state.klaar } "NODE_NAME" } } { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.433 ns ( 41.84 % ) " "Info: Total cell delay = 3.433 ns ( 41.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.772 ns ( 58.16 % ) " "Info: Total interconnect delay = 4.772 ns ( 58.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "8.205 ns" { clock_50mhz gen6mhz:inst1|count[2] vga:inst3|vga_read:read_and_output|v_sync_out timer:inst9|clk_sig timer:inst9|clk_sig~clkctrl timer:inst9|state.klaar } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "8.205 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} vga:inst3|vga_read:read_and_output|v_sync_out {} timer:inst9|clk_sig {} timer:inst9|clk_sig~clkctrl {} timer:inst9|state.klaar {} } { 0.000ns 0.000ns 0.331ns 1.963ns 0.000ns 1.464ns 1.014ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.323ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 8 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.655 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.655 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns rst 1 CLK PIN_N25 238 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 238; CLK Node = 'rst'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 24 176 344 40 "rst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.422 ns) + CELL(0.398 ns) 2.819 ns timer:inst9\|count\[1\]~10 2 COMB LCCOMB_X44_Y20_N26 5 " "Info: 2: + IC(1.422 ns) + CELL(0.398 ns) = 2.819 ns; Loc. = LCCOMB_X44_Y20_N26; Fanout = 5; COMB Node = 'timer:inst9\|count\[1\]~10'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.820 ns" { rst timer:inst9|count[1]~10 } "NODE_NAME" } } { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.477 ns) + CELL(0.275 ns) 3.571 ns timer:inst9\|state~10 3 COMB LCCOMB_X43_Y20_N20 1 " "Info: 3: + IC(0.477 ns) + CELL(0.275 ns) = 3.571 ns; Loc. = LCCOMB_X43_Y20_N20; Fanout = 1; COMB Node = 'timer:inst9\|state~10'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.752 ns" { timer:inst9|count[1]~10 timer:inst9|state~10 } "NODE_NAME" } } { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.655 ns timer:inst9\|state.klaar 4 REG LCFF_X43_Y20_N21 3 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.655 ns; Loc. = LCFF_X43_Y20_N21; Fanout = 3; REG Node = 'timer:inst9\|state.klaar'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { timer:inst9|state~10 timer:inst9|state.klaar } "NODE_NAME" } } { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 48.04 % ) " "Info: Total cell delay = 1.756 ns ( 48.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.899 ns ( 51.96 % ) " "Info: Total interconnect delay = 1.899 ns ( 51.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.655 ns" { rst timer:inst9|count[1]~10 timer:inst9|state~10 timer:inst9|state.klaar } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "3.655 ns" { rst {} rst~combout {} timer:inst9|count[1]~10 {} timer:inst9|state~10 {} timer:inst9|state.klaar {} } { 0.000ns 0.000ns 1.422ns 0.477ns 0.000ns } { 0.000ns 0.999ns 0.398ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "8.205 ns" { clock_50mhz gen6mhz:inst1|count[2] vga:inst3|vga_read:read_and_output|v_sync_out timer:inst9|clk_sig timer:inst9|clk_sig~clkctrl timer:inst9|state.klaar } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "8.205 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} vga:inst3|vga_read:read_and_output|v_sync_out {} timer:inst9|clk_sig {} timer:inst9|clk_sig~clkctrl {} timer:inst9|state.klaar {} } { 0.000ns 0.000ns 0.331ns 1.963ns 0.000ns 1.464ns 1.014ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.323ns 0.000ns 0.537ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.655 ns" { rst timer:inst9|count[1]~10 timer:inst9|state~10 timer:inst9|state.klaar } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "3.655 ns" { rst {} rst~combout {} timer:inst9|count[1]~10 {} timer:inst9|state~10 {} timer:inst9|state.klaar {} } { 0.000ns 0.000ns 1.422ns 0.477ns 0.000ns } { 0.000ns 0.999ns 0.398ns 0.275ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "207 " "Info: Peak virtual memory: 207 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  4 15:02:56 2013 " "Info: Processing ended: Wed Dec  4 15:02:56 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 99 s " "Info: Quartus II Full Compilation was successful. 0 errors, 99 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
