Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Nov 27 11:06:23 2023
| Host         : LAPTOP-C4TH2FVQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file matrix_2x2_timing_summary_routed.rpt -pb matrix_2x2_timing_summary_routed.pb -rpx matrix_2x2_timing_summary_routed.rpx -warn_on_violation
| Design       : matrix_2x2
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button4
                            (input port)
  Destination:            gpio4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.118ns  (logic 5.021ns (61.844%)  route 3.098ns (38.156%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  button4 (IN)
                         net (fo=0)                   0.000     0.000    button4
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  button4_IBUF_inst/O
                         net (fo=2, routed)           3.098     4.544    gpio8_OBUF
    V13                  OBUF (Prop_obuf_I_O)         3.574     8.118 r  gpio4_OBUF_inst/O
                         net (fo=0)                   0.000     8.118    gpio4
    V13                                                               r  gpio4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button1
                            (input port)
  Destination:            gpio3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.044ns  (logic 5.050ns (62.784%)  route 2.994ns (37.216%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  button1 (IN)
                         net (fo=0)                   0.000     0.000    button1
    V17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  button1_IBUF_inst/O
                         net (fo=2, routed)           2.994     4.469    gpio3_OBUF
    U13                  OBUF (Prop_obuf_I_O)         3.574     8.044 r  gpio3_OBUF_inst/O
                         net (fo=0)                   0.000     8.044    gpio3
    U13                                                               r  gpio3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button3
                            (input port)
  Destination:            gpio2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.993ns  (logic 5.078ns (63.534%)  route 2.915ns (36.466%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  button3 (IN)
                         net (fo=0)                   0.000     0.000    button3
    V18                  IBUF (Prop_ibuf_I_O)         1.472     1.472 r  button3_IBUF_inst/O
                         net (fo=2, routed)           2.915     4.387    gpio6_OBUF
    U12                  OBUF (Prop_obuf_I_O)         3.606     7.993 r  gpio2_OBUF_inst/O
                         net (fo=0)                   0.000     7.993    gpio2
    U12                                                               r  gpio2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button3
                            (input port)
  Destination:            gpio6
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.755ns  (logic 5.038ns (64.973%)  route 2.716ns (35.027%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  button3 (IN)
                         net (fo=0)                   0.000     0.000    button3
    V18                  IBUF (Prop_ibuf_I_O)         1.472     1.472 r  button3_IBUF_inst/O
                         net (fo=2, routed)           2.716     4.188    gpio6_OBUF
    T15                  OBUF (Prop_obuf_I_O)         3.566     7.755 r  gpio6_OBUF_inst/O
                         net (fo=0)                   0.000     7.755    gpio6
    T15                                                               r  gpio6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button1
                            (input port)
  Destination:            gpio1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.749ns  (logic 5.039ns (65.026%)  route 2.710ns (34.974%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  button1 (IN)
                         net (fo=0)                   0.000     0.000    button1
    V17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  button1_IBUF_inst/O
                         net (fo=2, routed)           2.710     4.186    gpio3_OBUF
    T14                  OBUF (Prop_obuf_I_O)         3.563     7.749 r  gpio1_OBUF_inst/O
                         net (fo=0)                   0.000     7.749    gpio1
    T14                                                               r  gpio1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button4
                            (input port)
  Destination:            gpio8
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.636ns  (logic 5.027ns (65.824%)  route 2.610ns (34.176%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  button4 (IN)
                         net (fo=0)                   0.000     0.000    button4
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  button4_IBUF_inst/O
                         net (fo=2, routed)           2.610     4.057    gpio8_OBUF
    U17                  OBUF (Prop_obuf_I_O)         3.580     7.636 r  gpio8_OBUF_inst/O
                         net (fo=0)                   0.000     7.636    gpio8
    U17                                                               r  gpio8 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button2
                            (input port)
  Destination:            gpio7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.621ns  (logic 5.034ns (66.054%)  route 2.587ns (33.946%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  button2 (IN)
                         net (fo=0)                   0.000     0.000    button2
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  button2_IBUF_inst/O
                         net (fo=2, routed)           2.587     4.115    gpio7_OBUF
    R16                  OBUF (Prop_obuf_I_O)         3.506     7.621 r  gpio7_OBUF_inst/O
                         net (fo=0)                   0.000     7.621    gpio7
    R16                                                               r  gpio7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button2
                            (input port)
  Destination:            gpio5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.098ns  (logic 5.152ns (72.585%)  route 1.946ns (27.415%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  button2 (IN)
                         net (fo=0)                   0.000     0.000    button2
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  button2_IBUF_inst/O
                         net (fo=2, routed)           1.946     3.474    gpio7_OBUF
    V15                  OBUF (Prop_obuf_I_O)         3.624     7.098 r  gpio5_OBUF_inst/O
                         net (fo=0)                   0.000     7.098    gpio5
    V15                                                               r  gpio5 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button2
                            (input port)
  Destination:            gpio5
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.000ns  (logic 1.619ns (80.957%)  route 0.381ns (19.043%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  button2 (IN)
                         net (fo=0)                   0.000     0.000    button2
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  button2_IBUF_inst/O
                         net (fo=2, routed)           0.381     0.676    gpio7_OBUF
    V15                  OBUF (Prop_obuf_I_O)         1.324     2.000 r  gpio5_OBUF_inst/O
                         net (fo=0)                   0.000     2.000    gpio5
    V15                                                               r  gpio5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button4
                            (input port)
  Destination:            gpio8
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.162ns  (logic 1.495ns (69.157%)  route 0.667ns (30.843%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  button4 (IN)
                         net (fo=0)                   0.000     0.000    button4
    R17                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  button4_IBUF_inst/O
                         net (fo=2, routed)           0.667     0.882    gpio8_OBUF
    U17                  OBUF (Prop_obuf_I_O)         1.280     2.162 r  gpio8_OBUF_inst/O
                         net (fo=0)                   0.000     2.162    gpio8
    U17                                                               r  gpio8 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button2
                            (input port)
  Destination:            gpio7
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.167ns  (logic 1.502ns (69.317%)  route 0.665ns (30.683%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  button2 (IN)
                         net (fo=0)                   0.000     0.000    button2
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  button2_IBUF_inst/O
                         net (fo=2, routed)           0.665     0.961    gpio7_OBUF
    R16                  OBUF (Prop_obuf_I_O)         1.207     2.167 r  gpio7_OBUF_inst/O
                         net (fo=0)                   0.000     2.167    gpio7
    R16                                                               r  gpio7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button1
                            (input port)
  Destination:            gpio1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.189ns  (logic 1.507ns (68.876%)  route 0.681ns (31.124%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  button1 (IN)
                         net (fo=0)                   0.000     0.000    button1
    V17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  button1_IBUF_inst/O
                         net (fo=2, routed)           0.681     0.925    gpio3_OBUF
    T14                  OBUF (Prop_obuf_I_O)         1.264     2.189 r  gpio1_OBUF_inst/O
                         net (fo=0)                   0.000     2.189    gpio1
    T14                                                               r  gpio1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button3
                            (input port)
  Destination:            gpio6
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.194ns  (logic 1.507ns (68.680%)  route 0.687ns (31.320%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  button3 (IN)
                         net (fo=0)                   0.000     0.000    button3
    V18                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  button3_IBUF_inst/O
                         net (fo=2, routed)           0.687     0.927    gpio6_OBUF
    T15                  OBUF (Prop_obuf_I_O)         1.267     2.194 r  gpio6_OBUF_inst/O
                         net (fo=0)                   0.000     2.194    gpio6
    T15                                                               r  gpio6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button3
                            (input port)
  Destination:            gpio2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.316ns  (logic 1.546ns (66.766%)  route 0.770ns (33.234%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  button3 (IN)
                         net (fo=0)                   0.000     0.000    button3
    V18                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  button3_IBUF_inst/O
                         net (fo=2, routed)           0.770     1.010    gpio6_OBUF
    U12                  OBUF (Prop_obuf_I_O)         1.306     2.316 r  gpio2_OBUF_inst/O
                         net (fo=0)                   0.000     2.316    gpio2
    U12                                                               r  gpio2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button1
                            (input port)
  Destination:            gpio3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.319ns  (logic 1.519ns (65.481%)  route 0.801ns (34.519%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  button1 (IN)
                         net (fo=0)                   0.000     0.000    button1
    V17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  button1_IBUF_inst/O
                         net (fo=2, routed)           0.801     1.044    gpio3_OBUF
    U13                  OBUF (Prop_obuf_I_O)         1.275     2.319 r  gpio3_OBUF_inst/O
                         net (fo=0)                   0.000     2.319    gpio3
    U13                                                               r  gpio3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button4
                            (input port)
  Destination:            gpio4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.370ns  (logic 1.489ns (62.844%)  route 0.881ns (37.156%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  button4 (IN)
                         net (fo=0)                   0.000     0.000    button4
    R17                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  button4_IBUF_inst/O
                         net (fo=2, routed)           0.881     1.096    gpio8_OBUF
    V13                  OBUF (Prop_obuf_I_O)         1.274     2.370 r  gpio4_OBUF_inst/O
                         net (fo=0)                   0.000     2.370    gpio4
    V13                                                               r  gpio4 (OUT)
  -------------------------------------------------------------------    -------------------





