Fitter report for DE10_Standard_Audio
Thu Mar 20 00:58:11 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. I/O Assignment Warnings
 19. PLL Usage Summary
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Routing Usage Summary
 28. I/O Rules Summary
 29. I/O Rules Details
 30. I/O Rules Matrix
 31. Fitter Device Options
 32. Operating Settings and Conditions
 33. Estimated Delay Added for Hold Timing Summary
 34. Estimated Delay Added for Hold Timing Details
 35. Fitter Messages
 36. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+---------------------------------+------------------------------------------------+
; Fitter Status                   ; Successful - Thu Mar 20 00:58:11 2025          ;
; Quartus Prime Version           ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                   ; DE10_Standard_Audio                            ;
; Top-level Entity Name           ; DE10_Standard_Audio                            ;
; Family                          ; Cyclone V                                      ;
; Device                          ; 5CSXFC6D6F31C6                                 ;
; Timing Models                   ; Final                                          ;
; Logic utilization (in ALMs)     ; 1,328 / 41,910 ( 3 % )                         ;
; Total registers                 ; 1906                                           ;
; Total pins                      ; 33 / 499 ( 7 % )                               ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 2,203,632 / 5,662,720 ( 39 % )                 ;
; Total RAM Blocks                ; 281 / 553 ( 51 % )                             ;
; Total DSP Blocks                ; 0 / 112 ( 0 % )                                ;
; Total HSSI RX PCSs              ; 0 / 9 ( 0 % )                                  ;
; Total HSSI PMA RX Deserializers ; 0 / 9 ( 0 % )                                  ;
; Total HSSI TX PCSs              ; 0 / 9 ( 0 % )                                  ;
; Total HSSI PMA TX Serializers   ; 0 / 9 ( 0 % )                                  ;
; Total PLLs                      ; 1 / 15 ( 7 % )                                 ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                  ;
+---------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CSXFC6D6F31C6                        ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.20        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   7.0%      ;
;     Processor 3            ;   6.8%      ;
;     Processor 4            ;   6.7%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                     ; Action          ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                   ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; audio_system:u0|audio_system_audio_pll_0:audio_pll_0|audio_system_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CLOCK_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                    ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:audio_system_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|audio_system_jtag_uart_0_scfifo_w:the_audio_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:audio_system_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|audio_system_jtag_uart_0_scfifo_w:the_audio_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:audio_system_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|audio_system_jtag_uart_0_scfifo_w:the_audio_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:audio_system_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|audio_system_jtag_uart_0_scfifo_w:the_audio_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:audio_system_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|audio_system_jtag_uart_0_scfifo_w:the_audio_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:audio_system_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|audio_system_jtag_uart_0_scfifo_w:the_audio_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:audio_system_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|audio_system_jtag_uart_0_scfifo_w:the_audio_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:audio_system_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|audio_system_jtag_uart_0_scfifo_w:the_audio_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; audio_system:u0|audio_system_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0]~DUPLICATE                                                                                                    ;                  ;                       ;
; audio_system:u0|audio_system_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[2]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[2]~DUPLICATE                                                                                                    ;                  ;                       ;
; audio_system:u0|audio_system_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff~DUPLICATE                                                                                                                                  ;                  ;                       ;
; audio_system:u0|audio_system_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[5]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[5]~DUPLICATE                                                                                                ;                  ;                       ;
; audio_system:u0|audio_system_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[1]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[1]~DUPLICATE                                                                                                    ;                  ;                       ;
; audio_system:u0|audio_system_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[2]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[2]~DUPLICATE                                                                                                    ;                  ;                       ;
; audio_system:u0|audio_system_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[3]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[3]~DUPLICATE                                                                                                    ;                  ;                       ;
; audio_system:u0|audio_system_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[5]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[5]~DUPLICATE                                                                                                    ;                  ;                       ;
; audio_system:u0|audio_system_audio:audio|altera_up_clock_edge:DAC_Left_Right_Clock_Edges|last_test_clk                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_audio:audio|altera_up_clock_edge:DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE                                                                                                                                                                                                                                                   ;                  ;                       ;
; audio_system:u0|audio_system_audio:audio|readdata[1]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_audio:audio|readdata[1]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; audio_system:u0|audio_system_audio:audio|readdata[2]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_audio:audio|readdata[2]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; audio_system:u0|audio_system_audio:audio|readdata[21]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_audio:audio|readdata[21]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; audio_system:u0|audio_system_audio_config:audio_config|altera_up_av_config_auto_init:AV_Config_Auto_Init|auto_init_complete                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_audio_config:audio_config|altera_up_av_config_auto_init:AV_Config_Auto_Init|auto_init_complete~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; audio_system:u0|audio_system_audio_config:audio_config|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[2]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_audio_config:audio_config|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[2]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; audio_system:u0|audio_system_audio_config:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter[0]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_audio_config:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter[0]~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; audio_system:u0|audio_system_audio_config:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[9]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_audio_config:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[9]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; audio_system:u0|audio_system_audio_config:audio_config|control_reg[17]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_audio_config:audio_config|control_reg[17]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|audio_system_jtag_uart_0_scfifo_w:the_audio_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|audio_system_jtag_uart_0_scfifo_w:the_audio_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~DUPLICATE                                                                                                                                 ;                  ;                       ;
; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|audio_system_jtag_uart_0_scfifo_w:the_audio_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|audio_system_jtag_uart_0_scfifo_w:the_audio_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]~DUPLICATE                                                                                                ;                  ;                       ;
; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|ien_AF                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|ien_AF~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; audio_system:u0|audio_system_led_pio:led_pio|data_out[0]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_led_pio:led_pio|data_out[0]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; audio_system:u0|audio_system_led_pio:led_pio|data_out[9]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_led_pio:led_pio|data_out[9]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][78]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_config_avalon_av_config_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_config_avalon_av_config_slave_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                 ;                  ;                       ;
; audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_pio_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_pio_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20]~DUPLICATE                                                                                                                                                                                              ;                  ;                       ;
; audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23]~DUPLICATE                                                                                                                                                                                              ;                  ;                       ;
; audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|audio_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|saved_grant[0]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|audio_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|D_iw[7]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|D_iw[7]~DUPLICATE                                                                                                                                                                                                                                                         ;                  ;                       ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|D_iw[8]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|D_iw[8]~DUPLICATE                                                                                                                                                                                                                                                         ;                  ;                       ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[1]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[1]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[2]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[2]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[8]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[8]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[15]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[15]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[16]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[16]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[17]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[17]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[22]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[22]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|E_src1[2]~DUPLICATE                                                                                                                                                                                                                                                       ;                  ;                       ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|E_src2[2]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|E_src2[2]~DUPLICATE                                                                                                                                                                                                                                                       ;                  ;                       ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|F_pc[2]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|F_pc[2]~DUPLICATE                                                                                                                                                                                                                                                         ;                  ;                       ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|F_pc[16]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|F_pc[16]~DUPLICATE                                                                                                                                                                                                                                                        ;                  ;                       ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|R_ctrl_force_src2_zero                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|R_ctrl_force_src2_zero~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot_right                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot_right~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|R_ctrl_wrctl_inst                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|R_ctrl_wrctl_inst~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|W_alu_result[5]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|W_alu_result[5]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|W_alu_result[15]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|W_alu_result[15]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|W_alu_result[18]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|W_alu_result[18]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|W_estatus_reg                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|W_estatus_reg~DUPLICATE                                                                                                                                                                                                                                                   ;                  ;                       ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[1]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[1]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|write                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|write~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[0]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[0]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|d_byteenable[0]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|d_byteenable[0]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|d_writedata[7]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|d_writedata[7]~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|d_writedata[21]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|d_writedata[21]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|hbreak_enabled~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; audio_system:u0|audio_system_timer_0:timer_0|internal_counter[1]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_timer_0:timer_0|internal_counter[1]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; audio_system:u0|audio_system_timer_0:timer_0|internal_counter[3]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_timer_0:timer_0|internal_counter[3]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; audio_system:u0|audio_system_timer_0:timer_0|internal_counter[5]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_timer_0:timer_0|internal_counter[5]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; audio_system:u0|audio_system_timer_0:timer_0|internal_counter[6]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_timer_0:timer_0|internal_counter[6]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; audio_system:u0|audio_system_timer_0:timer_0|internal_counter[11]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_timer_0:timer_0|internal_counter[11]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; audio_system:u0|audio_system_timer_0:timer_0|internal_counter[14]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_timer_0:timer_0|internal_counter[14]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; audio_system:u0|audio_system_timer_0:timer_0|internal_counter[17]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_timer_0:timer_0|internal_counter[17]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; audio_system:u0|audio_system_timer_0:timer_0|internal_counter[21]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_timer_0:timer_0|internal_counter[21]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; audio_system:u0|audio_system_timer_0:timer_0|internal_counter[22]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_timer_0:timer_0|internal_counter[22]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; audio_system:u0|audio_system_timer_0:timer_0|internal_counter[27]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_timer_0:timer_0|internal_counter[27]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; audio_system:u0|audio_system_timer_0:timer_0|internal_counter[28]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_timer_0:timer_0|internal_counter[28]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; audio_system:u0|audio_system_timer_0:timer_0|internal_counter[31]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_timer_0:timer_0|internal_counter[31]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; audio_system:u0|audio_system_timer_0:timer_0|period_l_register[2]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_timer_0:timer_0|period_l_register[2]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; audio_system:u0|audio_system_timer_0:timer_0|timeout_occurred                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_system:u0|audio_system_timer_0:timer_0|timeout_occurred~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE                             ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~DUPLICATE                             ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~DUPLICATE                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~DUPLICATE ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~DUPLICATE ;                  ;                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                             ;
+----------+----------------+--------------+---------------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To          ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+---------------------+---------------+----------------+
; Location ;                ;              ; ADC_CONVST          ; PIN_Y21       ; QSF Assignment ;
; Location ;                ;              ; ADC_SCLK            ; PIN_W24       ; QSF Assignment ;
; Location ;                ;              ; ADC_SDI             ; PIN_W22       ; QSF Assignment ;
; Location ;                ;              ; ADC_SDO             ; PIN_V23       ; QSF Assignment ;
; Location ;                ;              ; AUD_XCK             ; PIN_AH30      ; QSF Assignment ;
; Location ;                ;              ; CLOCK2_50           ; PIN_AA16      ; QSF Assignment ;
; Location ;                ;              ; CLOCK3_50           ; PIN_Y26       ; QSF Assignment ;
; Location ;                ;              ; CLOCK4_50           ; PIN_K14       ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[0]        ; PIN_AK14      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[10]       ; PIN_AG12      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[11]       ; PIN_AH13      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[12]       ; PIN_AJ14      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[1]        ; PIN_AH14      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[2]        ; PIN_AG15      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[3]        ; PIN_AE14      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[4]        ; PIN_AB15      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[5]        ; PIN_AC14      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[6]        ; PIN_AD14      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[7]        ; PIN_AF15      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[8]        ; PIN_AH15      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[9]        ; PIN_AG13      ; QSF Assignment ;
; Location ;                ;              ; DRAM_BA[0]          ; PIN_AF13      ; QSF Assignment ;
; Location ;                ;              ; DRAM_BA[1]          ; PIN_AJ12      ; QSF Assignment ;
; Location ;                ;              ; DRAM_CAS_N          ; PIN_AF11      ; QSF Assignment ;
; Location ;                ;              ; DRAM_CKE            ; PIN_AK13      ; QSF Assignment ;
; Location ;                ;              ; DRAM_CLK            ; PIN_AH12      ; QSF Assignment ;
; Location ;                ;              ; DRAM_CS_N           ; PIN_AG11      ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[0]          ; PIN_AK6       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[10]         ; PIN_AJ9       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[11]         ; PIN_AH9       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[12]         ; PIN_AH8       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[13]         ; PIN_AH7       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[14]         ; PIN_AJ6       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[15]         ; PIN_AJ5       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[1]          ; PIN_AJ7       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[2]          ; PIN_AK7       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[3]          ; PIN_AK8       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[4]          ; PIN_AK9       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[5]          ; PIN_AG10      ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[6]          ; PIN_AK11      ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[7]          ; PIN_AJ11      ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[8]          ; PIN_AH10      ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[9]          ; PIN_AJ10      ; QSF Assignment ;
; Location ;                ;              ; DRAM_LDQM           ; PIN_AB13      ; QSF Assignment ;
; Location ;                ;              ; DRAM_RAS_N          ; PIN_AE13      ; QSF Assignment ;
; Location ;                ;              ; DRAM_UDQM           ; PIN_AK12      ; QSF Assignment ;
; Location ;                ;              ; DRAM_WE_N           ; PIN_AA13      ; QSF Assignment ;
; Location ;                ;              ; GPIO[0]             ; PIN_W15       ; QSF Assignment ;
; Location ;                ;              ; GPIO[10]            ; PIN_AG1       ; QSF Assignment ;
; Location ;                ;              ; GPIO[11]            ; PIN_AG2       ; QSF Assignment ;
; Location ;                ;              ; GPIO[12]            ; PIN_AG3       ; QSF Assignment ;
; Location ;                ;              ; GPIO[13]            ; PIN_AG5       ; QSF Assignment ;
; Location ;                ;              ; GPIO[14]            ; PIN_AG6       ; QSF Assignment ;
; Location ;                ;              ; GPIO[15]            ; PIN_AG7       ; QSF Assignment ;
; Location ;                ;              ; GPIO[16]            ; PIN_AG8       ; QSF Assignment ;
; Location ;                ;              ; GPIO[17]            ; PIN_AF4       ; QSF Assignment ;
; Location ;                ;              ; GPIO[18]            ; PIN_AF5       ; QSF Assignment ;
; Location ;                ;              ; GPIO[19]            ; PIN_AF6       ; QSF Assignment ;
; Location ;                ;              ; GPIO[1]             ; PIN_AK2       ; QSF Assignment ;
; Location ;                ;              ; GPIO[20]            ; PIN_AF8       ; QSF Assignment ;
; Location ;                ;              ; GPIO[21]            ; PIN_AF9       ; QSF Assignment ;
; Location ;                ;              ; GPIO[22]            ; PIN_AF10      ; QSF Assignment ;
; Location ;                ;              ; GPIO[23]            ; PIN_AE7       ; QSF Assignment ;
; Location ;                ;              ; GPIO[24]            ; PIN_AE9       ; QSF Assignment ;
; Location ;                ;              ; GPIO[25]            ; PIN_AE11      ; QSF Assignment ;
; Location ;                ;              ; GPIO[26]            ; PIN_AE12      ; QSF Assignment ;
; Location ;                ;              ; GPIO[27]            ; PIN_AD7       ; QSF Assignment ;
; Location ;                ;              ; GPIO[28]            ; PIN_AD9       ; QSF Assignment ;
; Location ;                ;              ; GPIO[29]            ; PIN_AD10      ; QSF Assignment ;
; Location ;                ;              ; GPIO[2]             ; PIN_Y16       ; QSF Assignment ;
; Location ;                ;              ; GPIO[30]            ; PIN_AD11      ; QSF Assignment ;
; Location ;                ;              ; GPIO[31]            ; PIN_AD12      ; QSF Assignment ;
; Location ;                ;              ; GPIO[32]            ; PIN_AC9       ; QSF Assignment ;
; Location ;                ;              ; GPIO[33]            ; PIN_AC12      ; QSF Assignment ;
; Location ;                ;              ; GPIO[34]            ; PIN_AB12      ; QSF Assignment ;
; Location ;                ;              ; GPIO[35]            ; PIN_AA12      ; QSF Assignment ;
; Location ;                ;              ; GPIO[3]             ; PIN_AK3       ; QSF Assignment ;
; Location ;                ;              ; GPIO[4]             ; PIN_AJ1       ; QSF Assignment ;
; Location ;                ;              ; GPIO[5]             ; PIN_AJ2       ; QSF Assignment ;
; Location ;                ;              ; GPIO[6]             ; PIN_AH2       ; QSF Assignment ;
; Location ;                ;              ; GPIO[7]             ; PIN_AH3       ; QSF Assignment ;
; Location ;                ;              ; GPIO[8]             ; PIN_AH4       ; QSF Assignment ;
; Location ;                ;              ; GPIO[9]             ; PIN_AH5       ; QSF Assignment ;
; Location ;                ;              ; HEX0[0]             ; PIN_W17       ; QSF Assignment ;
; Location ;                ;              ; HEX0[1]             ; PIN_V18       ; QSF Assignment ;
; Location ;                ;              ; HEX0[2]             ; PIN_AG17      ; QSF Assignment ;
; Location ;                ;              ; HEX0[3]             ; PIN_AG16      ; QSF Assignment ;
; Location ;                ;              ; HEX0[4]             ; PIN_AH17      ; QSF Assignment ;
; Location ;                ;              ; HEX0[5]             ; PIN_AG18      ; QSF Assignment ;
; Location ;                ;              ; HEX0[6]             ; PIN_AH18      ; QSF Assignment ;
; Location ;                ;              ; HEX1[0]             ; PIN_AF16      ; QSF Assignment ;
; Location ;                ;              ; HEX1[1]             ; PIN_V16       ; QSF Assignment ;
; Location ;                ;              ; HEX1[2]             ; PIN_AE16      ; QSF Assignment ;
; Location ;                ;              ; HEX1[3]             ; PIN_AD17      ; QSF Assignment ;
; Location ;                ;              ; HEX1[4]             ; PIN_AE18      ; QSF Assignment ;
; Location ;                ;              ; HEX1[5]             ; PIN_AE17      ; QSF Assignment ;
; Location ;                ;              ; HEX1[6]             ; PIN_V17       ; QSF Assignment ;
; Location ;                ;              ; HEX2[0]             ; PIN_AA21      ; QSF Assignment ;
; Location ;                ;              ; HEX2[1]             ; PIN_AB17      ; QSF Assignment ;
; Location ;                ;              ; HEX2[2]             ; PIN_AA18      ; QSF Assignment ;
; Location ;                ;              ; HEX2[3]             ; PIN_Y17       ; QSF Assignment ;
; Location ;                ;              ; HEX2[4]             ; PIN_Y18       ; QSF Assignment ;
; Location ;                ;              ; HEX2[5]             ; PIN_AF18      ; QSF Assignment ;
; Location ;                ;              ; HEX2[6]             ; PIN_W16       ; QSF Assignment ;
; Location ;                ;              ; HEX3[0]             ; PIN_Y19       ; QSF Assignment ;
; Location ;                ;              ; HEX3[1]             ; PIN_W19       ; QSF Assignment ;
; Location ;                ;              ; HEX3[2]             ; PIN_AD19      ; QSF Assignment ;
; Location ;                ;              ; HEX3[3]             ; PIN_AA20      ; QSF Assignment ;
; Location ;                ;              ; HEX3[4]             ; PIN_AC20      ; QSF Assignment ;
; Location ;                ;              ; HEX3[5]             ; PIN_AA19      ; QSF Assignment ;
; Location ;                ;              ; HEX3[6]             ; PIN_AD20      ; QSF Assignment ;
; Location ;                ;              ; HEX4[0]             ; PIN_AD21      ; QSF Assignment ;
; Location ;                ;              ; HEX4[1]             ; PIN_AG22      ; QSF Assignment ;
; Location ;                ;              ; HEX4[2]             ; PIN_AE22      ; QSF Assignment ;
; Location ;                ;              ; HEX4[3]             ; PIN_AE23      ; QSF Assignment ;
; Location ;                ;              ; HEX4[4]             ; PIN_AG23      ; QSF Assignment ;
; Location ;                ;              ; HEX4[5]             ; PIN_AF23      ; QSF Assignment ;
; Location ;                ;              ; HEX4[6]             ; PIN_AH22      ; QSF Assignment ;
; Location ;                ;              ; HEX5[0]             ; PIN_AF21      ; QSF Assignment ;
; Location ;                ;              ; HEX5[1]             ; PIN_AG21      ; QSF Assignment ;
; Location ;                ;              ; HEX5[2]             ; PIN_AF20      ; QSF Assignment ;
; Location ;                ;              ; HEX5[3]             ; PIN_AG20      ; QSF Assignment ;
; Location ;                ;              ; HEX5[4]             ; PIN_AE19      ; QSF Assignment ;
; Location ;                ;              ; HEX5[5]             ; PIN_AF19      ; QSF Assignment ;
; Location ;                ;              ; HEX5[6]             ; PIN_AB21      ; QSF Assignment ;
; Location ;                ;              ; HPS_CONV_USB_N      ; PIN_B15       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_ADDR[0]    ; PIN_F26       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_ADDR[10]   ; PIN_D29       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_ADDR[11]   ; PIN_C30       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_ADDR[12]   ; PIN_B30       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_ADDR[13]   ; PIN_C29       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_ADDR[14]   ; PIN_H25       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_ADDR[1]    ; PIN_G30       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_ADDR[2]    ; PIN_F28       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_ADDR[3]    ; PIN_F30       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_ADDR[4]    ; PIN_J25       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_ADDR[5]    ; PIN_J27       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_ADDR[6]    ; PIN_F29       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_ADDR[7]    ; PIN_E28       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_ADDR[8]    ; PIN_H27       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_ADDR[9]    ; PIN_G26       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_BA[0]      ; PIN_E29       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_BA[1]      ; PIN_J24       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_BA[2]      ; PIN_J23       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_CAS_N      ; PIN_E27       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_CKE        ; PIN_L29       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_CK_N       ; PIN_L23       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_CK_P       ; PIN_M23       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_CS_N       ; PIN_H24       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DM[0]      ; PIN_K28       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DM[1]      ; PIN_M28       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DM[2]      ; PIN_R28       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DM[3]      ; PIN_W30       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQS_N[0]   ; PIN_M19       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQS_N[1]   ; PIN_N24       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQS_N[2]   ; PIN_R18       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQS_N[3]   ; PIN_R21       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQS_P[0]   ; PIN_N18       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQS_P[1]   ; PIN_N25       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQS_P[2]   ; PIN_R19       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQS_P[3]   ; PIN_R22       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ[0]      ; PIN_K23       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ[10]     ; PIN_K29       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ[11]     ; PIN_K27       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ[12]     ; PIN_M26       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ[13]     ; PIN_M27       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ[14]     ; PIN_L28       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ[15]     ; PIN_M30       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ[16]     ; PIN_U26       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ[17]     ; PIN_T26       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ[18]     ; PIN_N29       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ[19]     ; PIN_N28       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ[1]      ; PIN_K22       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ[20]     ; PIN_P26       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ[21]     ; PIN_P27       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ[22]     ; PIN_N27       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ[23]     ; PIN_R29       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ[24]     ; PIN_P24       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ[25]     ; PIN_P25       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ[26]     ; PIN_T29       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ[27]     ; PIN_T28       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ[28]     ; PIN_R27       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ[29]     ; PIN_R26       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ[2]      ; PIN_H30       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ[30]     ; PIN_V30       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ[31]     ; PIN_W29       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ[3]      ; PIN_G28       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ[4]      ; PIN_L25       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ[5]      ; PIN_L24       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ[6]      ; PIN_J30       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ[7]      ; PIN_J29       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ[8]      ; PIN_K26       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_DQ[9]      ; PIN_L26       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_ODT        ; PIN_H28       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_RAS_N      ; PIN_D30       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_RESET_N    ; PIN_P30       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_RZQ        ; PIN_D27       ; QSF Assignment ;
; Location ;                ;              ; HPS_DDR3_WE_N       ; PIN_C28       ; QSF Assignment ;
; Location ;                ;              ; HPS_ENET_GTX_CLK    ; PIN_H19       ; QSF Assignment ;
; Location ;                ;              ; HPS_ENET_INT_N      ; PIN_C19       ; QSF Assignment ;
; Location ;                ;              ; HPS_ENET_MDC        ; PIN_B21       ; QSF Assignment ;
; Location ;                ;              ; HPS_ENET_MDIO       ; PIN_E21       ; QSF Assignment ;
; Location ;                ;              ; HPS_ENET_RX_CLK     ; PIN_G20       ; QSF Assignment ;
; Location ;                ;              ; HPS_ENET_RX_DATA[0] ; PIN_A21       ; QSF Assignment ;
; Location ;                ;              ; HPS_ENET_RX_DATA[1] ; PIN_B20       ; QSF Assignment ;
; Location ;                ;              ; HPS_ENET_RX_DATA[2] ; PIN_B18       ; QSF Assignment ;
; Location ;                ;              ; HPS_ENET_RX_DATA[3] ; PIN_D21       ; QSF Assignment ;
; Location ;                ;              ; HPS_ENET_RX_DV      ; PIN_K17       ; QSF Assignment ;
; Location ;                ;              ; HPS_ENET_TX_DATA[0] ; PIN_F20       ; QSF Assignment ;
; Location ;                ;              ; HPS_ENET_TX_DATA[1] ; PIN_J19       ; QSF Assignment ;
; Location ;                ;              ; HPS_ENET_TX_DATA[2] ; PIN_F21       ; QSF Assignment ;
; Location ;                ;              ; HPS_ENET_TX_DATA[3] ; PIN_F19       ; QSF Assignment ;
; Location ;                ;              ; HPS_ENET_TX_EN      ; PIN_A20       ; QSF Assignment ;
; Location ;                ;              ; HPS_FLASH_DATA[0]   ; PIN_C20       ; QSF Assignment ;
; Location ;                ;              ; HPS_FLASH_DATA[1]   ; PIN_H18       ; QSF Assignment ;
; Location ;                ;              ; HPS_FLASH_DATA[2]   ; PIN_A19       ; QSF Assignment ;
; Location ;                ;              ; HPS_FLASH_DATA[3]   ; PIN_E19       ; QSF Assignment ;
; Location ;                ;              ; HPS_FLASH_DCLK      ; PIN_D19       ; QSF Assignment ;
; Location ;                ;              ; HPS_FLASH_NCSO      ; PIN_A18       ; QSF Assignment ;
; Location ;                ;              ; HPS_GSENSOR_INT     ; PIN_B22       ; QSF Assignment ;
; Location ;                ;              ; HPS_I2C1_SCLK       ; PIN_E23       ; QSF Assignment ;
; Location ;                ;              ; HPS_I2C1_SDAT       ; PIN_C24       ; QSF Assignment ;
; Location ;                ;              ; HPS_I2C2_SCLK       ; PIN_H23       ; QSF Assignment ;
; Location ;                ;              ; HPS_I2C2_SDAT       ; PIN_A25       ; QSF Assignment ;
; Location ;                ;              ; HPS_I2C_CONTROL     ; PIN_B26       ; QSF Assignment ;
; Location ;                ;              ; HPS_KEY             ; PIN_G21       ; QSF Assignment ;
; Location ;                ;              ; HPS_LCM_BK          ; PIN_B17       ; QSF Assignment ;
; Location ;                ;              ; HPS_LCM_D_C         ; PIN_C18       ; QSF Assignment ;
; Location ;                ;              ; HPS_LCM_RST_N       ; PIN_E17       ; QSF Assignment ;
; Location ;                ;              ; HPS_LCM_SPIM_CLK    ; PIN_A23       ; QSF Assignment ;
; Location ;                ;              ; HPS_LCM_SPIM_MOSI   ; PIN_C22       ; QSF Assignment ;
; Location ;                ;              ; HPS_LCM_SPIM_SS     ; PIN_H20       ; QSF Assignment ;
; Location ;                ;              ; HPS_LED             ; PIN_A24       ; QSF Assignment ;
; Location ;                ;              ; HPS_LTC_GPIO        ; PIN_H17       ; QSF Assignment ;
; Location ;                ;              ; HPS_RESET_N         ; PIN_F23       ; QSF Assignment ;
; Location ;                ;              ; HPS_SD_CLK          ; PIN_A16       ; QSF Assignment ;
; Location ;                ;              ; HPS_SD_CMD          ; PIN_F18       ; QSF Assignment ;
; Location ;                ;              ; HPS_SD_DATA[0]      ; PIN_G18       ; QSF Assignment ;
; Location ;                ;              ; HPS_SD_DATA[1]      ; PIN_C17       ; QSF Assignment ;
; Location ;                ;              ; HPS_SD_DATA[2]      ; PIN_D17       ; QSF Assignment ;
; Location ;                ;              ; HPS_SD_DATA[3]      ; PIN_B16       ; QSF Assignment ;
; Location ;                ;              ; HPS_SPIM_CLK        ; PIN_C23       ; QSF Assignment ;
; Location ;                ;              ; HPS_SPIM_MISO       ; PIN_E24       ; QSF Assignment ;
; Location ;                ;              ; HPS_SPIM_MOSI       ; PIN_D22       ; QSF Assignment ;
; Location ;                ;              ; HPS_SPIM_SS         ; PIN_D24       ; QSF Assignment ;
; Location ;                ;              ; HPS_UART_RX         ; PIN_B25       ; QSF Assignment ;
; Location ;                ;              ; HPS_UART_TX         ; PIN_C25       ; QSF Assignment ;
; Location ;                ;              ; HPS_USB_CLKOUT      ; PIN_N16       ; QSF Assignment ;
; Location ;                ;              ; HPS_USB_DATA[0]     ; PIN_E16       ; QSF Assignment ;
; Location ;                ;              ; HPS_USB_DATA[1]     ; PIN_G16       ; QSF Assignment ;
; Location ;                ;              ; HPS_USB_DATA[2]     ; PIN_D16       ; QSF Assignment ;
; Location ;                ;              ; HPS_USB_DATA[3]     ; PIN_D14       ; QSF Assignment ;
; Location ;                ;              ; HPS_USB_DATA[4]     ; PIN_A15       ; QSF Assignment ;
; Location ;                ;              ; HPS_USB_DATA[5]     ; PIN_C14       ; QSF Assignment ;
; Location ;                ;              ; HPS_USB_DATA[6]     ; PIN_D15       ; QSF Assignment ;
; Location ;                ;              ; HPS_USB_DATA[7]     ; PIN_M17       ; QSF Assignment ;
; Location ;                ;              ; HPS_USB_DIR         ; PIN_E14       ; QSF Assignment ;
; Location ;                ;              ; HPS_USB_NXT         ; PIN_A14       ; QSF Assignment ;
; Location ;                ;              ; HPS_USB_STP         ; PIN_C15       ; QSF Assignment ;
; Location ;                ;              ; HSMC_CLKIN0         ; PIN_J14       ; QSF Assignment ;
; Location ;                ;              ; HSMC_CLKIN_N1       ; PIN_AB27      ; QSF Assignment ;
; Location ;                ;              ; HSMC_CLKIN_N2       ; PIN_G15       ; QSF Assignment ;
; Location ;                ;              ; HSMC_CLKIN_P1       ; PIN_AA26      ; QSF Assignment ;
; Location ;                ;              ; HSMC_CLKIN_P2       ; PIN_H15       ; QSF Assignment ;
; Location ;                ;              ; HSMC_CLKOUT0        ; PIN_AD29      ; QSF Assignment ;
; Location ;                ;              ; HSMC_CLKOUT_N1      ; PIN_E6        ; QSF Assignment ;
; Location ;                ;              ; HSMC_CLKOUT_N2      ; PIN_A10       ; QSF Assignment ;
; Location ;                ;              ; HSMC_CLKOUT_P1      ; PIN_E7        ; QSF Assignment ;
; Location ;                ;              ; HSMC_CLKOUT_P2      ; PIN_A11       ; QSF Assignment ;
; Location ;                ;              ; HSMC_D[0]           ; PIN_C10       ; QSF Assignment ;
; Location ;                ;              ; HSMC_D[1]           ; PIN_H13       ; QSF Assignment ;
; Location ;                ;              ; HSMC_D[2]           ; PIN_C9        ; QSF Assignment ;
; Location ;                ;              ; HSMC_D[3]           ; PIN_H12       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_N[0]      ; PIN_G11       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_N[10]     ; PIN_D9        ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_N[11]     ; PIN_D12       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_N[12]     ; PIN_D10       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_N[13]     ; PIN_B12       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_N[14]     ; PIN_E13       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_N[15]     ; PIN_G13       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_N[16]     ; PIN_F14       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_N[1]      ; PIN_J12       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_N[2]      ; PIN_F10       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_N[3]      ; PIN_J9        ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_N[4]      ; PIN_K8        ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_N[5]      ; PIN_H7        ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_N[6]      ; PIN_G8        ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_N[7]      ; PIN_F8        ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_N[8]      ; PIN_E11       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_N[9]      ; PIN_B5        ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_P[0]      ; PIN_G12       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_P[10]     ; PIN_E9        ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_P[11]     ; PIN_E12       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_P[12]     ; PIN_D11       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_P[13]     ; PIN_C13       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_P[14]     ; PIN_F13       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_P[15]     ; PIN_H14       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_P[16]     ; PIN_F15       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_P[1]      ; PIN_K12       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_P[2]      ; PIN_G10       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_P[3]      ; PIN_J10       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_P[4]      ; PIN_K7        ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_P[5]      ; PIN_J7        ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_P[6]      ; PIN_H8        ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_P[7]      ; PIN_F9        ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_P[8]      ; PIN_F11       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_P[9]      ; PIN_B6        ; QSF Assignment ;
; Location ;                ;              ; HSMC_SCL            ; PIN_AA28      ; QSF Assignment ;
; Location ;                ;              ; HSMC_SDA            ; PIN_AE29      ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_N[0]      ; PIN_A8        ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_N[10]     ; PIN_B1        ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_N[11]     ; PIN_A3        ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_N[12]     ; PIN_A5        ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_N[13]     ; PIN_B7        ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_N[14]     ; PIN_B8        ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_N[15]     ; PIN_B11       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_N[16]     ; PIN_A13       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_N[1]      ; PIN_D7        ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_N[2]      ; PIN_F6        ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_N[3]      ; PIN_C5        ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_N[4]      ; PIN_C4        ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_N[5]      ; PIN_E2        ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_N[6]      ; PIN_D4        ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_N[7]      ; PIN_B3        ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_N[8]      ; PIN_D1        ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_N[9]      ; PIN_C2        ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_P[0]      ; PIN_A9        ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_P[10]     ; PIN_B2        ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_P[11]     ; PIN_A4        ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_P[12]     ; PIN_A6        ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_P[13]     ; PIN_C7        ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_P[14]     ; PIN_C8        ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_P[15]     ; PIN_C12       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_P[16]     ; PIN_B13       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_P[1]      ; PIN_E8        ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_P[2]      ; PIN_G7        ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_P[3]      ; PIN_D6        ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_P[4]      ; PIN_D5        ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_P[5]      ; PIN_E3        ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_P[6]      ; PIN_E4        ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_P[7]      ; PIN_C3        ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_P[8]      ; PIN_E1        ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_P[9]      ; PIN_D2        ; QSF Assignment ;
; Location ;                ;              ; IRDA_RXD            ; PIN_W20       ; QSF Assignment ;
; Location ;                ;              ; IRDA_TXD            ; PIN_W21       ; QSF Assignment ;
; Location ;                ;              ; PS2_CLK             ; PIN_AB25      ; QSF Assignment ;
; Location ;                ;              ; PS2_CLK2            ; PIN_AC25      ; QSF Assignment ;
; Location ;                ;              ; PS2_DAT             ; PIN_AA25      ; QSF Assignment ;
; Location ;                ;              ; PS2_DAT2            ; PIN_AB26      ; QSF Assignment ;
; Location ;                ;              ; TD_CLK27            ; PIN_AC18      ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[0]          ; PIN_AG27      ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[1]          ; PIN_AF28      ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[2]          ; PIN_AE28      ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[3]          ; PIN_AE27      ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[4]          ; PIN_AE26      ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[5]          ; PIN_AD27      ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[6]          ; PIN_AD26      ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[7]          ; PIN_AD25      ; QSF Assignment ;
; Location ;                ;              ; TD_HS               ; PIN_AH28      ; QSF Assignment ;
; Location ;                ;              ; TD_RESET_N          ; PIN_AC27      ; QSF Assignment ;
; Location ;                ;              ; TD_VS               ; PIN_AG28      ; QSF Assignment ;
; Location ;                ;              ; VGA_BLANK_N         ; PIN_AK22      ; QSF Assignment ;
; Location ;                ;              ; VGA_B[0]            ; PIN_AJ21      ; QSF Assignment ;
; Location ;                ;              ; VGA_B[1]            ; PIN_AJ20      ; QSF Assignment ;
; Location ;                ;              ; VGA_B[2]            ; PIN_AH20      ; QSF Assignment ;
; Location ;                ;              ; VGA_B[3]            ; PIN_AJ19      ; QSF Assignment ;
; Location ;                ;              ; VGA_B[4]            ; PIN_AH19      ; QSF Assignment ;
; Location ;                ;              ; VGA_B[5]            ; PIN_AJ17      ; QSF Assignment ;
; Location ;                ;              ; VGA_B[6]            ; PIN_AJ16      ; QSF Assignment ;
; Location ;                ;              ; VGA_B[7]            ; PIN_AK16      ; QSF Assignment ;
; Location ;                ;              ; VGA_CLK             ; PIN_AK21      ; QSF Assignment ;
; Location ;                ;              ; VGA_G[0]            ; PIN_AK26      ; QSF Assignment ;
; Location ;                ;              ; VGA_G[1]            ; PIN_AJ25      ; QSF Assignment ;
; Location ;                ;              ; VGA_G[2]            ; PIN_AH25      ; QSF Assignment ;
; Location ;                ;              ; VGA_G[3]            ; PIN_AK24      ; QSF Assignment ;
; Location ;                ;              ; VGA_G[4]            ; PIN_AJ24      ; QSF Assignment ;
; Location ;                ;              ; VGA_G[5]            ; PIN_AH24      ; QSF Assignment ;
; Location ;                ;              ; VGA_G[6]            ; PIN_AK23      ; QSF Assignment ;
; Location ;                ;              ; VGA_G[7]            ; PIN_AH23      ; QSF Assignment ;
; Location ;                ;              ; VGA_HS              ; PIN_AK19      ; QSF Assignment ;
; Location ;                ;              ; VGA_R[0]            ; PIN_AK29      ; QSF Assignment ;
; Location ;                ;              ; VGA_R[1]            ; PIN_AK28      ; QSF Assignment ;
; Location ;                ;              ; VGA_R[2]            ; PIN_AK27      ; QSF Assignment ;
; Location ;                ;              ; VGA_R[3]            ; PIN_AJ27      ; QSF Assignment ;
; Location ;                ;              ; VGA_R[4]            ; PIN_AH27      ; QSF Assignment ;
; Location ;                ;              ; VGA_R[5]            ; PIN_AF26      ; QSF Assignment ;
; Location ;                ;              ; VGA_R[6]            ; PIN_AG26      ; QSF Assignment ;
; Location ;                ;              ; VGA_R[7]            ; PIN_AJ26      ; QSF Assignment ;
; Location ;                ;              ; VGA_SYNC_N          ; PIN_AJ22      ; QSF Assignment ;
; Location ;                ;              ; VGA_VS              ; PIN_AK18      ; QSF Assignment ;
+----------+----------------+--------------+---------------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 4475 ) ; 0.00 % ( 0 / 4475 )        ; 0.00 % ( 0 / 4475 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 4475 ) ; 0.00 % ( 0 / 4475 )        ; 0.00 % ( 0 / 4475 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 4259 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 197 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 19 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/output_files/DE10_Standard_Audio.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1,328 / 41,910        ; 3 %   ;
; ALMs needed [=A-B+C]                                        ; 1,328                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 1,549 / 41,910        ; 4 %   ;
;         [a] ALMs used for LUT logic and registers           ; 602                   ;       ;
;         [b] ALMs used for LUT logic                         ; 654                   ;       ;
;         [c] ALMs used for registers                         ; 293                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 236 / 41,910          ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 15 / 41,910           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ;       ;
;         [c] Due to LAB input limits                         ; 15                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 233 / 4,191           ; 6 %   ;
;     -- Logic LABs                                           ; 233                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 2,119                 ;       ;
;     -- 7 input functions                                    ; 53                    ;       ;
;     -- 6 input functions                                    ; 422                   ;       ;
;     -- 5 input functions                                    ; 438                   ;       ;
;     -- 4 input functions                                    ; 312                   ;       ;
;     -- <=3 input functions                                  ; 894                   ;       ;
; Combinational ALUT usage for route-throughs                 ; 323                   ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 1,906                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 1,790 / 83,820        ; 2 %   ;
;         -- Secondary logic registers                        ; 116 / 83,820          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 1,821                 ;       ;
;         -- Routing optimization registers                   ; 85                    ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 33 / 499              ; 7 %   ;
;     -- Clock pins                                           ; 2 / 11                ; 18 %  ;
;     -- Dedicated input pins                                 ; 3 / 39                ; 8 %   ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )         ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )         ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 281 / 553             ; 51 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 2,203,632 / 5,662,720 ; 39 %  ;
; Total block memory implementation bits                      ; 2,877,440 / 5,662,720 ; 51 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 0 / 112               ; 0 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 1 / 6                 ; 17 %  ;
; Global signals                                              ; 2                     ;       ;
;     -- Global clocks                                        ; 2 / 16                ; 13 %  ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Hard IPs                                                    ; 0 / 2                 ; 0 %   ;
; Standard RX PCSs                                            ; 0 / 9                 ; 0 %   ;
; HSSI PMA RX Deserializers                                   ; 0 / 9                 ; 0 %   ;
; Standard TX PCSs                                            ; 0 / 9                 ; 0 %   ;
; HSSI PMA TX Serializers                                     ; 0 / 9                 ; 0 %   ;
; Channel PLLs                                                ; 0 / 9                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 3.0% / 3.1% / 2.6%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 15.8% / 17.3% / 11.4% ;       ;
; Maximum fan-out                                             ; 1610                  ;       ;
; Highest non-global fan-out                                  ; 924                   ;       ;
; Total fan-out                                               ; 21286                 ;       ;
; Average fan-out                                             ; 4.51                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                 ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; sld_hub:auto_hub     ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1258 / 41910 ( 3 % )  ; 70 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 1258                  ; 70                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 1465 / 41910 ( 3 % )  ; 84 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 579                   ; 23                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 611                   ; 43                   ; 0                              ;
;         [c] ALMs used for registers                         ; 275                   ; 18                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                    ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 222 / 41910 ( < 1 % ) ; 14 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 15 / 41910 ( < 1 % )  ; 0 / 41910 ( 0 % )    ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                    ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ; 0                    ; 0                              ;
;         [c] Due to LAB input limits                         ; 15                    ; 0                    ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                  ; Low                            ;
;                                                             ;                       ;                      ;                                ;
; Total LABs:  partially or completely used                   ; 222 / 4191 ( 5 % )    ; 13 / 4191 ( < 1 % )  ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 222                   ; 13                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Combinational ALUT usage for logic                          ; 2005                  ; 114                  ; 0                              ;
;     -- 7 input functions                                    ; 51                    ; 2                    ; 0                              ;
;     -- 6 input functions                                    ; 399                   ; 23                   ; 0                              ;
;     -- 5 input functions                                    ; 414                   ; 24                   ; 0                              ;
;     -- 4 input functions                                    ; 294                   ; 18                   ; 0                              ;
;     -- <=3 input functions                                  ; 847                   ; 47                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 313                   ; 10                   ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                    ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                    ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                    ; 0                              ;
;     -- By type:                                             ;                       ;                      ;                                ;
;         -- Primary logic registers                          ; 1708 / 83820 ( 2 % )  ; 82 / 83820 ( < 1 % ) ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 110 / 83820 ( < 1 % ) ; 6 / 83820 ( < 1 % )  ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                       ;                      ;                                ;
;         -- Design implementation registers                  ; 1738                  ; 83                   ; 0                              ;
;         -- Routing optimization registers                   ; 80                    ; 5                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
;                                                             ;                       ;                      ;                                ;
; Virtual pins                                                ; 0                     ; 0                    ; 0                              ;
; I/O pins                                                    ; 31                    ; 0                    ; 2                              ;
; I/O registers                                               ; 0                     ; 0                    ; 0                              ;
; Total block memory bits                                     ; 2203632               ; 0                    ; 0                              ;
; Total block memory implementation bits                      ; 2877440               ; 0                    ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 281 / 553 ( 50 % )    ; 0 / 553 ( 0 % )      ; 0 / 553 ( 0 % )                ;
; Clock enable block                                          ; 0 / 116 ( 0 % )       ; 0 / 116 ( 0 % )      ; 2 / 116 ( 1 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )       ; 1 / 54 ( 1 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
;                                                             ;                       ;                      ;                                ;
; Connections                                                 ;                       ;                      ;                                ;
;     -- Input Connections                                    ; 2392                  ; 131                  ; 1                              ;
;     -- Registered Input Connections                         ; 1878                  ; 97                   ; 0                              ;
;     -- Output Connections                                   ; 10                    ; 264                  ; 2250                           ;
;     -- Registered Output Connections                        ; 4                     ; 264                  ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Internal Connections                                        ;                       ;                      ;                                ;
;     -- Total Connections                                    ; 24694                 ; 1000                 ; 2294                           ;
;     -- Registered Connections                               ; 9091                  ; 776                  ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; External Connections                                        ;                       ;                      ;                                ;
;     -- Top                                                  ; 8                     ; 268                  ; 2126                           ;
;     -- sld_hub:auto_hub                                     ; 268                   ; 2                    ; 125                            ;
;     -- hard_block:auto_generated_inst                       ; 2126                  ; 125                  ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Partition Interface                                         ;                       ;                      ;                                ;
;     -- Input Ports                                          ; 54                    ; 62                   ; 6                              ;
;     -- Output Ports                                         ; 18                    ; 79                   ; 13                             ;
;     -- Bidir Ports                                          ; 4                     ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Registered Ports                                            ;                       ;                      ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 3                    ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 40                   ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Port Connectivity                                           ;                       ;                      ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 2                    ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 29                   ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                    ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 47                   ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 52                   ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 58                   ; 0                              ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; AUD_ADCDAT ; AJ29  ; 5A       ; 89           ; 6            ; 37           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; CLOCK_50   ; AF14  ; 3B       ; 32           ; 0            ; 0            ; 1611                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; KEY[0]     ; AJ4   ; 3B       ; 22           ; 0            ; 34           ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; KEY[1]     ; AK4   ; 3B       ; 22           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; KEY[2]     ; AA14  ; 3B       ; 36           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; KEY[3]     ; AA15  ; 3B       ; 36           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; RESET_N    ; AK27  ; 4A       ; 80           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; SW[0]      ; AB30  ; 5B       ; 89           ; 21           ; 3            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[1]      ; Y27   ; 5B       ; 89           ; 25           ; 20           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[2]      ; AB28  ; 5B       ; 89           ; 21           ; 37           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[3]      ; AC30  ; 5B       ; 89           ; 25           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[4]      ; W25   ; 5B       ; 89           ; 20           ; 43           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[5]      ; V25   ; 5B       ; 89           ; 20           ; 60           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[6]      ; AC28  ; 5B       ; 89           ; 20           ; 77           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[7]      ; AD30  ; 5B       ; 89           ; 25           ; 37           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[8]      ; AC29  ; 5B       ; 89           ; 20           ; 94           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[9]      ; AA30  ; 5B       ; 89           ; 21           ; 20           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; AUD_DACDAT    ; AF29  ; 5A       ; 89           ; 15           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FPGA_I2C_SCLK ; Y24   ; 5A       ; 89           ; 13           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[0]       ; AA24  ; 5A       ; 89           ; 11           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[1]       ; AB23  ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[2]       ; AC23  ; 4A       ; 86           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[3]       ; AD24  ; 4A       ; 88           ; 0            ; 35           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[4]       ; AG25  ; 4A       ; 78           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[5]       ; AF25  ; 4A       ; 86           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[6]       ; AE24  ; 4A       ; 88           ; 0            ; 52           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[7]       ; AF24  ; 4A       ; 74           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[8]       ; AB22  ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[9]       ; AC22  ; 4A       ; 86           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+-----------------------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Input Termination ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                             ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+-----------------------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUD_ADCLRCK   ; AH29  ; 5A       ; 89           ; 6            ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                               ;
; AUD_BCLK      ; AF30  ; 5A       ; 89           ; 15           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                               ;
; AUD_DACLRCK   ; AG30  ; 5A       ; 89           ; 16           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                               ;
; FPGA_I2C_SDAT ; Y23   ; 5A       ; 89           ; 13           ; 3            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; audio_system:u0|audio_system_audio_config:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|serial_data~2 (inverted) ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+-----------------------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B2L      ; 0 / 14 ( 0 % )   ; --            ; --           ; --            ;
; B1L      ; 0 / 14 ( 0 % )   ; --            ; --           ; --            ;
; B0L      ; 0 / 14 ( 0 % )   ; --            ; --           ; --            ;
; 3A       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 5 / 48 ( 10 % )  ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 8 / 80 ( 10 % )  ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 10 / 32 ( 31 % ) ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 10 / 16 ( 63 % ) ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 0 / 44 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 0 / 80 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
+----------+------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A4       ; 491        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 489        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 487        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A25      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A26      ; 382        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA1      ; 31         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ; 30         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 90         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ; 122        ; 3B             ; KEY[2]                          ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA15     ; 120        ; 3B             ; KEY[3]                          ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ; 146        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA17     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 176        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 200        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ; 210        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A             ; LEDR[0]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ; 224        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA26     ; 252        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA27     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA29     ;            ; 5B             ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B             ; SW[9]                           ; input  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ; 32         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 33         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --             ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A             ; altera_reserved_tdo             ; output ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; AB10     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB13     ; 88         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB14     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB16     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 225        ; 5A             ; LEDR[8]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB23     ; 227        ; 5A             ; LEDR[1]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB24     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB26     ; 226        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB27     ; 254        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB28     ; 249        ; 5B             ; SW[2]                           ; input  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB29     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B             ; SW[0]                           ; input  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC1      ; 35         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ; 34         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A             ; altera_reserved_tck             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; AC6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC15     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC19     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A             ; LEDR[9]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC23     ; 205        ; 4A             ; LEDR[2]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC24     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC26     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 245        ; 5B             ; SW[6]                           ; input  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC29     ; 247        ; 5B             ; SW[8]                           ; input  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC30     ; 259        ; 5B             ; SW[3]                           ; input  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ; 36         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 37         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD8      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD10     ; 56         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD11     ; 54         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 80         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD15     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 199        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ; 197        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD22     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A             ; LEDR[3]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD25     ; 213        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD26     ; 240        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ; 222        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD28     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD30     ; 257        ; 5B             ; SW[7]                           ; input  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE1      ; 39         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ; 38         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE12     ; 52         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE13     ; 95         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE14     ; 96         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE15     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE17     ; 135        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ; 167        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE19     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 189        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 209        ; 4A             ; LEDR[6]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE27     ; 229        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 231        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE29     ; 253        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE30     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 67         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF10     ; 57         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF11     ; 87         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ; 114        ; 3B             ; CLOCK_50                        ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ; 112        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ; 137        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF20     ; 175        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 173        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ; 181        ; 4A             ; LEDR[7]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF25     ; 206        ; 4A             ; LEDR[5]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF26     ; 204        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF29     ; 237        ; 5A             ; AUD_DACDAT                      ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF30     ; 239        ; 5A             ; AUD_BCLK                        ; bidir  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG1      ; 71         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG2      ; 83         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG3      ; 63         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 73         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ; 68         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG8      ; 65         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 85         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ; 103        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG13     ; 101        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 134        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ; 132        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG18     ; 150        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 143        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ; 166        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG23     ; 163        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A             ; LEDR[4]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG26     ; 203        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ; 212        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG28     ; 233        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG29     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A             ; AUD_DACLRCK                     ; bidir  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 81         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 61         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 113        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 84         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ; 118        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH11     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 111        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 109        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ; 125        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH18     ; 145        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 148        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ; 141        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH21     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 174        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 161        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ; 188        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH26     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH28     ; 214        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH29     ; 218        ; 5A             ; AUD_ADCLRCK                     ; bidir  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH30     ; 241        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ1      ; 79         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ2      ; 77         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B             ; KEY[0]                          ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ5      ; 99         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ6      ; 102        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ7      ; 100        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ8      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ10     ; 116        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ11     ; 119        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ12     ; 124        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ15     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ17     ; 151        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ20     ; 158        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ21     ; 156        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ22     ; 172        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ23     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ25     ; 180        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ26     ; 187        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ27     ; 195        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ28     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A             ; AUD_ADCDAT                      ; input  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AJ30     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK3      ; 89         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK4      ; 92         ; 3B             ; KEY[1]                          ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK7      ; 107        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK8      ; 105        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK9      ; 108        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK12     ; 123        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK13     ; 121        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK14     ; 129        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK15     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK17     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK19     ; 153        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK20     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK22     ; 169        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK23     ; 179        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK24     ; 177        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK27     ; 193        ; 4A             ; RESET_N                         ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK28     ; 198        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK29     ; 196        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ; 509        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B2       ; 507        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B3       ; 513        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B4       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 464        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 459        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B26      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B27      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C3       ; 511        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 462        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C24      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C25      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C29      ; 367        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C30      ; 363        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ; 529        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D2       ; 515        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 496        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D23      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D25      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D28      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D30      ; 359        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ; 527        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E2       ; 525        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E3       ; 523        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ; 494        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ; 488        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E14      ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E22      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E24      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E28      ; 351        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E29      ; 353        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 528        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ; 502        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F12      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 468        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 466        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F19      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F20      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F21      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F22      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F29      ; 349        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F30      ; 347        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G8       ; 492        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 520        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 518        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 484        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G21      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 339        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G29      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ; 0          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ; 1          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 490        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 498        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 482        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 458        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H20      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H24      ; 364        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H25      ; 368        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H28      ; 333        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H29      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J1       ; 3          ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ; 2          ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ; 530        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J11      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 352        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 344        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J30      ; 329        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ; 4          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ; 5          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ; 524        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K13      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K18      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K23      ; 338        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 319        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 325        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K29      ; 321        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K30      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L1       ; 7          ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ; 6          ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --             ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ; 328        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L25      ; 330        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ; 320        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L29      ; 315        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L30      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ; 8          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ; 9          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 312        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 309        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ; 11         ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ; 10         ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 316        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 303        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N29      ; 305        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N30      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ; 16         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ; 17         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ; 13         ; B2L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; P9       ; 12         ; B2L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P25      ; 288        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P26      ; 298        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ; 296        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P28      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ; 19         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ; 18         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 300        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 284        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R23      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 282        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 293        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R29      ; 295        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ; 20         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ; 21         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T8       ; 14         ; B1L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T9       ; 15         ; B1L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T29      ; 289        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T30      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ; 23         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ; 22         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A             ; altera_reserved_tdi             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; U9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B             ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U27      ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ; 24         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ; 25         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A             ; altera_reserved_tms             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; V10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V17      ; 154        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V18      ; 194        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V24      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B             ; SW[5]                           ; input  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V26      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ; 27         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ; 26         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W7       ; 41         ; B0L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; W8       ; 40         ; B0L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; W9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W16      ; 136        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W17      ; 152        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W20      ; 217        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W21      ; 221        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W22      ; 223        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W23      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W25      ; 244        ; 5B             ; SW[4]                           ; input  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W30      ; 277        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ; 28         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 29         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y17      ; 170        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y18      ; 178        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y19      ; 202        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y22      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A             ; FPGA_I2C_SDAT                   ; bidir  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y24      ; 234        ; 5A             ; FPGA_I2C_SCLK                   ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 258        ; 5B             ; SW[1]                           ; input  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y28      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------+
; I/O Assignment Warnings                       ;
+---------------+-------------------------------+
; Pin Name      ; Reason                        ;
+---------------+-------------------------------+
; RESET_N       ; Incomplete set of assignments ;
; LEDR[0]       ; Incomplete set of assignments ;
; LEDR[1]       ; Incomplete set of assignments ;
; LEDR[2]       ; Incomplete set of assignments ;
; LEDR[3]       ; Incomplete set of assignments ;
; LEDR[4]       ; Incomplete set of assignments ;
; LEDR[5]       ; Incomplete set of assignments ;
; LEDR[6]       ; Incomplete set of assignments ;
; LEDR[7]       ; Incomplete set of assignments ;
; LEDR[8]       ; Incomplete set of assignments ;
; LEDR[9]       ; Incomplete set of assignments ;
; AUD_DACDAT    ; Incomplete set of assignments ;
; FPGA_I2C_SCLK ; Incomplete set of assignments ;
; AUD_BCLK      ; Incomplete set of assignments ;
; AUD_ADCLRCK   ; Incomplete set of assignments ;
; AUD_DACLRCK   ; Incomplete set of assignments ;
; FPGA_I2C_SDAT ; Incomplete set of assignments ;
; CLOCK_50      ; Incomplete set of assignments ;
; KEY[0]        ; Incomplete set of assignments ;
; SW[0]         ; Incomplete set of assignments ;
; KEY[1]        ; Incomplete set of assignments ;
; SW[1]         ; Incomplete set of assignments ;
; KEY[2]        ; Incomplete set of assignments ;
; SW[2]         ; Incomplete set of assignments ;
; KEY[3]        ; Incomplete set of assignments ;
; SW[3]         ; Incomplete set of assignments ;
; SW[4]         ; Incomplete set of assignments ;
; SW[5]         ; Incomplete set of assignments ;
; SW[6]         ; Incomplete set of assignments ;
; SW[7]         ; Incomplete set of assignments ;
; SW[8]         ; Incomplete set of assignments ;
; SW[9]         ; Incomplete set of assignments ;
; AUD_ADCDAT    ; Incomplete set of assignments ;
; RESET_N       ; Missing location assignment   ;
+---------------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
;                                                                                                                                                                         ;                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
; audio_system:u0|audio_system_audio_pll_0:audio_pll_0|audio_system_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                           ;
;     -- PLL Type                                                                                                                                                         ; Integer PLL               ;
;     -- PLL Location                                                                                                                                                     ; FRACTIONALPLL_X0_Y1_N0    ;
;     -- PLL Feedback clock type                                                                                                                                          ; none                      ;
;     -- PLL Bandwidth                                                                                                                                                    ; Auto                      ;
;         -- PLL Bandwidth Range                                                                                                                                          ; 1200000 to 600000 Hz      ;
;     -- Reference Clock Frequency                                                                                                                                        ; 50.0 MHz                  ;
;     -- Reference Clock Sourced by                                                                                                                                       ; Dedicated Pin             ;
;     -- PLL VCO Frequency                                                                                                                                                ; 725.0 MHz                 ;
;     -- PLL Operation Mode                                                                                                                                               ; Direct                    ;
;     -- PLL Freq Min Lock                                                                                                                                                ; 41.379311 MHz             ;
;     -- PLL Freq Max Lock                                                                                                                                                ; 110.344827 MHz            ;
;     -- PLL Enable                                                                                                                                                       ; On                        ;
;     -- PLL Fractional Division                                                                                                                                          ; N/A                       ;
;     -- M Counter                                                                                                                                                        ; 29                        ;
;     -- N Counter                                                                                                                                                        ; 2                         ;
;     -- IOPLL Self RST                                                                                                                                                   ; Off                       ;
;     -- PLL Refclk Select                                                                                                                                                ;                           ;
;             -- PLL Refclk Select Location                                                                                                                               ; PLLREFCLKSELECT_X0_Y7_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                                                       ; clk_0                     ;
;             -- PLL Reference Clock Input 1 source                                                                                                                       ; ref_clk1                  ;
;             -- ADJPLLIN source                                                                                                                                          ; N/A                       ;
;             -- CORECLKIN source                                                                                                                                         ; N/A                       ;
;             -- IQTXRXCLKIN source                                                                                                                                       ; N/A                       ;
;             -- PLLIQCLKIN source                                                                                                                                        ; N/A                       ;
;             -- RXIQCLKIN source                                                                                                                                         ; N/A                       ;
;             -- CLKIN(0) source                                                                                                                                          ; CLOCK_50~input            ;
;             -- CLKIN(1) source                                                                                                                                          ; N/A                       ;
;             -- CLKIN(2) source                                                                                                                                          ; N/A                       ;
;             -- CLKIN(3) source                                                                                                                                          ; N/A                       ;
;     -- PLL Output Counter                                                                                                                                               ;                           ;
;         -- audio_system:u0|audio_system_audio_pll_0:audio_pll_0|audio_system_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                           ;
;             -- Output Clock Frequency                                                                                                                                   ; 12.288135 MHz             ;
;             -- Output Clock Location                                                                                                                                    ; PLLOUTPUTCOUNTER_X0_Y5_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                   ; On                        ;
;             -- Duty Cycle                                                                                                                                               ; 50.0000                   ;
;             -- Phase Shift                                                                                                                                              ; 0.000000 degrees          ;
;             -- C Counter                                                                                                                                                ; 59                        ;
;             -- C Counter PH Mux PRST                                                                                                                                    ; 0                         ;
;             -- C Counter PRST                                                                                                                                           ; 1                         ;
;                                                                                                                                                                         ;                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Entity Name                                          ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+
; |DE10_Standard_Audio                                                                                                                    ; 1327.5 (1.3)         ; 1548.5 (1.7)                     ; 236.0 (0.3)                                       ; 15.0 (0.0)                       ; 0.0 (0.0)            ; 2119 (5)            ; 1906 (0)                  ; 0 (0)         ; 2203632           ; 281   ; 0          ; 33   ; 0            ; |DE10_Standard_Audio                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; DE10_Standard_Audio                                  ; work         ;
;    |audio_system:u0|                                                                                                                    ; 1256.7 (0.0)         ; 1463.3 (0.0)                     ; 221.7 (0.0)                                       ; 15.0 (0.0)                       ; 0.0 (0.0)            ; 2000 (0)            ; 1818 (0)                  ; 0 (0)         ; 2203632           ; 281   ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0                                                                                                                                                                                                                                                                                                                                                                                                                                 ; audio_system                                         ; audio_system ;
;       |altera_irq_clock_crosser:irq_synchronizer|                                                                                       ; 0.6 (0.0)            ; 1.5 (0.0)                        ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                                                                                                                                                                                       ; altera_irq_clock_crosser                             ; audio_system ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 0.6 (0.0)            ; 1.5 (0.0)                        ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                                                                                   ; altera_std_synchronizer_bundle                       ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 0.6 (0.6)            ; 1.5 (1.5)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                                                                                                 ; altera_std_synchronizer                              ; work         ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0.2 (0.0)            ; 1.3 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                              ; audio_system ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.2 (0.2)            ; 1.3 (1.3)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                            ; audio_system ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 3.5 (3.2)            ; 8.2 (5.4)                        ; 4.8 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (6)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                              ; audio_system ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                            ; audio_system ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                            ; audio_system ;
;       |audio_system_audio:audio|                                                                                                        ; 162.8 (18.6)         ; 183.5 (30.0)                     ; 20.7 (11.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 295 (33)            ; 263 (44)                  ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_audio:audio                                                                                                                                                                                                                                                                                                                                                                                                        ; audio_system_audio                                   ; audio_system ;
;          |altera_up_audio_in_deserializer:Audio_In_Deserializer|                                                                        ; 61.4 (5.4)           ; 69.3 (13.4)                      ; 7.9 (8.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 113 (8)             ; 108 (32)                  ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer                                                                                                                                                                                                                                                                                                                                                  ; altera_up_audio_in_deserializer                      ; audio_system ;
;             |altera_up_audio_bit_counter:Audio_Out_Bit_Counter|                                                                         ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter                                                                                                                                                                                                                                                                                                ; altera_up_audio_bit_counter                          ; audio_system ;
;             |altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|                                                                            ; 25.2 (0.0)           ; 25.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 36 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO                                                                                                                                                                                                                                                                                                   ; altera_up_sync_fifo                                  ; audio_system ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 25.2 (0.0)           ; 25.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 36 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                                                                                                  ; scfifo                                               ; work         ;
;                   |scfifo_9ba1:auto_generated|                                                                                          ; 25.2 (0.0)           ; 25.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 36 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated                                                                                                                                                                                                                                                       ; scfifo_9ba1                                          ; work         ;
;                      |a_dpfifo_s2a1:dpfifo|                                                                                             ; 25.2 (13.9)          ; 25.2 (13.9)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (25)             ; 36 (14)                   ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo                                                                                                                                                                                                                                  ; a_dpfifo_s2a1                                        ; work         ;
;                         |altsyncram_r3i1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram                                                                                                                                                                                                          ; altsyncram_r3i1                                      ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                                                                                           ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                                                                                                              ; cntr_h2b                                             ; work         ;
;                         |cntr_i2b:wr_ptr|                                                                                               ; 3.8 (3.8)            ; 4.0 (4.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                                                                                                                  ; cntr_i2b                                             ; work         ;
;                         |cntr_u27:usedw_counter|                                                                                        ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter                                                                                                                                                                                                           ; cntr_u27                                             ; work         ;
;             |altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|                                                                           ; 24.7 (0.0)           ; 24.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (0)              ; 34 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO                                                                                                                                                                                                                                                                                                  ; altera_up_sync_fifo                                  ; audio_system ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 24.7 (0.0)           ; 24.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (0)              ; 34 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                                                                                                 ; scfifo                                               ; work         ;
;                   |scfifo_9ba1:auto_generated|                                                                                          ; 24.7 (0.0)           ; 24.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (0)              ; 34 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated                                                                                                                                                                                                                                                      ; scfifo_9ba1                                          ; work         ;
;                      |a_dpfifo_s2a1:dpfifo|                                                                                             ; 24.7 (13.3)          ; 24.7 (13.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (24)             ; 34 (13)                   ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo                                                                                                                                                                                                                                 ; a_dpfifo_s2a1                                        ; work         ;
;                         |altsyncram_r3i1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram                                                                                                                                                                                                         ; altsyncram_r3i1                                      ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                                                                                           ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                                                                                                             ; cntr_h2b                                             ; work         ;
;                         |cntr_i2b:wr_ptr|                                                                                               ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                                                                                                                 ; cntr_i2b                                             ; work         ;
;                         |cntr_u27:usedw_counter|                                                                                        ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter                                                                                                                                                                                                          ; cntr_u27                                             ; work         ;
;          |altera_up_audio_out_serializer:Audio_Out_Serializer|                                                                          ; 79.9 (23.8)          ; 81.1 (24.2)                      ; 1.2 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 146 (46)            ; 104 (34)                  ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer                                                                                                                                                                                                                                                                                                                                                    ; altera_up_audio_out_serializer                       ; audio_system ;
;             |altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|                                                                           ; 27.8 (0.0)           ; 27.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (0)              ; 33 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO                                                                                                                                                                                                                                                                                                    ; altera_up_sync_fifo                                  ; audio_system ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 27.8 (0.0)           ; 27.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (0)              ; 33 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                                                                                                   ; scfifo                                               ; work         ;
;                   |scfifo_9ba1:auto_generated|                                                                                          ; 27.8 (0.0)           ; 27.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (0)              ; 33 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated                                                                                                                                                                                                                                                        ; scfifo_9ba1                                          ; work         ;
;                      |a_dpfifo_s2a1:dpfifo|                                                                                             ; 27.8 (16.3)          ; 27.8 (16.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (27)             ; 33 (13)                   ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo                                                                                                                                                                                                                                   ; a_dpfifo_s2a1                                        ; work         ;
;                         |altsyncram_r3i1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram                                                                                                                                                                                                           ; altsyncram_r3i1                                      ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                                                                                           ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                                                                                                               ; cntr_h2b                                             ; work         ;
;                         |cntr_i2b:wr_ptr|                                                                                               ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                                                                                                                   ; cntr_i2b                                             ; work         ;
;                         |cntr_u27:usedw_counter|                                                                                        ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter                                                                                                                                                                                                            ; cntr_u27                                             ; work         ;
;             |altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|                                                                          ; 28.2 (0.0)           ; 29.1 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (0)              ; 37 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO                                                                                                                                                                                                                                                                                                   ; altera_up_sync_fifo                                  ; audio_system ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 28.2 (0.0)           ; 29.1 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (0)              ; 37 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                                                                                                  ; scfifo                                               ; work         ;
;                   |scfifo_9ba1:auto_generated|                                                                                          ; 28.2 (0.0)           ; 29.1 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (0)              ; 37 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated                                                                                                                                                                                                                                                       ; scfifo_9ba1                                          ; work         ;
;                      |a_dpfifo_s2a1:dpfifo|                                                                                             ; 28.2 (16.7)          ; 29.1 (17.6)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (27)             ; 37 (13)                   ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo                                                                                                                                                                                                                                  ; a_dpfifo_s2a1                                        ; work         ;
;                         |altsyncram_r3i1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram                                                                                                                                                                                                          ; altsyncram_r3i1                                      ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                                                                                           ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                                                                                                              ; cntr_h2b                                             ; work         ;
;                         |cntr_i2b:wr_ptr|                                                                                               ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                                                                                                                  ; cntr_i2b                                             ; work         ;
;                         |cntr_u27:usedw_counter|                                                                                        ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter                                                                                                                                                                                                           ; cntr_u27                                             ; work         ;
;          |altera_up_clock_edge:ADC_Left_Right_Clock_Edges|                                                                              ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_audio:audio|altera_up_clock_edge:ADC_Left_Right_Clock_Edges                                                                                                                                                                                                                                                                                                                                                        ; altera_up_clock_edge                                 ; audio_system ;
;          |altera_up_clock_edge:Bit_Clock_Edges|                                                                                         ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_audio:audio|altera_up_clock_edge:Bit_Clock_Edges                                                                                                                                                                                                                                                                                                                                                                   ; altera_up_clock_edge                                 ; audio_system ;
;          |altera_up_clock_edge:DAC_Left_Right_Clock_Edges|                                                                              ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_audio:audio|altera_up_clock_edge:DAC_Left_Right_Clock_Edges                                                                                                                                                                                                                                                                                                                                                        ; altera_up_clock_edge                                 ; audio_system ;
;       |audio_system_audio_config:audio_config|                                                                                          ; 115.8 (30.3)         ; 127.7 (41.2)                     ; 11.8 (10.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 187 (56)            ; 164 (52)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_audio_config:audio_config                                                                                                                                                                                                                                                                                                                                                                                          ; audio_system_audio_config                            ; audio_system ;
;          |altera_up_av_config_auto_init:AV_Config_Auto_Init|                                                                            ; 13.1 (13.1)          ; 13.2 (13.2)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_audio_config:audio_config|altera_up_av_config_auto_init:AV_Config_Auto_Init                                                                                                                                                                                                                                                                                                                                        ; altera_up_av_config_auto_init                        ; audio_system ;
;          |altera_up_av_config_auto_init_ob_de10_standard:Auto_Init_OB_Devices_ROM|                                                      ; 11.8 (8.0)           ; 11.8 (8.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_audio_config:audio_config|altera_up_av_config_auto_init_ob_de10_standard:Auto_Init_OB_Devices_ROM                                                                                                                                                                                                                                                                                                                  ; altera_up_av_config_auto_init_ob_de10_standard       ; audio_system ;
;             |altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM|                                                              ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_audio_config:audio_config|altera_up_av_config_auto_init_ob_de10_standard:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM                                                                                                                                                                                                                                                     ; altera_up_av_config_auto_init_ob_adv7180             ; audio_system ;
;             |altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM|                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_audio_config:audio_config|altera_up_av_config_auto_init_ob_de10_standard:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM                                                                                                                                                                                                                                                       ; altera_up_av_config_auto_init_ob_audio               ; audio_system ;
;          |altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|                                                              ; 60.7 (52.4)          ; 61.5 (53.2)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 100 (84)            ; 83 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_audio_config:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller                                                                                                                                                                                                                                                                                                                          ; altera_up_av_config_serial_bus_controller            ; audio_system ;
;             |altera_up_slow_clock_generator:Serial_Config_Clock_Generator|                                                              ; 8.2 (8.2)            ; 8.2 (8.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_audio_config:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator                                                                                                                                                                                                                                                             ; altera_up_slow_clock_generator                       ; audio_system ;
;       |audio_system_audio_pll_0:audio_pll_0|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_audio_pll_0:audio_pll_0                                                                                                                                                                                                                                                                                                                                                                                            ; audio_system_audio_pll_0                             ; audio_system ;
;          |audio_system_audio_pll_0_audio_pll:audio_pll|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_audio_pll_0:audio_pll_0|audio_system_audio_pll_0_audio_pll:audio_pll                                                                                                                                                                                                                                                                                                                                               ; audio_system_audio_pll_0_audio_pll                   ; audio_system ;
;             |altera_pll:altera_pll_i|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_audio_pll_0:audio_pll_0|audio_system_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                       ; altera_pll                                           ; work         ;
;       |audio_system_audio_rom:audio_rom|                                                                                                ; 84.2 (0.4)           ; 81.3 (0.5)                       ; 0.0 (0.2)                                         ; 2.8 (0.0)                        ; 0.0 (0.0)            ; 97 (2)              ; 4 (0)                     ; 0 (0)         ; 1922032           ; 240   ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_audio_rom:audio_rom                                                                                                                                                                                                                                                                                                                                                                                                ; audio_system_audio_rom                               ; audio_system ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 83.6 (0.0)           ; 80.8 (0.0)                       ; 0.0 (0.0)                                         ; 2.8 (0.0)                        ; 0.0 (0.0)            ; 95 (0)              ; 4 (0)                     ; 0 (0)         ; 1922032           ; 240   ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_audio_rom:audio_rom|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                      ; altsyncram                                           ; work         ;
;             |altsyncram_i5m1:auto_generated|                                                                                            ; 83.6 (1.0)           ; 80.8 (1.2)                       ; 0.0 (0.2)                                         ; 2.8 (0.0)                        ; 0.0 (0.0)            ; 95 (0)              ; 4 (4)                     ; 0 (0)         ; 1922032           ; 240   ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_audio_rom:audio_rom|altsyncram:the_altsyncram|altsyncram_i5m1:auto_generated                                                                                                                                                                                                                                                                                                                                       ; altsyncram_i5m1                                      ; work         ;
;                |decode_sma:decode3|                                                                                                     ; 7.7 (7.7)            ; 7.7 (7.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_audio_rom:audio_rom|altsyncram:the_altsyncram|altsyncram_i5m1:auto_generated|decode_sma:decode3                                                                                                                                                                                                                                                                                                                    ; decode_sma                                           ; work         ;
;                |mux_rib:mux2|                                                                                                           ; 74.8 (74.8)          ; 72.0 (72.0)                      ; 0.0 (0.0)                                         ; 2.8 (2.8)                        ; 0.0 (0.0)            ; 80 (80)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_audio_rom:audio_rom|altsyncram:the_altsyncram|altsyncram_i5m1:auto_generated|mux_rib:mux2                                                                                                                                                                                                                                                                                                                          ; mux_rib                                              ; work         ;
;       |audio_system_jtag_uart_0:jtag_uart_0|                                                                                            ; 61.7 (15.0)          ; 77.2 (17.1)                      ; 15.5 (2.1)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 114 (33)            ; 108 (14)                  ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                                            ; audio_system_jtag_uart_0                             ; audio_system ;
;          |alt_jtag_atlantic:audio_system_jtag_uart_0_alt_jtag_atlantic|                                                                 ; 22.2 (22.2)          ; 34.4 (34.4)                      ; 12.2 (12.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 52 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:audio_system_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                               ; alt_jtag_atlantic                                    ; work         ;
;          |audio_system_jtag_uart_0_scfifo_r:the_audio_system_jtag_uart_0_scfifo_r|                                                      ; 12.6 (0.0)           ; 13.4 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|audio_system_jtag_uart_0_scfifo_r:the_audio_system_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                                                    ; audio_system_jtag_uart_0_scfifo_r                    ; audio_system ;
;             |scfifo:rfifo|                                                                                                              ; 12.6 (0.0)           ; 13.4 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|audio_system_jtag_uart_0_scfifo_r:the_audio_system_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                       ; scfifo                                               ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 12.6 (0.0)           ; 13.4 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|audio_system_jtag_uart_0_scfifo_r:the_audio_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                            ; scfifo_3291                                          ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 12.6 (0.0)           ; 13.4 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|audio_system_jtag_uart_0_scfifo_r:the_audio_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                                       ; a_dpfifo_5771                                        ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 6.6 (3.6)            ; 7.4 (4.4)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 8 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|audio_system_jtag_uart_0_scfifo_r:the_audio_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                               ; a_fefifo_7cf                                         ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|audio_system_jtag_uart_0_scfifo_r:the_audio_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                          ; cntr_vg7                                             ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|audio_system_jtag_uart_0_scfifo_r:the_audio_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                               ; altsyncram_7pu1                                      ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|audio_system_jtag_uart_0_scfifo_r:the_audio_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                                 ; cntr_jgb                                             ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|audio_system_jtag_uart_0_scfifo_r:the_audio_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                                       ; cntr_jgb                                             ; work         ;
;          |audio_system_jtag_uart_0_scfifo_w:the_audio_system_jtag_uart_0_scfifo_w|                                                      ; 11.9 (0.0)           ; 12.3 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|audio_system_jtag_uart_0_scfifo_w:the_audio_system_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                                                    ; audio_system_jtag_uart_0_scfifo_w                    ; audio_system ;
;             |scfifo:wfifo|                                                                                                              ; 11.9 (0.0)           ; 12.3 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|audio_system_jtag_uart_0_scfifo_w:the_audio_system_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                       ; scfifo                                               ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 11.9 (0.0)           ; 12.3 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|audio_system_jtag_uart_0_scfifo_w:the_audio_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                            ; scfifo_3291                                          ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 11.9 (0.0)           ; 12.3 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|audio_system_jtag_uart_0_scfifo_w:the_audio_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                                       ; a_dpfifo_5771                                        ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 5.9 (2.9)            ; 6.3 (3.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 10 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|audio_system_jtag_uart_0_scfifo_w:the_audio_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                               ; a_fefifo_7cf                                         ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|audio_system_jtag_uart_0_scfifo_w:the_audio_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                          ; cntr_vg7                                             ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|audio_system_jtag_uart_0_scfifo_w:the_audio_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                               ; altsyncram_7pu1                                      ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|audio_system_jtag_uart_0_scfifo_w:the_audio_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                                 ; cntr_jgb                                             ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|audio_system_jtag_uart_0_scfifo_w:the_audio_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                                       ; cntr_jgb                                             ; work         ;
;       |audio_system_key_pio:key_pio|                                                                                                    ; 1.0 (1.0)            ; 1.1 (1.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_key_pio:key_pio                                                                                                                                                                                                                                                                                                                                                                                                    ; audio_system_key_pio                                 ; audio_system ;
;       |audio_system_key_pio:switch_pio|                                                                                                 ; 2.4 (2.4)            ; 3.2 (3.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_key_pio:switch_pio                                                                                                                                                                                                                                                                                                                                                                                                 ; audio_system_key_pio                                 ; audio_system ;
;       |audio_system_led_pio:led_pio|                                                                                                    ; 5.5 (5.5)            ; 16.2 (16.2)                      ; 10.7 (10.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_led_pio:led_pio                                                                                                                                                                                                                                                                                                                                                                                                    ; audio_system_led_pio                                 ; audio_system ;
;       |audio_system_mm_interconnect_0:mm_interconnect_0|                                                                                ; 273.9 (0.0)          ; 336.0 (0.0)                      ; 64.8 (0.0)                                        ; 2.7 (0.0)                        ; 0.0 (0.0)            ; 448 (0)             ; 443 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                ; audio_system_mm_interconnect_0                       ; audio_system ;
;          |altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rdata_fifo|                                                              ; 19.6 (19.6)          ; 34.0 (34.0)                      ; 14.4 (14.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                ; audio_system ;
;          |altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|                                                                ; 3.9 (3.9)            ; 4.4 (4.4)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                ; audio_system ;
;          |altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|                                                     ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                                ; audio_system ;
;          |altera_avalon_sc_fifo:audio_rom_s1_agent_rsp_fifo|                                                                            ; 5.6 (5.6)            ; 5.6 (5.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_rom_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                ; audio_system ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                                ; audio_system ;
;          |altera_avalon_sc_fifo:key_pio_s1_agent_rsp_fifo|                                                                              ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                ; audio_system ;
;          |altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                ; audio_system ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 4.2 (4.2)            ; 4.2 (4.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                ; audio_system ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                                ; audio_system ;
;          |altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|                                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                                ; audio_system ;
;          |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                                              ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                ; audio_system ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 6.1 (0.0)            ; 24.5 (0.0)                       ; 18.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 53 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser             ; audio_system ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 6.1 (5.2)            ; 24.5 (23.2)                      ; 18.4 (17.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 53 (49)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                       ; audio_system ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.4 (0.4)            ; 0.4 (0.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                        ; audio_system ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                        ; audio_system ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 27.8 (0.0)           ; 29.1 (0.0)                       ; 1.5 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 70 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                                           ; altera_avalon_st_handshake_clock_crosser             ; audio_system ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 27.8 (26.8)          ; 29.1 (27.6)                      ; 1.5 (1.1)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 3 (3)               ; 70 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                  ; altera_avalon_st_clock_crosser                       ; audio_system ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                             ; altera_std_synchronizer_nocut                        ; audio_system ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                             ; altera_std_synchronizer_nocut                        ; audio_system ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                                      ; altera_merlin_master_agent                           ; audio_system ;
;          |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|                                                             ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                                                               ; altera_merlin_master_agent                           ; audio_system ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                          ; 5.8 (5.8)            ; 6.3 (6.3)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                                            ; altera_merlin_master_translator                      ; audio_system ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                   ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                                                     ; altera_merlin_master_translator                      ; audio_system ;
;          |altera_merlin_slave_agent:audio_avalon_audio_slave_agent|                                                                     ; 0.7 (0.0)            ; 1.0 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_audio_slave_agent                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                            ; audio_system ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                         ; altera_merlin_burst_uncompressor                     ; audio_system ;
;          |altera_merlin_slave_agent:audio_rom_s1_agent|                                                                                 ; 3.7 (1.5)            ; 4.0 (2.0)                        ; 0.3 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (4)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_rom_s1_agent                                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                            ; audio_system ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_rom_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                     ; altera_merlin_burst_uncompressor                     ; audio_system ;
;          |altera_merlin_slave_agent:key_pio_s1_agent|                                                                                   ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_pio_s1_agent                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                            ; audio_system ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                            ; audio_system ;
;          |altera_merlin_slave_agent:switch_pio_s1_agent|                                                                                ; 0.0 (0.0)            ; 0.3 (0.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_pio_s1_agent                                                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                            ; audio_system ;
;          |altera_merlin_slave_agent:timer_0_s1_agent|                                                                                   ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                            ; audio_system ;
;          |altera_merlin_slave_translator:audio_avalon_audio_slave_translator|                                                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_avalon_audio_slave_translator                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                       ; audio_system ;
;          |altera_merlin_slave_translator:audio_config_avalon_av_config_slave_translator|                                                ; 1.8 (1.8)            ; 2.1 (2.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_config_avalon_av_config_slave_translator                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                       ; audio_system ;
;          |altera_merlin_slave_translator:audio_rom_s1_translator|                                                                       ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_rom_s1_translator                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                       ; audio_system ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 8.1 (8.1)            ; 8.3 (8.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                       ; audio_system ;
;          |altera_merlin_slave_translator:key_pio_s1_translator|                                                                         ; 2.8 (2.8)            ; 3.5 (3.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_pio_s1_translator                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                       ; audio_system ;
;          |altera_merlin_slave_translator:led_pio_s1_translator|                                                                         ; 6.5 (6.5)            ; 12.1 (12.1)                      ; 5.6 (5.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                       ; audio_system ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 4.7 (4.7)            ; 10.6 (10.6)                      ; 5.9 (5.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                       ; audio_system ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                       ; audio_system ;
;          |altera_merlin_slave_translator:switch_pio_s1_translator|                                                                      ; 4.1 (4.1)            ; 4.3 (4.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator                                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                       ; audio_system ;
;          |altera_merlin_slave_translator:timer_0_s1_translator|                                                                         ; 6.8 (6.8)            ; 6.8 (6.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                       ; audio_system ;
;          |altera_merlin_width_adapter:audio_rom_s1_cmd_width_adapter|                                                                   ; 21.4 (21.4)          ; 22.6 (22.6)                      ; 1.2 (1.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 40 (40)             ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:audio_rom_s1_cmd_width_adapter                                                                                                                                                                                                                                                                                                                     ; altera_merlin_width_adapter                          ; audio_system ;
;          |altera_merlin_width_adapter:audio_rom_s1_rsp_width_adapter|                                                                   ; 9.3 (9.3)            ; 10.5 (10.5)                      ; 2.2 (2.2)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:audio_rom_s1_rsp_width_adapter                                                                                                                                                                                                                                                                                                                     ; altera_merlin_width_adapter                          ; audio_system ;
;          |audio_system_mm_interconnect_0_cmd_demux:cmd_demux|                                                                           ; 10.2 (10.2)          ; 12.2 (12.2)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|audio_system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                             ; audio_system_mm_interconnect_0_cmd_demux             ; audio_system ;
;          |audio_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                   ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|audio_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                                     ; audio_system_mm_interconnect_0_cmd_demux_001         ; audio_system ;
;          |audio_system_mm_interconnect_0_cmd_demux_001:rsp_demux_003|                                                                   ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|audio_system_mm_interconnect_0_cmd_demux_001:rsp_demux_003                                                                                                                                                                                                                                                                                                                     ; audio_system_mm_interconnect_0_cmd_demux_001         ; audio_system ;
;          |audio_system_mm_interconnect_0_cmd_demux_001:rsp_demux_004|                                                                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|audio_system_mm_interconnect_0_cmd_demux_001:rsp_demux_004                                                                                                                                                                                                                                                                                                                     ; audio_system_mm_interconnect_0_cmd_demux_001         ; audio_system ;
;          |audio_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|                                                                       ; 17.2 (15.2)          ; 17.9 (15.9)                      ; 0.9 (0.9)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 54 (50)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|audio_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                                                                                                                                                                         ; audio_system_mm_interconnect_0_cmd_mux_003           ; audio_system ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|audio_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                             ; audio_system ;
;          |audio_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|                                                                       ; 26.2 (24.2)          ; 30.3 (28.1)                      ; 4.2 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 57 (53)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|audio_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004                                                                                                                                                                                                                                                                                                                         ; audio_system_mm_interconnect_0_cmd_mux_003           ; audio_system ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 1.9 (1.9)            ; 2.2 (2.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|audio_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                             ; audio_system ;
;          |audio_system_mm_interconnect_0_router:router|                                                                                 ; 10.9 (10.9)          ; 12.3 (12.3)                      ; 1.7 (1.7)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 19 (19)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|audio_system_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                                   ; audio_system_mm_interconnect_0_router                ; audio_system ;
;          |audio_system_mm_interconnect_0_router_001:router_001|                                                                         ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|audio_system_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                           ; audio_system_mm_interconnect_0_router_001            ; audio_system ;
;          |audio_system_mm_interconnect_0_rsp_mux:rsp_mux|                                                                               ; 44.1 (44.1)          ; 44.9 (44.9)                      ; 1.8 (1.8)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 97 (97)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|audio_system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                 ; audio_system_mm_interconnect_0_rsp_mux               ; audio_system ;
;       |audio_system_nios2_gen2_0:nios2_gen2_0|                                                                                          ; 476.8 (0.0)          ; 546.2 (0.0)                      ; 78.8 (0.0)                                        ; 9.5 (0.0)                        ; 0.0 (0.0)            ; 737 (0)             ; 632 (0)                   ; 0 (0)         ; 10240             ; 3     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                                          ; audio_system_nios2_gen2_0                            ; audio_system ;
;          |audio_system_nios2_gen2_0_cpu:cpu|                                                                                            ; 476.8 (326.6)        ; 546.2 (352.7)                    ; 78.8 (33.9)                                       ; 9.5 (7.7)                        ; 0.0 (0.0)            ; 737 (533)           ; 632 (345)                 ; 0 (0)         ; 10240             ; 3     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                                        ; audio_system_nios2_gen2_0_cpu                        ; audio_system ;
;             |audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|                                       ; 150.2 (30.2)         ; 193.4 (31.3)                     ; 44.9 (1.3)                                        ; 1.7 (0.2)                        ; 0.0 (0.0)            ; 204 (7)             ; 287 (81)                  ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                                    ; audio_system_nios2_gen2_0_cpu_nios2_oci              ; audio_system ;
;                |audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|                ; 54.7 (0.0)           ; 82.3 (0.0)                       ; 29.2 (0.0)                                        ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 89 (0)              ; 98 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                            ; audio_system_nios2_gen2_0_cpu_debug_slave_wrapper    ; audio_system ;
;                   |audio_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_audio_system_nios2_gen2_0_cpu_debug_slave_sysclk|               ; 4.8 (4.5)            ; 25.7 (23.8)                      ; 20.8 (19.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 49 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_audio_system_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; audio_system_nios2_gen2_0_cpu_debug_slave_sysclk     ; audio_system ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_audio_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                              ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer5|                                                             ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_audio_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5 ; altera_std_synchronizer                              ; work         ;
;                   |audio_system_nios2_gen2_0_cpu_debug_slave_tck:the_audio_system_nios2_gen2_0_cpu_debug_slave_tck|                     ; 48.2 (47.7)          ; 55.3 (54.3)                      ; 8.6 (8.1)                                         ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 79 (79)             ; 49 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_tck:the_audio_system_nios2_gen2_0_cpu_debug_slave_tck                                                            ; audio_system_nios2_gen2_0_cpu_debug_slave_tck        ; audio_system ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0.4 (0.4)            ; 0.4 (0.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_tck:the_audio_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                              ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0.0 (0.0)            ; 0.6 (0.6)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_tck:the_audio_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3       ; altera_std_synchronizer                              ; work         ;
;                   |sld_virtual_jtag_basic:audio_system_nios2_gen2_0_cpu_debug_slave_phy|                                                ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:audio_system_nios2_gen2_0_cpu_debug_slave_phy                                                                                       ; sld_virtual_jtag_basic                               ; work         ;
;                |audio_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_audio_system_nios2_gen2_0_cpu_nios2_avalon_reg|                      ; 5.0 (5.0)            ; 6.0 (6.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_audio_system_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                                  ; audio_system_nios2_gen2_0_cpu_nios2_avalon_reg       ; audio_system ;
;                |audio_system_nios2_gen2_0_cpu_nios2_oci_break:the_audio_system_nios2_gen2_0_cpu_nios2_oci_break|                        ; 1.8 (1.8)            ; 12.7 (12.7)                      ; 10.8 (10.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_nios2_oci_break:the_audio_system_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                                    ; audio_system_nios2_gen2_0_cpu_nios2_oci_break        ; audio_system ;
;                |audio_system_nios2_gen2_0_cpu_nios2_oci_debug:the_audio_system_nios2_gen2_0_cpu_nios2_oci_debug|                        ; 5.1 (4.4)            ; 6.4 (4.4)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 11 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_nios2_oci_debug:the_audio_system_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                                    ; audio_system_nios2_gen2_0_cpu_nios2_oci_debug        ; audio_system ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_nios2_oci_debug:the_audio_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                ; altera_std_synchronizer                              ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 0.1 (0.1)            ; 1.0 (1.0)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_nios2_oci_debug:the_audio_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                               ; altera_std_synchronizer                              ; work         ;
;                |audio_system_nios2_gen2_0_cpu_nios2_oci_im:the_audio_system_nios2_gen2_0_cpu_nios2_oci_im|                              ; 4.3 (4.3)            ; 4.5 (4.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_nios2_oci_im:the_audio_system_nios2_gen2_0_cpu_nios2_oci_im                                                                                                                                                                          ; audio_system_nios2_gen2_0_cpu_nios2_oci_im           ; audio_system ;
;                |audio_system_nios2_gen2_0_cpu_nios2_oci_itrace:the_audio_system_nios2_gen2_0_cpu_nios2_oci_itrace|                      ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_nios2_oci_itrace:the_audio_system_nios2_gen2_0_cpu_nios2_oci_itrace                                                                                                                                                                  ; audio_system_nios2_gen2_0_cpu_nios2_oci_itrace       ; audio_system ;
;                |audio_system_nios2_gen2_0_cpu_nios2_ocimem:the_audio_system_nios2_gen2_0_cpu_nios2_ocimem|                              ; 48.5 (48.5)          ; 49.6 (49.6)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 77 (77)             ; 49 (49)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_nios2_ocimem:the_audio_system_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                          ; audio_system_nios2_gen2_0_cpu_nios2_ocimem           ; audio_system ;
;                   |audio_system_nios2_gen2_0_cpu_ociram_sp_ram_module:audio_system_nios2_gen2_0_cpu_ociram_sp_ram|                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_nios2_ocimem:the_audio_system_nios2_gen2_0_cpu_nios2_ocimem|audio_system_nios2_gen2_0_cpu_ociram_sp_ram_module:audio_system_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; audio_system_nios2_gen2_0_cpu_ociram_sp_ram_module   ; audio_system ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_nios2_ocimem:the_audio_system_nios2_gen2_0_cpu_nios2_ocimem|audio_system_nios2_gen2_0_cpu_ociram_sp_ram_module:audio_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                           ; work         ;
;                         |altsyncram_qid1:auto_generated|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_nios2_ocimem:the_audio_system_nios2_gen2_0_cpu_nios2_ocimem|audio_system_nios2_gen2_0_cpu_ociram_sp_ram_module:audio_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                                      ; work         ;
;             |audio_system_nios2_gen2_0_cpu_register_bank_a_module:audio_system_nios2_gen2_0_cpu_register_bank_a|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_register_bank_a_module:audio_system_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                                     ; audio_system_nios2_gen2_0_cpu_register_bank_a_module ; audio_system ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_register_bank_a_module:audio_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                           ; altsyncram                                           ; work         ;
;                   |altsyncram_msi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_register_bank_a_module:audio_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                                                            ; altsyncram_msi1                                      ; work         ;
;             |audio_system_nios2_gen2_0_cpu_register_bank_b_module:audio_system_nios2_gen2_0_cpu_register_bank_b|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_register_bank_b_module:audio_system_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                                     ; audio_system_nios2_gen2_0_cpu_register_bank_b_module ; audio_system ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_register_bank_b_module:audio_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                           ; altsyncram                                           ; work         ;
;                   |altsyncram_msi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_register_bank_b_module:audio_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                                                            ; altsyncram_msi1                                      ; work         ;
;       |audio_system_onchip_memory2_0:onchip_memory2_0|                                                                                  ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                                                  ; audio_system_onchip_memory2_0                        ; audio_system ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                        ; altsyncram                                           ; work         ;
;             |altsyncram_9tn1:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_9tn1:auto_generated                                                                                                                                                                                                                                                                                                                         ; altsyncram_9tn1                                      ; work         ;
;       |audio_system_timer_0:timer_0|                                                                                                    ; 67.7 (67.7)          ; 79.0 (79.0)                      ; 11.3 (11.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 108 (108)           ; 134 (134)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|audio_system:u0|audio_system_timer_0:timer_0                                                                                                                                                                                                                                                                                                                                                                                                    ; audio_system_timer_0                                 ; audio_system ;
;    |sld_hub:auto_hub|                                                                                                                   ; 69.5 (0.5)           ; 83.5 (0.5)                       ; 14.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 114 (1)             ; 88 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                ; sld_hub                                              ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 69.0 (0.0)           ; 83.0 (0.0)                       ; 14.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 113 (0)             ; 88 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                                ; alt_sld_fab_with_jtag_input                          ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 69.0 (0.0)           ; 83.0 (0.0)                       ; 14.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 113 (0)             ; 88 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                             ; alt_sld_fab                                          ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 69.0 (0.8)           ; 83.0 (3.0)                       ; 14.0 (2.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 113 (1)             ; 88 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                         ; alt_sld_fab_alt_sld_fab                              ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 68.2 (0.0)           ; 80.0 (0.0)                       ; 11.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 112 (0)             ; 82 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                             ; alt_sld_fab_alt_sld_fab_sldfabric                    ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 68.2 (46.5)          ; 80.0 (54.3)                      ; 11.8 (7.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 112 (77)            ; 82 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                ; sld_jtag_hub                                         ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 11.2 (11.2)          ; 11.2 (11.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                        ; sld_rom_sr                                           ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 10.5 (10.5)          ; 14.5 (14.5)                      ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Standard_Audio|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                      ; sld_shadow_jsm                                       ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                          ;
+---------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name          ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; RESET_N       ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; LEDR[0]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[1]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[2]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[3]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[4]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[5]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[6]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[7]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[8]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[9]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_DACDAT    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; FPGA_I2C_SCLK ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_BCLK      ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_ADCLRCK   ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_DACLRCK   ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; FPGA_I2C_SDAT ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CLOCK_50      ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[0]        ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[0]         ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[1]        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[1]         ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[2]        ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[2]         ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[3]        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[3]         ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[4]         ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[5]         ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[6]         ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[7]         ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[8]         ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[9]         ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; AUD_ADCDAT    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+---------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                             ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; RESET_N                                                                                                                                                         ;                   ;         ;
; AUD_BCLK                                                                                                                                                        ;                   ;         ;
;      - audio_system:u0|audio_system_audio:audio|altera_up_clock_edge:Bit_Clock_Edges|cur_test_clk                                                               ; 1                 ; 0       ;
; AUD_ADCLRCK                                                                                                                                                     ;                   ;         ;
;      - audio_system:u0|audio_system_audio:audio|altera_up_clock_edge:ADC_Left_Right_Clock_Edges|cur_test_clk                                                    ; 1                 ; 0       ;
; AUD_DACLRCK                                                                                                                                                     ;                   ;         ;
;      - audio_system:u0|audio_system_audio:audio|altera_up_clock_edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                    ; 1                 ; 0       ;
; FPGA_I2C_SDAT                                                                                                                                                   ;                   ;         ;
;      - audio_system:u0|audio_system_audio_config:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|new_data~0                        ; 0                 ; 0       ;
; CLOCK_50                                                                                                                                                        ;                   ;         ;
; KEY[0]                                                                                                                                                          ;                   ;         ;
;      - audio_system:u0|altera_reset_controller:rst_controller_001|merged_reset~0                                                                                ; 1                 ; 0       ;
;      - KEY[0]~_wirecell                                                                                                                                         ; 1                 ; 0       ;
;      - audio_system:u0|audio_system_audio_pll_0:audio_pll_0|audio_system_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL ; 1                 ; 0       ;
; SW[0]                                                                                                                                                           ;                   ;         ;
;      - audio_system:u0|audio_system_key_pio:switch_pio|readdata[0]                                                                                              ; 1                 ; 0       ;
; KEY[1]                                                                                                                                                          ;                   ;         ;
;      - KEY[1]~_wirecell                                                                                                                                         ; 0                 ; 0       ;
; SW[1]                                                                                                                                                           ;                   ;         ;
;      - audio_system:u0|audio_system_key_pio:switch_pio|readdata[1]                                                                                              ; 0                 ; 0       ;
; KEY[2]                                                                                                                                                          ;                   ;         ;
;      - KEY[2]~_wirecell                                                                                                                                         ; 1                 ; 0       ;
; SW[2]                                                                                                                                                           ;                   ;         ;
;      - audio_system:u0|audio_system_key_pio:switch_pio|readdata[2]                                                                                              ; 1                 ; 0       ;
; KEY[3]                                                                                                                                                          ;                   ;         ;
;      - KEY[3]~_wirecell                                                                                                                                         ; 0                 ; 0       ;
; SW[3]                                                                                                                                                           ;                   ;         ;
;      - audio_system:u0|audio_system_key_pio:switch_pio|readdata[3]                                                                                              ; 1                 ; 0       ;
; SW[4]                                                                                                                                                           ;                   ;         ;
;      - audio_system:u0|audio_system_key_pio:switch_pio|readdata[4]                                                                                              ; 1                 ; 0       ;
; SW[5]                                                                                                                                                           ;                   ;         ;
;      - audio_system:u0|audio_system_key_pio:switch_pio|readdata[5]~feeder                                                                                       ; 0                 ; 0       ;
; SW[6]                                                                                                                                                           ;                   ;         ;
;      - audio_system:u0|audio_system_key_pio:switch_pio|readdata[6]                                                                                              ; 1                 ; 0       ;
; SW[7]                                                                                                                                                           ;                   ;         ;
;      - audio_system:u0|audio_system_key_pio:switch_pio|readdata[7]                                                                                              ; 1                 ; 0       ;
; SW[8]                                                                                                                                                           ;                   ;         ;
;      - audio_system:u0|audio_system_key_pio:switch_pio|readdata[8]                                                                                              ; 1                 ; 0       ;
; SW[9]                                                                                                                                                           ;                   ;         ;
;      - audio_system:u0|audio_system_key_pio:switch_pio|readdata[9]                                                                                              ; 0                 ; 0       ;
; AUD_ADCDAT                                                                                                                                                      ;                   ;         ;
;      - audio_system:u0|audio_system_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[0]                                      ; 1                 ; 0       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                              ; Location                  ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                                          ; PIN_AF14                  ; 1606    ; Clock                      ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                      ; JTAG_X0_Y2_N3             ; 176     ; Clock                      ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                                      ; JTAG_X0_Y2_N3             ; 27      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|altera_reset_controller:rst_controller_001|merged_reset~0                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X13_Y5_N24        ; 3       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|altera_reset_controller:rst_controller_001|r_early_rst                                                                                                                                                                                                                                                                                                                                            ; FF_X19_Y7_N11             ; 277     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                                                                                                             ; FF_X19_Y7_N53             ; 924     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                         ; FF_X72_Y14_N44            ; 164     ; Async. clear, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|_~0                                                                                                                                                                            ; LABCELL_X70_Y15_N24       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|_~0                                                                                                                                                                                ; LABCELL_X68_Y14_N48       ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|_~0                                                                                                                                                                         ; LABCELL_X66_Y14_N57       ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb~1                                                                                                                                                                                       ; MLABCELL_X72_Y14_N57      ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|_~0                                                                                                                                                                           ; LABCELL_X71_Y15_N24       ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|_~0                                                                                                                                                                               ; LABCELL_X68_Y14_N6        ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|_~0                                                                                                                                                                        ; LABCELL_X71_Y14_N27       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb~1                                                                                                                                                                                      ; MLABCELL_X72_Y14_N24      ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|comb~0                                                                                                                                                                                                                                                                                                             ; LABCELL_X68_Y14_N18       ; 13      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|comb~3                                                                                                                                                                                                                                                                                                             ; LABCELL_X68_Y14_N51       ; 12      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[15]~0                                                                                                                                                                                                                                                                                            ; MLABCELL_X72_Y14_N12      ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|_~0                                                                                                                                                                             ; LABCELL_X75_Y13_N42       ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|_~0                                                                                                                                                                                 ; LABCELL_X77_Y12_N24       ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|_~0                                                                                                                                                                          ; LABCELL_X74_Y13_N18       ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb~1                                                                                                                                                                                        ; LABCELL_X75_Y13_N57       ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|_~0                                                                                                                                                                            ; LABCELL_X71_Y13_N3        ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|_~0                                                                                                                                                                                ; LABCELL_X77_Y12_N27       ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|_~0                                                                                                                                                                         ; LABCELL_X74_Y13_N21       ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb~1                                                                                                                                                                                       ; LABCELL_X71_Y13_N57       ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|comb~2                                                                                                                                                                                                                                                                                                               ; LABCELL_X74_Y13_N54       ; 10      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|comb~4                                                                                                                                                                                                                                                                                                               ; MLABCELL_X72_Y13_N57      ; 10      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[10]~1                                                                                                                                                                                                                                                                                             ; LABCELL_X74_Y13_N6        ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[10]~2                                                                                                                                                                                                                                                                                             ; LABCELL_X74_Y13_N27       ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_audio:audio|comb~0                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X71_Y13_N48       ; 96      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_audio:audio|comb~1                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X72_Y14_N42      ; 115     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_audio:audio|readdata[11]~6                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X67_Y14_N30       ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_audio:audio|readdata[2]~1                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X66_Y12_N30       ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_audio:audio|readdata[30]~12                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X65_Y14_N51      ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_audio:audio|write_interrupt_en~0                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X73_Y14_N27       ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_audio_config:audio_config|address_reg[4]~0                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X62_Y7_N9         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_audio_config:audio_config|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[5]~0                                                                                                                                                                                                                                                                                         ; LABCELL_X63_Y7_N24        ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_audio_config:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE                                                                                                                                                                                                                                                       ; FF_X64_Y7_N17             ; 54      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_audio_config:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|serial_data~2                                                                                                                                                                                                                                                                              ; MLABCELL_X65_Y7_N12       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_audio_config:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[17]~23                                                                                                                                                                                                                                                                       ; LABCELL_X61_Y7_N30        ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_audio_config:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[18]~1                                                                                                                                                                                                                                                                        ; LABCELL_X63_Y7_N30        ; 61      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_audio_config:audio_config|control_reg[17]~2                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X59_Y7_N42       ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_audio_config:audio_config|control_reg[2]~5                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X62_Y7_N24        ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_audio_config:audio_config|data_reg[0]~0                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X62_Y7_N6         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_audio_config:audio_config|device_for_transfer[0]~3                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X63_Y7_N27        ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_audio_config:audio_config|internal_reset                                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X59_Y7_N12       ; 148     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_audio_config:audio_config|readdata[4]~6                                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X59_Y7_N0        ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_audio_config:audio_config|s_serial_transfer~12                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X61_Y7_N27        ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_audio_config:audio_config|start_external_transfer~1                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X64_Y7_N42        ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_audio_pll_0:audio_pll_0|audio_system_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i|locked_wire[0]                                                                                                                                                                                                                                                                          ; FRACTIONALPLL_X0_Y1_N0    ; 3       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_audio_pll_0:audio_pll_0|audio_system_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                          ; PLLOUTPUTCOUNTER_X0_Y5_N1 ; 406     ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; audio_system:u0|audio_system_audio_rom:audio_rom|altsyncram:the_altsyncram|altsyncram_i5m1:auto_generated|decode_sma:decode3|w_anode1986w[3]                                                                                                                                                                                                                                                                      ; LABCELL_X51_Y13_N6        ; 16      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_audio_rom:audio_rom|altsyncram:the_altsyncram|altsyncram_i5m1:auto_generated|decode_sma:decode3|w_anode2003w[3]                                                                                                                                                                                                                                                                      ; LABCELL_X51_Y13_N18       ; 16      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_audio_rom:audio_rom|altsyncram:the_altsyncram|altsyncram_i5m1:auto_generated|decode_sma:decode3|w_anode2013w[3]                                                                                                                                                                                                                                                                      ; LABCELL_X51_Y13_N21       ; 16      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_audio_rom:audio_rom|altsyncram:the_altsyncram|altsyncram_i5m1:auto_generated|decode_sma:decode3|w_anode2023w[3]                                                                                                                                                                                                                                                                      ; LABCELL_X51_Y13_N12       ; 16      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_audio_rom:audio_rom|altsyncram:the_altsyncram|altsyncram_i5m1:auto_generated|decode_sma:decode3|w_anode2033w[3]                                                                                                                                                                                                                                                                      ; LABCELL_X51_Y13_N57       ; 16      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_audio_rom:audio_rom|altsyncram:the_altsyncram|altsyncram_i5m1:auto_generated|decode_sma:decode3|w_anode2043w[3]                                                                                                                                                                                                                                                                      ; LABCELL_X51_Y13_N36       ; 16      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_audio_rom:audio_rom|altsyncram:the_altsyncram|altsyncram_i5m1:auto_generated|decode_sma:decode3|w_anode2053w[3]                                                                                                                                                                                                                                                                      ; LABCELL_X51_Y13_N39       ; 16      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_audio_rom:audio_rom|altsyncram:the_altsyncram|altsyncram_i5m1:auto_generated|decode_sma:decode3|w_anode2063w[3]                                                                                                                                                                                                                                                                      ; LABCELL_X51_Y13_N33       ; 16      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_audio_rom:audio_rom|altsyncram:the_altsyncram|altsyncram_i5m1:auto_generated|decode_sma:decode3|w_anode2082w[3]~0                                                                                                                                                                                                                                                                    ; LABCELL_X51_Y13_N54       ; 16      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_audio_rom:audio_rom|altsyncram:the_altsyncram|altsyncram_i5m1:auto_generated|decode_sma:decode3|w_anode2093w[3]~0                                                                                                                                                                                                                                                                    ; LABCELL_X51_Y13_N15       ; 16      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_audio_rom:audio_rom|altsyncram:the_altsyncram|altsyncram_i5m1:auto_generated|decode_sma:decode3|w_anode2103w[3]~0                                                                                                                                                                                                                                                                    ; LABCELL_X51_Y13_N45       ; 16      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_audio_rom:audio_rom|altsyncram:the_altsyncram|altsyncram_i5m1:auto_generated|decode_sma:decode3|w_anode2113w[3]~0                                                                                                                                                                                                                                                                    ; LABCELL_X51_Y13_N27       ; 16      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_audio_rom:audio_rom|altsyncram:the_altsyncram|altsyncram_i5m1:auto_generated|decode_sma:decode3|w_anode2123w[3]~0                                                                                                                                                                                                                                                                    ; LABCELL_X51_Y13_N42       ; 16      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_audio_rom:audio_rom|altsyncram:the_altsyncram|altsyncram_i5m1:auto_generated|decode_sma:decode3|w_anode2133w[3]~0                                                                                                                                                                                                                                                                    ; LABCELL_X51_Y13_N24       ; 16      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_audio_rom:audio_rom|altsyncram:the_altsyncram|altsyncram_i5m1:auto_generated|decode_sma:decode3|w_anode2143w[3]~0                                                                                                                                                                                                                                                                    ; LABCELL_X51_Y13_N30       ; 16      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_audio_rom:audio_rom|wren~1                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X50_Y10_N9        ; 240     ; Read enable                ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:audio_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                                                         ; LABCELL_X42_Y8_N21        ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:audio_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2                                                                                                                                                                                                                                                                                   ; MLABCELL_X3_Y3_N27        ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:audio_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0                                                                                                                                                                                                                                                                                      ; LABCELL_X4_Y3_N18         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:audio_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                                                                                                                                 ; MLABCELL_X3_Y3_N0         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|audio_system_jtag_uart_0_scfifo_r:the_audio_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2                                                                                                                                                                                             ; LABCELL_X46_Y8_N36        ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|audio_system_jtag_uart_0_scfifo_w:the_audio_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                                             ; LABCELL_X42_Y8_N6         ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|fifo_rd~1                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X46_Y8_N6         ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                                                                                                                                                                                                                                                                      ; FF_X42_Y8_N2              ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|ien_AE~0                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X46_Y8_N0         ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|r_val~0                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X42_Y8_N18        ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|read_0                                                                                                                                                                                                                                                                                                                                                       ; FF_X46_Y8_N20             ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|wr_rfifo                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X46_Y8_N57        ; 14      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_led_pio:led_pio|always0~1                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X50_Y11_N30       ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                        ; MLABCELL_X65_Y12_N36      ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rdata_fifo|always4~0                                                                                                                                                                                                                                                                        ; MLABCELL_X65_Y12_N39      ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_rom_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                                                     ; FF_X51_Y10_N26            ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_rom_s1_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                                                                  ; LABCELL_X51_Y10_N54       ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                                                  ; MLABCELL_X52_Y8_N3        ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                                                           ; LABCELL_X48_Y8_N0         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                       ; MLABCELL_X65_Y12_N33      ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                           ; LABCELL_X50_Y11_N54       ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_rom_s1_agent|comb~1                                                                                                                                                                                                                                                                                              ; LABCELL_X51_Y10_N21       ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_rom_s1_agent|rp_valid                                                                                                                                                                                                                                                                                            ; LABCELL_X51_Y10_N9        ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:audio_rom_s1_cmd_width_adapter|data_reg[3]~0                                                                                                                                                                                                                                                                         ; LABCELL_X42_Y10_N36       ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:audio_rom_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                               ; FF_X50_Y10_N32            ; 59      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:audio_rom_s1_rsp_width_adapter|always10~0                                                                                                                                                                                                                                                                            ; LABCELL_X51_Y10_N57       ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|audio_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                        ; LABCELL_X42_Y10_N45       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|audio_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|update_grant~0                                                                                                                                                                                                                                                                            ; LABCELL_X42_Y10_N6        ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|audio_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                        ; MLABCELL_X47_Y8_N36       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_mm_interconnect_0:mm_interconnect_0|audio_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|update_grant~0                                                                                                                                                                                                                                                                            ; MLABCELL_X47_Y8_N30       ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~1                                                                                                                                                                                                                                                                                                            ; MLABCELL_X59_Y9_N9        ; 20      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|D_iw[2]                                                                                                                                                                                                                                                                                                                  ; FF_X55_Y8_N23             ; 35      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|E_alu_result~1                                                                                                                                                                                                                                                                                                           ; LABCELL_X56_Y10_N6        ; 64      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|E_new_inst                                                                                                                                                                                                                                                                                                               ; FF_X55_Y9_N59             ; 52      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|E_src1[1]~0                                                                                                                                                                                                                                                                                                              ; LABCELL_X63_Y11_N3        ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|E_src2[5]~0                                                                                                                                                                                                                                                                                                              ; LABCELL_X62_Y9_N6         ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|E_st_data[23]~0                                                                                                                                                                                                                                                                                                          ; MLABCELL_X59_Y9_N6        ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                                                                                                                                                                                                                                           ; FF_X56_Y9_N8              ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|F_valid~0                                                                                                                                                                                                                                                                                                                ; MLABCELL_X52_Y8_N12       ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|R_ctrl_exception                                                                                                                                                                                                                                                                                                         ; FF_X60_Y9_N32             ; 25      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|R_src2_hi~1                                                                                                                                                                                                                                                                                                              ; LABCELL_X62_Y11_N42       ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm                                                                                                                                                                                                                                                                                                           ; FF_X57_Y9_N38             ; 28      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|W_ienable_reg_nxt~0                                                                                                                                                                                                                                                                                                      ; LABCELL_X57_Y10_N3        ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|W_rf_wren                                                                                                                                                                                                                                                                                                                ; LABCELL_X60_Y9_N0         ; 2       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|W_valid                                                                                                                                                                                                                                                                                                                  ; FF_X56_Y9_N14             ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|address[8]                                                                                                                                                                                                                           ; FF_X46_Y9_N56             ; 34      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_audio_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir                  ; FF_X10_Y6_N17             ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_audio_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a   ; LABCELL_X4_Y4_N48         ; 16      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_audio_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0 ; LABCELL_X10_Y6_N39        ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_audio_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b   ; LABCELL_X10_Y6_N27        ; 35      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_audio_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe      ; FF_X10_Y6_N8              ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_tck:the_audio_system_nios2_gen2_0_cpu_debug_slave_tck|sr[2]~8                      ; MLABCELL_X3_Y4_N3         ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_tck:the_audio_system_nios2_gen2_0_cpu_debug_slave_tck|sr[30]~27                    ; LABCELL_X7_Y4_N18         ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_tck:the_audio_system_nios2_gen2_0_cpu_debug_slave_tck|sr[30]~29                    ; MLABCELL_X3_Y4_N39        ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:audio_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir                                       ; MLABCELL_X3_Y2_N54        ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_audio_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                    ; LABCELL_X27_Y6_N3         ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_nios2_oci_break:the_audio_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]~0                                                                                                                  ; LABCELL_X10_Y6_N42        ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_nios2_oci_break:the_audio_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]~1                                                                                                                  ; LABCELL_X9_Y6_N45         ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_nios2_ocimem:the_audio_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~2                                                                                                                               ; MLABCELL_X6_Y4_N6         ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_nios2_ocimem:the_audio_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]~6                                                                                                                              ; MLABCELL_X6_Y4_N9         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_nios2_ocimem:the_audio_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~3                                                                                                                              ; LABCELL_X16_Y6_N54        ; 22      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_nios2_ocimem:the_audio_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req                                                                                                                           ; LABCELL_X22_Y6_N15        ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_nios2_ocimem:the_audio_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1                                                                                                                             ; MLABCELL_X21_Y6_N45       ; 2       ; Read enable, Write enable  ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                                      ; FF_X55_Y9_N35             ; 43      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1]~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X55_Y9_N21        ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_en~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X53_Y10_N27       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|av_ld_rshift8~0                                                                                                                                                                                                                                                                                                          ; LABCELL_X55_Y9_N18        ; 17      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|hbreak_req~0                                                                                                                                                                                                                                                                                                             ; LABCELL_X51_Y9_N33        ; 25      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_onchip_memory2_0:onchip_memory2_0|wren~1                                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X47_Y8_N18       ; 32      ; Read enable, Write enable  ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_timer_0:timer_0|Equal6~0                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X53_Y6_N51        ; 53      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_timer_0:timer_0|always0~0                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X53_Y6_N27        ; 40      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_timer_0:timer_0|always0~1                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X53_Y6_N21        ; 44      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_timer_0:timer_0|control_wr_strobe                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X56_Y6_N54        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_timer_0:timer_0|period_h_wr_strobe                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X55_Y7_N12        ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_timer_0:timer_0|period_l_wr_strobe                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X55_Y7_N0         ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_system:u0|audio_system_timer_0:timer_0|snap_strobe~0                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X56_Y6_N48        ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                          ; FF_X2_Y2_N35              ; 59      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~4                                                                             ; LABCELL_X2_Y1_N33         ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                                               ; LABCELL_X2_Y3_N48         ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0                                                                  ; LABCELL_X2_Y3_N54         ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5                                                                                  ; LABCELL_X1_Y2_N42         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2                                                                                    ; LABCELL_X1_Y1_N12         ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~0                                                                     ; LABCELL_X2_Y3_N30         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                                                                       ; MLABCELL_X6_Y2_N42        ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6                                                                           ; LABCELL_X2_Y2_N45         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~2                                                             ; LABCELL_X2_Y3_N42         ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~1                                                        ; LABCELL_X2_Y3_N45         ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                               ; FF_X2_Y2_N5               ; 16      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                              ; FF_X3_Y2_N23              ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                               ; FF_X1_Y2_N29              ; 36      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                               ; FF_X6_Y2_N14              ; 68      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                                        ; LABCELL_X7_Y2_N9          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                              ; FF_X6_Y2_N2               ; 51      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                                            ; MLABCELL_X6_Y2_N6         ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                                     ; Location                  ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                 ; PIN_AF14                  ; 1606    ; Global Clock         ; GCLK5            ; --                        ;
; audio_system:u0|audio_system_audio_pll_0:audio_pll_0|audio_system_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i|outclk_wire[0] ; PLLOUTPUTCOUNTER_X0_Y5_N1 ; 406     ; Global Clock         ; GCLK4            ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                 ;
+-----------------------------------------------------------------------+---------+
; Name                                                                  ; Fan-Out ;
+-----------------------------------------------------------------------+---------+
; audio_system:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; 924     ;
+-----------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size    ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                               ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------+
; audio_system:u0|audio_system_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 16           ; 128          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 2048    ; 128                         ; 16                          ; 128                         ; 16                          ; 2048                ; 1           ; 0     ; None                              ; M10K_X69_Y15_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                       ;
; audio_system:u0|audio_system_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 16           ; 128          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 2048    ; 128                         ; 16                          ; 128                         ; 16                          ; 2048                ; 1           ; 0     ; None                              ; M10K_X69_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                       ;
; audio_system:u0|audio_system_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 16           ; 128          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 2048    ; 128                         ; 16                          ; 128                         ; 16                          ; 2048                ; 1           ; 0     ; None                              ; M10K_X76_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                       ;
; audio_system:u0|audio_system_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 16           ; 128          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 2048    ; 128                         ; 16                          ; 128                         ; 16                          ; 2048                ; 1           ; 0     ; None                              ; M10K_X76_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                       ;
; audio_system:u0|audio_system_audio_rom:audio_rom|altsyncram:the_altsyncram|altsyncram_i5m1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                      ; AUTO ; Single Port      ; Single Clock ; 120127       ; 16           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 1922032 ; 120127                      ; 16                          ; --                          ; --                          ; 1922032             ; 240         ; 0     ; None                              ; M10K_X49_Y32_N0, M10K_X69_Y31_N0, M10K_X58_Y20_N0, M10K_X58_Y29_N0, M10K_X58_Y24_N0, M10K_X76_Y24_N0, M10K_X58_Y23_N0, M10K_X49_Y16_N0, M10K_X41_Y32_N0, M10K_X58_Y28_N0, M10K_X49_Y24_N0, M10K_X69_Y32_N0, M10K_X69_Y18_N0, M10K_X69_Y30_N0, M10K_X58_Y16_N0, M10K_X38_Y4_N0, M10K_X41_Y8_N0, M10K_X49_Y11_N0, M10K_X5_Y7_N0, M10K_X38_Y13_N0, M10K_X49_Y12_N0, M10K_X38_Y9_N0, M10K_X26_Y4_N0, M10K_X14_Y15_N0, M10K_X14_Y5_N0, M10K_X41_Y5_N0, M10K_X49_Y15_N0, M10K_X41_Y6_N0, M10K_X41_Y4_N0, M10K_X26_Y15_N0, M10K_X38_Y28_N0, M10K_X49_Y18_N0, M10K_X26_Y11_N0, M10K_X41_Y33_N0, M10K_X38_Y11_N0, M10K_X26_Y12_N0, M10K_X41_Y37_N0, M10K_X26_Y37_N0, M10K_X49_Y36_N0, M10K_X41_Y26_N0, M10K_X26_Y28_N0, M10K_X41_Y12_N0, M10K_X41_Y35_N0, M10K_X41_Y34_N0, M10K_X26_Y18_N0, M10K_X26_Y3_N0, M10K_X41_Y11_N0, M10K_X69_Y11_N0, M10K_X69_Y10_N0, M10K_X69_Y12_N0, M10K_X76_Y16_N0, M10K_X49_Y9_N0, M10K_X38_Y5_N0, M10K_X5_Y13_N0, M10K_X5_Y6_N0, M10K_X14_Y6_N0, M10K_X26_Y8_N0, M10K_X76_Y15_N0, M10K_X41_Y3_N0, M10K_X76_Y11_N0, M10K_X14_Y7_N0, M10K_X26_Y14_N0, M10K_X38_Y8_N0, M10K_X14_Y8_N0, M10K_X38_Y10_N0, M10K_X14_Y12_N0, M10K_X5_Y9_N0, M10K_X38_Y7_N0, M10K_X26_Y13_N0, M10K_X38_Y6_N0, M10K_X26_Y9_N0, M10K_X5_Y11_N0, M10K_X14_Y9_N0, M10K_X26_Y7_N0, M10K_X14_Y11_N0, M10K_X58_Y15_N0, M10K_X49_Y30_N0, M10K_X49_Y17_N0, M10K_X58_Y14_N0, M10K_X76_Y25_N0, M10K_X76_Y26_N0, M10K_X69_Y34_N0, M10K_X58_Y32_N0, M10K_X58_Y33_N0, M10K_X76_Y32_N0, M10K_X69_Y22_N0, M10K_X76_Y31_N0, M10K_X58_Y31_N0, M10K_X69_Y33_N0, M10K_X76_Y18_N0, M10K_X76_Y19_N0, M10K_X69_Y29_N0, M10K_X58_Y22_N0, M10K_X38_Y22_N0, M10K_X76_Y22_N0, M10K_X38_Y27_N0, M10K_X69_Y19_N0, M10K_X41_Y29_N0, M10K_X49_Y23_N0, M10K_X58_Y27_N0, M10K_X41_Y23_N0, M10K_X76_Y30_N0, M10K_X41_Y28_N0, M10K_X49_Y26_N0, M10K_X76_Y28_N0, M10K_X58_Y34_N0, M10K_X38_Y15_N0, M10K_X69_Y16_N0, M10K_X38_Y29_N0, M10K_X38_Y14_N0, M10K_X41_Y15_N0, M10K_X26_Y29_N0, M10K_X26_Y38_N0, M10K_X38_Y38_N0, M10K_X76_Y33_N0, M10K_X69_Y28_N0, M10K_X41_Y36_N0, M10K_X76_Y20_N0, M10K_X69_Y35_N0, M10K_X58_Y30_N0, M10K_X14_Y10_N0, M10K_X49_Y10_N0, M10K_X14_Y37_N0, M10K_X26_Y31_N0, M10K_X38_Y12_N0, M10K_X14_Y14_N0, M10K_X38_Y37_N0, M10K_X49_Y27_N0, M10K_X26_Y36_N0, M10K_X49_Y34_N0, M10K_X49_Y28_N0, M10K_X41_Y22_N0, M10K_X26_Y35_N0, M10K_X49_Y25_N0, M10K_X41_Y27_N0, M10K_X76_Y27_N0, M10K_X58_Y26_N0, M10K_X69_Y24_N0, M10K_X69_Y27_N0, M10K_X76_Y23_N0, M10K_X69_Y25_N0, M10K_X58_Y25_N0, M10K_X69_Y26_N0, M10K_X49_Y20_N0, M10K_X76_Y17_N0, M10K_X58_Y19_N0, M10K_X76_Y21_N0, M10K_X49_Y29_N0, M10K_X69_Y20_N0, M10K_X58_Y21_N0, M10K_X41_Y14_N0, M10K_X58_Y12_N0, M10K_X58_Y17_N0, M10K_X69_Y17_N0, M10K_X69_Y13_N0, M10K_X58_Y18_N0, M10K_X49_Y14_N0, M10K_X41_Y16_N0, M10K_X38_Y18_N0, M10K_X38_Y17_N0, M10K_X49_Y13_N0, M10K_X58_Y13_N0, M10K_X41_Y17_N0, M10K_X38_Y16_N0, M10K_X41_Y13_N0, M10K_X49_Y31_N0, M10K_X38_Y31_N0, M10K_X49_Y22_N0, M10K_X49_Y33_N0, M10K_X41_Y20_N0, M10K_X41_Y18_N0, M10K_X14_Y33_N0, M10K_X38_Y30_N0, M10K_X38_Y33_N0, M10K_X41_Y25_N0, M10K_X14_Y27_N0, M10K_X38_Y34_N0, M10K_X14_Y26_N0, M10K_X26_Y33_N0, M10K_X26_Y26_N0, M10K_X14_Y32_N0, M10K_X38_Y35_N0, M10K_X14_Y30_N0, M10K_X14_Y28_N0, M10K_X41_Y24_N0, M10K_X26_Y24_N0, M10K_X14_Y19_N0, M10K_X14_Y25_N0, M10K_X14_Y35_N0, M10K_X26_Y34_N0, M10K_X26_Y25_N0, M10K_X41_Y30_N0, M10K_X14_Y34_N0, M10K_X26_Y30_N0, M10K_X14_Y31_N0, M10K_X14_Y20_N0, M10K_X38_Y32_N0, M10K_X5_Y33_N0, M10K_X5_Y10_N0, M10K_X41_Y10_N0, M10K_X14_Y13_N0, M10K_X5_Y32_N0, M10K_X5_Y12_N0, M10K_X26_Y32_N0, M10K_X26_Y16_N0, M10K_X14_Y22_N0, M10K_X41_Y9_N0, M10K_X26_Y10_N0, M10K_X38_Y26_N0, M10K_X14_Y16_N0, M10K_X14_Y17_N0, M10K_X38_Y24_N0, M10K_X26_Y20_N0, M10K_X26_Y19_N0, M10K_X38_Y21_N0, M10K_X38_Y20_N0, M10K_X38_Y25_N0, M10K_X26_Y22_N0, M10K_X14_Y24_N0, M10K_X26_Y23_N0, M10K_X38_Y23_N0, M10K_X14_Y18_N0, M10K_X38_Y19_N0, M10K_X26_Y17_N0, M10K_X26_Y21_N0, M10K_X69_Y36_N0, M10K_X14_Y36_N0, M10K_X49_Y35_N0, M10K_X41_Y31_N0, M10K_X49_Y21_N0, M10K_X26_Y27_N0, M10K_X58_Y35_N0, M10K_X69_Y21_N0, M10K_X14_Y21_N0, M10K_X69_Y23_N0, M10K_X41_Y19_N0, M10K_X38_Y36_N0, M10K_X49_Y19_N0, M10K_X41_Y21_N0, M10K_X14_Y23_N0 ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|audio_system_jtag_uart_0_scfifo_r:the_audio_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                              ; M10K_X41_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour ;
; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|audio_system_jtag_uart_0_scfifo_w:the_audio_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                              ; M10K_X26_Y5_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_nios2_ocimem:the_audio_system_nios2_gen2_0_cpu_nios2_ocimem|audio_system_nios2_gen2_0_cpu_ociram_sp_ram_module:audio_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192    ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1           ; 0     ; None                              ; M10K_X26_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Unsupported Depth    ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_register_bank_a_module:audio_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                              ; M10K_X58_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                       ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_register_bank_b_module:audio_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                              ; M10K_X58_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                       ;
; audio_system:u0|audio_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_9tn1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                        ; AUTO ; Single Port      ; Single Clock ; 8192         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 262144  ; 8192                        ; 32                          ; --                          ; --                          ; 262144              ; 32          ; 0     ; audio_system_onchip_memory2_0.hex ; M10K_X58_Y9_N0, M10K_X49_Y6_N0, M10K_X76_Y6_N0, M10K_X58_Y8_N0, M10K_X49_Y3_N0, M10K_X58_Y7_N0, M10K_X58_Y4_N0, M10K_X49_Y2_N0, M10K_X58_Y1_N0, M10K_X49_Y5_N0, M10K_X76_Y5_N0, M10K_X69_Y5_N0, M10K_X76_Y3_N0, M10K_X69_Y3_N0, M10K_X58_Y2_N0, M10K_X76_Y7_N0, M10K_X69_Y9_N0, M10K_X69_Y6_N0, M10K_X69_Y2_N0, M10K_X76_Y4_N0, M10K_X76_Y9_N0, M10K_X76_Y8_N0, M10K_X58_Y3_N0, M10K_X69_Y8_N0, M10K_X58_Y5_N0, M10K_X58_Y6_N0, M10K_X69_Y7_N0, M10K_X49_Y4_N0, M10K_X49_Y7_N0, M10K_X69_Y1_N0, M10K_X69_Y4_N0, M10K_X49_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------+
; Routing Usage Summary                                                 ;
+---------------------------------------------+-------------------------+
; Routing Resource Type                       ; Usage                   ;
+---------------------------------------------+-------------------------+
; Block interconnects                         ; 9,694 / 289,320 ( 3 % ) ;
; C12 interconnects                           ; 200 / 13,420 ( 1 % )    ;
; C2 interconnects                            ; 2,728 / 119,108 ( 2 % ) ;
; C4 interconnects                            ; 1,826 / 56,300 ( 3 % )  ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )          ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )          ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )          ;
; Direct links                                ; 459 / 289,320 ( < 1 % ) ;
; Global clocks                               ; 2 / 16 ( 13 % )         ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )           ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )           ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )           ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )           ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )           ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )          ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )          ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )          ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )          ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )          ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )         ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )         ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )          ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )          ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )         ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )          ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )           ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )           ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )          ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )          ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )         ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )         ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )          ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )          ;
; Local interconnects                         ; 933 / 84,580 ( 1 % )    ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )          ;
; R14 interconnects                           ; 454 / 12,676 ( 4 % )    ;
; R14/C12 interconnect drivers                ; 526 / 20,720 ( 3 % )    ;
; R3 interconnects                            ; 3,663 / 130,992 ( 3 % ) ;
; R6 interconnects                            ; 6,871 / 266,960 ( 3 % ) ;
; Spine clocks                                ; 12 / 360 ( 3 % )        ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )      ;
+---------------------------------------------+-------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 10    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 32           ; 0            ; 32           ; 0            ; 0            ; 37        ; 32           ; 0            ; 37        ; 37        ; 0            ; 16           ; 0            ; 0            ; 0            ; 0            ; 16           ; 0            ; 0            ; 0            ; 3            ; 16           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 5            ; 37           ; 5            ; 37           ; 37           ; 0         ; 5            ; 37           ; 0         ; 0         ; 37           ; 21           ; 37           ; 37           ; 37           ; 37           ; 21           ; 37           ; 37           ; 37           ; 34           ; 21           ; 37           ; 37           ; 37           ; 37           ; 37           ; 37           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; RESET_N             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[8]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[9]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_DACDAT          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_I2C_SCLK       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_BCLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_ADCLRCK         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_DACLRCK         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_I2C_SDAT       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK_50            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[4]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[5]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[6]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[7]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[8]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[9]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_ADCDAT          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+--------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                      ;
+-------------------------+----------------------+-------------------+
; Source Clock(s)         ; Destination Clock(s) ; Delay Added in ns ;
+-------------------------+----------------------+-------------------+
; altera_reserved_tck     ; altera_reserved_tck  ; 206.3             ;
; altera_reserved_tck,I/O ; altera_reserved_tck  ; 14.5              ;
+-------------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                                                ; Destination Register                                                                                                                                                                                                                                                                                                                                                                        ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                            ; 2.005             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                            ; 1.994             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                            ; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_tck:the_audio_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14] ; 1.749             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                 ; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_tck:the_audio_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14] ; 1.615             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                           ; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_tck:the_audio_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14] ; 1.536             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                            ; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_tck:the_audio_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14] ; 1.530             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                 ; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_tck:the_audio_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14] ; 1.494             ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                            ; 1.207             ;
; altera_internal_jtag~FF_17                                                                                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                            ; 1.207             ;
; altera_internal_jtag~FF_36                                                                                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                            ; 1.207             ;
; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:audio_system_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                     ; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:audio_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                               ; 1.205             ;
; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:audio_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                              ; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:audio_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                               ; 1.109             ;
; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:audio_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                  ; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:audio_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                               ; 1.080             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                    ; 1.069             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                    ; 1.034             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                         ; 1.031             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                         ; 1.024             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                         ; 1.013             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                         ; 1.005             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                ; 0.995             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                         ; 0.985             ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_tck:the_audio_system_nios2_gen2_0_cpu_debug_slave_tck|sr[3]     ; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_tck:the_audio_system_nios2_gen2_0_cpu_debug_slave_tck|sr[2]  ; 0.973             ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_tck:the_audio_system_nios2_gen2_0_cpu_debug_slave_tck|sr[9]     ; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_tck:the_audio_system_nios2_gen2_0_cpu_debug_slave_tck|sr[8]  ; 0.968             ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_tck:the_audio_system_nios2_gen2_0_cpu_debug_slave_tck|sr[5]     ; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_tck:the_audio_system_nios2_gen2_0_cpu_debug_slave_tck|sr[4]  ; 0.967             ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_tck:the_audio_system_nios2_gen2_0_cpu_debug_slave_tck|sr[6]     ; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_tck:the_audio_system_nios2_gen2_0_cpu_debug_slave_tck|sr[5]  ; 0.967             ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_tck:the_audio_system_nios2_gen2_0_cpu_debug_slave_tck|sr[20]    ; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_tck:the_audio_system_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; 0.965             ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_tck:the_audio_system_nios2_gen2_0_cpu_debug_slave_tck|sr[30]    ; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_tck:the_audio_system_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; 0.962             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                         ; 0.962             ;
; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:audio_system_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                        ; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:audio_system_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                  ; 0.960             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                         ; 0.948             ;
; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:audio_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                                  ; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:audio_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                               ; 0.948             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                             ; 0.946             ;
; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:audio_system_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                     ; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:audio_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                               ; 0.944             ;
; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:audio_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                  ; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:audio_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                               ; 0.942             ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_tck:the_audio_system_nios2_gen2_0_cpu_debug_slave_tck|sr[32]    ; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_tck:the_audio_system_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; 0.938             ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_tck:the_audio_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize[2] ; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_tck:the_audio_system_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; 0.938             ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_tck:the_audio_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize[1] ; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_tck:the_audio_system_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; 0.938             ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_tck:the_audio_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize[0] ; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_tck:the_audio_system_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; 0.938             ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                                                            ; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_tck:the_audio_system_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; 0.938             ;
; altera_internal_jtag~FF_20                                                                                                                                                                                                                                                                                                                                                                     ; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_tck:the_audio_system_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; 0.938             ;
; altera_internal_jtag~FF_39                                                                                                                                                                                                                                                                                                                                                                     ; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_tck:the_audio_system_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; 0.938             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                             ; 0.937             ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_tck:the_audio_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14]    ; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_tck:the_audio_system_nios2_gen2_0_cpu_debug_slave_tck|sr[13] ; 0.931             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                              ; 0.930             ;
; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:audio_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                  ; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:audio_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                               ; 0.927             ;
; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:audio_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                  ; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:audio_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                               ; 0.927             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                ; 0.919             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                         ; 0.915             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                         ; 0.915             ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_tck:the_audio_system_nios2_gen2_0_cpu_debug_slave_tck|sr[2]     ; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_tck:the_audio_system_nios2_gen2_0_cpu_debug_slave_tck|sr[1]  ; 0.915             ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_tck:the_audio_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18]    ; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_tck:the_audio_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; 0.915             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                              ; 0.915             ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_tck:the_audio_system_nios2_gen2_0_cpu_debug_slave_tck|sr[1]     ; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_tck:the_audio_system_nios2_gen2_0_cpu_debug_slave_tck|sr[0]  ; 0.913             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                         ; 0.911             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                         ; 0.908             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                         ; 0.906             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                         ; 0.906             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                         ; 0.906             ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_tck:the_audio_system_nios2_gen2_0_cpu_debug_slave_tck|sr[12]    ; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_tck:the_audio_system_nios2_gen2_0_cpu_debug_slave_tck|sr[11] ; 0.903             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                ; 0.902             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                        ; 0.902             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                         ; 0.901             ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_tck:the_audio_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17]    ; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_tck:the_audio_system_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; 0.900             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                         ; 0.898             ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_tck:the_audio_system_nios2_gen2_0_cpu_debug_slave_tck|sr[19]    ; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_tck:the_audio_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; 0.895             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                        ; 0.890             ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_tck:the_audio_system_nios2_gen2_0_cpu_debug_slave_tck|sr[28]    ; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_tck:the_audio_system_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; 0.889             ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_tck:the_audio_system_nios2_gen2_0_cpu_debug_slave_tck|sr[24]    ; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_tck:the_audio_system_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; 0.885             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                         ; 0.883             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                         ; 0.881             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                 ; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:audio_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                               ; 0.880             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                       ; 0.879             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                       ; 0.879             ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_tck:the_audio_system_nios2_gen2_0_cpu_debug_slave_tck|sr[7]     ; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_tck:the_audio_system_nios2_gen2_0_cpu_debug_slave_tck|sr[6]  ; 0.874             ;
; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:audio_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                 ; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:audio_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                               ; 0.874             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                       ; 0.867             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                         ; 0.866             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                         ; 0.851             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                         ; 0.845             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                         ; 0.845             ;
; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:audio_system_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                     ; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:audio_system_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                  ; 0.838             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                        ; 0.835             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                            ; 0.835             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                            ; 0.835             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                            ; 0.835             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                            ; 0.835             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                            ; 0.835             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                        ; 0.828             ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_nios2_ocimem:the_audio_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]                                                                                                             ; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_tck:the_audio_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14] ; 0.819             ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_tck:the_audio_system_nios2_gen2_0_cpu_debug_slave_tck|sr[15]    ; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_tck:the_audio_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14] ; 0.819             ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_nios2_oci_break:the_audio_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13]                                                                                                 ; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_tck:the_audio_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14] ; 0.819             ;
; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_tck:the_audio_system_nios2_gen2_0_cpu_debug_slave_tck|sr[34]    ; audio_system:u0|audio_system_nios2_gen2_0:nios2_gen2_0|audio_system_nios2_gen2_0_cpu:cpu|audio_system_nios2_gen2_0_cpu_nios2_oci:the_audio_system_nios2_gen2_0_cpu_nios2_oci|audio_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_system_nios2_gen2_0_cpu_debug_slave_wrapper|audio_system_nios2_gen2_0_cpu_debug_slave_tck:the_audio_system_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; 0.816             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                    ; 0.759             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                              ; 0.757             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                             ; 0.754             ;
; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:audio_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                  ; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:audio_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                               ; 0.749             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                              ; 0.745             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                             ; 0.740             ;
; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:audio_system_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                     ; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:audio_system_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                  ; 0.736             ;
; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:audio_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                                  ; audio_system:u0|audio_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:audio_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                               ; 0.730             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (119006): Selected device 5CSXFC6D6F31C6 for design "DE10_Standard_Audio"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 1 pins of 33 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 1 clock (1 global)
    Info (11162): audio_system:u0|audio_system_audio_pll_0:audio_pll_0|audio_system_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 514 fanout uses global clock CLKCTRL_G4
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): CLOCK_50~inputCLKENA0 with 1736 fanout uses global clock CLKCTRL_G5
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'audio_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'audio_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'audio_system/synthesis/submodules/audio_system_nios2_gen2_0_cpu.sdc'
Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register audio_system:u0|audio_system_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|serial_audio_out_data is being clocked by CLOCK_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u0|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 8 registers into blocks of type Block RAM
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "ADC_CONVST" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SDI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SDO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_XCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK2_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK3_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK4_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_LDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_RAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_UDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_CONV_USB_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_BA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_BA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_BA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_CAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_CK_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_CK_P" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DM[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DM[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DM[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DM[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_N[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_N[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_P[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_P[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_P[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_P[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ODT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_RAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_RZQ" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_GTX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_INT_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_MDC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_MDIO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_RX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_RX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_RX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_RX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_RX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_RX_DV" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_TX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_TX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_TX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_TX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_TX_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_FLASH_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_FLASH_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_FLASH_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_FLASH_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_FLASH_DCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_FLASH_NCSO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_GSENSOR_INT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_I2C1_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_I2C1_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_I2C2_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_I2C2_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_I2C_CONTROL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_KEY" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_LCM_BK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_LCM_D_C" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_LCM_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_LCM_SPIM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_LCM_SPIM_MOSI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_LCM_SPIM_SS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_LED" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_LTC_GPIO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SD_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SD_CMD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SPIM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SPIM_MISO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SPIM_MOSI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SPIM_SS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_UART_RX" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_UART_TX" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_CLKOUT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DIR" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_NXT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_STP" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_N1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_N2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_P1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_P2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_N1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_N2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_P1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_P2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_TXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_CLK27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_VS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_BLANK_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_SYNC_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_VS" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:12
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:08
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:05
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:21
Info (11888): Total time spent on timing analysis during the Fitter is 3.20 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:15
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 3 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin AUD_BCLK has a permanently disabled output enable File: D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/DE10_Standard_Audio.v Line: 13
    Info (169065): Pin AUD_ADCLRCK has a permanently disabled output enable File: D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/DE10_Standard_Audio.v Line: 14
    Info (169065): Pin AUD_DACLRCK has a permanently disabled output enable File: D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/DE10_Standard_Audio.v Line: 16
Info (144001): Generated suppressed messages file D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/output_files/DE10_Standard_Audio.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 400 warnings
    Info: Peak virtual memory: 6805 megabytes
    Info: Processing ended: Thu Mar 20 00:58:13 2025
    Info: Elapsed time: 00:01:34
    Info: Total CPU time (on all processors): 00:03:12


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/output_files/DE10_Standard_Audio.fit.smsg.


