#-----------------------------------------------------------
# Vivado v2014.4
# SW Build 1071353 on Tue Nov 18 18:06:20 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Thu Nov 03 20:00:11 2016
# Process ID: 4120
# Log file: E:/Xilinx/Artix-7/Workspace/project_MMCM/vivado.log
# Journal file: E:/Xilinx/Artix-7/Workspace/project_MMCM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Xilinx/Artix-7/Workspace/project_MMCM/project_led.xpr
INFO: [Project 1-313] Project file moved from 'E:/Xilinx/Artix-7/Workspace/project_led' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.4/data/ip'.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:14 . Memory (MB): peak = 758.383 ; gain = 118.645
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2014.4
  **** Build date : Nov 18 2014-17:53:48
    ** Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application


****** Xilinx hw_server v2014.4
  **** Build date : Nov 18 2014-17:53:48
    ** Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application


WARNING: [Labtoolstcl 44-26] No hardware targets exist on the server [TCP:localhost:3121]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the disconnect_hw_server and connect_hw_server commands
to re-register the hardware targets.
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/00000000000000]
set_property PARAM.FREQUENCY 6000000 [get_hw_targets */xilinx_tcf/Xilinx/00000000000000]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00000000000000
set_property PROGRAM.FILE {E:/Xilinx/Artix-7/Workspace/project_MMCM/project_led.runs/impl_1/led_top.bit} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {E:/Xilinx/Artix-7/Workspace/project_MMCM/project_led.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
set_property PROBES.FILE {E:/Xilinx/Artix-7/Workspace/project_MMCM/project_led.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/Xilinx/Artix-7/Workspace/project_MMCM/project_led.runs/impl_1/led_top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-32] Done pin status: HIGH
program_hw_devices: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 763.289 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 5.1 -module_name clk_wiz_0
set_property -dict [list CONFIG.PRIM_IN_FREQ {50.000} CONFIG.CLKIN1_JITTER_PS {200.0} CONFIG.MMCM_CLKFBOUT_MULT_F {20.000} CONFIG.MMCM_CLKIN1_PERIOD {20.0} CONFIG.CLKOUT1_JITTER {162.035} CONFIG.CLKOUT1_PHASE_ERROR {164.985}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files e:/Xilinx/Artix-7/Workspace/project_MMCM/project_led.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  e:/Xilinx/Artix-7/Workspace/project_MMCM/project_led.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Xilinx/Artix-7/Workspace/project_MMCM/project_led.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_run  clk_wiz_0_synth_1
[Thu Nov 03 20:08:06 2016] Launched clk_wiz_0_synth_1...
Run output will be captured here: E:/Xilinx/Artix-7/Workspace/project_MMCM/project_led.runs/clk_wiz_0_synth_1/runme.log
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {200.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {5.000} CONFIG.CLKOUT1_JITTER {142.107}] [get_ips clk_wiz_0]
generate_target all [get_files  e:/Xilinx/Artix-7/Workspace/project_MMCM/project_led.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
reset_run clk_wiz_0_synth_1
launch_run  clk_wiz_0_synth_1
[Thu Nov 03 20:16:15 2016] Launched clk_wiz_0_synth_1...
Run output will be captured here: E:/Xilinx/Artix-7/Workspace/project_MMCM/project_led.runs/clk_wiz_0_synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/Xilinx/Artix-7/Workspace/project_MMCM/led_top.v" into library work [E:/Xilinx/Artix-7/Workspace/project_MMCM/led_top.v:1]
[Thu Nov 03 20:18:19 2016] Launched synth_1...
Run output will be captured here: E:/Xilinx/Artix-7/Workspace/project_MMCM/project_led.runs/synth_1/runme.log
launch_runs impl_1
[Thu Nov 03 20:19:58 2016] Launched impl_1...
Run output will be captured here: E:/Xilinx/Artix-7/Workspace/project_MMCM/project_led.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tftg256-1
INFO: [Project 1-454] Reading design checkpoint 'E:/Xilinx/Artix-7/Workspace/project_MMCM/project_led.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp' for cell 'inst_200M'
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/ftg256/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [e:/Xilinx/Artix-7/Workspace/project_MMCM/project_led.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst_200M/inst'
Finished Parsing XDC File [e:/Xilinx/Artix-7/Workspace/project_MMCM/project_led.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst_200M/inst'
Parsing XDC File [e:/Xilinx/Artix-7/Workspace/project_MMCM/project_led.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst_200M/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/Xilinx/Artix-7/Workspace/project_MMCM/project_led.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [e:/Xilinx/Artix-7/Workspace/project_MMCM/project_led.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1284.063 ; gain = 308.781
Finished Parsing XDC File [e:/Xilinx/Artix-7/Workspace/project_MMCM/project_led.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst_200M/inst'
Parsing XDC File [E:/Xilinx/Artix-7/Workspace/project_MMCM/project_led.srcs/constrs_1/new/LED.xdc]
WARNING: [Vivado 12-507] No nets matched 'sys_clk_IBUF_BUFG'. [E:/Xilinx/Artix-7/Workspace/project_MMCM/project_led.srcs/constrs_1/new/LED.xdc:21]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [E:/Xilinx/Artix-7/Workspace/project_MMCM/project_led.srcs/constrs_1/new/LED.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'sys_clk_IBUF_BUFG'. [E:/Xilinx/Artix-7/Workspace/project_MMCM/project_led.srcs/constrs_1/new/LED.xdc:30]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [E:/Xilinx/Artix-7/Workspace/project_MMCM/project_led.srcs/constrs_1/new/LED.xdc:30]
Finished Parsing XDC File [E:/Xilinx/Artix-7/Workspace/project_MMCM/project_led.srcs/constrs_1/new/LED.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'E:/Xilinx/Artix-7/Workspace/project_MMCM/project_led.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:01:05 ; elapsed = 00:01:02 . Memory (MB): peak = 1346.082 ; gain = 511.574
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0_0]
set_property port_width 1 [get_debug_ports u_ila_0_0/clk]
connect_debug_port u_ila_0_0/clk [get_nets [list sys_clk_high ]]
set_property port_width 32 [get_debug_ports u_ila_0_0/probe0]
connect_debug_port u_ila_0_0/probe0 [get_nets [list {count[0]} {count[1]} {count[2]} {count[3]} {count[4]} {count[5]} {count[6]} {count[7]} {count[8]} {count[9]} {count[10]} {count[11]} {count[12]} {count[13]} {count[14]} {count[15]} {count[16]} {count[17]} {count[18]} {count[19]} {count[20]} {count[21]} {count[22]} {count[23]} {count[24]} {count[25]} {count[26]} {count[27]} {count[28]} {count[29]} {count[30]} {count[31]} ]]
create_debug_port u_ila_0_0 probe
set_property port_width 1 [get_debug_ports u_ila_0_0/probe1]
connect_debug_port u_ila_0_0/probe1 [get_nets [list r_led ]]
save_constraints
reset_run impl_1
launch_runs impl_1
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.173 . Memory (MB): peak = 1397.035 ; gain = 0.000
[Thu Nov 03 20:22:55 2016] Launched impl_1...
Run output will be captured here: E:/Xilinx/Artix-7/Workspace/project_MMCM/project_led.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
