#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Sep 25 15:08:31 2020
# Process ID: 11200
# Current directory: C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5588 C:\Users\Dhruv\Desktop\DSD II\Lab_3\Instruction_Fetch\Lab_3.xpr
# Log file: C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/vivado.log
# Journal file: C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Dhruv/Desktop/DSD II/Lab_3' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sim_1/new
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sim_1/new
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sim_1/new
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sim_1/new
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sim_1/new
file mkdir {C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sim_1/new}
close [ open {C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sim_1/new/InstructionFetchTB.v} w ]
add_files -fileset sim_1 {{C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sim_1/new/InstructionFetchTB.v}}
update_compile_order -fileset sim_1
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/constrs_1
export_ip_user_files -of_objects  [get_files {{C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sim_1/new/InstructionFetchTB.v}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sim_1/new/InstructionFetchTB.v}}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sim_1/new/InstructionFetchTB.vhd} w ]
add_files -fileset sim_1 {{C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sim_1/new/InstructionFetchTB.vhd}}
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sources_1/new
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sources_1/new
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sources_1/new
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sources_1/new
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sources_1/new
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sources_1/new
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sources_1/new
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sources_1/new
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sources_1/new
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sources_1/new
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sources_1/new
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sources_1/new
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sources_1/new
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sources_1/new
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sources_1/new
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sources_1/new
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sources_1/new
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sources_1/new
file mkdir {C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sources_1/new}
close [ open {C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sources_1/new/InstructionFetch.vhd} w ]
add_files {{C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sources_1/new/InstructionFetch.vhd}}
close [ open {C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sources_1/new/InstructionMemory.vhd} w ]
add_files {{C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sources_1/new/InstructionMemory.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'InstructionFetchTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj InstructionFetchTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sources_1/new/InstructionFetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'InstructionFetch'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sources_1/new/InstructionMemory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'InstructionMemory'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sim_1/new/InstructionFetchTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'InstructionFetchTB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.sim/sim_1/behav/xsim'
"xelab -wto 0ccae0b1144644db8f8aaf8ccb943ff0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot InstructionFetchTB_behav xil_defaultlib.InstructionFetchTB -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0ccae0b1144644db8f8aaf8ccb943ff0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot InstructionFetchTB_behav xil_defaultlib.InstructionFetchTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.InstructionMemory [instructionmemory_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionFetch [instructionfetch_default]
Compiling architecture behavioral of entity xil_defaultlib.instructionfetchtb
Built simulation snapshot InstructionFetchTB_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Dhruv/Desktop/DSD -notrace
couldn't read file "C:/Users/Dhruv/Desktop/DSD": permission denied
INFO: [Common 17-206] Exiting Webtalk at Fri Sep 25 15:57:26 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "InstructionFetchTB_behav -key {Behavioral:sim_1:Functional:InstructionFetchTB} -tclbatch {InstructionFetchTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source InstructionFetchTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: wrong instruction given
Time: 0 ps  Iteration: 1  Process: /InstructionFetchTB/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sim_1/new/InstructionFetchTB.vhd
Error: wrong instruction given
Time: 100 ns  Iteration: 1  Process: /InstructionFetchTB/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sim_1/new/InstructionFetchTB.vhd
Error: wrong instruction given
Time: 200 ns  Iteration: 1  Process: /InstructionFetchTB/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sim_1/new/InstructionFetchTB.vhd
Error: wrong instruction given
Time: 300 ns  Iteration: 1  Process: /InstructionFetchTB/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sim_1/new/InstructionFetchTB.vhd
Error: wrong instruction given
Time: 400 ns  Iteration: 1  Process: /InstructionFetchTB/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sim_1/new/InstructionFetchTB.vhd
Error: wrong instruction given
Time: 500 ns  Iteration: 1  Process: /InstructionFetchTB/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sim_1/new/InstructionFetchTB.vhd
Error: wrong instruction given
Time: 600 ns  Iteration: 1  Process: /InstructionFetchTB/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sim_1/new/InstructionFetchTB.vhd
Error: wrong instruction given
Time: 700 ns  Iteration: 1  Process: /InstructionFetchTB/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sim_1/new/InstructionFetchTB.vhd
Error: wrong instruction given
Time: 800 ns  Iteration: 1  Process: /InstructionFetchTB/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sim_1/new/InstructionFetchTB.vhd
Failure: Testbench Concluded
Time: 900 ns  Iteration: 1  Process: /InstructionFetchTB/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sim_1/new/InstructionFetchTB.vhd
$finish called at time : 900 ns : File "C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sim_1/new/InstructionFetchTB.vhd" Line 89
INFO: [USF-XSim-96] XSim completed. Design snapshot 'InstructionFetchTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 849.754 ; gain = 38.527
launch_runs synth_1 -jobs 4
[Fri Sep 25 15:58:05 2020] Launched synth_1...
Run output will be captured here: C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.runs/synth_1/runme.log
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1142.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1280.230 ; gain = 428.480
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.sim/sim_1/synth/timing/xsim/InstructionFetchTB_time_synth.v"
write_verilog: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1338.980 ; gain = 43.883
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.sim/sim_1/synth/timing/xsim/InstructionFetchTB_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.sim/sim_1/synth/timing/xsim/InstructionFetchTB_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.sim/sim_1/synth/timing/xsim/InstructionFetchTB_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'InstructionFetchTB' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj InstructionFetchTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.sim/sim_1/synth/timing/xsim/InstructionFetchTB_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionFetch
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj InstructionFetchTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sim_1/new/InstructionFetchTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'InstructionFetchTB'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.sim/sim_1/synth/timing/xsim'
"xelab -wto 0ccae0b1144644db8f8aaf8ccb943ff0 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot InstructionFetchTB_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.InstructionFetchTB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0ccae0b1144644db8f8aaf8ccb943ff0 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot InstructionFetchTB_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.InstructionFetchTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "InstructionFetchTB_time_synth.sdf", for root module "InstructionFetchTB/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "InstructionFetchTB_time_synth.sdf", for root module "InstructionFetchTB/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.InstructionMemory
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.InstructionFetch
Compiling architecture behavioral of entity xil_defaultlib.instructionfetchtb
Built simulation snapshot InstructionFetchTB_time_synth

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Dhruv/Desktop/DSD -notrace
couldn't read file "C:/Users/Dhruv/Desktop/DSD": permission denied
INFO: [Common 17-206] Exiting Webtalk at Fri Sep 25 15:59:54 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "InstructionFetchTB_time_synth -key {Post-Synthesis:sim_1:Timing:InstructionFetchTB} -tclbatch {InstructionFetchTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source InstructionFetchTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: wrong instruction given
Time: 0 ps  Iteration: 1  Process: /InstructionFetchTB/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sim_1/new/InstructionFetchTB.vhd
Error: wrong instruction given
Time: 100 ns  Iteration: 1  Process: /InstructionFetchTB/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sim_1/new/InstructionFetchTB.vhd
Error: wrong instruction given
Time: 200 ns  Iteration: 1  Process: /InstructionFetchTB/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sim_1/new/InstructionFetchTB.vhd
Error: wrong instruction given
Time: 300 ns  Iteration: 1  Process: /InstructionFetchTB/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sim_1/new/InstructionFetchTB.vhd
Error: wrong instruction given
Time: 400 ns  Iteration: 1  Process: /InstructionFetchTB/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sim_1/new/InstructionFetchTB.vhd
Error: wrong instruction given
Time: 500 ns  Iteration: 1  Process: /InstructionFetchTB/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sim_1/new/InstructionFetchTB.vhd
Error: wrong instruction given
Time: 600 ns  Iteration: 1  Process: /InstructionFetchTB/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sim_1/new/InstructionFetchTB.vhd
Error: wrong instruction given
Time: 700 ns  Iteration: 1  Process: /InstructionFetchTB/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sim_1/new/InstructionFetchTB.vhd
Error: wrong instruction given
Time: 800 ns  Iteration: 1  Process: /InstructionFetchTB/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sim_1/new/InstructionFetchTB.vhd
Failure: Testbench Concluded
Time: 900 ns  Iteration: 1  Process: /InstructionFetchTB/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sim_1/new/InstructionFetchTB.vhd
$finish called at time : 900 ns : File "C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sim_1/new/InstructionFetchTB.vhd" Line 89
INFO: [USF-XSim-96] XSim completed. Design snapshot 'InstructionFetchTB_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 1779.332 ; gain = 927.582
launch_runs impl_1 -jobs 4
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1783.297 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
[Fri Sep 25 16:00:17 2020] Launched impl_1...
Run output will be captured here: C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.runs/impl_1/runme.log
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1840.281 ; gain = 0.137
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1840.281 ; gain = 0.137
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1840.449 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.sim/sim_1/impl/timing/xsim/InstructionFetchTB_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.sim/sim_1/impl/timing/xsim/InstructionFetchTB_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.sim/sim_1/impl/timing/xsim/InstructionFetchTB_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.sim/sim_1/impl/timing/xsim/InstructionFetchTB_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'InstructionFetchTB' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj InstructionFetchTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.sim/sim_1/impl/timing/xsim/InstructionFetchTB_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionFetch
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj InstructionFetchTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sim_1/new/InstructionFetchTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'InstructionFetchTB'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.sim/sim_1/impl/timing/xsim'
"xelab -wto 0ccae0b1144644db8f8aaf8ccb943ff0 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot InstructionFetchTB_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.InstructionFetchTB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0ccae0b1144644db8f8aaf8ccb943ff0 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot InstructionFetchTB_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.InstructionFetchTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "InstructionFetchTB_time_impl.sdf", for root module "InstructionFetchTB/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "InstructionFetchTB_time_impl.sdf", for root module "InstructionFetchTB/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.InstructionMemory
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.InstructionFetch
Compiling architecture behavioral of entity xil_defaultlib.instructionfetchtb
Built simulation snapshot InstructionFetchTB_time_impl

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Dhruv/Desktop/DSD -notrace
couldn't read file "C:/Users/Dhruv/Desktop/DSD": permission denied
INFO: [Common 17-206] Exiting Webtalk at Fri Sep 25 16:01:48 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "InstructionFetchTB_time_impl -key {Post-Implementation:sim_1:Timing:InstructionFetchTB} -tclbatch {InstructionFetchTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source InstructionFetchTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: wrong instruction given
Time: 0 ps  Iteration: 1  Process: /InstructionFetchTB/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sim_1/new/InstructionFetchTB.vhd
Error: wrong instruction given
Time: 100 ns  Iteration: 1  Process: /InstructionFetchTB/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sim_1/new/InstructionFetchTB.vhd
Error: wrong instruction given
Time: 200 ns  Iteration: 1  Process: /InstructionFetchTB/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sim_1/new/InstructionFetchTB.vhd
Error: wrong instruction given
Time: 300 ns  Iteration: 1  Process: /InstructionFetchTB/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sim_1/new/InstructionFetchTB.vhd
Error: wrong instruction given
Time: 400 ns  Iteration: 1  Process: /InstructionFetchTB/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sim_1/new/InstructionFetchTB.vhd
Error: wrong instruction given
Time: 500 ns  Iteration: 1  Process: /InstructionFetchTB/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sim_1/new/InstructionFetchTB.vhd
Error: wrong instruction given
Time: 600 ns  Iteration: 1  Process: /InstructionFetchTB/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sim_1/new/InstructionFetchTB.vhd
Error: wrong instruction given
Time: 700 ns  Iteration: 1  Process: /InstructionFetchTB/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sim_1/new/InstructionFetchTB.vhd
Error: wrong instruction given
Time: 800 ns  Iteration: 1  Process: /InstructionFetchTB/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sim_1/new/InstructionFetchTB.vhd
Failure: Testbench Concluded
Time: 900 ns  Iteration: 1  Process: /InstructionFetchTB/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sim_1/new/InstructionFetchTB.vhd
$finish called at time : 900 ns : File "C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sim_1/new/InstructionFetchTB.vhd" Line 89
INFO: [USF-XSim-96] XSim completed. Design snapshot 'InstructionFetchTB_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1981.785 ; gain = 182.180
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
create_project Instruction_Decode {C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode} -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2036.074 ; gain = 17.934
set_property board_part digilentinc.com:basys3:part0:1.1 [current_project]
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new
set_property target_language VHDL [current_project]
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new
file mkdir {C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new}
close [ open {C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/GenericDecoder.vhd} w ]
add_files {{C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/GenericDecoder.vhd}}
close [ open {C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/GenericMultiplexer.vhd} w ]
add_files {{C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/GenericMultiplexer.vhd}}
close [ open {C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/RegisterModule.vhd} w ]
add_files {{C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/RegisterModule.vhd}}
close [ open {C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/InstructionDecoder.vhd} w ]
add_files {{C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/InstructionDecoder.vhd}}
close [ open {C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/TwoInAnd.vhd} w ]
add_files {{C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/TwoInAnd.vhd}}
close [ open {C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/ControlUnit.vhd} w ]
add_files {{C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/ControlUnit.vhd}}
close [ open {C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/RegisterFile.vhd} w ]
add_files {{C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/RegisterFile.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_project
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.sim/sim_1/impl/timing/xsim/InstructionFetchTB_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.sim/sim_1/impl/timing/xsim/InstructionFetchTB_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.sim/sim_1/impl/timing/xsim/InstructionFetchTB_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.sim/sim_1/impl/timing/xsim/InstructionFetchTB_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'InstructionFetchTB' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj InstructionFetchTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.sim/sim_1/impl/timing/xsim/InstructionFetchTB_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionFetch
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj InstructionFetchTB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.sim/sim_1/impl/timing/xsim'
"xelab -wto 0ccae0b1144644db8f8aaf8ccb943ff0 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot InstructionFetchTB_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.InstructionFetchTB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0ccae0b1144644db8f8aaf8ccb943ff0 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot InstructionFetchTB_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.InstructionFetchTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "InstructionFetchTB_time_impl.sdf", for root module "InstructionFetchTB/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "InstructionFetchTB_time_impl.sdf", for root module "InstructionFetchTB/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.InstructionMemory
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.InstructionFetch
Compiling architecture behavioral of entity xil_defaultlib.instructionfetchtb
Built simulation snapshot InstructionFetchTB_time_impl
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "InstructionFetchTB_time_impl -key {Post-Implementation:sim_1:Timing:InstructionFetchTB} -tclbatch {InstructionFetchTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source InstructionFetchTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: wrong instruction given
Time: 0 ps  Iteration: 1  Process: /InstructionFetchTB/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sim_1/new/InstructionFetchTB.vhd
Error: wrong instruction given
Time: 100 ns  Iteration: 1  Process: /InstructionFetchTB/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sim_1/new/InstructionFetchTB.vhd
Error: wrong instruction given
Time: 200 ns  Iteration: 1  Process: /InstructionFetchTB/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sim_1/new/InstructionFetchTB.vhd
Error: wrong instruction given
Time: 300 ns  Iteration: 1  Process: /InstructionFetchTB/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sim_1/new/InstructionFetchTB.vhd
Error: wrong instruction given
Time: 400 ns  Iteration: 1  Process: /InstructionFetchTB/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sim_1/new/InstructionFetchTB.vhd
Error: wrong instruction given
Time: 500 ns  Iteration: 1  Process: /InstructionFetchTB/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sim_1/new/InstructionFetchTB.vhd
Error: wrong instruction given
Time: 600 ns  Iteration: 1  Process: /InstructionFetchTB/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sim_1/new/InstructionFetchTB.vhd
Error: wrong instruction given
Time: 700 ns  Iteration: 1  Process: /InstructionFetchTB/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sim_1/new/InstructionFetchTB.vhd
Error: wrong instruction given
Time: 800 ns  Iteration: 1  Process: /InstructionFetchTB/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sim_1/new/InstructionFetchTB.vhd
Failure: Testbench Concluded
Time: 900 ns  Iteration: 1  Process: /InstructionFetchTB/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sim_1/new/InstructionFetchTB.vhd
$finish called at time : 900 ns : File "C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sim_1/new/InstructionFetchTB.vhd" Line 89
INFO: [USF-XSim-96] XSim completed. Design snapshot 'InstructionFetchTB_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2049.352 ; gain = 12.105
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_2
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Sep 25 17:59:21 2020...
