
[Ver1]GraduationThesis.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f2bc  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000c96c  0800f560  0800f560  00010560  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801becc  0801becc  0001cecc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0801bed4  0801bed4  0001ced4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0801bed8  0801bed8  0001ced8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00001468  24000000  0801bedc  0001d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0003aaf8  24001480  0801d344  0001e480  2**5
                  ALLOC
  8 ._user_heap_stack 00001000  20000000  20000000  0001f000  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0001e468  2**0
                  CONTENTS, READONLY
 10 .debug_info   00017e7d  00000000  00000000  0001e496  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000034ed  00000000  00000000  00036313  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001410  00000000  00000000  00039800  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000f46  00000000  00000000  0003ac10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00006e49  00000000  00000000  0003bb56  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001c1d9  00000000  00000000  0004299f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001739ee  00000000  00000000  0005eb78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001d2566  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000669c  00000000  00000000  001d25ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000005a  00000000  00000000  001d8c48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24001480 	.word	0x24001480
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800f544 	.word	0x0800f544

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24001484 	.word	0x24001484
 80002dc:	0800f544 	.word	0x0800f544

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <__aeabi_drsub>:
 8000380:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000384:	e002      	b.n	800038c <__adddf3>
 8000386:	bf00      	nop

08000388 <__aeabi_dsub>:
 8000388:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800038c <__adddf3>:
 800038c:	b530      	push	{r4, r5, lr}
 800038e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000392:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000396:	ea94 0f05 	teq	r4, r5
 800039a:	bf08      	it	eq
 800039c:	ea90 0f02 	teqeq	r0, r2
 80003a0:	bf1f      	itttt	ne
 80003a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003b2:	f000 80e2 	beq.w	800057a <__adddf3+0x1ee>
 80003b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003be:	bfb8      	it	lt
 80003c0:	426d      	neglt	r5, r5
 80003c2:	dd0c      	ble.n	80003de <__adddf3+0x52>
 80003c4:	442c      	add	r4, r5
 80003c6:	ea80 0202 	eor.w	r2, r0, r2
 80003ca:	ea81 0303 	eor.w	r3, r1, r3
 80003ce:	ea82 0000 	eor.w	r0, r2, r0
 80003d2:	ea83 0101 	eor.w	r1, r3, r1
 80003d6:	ea80 0202 	eor.w	r2, r0, r2
 80003da:	ea81 0303 	eor.w	r3, r1, r3
 80003de:	2d36      	cmp	r5, #54	@ 0x36
 80003e0:	bf88      	it	hi
 80003e2:	bd30      	pophi	{r4, r5, pc}
 80003e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80003e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80003f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80003f4:	d002      	beq.n	80003fc <__adddf3+0x70>
 80003f6:	4240      	negs	r0, r0
 80003f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000400:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000404:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000408:	d002      	beq.n	8000410 <__adddf3+0x84>
 800040a:	4252      	negs	r2, r2
 800040c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000410:	ea94 0f05 	teq	r4, r5
 8000414:	f000 80a7 	beq.w	8000566 <__adddf3+0x1da>
 8000418:	f1a4 0401 	sub.w	r4, r4, #1
 800041c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000420:	db0d      	blt.n	800043e <__adddf3+0xb2>
 8000422:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000426:	fa22 f205 	lsr.w	r2, r2, r5
 800042a:	1880      	adds	r0, r0, r2
 800042c:	f141 0100 	adc.w	r1, r1, #0
 8000430:	fa03 f20e 	lsl.w	r2, r3, lr
 8000434:	1880      	adds	r0, r0, r2
 8000436:	fa43 f305 	asr.w	r3, r3, r5
 800043a:	4159      	adcs	r1, r3
 800043c:	e00e      	b.n	800045c <__adddf3+0xd0>
 800043e:	f1a5 0520 	sub.w	r5, r5, #32
 8000442:	f10e 0e20 	add.w	lr, lr, #32
 8000446:	2a01      	cmp	r2, #1
 8000448:	fa03 fc0e 	lsl.w	ip, r3, lr
 800044c:	bf28      	it	cs
 800044e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000452:	fa43 f305 	asr.w	r3, r3, r5
 8000456:	18c0      	adds	r0, r0, r3
 8000458:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800045c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000460:	d507      	bpl.n	8000472 <__adddf3+0xe6>
 8000462:	f04f 0e00 	mov.w	lr, #0
 8000466:	f1dc 0c00 	rsbs	ip, ip, #0
 800046a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800046e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000472:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000476:	d31b      	bcc.n	80004b0 <__adddf3+0x124>
 8000478:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800047c:	d30c      	bcc.n	8000498 <__adddf3+0x10c>
 800047e:	0849      	lsrs	r1, r1, #1
 8000480:	ea5f 0030 	movs.w	r0, r0, rrx
 8000484:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000488:	f104 0401 	add.w	r4, r4, #1
 800048c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000490:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000494:	f080 809a 	bcs.w	80005cc <__adddf3+0x240>
 8000498:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800049c:	bf08      	it	eq
 800049e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004a2:	f150 0000 	adcs.w	r0, r0, #0
 80004a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004aa:	ea41 0105 	orr.w	r1, r1, r5
 80004ae:	bd30      	pop	{r4, r5, pc}
 80004b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004b4:	4140      	adcs	r0, r0
 80004b6:	eb41 0101 	adc.w	r1, r1, r1
 80004ba:	3c01      	subs	r4, #1
 80004bc:	bf28      	it	cs
 80004be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004c2:	d2e9      	bcs.n	8000498 <__adddf3+0x10c>
 80004c4:	f091 0f00 	teq	r1, #0
 80004c8:	bf04      	itt	eq
 80004ca:	4601      	moveq	r1, r0
 80004cc:	2000      	moveq	r0, #0
 80004ce:	fab1 f381 	clz	r3, r1
 80004d2:	bf08      	it	eq
 80004d4:	3320      	addeq	r3, #32
 80004d6:	f1a3 030b 	sub.w	r3, r3, #11
 80004da:	f1b3 0220 	subs.w	r2, r3, #32
 80004de:	da0c      	bge.n	80004fa <__adddf3+0x16e>
 80004e0:	320c      	adds	r2, #12
 80004e2:	dd08      	ble.n	80004f6 <__adddf3+0x16a>
 80004e4:	f102 0c14 	add.w	ip, r2, #20
 80004e8:	f1c2 020c 	rsb	r2, r2, #12
 80004ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80004f0:	fa21 f102 	lsr.w	r1, r1, r2
 80004f4:	e00c      	b.n	8000510 <__adddf3+0x184>
 80004f6:	f102 0214 	add.w	r2, r2, #20
 80004fa:	bfd8      	it	le
 80004fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000500:	fa01 f102 	lsl.w	r1, r1, r2
 8000504:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000508:	bfdc      	itt	le
 800050a:	ea41 010c 	orrle.w	r1, r1, ip
 800050e:	4090      	lslle	r0, r2
 8000510:	1ae4      	subs	r4, r4, r3
 8000512:	bfa2      	ittt	ge
 8000514:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000518:	4329      	orrge	r1, r5
 800051a:	bd30      	popge	{r4, r5, pc}
 800051c:	ea6f 0404 	mvn.w	r4, r4
 8000520:	3c1f      	subs	r4, #31
 8000522:	da1c      	bge.n	800055e <__adddf3+0x1d2>
 8000524:	340c      	adds	r4, #12
 8000526:	dc0e      	bgt.n	8000546 <__adddf3+0x1ba>
 8000528:	f104 0414 	add.w	r4, r4, #20
 800052c:	f1c4 0220 	rsb	r2, r4, #32
 8000530:	fa20 f004 	lsr.w	r0, r0, r4
 8000534:	fa01 f302 	lsl.w	r3, r1, r2
 8000538:	ea40 0003 	orr.w	r0, r0, r3
 800053c:	fa21 f304 	lsr.w	r3, r1, r4
 8000540:	ea45 0103 	orr.w	r1, r5, r3
 8000544:	bd30      	pop	{r4, r5, pc}
 8000546:	f1c4 040c 	rsb	r4, r4, #12
 800054a:	f1c4 0220 	rsb	r2, r4, #32
 800054e:	fa20 f002 	lsr.w	r0, r0, r2
 8000552:	fa01 f304 	lsl.w	r3, r1, r4
 8000556:	ea40 0003 	orr.w	r0, r0, r3
 800055a:	4629      	mov	r1, r5
 800055c:	bd30      	pop	{r4, r5, pc}
 800055e:	fa21 f004 	lsr.w	r0, r1, r4
 8000562:	4629      	mov	r1, r5
 8000564:	bd30      	pop	{r4, r5, pc}
 8000566:	f094 0f00 	teq	r4, #0
 800056a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800056e:	bf06      	itte	eq
 8000570:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000574:	3401      	addeq	r4, #1
 8000576:	3d01      	subne	r5, #1
 8000578:	e74e      	b.n	8000418 <__adddf3+0x8c>
 800057a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800057e:	bf18      	it	ne
 8000580:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000584:	d029      	beq.n	80005da <__adddf3+0x24e>
 8000586:	ea94 0f05 	teq	r4, r5
 800058a:	bf08      	it	eq
 800058c:	ea90 0f02 	teqeq	r0, r2
 8000590:	d005      	beq.n	800059e <__adddf3+0x212>
 8000592:	ea54 0c00 	orrs.w	ip, r4, r0
 8000596:	bf04      	itt	eq
 8000598:	4619      	moveq	r1, r3
 800059a:	4610      	moveq	r0, r2
 800059c:	bd30      	pop	{r4, r5, pc}
 800059e:	ea91 0f03 	teq	r1, r3
 80005a2:	bf1e      	ittt	ne
 80005a4:	2100      	movne	r1, #0
 80005a6:	2000      	movne	r0, #0
 80005a8:	bd30      	popne	{r4, r5, pc}
 80005aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005ae:	d105      	bne.n	80005bc <__adddf3+0x230>
 80005b0:	0040      	lsls	r0, r0, #1
 80005b2:	4149      	adcs	r1, r1
 80005b4:	bf28      	it	cs
 80005b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005ba:	bd30      	pop	{r4, r5, pc}
 80005bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005c0:	bf3c      	itt	cc
 80005c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005c6:	bd30      	popcc	{r4, r5, pc}
 80005c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005d4:	f04f 0000 	mov.w	r0, #0
 80005d8:	bd30      	pop	{r4, r5, pc}
 80005da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005de:	bf1a      	itte	ne
 80005e0:	4619      	movne	r1, r3
 80005e2:	4610      	movne	r0, r2
 80005e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005e8:	bf1c      	itt	ne
 80005ea:	460b      	movne	r3, r1
 80005ec:	4602      	movne	r2, r0
 80005ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80005f2:	bf06      	itte	eq
 80005f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80005f8:	ea91 0f03 	teqeq	r1, r3
 80005fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000600:	bd30      	pop	{r4, r5, pc}
 8000602:	bf00      	nop

08000604 <__aeabi_ui2d>:
 8000604:	f090 0f00 	teq	r0, #0
 8000608:	bf04      	itt	eq
 800060a:	2100      	moveq	r1, #0
 800060c:	4770      	bxeq	lr
 800060e:	b530      	push	{r4, r5, lr}
 8000610:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000614:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000618:	f04f 0500 	mov.w	r5, #0
 800061c:	f04f 0100 	mov.w	r1, #0
 8000620:	e750      	b.n	80004c4 <__adddf3+0x138>
 8000622:	bf00      	nop

08000624 <__aeabi_i2d>:
 8000624:	f090 0f00 	teq	r0, #0
 8000628:	bf04      	itt	eq
 800062a:	2100      	moveq	r1, #0
 800062c:	4770      	bxeq	lr
 800062e:	b530      	push	{r4, r5, lr}
 8000630:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000634:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000638:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800063c:	bf48      	it	mi
 800063e:	4240      	negmi	r0, r0
 8000640:	f04f 0100 	mov.w	r1, #0
 8000644:	e73e      	b.n	80004c4 <__adddf3+0x138>
 8000646:	bf00      	nop

08000648 <__aeabi_f2d>:
 8000648:	0042      	lsls	r2, r0, #1
 800064a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800064e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000652:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000656:	bf1f      	itttt	ne
 8000658:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800065c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000660:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000664:	4770      	bxne	lr
 8000666:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800066a:	bf08      	it	eq
 800066c:	4770      	bxeq	lr
 800066e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000672:	bf04      	itt	eq
 8000674:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000678:	4770      	bxeq	lr
 800067a:	b530      	push	{r4, r5, lr}
 800067c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000680:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000684:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000688:	e71c      	b.n	80004c4 <__adddf3+0x138>
 800068a:	bf00      	nop

0800068c <__aeabi_ul2d>:
 800068c:	ea50 0201 	orrs.w	r2, r0, r1
 8000690:	bf08      	it	eq
 8000692:	4770      	bxeq	lr
 8000694:	b530      	push	{r4, r5, lr}
 8000696:	f04f 0500 	mov.w	r5, #0
 800069a:	e00a      	b.n	80006b2 <__aeabi_l2d+0x16>

0800069c <__aeabi_l2d>:
 800069c:	ea50 0201 	orrs.w	r2, r0, r1
 80006a0:	bf08      	it	eq
 80006a2:	4770      	bxeq	lr
 80006a4:	b530      	push	{r4, r5, lr}
 80006a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006aa:	d502      	bpl.n	80006b2 <__aeabi_l2d+0x16>
 80006ac:	4240      	negs	r0, r0
 80006ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006be:	f43f aed8 	beq.w	8000472 <__adddf3+0xe6>
 80006c2:	f04f 0203 	mov.w	r2, #3
 80006c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006ca:	bf18      	it	ne
 80006cc:	3203      	addne	r2, #3
 80006ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006d2:	bf18      	it	ne
 80006d4:	3203      	addne	r2, #3
 80006d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006da:	f1c2 0320 	rsb	r3, r2, #32
 80006de:	fa00 fc03 	lsl.w	ip, r0, r3
 80006e2:	fa20 f002 	lsr.w	r0, r0, r2
 80006e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006ea:	ea40 000e 	orr.w	r0, r0, lr
 80006ee:	fa21 f102 	lsr.w	r1, r1, r2
 80006f2:	4414      	add	r4, r2
 80006f4:	e6bd      	b.n	8000472 <__adddf3+0xe6>
 80006f6:	bf00      	nop

080006f8 <__aeabi_d2lz>:
 80006f8:	b508      	push	{r3, lr}
 80006fa:	4602      	mov	r2, r0
 80006fc:	460b      	mov	r3, r1
 80006fe:	ec43 2b17 	vmov	d7, r2, r3
 8000702:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000706:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800070a:	d403      	bmi.n	8000714 <__aeabi_d2lz+0x1c>
 800070c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000710:	f000 b80a 	b.w	8000728 <__aeabi_d2ulz>
 8000714:	eeb1 7b47 	vneg.f64	d7, d7
 8000718:	ec51 0b17 	vmov	r0, r1, d7
 800071c:	f000 f804 	bl	8000728 <__aeabi_d2ulz>
 8000720:	4240      	negs	r0, r0
 8000722:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000726:	bd08      	pop	{r3, pc}

08000728 <__aeabi_d2ulz>:
 8000728:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 8000758 <__aeabi_d2ulz+0x30>
 800072c:	ec41 0b17 	vmov	d7, r0, r1
 8000730:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 8000760 <__aeabi_d2ulz+0x38>
 8000734:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000738:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800073c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 8000740:	eea4 7b45 	vfms.f64	d7, d4, d5
 8000744:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000748:	ee16 1a10 	vmov	r1, s12
 800074c:	ee17 0a90 	vmov	r0, s15
 8000750:	4770      	bx	lr
 8000752:	bf00      	nop
 8000754:	f3af 8000 	nop.w
 8000758:	00000000 	.word	0x00000000
 800075c:	3df00000 	.word	0x3df00000
 8000760:	00000000 	.word	0x00000000
 8000764:	41f00000 	.word	0x41f00000

08000768 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	b084      	sub	sp, #16
 800076c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 800076e:	f000 f9fd 	bl	8000b6c <MPU_Config>
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8000772:	4b3b      	ldr	r3, [pc, #236]	@ (8000860 <main+0xf8>)
 8000774:	695b      	ldr	r3, [r3, #20]
 8000776:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800077a:	2b00      	cmp	r3, #0
 800077c:	d11b      	bne.n	80007b6 <main+0x4e>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800077e:	f3bf 8f4f 	dsb	sy
}
 8000782:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000784:	f3bf 8f6f 	isb	sy
}
 8000788:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800078a:	4b35      	ldr	r3, [pc, #212]	@ (8000860 <main+0xf8>)
 800078c:	2200      	movs	r2, #0
 800078e:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000792:	f3bf 8f4f 	dsb	sy
}
 8000796:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000798:	f3bf 8f6f 	isb	sy
}
 800079c:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800079e:	4b30      	ldr	r3, [pc, #192]	@ (8000860 <main+0xf8>)
 80007a0:	695b      	ldr	r3, [r3, #20]
 80007a2:	4a2f      	ldr	r2, [pc, #188]	@ (8000860 <main+0xf8>)
 80007a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80007a8:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80007aa:	f3bf 8f4f 	dsb	sy
}
 80007ae:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80007b0:	f3bf 8f6f 	isb	sy
}
 80007b4:	e000      	b.n	80007b8 <main+0x50>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80007b6:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 80007b8:	4b29      	ldr	r3, [pc, #164]	@ (8000860 <main+0xf8>)
 80007ba:	695b      	ldr	r3, [r3, #20]
 80007bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d138      	bne.n	8000836 <main+0xce>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 80007c4:	4b26      	ldr	r3, [pc, #152]	@ (8000860 <main+0xf8>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80007cc:	f3bf 8f4f 	dsb	sy
}
 80007d0:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 80007d2:	4b23      	ldr	r3, [pc, #140]	@ (8000860 <main+0xf8>)
 80007d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80007d8:	60fb      	str	r3, [r7, #12]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80007da:	68fb      	ldr	r3, [r7, #12]
 80007dc:	0b5b      	lsrs	r3, r3, #13
 80007de:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80007e2:	60bb      	str	r3, [r7, #8]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80007e4:	68fb      	ldr	r3, [r7, #12]
 80007e6:	08db      	lsrs	r3, r3, #3
 80007e8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80007ec:	607b      	str	r3, [r7, #4]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80007ee:	68bb      	ldr	r3, [r7, #8]
 80007f0:	015a      	lsls	r2, r3, #5
 80007f2:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 80007f6:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 80007f8:	687a      	ldr	r2, [r7, #4]
 80007fa:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80007fc:	4918      	ldr	r1, [pc, #96]	@ (8000860 <main+0xf8>)
 80007fe:	4313      	orrs	r3, r2
 8000800:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	1e5a      	subs	r2, r3, #1
 8000808:	607a      	str	r2, [r7, #4]
 800080a:	2b00      	cmp	r3, #0
 800080c:	d1ef      	bne.n	80007ee <main+0x86>
    } while(sets-- != 0U);
 800080e:	68bb      	ldr	r3, [r7, #8]
 8000810:	1e5a      	subs	r2, r3, #1
 8000812:	60ba      	str	r2, [r7, #8]
 8000814:	2b00      	cmp	r3, #0
 8000816:	d1e5      	bne.n	80007e4 <main+0x7c>
  __ASM volatile ("dsb 0xF":::"memory");
 8000818:	f3bf 8f4f 	dsb	sy
}
 800081c:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 800081e:	4b10      	ldr	r3, [pc, #64]	@ (8000860 <main+0xf8>)
 8000820:	695b      	ldr	r3, [r3, #20]
 8000822:	4a0f      	ldr	r2, [pc, #60]	@ (8000860 <main+0xf8>)
 8000824:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000828:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800082a:	f3bf 8f4f 	dsb	sy
}
 800082e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000830:	f3bf 8f6f 	isb	sy
}
 8000834:	e000      	b.n	8000838 <main+0xd0>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8000836:	bf00      	nop
  SCB_EnableDCache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000838:	f000 fca6 	bl	8001188 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800083c:	f000 f812 	bl	8000864 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000840:	f000 f94c 	bl	8000adc <MX_GPIO_Init>
  MX_I2S1_Init();
 8000844:	f000 f88a 	bl	800095c <MX_I2S1_Init>
  MX_SDMMC1_SD_Init();
 8000848:	f000 f8ba 	bl	80009c0 <MX_SDMMC1_SD_Init>
  MX_FATFS_Init();
 800084c:	f007 fe5e 	bl	800850c <MX_FATFS_Init>
  MX_TIM2_Init();
 8000850:	f000 f8d4 	bl	80009fc <MX_TIM2_Init>
  MX_X_CUBE_AI_Init();
 8000854:	f008 f9a8 	bl	8008ba8 <MX_X_CUBE_AI_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */

  MX_X_CUBE_AI_Process();
 8000858:	f008 f9b4 	bl	8008bc4 <MX_X_CUBE_AI_Process>
 800085c:	e7fc      	b.n	8000858 <main+0xf0>
 800085e:	bf00      	nop
 8000860:	e000ed00 	.word	0xe000ed00

08000864 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	b09c      	sub	sp, #112	@ 0x70
 8000868:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800086a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800086e:	224c      	movs	r2, #76	@ 0x4c
 8000870:	2100      	movs	r1, #0
 8000872:	4618      	mov	r0, r3
 8000874:	f00c f8f4 	bl	800ca60 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000878:	1d3b      	adds	r3, r7, #4
 800087a:	2220      	movs	r2, #32
 800087c:	2100      	movs	r1, #0
 800087e:	4618      	mov	r0, r3
 8000880:	f00c f8ee 	bl	800ca60 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000884:	2002      	movs	r0, #2
 8000886:	f001 f99b 	bl	8001bc0 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800088a:	2300      	movs	r3, #0
 800088c:	603b      	str	r3, [r7, #0]
 800088e:	4b31      	ldr	r3, [pc, #196]	@ (8000954 <SystemClock_Config+0xf0>)
 8000890:	699b      	ldr	r3, [r3, #24]
 8000892:	4a30      	ldr	r2, [pc, #192]	@ (8000954 <SystemClock_Config+0xf0>)
 8000894:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000898:	6193      	str	r3, [r2, #24]
 800089a:	4b2e      	ldr	r3, [pc, #184]	@ (8000954 <SystemClock_Config+0xf0>)
 800089c:	699b      	ldr	r3, [r3, #24]
 800089e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80008a2:	603b      	str	r3, [r7, #0]
 80008a4:	4b2c      	ldr	r3, [pc, #176]	@ (8000958 <SystemClock_Config+0xf4>)
 80008a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80008a8:	4a2b      	ldr	r2, [pc, #172]	@ (8000958 <SystemClock_Config+0xf4>)
 80008aa:	f043 0301 	orr.w	r3, r3, #1
 80008ae:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80008b0:	4b29      	ldr	r3, [pc, #164]	@ (8000958 <SystemClock_Config+0xf4>)
 80008b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80008b4:	f003 0301 	and.w	r3, r3, #1
 80008b8:	603b      	str	r3, [r7, #0]
 80008ba:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80008bc:	bf00      	nop
 80008be:	4b25      	ldr	r3, [pc, #148]	@ (8000954 <SystemClock_Config+0xf0>)
 80008c0:	699b      	ldr	r3, [r3, #24]
 80008c2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80008c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80008ca:	d1f8      	bne.n	80008be <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80008cc:	2301      	movs	r3, #1
 80008ce:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80008d0:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80008d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008d6:	2302      	movs	r3, #2
 80008d8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80008da:	2302      	movs	r3, #2
 80008dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 13;
 80008de:	230d      	movs	r3, #13
 80008e0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 480;
 80008e2:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 80008e6:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80008e8:	2302      	movs	r3, #2
 80008ea:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 20;
 80008ec:	2314      	movs	r3, #20
 80008ee:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80008f0:	2302      	movs	r3, #2
 80008f2:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 80008f4:	2304      	movs	r3, #4
 80008f6:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80008f8:	2300      	movs	r3, #0
 80008fa:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80008fc:	2300      	movs	r3, #0
 80008fe:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000900:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000904:	4618      	mov	r0, r3
 8000906:	f001 f995 	bl	8001c34 <HAL_RCC_OscConfig>
 800090a:	4603      	mov	r3, r0
 800090c:	2b00      	cmp	r3, #0
 800090e:	d001      	beq.n	8000914 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8000910:	f000 f958 	bl	8000bc4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000914:	233f      	movs	r3, #63	@ 0x3f
 8000916:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000918:	2303      	movs	r3, #3
 800091a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800091c:	2300      	movs	r3, #0
 800091e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000920:	2308      	movs	r3, #8
 8000922:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000924:	2340      	movs	r3, #64	@ 0x40
 8000926:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000928:	2340      	movs	r3, #64	@ 0x40
 800092a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800092c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000930:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000932:	2340      	movs	r3, #64	@ 0x40
 8000934:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000936:	1d3b      	adds	r3, r7, #4
 8000938:	2104      	movs	r1, #4
 800093a:	4618      	mov	r0, r3
 800093c:	f001 fdd4 	bl	80024e8 <HAL_RCC_ClockConfig>
 8000940:	4603      	mov	r3, r0
 8000942:	2b00      	cmp	r3, #0
 8000944:	d001      	beq.n	800094a <SystemClock_Config+0xe6>
  {
    Error_Handler();
 8000946:	f000 f93d 	bl	8000bc4 <Error_Handler>
  }
}
 800094a:	bf00      	nop
 800094c:	3770      	adds	r7, #112	@ 0x70
 800094e:	46bd      	mov	sp, r7
 8000950:	bd80      	pop	{r7, pc}
 8000952:	bf00      	nop
 8000954:	58024800 	.word	0x58024800
 8000958:	58000400 	.word	0x58000400

0800095c <MX_I2S1_Init>:
  * @brief I2S1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S1_Init(void)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	af00      	add	r7, sp, #0
  /* USER CODE END I2S1_Init 0 */

  /* USER CODE BEGIN I2S1_Init 1 */

  /* USER CODE END I2S1_Init 1 */
  hi2s1.Instance = SPI1;
 8000960:	4b15      	ldr	r3, [pc, #84]	@ (80009b8 <MX_I2S1_Init+0x5c>)
 8000962:	4a16      	ldr	r2, [pc, #88]	@ (80009bc <MX_I2S1_Init+0x60>)
 8000964:	601a      	str	r2, [r3, #0]
  hi2s1.Init.Mode = I2S_MODE_MASTER_RX;
 8000966:	4b14      	ldr	r3, [pc, #80]	@ (80009b8 <MX_I2S1_Init+0x5c>)
 8000968:	2206      	movs	r2, #6
 800096a:	605a      	str	r2, [r3, #4]
  hi2s1.Init.Standard = I2S_STANDARD_PHILIPS;
 800096c:	4b12      	ldr	r3, [pc, #72]	@ (80009b8 <MX_I2S1_Init+0x5c>)
 800096e:	2200      	movs	r2, #0
 8000970:	609a      	str	r2, [r3, #8]
  hi2s1.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000972:	4b11      	ldr	r3, [pc, #68]	@ (80009b8 <MX_I2S1_Init+0x5c>)
 8000974:	2200      	movs	r2, #0
 8000976:	60da      	str	r2, [r3, #12]
  hi2s1.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8000978:	4b0f      	ldr	r3, [pc, #60]	@ (80009b8 <MX_I2S1_Init+0x5c>)
 800097a:	2200      	movs	r2, #0
 800097c:	611a      	str	r2, [r3, #16]
  hi2s1.Init.AudioFreq = I2S_AUDIOFREQ_48K;
 800097e:	4b0e      	ldr	r3, [pc, #56]	@ (80009b8 <MX_I2S1_Init+0x5c>)
 8000980:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8000984:	615a      	str	r2, [r3, #20]
  hi2s1.Init.CPOL = I2S_CPOL_LOW;
 8000986:	4b0c      	ldr	r3, [pc, #48]	@ (80009b8 <MX_I2S1_Init+0x5c>)
 8000988:	2200      	movs	r2, #0
 800098a:	619a      	str	r2, [r3, #24]
  hi2s1.Init.FirstBit = I2S_FIRSTBIT_MSB;
 800098c:	4b0a      	ldr	r3, [pc, #40]	@ (80009b8 <MX_I2S1_Init+0x5c>)
 800098e:	2200      	movs	r2, #0
 8000990:	61da      	str	r2, [r3, #28]
  hi2s1.Init.WSInversion = I2S_WS_INVERSION_DISABLE;
 8000992:	4b09      	ldr	r3, [pc, #36]	@ (80009b8 <MX_I2S1_Init+0x5c>)
 8000994:	2200      	movs	r2, #0
 8000996:	621a      	str	r2, [r3, #32]
  hi2s1.Init.Data24BitAlignment = I2S_DATA_24BIT_ALIGNMENT_RIGHT;
 8000998:	4b07      	ldr	r3, [pc, #28]	@ (80009b8 <MX_I2S1_Init+0x5c>)
 800099a:	2200      	movs	r2, #0
 800099c:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s1.Init.MasterKeepIOState = I2S_MASTER_KEEP_IO_STATE_DISABLE;
 800099e:	4b06      	ldr	r3, [pc, #24]	@ (80009b8 <MX_I2S1_Init+0x5c>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_I2S_Init(&hi2s1) != HAL_OK)
 80009a4:	4804      	ldr	r0, [pc, #16]	@ (80009b8 <MX_I2S1_Init+0x5c>)
 80009a6:	f000 ffe9 	bl	800197c <HAL_I2S_Init>
 80009aa:	4603      	mov	r3, r0
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d001      	beq.n	80009b4 <MX_I2S1_Init+0x58>
  {
    Error_Handler();
 80009b0:	f000 f908 	bl	8000bc4 <Error_Handler>
  }
  /* USER CODE BEGIN I2S1_Init 2 */

  /* USER CODE END I2S1_Init 2 */

}
 80009b4:	bf00      	nop
 80009b6:	bd80      	pop	{r7, pc}
 80009b8:	2400149c 	.word	0x2400149c
 80009bc:	40013000 	.word	0x40013000

080009c0 <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 80009c0:	b480      	push	{r7}
 80009c2:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 80009c4:	4b0b      	ldr	r3, [pc, #44]	@ (80009f4 <MX_SDMMC1_SD_Init+0x34>)
 80009c6:	4a0c      	ldr	r2, [pc, #48]	@ (80009f8 <MX_SDMMC1_SD_Init+0x38>)
 80009c8:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 80009ca:	4b0a      	ldr	r3, [pc, #40]	@ (80009f4 <MX_SDMMC1_SD_Init+0x34>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 80009d0:	4b08      	ldr	r3, [pc, #32]	@ (80009f4 <MX_SDMMC1_SD_Init+0x34>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	609a      	str	r2, [r3, #8]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 80009d6:	4b07      	ldr	r3, [pc, #28]	@ (80009f4 <MX_SDMMC1_SD_Init+0x34>)
 80009d8:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80009dc:	60da      	str	r2, [r3, #12]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 80009de:	4b05      	ldr	r3, [pc, #20]	@ (80009f4 <MX_SDMMC1_SD_Init+0x34>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	611a      	str	r2, [r3, #16]
  hsd1.Init.ClockDiv = 4;
 80009e4:	4b03      	ldr	r3, [pc, #12]	@ (80009f4 <MX_SDMMC1_SD_Init+0x34>)
 80009e6:	2204      	movs	r2, #4
 80009e8:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 80009ea:	bf00      	nop
 80009ec:	46bd      	mov	sp, r7
 80009ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f2:	4770      	bx	lr
 80009f4:	240014f0 	.word	0x240014f0
 80009f8:	52007000 	.word	0x52007000

080009fc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b08a      	sub	sp, #40	@ 0x28
 8000a00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a02:	f107 031c 	add.w	r3, r7, #28
 8000a06:	2200      	movs	r2, #0
 8000a08:	601a      	str	r2, [r3, #0]
 8000a0a:	605a      	str	r2, [r3, #4]
 8000a0c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000a0e:	463b      	mov	r3, r7
 8000a10:	2200      	movs	r2, #0
 8000a12:	601a      	str	r2, [r3, #0]
 8000a14:	605a      	str	r2, [r3, #4]
 8000a16:	609a      	str	r2, [r3, #8]
 8000a18:	60da      	str	r2, [r3, #12]
 8000a1a:	611a      	str	r2, [r3, #16]
 8000a1c:	615a      	str	r2, [r3, #20]
 8000a1e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000a20:	4b2d      	ldr	r3, [pc, #180]	@ (8000ad8 <MX_TIM2_Init+0xdc>)
 8000a22:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000a26:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 479;
 8000a28:	4b2b      	ldr	r3, [pc, #172]	@ (8000ad8 <MX_TIM2_Init+0xdc>)
 8000a2a:	f240 12df 	movw	r2, #479	@ 0x1df
 8000a2e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a30:	4b29      	ldr	r3, [pc, #164]	@ (8000ad8 <MX_TIM2_Init+0xdc>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000a36:	4b28      	ldr	r3, [pc, #160]	@ (8000ad8 <MX_TIM2_Init+0xdc>)
 8000a38:	f04f 32ff 	mov.w	r2, #4294967295
 8000a3c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a3e:	4b26      	ldr	r3, [pc, #152]	@ (8000ad8 <MX_TIM2_Init+0xdc>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a44:	4b24      	ldr	r3, [pc, #144]	@ (8000ad8 <MX_TIM2_Init+0xdc>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000a4a:	4823      	ldr	r0, [pc, #140]	@ (8000ad8 <MX_TIM2_Init+0xdc>)
 8000a4c:	f006 fa24 	bl	8006e98 <HAL_TIM_PWM_Init>
 8000a50:	4603      	mov	r3, r0
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d001      	beq.n	8000a5a <MX_TIM2_Init+0x5e>
  {
    Error_Handler();
 8000a56:	f000 f8b5 	bl	8000bc4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000a62:	f107 031c 	add.w	r3, r7, #28
 8000a66:	4619      	mov	r1, r3
 8000a68:	481b      	ldr	r0, [pc, #108]	@ (8000ad8 <MX_TIM2_Init+0xdc>)
 8000a6a:	f006 fef7 	bl	800785c <HAL_TIMEx_MasterConfigSynchronization>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d001      	beq.n	8000a78 <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 8000a74:	f000 f8a6 	bl	8000bc4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a78:	2360      	movs	r3, #96	@ 0x60
 8000a7a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a80:	2300      	movs	r3, #0
 8000a82:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a84:	2300      	movs	r3, #0
 8000a86:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000a88:	463b      	mov	r3, r7
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	4619      	mov	r1, r3
 8000a8e:	4812      	ldr	r0, [pc, #72]	@ (8000ad8 <MX_TIM2_Init+0xdc>)
 8000a90:	f006 fa5a 	bl	8006f48 <HAL_TIM_PWM_ConfigChannel>
 8000a94:	4603      	mov	r3, r0
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d001      	beq.n	8000a9e <MX_TIM2_Init+0xa2>
  {
    Error_Handler();
 8000a9a:	f000 f893 	bl	8000bc4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000a9e:	463b      	mov	r3, r7
 8000aa0:	2208      	movs	r2, #8
 8000aa2:	4619      	mov	r1, r3
 8000aa4:	480c      	ldr	r0, [pc, #48]	@ (8000ad8 <MX_TIM2_Init+0xdc>)
 8000aa6:	f006 fa4f 	bl	8006f48 <HAL_TIM_PWM_ConfigChannel>
 8000aaa:	4603      	mov	r3, r0
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d001      	beq.n	8000ab4 <MX_TIM2_Init+0xb8>
  {
    Error_Handler();
 8000ab0:	f000 f888 	bl	8000bc4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000ab4:	463b      	mov	r3, r7
 8000ab6:	220c      	movs	r2, #12
 8000ab8:	4619      	mov	r1, r3
 8000aba:	4807      	ldr	r0, [pc, #28]	@ (8000ad8 <MX_TIM2_Init+0xdc>)
 8000abc:	f006 fa44 	bl	8006f48 <HAL_TIM_PWM_ConfigChannel>
 8000ac0:	4603      	mov	r3, r0
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d001      	beq.n	8000aca <MX_TIM2_Init+0xce>
  {
    Error_Handler();
 8000ac6:	f000 f87d 	bl	8000bc4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000aca:	4803      	ldr	r0, [pc, #12]	@ (8000ad8 <MX_TIM2_Init+0xdc>)
 8000acc:	f000 f9d0 	bl	8000e70 <HAL_TIM_MspPostInit>

}
 8000ad0:	bf00      	nop
 8000ad2:	3728      	adds	r7, #40	@ 0x28
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	bd80      	pop	{r7, pc}
 8000ad8:	2400156c 	.word	0x2400156c

08000adc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000adc:	b480      	push	{r7}
 8000ade:	b085      	sub	sp, #20
 8000ae0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ae2:	4b21      	ldr	r3, [pc, #132]	@ (8000b68 <MX_GPIO_Init+0x8c>)
 8000ae4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ae8:	4a1f      	ldr	r2, [pc, #124]	@ (8000b68 <MX_GPIO_Init+0x8c>)
 8000aea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000aee:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000af2:	4b1d      	ldr	r3, [pc, #116]	@ (8000b68 <MX_GPIO_Init+0x8c>)
 8000af4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000af8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000afc:	60fb      	str	r3, [r7, #12]
 8000afe:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b00:	4b19      	ldr	r3, [pc, #100]	@ (8000b68 <MX_GPIO_Init+0x8c>)
 8000b02:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b06:	4a18      	ldr	r2, [pc, #96]	@ (8000b68 <MX_GPIO_Init+0x8c>)
 8000b08:	f043 0301 	orr.w	r3, r3, #1
 8000b0c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b10:	4b15      	ldr	r3, [pc, #84]	@ (8000b68 <MX_GPIO_Init+0x8c>)
 8000b12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b16:	f003 0301 	and.w	r3, r3, #1
 8000b1a:	60bb      	str	r3, [r7, #8]
 8000b1c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b1e:	4b12      	ldr	r3, [pc, #72]	@ (8000b68 <MX_GPIO_Init+0x8c>)
 8000b20:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b24:	4a10      	ldr	r2, [pc, #64]	@ (8000b68 <MX_GPIO_Init+0x8c>)
 8000b26:	f043 0304 	orr.w	r3, r3, #4
 8000b2a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b2e:	4b0e      	ldr	r3, [pc, #56]	@ (8000b68 <MX_GPIO_Init+0x8c>)
 8000b30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b34:	f003 0304 	and.w	r3, r3, #4
 8000b38:	607b      	str	r3, [r7, #4]
 8000b3a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b3c:	4b0a      	ldr	r3, [pc, #40]	@ (8000b68 <MX_GPIO_Init+0x8c>)
 8000b3e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b42:	4a09      	ldr	r2, [pc, #36]	@ (8000b68 <MX_GPIO_Init+0x8c>)
 8000b44:	f043 0308 	orr.w	r3, r3, #8
 8000b48:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b4c:	4b06      	ldr	r3, [pc, #24]	@ (8000b68 <MX_GPIO_Init+0x8c>)
 8000b4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b52:	f003 0308 	and.w	r3, r3, #8
 8000b56:	603b      	str	r3, [r7, #0]
 8000b58:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000b5a:	bf00      	nop
 8000b5c:	3714      	adds	r7, #20
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop
 8000b68:	58024400 	.word	0x58024400

08000b6c <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b084      	sub	sp, #16
 8000b70:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000b72:	463b      	mov	r3, r7
 8000b74:	2200      	movs	r2, #0
 8000b76:	601a      	str	r2, [r3, #0]
 8000b78:	605a      	str	r2, [r3, #4]
 8000b7a:	609a      	str	r2, [r3, #8]
 8000b7c:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000b7e:	f000 fcd5 	bl	800152c <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000b82:	2301      	movs	r3, #1
 8000b84:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000b86:	2300      	movs	r3, #0
 8000b88:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000b8e:	231f      	movs	r3, #31
 8000b90:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000b92:	2387      	movs	r3, #135	@ 0x87
 8000b94:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000b96:	2300      	movs	r3, #0
 8000b98:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000b9e:	2301      	movs	r3, #1
 8000ba0:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000ba2:	2301      	movs	r3, #1
 8000ba4:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000baa:	2300      	movs	r3, #0
 8000bac:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000bae:	463b      	mov	r3, r7
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	f000 fcf3 	bl	800159c <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000bb6:	2004      	movs	r0, #4
 8000bb8:	f000 fcd0 	bl	800155c <HAL_MPU_Enable>

}
 8000bbc:	bf00      	nop
 8000bbe:	3710      	adds	r7, #16
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	bd80      	pop	{r7, pc}

08000bc4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000bc8:	b672      	cpsid	i
}
 8000bca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000bcc:	bf00      	nop
 8000bce:	e7fd      	b.n	8000bcc <Error_Handler+0x8>

08000bd0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	b083      	sub	sp, #12
 8000bd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bd6:	4b0a      	ldr	r3, [pc, #40]	@ (8000c00 <HAL_MspInit+0x30>)
 8000bd8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000bdc:	4a08      	ldr	r2, [pc, #32]	@ (8000c00 <HAL_MspInit+0x30>)
 8000bde:	f043 0302 	orr.w	r3, r3, #2
 8000be2:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000be6:	4b06      	ldr	r3, [pc, #24]	@ (8000c00 <HAL_MspInit+0x30>)
 8000be8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000bec:	f003 0302 	and.w	r3, r3, #2
 8000bf0:	607b      	str	r3, [r7, #4]
 8000bf2:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bf4:	bf00      	nop
 8000bf6:	370c      	adds	r7, #12
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfe:	4770      	bx	lr
 8000c00:	58024400 	.word	0x58024400

08000c04 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b0ba      	sub	sp, #232	@ 0xe8
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c0c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000c10:	2200      	movs	r2, #0
 8000c12:	601a      	str	r2, [r3, #0]
 8000c14:	605a      	str	r2, [r3, #4]
 8000c16:	609a      	str	r2, [r3, #8]
 8000c18:	60da      	str	r2, [r3, #12]
 8000c1a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000c1c:	f107 0310 	add.w	r3, r7, #16
 8000c20:	22c0      	movs	r2, #192	@ 0xc0
 8000c22:	2100      	movs	r1, #0
 8000c24:	4618      	mov	r0, r3
 8000c26:	f00b ff1b 	bl	800ca60 <memset>
  if(hi2s->Instance==SPI1)
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	4a26      	ldr	r2, [pc, #152]	@ (8000cc8 <HAL_I2S_MspInit+0xc4>)
 8000c30:	4293      	cmp	r3, r2
 8000c32:	d144      	bne.n	8000cbe <HAL_I2S_MspInit+0xba>

    /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8000c34:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000c38:	f04f 0300 	mov.w	r3, #0
 8000c3c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8000c40:	2300      	movs	r3, #0
 8000c42:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000c44:	f107 0310 	add.w	r3, r7, #16
 8000c48:	4618      	mov	r0, r3
 8000c4a:	f001 ffc3 	bl	8002bd4 <HAL_RCCEx_PeriphCLKConfig>
 8000c4e:	4603      	mov	r3, r0
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d001      	beq.n	8000c58 <HAL_I2S_MspInit+0x54>
    {
      Error_Handler();
 8000c54:	f7ff ffb6 	bl	8000bc4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000c58:	4b1c      	ldr	r3, [pc, #112]	@ (8000ccc <HAL_I2S_MspInit+0xc8>)
 8000c5a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000c5e:	4a1b      	ldr	r2, [pc, #108]	@ (8000ccc <HAL_I2S_MspInit+0xc8>)
 8000c60:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000c64:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8000c68:	4b18      	ldr	r3, [pc, #96]	@ (8000ccc <HAL_I2S_MspInit+0xc8>)
 8000c6a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000c6e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000c72:	60fb      	str	r3, [r7, #12]
 8000c74:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c76:	4b15      	ldr	r3, [pc, #84]	@ (8000ccc <HAL_I2S_MspInit+0xc8>)
 8000c78:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c7c:	4a13      	ldr	r2, [pc, #76]	@ (8000ccc <HAL_I2S_MspInit+0xc8>)
 8000c7e:	f043 0301 	orr.w	r3, r3, #1
 8000c82:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c86:	4b11      	ldr	r3, [pc, #68]	@ (8000ccc <HAL_I2S_MspInit+0xc8>)
 8000c88:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c8c:	f003 0301 	and.w	r3, r3, #1
 8000c90:	60bb      	str	r3, [r7, #8]
 8000c92:	68bb      	ldr	r3, [r7, #8]
    /**I2S1 GPIO Configuration
    PA4     ------> I2S1_WS
    PA5     ------> I2S1_CK
    PA6     ------> I2S1_SDI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8000c94:	2370      	movs	r3, #112	@ 0x70
 8000c96:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c9a:	2302      	movs	r3, #2
 8000c9c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000cac:	2305      	movs	r3, #5
 8000cae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cb2:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000cb6:	4619      	mov	r1, r3
 8000cb8:	4805      	ldr	r0, [pc, #20]	@ (8000cd0 <HAL_I2S_MspInit+0xcc>)
 8000cba:	f000 fcaf 	bl	800161c <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000cbe:	bf00      	nop
 8000cc0:	37e8      	adds	r7, #232	@ 0xe8
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bd80      	pop	{r7, pc}
 8000cc6:	bf00      	nop
 8000cc8:	40013000 	.word	0x40013000
 8000ccc:	58024400 	.word	0x58024400
 8000cd0:	58020000 	.word	0x58020000

08000cd4 <HAL_SD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b0bc      	sub	sp, #240	@ 0xf0
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cdc:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	601a      	str	r2, [r3, #0]
 8000ce4:	605a      	str	r2, [r3, #4]
 8000ce6:	609a      	str	r2, [r3, #8]
 8000ce8:	60da      	str	r2, [r3, #12]
 8000cea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000cec:	f107 0318 	add.w	r3, r7, #24
 8000cf0:	22c0      	movs	r2, #192	@ 0xc0
 8000cf2:	2100      	movs	r1, #0
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	f00b feb3 	bl	800ca60 <memset>
  if(hsd->Instance==SDMMC1)
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	4a48      	ldr	r2, [pc, #288]	@ (8000e20 <HAL_SD_MspInit+0x14c>)
 8000d00:	4293      	cmp	r3, r2
 8000d02:	f040 8088 	bne.w	8000e16 <HAL_SD_MspInit+0x142>

    /* USER CODE END SDMMC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC;
 8000d06:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000d0a:	f04f 0300 	mov.w	r3, #0
 8000d0e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL;
 8000d12:	2300      	movs	r3, #0
 8000d14:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d16:	f107 0318 	add.w	r3, r7, #24
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	f001 ff5a 	bl	8002bd4 <HAL_RCCEx_PeriphCLKConfig>
 8000d20:	4603      	mov	r3, r0
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d001      	beq.n	8000d2a <HAL_SD_MspInit+0x56>
    {
      Error_Handler();
 8000d26:	f7ff ff4d 	bl	8000bc4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8000d2a:	4b3e      	ldr	r3, [pc, #248]	@ (8000e24 <HAL_SD_MspInit+0x150>)
 8000d2c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000d30:	4a3c      	ldr	r2, [pc, #240]	@ (8000e24 <HAL_SD_MspInit+0x150>)
 8000d32:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000d36:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 8000d3a:	4b3a      	ldr	r3, [pc, #232]	@ (8000e24 <HAL_SD_MspInit+0x150>)
 8000d3c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000d40:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000d44:	617b      	str	r3, [r7, #20]
 8000d46:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d48:	4b36      	ldr	r3, [pc, #216]	@ (8000e24 <HAL_SD_MspInit+0x150>)
 8000d4a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d4e:	4a35      	ldr	r2, [pc, #212]	@ (8000e24 <HAL_SD_MspInit+0x150>)
 8000d50:	f043 0304 	orr.w	r3, r3, #4
 8000d54:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d58:	4b32      	ldr	r3, [pc, #200]	@ (8000e24 <HAL_SD_MspInit+0x150>)
 8000d5a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d5e:	f003 0304 	and.w	r3, r3, #4
 8000d62:	613b      	str	r3, [r7, #16]
 8000d64:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d66:	4b2f      	ldr	r3, [pc, #188]	@ (8000e24 <HAL_SD_MspInit+0x150>)
 8000d68:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d6c:	4a2d      	ldr	r2, [pc, #180]	@ (8000e24 <HAL_SD_MspInit+0x150>)
 8000d6e:	f043 0308 	orr.w	r3, r3, #8
 8000d72:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d76:	4b2b      	ldr	r3, [pc, #172]	@ (8000e24 <HAL_SD_MspInit+0x150>)
 8000d78:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d7c:	f003 0308 	and.w	r3, r3, #8
 8000d80:	60fb      	str	r3, [r7, #12]
 8000d82:	68fb      	ldr	r3, [r7, #12]
    PC10     ------> SDMMC1_D2
    PC11     ------> SDMMC1_D3
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8000d84:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8000d88:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d8c:	2302      	movs	r3, #2
 8000d8e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d92:	2301      	movs	r3, #1
 8000d94:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d98:	2300      	movs	r3, #0
 8000d9a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8000d9e:	230c      	movs	r3, #12
 8000da0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000da4:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000da8:	4619      	mov	r1, r3
 8000daa:	481f      	ldr	r0, [pc, #124]	@ (8000e28 <HAL_SD_MspInit+0x154>)
 8000dac:	f000 fc36 	bl	800161c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000db0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000db4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000db8:	2302      	movs	r3, #2
 8000dba:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8000dca:	230c      	movs	r3, #12
 8000dcc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000dd0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000dd4:	4619      	mov	r1, r3
 8000dd6:	4814      	ldr	r0, [pc, #80]	@ (8000e28 <HAL_SD_MspInit+0x154>)
 8000dd8:	f000 fc20 	bl	800161c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000ddc:	2304      	movs	r3, #4
 8000dde:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000de2:	2302      	movs	r3, #2
 8000de4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000de8:	2301      	movs	r3, #1
 8000dea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dee:	2300      	movs	r3, #0
 8000df0:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8000df4:	230c      	movs	r3, #12
 8000df6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000dfa:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000dfe:	4619      	mov	r1, r3
 8000e00:	480a      	ldr	r0, [pc, #40]	@ (8000e2c <HAL_SD_MspInit+0x158>)
 8000e02:	f000 fc0b 	bl	800161c <HAL_GPIO_Init>

    /* SDMMC1 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 0, 0);
 8000e06:	2200      	movs	r2, #0
 8000e08:	2100      	movs	r1, #0
 8000e0a:	2031      	movs	r0, #49	@ 0x31
 8000e0c:	f000 fb59 	bl	80014c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 8000e10:	2031      	movs	r0, #49	@ 0x31
 8000e12:	f000 fb70 	bl	80014f6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SDMMC1_MspInit 1 */

  }

}
 8000e16:	bf00      	nop
 8000e18:	37f0      	adds	r7, #240	@ 0xf0
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	bd80      	pop	{r7, pc}
 8000e1e:	bf00      	nop
 8000e20:	52007000 	.word	0x52007000
 8000e24:	58024400 	.word	0x58024400
 8000e28:	58020800 	.word	0x58020800
 8000e2c:	58020c00 	.word	0x58020c00

08000e30 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000e30:	b480      	push	{r7}
 8000e32:	b085      	sub	sp, #20
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000e40:	d10e      	bne.n	8000e60 <HAL_TIM_PWM_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000e42:	4b0a      	ldr	r3, [pc, #40]	@ (8000e6c <HAL_TIM_PWM_MspInit+0x3c>)
 8000e44:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000e48:	4a08      	ldr	r2, [pc, #32]	@ (8000e6c <HAL_TIM_PWM_MspInit+0x3c>)
 8000e4a:	f043 0301 	orr.w	r3, r3, #1
 8000e4e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000e52:	4b06      	ldr	r3, [pc, #24]	@ (8000e6c <HAL_TIM_PWM_MspInit+0x3c>)
 8000e54:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000e58:	f003 0301 	and.w	r3, r3, #1
 8000e5c:	60fb      	str	r3, [r7, #12]
 8000e5e:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000e60:	bf00      	nop
 8000e62:	3714      	adds	r7, #20
 8000e64:	46bd      	mov	sp, r7
 8000e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6a:	4770      	bx	lr
 8000e6c:	58024400 	.word	0x58024400

08000e70 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b088      	sub	sp, #32
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e78:	f107 030c 	add.w	r3, r7, #12
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	601a      	str	r2, [r3, #0]
 8000e80:	605a      	str	r2, [r3, #4]
 8000e82:	609a      	str	r2, [r3, #8]
 8000e84:	60da      	str	r2, [r3, #12]
 8000e86:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000e90:	d11e      	bne.n	8000ed0 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e92:	4b11      	ldr	r3, [pc, #68]	@ (8000ed8 <HAL_TIM_MspPostInit+0x68>)
 8000e94:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e98:	4a0f      	ldr	r2, [pc, #60]	@ (8000ed8 <HAL_TIM_MspPostInit+0x68>)
 8000e9a:	f043 0301 	orr.w	r3, r3, #1
 8000e9e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ea2:	4b0d      	ldr	r3, [pc, #52]	@ (8000ed8 <HAL_TIM_MspPostInit+0x68>)
 8000ea4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ea8:	f003 0301 	and.w	r3, r3, #1
 8000eac:	60bb      	str	r3, [r7, #8]
 8000eae:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 8000eb0:	230d      	movs	r3, #13
 8000eb2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eb4:	2302      	movs	r3, #2
 8000eb6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb8:	2300      	movs	r3, #0
 8000eba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000ec0:	2301      	movs	r3, #1
 8000ec2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ec4:	f107 030c 	add.w	r3, r7, #12
 8000ec8:	4619      	mov	r1, r3
 8000eca:	4804      	ldr	r0, [pc, #16]	@ (8000edc <HAL_TIM_MspPostInit+0x6c>)
 8000ecc:	f000 fba6 	bl	800161c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8000ed0:	bf00      	nop
 8000ed2:	3720      	adds	r7, #32
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}
 8000ed8:	58024400 	.word	0x58024400
 8000edc:	58020000 	.word	0x58020000

08000ee0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ee4:	bf00      	nop
 8000ee6:	e7fd      	b.n	8000ee4 <NMI_Handler+0x4>

08000ee8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000eec:	bf00      	nop
 8000eee:	e7fd      	b.n	8000eec <HardFault_Handler+0x4>

08000ef0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ef4:	bf00      	nop
 8000ef6:	e7fd      	b.n	8000ef4 <MemManage_Handler+0x4>

08000ef8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000efc:	bf00      	nop
 8000efe:	e7fd      	b.n	8000efc <BusFault_Handler+0x4>

08000f00 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f00:	b480      	push	{r7}
 8000f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f04:	bf00      	nop
 8000f06:	e7fd      	b.n	8000f04 <UsageFault_Handler+0x4>

08000f08 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f0c:	bf00      	nop
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f14:	4770      	bx	lr

08000f16 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f16:	b480      	push	{r7}
 8000f18:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f1a:	bf00      	nop
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f22:	4770      	bx	lr

08000f24 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f24:	b480      	push	{r7}
 8000f26:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f28:	bf00      	nop
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f30:	4770      	bx	lr

08000f32 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f32:	b580      	push	{r7, lr}
 8000f34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f36:	f000 f999 	bl	800126c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f3a:	bf00      	nop
 8000f3c:	bd80      	pop	{r7, pc}
	...

08000f40 <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 8000f44:	4802      	ldr	r0, [pc, #8]	@ (8000f50 <SDMMC1_IRQHandler+0x10>)
 8000f46:	f004 fdb3 	bl	8005ab0 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 8000f4a:	bf00      	nop
 8000f4c:	bd80      	pop	{r7, pc}
 8000f4e:	bf00      	nop
 8000f50:	240014f0 	.word	0x240014f0

08000f54 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b086      	sub	sp, #24
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f5c:	4a14      	ldr	r2, [pc, #80]	@ (8000fb0 <_sbrk+0x5c>)
 8000f5e:	4b15      	ldr	r3, [pc, #84]	@ (8000fb4 <_sbrk+0x60>)
 8000f60:	1ad3      	subs	r3, r2, r3
 8000f62:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f64:	697b      	ldr	r3, [r7, #20]
 8000f66:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f68:	4b13      	ldr	r3, [pc, #76]	@ (8000fb8 <_sbrk+0x64>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d102      	bne.n	8000f76 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f70:	4b11      	ldr	r3, [pc, #68]	@ (8000fb8 <_sbrk+0x64>)
 8000f72:	4a12      	ldr	r2, [pc, #72]	@ (8000fbc <_sbrk+0x68>)
 8000f74:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f76:	4b10      	ldr	r3, [pc, #64]	@ (8000fb8 <_sbrk+0x64>)
 8000f78:	681a      	ldr	r2, [r3, #0]
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	4413      	add	r3, r2
 8000f7e:	693a      	ldr	r2, [r7, #16]
 8000f80:	429a      	cmp	r2, r3
 8000f82:	d207      	bcs.n	8000f94 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f84:	f00b fdca 	bl	800cb1c <__errno>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	220c      	movs	r2, #12
 8000f8c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f8e:	f04f 33ff 	mov.w	r3, #4294967295
 8000f92:	e009      	b.n	8000fa8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f94:	4b08      	ldr	r3, [pc, #32]	@ (8000fb8 <_sbrk+0x64>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f9a:	4b07      	ldr	r3, [pc, #28]	@ (8000fb8 <_sbrk+0x64>)
 8000f9c:	681a      	ldr	r2, [r3, #0]
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	4413      	add	r3, r2
 8000fa2:	4a05      	ldr	r2, [pc, #20]	@ (8000fb8 <_sbrk+0x64>)
 8000fa4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000fa6:	68fb      	ldr	r3, [r7, #12]
}
 8000fa8:	4618      	mov	r0, r3
 8000faa:	3718      	adds	r7, #24
 8000fac:	46bd      	mov	sp, r7
 8000fae:	bd80      	pop	{r7, pc}
 8000fb0:	24080000 	.word	0x24080000
 8000fb4:	00000800 	.word	0x00000800
 8000fb8:	240015b8 	.word	0x240015b8
 8000fbc:	20000000 	.word	0x20000000

08000fc0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000fc4:	4b43      	ldr	r3, [pc, #268]	@ (80010d4 <SystemInit+0x114>)
 8000fc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000fca:	4a42      	ldr	r2, [pc, #264]	@ (80010d4 <SystemInit+0x114>)
 8000fcc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000fd0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000fd4:	4b40      	ldr	r3, [pc, #256]	@ (80010d8 <SystemInit+0x118>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	f003 030f 	and.w	r3, r3, #15
 8000fdc:	2b06      	cmp	r3, #6
 8000fde:	d807      	bhi.n	8000ff0 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000fe0:	4b3d      	ldr	r3, [pc, #244]	@ (80010d8 <SystemInit+0x118>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	f023 030f 	bic.w	r3, r3, #15
 8000fe8:	4a3b      	ldr	r2, [pc, #236]	@ (80010d8 <SystemInit+0x118>)
 8000fea:	f043 0307 	orr.w	r3, r3, #7
 8000fee:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000ff0:	4b3a      	ldr	r3, [pc, #232]	@ (80010dc <SystemInit+0x11c>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	4a39      	ldr	r2, [pc, #228]	@ (80010dc <SystemInit+0x11c>)
 8000ff6:	f043 0301 	orr.w	r3, r3, #1
 8000ffa:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000ffc:	4b37      	ldr	r3, [pc, #220]	@ (80010dc <SystemInit+0x11c>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001002:	4b36      	ldr	r3, [pc, #216]	@ (80010dc <SystemInit+0x11c>)
 8001004:	681a      	ldr	r2, [r3, #0]
 8001006:	4935      	ldr	r1, [pc, #212]	@ (80010dc <SystemInit+0x11c>)
 8001008:	4b35      	ldr	r3, [pc, #212]	@ (80010e0 <SystemInit+0x120>)
 800100a:	4013      	ands	r3, r2
 800100c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800100e:	4b32      	ldr	r3, [pc, #200]	@ (80010d8 <SystemInit+0x118>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	f003 0308 	and.w	r3, r3, #8
 8001016:	2b00      	cmp	r3, #0
 8001018:	d007      	beq.n	800102a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800101a:	4b2f      	ldr	r3, [pc, #188]	@ (80010d8 <SystemInit+0x118>)
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	f023 030f 	bic.w	r3, r3, #15
 8001022:	4a2d      	ldr	r2, [pc, #180]	@ (80010d8 <SystemInit+0x118>)
 8001024:	f043 0307 	orr.w	r3, r3, #7
 8001028:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800102a:	4b2c      	ldr	r3, [pc, #176]	@ (80010dc <SystemInit+0x11c>)
 800102c:	2200      	movs	r2, #0
 800102e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001030:	4b2a      	ldr	r3, [pc, #168]	@ (80010dc <SystemInit+0x11c>)
 8001032:	2200      	movs	r2, #0
 8001034:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001036:	4b29      	ldr	r3, [pc, #164]	@ (80010dc <SystemInit+0x11c>)
 8001038:	2200      	movs	r2, #0
 800103a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800103c:	4b27      	ldr	r3, [pc, #156]	@ (80010dc <SystemInit+0x11c>)
 800103e:	4a29      	ldr	r2, [pc, #164]	@ (80010e4 <SystemInit+0x124>)
 8001040:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001042:	4b26      	ldr	r3, [pc, #152]	@ (80010dc <SystemInit+0x11c>)
 8001044:	4a28      	ldr	r2, [pc, #160]	@ (80010e8 <SystemInit+0x128>)
 8001046:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001048:	4b24      	ldr	r3, [pc, #144]	@ (80010dc <SystemInit+0x11c>)
 800104a:	4a28      	ldr	r2, [pc, #160]	@ (80010ec <SystemInit+0x12c>)
 800104c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800104e:	4b23      	ldr	r3, [pc, #140]	@ (80010dc <SystemInit+0x11c>)
 8001050:	2200      	movs	r2, #0
 8001052:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001054:	4b21      	ldr	r3, [pc, #132]	@ (80010dc <SystemInit+0x11c>)
 8001056:	4a25      	ldr	r2, [pc, #148]	@ (80010ec <SystemInit+0x12c>)
 8001058:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800105a:	4b20      	ldr	r3, [pc, #128]	@ (80010dc <SystemInit+0x11c>)
 800105c:	2200      	movs	r2, #0
 800105e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001060:	4b1e      	ldr	r3, [pc, #120]	@ (80010dc <SystemInit+0x11c>)
 8001062:	4a22      	ldr	r2, [pc, #136]	@ (80010ec <SystemInit+0x12c>)
 8001064:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001066:	4b1d      	ldr	r3, [pc, #116]	@ (80010dc <SystemInit+0x11c>)
 8001068:	2200      	movs	r2, #0
 800106a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800106c:	4b1b      	ldr	r3, [pc, #108]	@ (80010dc <SystemInit+0x11c>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	4a1a      	ldr	r2, [pc, #104]	@ (80010dc <SystemInit+0x11c>)
 8001072:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001076:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001078:	4b18      	ldr	r3, [pc, #96]	@ (80010dc <SystemInit+0x11c>)
 800107a:	2200      	movs	r2, #0
 800107c:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800107e:	4b1c      	ldr	r3, [pc, #112]	@ (80010f0 <SystemInit+0x130>)
 8001080:	681a      	ldr	r2, [r3, #0]
 8001082:	4b1c      	ldr	r3, [pc, #112]	@ (80010f4 <SystemInit+0x134>)
 8001084:	4013      	ands	r3, r2
 8001086:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800108a:	d202      	bcs.n	8001092 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800108c:	4b1a      	ldr	r3, [pc, #104]	@ (80010f8 <SystemInit+0x138>)
 800108e:	2201      	movs	r2, #1
 8001090:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8001092:	4b12      	ldr	r3, [pc, #72]	@ (80010dc <SystemInit+0x11c>)
 8001094:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001098:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800109c:	2b00      	cmp	r3, #0
 800109e:	d113      	bne.n	80010c8 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80010a0:	4b0e      	ldr	r3, [pc, #56]	@ (80010dc <SystemInit+0x11c>)
 80010a2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80010a6:	4a0d      	ldr	r2, [pc, #52]	@ (80010dc <SystemInit+0x11c>)
 80010a8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80010ac:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80010b0:	4b12      	ldr	r3, [pc, #72]	@ (80010fc <SystemInit+0x13c>)
 80010b2:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80010b6:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80010b8:	4b08      	ldr	r3, [pc, #32]	@ (80010dc <SystemInit+0x11c>)
 80010ba:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80010be:	4a07      	ldr	r2, [pc, #28]	@ (80010dc <SystemInit+0x11c>)
 80010c0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80010c4:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80010c8:	bf00      	nop
 80010ca:	46bd      	mov	sp, r7
 80010cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d0:	4770      	bx	lr
 80010d2:	bf00      	nop
 80010d4:	e000ed00 	.word	0xe000ed00
 80010d8:	52002000 	.word	0x52002000
 80010dc:	58024400 	.word	0x58024400
 80010e0:	eaf6ed7f 	.word	0xeaf6ed7f
 80010e4:	02020200 	.word	0x02020200
 80010e8:	01ff0000 	.word	0x01ff0000
 80010ec:	01010280 	.word	0x01010280
 80010f0:	5c001000 	.word	0x5c001000
 80010f4:	ffff0000 	.word	0xffff0000
 80010f8:	51008108 	.word	0x51008108
 80010fc:	52004000 	.word	0x52004000

08001100 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8001100:	b480      	push	{r7}
 8001102:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8001104:	4b09      	ldr	r3, [pc, #36]	@ (800112c <ExitRun0Mode+0x2c>)
 8001106:	68db      	ldr	r3, [r3, #12]
 8001108:	4a08      	ldr	r2, [pc, #32]	@ (800112c <ExitRun0Mode+0x2c>)
 800110a:	f043 0302 	orr.w	r3, r3, #2
 800110e:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8001110:	bf00      	nop
 8001112:	4b06      	ldr	r3, [pc, #24]	@ (800112c <ExitRun0Mode+0x2c>)
 8001114:	685b      	ldr	r3, [r3, #4]
 8001116:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800111a:	2b00      	cmp	r3, #0
 800111c:	d0f9      	beq.n	8001112 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800111e:	bf00      	nop
 8001120:	bf00      	nop
 8001122:	46bd      	mov	sp, r7
 8001124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001128:	4770      	bx	lr
 800112a:	bf00      	nop
 800112c:	58024800 	.word	0x58024800

08001130 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001130:	f8df d038 	ldr.w	sp, [pc, #56]	@ 800116c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001134:	f7ff ffe4 	bl	8001100 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001138:	f7ff ff42 	bl	8000fc0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800113c:	480c      	ldr	r0, [pc, #48]	@ (8001170 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800113e:	490d      	ldr	r1, [pc, #52]	@ (8001174 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001140:	4a0d      	ldr	r2, [pc, #52]	@ (8001178 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001142:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001144:	e002      	b.n	800114c <LoopCopyDataInit>

08001146 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001146:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001148:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800114a:	3304      	adds	r3, #4

0800114c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800114c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800114e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001150:	d3f9      	bcc.n	8001146 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001152:	4a0a      	ldr	r2, [pc, #40]	@ (800117c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001154:	4c0a      	ldr	r4, [pc, #40]	@ (8001180 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001156:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001158:	e001      	b.n	800115e <LoopFillZerobss>

0800115a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800115a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800115c:	3204      	adds	r2, #4

0800115e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800115e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001160:	d3fb      	bcc.n	800115a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001162:	f00b fce1 	bl	800cb28 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001166:	f7ff faff 	bl	8000768 <main>
  bx  lr
 800116a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800116c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001170:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001174:	24001468 	.word	0x24001468
  ldr r2, =_sidata
 8001178:	0801bedc 	.word	0x0801bedc
  ldr r2, =_sbss
 800117c:	24001480 	.word	0x24001480
  ldr r4, =_ebss
 8001180:	2403bf78 	.word	0x2403bf78

08001184 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001184:	e7fe      	b.n	8001184 <ADC3_IRQHandler>
	...

08001188 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b082      	sub	sp, #8
 800118c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800118e:	2003      	movs	r0, #3
 8001190:	f000 f98c 	bl	80014ac <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001194:	f001 fb5e 	bl	8002854 <HAL_RCC_GetSysClockFreq>
 8001198:	4602      	mov	r2, r0
 800119a:	4b15      	ldr	r3, [pc, #84]	@ (80011f0 <HAL_Init+0x68>)
 800119c:	699b      	ldr	r3, [r3, #24]
 800119e:	0a1b      	lsrs	r3, r3, #8
 80011a0:	f003 030f 	and.w	r3, r3, #15
 80011a4:	4913      	ldr	r1, [pc, #76]	@ (80011f4 <HAL_Init+0x6c>)
 80011a6:	5ccb      	ldrb	r3, [r1, r3]
 80011a8:	f003 031f 	and.w	r3, r3, #31
 80011ac:	fa22 f303 	lsr.w	r3, r2, r3
 80011b0:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80011b2:	4b0f      	ldr	r3, [pc, #60]	@ (80011f0 <HAL_Init+0x68>)
 80011b4:	699b      	ldr	r3, [r3, #24]
 80011b6:	f003 030f 	and.w	r3, r3, #15
 80011ba:	4a0e      	ldr	r2, [pc, #56]	@ (80011f4 <HAL_Init+0x6c>)
 80011bc:	5cd3      	ldrb	r3, [r2, r3]
 80011be:	f003 031f 	and.w	r3, r3, #31
 80011c2:	687a      	ldr	r2, [r7, #4]
 80011c4:	fa22 f303 	lsr.w	r3, r2, r3
 80011c8:	4a0b      	ldr	r2, [pc, #44]	@ (80011f8 <HAL_Init+0x70>)
 80011ca:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80011cc:	4a0b      	ldr	r2, [pc, #44]	@ (80011fc <HAL_Init+0x74>)
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80011d2:	200f      	movs	r0, #15
 80011d4:	f000 f814 	bl	8001200 <HAL_InitTick>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d001      	beq.n	80011e2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80011de:	2301      	movs	r3, #1
 80011e0:	e002      	b.n	80011e8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80011e2:	f7ff fcf5 	bl	8000bd0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80011e6:	2300      	movs	r3, #0
}
 80011e8:	4618      	mov	r0, r3
 80011ea:	3708      	adds	r7, #8
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd80      	pop	{r7, pc}
 80011f0:	58024400 	.word	0x58024400
 80011f4:	0800f670 	.word	0x0800f670
 80011f8:	24000004 	.word	0x24000004
 80011fc:	24000000 	.word	0x24000000

08001200 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001208:	4b15      	ldr	r3, [pc, #84]	@ (8001260 <HAL_InitTick+0x60>)
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	2b00      	cmp	r3, #0
 800120e:	d101      	bne.n	8001214 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001210:	2301      	movs	r3, #1
 8001212:	e021      	b.n	8001258 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001214:	4b13      	ldr	r3, [pc, #76]	@ (8001264 <HAL_InitTick+0x64>)
 8001216:	681a      	ldr	r2, [r3, #0]
 8001218:	4b11      	ldr	r3, [pc, #68]	@ (8001260 <HAL_InitTick+0x60>)
 800121a:	781b      	ldrb	r3, [r3, #0]
 800121c:	4619      	mov	r1, r3
 800121e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001222:	fbb3 f3f1 	udiv	r3, r3, r1
 8001226:	fbb2 f3f3 	udiv	r3, r2, r3
 800122a:	4618      	mov	r0, r3
 800122c:	f000 f971 	bl	8001512 <HAL_SYSTICK_Config>
 8001230:	4603      	mov	r3, r0
 8001232:	2b00      	cmp	r3, #0
 8001234:	d001      	beq.n	800123a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001236:	2301      	movs	r3, #1
 8001238:	e00e      	b.n	8001258 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	2b0f      	cmp	r3, #15
 800123e:	d80a      	bhi.n	8001256 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001240:	2200      	movs	r2, #0
 8001242:	6879      	ldr	r1, [r7, #4]
 8001244:	f04f 30ff 	mov.w	r0, #4294967295
 8001248:	f000 f93b 	bl	80014c2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800124c:	4a06      	ldr	r2, [pc, #24]	@ (8001268 <HAL_InitTick+0x68>)
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001252:	2300      	movs	r3, #0
 8001254:	e000      	b.n	8001258 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001256:	2301      	movs	r3, #1
}
 8001258:	4618      	mov	r0, r3
 800125a:	3708      	adds	r7, #8
 800125c:	46bd      	mov	sp, r7
 800125e:	bd80      	pop	{r7, pc}
 8001260:	2400000c 	.word	0x2400000c
 8001264:	24000000 	.word	0x24000000
 8001268:	24000008 	.word	0x24000008

0800126c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800126c:	b480      	push	{r7}
 800126e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001270:	4b06      	ldr	r3, [pc, #24]	@ (800128c <HAL_IncTick+0x20>)
 8001272:	781b      	ldrb	r3, [r3, #0]
 8001274:	461a      	mov	r2, r3
 8001276:	4b06      	ldr	r3, [pc, #24]	@ (8001290 <HAL_IncTick+0x24>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	4413      	add	r3, r2
 800127c:	4a04      	ldr	r2, [pc, #16]	@ (8001290 <HAL_IncTick+0x24>)
 800127e:	6013      	str	r3, [r2, #0]
}
 8001280:	bf00      	nop
 8001282:	46bd      	mov	sp, r7
 8001284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001288:	4770      	bx	lr
 800128a:	bf00      	nop
 800128c:	2400000c 	.word	0x2400000c
 8001290:	240015bc 	.word	0x240015bc

08001294 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001294:	b480      	push	{r7}
 8001296:	af00      	add	r7, sp, #0
  return uwTick;
 8001298:	4b03      	ldr	r3, [pc, #12]	@ (80012a8 <HAL_GetTick+0x14>)
 800129a:	681b      	ldr	r3, [r3, #0]
}
 800129c:	4618      	mov	r0, r3
 800129e:	46bd      	mov	sp, r7
 80012a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a4:	4770      	bx	lr
 80012a6:	bf00      	nop
 80012a8:	240015bc 	.word	0x240015bc

080012ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b084      	sub	sp, #16
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80012b4:	f7ff ffee 	bl	8001294 <HAL_GetTick>
 80012b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012c4:	d005      	beq.n	80012d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80012c6:	4b0a      	ldr	r3, [pc, #40]	@ (80012f0 <HAL_Delay+0x44>)
 80012c8:	781b      	ldrb	r3, [r3, #0]
 80012ca:	461a      	mov	r2, r3
 80012cc:	68fb      	ldr	r3, [r7, #12]
 80012ce:	4413      	add	r3, r2
 80012d0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80012d2:	bf00      	nop
 80012d4:	f7ff ffde 	bl	8001294 <HAL_GetTick>
 80012d8:	4602      	mov	r2, r0
 80012da:	68bb      	ldr	r3, [r7, #8]
 80012dc:	1ad3      	subs	r3, r2, r3
 80012de:	68fa      	ldr	r2, [r7, #12]
 80012e0:	429a      	cmp	r2, r3
 80012e2:	d8f7      	bhi.n	80012d4 <HAL_Delay+0x28>
  {
  }
}
 80012e4:	bf00      	nop
 80012e6:	bf00      	nop
 80012e8:	3710      	adds	r7, #16
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd80      	pop	{r7, pc}
 80012ee:	bf00      	nop
 80012f0:	2400000c 	.word	0x2400000c

080012f4 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80012f4:	b480      	push	{r7}
 80012f6:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80012f8:	4b03      	ldr	r3, [pc, #12]	@ (8001308 <HAL_GetREVID+0x14>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	0c1b      	lsrs	r3, r3, #16
}
 80012fe:	4618      	mov	r0, r3
 8001300:	46bd      	mov	sp, r7
 8001302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001306:	4770      	bx	lr
 8001308:	5c001000 	.word	0x5c001000

0800130c <__NVIC_SetPriorityGrouping>:
{
 800130c:	b480      	push	{r7}
 800130e:	b085      	sub	sp, #20
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	f003 0307 	and.w	r3, r3, #7
 800131a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800131c:	4b0b      	ldr	r3, [pc, #44]	@ (800134c <__NVIC_SetPriorityGrouping+0x40>)
 800131e:	68db      	ldr	r3, [r3, #12]
 8001320:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001322:	68ba      	ldr	r2, [r7, #8]
 8001324:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001328:	4013      	ands	r3, r2
 800132a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001330:	68bb      	ldr	r3, [r7, #8]
 8001332:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001334:	4b06      	ldr	r3, [pc, #24]	@ (8001350 <__NVIC_SetPriorityGrouping+0x44>)
 8001336:	4313      	orrs	r3, r2
 8001338:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800133a:	4a04      	ldr	r2, [pc, #16]	@ (800134c <__NVIC_SetPriorityGrouping+0x40>)
 800133c:	68bb      	ldr	r3, [r7, #8]
 800133e:	60d3      	str	r3, [r2, #12]
}
 8001340:	bf00      	nop
 8001342:	3714      	adds	r7, #20
 8001344:	46bd      	mov	sp, r7
 8001346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134a:	4770      	bx	lr
 800134c:	e000ed00 	.word	0xe000ed00
 8001350:	05fa0000 	.word	0x05fa0000

08001354 <__NVIC_GetPriorityGrouping>:
{
 8001354:	b480      	push	{r7}
 8001356:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001358:	4b04      	ldr	r3, [pc, #16]	@ (800136c <__NVIC_GetPriorityGrouping+0x18>)
 800135a:	68db      	ldr	r3, [r3, #12]
 800135c:	0a1b      	lsrs	r3, r3, #8
 800135e:	f003 0307 	and.w	r3, r3, #7
}
 8001362:	4618      	mov	r0, r3
 8001364:	46bd      	mov	sp, r7
 8001366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136a:	4770      	bx	lr
 800136c:	e000ed00 	.word	0xe000ed00

08001370 <__NVIC_EnableIRQ>:
{
 8001370:	b480      	push	{r7}
 8001372:	b083      	sub	sp, #12
 8001374:	af00      	add	r7, sp, #0
 8001376:	4603      	mov	r3, r0
 8001378:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800137a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800137e:	2b00      	cmp	r3, #0
 8001380:	db0b      	blt.n	800139a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001382:	88fb      	ldrh	r3, [r7, #6]
 8001384:	f003 021f 	and.w	r2, r3, #31
 8001388:	4907      	ldr	r1, [pc, #28]	@ (80013a8 <__NVIC_EnableIRQ+0x38>)
 800138a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800138e:	095b      	lsrs	r3, r3, #5
 8001390:	2001      	movs	r0, #1
 8001392:	fa00 f202 	lsl.w	r2, r0, r2
 8001396:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800139a:	bf00      	nop
 800139c:	370c      	adds	r7, #12
 800139e:	46bd      	mov	sp, r7
 80013a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a4:	4770      	bx	lr
 80013a6:	bf00      	nop
 80013a8:	e000e100 	.word	0xe000e100

080013ac <__NVIC_SetPriority>:
{
 80013ac:	b480      	push	{r7}
 80013ae:	b083      	sub	sp, #12
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	4603      	mov	r3, r0
 80013b4:	6039      	str	r1, [r7, #0]
 80013b6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80013b8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80013bc:	2b00      	cmp	r3, #0
 80013be:	db0a      	blt.n	80013d6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013c0:	683b      	ldr	r3, [r7, #0]
 80013c2:	b2da      	uxtb	r2, r3
 80013c4:	490c      	ldr	r1, [pc, #48]	@ (80013f8 <__NVIC_SetPriority+0x4c>)
 80013c6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80013ca:	0112      	lsls	r2, r2, #4
 80013cc:	b2d2      	uxtb	r2, r2
 80013ce:	440b      	add	r3, r1
 80013d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80013d4:	e00a      	b.n	80013ec <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013d6:	683b      	ldr	r3, [r7, #0]
 80013d8:	b2da      	uxtb	r2, r3
 80013da:	4908      	ldr	r1, [pc, #32]	@ (80013fc <__NVIC_SetPriority+0x50>)
 80013dc:	88fb      	ldrh	r3, [r7, #6]
 80013de:	f003 030f 	and.w	r3, r3, #15
 80013e2:	3b04      	subs	r3, #4
 80013e4:	0112      	lsls	r2, r2, #4
 80013e6:	b2d2      	uxtb	r2, r2
 80013e8:	440b      	add	r3, r1
 80013ea:	761a      	strb	r2, [r3, #24]
}
 80013ec:	bf00      	nop
 80013ee:	370c      	adds	r7, #12
 80013f0:	46bd      	mov	sp, r7
 80013f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f6:	4770      	bx	lr
 80013f8:	e000e100 	.word	0xe000e100
 80013fc:	e000ed00 	.word	0xe000ed00

08001400 <NVIC_EncodePriority>:
{
 8001400:	b480      	push	{r7}
 8001402:	b089      	sub	sp, #36	@ 0x24
 8001404:	af00      	add	r7, sp, #0
 8001406:	60f8      	str	r0, [r7, #12]
 8001408:	60b9      	str	r1, [r7, #8]
 800140a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	f003 0307 	and.w	r3, r3, #7
 8001412:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001414:	69fb      	ldr	r3, [r7, #28]
 8001416:	f1c3 0307 	rsb	r3, r3, #7
 800141a:	2b04      	cmp	r3, #4
 800141c:	bf28      	it	cs
 800141e:	2304      	movcs	r3, #4
 8001420:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001422:	69fb      	ldr	r3, [r7, #28]
 8001424:	3304      	adds	r3, #4
 8001426:	2b06      	cmp	r3, #6
 8001428:	d902      	bls.n	8001430 <NVIC_EncodePriority+0x30>
 800142a:	69fb      	ldr	r3, [r7, #28]
 800142c:	3b03      	subs	r3, #3
 800142e:	e000      	b.n	8001432 <NVIC_EncodePriority+0x32>
 8001430:	2300      	movs	r3, #0
 8001432:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001434:	f04f 32ff 	mov.w	r2, #4294967295
 8001438:	69bb      	ldr	r3, [r7, #24]
 800143a:	fa02 f303 	lsl.w	r3, r2, r3
 800143e:	43da      	mvns	r2, r3
 8001440:	68bb      	ldr	r3, [r7, #8]
 8001442:	401a      	ands	r2, r3
 8001444:	697b      	ldr	r3, [r7, #20]
 8001446:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001448:	f04f 31ff 	mov.w	r1, #4294967295
 800144c:	697b      	ldr	r3, [r7, #20]
 800144e:	fa01 f303 	lsl.w	r3, r1, r3
 8001452:	43d9      	mvns	r1, r3
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001458:	4313      	orrs	r3, r2
}
 800145a:	4618      	mov	r0, r3
 800145c:	3724      	adds	r7, #36	@ 0x24
 800145e:	46bd      	mov	sp, r7
 8001460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001464:	4770      	bx	lr
	...

08001468 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b082      	sub	sp, #8
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	3b01      	subs	r3, #1
 8001474:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001478:	d301      	bcc.n	800147e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800147a:	2301      	movs	r3, #1
 800147c:	e00f      	b.n	800149e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800147e:	4a0a      	ldr	r2, [pc, #40]	@ (80014a8 <SysTick_Config+0x40>)
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	3b01      	subs	r3, #1
 8001484:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001486:	210f      	movs	r1, #15
 8001488:	f04f 30ff 	mov.w	r0, #4294967295
 800148c:	f7ff ff8e 	bl	80013ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001490:	4b05      	ldr	r3, [pc, #20]	@ (80014a8 <SysTick_Config+0x40>)
 8001492:	2200      	movs	r2, #0
 8001494:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001496:	4b04      	ldr	r3, [pc, #16]	@ (80014a8 <SysTick_Config+0x40>)
 8001498:	2207      	movs	r2, #7
 800149a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800149c:	2300      	movs	r3, #0
}
 800149e:	4618      	mov	r0, r3
 80014a0:	3708      	adds	r7, #8
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}
 80014a6:	bf00      	nop
 80014a8:	e000e010 	.word	0xe000e010

080014ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b082      	sub	sp, #8
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014b4:	6878      	ldr	r0, [r7, #4]
 80014b6:	f7ff ff29 	bl	800130c <__NVIC_SetPriorityGrouping>
}
 80014ba:	bf00      	nop
 80014bc:	3708      	adds	r7, #8
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}

080014c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014c2:	b580      	push	{r7, lr}
 80014c4:	b086      	sub	sp, #24
 80014c6:	af00      	add	r7, sp, #0
 80014c8:	4603      	mov	r3, r0
 80014ca:	60b9      	str	r1, [r7, #8]
 80014cc:	607a      	str	r2, [r7, #4]
 80014ce:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80014d0:	f7ff ff40 	bl	8001354 <__NVIC_GetPriorityGrouping>
 80014d4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014d6:	687a      	ldr	r2, [r7, #4]
 80014d8:	68b9      	ldr	r1, [r7, #8]
 80014da:	6978      	ldr	r0, [r7, #20]
 80014dc:	f7ff ff90 	bl	8001400 <NVIC_EncodePriority>
 80014e0:	4602      	mov	r2, r0
 80014e2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80014e6:	4611      	mov	r1, r2
 80014e8:	4618      	mov	r0, r3
 80014ea:	f7ff ff5f 	bl	80013ac <__NVIC_SetPriority>
}
 80014ee:	bf00      	nop
 80014f0:	3718      	adds	r7, #24
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}

080014f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014f6:	b580      	push	{r7, lr}
 80014f8:	b082      	sub	sp, #8
 80014fa:	af00      	add	r7, sp, #0
 80014fc:	4603      	mov	r3, r0
 80014fe:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001500:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001504:	4618      	mov	r0, r3
 8001506:	f7ff ff33 	bl	8001370 <__NVIC_EnableIRQ>
}
 800150a:	bf00      	nop
 800150c:	3708      	adds	r7, #8
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}

08001512 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001512:	b580      	push	{r7, lr}
 8001514:	b082      	sub	sp, #8
 8001516:	af00      	add	r7, sp, #0
 8001518:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800151a:	6878      	ldr	r0, [r7, #4]
 800151c:	f7ff ffa4 	bl	8001468 <SysTick_Config>
 8001520:	4603      	mov	r3, r0
}
 8001522:	4618      	mov	r0, r3
 8001524:	3708      	adds	r7, #8
 8001526:	46bd      	mov	sp, r7
 8001528:	bd80      	pop	{r7, pc}
	...

0800152c <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 800152c:	b480      	push	{r7}
 800152e:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001530:	f3bf 8f5f 	dmb	sy
}
 8001534:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001536:	4b07      	ldr	r3, [pc, #28]	@ (8001554 <HAL_MPU_Disable+0x28>)
 8001538:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800153a:	4a06      	ldr	r2, [pc, #24]	@ (8001554 <HAL_MPU_Disable+0x28>)
 800153c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001540:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001542:	4b05      	ldr	r3, [pc, #20]	@ (8001558 <HAL_MPU_Disable+0x2c>)
 8001544:	2200      	movs	r2, #0
 8001546:	605a      	str	r2, [r3, #4]
}
 8001548:	bf00      	nop
 800154a:	46bd      	mov	sp, r7
 800154c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001550:	4770      	bx	lr
 8001552:	bf00      	nop
 8001554:	e000ed00 	.word	0xe000ed00
 8001558:	e000ed90 	.word	0xe000ed90

0800155c <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 800155c:	b480      	push	{r7}
 800155e:	b083      	sub	sp, #12
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001564:	4a0b      	ldr	r2, [pc, #44]	@ (8001594 <HAL_MPU_Enable+0x38>)
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	f043 0301 	orr.w	r3, r3, #1
 800156c:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800156e:	4b0a      	ldr	r3, [pc, #40]	@ (8001598 <HAL_MPU_Enable+0x3c>)
 8001570:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001572:	4a09      	ldr	r2, [pc, #36]	@ (8001598 <HAL_MPU_Enable+0x3c>)
 8001574:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001578:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800157a:	f3bf 8f4f 	dsb	sy
}
 800157e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001580:	f3bf 8f6f 	isb	sy
}
 8001584:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001586:	bf00      	nop
 8001588:	370c      	adds	r7, #12
 800158a:	46bd      	mov	sp, r7
 800158c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001590:	4770      	bx	lr
 8001592:	bf00      	nop
 8001594:	e000ed90 	.word	0xe000ed90
 8001598:	e000ed00 	.word	0xe000ed00

0800159c <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 800159c:	b480      	push	{r7}
 800159e:	b083      	sub	sp, #12
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	785a      	ldrb	r2, [r3, #1]
 80015a8:	4b1b      	ldr	r3, [pc, #108]	@ (8001618 <HAL_MPU_ConfigRegion+0x7c>)
 80015aa:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80015ac:	4b1a      	ldr	r3, [pc, #104]	@ (8001618 <HAL_MPU_ConfigRegion+0x7c>)
 80015ae:	691b      	ldr	r3, [r3, #16]
 80015b0:	4a19      	ldr	r2, [pc, #100]	@ (8001618 <HAL_MPU_ConfigRegion+0x7c>)
 80015b2:	f023 0301 	bic.w	r3, r3, #1
 80015b6:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80015b8:	4a17      	ldr	r2, [pc, #92]	@ (8001618 <HAL_MPU_ConfigRegion+0x7c>)
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	685b      	ldr	r3, [r3, #4]
 80015be:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	7b1b      	ldrb	r3, [r3, #12]
 80015c4:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	7adb      	ldrb	r3, [r3, #11]
 80015ca:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80015cc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	7a9b      	ldrb	r3, [r3, #10]
 80015d2:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80015d4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	7b5b      	ldrb	r3, [r3, #13]
 80015da:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80015dc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	7b9b      	ldrb	r3, [r3, #14]
 80015e2:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80015e4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	7bdb      	ldrb	r3, [r3, #15]
 80015ea:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80015ec:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	7a5b      	ldrb	r3, [r3, #9]
 80015f2:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80015f4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	7a1b      	ldrb	r3, [r3, #8]
 80015fa:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80015fc:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80015fe:	687a      	ldr	r2, [r7, #4]
 8001600:	7812      	ldrb	r2, [r2, #0]
 8001602:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001604:	4a04      	ldr	r2, [pc, #16]	@ (8001618 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001606:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001608:	6113      	str	r3, [r2, #16]
}
 800160a:	bf00      	nop
 800160c:	370c      	adds	r7, #12
 800160e:	46bd      	mov	sp, r7
 8001610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001614:	4770      	bx	lr
 8001616:	bf00      	nop
 8001618:	e000ed90 	.word	0xe000ed90

0800161c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 800161c:	b480      	push	{r7}
 800161e:	b089      	sub	sp, #36	@ 0x24
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
 8001624:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001626:	2300      	movs	r3, #0
 8001628:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800162a:	4b89      	ldr	r3, [pc, #548]	@ (8001850 <HAL_GPIO_Init+0x234>)
 800162c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800162e:	e194      	b.n	800195a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	681a      	ldr	r2, [r3, #0]
 8001634:	2101      	movs	r1, #1
 8001636:	69fb      	ldr	r3, [r7, #28]
 8001638:	fa01 f303 	lsl.w	r3, r1, r3
 800163c:	4013      	ands	r3, r2
 800163e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001640:	693b      	ldr	r3, [r7, #16]
 8001642:	2b00      	cmp	r3, #0
 8001644:	f000 8186 	beq.w	8001954 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001648:	683b      	ldr	r3, [r7, #0]
 800164a:	685b      	ldr	r3, [r3, #4]
 800164c:	f003 0303 	and.w	r3, r3, #3
 8001650:	2b01      	cmp	r3, #1
 8001652:	d005      	beq.n	8001660 <HAL_GPIO_Init+0x44>
 8001654:	683b      	ldr	r3, [r7, #0]
 8001656:	685b      	ldr	r3, [r3, #4]
 8001658:	f003 0303 	and.w	r3, r3, #3
 800165c:	2b02      	cmp	r3, #2
 800165e:	d130      	bne.n	80016c2 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	689b      	ldr	r3, [r3, #8]
 8001664:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001666:	69fb      	ldr	r3, [r7, #28]
 8001668:	005b      	lsls	r3, r3, #1
 800166a:	2203      	movs	r2, #3
 800166c:	fa02 f303 	lsl.w	r3, r2, r3
 8001670:	43db      	mvns	r3, r3
 8001672:	69ba      	ldr	r2, [r7, #24]
 8001674:	4013      	ands	r3, r2
 8001676:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	68da      	ldr	r2, [r3, #12]
 800167c:	69fb      	ldr	r3, [r7, #28]
 800167e:	005b      	lsls	r3, r3, #1
 8001680:	fa02 f303 	lsl.w	r3, r2, r3
 8001684:	69ba      	ldr	r2, [r7, #24]
 8001686:	4313      	orrs	r3, r2
 8001688:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	69ba      	ldr	r2, [r7, #24]
 800168e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	685b      	ldr	r3, [r3, #4]
 8001694:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001696:	2201      	movs	r2, #1
 8001698:	69fb      	ldr	r3, [r7, #28]
 800169a:	fa02 f303 	lsl.w	r3, r2, r3
 800169e:	43db      	mvns	r3, r3
 80016a0:	69ba      	ldr	r2, [r7, #24]
 80016a2:	4013      	ands	r3, r2
 80016a4:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80016a6:	683b      	ldr	r3, [r7, #0]
 80016a8:	685b      	ldr	r3, [r3, #4]
 80016aa:	091b      	lsrs	r3, r3, #4
 80016ac:	f003 0201 	and.w	r2, r3, #1
 80016b0:	69fb      	ldr	r3, [r7, #28]
 80016b2:	fa02 f303 	lsl.w	r3, r2, r3
 80016b6:	69ba      	ldr	r2, [r7, #24]
 80016b8:	4313      	orrs	r3, r2
 80016ba:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	69ba      	ldr	r2, [r7, #24]
 80016c0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80016c2:	683b      	ldr	r3, [r7, #0]
 80016c4:	685b      	ldr	r3, [r3, #4]
 80016c6:	f003 0303 	and.w	r3, r3, #3
 80016ca:	2b03      	cmp	r3, #3
 80016cc:	d017      	beq.n	80016fe <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	68db      	ldr	r3, [r3, #12]
 80016d2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80016d4:	69fb      	ldr	r3, [r7, #28]
 80016d6:	005b      	lsls	r3, r3, #1
 80016d8:	2203      	movs	r2, #3
 80016da:	fa02 f303 	lsl.w	r3, r2, r3
 80016de:	43db      	mvns	r3, r3
 80016e0:	69ba      	ldr	r2, [r7, #24]
 80016e2:	4013      	ands	r3, r2
 80016e4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80016e6:	683b      	ldr	r3, [r7, #0]
 80016e8:	689a      	ldr	r2, [r3, #8]
 80016ea:	69fb      	ldr	r3, [r7, #28]
 80016ec:	005b      	lsls	r3, r3, #1
 80016ee:	fa02 f303 	lsl.w	r3, r2, r3
 80016f2:	69ba      	ldr	r2, [r7, #24]
 80016f4:	4313      	orrs	r3, r2
 80016f6:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	69ba      	ldr	r2, [r7, #24]
 80016fc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80016fe:	683b      	ldr	r3, [r7, #0]
 8001700:	685b      	ldr	r3, [r3, #4]
 8001702:	f003 0303 	and.w	r3, r3, #3
 8001706:	2b02      	cmp	r3, #2
 8001708:	d123      	bne.n	8001752 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800170a:	69fb      	ldr	r3, [r7, #28]
 800170c:	08da      	lsrs	r2, r3, #3
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	3208      	adds	r2, #8
 8001712:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001716:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001718:	69fb      	ldr	r3, [r7, #28]
 800171a:	f003 0307 	and.w	r3, r3, #7
 800171e:	009b      	lsls	r3, r3, #2
 8001720:	220f      	movs	r2, #15
 8001722:	fa02 f303 	lsl.w	r3, r2, r3
 8001726:	43db      	mvns	r3, r3
 8001728:	69ba      	ldr	r2, [r7, #24]
 800172a:	4013      	ands	r3, r2
 800172c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800172e:	683b      	ldr	r3, [r7, #0]
 8001730:	691a      	ldr	r2, [r3, #16]
 8001732:	69fb      	ldr	r3, [r7, #28]
 8001734:	f003 0307 	and.w	r3, r3, #7
 8001738:	009b      	lsls	r3, r3, #2
 800173a:	fa02 f303 	lsl.w	r3, r2, r3
 800173e:	69ba      	ldr	r2, [r7, #24]
 8001740:	4313      	orrs	r3, r2
 8001742:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001744:	69fb      	ldr	r3, [r7, #28]
 8001746:	08da      	lsrs	r2, r3, #3
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	3208      	adds	r2, #8
 800174c:	69b9      	ldr	r1, [r7, #24]
 800174e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001758:	69fb      	ldr	r3, [r7, #28]
 800175a:	005b      	lsls	r3, r3, #1
 800175c:	2203      	movs	r2, #3
 800175e:	fa02 f303 	lsl.w	r3, r2, r3
 8001762:	43db      	mvns	r3, r3
 8001764:	69ba      	ldr	r2, [r7, #24]
 8001766:	4013      	ands	r3, r2
 8001768:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	685b      	ldr	r3, [r3, #4]
 800176e:	f003 0203 	and.w	r2, r3, #3
 8001772:	69fb      	ldr	r3, [r7, #28]
 8001774:	005b      	lsls	r3, r3, #1
 8001776:	fa02 f303 	lsl.w	r3, r2, r3
 800177a:	69ba      	ldr	r2, [r7, #24]
 800177c:	4313      	orrs	r3, r2
 800177e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	69ba      	ldr	r2, [r7, #24]
 8001784:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001786:	683b      	ldr	r3, [r7, #0]
 8001788:	685b      	ldr	r3, [r3, #4]
 800178a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800178e:	2b00      	cmp	r3, #0
 8001790:	f000 80e0 	beq.w	8001954 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001794:	4b2f      	ldr	r3, [pc, #188]	@ (8001854 <HAL_GPIO_Init+0x238>)
 8001796:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800179a:	4a2e      	ldr	r2, [pc, #184]	@ (8001854 <HAL_GPIO_Init+0x238>)
 800179c:	f043 0302 	orr.w	r3, r3, #2
 80017a0:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80017a4:	4b2b      	ldr	r3, [pc, #172]	@ (8001854 <HAL_GPIO_Init+0x238>)
 80017a6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80017aa:	f003 0302 	and.w	r3, r3, #2
 80017ae:	60fb      	str	r3, [r7, #12]
 80017b0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80017b2:	4a29      	ldr	r2, [pc, #164]	@ (8001858 <HAL_GPIO_Init+0x23c>)
 80017b4:	69fb      	ldr	r3, [r7, #28]
 80017b6:	089b      	lsrs	r3, r3, #2
 80017b8:	3302      	adds	r3, #2
 80017ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017be:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80017c0:	69fb      	ldr	r3, [r7, #28]
 80017c2:	f003 0303 	and.w	r3, r3, #3
 80017c6:	009b      	lsls	r3, r3, #2
 80017c8:	220f      	movs	r2, #15
 80017ca:	fa02 f303 	lsl.w	r3, r2, r3
 80017ce:	43db      	mvns	r3, r3
 80017d0:	69ba      	ldr	r2, [r7, #24]
 80017d2:	4013      	ands	r3, r2
 80017d4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	4a20      	ldr	r2, [pc, #128]	@ (800185c <HAL_GPIO_Init+0x240>)
 80017da:	4293      	cmp	r3, r2
 80017dc:	d052      	beq.n	8001884 <HAL_GPIO_Init+0x268>
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	4a1f      	ldr	r2, [pc, #124]	@ (8001860 <HAL_GPIO_Init+0x244>)
 80017e2:	4293      	cmp	r3, r2
 80017e4:	d031      	beq.n	800184a <HAL_GPIO_Init+0x22e>
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	4a1e      	ldr	r2, [pc, #120]	@ (8001864 <HAL_GPIO_Init+0x248>)
 80017ea:	4293      	cmp	r3, r2
 80017ec:	d02b      	beq.n	8001846 <HAL_GPIO_Init+0x22a>
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	4a1d      	ldr	r2, [pc, #116]	@ (8001868 <HAL_GPIO_Init+0x24c>)
 80017f2:	4293      	cmp	r3, r2
 80017f4:	d025      	beq.n	8001842 <HAL_GPIO_Init+0x226>
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	4a1c      	ldr	r2, [pc, #112]	@ (800186c <HAL_GPIO_Init+0x250>)
 80017fa:	4293      	cmp	r3, r2
 80017fc:	d01f      	beq.n	800183e <HAL_GPIO_Init+0x222>
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	4a1b      	ldr	r2, [pc, #108]	@ (8001870 <HAL_GPIO_Init+0x254>)
 8001802:	4293      	cmp	r3, r2
 8001804:	d019      	beq.n	800183a <HAL_GPIO_Init+0x21e>
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	4a1a      	ldr	r2, [pc, #104]	@ (8001874 <HAL_GPIO_Init+0x258>)
 800180a:	4293      	cmp	r3, r2
 800180c:	d013      	beq.n	8001836 <HAL_GPIO_Init+0x21a>
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	4a19      	ldr	r2, [pc, #100]	@ (8001878 <HAL_GPIO_Init+0x25c>)
 8001812:	4293      	cmp	r3, r2
 8001814:	d00d      	beq.n	8001832 <HAL_GPIO_Init+0x216>
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	4a18      	ldr	r2, [pc, #96]	@ (800187c <HAL_GPIO_Init+0x260>)
 800181a:	4293      	cmp	r3, r2
 800181c:	d007      	beq.n	800182e <HAL_GPIO_Init+0x212>
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	4a17      	ldr	r2, [pc, #92]	@ (8001880 <HAL_GPIO_Init+0x264>)
 8001822:	4293      	cmp	r3, r2
 8001824:	d101      	bne.n	800182a <HAL_GPIO_Init+0x20e>
 8001826:	2309      	movs	r3, #9
 8001828:	e02d      	b.n	8001886 <HAL_GPIO_Init+0x26a>
 800182a:	230a      	movs	r3, #10
 800182c:	e02b      	b.n	8001886 <HAL_GPIO_Init+0x26a>
 800182e:	2308      	movs	r3, #8
 8001830:	e029      	b.n	8001886 <HAL_GPIO_Init+0x26a>
 8001832:	2307      	movs	r3, #7
 8001834:	e027      	b.n	8001886 <HAL_GPIO_Init+0x26a>
 8001836:	2306      	movs	r3, #6
 8001838:	e025      	b.n	8001886 <HAL_GPIO_Init+0x26a>
 800183a:	2305      	movs	r3, #5
 800183c:	e023      	b.n	8001886 <HAL_GPIO_Init+0x26a>
 800183e:	2304      	movs	r3, #4
 8001840:	e021      	b.n	8001886 <HAL_GPIO_Init+0x26a>
 8001842:	2303      	movs	r3, #3
 8001844:	e01f      	b.n	8001886 <HAL_GPIO_Init+0x26a>
 8001846:	2302      	movs	r3, #2
 8001848:	e01d      	b.n	8001886 <HAL_GPIO_Init+0x26a>
 800184a:	2301      	movs	r3, #1
 800184c:	e01b      	b.n	8001886 <HAL_GPIO_Init+0x26a>
 800184e:	bf00      	nop
 8001850:	58000080 	.word	0x58000080
 8001854:	58024400 	.word	0x58024400
 8001858:	58000400 	.word	0x58000400
 800185c:	58020000 	.word	0x58020000
 8001860:	58020400 	.word	0x58020400
 8001864:	58020800 	.word	0x58020800
 8001868:	58020c00 	.word	0x58020c00
 800186c:	58021000 	.word	0x58021000
 8001870:	58021400 	.word	0x58021400
 8001874:	58021800 	.word	0x58021800
 8001878:	58021c00 	.word	0x58021c00
 800187c:	58022000 	.word	0x58022000
 8001880:	58022400 	.word	0x58022400
 8001884:	2300      	movs	r3, #0
 8001886:	69fa      	ldr	r2, [r7, #28]
 8001888:	f002 0203 	and.w	r2, r2, #3
 800188c:	0092      	lsls	r2, r2, #2
 800188e:	4093      	lsls	r3, r2
 8001890:	69ba      	ldr	r2, [r7, #24]
 8001892:	4313      	orrs	r3, r2
 8001894:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001896:	4938      	ldr	r1, [pc, #224]	@ (8001978 <HAL_GPIO_Init+0x35c>)
 8001898:	69fb      	ldr	r3, [r7, #28]
 800189a:	089b      	lsrs	r3, r3, #2
 800189c:	3302      	adds	r3, #2
 800189e:	69ba      	ldr	r2, [r7, #24]
 80018a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80018a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80018ac:	693b      	ldr	r3, [r7, #16]
 80018ae:	43db      	mvns	r3, r3
 80018b0:	69ba      	ldr	r2, [r7, #24]
 80018b2:	4013      	ands	r3, r2
 80018b4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80018b6:	683b      	ldr	r3, [r7, #0]
 80018b8:	685b      	ldr	r3, [r3, #4]
 80018ba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d003      	beq.n	80018ca <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80018c2:	69ba      	ldr	r2, [r7, #24]
 80018c4:	693b      	ldr	r3, [r7, #16]
 80018c6:	4313      	orrs	r3, r2
 80018c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80018ca:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80018ce:	69bb      	ldr	r3, [r7, #24]
 80018d0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80018d2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80018d6:	685b      	ldr	r3, [r3, #4]
 80018d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80018da:	693b      	ldr	r3, [r7, #16]
 80018dc:	43db      	mvns	r3, r3
 80018de:	69ba      	ldr	r2, [r7, #24]
 80018e0:	4013      	ands	r3, r2
 80018e2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	685b      	ldr	r3, [r3, #4]
 80018e8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d003      	beq.n	80018f8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80018f0:	69ba      	ldr	r2, [r7, #24]
 80018f2:	693b      	ldr	r3, [r7, #16]
 80018f4:	4313      	orrs	r3, r2
 80018f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80018f8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80018fc:	69bb      	ldr	r3, [r7, #24]
 80018fe:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001900:	697b      	ldr	r3, [r7, #20]
 8001902:	685b      	ldr	r3, [r3, #4]
 8001904:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001906:	693b      	ldr	r3, [r7, #16]
 8001908:	43db      	mvns	r3, r3
 800190a:	69ba      	ldr	r2, [r7, #24]
 800190c:	4013      	ands	r3, r2
 800190e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001918:	2b00      	cmp	r3, #0
 800191a:	d003      	beq.n	8001924 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 800191c:	69ba      	ldr	r2, [r7, #24]
 800191e:	693b      	ldr	r3, [r7, #16]
 8001920:	4313      	orrs	r3, r2
 8001922:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001924:	697b      	ldr	r3, [r7, #20]
 8001926:	69ba      	ldr	r2, [r7, #24]
 8001928:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800192a:	697b      	ldr	r3, [r7, #20]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001930:	693b      	ldr	r3, [r7, #16]
 8001932:	43db      	mvns	r3, r3
 8001934:	69ba      	ldr	r2, [r7, #24]
 8001936:	4013      	ands	r3, r2
 8001938:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800193a:	683b      	ldr	r3, [r7, #0]
 800193c:	685b      	ldr	r3, [r3, #4]
 800193e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001942:	2b00      	cmp	r3, #0
 8001944:	d003      	beq.n	800194e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8001946:	69ba      	ldr	r2, [r7, #24]
 8001948:	693b      	ldr	r3, [r7, #16]
 800194a:	4313      	orrs	r3, r2
 800194c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800194e:	697b      	ldr	r3, [r7, #20]
 8001950:	69ba      	ldr	r2, [r7, #24]
 8001952:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001954:	69fb      	ldr	r3, [r7, #28]
 8001956:	3301      	adds	r3, #1
 8001958:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800195a:	683b      	ldr	r3, [r7, #0]
 800195c:	681a      	ldr	r2, [r3, #0]
 800195e:	69fb      	ldr	r3, [r7, #28]
 8001960:	fa22 f303 	lsr.w	r3, r2, r3
 8001964:	2b00      	cmp	r3, #0
 8001966:	f47f ae63 	bne.w	8001630 <HAL_GPIO_Init+0x14>
  }
}
 800196a:	bf00      	nop
 800196c:	bf00      	nop
 800196e:	3724      	adds	r7, #36	@ 0x24
 8001970:	46bd      	mov	sp, r7
 8001972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001976:	4770      	bx	lr
 8001978:	58000400 	.word	0x58000400

0800197c <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b088      	sub	sp, #32
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t i2sclk;
  uint32_t ispcm;

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	2b00      	cmp	r3, #0
 8001988:	d101      	bne.n	800198e <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800198a:	2301      	movs	r3, #1
 800198c:	e10d      	b.n	8001baa <HAL_I2S_Init+0x22e>
  assert_param(IS_I2S_FIRST_BIT(hi2s->Init.FirstBit));
  assert_param(IS_I2S_WS_INVERSION(hi2s->Init.WSInversion));
  assert_param(IS_I2S_DATA_24BIT_ALIGNMENT(hi2s->Init.Data24BitAlignment));
  assert_param(IS_I2S_MASTER_KEEP_IO_STATE(hi2s->Init.MasterKeepIOState));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8001994:	b2db      	uxtb	r3, r3
 8001996:	2b00      	cmp	r3, #0
 8001998:	d106      	bne.n	80019a8 <HAL_I2S_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	2200      	movs	r2, #0
 800199e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80019a2:	6878      	ldr	r0, [r7, #4]
 80019a4:	f7ff f92e 	bl	8000c04 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	2202      	movs	r2, #2
 80019ac:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

  /* Disable the selected I2S peripheral */
  if ((hi2s->Instance->CR1 & SPI_CR1_SPE) == SPI_CR1_SPE)
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	f003 0301 	and.w	r3, r3, #1
 80019ba:	2b01      	cmp	r3, #1
 80019bc:	d107      	bne.n	80019ce <HAL_I2S_Init+0x52>
  {
    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	681a      	ldr	r2, [r3, #0]
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f022 0201 	bic.w	r2, r2, #1
 80019cc:	601a      	str	r2, [r3, #0]
  }

  /* Clear I2S configuration register */
  CLEAR_REG(hi2s->Instance->I2SCFGR);
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	2200      	movs	r2, #0
 80019d4:	651a      	str	r2, [r3, #80]	@ 0x50

  if (IS_I2S_MASTER(hi2s->Init.Mode))
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	685b      	ldr	r3, [r3, #4]
 80019da:	2b04      	cmp	r3, #4
 80019dc:	d008      	beq.n	80019f0 <HAL_I2S_Init+0x74>
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	685b      	ldr	r3, [r3, #4]
 80019e2:	2b06      	cmp	r3, #6
 80019e4:	d004      	beq.n	80019f0 <HAL_I2S_Init+0x74>
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	685b      	ldr	r3, [r3, #4]
 80019ea:	2b0a      	cmp	r3, #10
 80019ec:	f040 8087 	bne.w	8001afe <HAL_I2S_Init+0x182>
  {
    /*------------------------- I2SDIV and ODD Calculation ---------------------*/
    /* If the requested audio frequency is not the default, compute the prescaler */
    if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	695b      	ldr	r3, [r3, #20]
 80019f4:	2b02      	cmp	r3, #2
 80019f6:	d05a      	beq.n	8001aae <HAL_I2S_Init+0x132>
    {
      /* Check the frame length (For the Prescaler computing) ********************/
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	68db      	ldr	r3, [r3, #12]
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d002      	beq.n	8001a06 <HAL_I2S_Init+0x8a>
      {
        /* Channel length is 32 bits */
        packetlength = 2UL;
 8001a00:	2302      	movs	r3, #2
 8001a02:	617b      	str	r3, [r7, #20]
 8001a04:	e001      	b.n	8001a0a <HAL_I2S_Init+0x8e>
      }
      else
      {
        /* Channel length is 16 bits */
        packetlength = 1UL;
 8001a06:	2301      	movs	r3, #1
 8001a08:	617b      	str	r3, [r7, #20]
      }

      /* Check if PCM standard is used */
      if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) ||
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	689b      	ldr	r3, [r3, #8]
 8001a0e:	2b30      	cmp	r3, #48	@ 0x30
 8001a10:	d003      	beq.n	8001a1a <HAL_I2S_Init+0x9e>
          (hi2s->Init.Standard == I2S_STANDARD_PCM_LONG))
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	689b      	ldr	r3, [r3, #8]
      if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) ||
 8001a16:	2bb0      	cmp	r3, #176	@ 0xb0
 8001a18:	d102      	bne.n	8001a20 <HAL_I2S_Init+0xa4>
      {
        ispcm = 1UL;
 8001a1a:	2301      	movs	r3, #1
 8001a1c:	60fb      	str	r3, [r7, #12]
 8001a1e:	e001      	b.n	8001a24 <HAL_I2S_Init+0xa8>
      }
      else
      {
        ispcm = 0UL;
 8001a20:	2300      	movs	r3, #0
 8001a22:	60fb      	str	r3, [r7, #12]
        /* SPI1,SPI2 and SPI3 share the same source clock */
        i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SPI123);
      }
#else
      /* SPI1,SPI2 and SPI3 share the same source clock */
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SPI123);
 8001a24:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8001a28:	f04f 0100 	mov.w	r1, #0
 8001a2c:	f002 fadc 	bl	8003fe8 <HAL_RCCEx_GetPeriphCLKFreq>
 8001a30:	60b8      	str	r0, [r7, #8]
#endif  /* SPI_SPI6I2S_SUPPORT */

      /* Compute the Real divider depending on the MCLK output state, with a floating point */
      if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	691b      	ldr	r3, [r3, #16]
 8001a36:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001a3a:	d113      	bne.n	8001a64 <HAL_I2S_Init+0xe8>
      {
        /* MCLK output is enabled */
        tmp = (uint32_t)((((i2sclk / (256UL >> ispcm)) * 10UL) / hi2s->Init.AudioFreq) + 5UL);
 8001a3c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	fa22 f303 	lsr.w	r3, r2, r3
 8001a46:	68ba      	ldr	r2, [r7, #8]
 8001a48:	fbb2 f2f3 	udiv	r2, r2, r3
 8001a4c:	4613      	mov	r3, r2
 8001a4e:	009b      	lsls	r3, r3, #2
 8001a50:	4413      	add	r3, r2
 8001a52:	005b      	lsls	r3, r3, #1
 8001a54:	461a      	mov	r2, r3
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	695b      	ldr	r3, [r3, #20]
 8001a5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a5e:	3305      	adds	r3, #5
 8001a60:	613b      	str	r3, [r7, #16]
 8001a62:	e014      	b.n	8001a8e <HAL_I2S_Init+0x112>
      }
      else
      {
        /* MCLK output is disabled */
        tmp = (uint32_t)((((i2sclk / ((32UL >> ispcm) * packetlength)) * 10UL) / hi2s->Init.AudioFreq) + 5UL);
 8001a64:	2220      	movs	r2, #32
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	fa22 f303 	lsr.w	r3, r2, r3
 8001a6c:	697a      	ldr	r2, [r7, #20]
 8001a6e:	fb02 f303 	mul.w	r3, r2, r3
 8001a72:	68ba      	ldr	r2, [r7, #8]
 8001a74:	fbb2 f2f3 	udiv	r2, r2, r3
 8001a78:	4613      	mov	r3, r2
 8001a7a:	009b      	lsls	r3, r3, #2
 8001a7c:	4413      	add	r3, r2
 8001a7e:	005b      	lsls	r3, r3, #1
 8001a80:	461a      	mov	r2, r3
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	695b      	ldr	r3, [r3, #20]
 8001a86:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a8a:	3305      	adds	r3, #5
 8001a8c:	613b      	str	r3, [r7, #16]
      }

      /* Remove the flatting point */
      tmp = tmp / 10UL;
 8001a8e:	693b      	ldr	r3, [r7, #16]
 8001a90:	4a48      	ldr	r2, [pc, #288]	@ (8001bb4 <HAL_I2S_Init+0x238>)
 8001a92:	fba2 2303 	umull	r2, r3, r2, r3
 8001a96:	08db      	lsrs	r3, r3, #3
 8001a98:	613b      	str	r3, [r7, #16]

      /* Check the parity of the divider */
      i2sodd = (uint32_t)(tmp & (uint32_t)1UL);
 8001a9a:	693b      	ldr	r3, [r7, #16]
 8001a9c:	f003 0301 	and.w	r3, r3, #1
 8001aa0:	61bb      	str	r3, [r7, #24]

      /* Compute the i2sdiv prescaler */
      i2sdiv = (uint32_t)((tmp - i2sodd) / 2UL);
 8001aa2:	693a      	ldr	r2, [r7, #16]
 8001aa4:	69bb      	ldr	r3, [r7, #24]
 8001aa6:	1ad3      	subs	r3, r2, r3
 8001aa8:	085b      	lsrs	r3, r3, #1
 8001aaa:	61fb      	str	r3, [r7, #28]
 8001aac:	e003      	b.n	8001ab6 <HAL_I2S_Init+0x13a>
    }
    else
    {
      /* Set the default values */
      i2sdiv = 2UL;
 8001aae:	2302      	movs	r3, #2
 8001ab0:	61fb      	str	r3, [r7, #28]
      i2sodd = 0UL;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	61bb      	str	r3, [r7, #24]
    }

    /* Test if the obtain values are forbidden or out of range */
    if (((i2sodd == 1UL) && (i2sdiv == 1UL)) || (i2sdiv > 0xFFUL))
 8001ab6:	69bb      	ldr	r3, [r7, #24]
 8001ab8:	2b01      	cmp	r3, #1
 8001aba:	d102      	bne.n	8001ac2 <HAL_I2S_Init+0x146>
 8001abc:	69fb      	ldr	r3, [r7, #28]
 8001abe:	2b01      	cmp	r3, #1
 8001ac0:	d002      	beq.n	8001ac8 <HAL_I2S_Init+0x14c>
 8001ac2:	69fb      	ldr	r3, [r7, #28]
 8001ac4:	2bff      	cmp	r3, #255	@ 0xff
 8001ac6:	d907      	bls.n	8001ad8 <HAL_I2S_Init+0x15c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001acc:	f043 0210 	orr.w	r2, r3, #16
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	651a      	str	r2, [r3, #80]	@ 0x50
      return  HAL_ERROR;
 8001ad4:	2301      	movs	r3, #1
 8001ad6:	e068      	b.n	8001baa <HAL_I2S_Init+0x22e>
    }

    /* Force i2smod to 1 just to be sure that (2xi2sdiv + i2sodd) is always higher than 0 */
    if (i2sdiv == 0UL)
 8001ad8:	69fb      	ldr	r3, [r7, #28]
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d101      	bne.n	8001ae2 <HAL_I2S_Init+0x166>
    {
      i2sodd = 1UL;
 8001ade:	2301      	movs	r3, #1
 8001ae0:	61bb      	str	r3, [r7, #24]
    }

    MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_I2SDIV                 | SPI_I2SCFGR_ODD),
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001ae8:	4b33      	ldr	r3, [pc, #204]	@ (8001bb8 <HAL_I2S_Init+0x23c>)
 8001aea:	4013      	ands	r3, r2
 8001aec:	69fa      	ldr	r2, [r7, #28]
 8001aee:	0411      	lsls	r1, r2, #16
 8001af0:	69ba      	ldr	r2, [r7, #24]
 8001af2:	0612      	lsls	r2, r2, #24
 8001af4:	4311      	orrs	r1, r2
 8001af6:	687a      	ldr	r2, [r7, #4]
 8001af8:	6812      	ldr	r2, [r2, #0]
 8001afa:	430b      	orrs	r3, r1
 8001afc:	6513      	str	r3, [r2, #80]	@ 0x50
  }

  /*-------------------------- I2Sx I2SCFGR Configuration --------------------*/
  /* Configure I2SMOD, I2SCFG, I2SSTD, PCMSYNC, DATLEN ,CHLEN ,CKPOL, WSINV, DATAFMT, I2SDIV, ODD and MCKOE bits bits */
  /* And configure the I2S with the I2S_InitStruct values */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_I2SMOD   | SPI_I2SCFGR_I2SCFG     | \
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001b04:	4b2d      	ldr	r3, [pc, #180]	@ (8001bbc <HAL_I2S_Init+0x240>)
 8001b06:	4013      	ands	r3, r2
 8001b08:	687a      	ldr	r2, [r7, #4]
 8001b0a:	6851      	ldr	r1, [r2, #4]
 8001b0c:	687a      	ldr	r2, [r7, #4]
 8001b0e:	6892      	ldr	r2, [r2, #8]
 8001b10:	4311      	orrs	r1, r2
 8001b12:	687a      	ldr	r2, [r7, #4]
 8001b14:	68d2      	ldr	r2, [r2, #12]
 8001b16:	4311      	orrs	r1, r2
 8001b18:	687a      	ldr	r2, [r7, #4]
 8001b1a:	6992      	ldr	r2, [r2, #24]
 8001b1c:	4311      	orrs	r1, r2
 8001b1e:	687a      	ldr	r2, [r7, #4]
 8001b20:	6a12      	ldr	r2, [r2, #32]
 8001b22:	4311      	orrs	r1, r2
 8001b24:	687a      	ldr	r2, [r7, #4]
 8001b26:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001b28:	4311      	orrs	r1, r2
 8001b2a:	687a      	ldr	r2, [r7, #4]
 8001b2c:	6912      	ldr	r2, [r2, #16]
 8001b2e:	430a      	orrs	r2, r1
 8001b30:	431a      	orrs	r2, r3
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f042 0201 	orr.w	r2, r2, #1
 8001b3a:	651a      	str	r2, [r3, #80]	@ 0x50
             (SPI_I2SCFGR_I2SMOD   | hi2s->Init.Mode        | \
              hi2s->Init.Standard  | hi2s->Init.DataFormat  | \
              hi2s->Init.CPOL      | hi2s->Init.WSInversion | \
              hi2s->Init.Data24BitAlignment | hi2s->Init.MCLKOutput));
  /*Clear status register*/
  WRITE_REG(hi2s->Instance->IFCR, 0x0FF8);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	f640 72f8 	movw	r2, #4088	@ 0xff8
 8001b44:	619a      	str	r2, [r3, #24]

  /*---------------------------- I2Sx CFG2 Configuration ----------------------*/

  /* Unlock the AF configuration to configure CFG2 register*/
  CLEAR_BIT(hi2s->Instance->CR1, SPI_CR1_IOLOCK);
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	681a      	ldr	r2, [r3, #0]
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8001b54:	601a      	str	r2, [r3, #0]

  MODIFY_REG(hi2s->Instance->CFG2, SPI_CFG2_LSBFRST, hi2s->Init.FirstBit);
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	68db      	ldr	r3, [r3, #12]
 8001b5c:	f423 0100 	bic.w	r1, r3, #8388608	@ 0x800000
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	69da      	ldr	r2, [r3, #28]
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	430a      	orrs	r2, r1
 8001b6a:	60da      	str	r2, [r3, #12]

  /* Insure that AFCNTR is managed only by Master */
  if (IS_I2S_MASTER(hi2s->Init.Mode))
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	685b      	ldr	r3, [r3, #4]
 8001b70:	2b04      	cmp	r3, #4
 8001b72:	d007      	beq.n	8001b84 <HAL_I2S_Init+0x208>
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	685b      	ldr	r3, [r3, #4]
 8001b78:	2b06      	cmp	r3, #6
 8001b7a:	d003      	beq.n	8001b84 <HAL_I2S_Init+0x208>
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	685b      	ldr	r3, [r3, #4]
 8001b80:	2b0a      	cmp	r3, #10
 8001b82:	d10a      	bne.n	8001b9a <HAL_I2S_Init+0x21e>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hi2s->Instance->CFG2, SPI_CFG2_AFCNTR, (hi2s->Init.MasterKeepIOState));
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	68db      	ldr	r3, [r3, #12]
 8001b8a:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	430a      	orrs	r2, r1
 8001b98:	60da      	str	r2, [r3, #12]
  }

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	651a      	str	r2, [r3, #80]	@ 0x50
  hi2s->State     = HAL_I2S_STATE_READY;
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	2201      	movs	r2, #1
 8001ba4:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

  return HAL_OK;
 8001ba8:	2300      	movs	r3, #0
}
 8001baa:	4618      	mov	r0, r3
 8001bac:	3720      	adds	r7, #32
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	bd80      	pop	{r7, pc}
 8001bb2:	bf00      	nop
 8001bb4:	cccccccd 	.word	0xcccccccd
 8001bb8:	fe00ffff 	.word	0xfe00ffff
 8001bbc:	fdff9040 	.word	0xfdff9040

08001bc0 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b084      	sub	sp, #16
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8001bc8:	4b19      	ldr	r3, [pc, #100]	@ (8001c30 <HAL_PWREx_ConfigSupply+0x70>)
 8001bca:	68db      	ldr	r3, [r3, #12]
 8001bcc:	f003 0304 	and.w	r3, r3, #4
 8001bd0:	2b04      	cmp	r3, #4
 8001bd2:	d00a      	beq.n	8001bea <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001bd4:	4b16      	ldr	r3, [pc, #88]	@ (8001c30 <HAL_PWREx_ConfigSupply+0x70>)
 8001bd6:	68db      	ldr	r3, [r3, #12]
 8001bd8:	f003 0307 	and.w	r3, r3, #7
 8001bdc:	687a      	ldr	r2, [r7, #4]
 8001bde:	429a      	cmp	r2, r3
 8001be0:	d001      	beq.n	8001be6 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8001be2:	2301      	movs	r3, #1
 8001be4:	e01f      	b.n	8001c26 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8001be6:	2300      	movs	r3, #0
 8001be8:	e01d      	b.n	8001c26 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8001bea:	4b11      	ldr	r3, [pc, #68]	@ (8001c30 <HAL_PWREx_ConfigSupply+0x70>)
 8001bec:	68db      	ldr	r3, [r3, #12]
 8001bee:	f023 0207 	bic.w	r2, r3, #7
 8001bf2:	490f      	ldr	r1, [pc, #60]	@ (8001c30 <HAL_PWREx_ConfigSupply+0x70>)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	4313      	orrs	r3, r2
 8001bf8:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8001bfa:	f7ff fb4b 	bl	8001294 <HAL_GetTick>
 8001bfe:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001c00:	e009      	b.n	8001c16 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001c02:	f7ff fb47 	bl	8001294 <HAL_GetTick>
 8001c06:	4602      	mov	r2, r0
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	1ad3      	subs	r3, r2, r3
 8001c0c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001c10:	d901      	bls.n	8001c16 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8001c12:	2301      	movs	r3, #1
 8001c14:	e007      	b.n	8001c26 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001c16:	4b06      	ldr	r3, [pc, #24]	@ (8001c30 <HAL_PWREx_ConfigSupply+0x70>)
 8001c18:	685b      	ldr	r3, [r3, #4]
 8001c1a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001c1e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001c22:	d1ee      	bne.n	8001c02 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8001c24:	2300      	movs	r3, #0
}
 8001c26:	4618      	mov	r0, r3
 8001c28:	3710      	adds	r7, #16
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	58024800 	.word	0x58024800

08001c34 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b08c      	sub	sp, #48	@ 0x30
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d102      	bne.n	8001c48 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001c42:	2301      	movs	r3, #1
 8001c44:	f000 bc48 	b.w	80024d8 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f003 0301 	and.w	r3, r3, #1
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	f000 8088 	beq.w	8001d66 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001c56:	4b99      	ldr	r3, [pc, #612]	@ (8001ebc <HAL_RCC_OscConfig+0x288>)
 8001c58:	691b      	ldr	r3, [r3, #16]
 8001c5a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001c5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001c60:	4b96      	ldr	r3, [pc, #600]	@ (8001ebc <HAL_RCC_OscConfig+0x288>)
 8001c62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c64:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8001c66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c68:	2b10      	cmp	r3, #16
 8001c6a:	d007      	beq.n	8001c7c <HAL_RCC_OscConfig+0x48>
 8001c6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c6e:	2b18      	cmp	r3, #24
 8001c70:	d111      	bne.n	8001c96 <HAL_RCC_OscConfig+0x62>
 8001c72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c74:	f003 0303 	and.w	r3, r3, #3
 8001c78:	2b02      	cmp	r3, #2
 8001c7a:	d10c      	bne.n	8001c96 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c7c:	4b8f      	ldr	r3, [pc, #572]	@ (8001ebc <HAL_RCC_OscConfig+0x288>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d06d      	beq.n	8001d64 <HAL_RCC_OscConfig+0x130>
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	685b      	ldr	r3, [r3, #4]
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d169      	bne.n	8001d64 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001c90:	2301      	movs	r3, #1
 8001c92:	f000 bc21 	b.w	80024d8 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	685b      	ldr	r3, [r3, #4]
 8001c9a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001c9e:	d106      	bne.n	8001cae <HAL_RCC_OscConfig+0x7a>
 8001ca0:	4b86      	ldr	r3, [pc, #536]	@ (8001ebc <HAL_RCC_OscConfig+0x288>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4a85      	ldr	r2, [pc, #532]	@ (8001ebc <HAL_RCC_OscConfig+0x288>)
 8001ca6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001caa:	6013      	str	r3, [r2, #0]
 8001cac:	e02e      	b.n	8001d0c <HAL_RCC_OscConfig+0xd8>
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	685b      	ldr	r3, [r3, #4]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d10c      	bne.n	8001cd0 <HAL_RCC_OscConfig+0x9c>
 8001cb6:	4b81      	ldr	r3, [pc, #516]	@ (8001ebc <HAL_RCC_OscConfig+0x288>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	4a80      	ldr	r2, [pc, #512]	@ (8001ebc <HAL_RCC_OscConfig+0x288>)
 8001cbc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001cc0:	6013      	str	r3, [r2, #0]
 8001cc2:	4b7e      	ldr	r3, [pc, #504]	@ (8001ebc <HAL_RCC_OscConfig+0x288>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	4a7d      	ldr	r2, [pc, #500]	@ (8001ebc <HAL_RCC_OscConfig+0x288>)
 8001cc8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ccc:	6013      	str	r3, [r2, #0]
 8001cce:	e01d      	b.n	8001d0c <HAL_RCC_OscConfig+0xd8>
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	685b      	ldr	r3, [r3, #4]
 8001cd4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001cd8:	d10c      	bne.n	8001cf4 <HAL_RCC_OscConfig+0xc0>
 8001cda:	4b78      	ldr	r3, [pc, #480]	@ (8001ebc <HAL_RCC_OscConfig+0x288>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	4a77      	ldr	r2, [pc, #476]	@ (8001ebc <HAL_RCC_OscConfig+0x288>)
 8001ce0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ce4:	6013      	str	r3, [r2, #0]
 8001ce6:	4b75      	ldr	r3, [pc, #468]	@ (8001ebc <HAL_RCC_OscConfig+0x288>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	4a74      	ldr	r2, [pc, #464]	@ (8001ebc <HAL_RCC_OscConfig+0x288>)
 8001cec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001cf0:	6013      	str	r3, [r2, #0]
 8001cf2:	e00b      	b.n	8001d0c <HAL_RCC_OscConfig+0xd8>
 8001cf4:	4b71      	ldr	r3, [pc, #452]	@ (8001ebc <HAL_RCC_OscConfig+0x288>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	4a70      	ldr	r2, [pc, #448]	@ (8001ebc <HAL_RCC_OscConfig+0x288>)
 8001cfa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001cfe:	6013      	str	r3, [r2, #0]
 8001d00:	4b6e      	ldr	r3, [pc, #440]	@ (8001ebc <HAL_RCC_OscConfig+0x288>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	4a6d      	ldr	r2, [pc, #436]	@ (8001ebc <HAL_RCC_OscConfig+0x288>)
 8001d06:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001d0a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	685b      	ldr	r3, [r3, #4]
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d013      	beq.n	8001d3c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d14:	f7ff fabe 	bl	8001294 <HAL_GetTick>
 8001d18:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001d1a:	e008      	b.n	8001d2e <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d1c:	f7ff faba 	bl	8001294 <HAL_GetTick>
 8001d20:	4602      	mov	r2, r0
 8001d22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d24:	1ad3      	subs	r3, r2, r3
 8001d26:	2b64      	cmp	r3, #100	@ 0x64
 8001d28:	d901      	bls.n	8001d2e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001d2a:	2303      	movs	r3, #3
 8001d2c:	e3d4      	b.n	80024d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001d2e:	4b63      	ldr	r3, [pc, #396]	@ (8001ebc <HAL_RCC_OscConfig+0x288>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d0f0      	beq.n	8001d1c <HAL_RCC_OscConfig+0xe8>
 8001d3a:	e014      	b.n	8001d66 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d3c:	f7ff faaa 	bl	8001294 <HAL_GetTick>
 8001d40:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001d42:	e008      	b.n	8001d56 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d44:	f7ff faa6 	bl	8001294 <HAL_GetTick>
 8001d48:	4602      	mov	r2, r0
 8001d4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d4c:	1ad3      	subs	r3, r2, r3
 8001d4e:	2b64      	cmp	r3, #100	@ 0x64
 8001d50:	d901      	bls.n	8001d56 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001d52:	2303      	movs	r3, #3
 8001d54:	e3c0      	b.n	80024d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001d56:	4b59      	ldr	r3, [pc, #356]	@ (8001ebc <HAL_RCC_OscConfig+0x288>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d1f0      	bne.n	8001d44 <HAL_RCC_OscConfig+0x110>
 8001d62:	e000      	b.n	8001d66 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d64:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f003 0302 	and.w	r3, r3, #2
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	f000 80ca 	beq.w	8001f08 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d74:	4b51      	ldr	r3, [pc, #324]	@ (8001ebc <HAL_RCC_OscConfig+0x288>)
 8001d76:	691b      	ldr	r3, [r3, #16]
 8001d78:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001d7c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001d7e:	4b4f      	ldr	r3, [pc, #316]	@ (8001ebc <HAL_RCC_OscConfig+0x288>)
 8001d80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d82:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8001d84:	6a3b      	ldr	r3, [r7, #32]
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d007      	beq.n	8001d9a <HAL_RCC_OscConfig+0x166>
 8001d8a:	6a3b      	ldr	r3, [r7, #32]
 8001d8c:	2b18      	cmp	r3, #24
 8001d8e:	d156      	bne.n	8001e3e <HAL_RCC_OscConfig+0x20a>
 8001d90:	69fb      	ldr	r3, [r7, #28]
 8001d92:	f003 0303 	and.w	r3, r3, #3
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d151      	bne.n	8001e3e <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001d9a:	4b48      	ldr	r3, [pc, #288]	@ (8001ebc <HAL_RCC_OscConfig+0x288>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f003 0304 	and.w	r3, r3, #4
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d005      	beq.n	8001db2 <HAL_RCC_OscConfig+0x17e>
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	68db      	ldr	r3, [r3, #12]
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d101      	bne.n	8001db2 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8001dae:	2301      	movs	r3, #1
 8001db0:	e392      	b.n	80024d8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001db2:	4b42      	ldr	r3, [pc, #264]	@ (8001ebc <HAL_RCC_OscConfig+0x288>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f023 0219 	bic.w	r2, r3, #25
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	68db      	ldr	r3, [r3, #12]
 8001dbe:	493f      	ldr	r1, [pc, #252]	@ (8001ebc <HAL_RCC_OscConfig+0x288>)
 8001dc0:	4313      	orrs	r3, r2
 8001dc2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dc4:	f7ff fa66 	bl	8001294 <HAL_GetTick>
 8001dc8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001dca:	e008      	b.n	8001dde <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001dcc:	f7ff fa62 	bl	8001294 <HAL_GetTick>
 8001dd0:	4602      	mov	r2, r0
 8001dd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dd4:	1ad3      	subs	r3, r2, r3
 8001dd6:	2b02      	cmp	r3, #2
 8001dd8:	d901      	bls.n	8001dde <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001dda:	2303      	movs	r3, #3
 8001ddc:	e37c      	b.n	80024d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001dde:	4b37      	ldr	r3, [pc, #220]	@ (8001ebc <HAL_RCC_OscConfig+0x288>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f003 0304 	and.w	r3, r3, #4
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d0f0      	beq.n	8001dcc <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001dea:	f7ff fa83 	bl	80012f4 <HAL_GetREVID>
 8001dee:	4603      	mov	r3, r0
 8001df0:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001df4:	4293      	cmp	r3, r2
 8001df6:	d817      	bhi.n	8001e28 <HAL_RCC_OscConfig+0x1f4>
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	691b      	ldr	r3, [r3, #16]
 8001dfc:	2b40      	cmp	r3, #64	@ 0x40
 8001dfe:	d108      	bne.n	8001e12 <HAL_RCC_OscConfig+0x1de>
 8001e00:	4b2e      	ldr	r3, [pc, #184]	@ (8001ebc <HAL_RCC_OscConfig+0x288>)
 8001e02:	685b      	ldr	r3, [r3, #4]
 8001e04:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8001e08:	4a2c      	ldr	r2, [pc, #176]	@ (8001ebc <HAL_RCC_OscConfig+0x288>)
 8001e0a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e0e:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001e10:	e07a      	b.n	8001f08 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e12:	4b2a      	ldr	r3, [pc, #168]	@ (8001ebc <HAL_RCC_OscConfig+0x288>)
 8001e14:	685b      	ldr	r3, [r3, #4]
 8001e16:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	691b      	ldr	r3, [r3, #16]
 8001e1e:	031b      	lsls	r3, r3, #12
 8001e20:	4926      	ldr	r1, [pc, #152]	@ (8001ebc <HAL_RCC_OscConfig+0x288>)
 8001e22:	4313      	orrs	r3, r2
 8001e24:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001e26:	e06f      	b.n	8001f08 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e28:	4b24      	ldr	r3, [pc, #144]	@ (8001ebc <HAL_RCC_OscConfig+0x288>)
 8001e2a:	685b      	ldr	r3, [r3, #4]
 8001e2c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	691b      	ldr	r3, [r3, #16]
 8001e34:	061b      	lsls	r3, r3, #24
 8001e36:	4921      	ldr	r1, [pc, #132]	@ (8001ebc <HAL_RCC_OscConfig+0x288>)
 8001e38:	4313      	orrs	r3, r2
 8001e3a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001e3c:	e064      	b.n	8001f08 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	68db      	ldr	r3, [r3, #12]
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d047      	beq.n	8001ed6 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001e46:	4b1d      	ldr	r3, [pc, #116]	@ (8001ebc <HAL_RCC_OscConfig+0x288>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f023 0219 	bic.w	r2, r3, #25
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	68db      	ldr	r3, [r3, #12]
 8001e52:	491a      	ldr	r1, [pc, #104]	@ (8001ebc <HAL_RCC_OscConfig+0x288>)
 8001e54:	4313      	orrs	r3, r2
 8001e56:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e58:	f7ff fa1c 	bl	8001294 <HAL_GetTick>
 8001e5c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001e5e:	e008      	b.n	8001e72 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e60:	f7ff fa18 	bl	8001294 <HAL_GetTick>
 8001e64:	4602      	mov	r2, r0
 8001e66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e68:	1ad3      	subs	r3, r2, r3
 8001e6a:	2b02      	cmp	r3, #2
 8001e6c:	d901      	bls.n	8001e72 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8001e6e:	2303      	movs	r3, #3
 8001e70:	e332      	b.n	80024d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001e72:	4b12      	ldr	r3, [pc, #72]	@ (8001ebc <HAL_RCC_OscConfig+0x288>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f003 0304 	and.w	r3, r3, #4
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d0f0      	beq.n	8001e60 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e7e:	f7ff fa39 	bl	80012f4 <HAL_GetREVID>
 8001e82:	4603      	mov	r3, r0
 8001e84:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001e88:	4293      	cmp	r3, r2
 8001e8a:	d819      	bhi.n	8001ec0 <HAL_RCC_OscConfig+0x28c>
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	691b      	ldr	r3, [r3, #16]
 8001e90:	2b40      	cmp	r3, #64	@ 0x40
 8001e92:	d108      	bne.n	8001ea6 <HAL_RCC_OscConfig+0x272>
 8001e94:	4b09      	ldr	r3, [pc, #36]	@ (8001ebc <HAL_RCC_OscConfig+0x288>)
 8001e96:	685b      	ldr	r3, [r3, #4]
 8001e98:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8001e9c:	4a07      	ldr	r2, [pc, #28]	@ (8001ebc <HAL_RCC_OscConfig+0x288>)
 8001e9e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ea2:	6053      	str	r3, [r2, #4]
 8001ea4:	e030      	b.n	8001f08 <HAL_RCC_OscConfig+0x2d4>
 8001ea6:	4b05      	ldr	r3, [pc, #20]	@ (8001ebc <HAL_RCC_OscConfig+0x288>)
 8001ea8:	685b      	ldr	r3, [r3, #4]
 8001eaa:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	691b      	ldr	r3, [r3, #16]
 8001eb2:	031b      	lsls	r3, r3, #12
 8001eb4:	4901      	ldr	r1, [pc, #4]	@ (8001ebc <HAL_RCC_OscConfig+0x288>)
 8001eb6:	4313      	orrs	r3, r2
 8001eb8:	604b      	str	r3, [r1, #4]
 8001eba:	e025      	b.n	8001f08 <HAL_RCC_OscConfig+0x2d4>
 8001ebc:	58024400 	.word	0x58024400
 8001ec0:	4b9a      	ldr	r3, [pc, #616]	@ (800212c <HAL_RCC_OscConfig+0x4f8>)
 8001ec2:	685b      	ldr	r3, [r3, #4]
 8001ec4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	691b      	ldr	r3, [r3, #16]
 8001ecc:	061b      	lsls	r3, r3, #24
 8001ece:	4997      	ldr	r1, [pc, #604]	@ (800212c <HAL_RCC_OscConfig+0x4f8>)
 8001ed0:	4313      	orrs	r3, r2
 8001ed2:	604b      	str	r3, [r1, #4]
 8001ed4:	e018      	b.n	8001f08 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ed6:	4b95      	ldr	r3, [pc, #596]	@ (800212c <HAL_RCC_OscConfig+0x4f8>)
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	4a94      	ldr	r2, [pc, #592]	@ (800212c <HAL_RCC_OscConfig+0x4f8>)
 8001edc:	f023 0301 	bic.w	r3, r3, #1
 8001ee0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ee2:	f7ff f9d7 	bl	8001294 <HAL_GetTick>
 8001ee6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001ee8:	e008      	b.n	8001efc <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001eea:	f7ff f9d3 	bl	8001294 <HAL_GetTick>
 8001eee:	4602      	mov	r2, r0
 8001ef0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ef2:	1ad3      	subs	r3, r2, r3
 8001ef4:	2b02      	cmp	r3, #2
 8001ef6:	d901      	bls.n	8001efc <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8001ef8:	2303      	movs	r3, #3
 8001efa:	e2ed      	b.n	80024d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001efc:	4b8b      	ldr	r3, [pc, #556]	@ (800212c <HAL_RCC_OscConfig+0x4f8>)
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f003 0304 	and.w	r3, r3, #4
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d1f0      	bne.n	8001eea <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f003 0310 	and.w	r3, r3, #16
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	f000 80a9 	beq.w	8002068 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001f16:	4b85      	ldr	r3, [pc, #532]	@ (800212c <HAL_RCC_OscConfig+0x4f8>)
 8001f18:	691b      	ldr	r3, [r3, #16]
 8001f1a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001f1e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001f20:	4b82      	ldr	r3, [pc, #520]	@ (800212c <HAL_RCC_OscConfig+0x4f8>)
 8001f22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f24:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001f26:	69bb      	ldr	r3, [r7, #24]
 8001f28:	2b08      	cmp	r3, #8
 8001f2a:	d007      	beq.n	8001f3c <HAL_RCC_OscConfig+0x308>
 8001f2c:	69bb      	ldr	r3, [r7, #24]
 8001f2e:	2b18      	cmp	r3, #24
 8001f30:	d13a      	bne.n	8001fa8 <HAL_RCC_OscConfig+0x374>
 8001f32:	697b      	ldr	r3, [r7, #20]
 8001f34:	f003 0303 	and.w	r3, r3, #3
 8001f38:	2b01      	cmp	r3, #1
 8001f3a:	d135      	bne.n	8001fa8 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001f3c:	4b7b      	ldr	r3, [pc, #492]	@ (800212c <HAL_RCC_OscConfig+0x4f8>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d005      	beq.n	8001f54 <HAL_RCC_OscConfig+0x320>
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	69db      	ldr	r3, [r3, #28]
 8001f4c:	2b80      	cmp	r3, #128	@ 0x80
 8001f4e:	d001      	beq.n	8001f54 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8001f50:	2301      	movs	r3, #1
 8001f52:	e2c1      	b.n	80024d8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001f54:	f7ff f9ce 	bl	80012f4 <HAL_GetREVID>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001f5e:	4293      	cmp	r3, r2
 8001f60:	d817      	bhi.n	8001f92 <HAL_RCC_OscConfig+0x35e>
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	6a1b      	ldr	r3, [r3, #32]
 8001f66:	2b20      	cmp	r3, #32
 8001f68:	d108      	bne.n	8001f7c <HAL_RCC_OscConfig+0x348>
 8001f6a:	4b70      	ldr	r3, [pc, #448]	@ (800212c <HAL_RCC_OscConfig+0x4f8>)
 8001f6c:	685b      	ldr	r3, [r3, #4]
 8001f6e:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8001f72:	4a6e      	ldr	r2, [pc, #440]	@ (800212c <HAL_RCC_OscConfig+0x4f8>)
 8001f74:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001f78:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001f7a:	e075      	b.n	8002068 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001f7c:	4b6b      	ldr	r3, [pc, #428]	@ (800212c <HAL_RCC_OscConfig+0x4f8>)
 8001f7e:	685b      	ldr	r3, [r3, #4]
 8001f80:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	6a1b      	ldr	r3, [r3, #32]
 8001f88:	069b      	lsls	r3, r3, #26
 8001f8a:	4968      	ldr	r1, [pc, #416]	@ (800212c <HAL_RCC_OscConfig+0x4f8>)
 8001f8c:	4313      	orrs	r3, r2
 8001f8e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001f90:	e06a      	b.n	8002068 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001f92:	4b66      	ldr	r3, [pc, #408]	@ (800212c <HAL_RCC_OscConfig+0x4f8>)
 8001f94:	68db      	ldr	r3, [r3, #12]
 8001f96:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6a1b      	ldr	r3, [r3, #32]
 8001f9e:	061b      	lsls	r3, r3, #24
 8001fa0:	4962      	ldr	r1, [pc, #392]	@ (800212c <HAL_RCC_OscConfig+0x4f8>)
 8001fa2:	4313      	orrs	r3, r2
 8001fa4:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001fa6:	e05f      	b.n	8002068 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	69db      	ldr	r3, [r3, #28]
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d042      	beq.n	8002036 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8001fb0:	4b5e      	ldr	r3, [pc, #376]	@ (800212c <HAL_RCC_OscConfig+0x4f8>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	4a5d      	ldr	r2, [pc, #372]	@ (800212c <HAL_RCC_OscConfig+0x4f8>)
 8001fb6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001fba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fbc:	f7ff f96a 	bl	8001294 <HAL_GetTick>
 8001fc0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001fc2:	e008      	b.n	8001fd6 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001fc4:	f7ff f966 	bl	8001294 <HAL_GetTick>
 8001fc8:	4602      	mov	r2, r0
 8001fca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fcc:	1ad3      	subs	r3, r2, r3
 8001fce:	2b02      	cmp	r3, #2
 8001fd0:	d901      	bls.n	8001fd6 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8001fd2:	2303      	movs	r3, #3
 8001fd4:	e280      	b.n	80024d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001fd6:	4b55      	ldr	r3, [pc, #340]	@ (800212c <HAL_RCC_OscConfig+0x4f8>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d0f0      	beq.n	8001fc4 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001fe2:	f7ff f987 	bl	80012f4 <HAL_GetREVID>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001fec:	4293      	cmp	r3, r2
 8001fee:	d817      	bhi.n	8002020 <HAL_RCC_OscConfig+0x3ec>
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	6a1b      	ldr	r3, [r3, #32]
 8001ff4:	2b20      	cmp	r3, #32
 8001ff6:	d108      	bne.n	800200a <HAL_RCC_OscConfig+0x3d6>
 8001ff8:	4b4c      	ldr	r3, [pc, #304]	@ (800212c <HAL_RCC_OscConfig+0x4f8>)
 8001ffa:	685b      	ldr	r3, [r3, #4]
 8001ffc:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002000:	4a4a      	ldr	r2, [pc, #296]	@ (800212c <HAL_RCC_OscConfig+0x4f8>)
 8002002:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002006:	6053      	str	r3, [r2, #4]
 8002008:	e02e      	b.n	8002068 <HAL_RCC_OscConfig+0x434>
 800200a:	4b48      	ldr	r3, [pc, #288]	@ (800212c <HAL_RCC_OscConfig+0x4f8>)
 800200c:	685b      	ldr	r3, [r3, #4]
 800200e:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6a1b      	ldr	r3, [r3, #32]
 8002016:	069b      	lsls	r3, r3, #26
 8002018:	4944      	ldr	r1, [pc, #272]	@ (800212c <HAL_RCC_OscConfig+0x4f8>)
 800201a:	4313      	orrs	r3, r2
 800201c:	604b      	str	r3, [r1, #4]
 800201e:	e023      	b.n	8002068 <HAL_RCC_OscConfig+0x434>
 8002020:	4b42      	ldr	r3, [pc, #264]	@ (800212c <HAL_RCC_OscConfig+0x4f8>)
 8002022:	68db      	ldr	r3, [r3, #12]
 8002024:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	6a1b      	ldr	r3, [r3, #32]
 800202c:	061b      	lsls	r3, r3, #24
 800202e:	493f      	ldr	r1, [pc, #252]	@ (800212c <HAL_RCC_OscConfig+0x4f8>)
 8002030:	4313      	orrs	r3, r2
 8002032:	60cb      	str	r3, [r1, #12]
 8002034:	e018      	b.n	8002068 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002036:	4b3d      	ldr	r3, [pc, #244]	@ (800212c <HAL_RCC_OscConfig+0x4f8>)
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	4a3c      	ldr	r2, [pc, #240]	@ (800212c <HAL_RCC_OscConfig+0x4f8>)
 800203c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002040:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002042:	f7ff f927 	bl	8001294 <HAL_GetTick>
 8002046:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002048:	e008      	b.n	800205c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800204a:	f7ff f923 	bl	8001294 <HAL_GetTick>
 800204e:	4602      	mov	r2, r0
 8002050:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002052:	1ad3      	subs	r3, r2, r3
 8002054:	2b02      	cmp	r3, #2
 8002056:	d901      	bls.n	800205c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002058:	2303      	movs	r3, #3
 800205a:	e23d      	b.n	80024d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800205c:	4b33      	ldr	r3, [pc, #204]	@ (800212c <HAL_RCC_OscConfig+0x4f8>)
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002064:	2b00      	cmp	r3, #0
 8002066:	d1f0      	bne.n	800204a <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f003 0308 	and.w	r3, r3, #8
 8002070:	2b00      	cmp	r3, #0
 8002072:	d036      	beq.n	80020e2 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	695b      	ldr	r3, [r3, #20]
 8002078:	2b00      	cmp	r3, #0
 800207a:	d019      	beq.n	80020b0 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800207c:	4b2b      	ldr	r3, [pc, #172]	@ (800212c <HAL_RCC_OscConfig+0x4f8>)
 800207e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002080:	4a2a      	ldr	r2, [pc, #168]	@ (800212c <HAL_RCC_OscConfig+0x4f8>)
 8002082:	f043 0301 	orr.w	r3, r3, #1
 8002086:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002088:	f7ff f904 	bl	8001294 <HAL_GetTick>
 800208c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800208e:	e008      	b.n	80020a2 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002090:	f7ff f900 	bl	8001294 <HAL_GetTick>
 8002094:	4602      	mov	r2, r0
 8002096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002098:	1ad3      	subs	r3, r2, r3
 800209a:	2b02      	cmp	r3, #2
 800209c:	d901      	bls.n	80020a2 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800209e:	2303      	movs	r3, #3
 80020a0:	e21a      	b.n	80024d8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80020a2:	4b22      	ldr	r3, [pc, #136]	@ (800212c <HAL_RCC_OscConfig+0x4f8>)
 80020a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020a6:	f003 0302 	and.w	r3, r3, #2
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d0f0      	beq.n	8002090 <HAL_RCC_OscConfig+0x45c>
 80020ae:	e018      	b.n	80020e2 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80020b0:	4b1e      	ldr	r3, [pc, #120]	@ (800212c <HAL_RCC_OscConfig+0x4f8>)
 80020b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020b4:	4a1d      	ldr	r2, [pc, #116]	@ (800212c <HAL_RCC_OscConfig+0x4f8>)
 80020b6:	f023 0301 	bic.w	r3, r3, #1
 80020ba:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020bc:	f7ff f8ea 	bl	8001294 <HAL_GetTick>
 80020c0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80020c2:	e008      	b.n	80020d6 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020c4:	f7ff f8e6 	bl	8001294 <HAL_GetTick>
 80020c8:	4602      	mov	r2, r0
 80020ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020cc:	1ad3      	subs	r3, r2, r3
 80020ce:	2b02      	cmp	r3, #2
 80020d0:	d901      	bls.n	80020d6 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80020d2:	2303      	movs	r3, #3
 80020d4:	e200      	b.n	80024d8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80020d6:	4b15      	ldr	r3, [pc, #84]	@ (800212c <HAL_RCC_OscConfig+0x4f8>)
 80020d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020da:	f003 0302 	and.w	r3, r3, #2
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d1f0      	bne.n	80020c4 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f003 0320 	and.w	r3, r3, #32
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d039      	beq.n	8002162 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	699b      	ldr	r3, [r3, #24]
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d01c      	beq.n	8002130 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80020f6:	4b0d      	ldr	r3, [pc, #52]	@ (800212c <HAL_RCC_OscConfig+0x4f8>)
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	4a0c      	ldr	r2, [pc, #48]	@ (800212c <HAL_RCC_OscConfig+0x4f8>)
 80020fc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002100:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002102:	f7ff f8c7 	bl	8001294 <HAL_GetTick>
 8002106:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002108:	e008      	b.n	800211c <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800210a:	f7ff f8c3 	bl	8001294 <HAL_GetTick>
 800210e:	4602      	mov	r2, r0
 8002110:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002112:	1ad3      	subs	r3, r2, r3
 8002114:	2b02      	cmp	r3, #2
 8002116:	d901      	bls.n	800211c <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8002118:	2303      	movs	r3, #3
 800211a:	e1dd      	b.n	80024d8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800211c:	4b03      	ldr	r3, [pc, #12]	@ (800212c <HAL_RCC_OscConfig+0x4f8>)
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002124:	2b00      	cmp	r3, #0
 8002126:	d0f0      	beq.n	800210a <HAL_RCC_OscConfig+0x4d6>
 8002128:	e01b      	b.n	8002162 <HAL_RCC_OscConfig+0x52e>
 800212a:	bf00      	nop
 800212c:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002130:	4b9b      	ldr	r3, [pc, #620]	@ (80023a0 <HAL_RCC_OscConfig+0x76c>)
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4a9a      	ldr	r2, [pc, #616]	@ (80023a0 <HAL_RCC_OscConfig+0x76c>)
 8002136:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800213a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800213c:	f7ff f8aa 	bl	8001294 <HAL_GetTick>
 8002140:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002142:	e008      	b.n	8002156 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002144:	f7ff f8a6 	bl	8001294 <HAL_GetTick>
 8002148:	4602      	mov	r2, r0
 800214a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800214c:	1ad3      	subs	r3, r2, r3
 800214e:	2b02      	cmp	r3, #2
 8002150:	d901      	bls.n	8002156 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8002152:	2303      	movs	r3, #3
 8002154:	e1c0      	b.n	80024d8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002156:	4b92      	ldr	r3, [pc, #584]	@ (80023a0 <HAL_RCC_OscConfig+0x76c>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800215e:	2b00      	cmp	r3, #0
 8002160:	d1f0      	bne.n	8002144 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f003 0304 	and.w	r3, r3, #4
 800216a:	2b00      	cmp	r3, #0
 800216c:	f000 8081 	beq.w	8002272 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002170:	4b8c      	ldr	r3, [pc, #560]	@ (80023a4 <HAL_RCC_OscConfig+0x770>)
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	4a8b      	ldr	r2, [pc, #556]	@ (80023a4 <HAL_RCC_OscConfig+0x770>)
 8002176:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800217a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800217c:	f7ff f88a 	bl	8001294 <HAL_GetTick>
 8002180:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002182:	e008      	b.n	8002196 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002184:	f7ff f886 	bl	8001294 <HAL_GetTick>
 8002188:	4602      	mov	r2, r0
 800218a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800218c:	1ad3      	subs	r3, r2, r3
 800218e:	2b64      	cmp	r3, #100	@ 0x64
 8002190:	d901      	bls.n	8002196 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8002192:	2303      	movs	r3, #3
 8002194:	e1a0      	b.n	80024d8 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002196:	4b83      	ldr	r3, [pc, #524]	@ (80023a4 <HAL_RCC_OscConfig+0x770>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d0f0      	beq.n	8002184 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	689b      	ldr	r3, [r3, #8]
 80021a6:	2b01      	cmp	r3, #1
 80021a8:	d106      	bne.n	80021b8 <HAL_RCC_OscConfig+0x584>
 80021aa:	4b7d      	ldr	r3, [pc, #500]	@ (80023a0 <HAL_RCC_OscConfig+0x76c>)
 80021ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021ae:	4a7c      	ldr	r2, [pc, #496]	@ (80023a0 <HAL_RCC_OscConfig+0x76c>)
 80021b0:	f043 0301 	orr.w	r3, r3, #1
 80021b4:	6713      	str	r3, [r2, #112]	@ 0x70
 80021b6:	e02d      	b.n	8002214 <HAL_RCC_OscConfig+0x5e0>
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	689b      	ldr	r3, [r3, #8]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d10c      	bne.n	80021da <HAL_RCC_OscConfig+0x5a6>
 80021c0:	4b77      	ldr	r3, [pc, #476]	@ (80023a0 <HAL_RCC_OscConfig+0x76c>)
 80021c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021c4:	4a76      	ldr	r2, [pc, #472]	@ (80023a0 <HAL_RCC_OscConfig+0x76c>)
 80021c6:	f023 0301 	bic.w	r3, r3, #1
 80021ca:	6713      	str	r3, [r2, #112]	@ 0x70
 80021cc:	4b74      	ldr	r3, [pc, #464]	@ (80023a0 <HAL_RCC_OscConfig+0x76c>)
 80021ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021d0:	4a73      	ldr	r2, [pc, #460]	@ (80023a0 <HAL_RCC_OscConfig+0x76c>)
 80021d2:	f023 0304 	bic.w	r3, r3, #4
 80021d6:	6713      	str	r3, [r2, #112]	@ 0x70
 80021d8:	e01c      	b.n	8002214 <HAL_RCC_OscConfig+0x5e0>
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	689b      	ldr	r3, [r3, #8]
 80021de:	2b05      	cmp	r3, #5
 80021e0:	d10c      	bne.n	80021fc <HAL_RCC_OscConfig+0x5c8>
 80021e2:	4b6f      	ldr	r3, [pc, #444]	@ (80023a0 <HAL_RCC_OscConfig+0x76c>)
 80021e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021e6:	4a6e      	ldr	r2, [pc, #440]	@ (80023a0 <HAL_RCC_OscConfig+0x76c>)
 80021e8:	f043 0304 	orr.w	r3, r3, #4
 80021ec:	6713      	str	r3, [r2, #112]	@ 0x70
 80021ee:	4b6c      	ldr	r3, [pc, #432]	@ (80023a0 <HAL_RCC_OscConfig+0x76c>)
 80021f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021f2:	4a6b      	ldr	r2, [pc, #428]	@ (80023a0 <HAL_RCC_OscConfig+0x76c>)
 80021f4:	f043 0301 	orr.w	r3, r3, #1
 80021f8:	6713      	str	r3, [r2, #112]	@ 0x70
 80021fa:	e00b      	b.n	8002214 <HAL_RCC_OscConfig+0x5e0>
 80021fc:	4b68      	ldr	r3, [pc, #416]	@ (80023a0 <HAL_RCC_OscConfig+0x76c>)
 80021fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002200:	4a67      	ldr	r2, [pc, #412]	@ (80023a0 <HAL_RCC_OscConfig+0x76c>)
 8002202:	f023 0301 	bic.w	r3, r3, #1
 8002206:	6713      	str	r3, [r2, #112]	@ 0x70
 8002208:	4b65      	ldr	r3, [pc, #404]	@ (80023a0 <HAL_RCC_OscConfig+0x76c>)
 800220a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800220c:	4a64      	ldr	r2, [pc, #400]	@ (80023a0 <HAL_RCC_OscConfig+0x76c>)
 800220e:	f023 0304 	bic.w	r3, r3, #4
 8002212:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	689b      	ldr	r3, [r3, #8]
 8002218:	2b00      	cmp	r3, #0
 800221a:	d015      	beq.n	8002248 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800221c:	f7ff f83a 	bl	8001294 <HAL_GetTick>
 8002220:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002222:	e00a      	b.n	800223a <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002224:	f7ff f836 	bl	8001294 <HAL_GetTick>
 8002228:	4602      	mov	r2, r0
 800222a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800222c:	1ad3      	subs	r3, r2, r3
 800222e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002232:	4293      	cmp	r3, r2
 8002234:	d901      	bls.n	800223a <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8002236:	2303      	movs	r3, #3
 8002238:	e14e      	b.n	80024d8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800223a:	4b59      	ldr	r3, [pc, #356]	@ (80023a0 <HAL_RCC_OscConfig+0x76c>)
 800223c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800223e:	f003 0302 	and.w	r3, r3, #2
 8002242:	2b00      	cmp	r3, #0
 8002244:	d0ee      	beq.n	8002224 <HAL_RCC_OscConfig+0x5f0>
 8002246:	e014      	b.n	8002272 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002248:	f7ff f824 	bl	8001294 <HAL_GetTick>
 800224c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800224e:	e00a      	b.n	8002266 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002250:	f7ff f820 	bl	8001294 <HAL_GetTick>
 8002254:	4602      	mov	r2, r0
 8002256:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002258:	1ad3      	subs	r3, r2, r3
 800225a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800225e:	4293      	cmp	r3, r2
 8002260:	d901      	bls.n	8002266 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8002262:	2303      	movs	r3, #3
 8002264:	e138      	b.n	80024d8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002266:	4b4e      	ldr	r3, [pc, #312]	@ (80023a0 <HAL_RCC_OscConfig+0x76c>)
 8002268:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800226a:	f003 0302 	and.w	r3, r3, #2
 800226e:	2b00      	cmp	r3, #0
 8002270:	d1ee      	bne.n	8002250 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002276:	2b00      	cmp	r3, #0
 8002278:	f000 812d 	beq.w	80024d6 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800227c:	4b48      	ldr	r3, [pc, #288]	@ (80023a0 <HAL_RCC_OscConfig+0x76c>)
 800227e:	691b      	ldr	r3, [r3, #16]
 8002280:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002284:	2b18      	cmp	r3, #24
 8002286:	f000 80bd 	beq.w	8002404 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800228e:	2b02      	cmp	r3, #2
 8002290:	f040 809e 	bne.w	80023d0 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002294:	4b42      	ldr	r3, [pc, #264]	@ (80023a0 <HAL_RCC_OscConfig+0x76c>)
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	4a41      	ldr	r2, [pc, #260]	@ (80023a0 <HAL_RCC_OscConfig+0x76c>)
 800229a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800229e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022a0:	f7fe fff8 	bl	8001294 <HAL_GetTick>
 80022a4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80022a6:	e008      	b.n	80022ba <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022a8:	f7fe fff4 	bl	8001294 <HAL_GetTick>
 80022ac:	4602      	mov	r2, r0
 80022ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022b0:	1ad3      	subs	r3, r2, r3
 80022b2:	2b02      	cmp	r3, #2
 80022b4:	d901      	bls.n	80022ba <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80022b6:	2303      	movs	r3, #3
 80022b8:	e10e      	b.n	80024d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80022ba:	4b39      	ldr	r3, [pc, #228]	@ (80023a0 <HAL_RCC_OscConfig+0x76c>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d1f0      	bne.n	80022a8 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80022c6:	4b36      	ldr	r3, [pc, #216]	@ (80023a0 <HAL_RCC_OscConfig+0x76c>)
 80022c8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80022ca:	4b37      	ldr	r3, [pc, #220]	@ (80023a8 <HAL_RCC_OscConfig+0x774>)
 80022cc:	4013      	ands	r3, r2
 80022ce:	687a      	ldr	r2, [r7, #4]
 80022d0:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80022d2:	687a      	ldr	r2, [r7, #4]
 80022d4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80022d6:	0112      	lsls	r2, r2, #4
 80022d8:	430a      	orrs	r2, r1
 80022da:	4931      	ldr	r1, [pc, #196]	@ (80023a0 <HAL_RCC_OscConfig+0x76c>)
 80022dc:	4313      	orrs	r3, r2
 80022de:	628b      	str	r3, [r1, #40]	@ 0x28
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022e4:	3b01      	subs	r3, #1
 80022e6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80022ee:	3b01      	subs	r3, #1
 80022f0:	025b      	lsls	r3, r3, #9
 80022f2:	b29b      	uxth	r3, r3
 80022f4:	431a      	orrs	r2, r3
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80022fa:	3b01      	subs	r3, #1
 80022fc:	041b      	lsls	r3, r3, #16
 80022fe:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002302:	431a      	orrs	r2, r3
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002308:	3b01      	subs	r3, #1
 800230a:	061b      	lsls	r3, r3, #24
 800230c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002310:	4923      	ldr	r1, [pc, #140]	@ (80023a0 <HAL_RCC_OscConfig+0x76c>)
 8002312:	4313      	orrs	r3, r2
 8002314:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8002316:	4b22      	ldr	r3, [pc, #136]	@ (80023a0 <HAL_RCC_OscConfig+0x76c>)
 8002318:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800231a:	4a21      	ldr	r2, [pc, #132]	@ (80023a0 <HAL_RCC_OscConfig+0x76c>)
 800231c:	f023 0301 	bic.w	r3, r3, #1
 8002320:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002322:	4b1f      	ldr	r3, [pc, #124]	@ (80023a0 <HAL_RCC_OscConfig+0x76c>)
 8002324:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002326:	4b21      	ldr	r3, [pc, #132]	@ (80023ac <HAL_RCC_OscConfig+0x778>)
 8002328:	4013      	ands	r3, r2
 800232a:	687a      	ldr	r2, [r7, #4]
 800232c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800232e:	00d2      	lsls	r2, r2, #3
 8002330:	491b      	ldr	r1, [pc, #108]	@ (80023a0 <HAL_RCC_OscConfig+0x76c>)
 8002332:	4313      	orrs	r3, r2
 8002334:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002336:	4b1a      	ldr	r3, [pc, #104]	@ (80023a0 <HAL_RCC_OscConfig+0x76c>)
 8002338:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800233a:	f023 020c 	bic.w	r2, r3, #12
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002342:	4917      	ldr	r1, [pc, #92]	@ (80023a0 <HAL_RCC_OscConfig+0x76c>)
 8002344:	4313      	orrs	r3, r2
 8002346:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002348:	4b15      	ldr	r3, [pc, #84]	@ (80023a0 <HAL_RCC_OscConfig+0x76c>)
 800234a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800234c:	f023 0202 	bic.w	r2, r3, #2
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002354:	4912      	ldr	r1, [pc, #72]	@ (80023a0 <HAL_RCC_OscConfig+0x76c>)
 8002356:	4313      	orrs	r3, r2
 8002358:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800235a:	4b11      	ldr	r3, [pc, #68]	@ (80023a0 <HAL_RCC_OscConfig+0x76c>)
 800235c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800235e:	4a10      	ldr	r2, [pc, #64]	@ (80023a0 <HAL_RCC_OscConfig+0x76c>)
 8002360:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002364:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002366:	4b0e      	ldr	r3, [pc, #56]	@ (80023a0 <HAL_RCC_OscConfig+0x76c>)
 8002368:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800236a:	4a0d      	ldr	r2, [pc, #52]	@ (80023a0 <HAL_RCC_OscConfig+0x76c>)
 800236c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002370:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002372:	4b0b      	ldr	r3, [pc, #44]	@ (80023a0 <HAL_RCC_OscConfig+0x76c>)
 8002374:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002376:	4a0a      	ldr	r2, [pc, #40]	@ (80023a0 <HAL_RCC_OscConfig+0x76c>)
 8002378:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800237c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800237e:	4b08      	ldr	r3, [pc, #32]	@ (80023a0 <HAL_RCC_OscConfig+0x76c>)
 8002380:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002382:	4a07      	ldr	r2, [pc, #28]	@ (80023a0 <HAL_RCC_OscConfig+0x76c>)
 8002384:	f043 0301 	orr.w	r3, r3, #1
 8002388:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800238a:	4b05      	ldr	r3, [pc, #20]	@ (80023a0 <HAL_RCC_OscConfig+0x76c>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	4a04      	ldr	r2, [pc, #16]	@ (80023a0 <HAL_RCC_OscConfig+0x76c>)
 8002390:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002394:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002396:	f7fe ff7d 	bl	8001294 <HAL_GetTick>
 800239a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800239c:	e011      	b.n	80023c2 <HAL_RCC_OscConfig+0x78e>
 800239e:	bf00      	nop
 80023a0:	58024400 	.word	0x58024400
 80023a4:	58024800 	.word	0x58024800
 80023a8:	fffffc0c 	.word	0xfffffc0c
 80023ac:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023b0:	f7fe ff70 	bl	8001294 <HAL_GetTick>
 80023b4:	4602      	mov	r2, r0
 80023b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023b8:	1ad3      	subs	r3, r2, r3
 80023ba:	2b02      	cmp	r3, #2
 80023bc:	d901      	bls.n	80023c2 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80023be:	2303      	movs	r3, #3
 80023c0:	e08a      	b.n	80024d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80023c2:	4b47      	ldr	r3, [pc, #284]	@ (80024e0 <HAL_RCC_OscConfig+0x8ac>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d0f0      	beq.n	80023b0 <HAL_RCC_OscConfig+0x77c>
 80023ce:	e082      	b.n	80024d6 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023d0:	4b43      	ldr	r3, [pc, #268]	@ (80024e0 <HAL_RCC_OscConfig+0x8ac>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	4a42      	ldr	r2, [pc, #264]	@ (80024e0 <HAL_RCC_OscConfig+0x8ac>)
 80023d6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80023da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023dc:	f7fe ff5a 	bl	8001294 <HAL_GetTick>
 80023e0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80023e2:	e008      	b.n	80023f6 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023e4:	f7fe ff56 	bl	8001294 <HAL_GetTick>
 80023e8:	4602      	mov	r2, r0
 80023ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023ec:	1ad3      	subs	r3, r2, r3
 80023ee:	2b02      	cmp	r3, #2
 80023f0:	d901      	bls.n	80023f6 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80023f2:	2303      	movs	r3, #3
 80023f4:	e070      	b.n	80024d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80023f6:	4b3a      	ldr	r3, [pc, #232]	@ (80024e0 <HAL_RCC_OscConfig+0x8ac>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d1f0      	bne.n	80023e4 <HAL_RCC_OscConfig+0x7b0>
 8002402:	e068      	b.n	80024d6 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002404:	4b36      	ldr	r3, [pc, #216]	@ (80024e0 <HAL_RCC_OscConfig+0x8ac>)
 8002406:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002408:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800240a:	4b35      	ldr	r3, [pc, #212]	@ (80024e0 <HAL_RCC_OscConfig+0x8ac>)
 800240c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800240e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002414:	2b01      	cmp	r3, #1
 8002416:	d031      	beq.n	800247c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002418:	693b      	ldr	r3, [r7, #16]
 800241a:	f003 0203 	and.w	r2, r3, #3
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002422:	429a      	cmp	r2, r3
 8002424:	d12a      	bne.n	800247c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002426:	693b      	ldr	r3, [r7, #16]
 8002428:	091b      	lsrs	r3, r3, #4
 800242a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002432:	429a      	cmp	r2, r3
 8002434:	d122      	bne.n	800247c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002440:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002442:	429a      	cmp	r2, r3
 8002444:	d11a      	bne.n	800247c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	0a5b      	lsrs	r3, r3, #9
 800244a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002452:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002454:	429a      	cmp	r2, r3
 8002456:	d111      	bne.n	800247c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	0c1b      	lsrs	r3, r3, #16
 800245c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002464:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002466:	429a      	cmp	r2, r3
 8002468:	d108      	bne.n	800247c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	0e1b      	lsrs	r3, r3, #24
 800246e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002476:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002478:	429a      	cmp	r2, r3
 800247a:	d001      	beq.n	8002480 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800247c:	2301      	movs	r3, #1
 800247e:	e02b      	b.n	80024d8 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002480:	4b17      	ldr	r3, [pc, #92]	@ (80024e0 <HAL_RCC_OscConfig+0x8ac>)
 8002482:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002484:	08db      	lsrs	r3, r3, #3
 8002486:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800248a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002490:	693a      	ldr	r2, [r7, #16]
 8002492:	429a      	cmp	r2, r3
 8002494:	d01f      	beq.n	80024d6 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8002496:	4b12      	ldr	r3, [pc, #72]	@ (80024e0 <HAL_RCC_OscConfig+0x8ac>)
 8002498:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800249a:	4a11      	ldr	r2, [pc, #68]	@ (80024e0 <HAL_RCC_OscConfig+0x8ac>)
 800249c:	f023 0301 	bic.w	r3, r3, #1
 80024a0:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80024a2:	f7fe fef7 	bl	8001294 <HAL_GetTick>
 80024a6:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80024a8:	bf00      	nop
 80024aa:	f7fe fef3 	bl	8001294 <HAL_GetTick>
 80024ae:	4602      	mov	r2, r0
 80024b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024b2:	4293      	cmp	r3, r2
 80024b4:	d0f9      	beq.n	80024aa <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80024b6:	4b0a      	ldr	r3, [pc, #40]	@ (80024e0 <HAL_RCC_OscConfig+0x8ac>)
 80024b8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80024ba:	4b0a      	ldr	r3, [pc, #40]	@ (80024e4 <HAL_RCC_OscConfig+0x8b0>)
 80024bc:	4013      	ands	r3, r2
 80024be:	687a      	ldr	r2, [r7, #4]
 80024c0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80024c2:	00d2      	lsls	r2, r2, #3
 80024c4:	4906      	ldr	r1, [pc, #24]	@ (80024e0 <HAL_RCC_OscConfig+0x8ac>)
 80024c6:	4313      	orrs	r3, r2
 80024c8:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80024ca:	4b05      	ldr	r3, [pc, #20]	@ (80024e0 <HAL_RCC_OscConfig+0x8ac>)
 80024cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024ce:	4a04      	ldr	r2, [pc, #16]	@ (80024e0 <HAL_RCC_OscConfig+0x8ac>)
 80024d0:	f043 0301 	orr.w	r3, r3, #1
 80024d4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80024d6:	2300      	movs	r3, #0
}
 80024d8:	4618      	mov	r0, r3
 80024da:	3730      	adds	r7, #48	@ 0x30
 80024dc:	46bd      	mov	sp, r7
 80024de:	bd80      	pop	{r7, pc}
 80024e0:	58024400 	.word	0x58024400
 80024e4:	ffff0007 	.word	0xffff0007

080024e8 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b086      	sub	sp, #24
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
 80024f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d101      	bne.n	80024fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80024f8:	2301      	movs	r3, #1
 80024fa:	e19c      	b.n	8002836 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80024fc:	4b8a      	ldr	r3, [pc, #552]	@ (8002728 <HAL_RCC_ClockConfig+0x240>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f003 030f 	and.w	r3, r3, #15
 8002504:	683a      	ldr	r2, [r7, #0]
 8002506:	429a      	cmp	r2, r3
 8002508:	d910      	bls.n	800252c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800250a:	4b87      	ldr	r3, [pc, #540]	@ (8002728 <HAL_RCC_ClockConfig+0x240>)
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f023 020f 	bic.w	r2, r3, #15
 8002512:	4985      	ldr	r1, [pc, #532]	@ (8002728 <HAL_RCC_ClockConfig+0x240>)
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	4313      	orrs	r3, r2
 8002518:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800251a:	4b83      	ldr	r3, [pc, #524]	@ (8002728 <HAL_RCC_ClockConfig+0x240>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f003 030f 	and.w	r3, r3, #15
 8002522:	683a      	ldr	r2, [r7, #0]
 8002524:	429a      	cmp	r2, r3
 8002526:	d001      	beq.n	800252c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002528:	2301      	movs	r3, #1
 800252a:	e184      	b.n	8002836 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f003 0304 	and.w	r3, r3, #4
 8002534:	2b00      	cmp	r3, #0
 8002536:	d010      	beq.n	800255a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	691a      	ldr	r2, [r3, #16]
 800253c:	4b7b      	ldr	r3, [pc, #492]	@ (800272c <HAL_RCC_ClockConfig+0x244>)
 800253e:	699b      	ldr	r3, [r3, #24]
 8002540:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002544:	429a      	cmp	r2, r3
 8002546:	d908      	bls.n	800255a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002548:	4b78      	ldr	r3, [pc, #480]	@ (800272c <HAL_RCC_ClockConfig+0x244>)
 800254a:	699b      	ldr	r3, [r3, #24]
 800254c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	691b      	ldr	r3, [r3, #16]
 8002554:	4975      	ldr	r1, [pc, #468]	@ (800272c <HAL_RCC_ClockConfig+0x244>)
 8002556:	4313      	orrs	r3, r2
 8002558:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f003 0308 	and.w	r3, r3, #8
 8002562:	2b00      	cmp	r3, #0
 8002564:	d010      	beq.n	8002588 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	695a      	ldr	r2, [r3, #20]
 800256a:	4b70      	ldr	r3, [pc, #448]	@ (800272c <HAL_RCC_ClockConfig+0x244>)
 800256c:	69db      	ldr	r3, [r3, #28]
 800256e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002572:	429a      	cmp	r2, r3
 8002574:	d908      	bls.n	8002588 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002576:	4b6d      	ldr	r3, [pc, #436]	@ (800272c <HAL_RCC_ClockConfig+0x244>)
 8002578:	69db      	ldr	r3, [r3, #28]
 800257a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	695b      	ldr	r3, [r3, #20]
 8002582:	496a      	ldr	r1, [pc, #424]	@ (800272c <HAL_RCC_ClockConfig+0x244>)
 8002584:	4313      	orrs	r3, r2
 8002586:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f003 0310 	and.w	r3, r3, #16
 8002590:	2b00      	cmp	r3, #0
 8002592:	d010      	beq.n	80025b6 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	699a      	ldr	r2, [r3, #24]
 8002598:	4b64      	ldr	r3, [pc, #400]	@ (800272c <HAL_RCC_ClockConfig+0x244>)
 800259a:	69db      	ldr	r3, [r3, #28]
 800259c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80025a0:	429a      	cmp	r2, r3
 80025a2:	d908      	bls.n	80025b6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80025a4:	4b61      	ldr	r3, [pc, #388]	@ (800272c <HAL_RCC_ClockConfig+0x244>)
 80025a6:	69db      	ldr	r3, [r3, #28]
 80025a8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	699b      	ldr	r3, [r3, #24]
 80025b0:	495e      	ldr	r1, [pc, #376]	@ (800272c <HAL_RCC_ClockConfig+0x244>)
 80025b2:	4313      	orrs	r3, r2
 80025b4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f003 0320 	and.w	r3, r3, #32
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d010      	beq.n	80025e4 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	69da      	ldr	r2, [r3, #28]
 80025c6:	4b59      	ldr	r3, [pc, #356]	@ (800272c <HAL_RCC_ClockConfig+0x244>)
 80025c8:	6a1b      	ldr	r3, [r3, #32]
 80025ca:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80025ce:	429a      	cmp	r2, r3
 80025d0:	d908      	bls.n	80025e4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80025d2:	4b56      	ldr	r3, [pc, #344]	@ (800272c <HAL_RCC_ClockConfig+0x244>)
 80025d4:	6a1b      	ldr	r3, [r3, #32]
 80025d6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	69db      	ldr	r3, [r3, #28]
 80025de:	4953      	ldr	r1, [pc, #332]	@ (800272c <HAL_RCC_ClockConfig+0x244>)
 80025e0:	4313      	orrs	r3, r2
 80025e2:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f003 0302 	and.w	r3, r3, #2
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d010      	beq.n	8002612 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	68da      	ldr	r2, [r3, #12]
 80025f4:	4b4d      	ldr	r3, [pc, #308]	@ (800272c <HAL_RCC_ClockConfig+0x244>)
 80025f6:	699b      	ldr	r3, [r3, #24]
 80025f8:	f003 030f 	and.w	r3, r3, #15
 80025fc:	429a      	cmp	r2, r3
 80025fe:	d908      	bls.n	8002612 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002600:	4b4a      	ldr	r3, [pc, #296]	@ (800272c <HAL_RCC_ClockConfig+0x244>)
 8002602:	699b      	ldr	r3, [r3, #24]
 8002604:	f023 020f 	bic.w	r2, r3, #15
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	68db      	ldr	r3, [r3, #12]
 800260c:	4947      	ldr	r1, [pc, #284]	@ (800272c <HAL_RCC_ClockConfig+0x244>)
 800260e:	4313      	orrs	r3, r2
 8002610:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f003 0301 	and.w	r3, r3, #1
 800261a:	2b00      	cmp	r3, #0
 800261c:	d055      	beq.n	80026ca <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800261e:	4b43      	ldr	r3, [pc, #268]	@ (800272c <HAL_RCC_ClockConfig+0x244>)
 8002620:	699b      	ldr	r3, [r3, #24]
 8002622:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	689b      	ldr	r3, [r3, #8]
 800262a:	4940      	ldr	r1, [pc, #256]	@ (800272c <HAL_RCC_ClockConfig+0x244>)
 800262c:	4313      	orrs	r3, r2
 800262e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	685b      	ldr	r3, [r3, #4]
 8002634:	2b02      	cmp	r3, #2
 8002636:	d107      	bne.n	8002648 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002638:	4b3c      	ldr	r3, [pc, #240]	@ (800272c <HAL_RCC_ClockConfig+0x244>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002640:	2b00      	cmp	r3, #0
 8002642:	d121      	bne.n	8002688 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002644:	2301      	movs	r3, #1
 8002646:	e0f6      	b.n	8002836 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	2b03      	cmp	r3, #3
 800264e:	d107      	bne.n	8002660 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002650:	4b36      	ldr	r3, [pc, #216]	@ (800272c <HAL_RCC_ClockConfig+0x244>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002658:	2b00      	cmp	r3, #0
 800265a:	d115      	bne.n	8002688 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800265c:	2301      	movs	r3, #1
 800265e:	e0ea      	b.n	8002836 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	2b01      	cmp	r3, #1
 8002666:	d107      	bne.n	8002678 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002668:	4b30      	ldr	r3, [pc, #192]	@ (800272c <HAL_RCC_ClockConfig+0x244>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002670:	2b00      	cmp	r3, #0
 8002672:	d109      	bne.n	8002688 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002674:	2301      	movs	r3, #1
 8002676:	e0de      	b.n	8002836 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002678:	4b2c      	ldr	r3, [pc, #176]	@ (800272c <HAL_RCC_ClockConfig+0x244>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f003 0304 	and.w	r3, r3, #4
 8002680:	2b00      	cmp	r3, #0
 8002682:	d101      	bne.n	8002688 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002684:	2301      	movs	r3, #1
 8002686:	e0d6      	b.n	8002836 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002688:	4b28      	ldr	r3, [pc, #160]	@ (800272c <HAL_RCC_ClockConfig+0x244>)
 800268a:	691b      	ldr	r3, [r3, #16]
 800268c:	f023 0207 	bic.w	r2, r3, #7
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	685b      	ldr	r3, [r3, #4]
 8002694:	4925      	ldr	r1, [pc, #148]	@ (800272c <HAL_RCC_ClockConfig+0x244>)
 8002696:	4313      	orrs	r3, r2
 8002698:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800269a:	f7fe fdfb 	bl	8001294 <HAL_GetTick>
 800269e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026a0:	e00a      	b.n	80026b8 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026a2:	f7fe fdf7 	bl	8001294 <HAL_GetTick>
 80026a6:	4602      	mov	r2, r0
 80026a8:	697b      	ldr	r3, [r7, #20]
 80026aa:	1ad3      	subs	r3, r2, r3
 80026ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026b0:	4293      	cmp	r3, r2
 80026b2:	d901      	bls.n	80026b8 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80026b4:	2303      	movs	r3, #3
 80026b6:	e0be      	b.n	8002836 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026b8:	4b1c      	ldr	r3, [pc, #112]	@ (800272c <HAL_RCC_ClockConfig+0x244>)
 80026ba:	691b      	ldr	r3, [r3, #16]
 80026bc:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	685b      	ldr	r3, [r3, #4]
 80026c4:	00db      	lsls	r3, r3, #3
 80026c6:	429a      	cmp	r2, r3
 80026c8:	d1eb      	bne.n	80026a2 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f003 0302 	and.w	r3, r3, #2
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d010      	beq.n	80026f8 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	68da      	ldr	r2, [r3, #12]
 80026da:	4b14      	ldr	r3, [pc, #80]	@ (800272c <HAL_RCC_ClockConfig+0x244>)
 80026dc:	699b      	ldr	r3, [r3, #24]
 80026de:	f003 030f 	and.w	r3, r3, #15
 80026e2:	429a      	cmp	r2, r3
 80026e4:	d208      	bcs.n	80026f8 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026e6:	4b11      	ldr	r3, [pc, #68]	@ (800272c <HAL_RCC_ClockConfig+0x244>)
 80026e8:	699b      	ldr	r3, [r3, #24]
 80026ea:	f023 020f 	bic.w	r2, r3, #15
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	68db      	ldr	r3, [r3, #12]
 80026f2:	490e      	ldr	r1, [pc, #56]	@ (800272c <HAL_RCC_ClockConfig+0x244>)
 80026f4:	4313      	orrs	r3, r2
 80026f6:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80026f8:	4b0b      	ldr	r3, [pc, #44]	@ (8002728 <HAL_RCC_ClockConfig+0x240>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f003 030f 	and.w	r3, r3, #15
 8002700:	683a      	ldr	r2, [r7, #0]
 8002702:	429a      	cmp	r2, r3
 8002704:	d214      	bcs.n	8002730 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002706:	4b08      	ldr	r3, [pc, #32]	@ (8002728 <HAL_RCC_ClockConfig+0x240>)
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f023 020f 	bic.w	r2, r3, #15
 800270e:	4906      	ldr	r1, [pc, #24]	@ (8002728 <HAL_RCC_ClockConfig+0x240>)
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	4313      	orrs	r3, r2
 8002714:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002716:	4b04      	ldr	r3, [pc, #16]	@ (8002728 <HAL_RCC_ClockConfig+0x240>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f003 030f 	and.w	r3, r3, #15
 800271e:	683a      	ldr	r2, [r7, #0]
 8002720:	429a      	cmp	r2, r3
 8002722:	d005      	beq.n	8002730 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002724:	2301      	movs	r3, #1
 8002726:	e086      	b.n	8002836 <HAL_RCC_ClockConfig+0x34e>
 8002728:	52002000 	.word	0x52002000
 800272c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f003 0304 	and.w	r3, r3, #4
 8002738:	2b00      	cmp	r3, #0
 800273a:	d010      	beq.n	800275e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	691a      	ldr	r2, [r3, #16]
 8002740:	4b3f      	ldr	r3, [pc, #252]	@ (8002840 <HAL_RCC_ClockConfig+0x358>)
 8002742:	699b      	ldr	r3, [r3, #24]
 8002744:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002748:	429a      	cmp	r2, r3
 800274a:	d208      	bcs.n	800275e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800274c:	4b3c      	ldr	r3, [pc, #240]	@ (8002840 <HAL_RCC_ClockConfig+0x358>)
 800274e:	699b      	ldr	r3, [r3, #24]
 8002750:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	691b      	ldr	r3, [r3, #16]
 8002758:	4939      	ldr	r1, [pc, #228]	@ (8002840 <HAL_RCC_ClockConfig+0x358>)
 800275a:	4313      	orrs	r3, r2
 800275c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f003 0308 	and.w	r3, r3, #8
 8002766:	2b00      	cmp	r3, #0
 8002768:	d010      	beq.n	800278c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	695a      	ldr	r2, [r3, #20]
 800276e:	4b34      	ldr	r3, [pc, #208]	@ (8002840 <HAL_RCC_ClockConfig+0x358>)
 8002770:	69db      	ldr	r3, [r3, #28]
 8002772:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002776:	429a      	cmp	r2, r3
 8002778:	d208      	bcs.n	800278c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800277a:	4b31      	ldr	r3, [pc, #196]	@ (8002840 <HAL_RCC_ClockConfig+0x358>)
 800277c:	69db      	ldr	r3, [r3, #28]
 800277e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	695b      	ldr	r3, [r3, #20]
 8002786:	492e      	ldr	r1, [pc, #184]	@ (8002840 <HAL_RCC_ClockConfig+0x358>)
 8002788:	4313      	orrs	r3, r2
 800278a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f003 0310 	and.w	r3, r3, #16
 8002794:	2b00      	cmp	r3, #0
 8002796:	d010      	beq.n	80027ba <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	699a      	ldr	r2, [r3, #24]
 800279c:	4b28      	ldr	r3, [pc, #160]	@ (8002840 <HAL_RCC_ClockConfig+0x358>)
 800279e:	69db      	ldr	r3, [r3, #28]
 80027a0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80027a4:	429a      	cmp	r2, r3
 80027a6:	d208      	bcs.n	80027ba <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80027a8:	4b25      	ldr	r3, [pc, #148]	@ (8002840 <HAL_RCC_ClockConfig+0x358>)
 80027aa:	69db      	ldr	r3, [r3, #28]
 80027ac:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	699b      	ldr	r3, [r3, #24]
 80027b4:	4922      	ldr	r1, [pc, #136]	@ (8002840 <HAL_RCC_ClockConfig+0x358>)
 80027b6:	4313      	orrs	r3, r2
 80027b8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f003 0320 	and.w	r3, r3, #32
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d010      	beq.n	80027e8 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	69da      	ldr	r2, [r3, #28]
 80027ca:	4b1d      	ldr	r3, [pc, #116]	@ (8002840 <HAL_RCC_ClockConfig+0x358>)
 80027cc:	6a1b      	ldr	r3, [r3, #32]
 80027ce:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80027d2:	429a      	cmp	r2, r3
 80027d4:	d208      	bcs.n	80027e8 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80027d6:	4b1a      	ldr	r3, [pc, #104]	@ (8002840 <HAL_RCC_ClockConfig+0x358>)
 80027d8:	6a1b      	ldr	r3, [r3, #32]
 80027da:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	69db      	ldr	r3, [r3, #28]
 80027e2:	4917      	ldr	r1, [pc, #92]	@ (8002840 <HAL_RCC_ClockConfig+0x358>)
 80027e4:	4313      	orrs	r3, r2
 80027e6:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80027e8:	f000 f834 	bl	8002854 <HAL_RCC_GetSysClockFreq>
 80027ec:	4602      	mov	r2, r0
 80027ee:	4b14      	ldr	r3, [pc, #80]	@ (8002840 <HAL_RCC_ClockConfig+0x358>)
 80027f0:	699b      	ldr	r3, [r3, #24]
 80027f2:	0a1b      	lsrs	r3, r3, #8
 80027f4:	f003 030f 	and.w	r3, r3, #15
 80027f8:	4912      	ldr	r1, [pc, #72]	@ (8002844 <HAL_RCC_ClockConfig+0x35c>)
 80027fa:	5ccb      	ldrb	r3, [r1, r3]
 80027fc:	f003 031f 	and.w	r3, r3, #31
 8002800:	fa22 f303 	lsr.w	r3, r2, r3
 8002804:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002806:	4b0e      	ldr	r3, [pc, #56]	@ (8002840 <HAL_RCC_ClockConfig+0x358>)
 8002808:	699b      	ldr	r3, [r3, #24]
 800280a:	f003 030f 	and.w	r3, r3, #15
 800280e:	4a0d      	ldr	r2, [pc, #52]	@ (8002844 <HAL_RCC_ClockConfig+0x35c>)
 8002810:	5cd3      	ldrb	r3, [r2, r3]
 8002812:	f003 031f 	and.w	r3, r3, #31
 8002816:	693a      	ldr	r2, [r7, #16]
 8002818:	fa22 f303 	lsr.w	r3, r2, r3
 800281c:	4a0a      	ldr	r2, [pc, #40]	@ (8002848 <HAL_RCC_ClockConfig+0x360>)
 800281e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002820:	4a0a      	ldr	r2, [pc, #40]	@ (800284c <HAL_RCC_ClockConfig+0x364>)
 8002822:	693b      	ldr	r3, [r7, #16]
 8002824:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8002826:	4b0a      	ldr	r3, [pc, #40]	@ (8002850 <HAL_RCC_ClockConfig+0x368>)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	4618      	mov	r0, r3
 800282c:	f7fe fce8 	bl	8001200 <HAL_InitTick>
 8002830:	4603      	mov	r3, r0
 8002832:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002834:	7bfb      	ldrb	r3, [r7, #15]
}
 8002836:	4618      	mov	r0, r3
 8002838:	3718      	adds	r7, #24
 800283a:	46bd      	mov	sp, r7
 800283c:	bd80      	pop	{r7, pc}
 800283e:	bf00      	nop
 8002840:	58024400 	.word	0x58024400
 8002844:	0800f670 	.word	0x0800f670
 8002848:	24000004 	.word	0x24000004
 800284c:	24000000 	.word	0x24000000
 8002850:	24000008 	.word	0x24000008

08002854 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002854:	b480      	push	{r7}
 8002856:	b089      	sub	sp, #36	@ 0x24
 8002858:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800285a:	4bb3      	ldr	r3, [pc, #716]	@ (8002b28 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800285c:	691b      	ldr	r3, [r3, #16]
 800285e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002862:	2b18      	cmp	r3, #24
 8002864:	f200 8155 	bhi.w	8002b12 <HAL_RCC_GetSysClockFreq+0x2be>
 8002868:	a201      	add	r2, pc, #4	@ (adr r2, 8002870 <HAL_RCC_GetSysClockFreq+0x1c>)
 800286a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800286e:	bf00      	nop
 8002870:	080028d5 	.word	0x080028d5
 8002874:	08002b13 	.word	0x08002b13
 8002878:	08002b13 	.word	0x08002b13
 800287c:	08002b13 	.word	0x08002b13
 8002880:	08002b13 	.word	0x08002b13
 8002884:	08002b13 	.word	0x08002b13
 8002888:	08002b13 	.word	0x08002b13
 800288c:	08002b13 	.word	0x08002b13
 8002890:	080028fb 	.word	0x080028fb
 8002894:	08002b13 	.word	0x08002b13
 8002898:	08002b13 	.word	0x08002b13
 800289c:	08002b13 	.word	0x08002b13
 80028a0:	08002b13 	.word	0x08002b13
 80028a4:	08002b13 	.word	0x08002b13
 80028a8:	08002b13 	.word	0x08002b13
 80028ac:	08002b13 	.word	0x08002b13
 80028b0:	08002901 	.word	0x08002901
 80028b4:	08002b13 	.word	0x08002b13
 80028b8:	08002b13 	.word	0x08002b13
 80028bc:	08002b13 	.word	0x08002b13
 80028c0:	08002b13 	.word	0x08002b13
 80028c4:	08002b13 	.word	0x08002b13
 80028c8:	08002b13 	.word	0x08002b13
 80028cc:	08002b13 	.word	0x08002b13
 80028d0:	08002907 	.word	0x08002907
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80028d4:	4b94      	ldr	r3, [pc, #592]	@ (8002b28 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f003 0320 	and.w	r3, r3, #32
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d009      	beq.n	80028f4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80028e0:	4b91      	ldr	r3, [pc, #580]	@ (8002b28 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	08db      	lsrs	r3, r3, #3
 80028e6:	f003 0303 	and.w	r3, r3, #3
 80028ea:	4a90      	ldr	r2, [pc, #576]	@ (8002b2c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80028ec:	fa22 f303 	lsr.w	r3, r2, r3
 80028f0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80028f2:	e111      	b.n	8002b18 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80028f4:	4b8d      	ldr	r3, [pc, #564]	@ (8002b2c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80028f6:	61bb      	str	r3, [r7, #24]
      break;
 80028f8:	e10e      	b.n	8002b18 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80028fa:	4b8d      	ldr	r3, [pc, #564]	@ (8002b30 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80028fc:	61bb      	str	r3, [r7, #24]
      break;
 80028fe:	e10b      	b.n	8002b18 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8002900:	4b8c      	ldr	r3, [pc, #560]	@ (8002b34 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8002902:	61bb      	str	r3, [r7, #24]
      break;
 8002904:	e108      	b.n	8002b18 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002906:	4b88      	ldr	r3, [pc, #544]	@ (8002b28 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002908:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800290a:	f003 0303 	and.w	r3, r3, #3
 800290e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8002910:	4b85      	ldr	r3, [pc, #532]	@ (8002b28 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002912:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002914:	091b      	lsrs	r3, r3, #4
 8002916:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800291a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800291c:	4b82      	ldr	r3, [pc, #520]	@ (8002b28 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800291e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002920:	f003 0301 	and.w	r3, r3, #1
 8002924:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8002926:	4b80      	ldr	r3, [pc, #512]	@ (8002b28 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002928:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800292a:	08db      	lsrs	r3, r3, #3
 800292c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002930:	68fa      	ldr	r2, [r7, #12]
 8002932:	fb02 f303 	mul.w	r3, r2, r3
 8002936:	ee07 3a90 	vmov	s15, r3
 800293a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800293e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8002942:	693b      	ldr	r3, [r7, #16]
 8002944:	2b00      	cmp	r3, #0
 8002946:	f000 80e1 	beq.w	8002b0c <HAL_RCC_GetSysClockFreq+0x2b8>
 800294a:	697b      	ldr	r3, [r7, #20]
 800294c:	2b02      	cmp	r3, #2
 800294e:	f000 8083 	beq.w	8002a58 <HAL_RCC_GetSysClockFreq+0x204>
 8002952:	697b      	ldr	r3, [r7, #20]
 8002954:	2b02      	cmp	r3, #2
 8002956:	f200 80a1 	bhi.w	8002a9c <HAL_RCC_GetSysClockFreq+0x248>
 800295a:	697b      	ldr	r3, [r7, #20]
 800295c:	2b00      	cmp	r3, #0
 800295e:	d003      	beq.n	8002968 <HAL_RCC_GetSysClockFreq+0x114>
 8002960:	697b      	ldr	r3, [r7, #20]
 8002962:	2b01      	cmp	r3, #1
 8002964:	d056      	beq.n	8002a14 <HAL_RCC_GetSysClockFreq+0x1c0>
 8002966:	e099      	b.n	8002a9c <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002968:	4b6f      	ldr	r3, [pc, #444]	@ (8002b28 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f003 0320 	and.w	r3, r3, #32
 8002970:	2b00      	cmp	r3, #0
 8002972:	d02d      	beq.n	80029d0 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002974:	4b6c      	ldr	r3, [pc, #432]	@ (8002b28 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	08db      	lsrs	r3, r3, #3
 800297a:	f003 0303 	and.w	r3, r3, #3
 800297e:	4a6b      	ldr	r2, [pc, #428]	@ (8002b2c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002980:	fa22 f303 	lsr.w	r3, r2, r3
 8002984:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	ee07 3a90 	vmov	s15, r3
 800298c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002990:	693b      	ldr	r3, [r7, #16]
 8002992:	ee07 3a90 	vmov	s15, r3
 8002996:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800299a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800299e:	4b62      	ldr	r3, [pc, #392]	@ (8002b28 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80029a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80029a6:	ee07 3a90 	vmov	s15, r3
 80029aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80029ae:	ed97 6a02 	vldr	s12, [r7, #8]
 80029b2:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8002b38 <HAL_RCC_GetSysClockFreq+0x2e4>
 80029b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80029ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80029be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80029c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80029c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029ca:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80029ce:	e087      	b.n	8002ae0 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80029d0:	693b      	ldr	r3, [r7, #16]
 80029d2:	ee07 3a90 	vmov	s15, r3
 80029d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80029da:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8002b3c <HAL_RCC_GetSysClockFreq+0x2e8>
 80029de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80029e2:	4b51      	ldr	r3, [pc, #324]	@ (8002b28 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80029e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80029ea:	ee07 3a90 	vmov	s15, r3
 80029ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80029f2:	ed97 6a02 	vldr	s12, [r7, #8]
 80029f6:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8002b38 <HAL_RCC_GetSysClockFreq+0x2e4>
 80029fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80029fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002a02:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002a06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002a0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a0e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002a12:	e065      	b.n	8002ae0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002a14:	693b      	ldr	r3, [r7, #16]
 8002a16:	ee07 3a90 	vmov	s15, r3
 8002a1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a1e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8002b40 <HAL_RCC_GetSysClockFreq+0x2ec>
 8002a22:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002a26:	4b40      	ldr	r3, [pc, #256]	@ (8002b28 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002a28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a2e:	ee07 3a90 	vmov	s15, r3
 8002a32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002a36:	ed97 6a02 	vldr	s12, [r7, #8]
 8002a3a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8002b38 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002a3e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002a42:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002a46:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002a4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002a4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a52:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002a56:	e043      	b.n	8002ae0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002a58:	693b      	ldr	r3, [r7, #16]
 8002a5a:	ee07 3a90 	vmov	s15, r3
 8002a5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a62:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8002b44 <HAL_RCC_GetSysClockFreq+0x2f0>
 8002a66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002a6a:	4b2f      	ldr	r3, [pc, #188]	@ (8002b28 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002a6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a72:	ee07 3a90 	vmov	s15, r3
 8002a76:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002a7a:	ed97 6a02 	vldr	s12, [r7, #8]
 8002a7e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8002b38 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002a82:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002a86:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002a8a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002a8e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002a92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a96:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002a9a:	e021      	b.n	8002ae0 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002a9c:	693b      	ldr	r3, [r7, #16]
 8002a9e:	ee07 3a90 	vmov	s15, r3
 8002aa2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002aa6:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8002b40 <HAL_RCC_GetSysClockFreq+0x2ec>
 8002aaa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002aae:	4b1e      	ldr	r3, [pc, #120]	@ (8002b28 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002ab0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ab2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ab6:	ee07 3a90 	vmov	s15, r3
 8002aba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002abe:	ed97 6a02 	vldr	s12, [r7, #8]
 8002ac2:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8002b38 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002ac6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002aca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002ace:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002ad2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002ad6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ada:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002ade:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8002ae0:	4b11      	ldr	r3, [pc, #68]	@ (8002b28 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002ae2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ae4:	0a5b      	lsrs	r3, r3, #9
 8002ae6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002aea:	3301      	adds	r3, #1
 8002aec:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	ee07 3a90 	vmov	s15, r3
 8002af4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002af8:	edd7 6a07 	vldr	s13, [r7, #28]
 8002afc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002b00:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002b04:	ee17 3a90 	vmov	r3, s15
 8002b08:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8002b0a:	e005      	b.n	8002b18 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	61bb      	str	r3, [r7, #24]
      break;
 8002b10:	e002      	b.n	8002b18 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8002b12:	4b07      	ldr	r3, [pc, #28]	@ (8002b30 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002b14:	61bb      	str	r3, [r7, #24]
      break;
 8002b16:	bf00      	nop
  }

  return sysclockfreq;
 8002b18:	69bb      	ldr	r3, [r7, #24]
}
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	3724      	adds	r7, #36	@ 0x24
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b24:	4770      	bx	lr
 8002b26:	bf00      	nop
 8002b28:	58024400 	.word	0x58024400
 8002b2c:	03d09000 	.word	0x03d09000
 8002b30:	003d0900 	.word	0x003d0900
 8002b34:	018cba80 	.word	0x018cba80
 8002b38:	46000000 	.word	0x46000000
 8002b3c:	4c742400 	.word	0x4c742400
 8002b40:	4a742400 	.word	0x4a742400
 8002b44:	4bc65d40 	.word	0x4bc65d40

08002b48 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b082      	sub	sp, #8
 8002b4c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8002b4e:	f7ff fe81 	bl	8002854 <HAL_RCC_GetSysClockFreq>
 8002b52:	4602      	mov	r2, r0
 8002b54:	4b10      	ldr	r3, [pc, #64]	@ (8002b98 <HAL_RCC_GetHCLKFreq+0x50>)
 8002b56:	699b      	ldr	r3, [r3, #24]
 8002b58:	0a1b      	lsrs	r3, r3, #8
 8002b5a:	f003 030f 	and.w	r3, r3, #15
 8002b5e:	490f      	ldr	r1, [pc, #60]	@ (8002b9c <HAL_RCC_GetHCLKFreq+0x54>)
 8002b60:	5ccb      	ldrb	r3, [r1, r3]
 8002b62:	f003 031f 	and.w	r3, r3, #31
 8002b66:	fa22 f303 	lsr.w	r3, r2, r3
 8002b6a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002b6c:	4b0a      	ldr	r3, [pc, #40]	@ (8002b98 <HAL_RCC_GetHCLKFreq+0x50>)
 8002b6e:	699b      	ldr	r3, [r3, #24]
 8002b70:	f003 030f 	and.w	r3, r3, #15
 8002b74:	4a09      	ldr	r2, [pc, #36]	@ (8002b9c <HAL_RCC_GetHCLKFreq+0x54>)
 8002b76:	5cd3      	ldrb	r3, [r2, r3]
 8002b78:	f003 031f 	and.w	r3, r3, #31
 8002b7c:	687a      	ldr	r2, [r7, #4]
 8002b7e:	fa22 f303 	lsr.w	r3, r2, r3
 8002b82:	4a07      	ldr	r2, [pc, #28]	@ (8002ba0 <HAL_RCC_GetHCLKFreq+0x58>)
 8002b84:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002b86:	4a07      	ldr	r2, [pc, #28]	@ (8002ba4 <HAL_RCC_GetHCLKFreq+0x5c>)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8002b8c:	4b04      	ldr	r3, [pc, #16]	@ (8002ba0 <HAL_RCC_GetHCLKFreq+0x58>)
 8002b8e:	681b      	ldr	r3, [r3, #0]
}
 8002b90:	4618      	mov	r0, r3
 8002b92:	3708      	adds	r7, #8
 8002b94:	46bd      	mov	sp, r7
 8002b96:	bd80      	pop	{r7, pc}
 8002b98:	58024400 	.word	0x58024400
 8002b9c:	0800f670 	.word	0x0800f670
 8002ba0:	24000004 	.word	0x24000004
 8002ba4:	24000000 	.word	0x24000000

08002ba8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8002bac:	f7ff ffcc 	bl	8002b48 <HAL_RCC_GetHCLKFreq>
 8002bb0:	4602      	mov	r2, r0
 8002bb2:	4b06      	ldr	r3, [pc, #24]	@ (8002bcc <HAL_RCC_GetPCLK1Freq+0x24>)
 8002bb4:	69db      	ldr	r3, [r3, #28]
 8002bb6:	091b      	lsrs	r3, r3, #4
 8002bb8:	f003 0307 	and.w	r3, r3, #7
 8002bbc:	4904      	ldr	r1, [pc, #16]	@ (8002bd0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002bbe:	5ccb      	ldrb	r3, [r1, r3]
 8002bc0:	f003 031f 	and.w	r3, r3, #31
 8002bc4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8002bc8:	4618      	mov	r0, r3
 8002bca:	bd80      	pop	{r7, pc}
 8002bcc:	58024400 	.word	0x58024400
 8002bd0:	0800f670 	.word	0x0800f670

08002bd4 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002bd4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002bd8:	b0ca      	sub	sp, #296	@ 0x128
 8002bda:	af00      	add	r7, sp, #0
 8002bdc:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002be0:	2300      	movs	r3, #0
 8002be2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002be6:	2300      	movs	r3, #0
 8002be8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002bec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002bf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bf4:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8002bf8:	2500      	movs	r5, #0
 8002bfa:	ea54 0305 	orrs.w	r3, r4, r5
 8002bfe:	d049      	beq.n	8002c94 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8002c00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002c04:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002c06:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002c0a:	d02f      	beq.n	8002c6c <HAL_RCCEx_PeriphCLKConfig+0x98>
 8002c0c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002c10:	d828      	bhi.n	8002c64 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8002c12:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002c16:	d01a      	beq.n	8002c4e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002c18:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002c1c:	d822      	bhi.n	8002c64 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d003      	beq.n	8002c2a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8002c22:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002c26:	d007      	beq.n	8002c38 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002c28:	e01c      	b.n	8002c64 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002c2a:	4bb8      	ldr	r3, [pc, #736]	@ (8002f0c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002c2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c2e:	4ab7      	ldr	r2, [pc, #732]	@ (8002f0c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002c30:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c34:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002c36:	e01a      	b.n	8002c6e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002c38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002c3c:	3308      	adds	r3, #8
 8002c3e:	2102      	movs	r1, #2
 8002c40:	4618      	mov	r0, r3
 8002c42:	f002 fb61 	bl	8005308 <RCCEx_PLL2_Config>
 8002c46:	4603      	mov	r3, r0
 8002c48:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002c4c:	e00f      	b.n	8002c6e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8002c4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002c52:	3328      	adds	r3, #40	@ 0x28
 8002c54:	2102      	movs	r1, #2
 8002c56:	4618      	mov	r0, r3
 8002c58:	f002 fc08 	bl	800546c <RCCEx_PLL3_Config>
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002c62:	e004      	b.n	8002c6e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002c64:	2301      	movs	r3, #1
 8002c66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002c6a:	e000      	b.n	8002c6e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8002c6c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002c6e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d10a      	bne.n	8002c8c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8002c76:	4ba5      	ldr	r3, [pc, #660]	@ (8002f0c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002c78:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c7a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8002c7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002c82:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002c84:	4aa1      	ldr	r2, [pc, #644]	@ (8002f0c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002c86:	430b      	orrs	r3, r1
 8002c88:	6513      	str	r3, [r2, #80]	@ 0x50
 8002c8a:	e003      	b.n	8002c94 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c8c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002c90:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002c94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002c98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c9c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8002ca0:	f04f 0900 	mov.w	r9, #0
 8002ca4:	ea58 0309 	orrs.w	r3, r8, r9
 8002ca8:	d047      	beq.n	8002d3a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8002caa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002cae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cb0:	2b04      	cmp	r3, #4
 8002cb2:	d82a      	bhi.n	8002d0a <HAL_RCCEx_PeriphCLKConfig+0x136>
 8002cb4:	a201      	add	r2, pc, #4	@ (adr r2, 8002cbc <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8002cb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cba:	bf00      	nop
 8002cbc:	08002cd1 	.word	0x08002cd1
 8002cc0:	08002cdf 	.word	0x08002cdf
 8002cc4:	08002cf5 	.word	0x08002cf5
 8002cc8:	08002d13 	.word	0x08002d13
 8002ccc:	08002d13 	.word	0x08002d13
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002cd0:	4b8e      	ldr	r3, [pc, #568]	@ (8002f0c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002cd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cd4:	4a8d      	ldr	r2, [pc, #564]	@ (8002f0c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002cd6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002cda:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002cdc:	e01a      	b.n	8002d14 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002cde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ce2:	3308      	adds	r3, #8
 8002ce4:	2100      	movs	r1, #0
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	f002 fb0e 	bl	8005308 <RCCEx_PLL2_Config>
 8002cec:	4603      	mov	r3, r0
 8002cee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002cf2:	e00f      	b.n	8002d14 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002cf4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002cf8:	3328      	adds	r3, #40	@ 0x28
 8002cfa:	2100      	movs	r1, #0
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	f002 fbb5 	bl	800546c <RCCEx_PLL3_Config>
 8002d02:	4603      	mov	r3, r0
 8002d04:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002d08:	e004      	b.n	8002d14 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002d10:	e000      	b.n	8002d14 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8002d12:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002d14:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d10a      	bne.n	8002d32 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002d1c:	4b7b      	ldr	r3, [pc, #492]	@ (8002f0c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002d1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002d20:	f023 0107 	bic.w	r1, r3, #7
 8002d24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d2a:	4a78      	ldr	r2, [pc, #480]	@ (8002f0c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002d2c:	430b      	orrs	r3, r1
 8002d2e:	6513      	str	r3, [r2, #80]	@ 0x50
 8002d30:	e003      	b.n	8002d3a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d32:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002d36:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8002d3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d42:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8002d46:	f04f 0b00 	mov.w	fp, #0
 8002d4a:	ea5a 030b 	orrs.w	r3, sl, fp
 8002d4e:	d04c      	beq.n	8002dea <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8002d50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d56:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002d5a:	d030      	beq.n	8002dbe <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8002d5c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002d60:	d829      	bhi.n	8002db6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8002d62:	2bc0      	cmp	r3, #192	@ 0xc0
 8002d64:	d02d      	beq.n	8002dc2 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8002d66:	2bc0      	cmp	r3, #192	@ 0xc0
 8002d68:	d825      	bhi.n	8002db6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8002d6a:	2b80      	cmp	r3, #128	@ 0x80
 8002d6c:	d018      	beq.n	8002da0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8002d6e:	2b80      	cmp	r3, #128	@ 0x80
 8002d70:	d821      	bhi.n	8002db6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d002      	beq.n	8002d7c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8002d76:	2b40      	cmp	r3, #64	@ 0x40
 8002d78:	d007      	beq.n	8002d8a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8002d7a:	e01c      	b.n	8002db6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002d7c:	4b63      	ldr	r3, [pc, #396]	@ (8002f0c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002d7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d80:	4a62      	ldr	r2, [pc, #392]	@ (8002f0c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002d82:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002d86:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8002d88:	e01c      	b.n	8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002d8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d8e:	3308      	adds	r3, #8
 8002d90:	2100      	movs	r1, #0
 8002d92:	4618      	mov	r0, r3
 8002d94:	f002 fab8 	bl	8005308 <RCCEx_PLL2_Config>
 8002d98:	4603      	mov	r3, r0
 8002d9a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8002d9e:	e011      	b.n	8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002da0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002da4:	3328      	adds	r3, #40	@ 0x28
 8002da6:	2100      	movs	r1, #0
 8002da8:	4618      	mov	r0, r3
 8002daa:	f002 fb5f 	bl	800546c <RCCEx_PLL3_Config>
 8002dae:	4603      	mov	r3, r0
 8002db0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8002db4:	e006      	b.n	8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002db6:	2301      	movs	r3, #1
 8002db8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002dbc:	e002      	b.n	8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8002dbe:	bf00      	nop
 8002dc0:	e000      	b.n	8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8002dc2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002dc4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d10a      	bne.n	8002de2 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8002dcc:	4b4f      	ldr	r3, [pc, #316]	@ (8002f0c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002dce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002dd0:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8002dd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002dd8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dda:	4a4c      	ldr	r2, [pc, #304]	@ (8002f0c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002ddc:	430b      	orrs	r3, r1
 8002dde:	6513      	str	r3, [r2, #80]	@ 0x50
 8002de0:	e003      	b.n	8002dea <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002de2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002de6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8002dea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002dee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002df2:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8002df6:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8002e00:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8002e04:	460b      	mov	r3, r1
 8002e06:	4313      	orrs	r3, r2
 8002e08:	d053      	beq.n	8002eb2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8002e0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e0e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8002e12:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002e16:	d035      	beq.n	8002e84 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8002e18:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002e1c:	d82e      	bhi.n	8002e7c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8002e1e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8002e22:	d031      	beq.n	8002e88 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8002e24:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8002e28:	d828      	bhi.n	8002e7c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8002e2a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002e2e:	d01a      	beq.n	8002e66 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8002e30:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002e34:	d822      	bhi.n	8002e7c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d003      	beq.n	8002e42 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8002e3a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002e3e:	d007      	beq.n	8002e50 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8002e40:	e01c      	b.n	8002e7c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002e42:	4b32      	ldr	r3, [pc, #200]	@ (8002f0c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002e44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e46:	4a31      	ldr	r2, [pc, #196]	@ (8002f0c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002e48:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e4c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002e4e:	e01c      	b.n	8002e8a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002e50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e54:	3308      	adds	r3, #8
 8002e56:	2100      	movs	r1, #0
 8002e58:	4618      	mov	r0, r3
 8002e5a:	f002 fa55 	bl	8005308 <RCCEx_PLL2_Config>
 8002e5e:	4603      	mov	r3, r0
 8002e60:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8002e64:	e011      	b.n	8002e8a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002e66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e6a:	3328      	adds	r3, #40	@ 0x28
 8002e6c:	2100      	movs	r1, #0
 8002e6e:	4618      	mov	r0, r3
 8002e70:	f002 fafc 	bl	800546c <RCCEx_PLL3_Config>
 8002e74:	4603      	mov	r3, r0
 8002e76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002e7a:	e006      	b.n	8002e8a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8002e7c:	2301      	movs	r3, #1
 8002e7e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002e82:	e002      	b.n	8002e8a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8002e84:	bf00      	nop
 8002e86:	e000      	b.n	8002e8a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8002e88:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002e8a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d10b      	bne.n	8002eaa <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8002e92:	4b1e      	ldr	r3, [pc, #120]	@ (8002f0c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002e94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e96:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8002e9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e9e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8002ea2:	4a1a      	ldr	r2, [pc, #104]	@ (8002f0c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002ea4:	430b      	orrs	r3, r1
 8002ea6:	6593      	str	r3, [r2, #88]	@ 0x58
 8002ea8:	e003      	b.n	8002eb2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002eaa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002eae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8002eb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002eb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002eba:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8002ebe:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8002ec8:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8002ecc:	460b      	mov	r3, r1
 8002ece:	4313      	orrs	r3, r2
 8002ed0:	d056      	beq.n	8002f80 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8002ed2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ed6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8002eda:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002ede:	d038      	beq.n	8002f52 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8002ee0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002ee4:	d831      	bhi.n	8002f4a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002ee6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002eea:	d034      	beq.n	8002f56 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8002eec:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002ef0:	d82b      	bhi.n	8002f4a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002ef2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002ef6:	d01d      	beq.n	8002f34 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8002ef8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002efc:	d825      	bhi.n	8002f4a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d006      	beq.n	8002f10 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8002f02:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002f06:	d00a      	beq.n	8002f1e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8002f08:	e01f      	b.n	8002f4a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002f0a:	bf00      	nop
 8002f0c:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002f10:	4ba2      	ldr	r3, [pc, #648]	@ (800319c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002f12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f14:	4aa1      	ldr	r2, [pc, #644]	@ (800319c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002f16:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f1a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002f1c:	e01c      	b.n	8002f58 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002f1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f22:	3308      	adds	r3, #8
 8002f24:	2100      	movs	r1, #0
 8002f26:	4618      	mov	r0, r3
 8002f28:	f002 f9ee 	bl	8005308 <RCCEx_PLL2_Config>
 8002f2c:	4603      	mov	r3, r0
 8002f2e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8002f32:	e011      	b.n	8002f58 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002f34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f38:	3328      	adds	r3, #40	@ 0x28
 8002f3a:	2100      	movs	r1, #0
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	f002 fa95 	bl	800546c <RCCEx_PLL3_Config>
 8002f42:	4603      	mov	r3, r0
 8002f44:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002f48:	e006      	b.n	8002f58 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002f50:	e002      	b.n	8002f58 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8002f52:	bf00      	nop
 8002f54:	e000      	b.n	8002f58 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8002f56:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002f58:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d10b      	bne.n	8002f78 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8002f60:	4b8e      	ldr	r3, [pc, #568]	@ (800319c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002f62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f64:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8002f68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f6c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8002f70:	4a8a      	ldr	r2, [pc, #552]	@ (800319c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002f72:	430b      	orrs	r3, r1
 8002f74:	6593      	str	r3, [r2, #88]	@ 0x58
 8002f76:	e003      	b.n	8002f80 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f78:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002f7c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8002f80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f88:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8002f8c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8002f90:	2300      	movs	r3, #0
 8002f92:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8002f96:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8002f9a:	460b      	mov	r3, r1
 8002f9c:	4313      	orrs	r3, r2
 8002f9e:	d03a      	beq.n	8003016 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8002fa0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002fa4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fa6:	2b30      	cmp	r3, #48	@ 0x30
 8002fa8:	d01f      	beq.n	8002fea <HAL_RCCEx_PeriphCLKConfig+0x416>
 8002faa:	2b30      	cmp	r3, #48	@ 0x30
 8002fac:	d819      	bhi.n	8002fe2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8002fae:	2b20      	cmp	r3, #32
 8002fb0:	d00c      	beq.n	8002fcc <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8002fb2:	2b20      	cmp	r3, #32
 8002fb4:	d815      	bhi.n	8002fe2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d019      	beq.n	8002fee <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8002fba:	2b10      	cmp	r3, #16
 8002fbc:	d111      	bne.n	8002fe2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002fbe:	4b77      	ldr	r3, [pc, #476]	@ (800319c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002fc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fc2:	4a76      	ldr	r2, [pc, #472]	@ (800319c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002fc4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002fc8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8002fca:	e011      	b.n	8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002fcc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002fd0:	3308      	adds	r3, #8
 8002fd2:	2102      	movs	r1, #2
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	f002 f997 	bl	8005308 <RCCEx_PLL2_Config>
 8002fda:	4603      	mov	r3, r0
 8002fdc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8002fe0:	e006      	b.n	8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002fe8:	e002      	b.n	8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8002fea:	bf00      	nop
 8002fec:	e000      	b.n	8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8002fee:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002ff0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d10a      	bne.n	800300e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8002ff8:	4b68      	ldr	r3, [pc, #416]	@ (800319c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002ffa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ffc:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8003000:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003004:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003006:	4a65      	ldr	r2, [pc, #404]	@ (800319c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003008:	430b      	orrs	r3, r1
 800300a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800300c:	e003      	b.n	8003016 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800300e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003012:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003016:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800301a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800301e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8003022:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8003026:	2300      	movs	r3, #0
 8003028:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800302c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8003030:	460b      	mov	r3, r1
 8003032:	4313      	orrs	r3, r2
 8003034:	d051      	beq.n	80030da <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8003036:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800303a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800303c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003040:	d035      	beq.n	80030ae <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8003042:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003046:	d82e      	bhi.n	80030a6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003048:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800304c:	d031      	beq.n	80030b2 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800304e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003052:	d828      	bhi.n	80030a6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003054:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003058:	d01a      	beq.n	8003090 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800305a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800305e:	d822      	bhi.n	80030a6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003060:	2b00      	cmp	r3, #0
 8003062:	d003      	beq.n	800306c <HAL_RCCEx_PeriphCLKConfig+0x498>
 8003064:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003068:	d007      	beq.n	800307a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800306a:	e01c      	b.n	80030a6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800306c:	4b4b      	ldr	r3, [pc, #300]	@ (800319c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800306e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003070:	4a4a      	ldr	r2, [pc, #296]	@ (800319c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003072:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003076:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003078:	e01c      	b.n	80030b4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800307a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800307e:	3308      	adds	r3, #8
 8003080:	2100      	movs	r1, #0
 8003082:	4618      	mov	r0, r3
 8003084:	f002 f940 	bl	8005308 <RCCEx_PLL2_Config>
 8003088:	4603      	mov	r3, r0
 800308a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800308e:	e011      	b.n	80030b4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003090:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003094:	3328      	adds	r3, #40	@ 0x28
 8003096:	2100      	movs	r1, #0
 8003098:	4618      	mov	r0, r3
 800309a:	f002 f9e7 	bl	800546c <RCCEx_PLL3_Config>
 800309e:	4603      	mov	r3, r0
 80030a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80030a4:	e006      	b.n	80030b4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80030a6:	2301      	movs	r3, #1
 80030a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80030ac:	e002      	b.n	80030b4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80030ae:	bf00      	nop
 80030b0:	e000      	b.n	80030b4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80030b2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80030b4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d10a      	bne.n	80030d2 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80030bc:	4b37      	ldr	r3, [pc, #220]	@ (800319c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80030be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80030c0:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80030c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80030ca:	4a34      	ldr	r2, [pc, #208]	@ (800319c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80030cc:	430b      	orrs	r3, r1
 80030ce:	6513      	str	r3, [r2, #80]	@ 0x50
 80030d0:	e003      	b.n	80030da <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80030d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80030d6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80030da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030e2:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80030e6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80030ea:	2300      	movs	r3, #0
 80030ec:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80030f0:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80030f4:	460b      	mov	r3, r1
 80030f6:	4313      	orrs	r3, r2
 80030f8:	d056      	beq.n	80031a8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80030fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030fe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003100:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003104:	d033      	beq.n	800316e <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8003106:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800310a:	d82c      	bhi.n	8003166 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800310c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003110:	d02f      	beq.n	8003172 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8003112:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003116:	d826      	bhi.n	8003166 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003118:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800311c:	d02b      	beq.n	8003176 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800311e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003122:	d820      	bhi.n	8003166 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003124:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003128:	d012      	beq.n	8003150 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800312a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800312e:	d81a      	bhi.n	8003166 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003130:	2b00      	cmp	r3, #0
 8003132:	d022      	beq.n	800317a <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8003134:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003138:	d115      	bne.n	8003166 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800313a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800313e:	3308      	adds	r3, #8
 8003140:	2101      	movs	r1, #1
 8003142:	4618      	mov	r0, r3
 8003144:	f002 f8e0 	bl	8005308 <RCCEx_PLL2_Config>
 8003148:	4603      	mov	r3, r0
 800314a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800314e:	e015      	b.n	800317c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003150:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003154:	3328      	adds	r3, #40	@ 0x28
 8003156:	2101      	movs	r1, #1
 8003158:	4618      	mov	r0, r3
 800315a:	f002 f987 	bl	800546c <RCCEx_PLL3_Config>
 800315e:	4603      	mov	r3, r0
 8003160:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003164:	e00a      	b.n	800317c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003166:	2301      	movs	r3, #1
 8003168:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800316c:	e006      	b.n	800317c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800316e:	bf00      	nop
 8003170:	e004      	b.n	800317c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003172:	bf00      	nop
 8003174:	e002      	b.n	800317c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003176:	bf00      	nop
 8003178:	e000      	b.n	800317c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800317a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800317c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003180:	2b00      	cmp	r3, #0
 8003182:	d10d      	bne.n	80031a0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003184:	4b05      	ldr	r3, [pc, #20]	@ (800319c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003186:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003188:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800318c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003190:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003192:	4a02      	ldr	r2, [pc, #8]	@ (800319c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003194:	430b      	orrs	r3, r1
 8003196:	6513      	str	r3, [r2, #80]	@ 0x50
 8003198:	e006      	b.n	80031a8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800319a:	bf00      	nop
 800319c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80031a4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80031a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031b0:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80031b4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80031b8:	2300      	movs	r3, #0
 80031ba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80031be:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80031c2:	460b      	mov	r3, r1
 80031c4:	4313      	orrs	r3, r2
 80031c6:	d055      	beq.n	8003274 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80031c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031cc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80031d0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80031d4:	d033      	beq.n	800323e <HAL_RCCEx_PeriphCLKConfig+0x66a>
 80031d6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80031da:	d82c      	bhi.n	8003236 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80031dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80031e0:	d02f      	beq.n	8003242 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 80031e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80031e6:	d826      	bhi.n	8003236 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80031e8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80031ec:	d02b      	beq.n	8003246 <HAL_RCCEx_PeriphCLKConfig+0x672>
 80031ee:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80031f2:	d820      	bhi.n	8003236 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80031f4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80031f8:	d012      	beq.n	8003220 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 80031fa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80031fe:	d81a      	bhi.n	8003236 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003200:	2b00      	cmp	r3, #0
 8003202:	d022      	beq.n	800324a <HAL_RCCEx_PeriphCLKConfig+0x676>
 8003204:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003208:	d115      	bne.n	8003236 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800320a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800320e:	3308      	adds	r3, #8
 8003210:	2101      	movs	r1, #1
 8003212:	4618      	mov	r0, r3
 8003214:	f002 f878 	bl	8005308 <RCCEx_PLL2_Config>
 8003218:	4603      	mov	r3, r0
 800321a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800321e:	e015      	b.n	800324c <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003220:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003224:	3328      	adds	r3, #40	@ 0x28
 8003226:	2101      	movs	r1, #1
 8003228:	4618      	mov	r0, r3
 800322a:	f002 f91f 	bl	800546c <RCCEx_PLL3_Config>
 800322e:	4603      	mov	r3, r0
 8003230:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003234:	e00a      	b.n	800324c <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8003236:	2301      	movs	r3, #1
 8003238:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800323c:	e006      	b.n	800324c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800323e:	bf00      	nop
 8003240:	e004      	b.n	800324c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003242:	bf00      	nop
 8003244:	e002      	b.n	800324c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003246:	bf00      	nop
 8003248:	e000      	b.n	800324c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800324a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800324c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003250:	2b00      	cmp	r3, #0
 8003252:	d10b      	bne.n	800326c <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003254:	4ba3      	ldr	r3, [pc, #652]	@ (80034e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003256:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003258:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800325c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003260:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003264:	4a9f      	ldr	r2, [pc, #636]	@ (80034e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003266:	430b      	orrs	r3, r1
 8003268:	6593      	str	r3, [r2, #88]	@ 0x58
 800326a:	e003      	b.n	8003274 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800326c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003270:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003274:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003278:	e9d3 2300 	ldrd	r2, r3, [r3]
 800327c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8003280:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003284:	2300      	movs	r3, #0
 8003286:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800328a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800328e:	460b      	mov	r3, r1
 8003290:	4313      	orrs	r3, r2
 8003292:	d037      	beq.n	8003304 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8003294:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003298:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800329a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800329e:	d00e      	beq.n	80032be <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80032a0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80032a4:	d816      	bhi.n	80032d4 <HAL_RCCEx_PeriphCLKConfig+0x700>
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d018      	beq.n	80032dc <HAL_RCCEx_PeriphCLKConfig+0x708>
 80032aa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80032ae:	d111      	bne.n	80032d4 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80032b0:	4b8c      	ldr	r3, [pc, #560]	@ (80034e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80032b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032b4:	4a8b      	ldr	r2, [pc, #556]	@ (80034e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80032b6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80032ba:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80032bc:	e00f      	b.n	80032de <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80032be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032c2:	3308      	adds	r3, #8
 80032c4:	2101      	movs	r1, #1
 80032c6:	4618      	mov	r0, r3
 80032c8:	f002 f81e 	bl	8005308 <RCCEx_PLL2_Config>
 80032cc:	4603      	mov	r3, r0
 80032ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80032d2:	e004      	b.n	80032de <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80032d4:	2301      	movs	r3, #1
 80032d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80032da:	e000      	b.n	80032de <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 80032dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80032de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d10a      	bne.n	80032fc <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80032e6:	4b7f      	ldr	r3, [pc, #508]	@ (80034e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80032e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80032ea:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80032ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032f4:	4a7b      	ldr	r2, [pc, #492]	@ (80034e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80032f6:	430b      	orrs	r3, r1
 80032f8:	6513      	str	r3, [r2, #80]	@ 0x50
 80032fa:	e003      	b.n	8003304 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003300:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003304:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003308:	e9d3 2300 	ldrd	r2, r3, [r3]
 800330c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8003310:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003314:	2300      	movs	r3, #0
 8003316:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800331a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800331e:	460b      	mov	r3, r1
 8003320:	4313      	orrs	r3, r2
 8003322:	d039      	beq.n	8003398 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8003324:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003328:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800332a:	2b03      	cmp	r3, #3
 800332c:	d81c      	bhi.n	8003368 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800332e:	a201      	add	r2, pc, #4	@ (adr r2, 8003334 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8003330:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003334:	08003371 	.word	0x08003371
 8003338:	08003345 	.word	0x08003345
 800333c:	08003353 	.word	0x08003353
 8003340:	08003371 	.word	0x08003371
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003344:	4b67      	ldr	r3, [pc, #412]	@ (80034e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003346:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003348:	4a66      	ldr	r2, [pc, #408]	@ (80034e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800334a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800334e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003350:	e00f      	b.n	8003372 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003352:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003356:	3308      	adds	r3, #8
 8003358:	2102      	movs	r1, #2
 800335a:	4618      	mov	r0, r3
 800335c:	f001 ffd4 	bl	8005308 <RCCEx_PLL2_Config>
 8003360:	4603      	mov	r3, r0
 8003362:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003366:	e004      	b.n	8003372 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003368:	2301      	movs	r3, #1
 800336a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800336e:	e000      	b.n	8003372 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8003370:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003372:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003376:	2b00      	cmp	r3, #0
 8003378:	d10a      	bne.n	8003390 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800337a:	4b5a      	ldr	r3, [pc, #360]	@ (80034e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800337c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800337e:	f023 0103 	bic.w	r1, r3, #3
 8003382:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003386:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003388:	4a56      	ldr	r2, [pc, #344]	@ (80034e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800338a:	430b      	orrs	r3, r1
 800338c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800338e:	e003      	b.n	8003398 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003390:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003394:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003398:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800339c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033a0:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80033a4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80033a8:	2300      	movs	r3, #0
 80033aa:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80033ae:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80033b2:	460b      	mov	r3, r1
 80033b4:	4313      	orrs	r3, r2
 80033b6:	f000 809f 	beq.w	80034f8 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80033ba:	4b4b      	ldr	r3, [pc, #300]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	4a4a      	ldr	r2, [pc, #296]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80033c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033c4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80033c6:	f7fd ff65 	bl	8001294 <HAL_GetTick>
 80033ca:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80033ce:	e00b      	b.n	80033e8 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033d0:	f7fd ff60 	bl	8001294 <HAL_GetTick>
 80033d4:	4602      	mov	r2, r0
 80033d6:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80033da:	1ad3      	subs	r3, r2, r3
 80033dc:	2b64      	cmp	r3, #100	@ 0x64
 80033de:	d903      	bls.n	80033e8 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 80033e0:	2303      	movs	r3, #3
 80033e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80033e6:	e005      	b.n	80033f4 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80033e8:	4b3f      	ldr	r3, [pc, #252]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d0ed      	beq.n	80033d0 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 80033f4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d179      	bne.n	80034f0 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80033fc:	4b39      	ldr	r3, [pc, #228]	@ (80034e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80033fe:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003400:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003404:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003408:	4053      	eors	r3, r2
 800340a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800340e:	2b00      	cmp	r3, #0
 8003410:	d015      	beq.n	800343e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003412:	4b34      	ldr	r3, [pc, #208]	@ (80034e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003414:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003416:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800341a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800341e:	4b31      	ldr	r3, [pc, #196]	@ (80034e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003420:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003422:	4a30      	ldr	r2, [pc, #192]	@ (80034e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003424:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003428:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800342a:	4b2e      	ldr	r3, [pc, #184]	@ (80034e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800342c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800342e:	4a2d      	ldr	r2, [pc, #180]	@ (80034e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003430:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003434:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8003436:	4a2b      	ldr	r2, [pc, #172]	@ (80034e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003438:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800343c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800343e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003442:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003446:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800344a:	d118      	bne.n	800347e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800344c:	f7fd ff22 	bl	8001294 <HAL_GetTick>
 8003450:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003454:	e00d      	b.n	8003472 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003456:	f7fd ff1d 	bl	8001294 <HAL_GetTick>
 800345a:	4602      	mov	r2, r0
 800345c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003460:	1ad2      	subs	r2, r2, r3
 8003462:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003466:	429a      	cmp	r2, r3
 8003468:	d903      	bls.n	8003472 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800346a:	2303      	movs	r3, #3
 800346c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8003470:	e005      	b.n	800347e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003472:	4b1c      	ldr	r3, [pc, #112]	@ (80034e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003474:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003476:	f003 0302 	and.w	r3, r3, #2
 800347a:	2b00      	cmp	r3, #0
 800347c:	d0eb      	beq.n	8003456 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800347e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003482:	2b00      	cmp	r3, #0
 8003484:	d129      	bne.n	80034da <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003486:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800348a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800348e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003492:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003496:	d10e      	bne.n	80034b6 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8003498:	4b12      	ldr	r3, [pc, #72]	@ (80034e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800349a:	691b      	ldr	r3, [r3, #16]
 800349c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80034a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034a4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80034a8:	091a      	lsrs	r2, r3, #4
 80034aa:	4b10      	ldr	r3, [pc, #64]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0x918>)
 80034ac:	4013      	ands	r3, r2
 80034ae:	4a0d      	ldr	r2, [pc, #52]	@ (80034e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80034b0:	430b      	orrs	r3, r1
 80034b2:	6113      	str	r3, [r2, #16]
 80034b4:	e005      	b.n	80034c2 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 80034b6:	4b0b      	ldr	r3, [pc, #44]	@ (80034e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80034b8:	691b      	ldr	r3, [r3, #16]
 80034ba:	4a0a      	ldr	r2, [pc, #40]	@ (80034e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80034bc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80034c0:	6113      	str	r3, [r2, #16]
 80034c2:	4b08      	ldr	r3, [pc, #32]	@ (80034e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80034c4:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80034c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034ca:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80034ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034d2:	4a04      	ldr	r2, [pc, #16]	@ (80034e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80034d4:	430b      	orrs	r3, r1
 80034d6:	6713      	str	r3, [r2, #112]	@ 0x70
 80034d8:	e00e      	b.n	80034f8 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80034da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80034de:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 80034e2:	e009      	b.n	80034f8 <HAL_RCCEx_PeriphCLKConfig+0x924>
 80034e4:	58024400 	.word	0x58024400
 80034e8:	58024800 	.word	0x58024800
 80034ec:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80034f4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80034f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003500:	f002 0301 	and.w	r3, r2, #1
 8003504:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003508:	2300      	movs	r3, #0
 800350a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800350e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003512:	460b      	mov	r3, r1
 8003514:	4313      	orrs	r3, r2
 8003516:	f000 8089 	beq.w	800362c <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800351a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800351e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003520:	2b28      	cmp	r3, #40	@ 0x28
 8003522:	d86b      	bhi.n	80035fc <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8003524:	a201      	add	r2, pc, #4	@ (adr r2, 800352c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003526:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800352a:	bf00      	nop
 800352c:	08003605 	.word	0x08003605
 8003530:	080035fd 	.word	0x080035fd
 8003534:	080035fd 	.word	0x080035fd
 8003538:	080035fd 	.word	0x080035fd
 800353c:	080035fd 	.word	0x080035fd
 8003540:	080035fd 	.word	0x080035fd
 8003544:	080035fd 	.word	0x080035fd
 8003548:	080035fd 	.word	0x080035fd
 800354c:	080035d1 	.word	0x080035d1
 8003550:	080035fd 	.word	0x080035fd
 8003554:	080035fd 	.word	0x080035fd
 8003558:	080035fd 	.word	0x080035fd
 800355c:	080035fd 	.word	0x080035fd
 8003560:	080035fd 	.word	0x080035fd
 8003564:	080035fd 	.word	0x080035fd
 8003568:	080035fd 	.word	0x080035fd
 800356c:	080035e7 	.word	0x080035e7
 8003570:	080035fd 	.word	0x080035fd
 8003574:	080035fd 	.word	0x080035fd
 8003578:	080035fd 	.word	0x080035fd
 800357c:	080035fd 	.word	0x080035fd
 8003580:	080035fd 	.word	0x080035fd
 8003584:	080035fd 	.word	0x080035fd
 8003588:	080035fd 	.word	0x080035fd
 800358c:	08003605 	.word	0x08003605
 8003590:	080035fd 	.word	0x080035fd
 8003594:	080035fd 	.word	0x080035fd
 8003598:	080035fd 	.word	0x080035fd
 800359c:	080035fd 	.word	0x080035fd
 80035a0:	080035fd 	.word	0x080035fd
 80035a4:	080035fd 	.word	0x080035fd
 80035a8:	080035fd 	.word	0x080035fd
 80035ac:	08003605 	.word	0x08003605
 80035b0:	080035fd 	.word	0x080035fd
 80035b4:	080035fd 	.word	0x080035fd
 80035b8:	080035fd 	.word	0x080035fd
 80035bc:	080035fd 	.word	0x080035fd
 80035c0:	080035fd 	.word	0x080035fd
 80035c4:	080035fd 	.word	0x080035fd
 80035c8:	080035fd 	.word	0x080035fd
 80035cc:	08003605 	.word	0x08003605
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80035d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035d4:	3308      	adds	r3, #8
 80035d6:	2101      	movs	r1, #1
 80035d8:	4618      	mov	r0, r3
 80035da:	f001 fe95 	bl	8005308 <RCCEx_PLL2_Config>
 80035de:	4603      	mov	r3, r0
 80035e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80035e4:	e00f      	b.n	8003606 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80035e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035ea:	3328      	adds	r3, #40	@ 0x28
 80035ec:	2101      	movs	r1, #1
 80035ee:	4618      	mov	r0, r3
 80035f0:	f001 ff3c 	bl	800546c <RCCEx_PLL3_Config>
 80035f4:	4603      	mov	r3, r0
 80035f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80035fa:	e004      	b.n	8003606 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80035fc:	2301      	movs	r3, #1
 80035fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003602:	e000      	b.n	8003606 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8003604:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003606:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800360a:	2b00      	cmp	r3, #0
 800360c:	d10a      	bne.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800360e:	4bbf      	ldr	r3, [pc, #764]	@ (800390c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003610:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003612:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8003616:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800361a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800361c:	4abb      	ldr	r2, [pc, #748]	@ (800390c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800361e:	430b      	orrs	r3, r1
 8003620:	6553      	str	r3, [r2, #84]	@ 0x54
 8003622:	e003      	b.n	800362c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003624:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003628:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800362c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003630:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003634:	f002 0302 	and.w	r3, r2, #2
 8003638:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800363c:	2300      	movs	r3, #0
 800363e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8003642:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8003646:	460b      	mov	r3, r1
 8003648:	4313      	orrs	r3, r2
 800364a:	d041      	beq.n	80036d0 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800364c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003650:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003652:	2b05      	cmp	r3, #5
 8003654:	d824      	bhi.n	80036a0 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8003656:	a201      	add	r2, pc, #4	@ (adr r2, 800365c <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8003658:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800365c:	080036a9 	.word	0x080036a9
 8003660:	08003675 	.word	0x08003675
 8003664:	0800368b 	.word	0x0800368b
 8003668:	080036a9 	.word	0x080036a9
 800366c:	080036a9 	.word	0x080036a9
 8003670:	080036a9 	.word	0x080036a9
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003674:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003678:	3308      	adds	r3, #8
 800367a:	2101      	movs	r1, #1
 800367c:	4618      	mov	r0, r3
 800367e:	f001 fe43 	bl	8005308 <RCCEx_PLL2_Config>
 8003682:	4603      	mov	r3, r0
 8003684:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003688:	e00f      	b.n	80036aa <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800368a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800368e:	3328      	adds	r3, #40	@ 0x28
 8003690:	2101      	movs	r1, #1
 8003692:	4618      	mov	r0, r3
 8003694:	f001 feea 	bl	800546c <RCCEx_PLL3_Config>
 8003698:	4603      	mov	r3, r0
 800369a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800369e:	e004      	b.n	80036aa <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80036a0:	2301      	movs	r3, #1
 80036a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80036a6:	e000      	b.n	80036aa <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 80036a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80036aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d10a      	bne.n	80036c8 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80036b2:	4b96      	ldr	r3, [pc, #600]	@ (800390c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80036b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036b6:	f023 0107 	bic.w	r1, r3, #7
 80036ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036be:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80036c0:	4a92      	ldr	r2, [pc, #584]	@ (800390c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80036c2:	430b      	orrs	r3, r1
 80036c4:	6553      	str	r3, [r2, #84]	@ 0x54
 80036c6:	e003      	b.n	80036d0 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80036cc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80036d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036d8:	f002 0304 	and.w	r3, r2, #4
 80036dc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80036e0:	2300      	movs	r3, #0
 80036e2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80036e6:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80036ea:	460b      	mov	r3, r1
 80036ec:	4313      	orrs	r3, r2
 80036ee:	d044      	beq.n	800377a <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80036f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80036f8:	2b05      	cmp	r3, #5
 80036fa:	d825      	bhi.n	8003748 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 80036fc:	a201      	add	r2, pc, #4	@ (adr r2, 8003704 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 80036fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003702:	bf00      	nop
 8003704:	08003751 	.word	0x08003751
 8003708:	0800371d 	.word	0x0800371d
 800370c:	08003733 	.word	0x08003733
 8003710:	08003751 	.word	0x08003751
 8003714:	08003751 	.word	0x08003751
 8003718:	08003751 	.word	0x08003751
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800371c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003720:	3308      	adds	r3, #8
 8003722:	2101      	movs	r1, #1
 8003724:	4618      	mov	r0, r3
 8003726:	f001 fdef 	bl	8005308 <RCCEx_PLL2_Config>
 800372a:	4603      	mov	r3, r0
 800372c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003730:	e00f      	b.n	8003752 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003732:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003736:	3328      	adds	r3, #40	@ 0x28
 8003738:	2101      	movs	r1, #1
 800373a:	4618      	mov	r0, r3
 800373c:	f001 fe96 	bl	800546c <RCCEx_PLL3_Config>
 8003740:	4603      	mov	r3, r0
 8003742:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003746:	e004      	b.n	8003752 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003748:	2301      	movs	r3, #1
 800374a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800374e:	e000      	b.n	8003752 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8003750:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003752:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003756:	2b00      	cmp	r3, #0
 8003758:	d10b      	bne.n	8003772 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800375a:	4b6c      	ldr	r3, [pc, #432]	@ (800390c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800375c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800375e:	f023 0107 	bic.w	r1, r3, #7
 8003762:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003766:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800376a:	4a68      	ldr	r2, [pc, #416]	@ (800390c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800376c:	430b      	orrs	r3, r1
 800376e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003770:	e003      	b.n	800377a <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003772:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003776:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800377a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800377e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003782:	f002 0320 	and.w	r3, r2, #32
 8003786:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800378a:	2300      	movs	r3, #0
 800378c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003790:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003794:	460b      	mov	r3, r1
 8003796:	4313      	orrs	r3, r2
 8003798:	d055      	beq.n	8003846 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800379a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800379e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037a2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80037a6:	d033      	beq.n	8003810 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 80037a8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80037ac:	d82c      	bhi.n	8003808 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80037ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80037b2:	d02f      	beq.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 80037b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80037b8:	d826      	bhi.n	8003808 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80037ba:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80037be:	d02b      	beq.n	8003818 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 80037c0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80037c4:	d820      	bhi.n	8003808 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80037c6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80037ca:	d012      	beq.n	80037f2 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 80037cc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80037d0:	d81a      	bhi.n	8003808 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d022      	beq.n	800381c <HAL_RCCEx_PeriphCLKConfig+0xc48>
 80037d6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80037da:	d115      	bne.n	8003808 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80037dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037e0:	3308      	adds	r3, #8
 80037e2:	2100      	movs	r1, #0
 80037e4:	4618      	mov	r0, r3
 80037e6:	f001 fd8f 	bl	8005308 <RCCEx_PLL2_Config>
 80037ea:	4603      	mov	r3, r0
 80037ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80037f0:	e015      	b.n	800381e <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80037f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037f6:	3328      	adds	r3, #40	@ 0x28
 80037f8:	2102      	movs	r1, #2
 80037fa:	4618      	mov	r0, r3
 80037fc:	f001 fe36 	bl	800546c <RCCEx_PLL3_Config>
 8003800:	4603      	mov	r3, r0
 8003802:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003806:	e00a      	b.n	800381e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003808:	2301      	movs	r3, #1
 800380a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800380e:	e006      	b.n	800381e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003810:	bf00      	nop
 8003812:	e004      	b.n	800381e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003814:	bf00      	nop
 8003816:	e002      	b.n	800381e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003818:	bf00      	nop
 800381a:	e000      	b.n	800381e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800381c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800381e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003822:	2b00      	cmp	r3, #0
 8003824:	d10b      	bne.n	800383e <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003826:	4b39      	ldr	r3, [pc, #228]	@ (800390c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003828:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800382a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800382e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003832:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003836:	4a35      	ldr	r2, [pc, #212]	@ (800390c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003838:	430b      	orrs	r3, r1
 800383a:	6553      	str	r3, [r2, #84]	@ 0x54
 800383c:	e003      	b.n	8003846 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800383e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003842:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003846:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800384a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800384e:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8003852:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003856:	2300      	movs	r3, #0
 8003858:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800385c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8003860:	460b      	mov	r3, r1
 8003862:	4313      	orrs	r3, r2
 8003864:	d058      	beq.n	8003918 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8003866:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800386a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800386e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003872:	d033      	beq.n	80038dc <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8003874:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003878:	d82c      	bhi.n	80038d4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800387a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800387e:	d02f      	beq.n	80038e0 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8003880:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003884:	d826      	bhi.n	80038d4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003886:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800388a:	d02b      	beq.n	80038e4 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800388c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003890:	d820      	bhi.n	80038d4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003892:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003896:	d012      	beq.n	80038be <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8003898:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800389c:	d81a      	bhi.n	80038d4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d022      	beq.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 80038a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80038a6:	d115      	bne.n	80038d4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80038a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038ac:	3308      	adds	r3, #8
 80038ae:	2100      	movs	r1, #0
 80038b0:	4618      	mov	r0, r3
 80038b2:	f001 fd29 	bl	8005308 <RCCEx_PLL2_Config>
 80038b6:	4603      	mov	r3, r0
 80038b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80038bc:	e015      	b.n	80038ea <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80038be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038c2:	3328      	adds	r3, #40	@ 0x28
 80038c4:	2102      	movs	r1, #2
 80038c6:	4618      	mov	r0, r3
 80038c8:	f001 fdd0 	bl	800546c <RCCEx_PLL3_Config>
 80038cc:	4603      	mov	r3, r0
 80038ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80038d2:	e00a      	b.n	80038ea <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80038d4:	2301      	movs	r3, #1
 80038d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80038da:	e006      	b.n	80038ea <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80038dc:	bf00      	nop
 80038de:	e004      	b.n	80038ea <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80038e0:	bf00      	nop
 80038e2:	e002      	b.n	80038ea <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80038e4:	bf00      	nop
 80038e6:	e000      	b.n	80038ea <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80038e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80038ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d10e      	bne.n	8003910 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80038f2:	4b06      	ldr	r3, [pc, #24]	@ (800390c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80038f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038f6:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80038fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038fe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003902:	4a02      	ldr	r2, [pc, #8]	@ (800390c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003904:	430b      	orrs	r3, r1
 8003906:	6593      	str	r3, [r2, #88]	@ 0x58
 8003908:	e006      	b.n	8003918 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800390a:	bf00      	nop
 800390c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003910:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003914:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8003918:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800391c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003920:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8003924:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003928:	2300      	movs	r3, #0
 800392a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800392e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8003932:	460b      	mov	r3, r1
 8003934:	4313      	orrs	r3, r2
 8003936:	d055      	beq.n	80039e4 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8003938:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800393c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003940:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8003944:	d033      	beq.n	80039ae <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8003946:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800394a:	d82c      	bhi.n	80039a6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800394c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003950:	d02f      	beq.n	80039b2 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8003952:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003956:	d826      	bhi.n	80039a6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003958:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800395c:	d02b      	beq.n	80039b6 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800395e:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003962:	d820      	bhi.n	80039a6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003964:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003968:	d012      	beq.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800396a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800396e:	d81a      	bhi.n	80039a6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003970:	2b00      	cmp	r3, #0
 8003972:	d022      	beq.n	80039ba <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8003974:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003978:	d115      	bne.n	80039a6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800397a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800397e:	3308      	adds	r3, #8
 8003980:	2100      	movs	r1, #0
 8003982:	4618      	mov	r0, r3
 8003984:	f001 fcc0 	bl	8005308 <RCCEx_PLL2_Config>
 8003988:	4603      	mov	r3, r0
 800398a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800398e:	e015      	b.n	80039bc <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003990:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003994:	3328      	adds	r3, #40	@ 0x28
 8003996:	2102      	movs	r1, #2
 8003998:	4618      	mov	r0, r3
 800399a:	f001 fd67 	bl	800546c <RCCEx_PLL3_Config>
 800399e:	4603      	mov	r3, r0
 80039a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80039a4:	e00a      	b.n	80039bc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80039a6:	2301      	movs	r3, #1
 80039a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80039ac:	e006      	b.n	80039bc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80039ae:	bf00      	nop
 80039b0:	e004      	b.n	80039bc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80039b2:	bf00      	nop
 80039b4:	e002      	b.n	80039bc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80039b6:	bf00      	nop
 80039b8:	e000      	b.n	80039bc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80039ba:	bf00      	nop
    }

    if (ret == HAL_OK)
 80039bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d10b      	bne.n	80039dc <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80039c4:	4ba1      	ldr	r3, [pc, #644]	@ (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80039c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039c8:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 80039cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039d0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80039d4:	4a9d      	ldr	r2, [pc, #628]	@ (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80039d6:	430b      	orrs	r3, r1
 80039d8:	6593      	str	r3, [r2, #88]	@ 0x58
 80039da:	e003      	b.n	80039e4 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039e0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80039e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039ec:	f002 0308 	and.w	r3, r2, #8
 80039f0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80039f4:	2300      	movs	r3, #0
 80039f6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80039fa:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80039fe:	460b      	mov	r3, r1
 8003a00:	4313      	orrs	r3, r2
 8003a02:	d01e      	beq.n	8003a42 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8003a04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a08:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003a0c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a10:	d10c      	bne.n	8003a2c <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003a12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a16:	3328      	adds	r3, #40	@ 0x28
 8003a18:	2102      	movs	r1, #2
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	f001 fd26 	bl	800546c <RCCEx_PLL3_Config>
 8003a20:	4603      	mov	r3, r0
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d002      	beq.n	8003a2c <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8003a26:	2301      	movs	r3, #1
 8003a28:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8003a2c:	4b87      	ldr	r3, [pc, #540]	@ (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003a2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a30:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003a34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a38:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003a3c:	4a83      	ldr	r2, [pc, #524]	@ (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003a3e:	430b      	orrs	r3, r1
 8003a40:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003a42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a4a:	f002 0310 	and.w	r3, r2, #16
 8003a4e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003a52:	2300      	movs	r3, #0
 8003a54:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003a58:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8003a5c:	460b      	mov	r3, r1
 8003a5e:	4313      	orrs	r3, r2
 8003a60:	d01e      	beq.n	8003aa0 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8003a62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a66:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003a6a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a6e:	d10c      	bne.n	8003a8a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003a70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a74:	3328      	adds	r3, #40	@ 0x28
 8003a76:	2102      	movs	r1, #2
 8003a78:	4618      	mov	r0, r3
 8003a7a:	f001 fcf7 	bl	800546c <RCCEx_PLL3_Config>
 8003a7e:	4603      	mov	r3, r0
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d002      	beq.n	8003a8a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8003a84:	2301      	movs	r3, #1
 8003a86:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003a8a:	4b70      	ldr	r3, [pc, #448]	@ (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003a8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a8e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003a92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a96:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003a9a:	4a6c      	ldr	r2, [pc, #432]	@ (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003a9c:	430b      	orrs	r3, r1
 8003a9e:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003aa0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003aa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003aa8:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8003aac:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003ab0:	2300      	movs	r3, #0
 8003ab2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003ab6:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8003aba:	460b      	mov	r3, r1
 8003abc:	4313      	orrs	r3, r2
 8003abe:	d03e      	beq.n	8003b3e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8003ac0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ac4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003ac8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003acc:	d022      	beq.n	8003b14 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8003ace:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003ad2:	d81b      	bhi.n	8003b0c <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d003      	beq.n	8003ae0 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8003ad8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003adc:	d00b      	beq.n	8003af6 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8003ade:	e015      	b.n	8003b0c <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003ae0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ae4:	3308      	adds	r3, #8
 8003ae6:	2100      	movs	r1, #0
 8003ae8:	4618      	mov	r0, r3
 8003aea:	f001 fc0d 	bl	8005308 <RCCEx_PLL2_Config>
 8003aee:	4603      	mov	r3, r0
 8003af0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003af4:	e00f      	b.n	8003b16 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003af6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003afa:	3328      	adds	r3, #40	@ 0x28
 8003afc:	2102      	movs	r1, #2
 8003afe:	4618      	mov	r0, r3
 8003b00:	f001 fcb4 	bl	800546c <RCCEx_PLL3_Config>
 8003b04:	4603      	mov	r3, r0
 8003b06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003b0a:	e004      	b.n	8003b16 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003b0c:	2301      	movs	r3, #1
 8003b0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003b12:	e000      	b.n	8003b16 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8003b14:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b16:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d10b      	bne.n	8003b36 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003b1e:	4b4b      	ldr	r3, [pc, #300]	@ (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003b20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b22:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8003b26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b2a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003b2e:	4a47      	ldr	r2, [pc, #284]	@ (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003b30:	430b      	orrs	r3, r1
 8003b32:	6593      	str	r3, [r2, #88]	@ 0x58
 8003b34:	e003      	b.n	8003b3e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b36:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b3a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003b3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b46:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8003b4a:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003b50:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8003b54:	460b      	mov	r3, r1
 8003b56:	4313      	orrs	r3, r2
 8003b58:	d03b      	beq.n	8003bd2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8003b5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b62:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003b66:	d01f      	beq.n	8003ba8 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8003b68:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003b6c:	d818      	bhi.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8003b6e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003b72:	d003      	beq.n	8003b7c <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8003b74:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003b78:	d007      	beq.n	8003b8a <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8003b7a:	e011      	b.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b7c:	4b33      	ldr	r3, [pc, #204]	@ (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003b7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b80:	4a32      	ldr	r2, [pc, #200]	@ (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003b82:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b86:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8003b88:	e00f      	b.n	8003baa <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003b8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b8e:	3328      	adds	r3, #40	@ 0x28
 8003b90:	2101      	movs	r1, #1
 8003b92:	4618      	mov	r0, r3
 8003b94:	f001 fc6a 	bl	800546c <RCCEx_PLL3_Config>
 8003b98:	4603      	mov	r3, r0
 8003b9a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8003b9e:	e004      	b.n	8003baa <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003ba0:	2301      	movs	r3, #1
 8003ba2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003ba6:	e000      	b.n	8003baa <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8003ba8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003baa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d10b      	bne.n	8003bca <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003bb2:	4b26      	ldr	r3, [pc, #152]	@ (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003bb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bb6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003bba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bc2:	4a22      	ldr	r2, [pc, #136]	@ (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003bc4:	430b      	orrs	r3, r1
 8003bc6:	6553      	str	r3, [r2, #84]	@ 0x54
 8003bc8:	e003      	b.n	8003bd2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003bce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8003bd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bda:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8003bde:	673b      	str	r3, [r7, #112]	@ 0x70
 8003be0:	2300      	movs	r3, #0
 8003be2:	677b      	str	r3, [r7, #116]	@ 0x74
 8003be4:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8003be8:	460b      	mov	r3, r1
 8003bea:	4313      	orrs	r3, r2
 8003bec:	d034      	beq.n	8003c58 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8003bee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bf2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d003      	beq.n	8003c00 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8003bf8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003bfc:	d007      	beq.n	8003c0e <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8003bfe:	e011      	b.n	8003c24 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003c00:	4b12      	ldr	r3, [pc, #72]	@ (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003c02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c04:	4a11      	ldr	r2, [pc, #68]	@ (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003c06:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c0a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8003c0c:	e00e      	b.n	8003c2c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003c0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c12:	3308      	adds	r3, #8
 8003c14:	2102      	movs	r1, #2
 8003c16:	4618      	mov	r0, r3
 8003c18:	f001 fb76 	bl	8005308 <RCCEx_PLL2_Config>
 8003c1c:	4603      	mov	r3, r0
 8003c1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8003c22:	e003      	b.n	8003c2c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8003c24:	2301      	movs	r3, #1
 8003c26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003c2a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c2c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d10d      	bne.n	8003c50 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8003c34:	4b05      	ldr	r3, [pc, #20]	@ (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003c36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c38:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003c3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c40:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c42:	4a02      	ldr	r2, [pc, #8]	@ (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003c44:	430b      	orrs	r3, r1
 8003c46:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003c48:	e006      	b.n	8003c58 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8003c4a:	bf00      	nop
 8003c4c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c50:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c54:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003c58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c60:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8003c64:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003c66:	2300      	movs	r3, #0
 8003c68:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003c6a:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8003c6e:	460b      	mov	r3, r1
 8003c70:	4313      	orrs	r3, r2
 8003c72:	d00c      	beq.n	8003c8e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003c74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c78:	3328      	adds	r3, #40	@ 0x28
 8003c7a:	2102      	movs	r1, #2
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	f001 fbf5 	bl	800546c <RCCEx_PLL3_Config>
 8003c82:	4603      	mov	r3, r0
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d002      	beq.n	8003c8e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8003c88:	2301      	movs	r3, #1
 8003c8a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003c8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c96:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8003c9a:	663b      	str	r3, [r7, #96]	@ 0x60
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	667b      	str	r3, [r7, #100]	@ 0x64
 8003ca0:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8003ca4:	460b      	mov	r3, r1
 8003ca6:	4313      	orrs	r3, r2
 8003ca8:	d038      	beq.n	8003d1c <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8003caa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003cb2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003cb6:	d018      	beq.n	8003cea <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8003cb8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003cbc:	d811      	bhi.n	8003ce2 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8003cbe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003cc2:	d014      	beq.n	8003cee <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8003cc4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003cc8:	d80b      	bhi.n	8003ce2 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d011      	beq.n	8003cf2 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8003cce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003cd2:	d106      	bne.n	8003ce2 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003cd4:	4bc3      	ldr	r3, [pc, #780]	@ (8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003cd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cd8:	4ac2      	ldr	r2, [pc, #776]	@ (8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003cda:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003cde:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8003ce0:	e008      	b.n	8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003ce2:	2301      	movs	r3, #1
 8003ce4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003ce8:	e004      	b.n	8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8003cea:	bf00      	nop
 8003cec:	e002      	b.n	8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8003cee:	bf00      	nop
 8003cf0:	e000      	b.n	8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8003cf2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003cf4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d10b      	bne.n	8003d14 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003cfc:	4bb9      	ldr	r3, [pc, #740]	@ (8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003cfe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d00:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003d04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d08:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d0c:	4ab5      	ldr	r2, [pc, #724]	@ (8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003d0e:	430b      	orrs	r3, r1
 8003d10:	6553      	str	r3, [r2, #84]	@ 0x54
 8003d12:	e003      	b.n	8003d1c <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d14:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d18:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003d1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d24:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8003d28:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003d2a:	2300      	movs	r3, #0
 8003d2c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003d2e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8003d32:	460b      	mov	r3, r1
 8003d34:	4313      	orrs	r3, r2
 8003d36:	d009      	beq.n	8003d4c <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003d38:	4baa      	ldr	r3, [pc, #680]	@ (8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003d3a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d3c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8003d40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d44:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d46:	4aa7      	ldr	r2, [pc, #668]	@ (8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003d48:	430b      	orrs	r3, r1
 8003d4a:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8003d4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d54:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8003d58:	653b      	str	r3, [r7, #80]	@ 0x50
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	657b      	str	r3, [r7, #84]	@ 0x54
 8003d5e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8003d62:	460b      	mov	r3, r1
 8003d64:	4313      	orrs	r3, r2
 8003d66:	d00a      	beq.n	8003d7e <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8003d68:	4b9e      	ldr	r3, [pc, #632]	@ (8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003d6a:	691b      	ldr	r3, [r3, #16]
 8003d6c:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8003d70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d74:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8003d78:	4a9a      	ldr	r2, [pc, #616]	@ (8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003d7a:	430b      	orrs	r3, r1
 8003d7c:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003d7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d86:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8003d8a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003d8c:	2300      	movs	r3, #0
 8003d8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003d90:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8003d94:	460b      	mov	r3, r1
 8003d96:	4313      	orrs	r3, r2
 8003d98:	d009      	beq.n	8003dae <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003d9a:	4b92      	ldr	r3, [pc, #584]	@ (8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003d9c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d9e:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8003da2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003da6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003da8:	4a8e      	ldr	r2, [pc, #568]	@ (8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003daa:	430b      	orrs	r3, r1
 8003dac:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8003dae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003db2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003db6:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8003dba:	643b      	str	r3, [r7, #64]	@ 0x40
 8003dbc:	2300      	movs	r3, #0
 8003dbe:	647b      	str	r3, [r7, #68]	@ 0x44
 8003dc0:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8003dc4:	460b      	mov	r3, r1
 8003dc6:	4313      	orrs	r3, r2
 8003dc8:	d00e      	beq.n	8003de8 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003dca:	4b86      	ldr	r3, [pc, #536]	@ (8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003dcc:	691b      	ldr	r3, [r3, #16]
 8003dce:	4a85      	ldr	r2, [pc, #532]	@ (8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003dd0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003dd4:	6113      	str	r3, [r2, #16]
 8003dd6:	4b83      	ldr	r3, [pc, #524]	@ (8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003dd8:	6919      	ldr	r1, [r3, #16]
 8003dda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dde:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8003de2:	4a80      	ldr	r2, [pc, #512]	@ (8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003de4:	430b      	orrs	r3, r1
 8003de6:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8003de8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003df0:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8003df4:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003df6:	2300      	movs	r3, #0
 8003df8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003dfa:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8003dfe:	460b      	mov	r3, r1
 8003e00:	4313      	orrs	r3, r2
 8003e02:	d009      	beq.n	8003e18 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8003e04:	4b77      	ldr	r3, [pc, #476]	@ (8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003e06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e08:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003e0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e12:	4a74      	ldr	r2, [pc, #464]	@ (8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003e14:	430b      	orrs	r3, r1
 8003e16:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003e18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e20:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8003e24:	633b      	str	r3, [r7, #48]	@ 0x30
 8003e26:	2300      	movs	r3, #0
 8003e28:	637b      	str	r3, [r7, #52]	@ 0x34
 8003e2a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8003e2e:	460b      	mov	r3, r1
 8003e30:	4313      	orrs	r3, r2
 8003e32:	d00a      	beq.n	8003e4a <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003e34:	4b6b      	ldr	r3, [pc, #428]	@ (8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003e36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e38:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8003e3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e40:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003e44:	4a67      	ldr	r2, [pc, #412]	@ (8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003e46:	430b      	orrs	r3, r1
 8003e48:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8003e4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e52:	2100      	movs	r1, #0
 8003e54:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003e56:	f003 0301 	and.w	r3, r3, #1
 8003e5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003e5c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8003e60:	460b      	mov	r3, r1
 8003e62:	4313      	orrs	r3, r2
 8003e64:	d011      	beq.n	8003e8a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003e66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e6a:	3308      	adds	r3, #8
 8003e6c:	2100      	movs	r1, #0
 8003e6e:	4618      	mov	r0, r3
 8003e70:	f001 fa4a 	bl	8005308 <RCCEx_PLL2_Config>
 8003e74:	4603      	mov	r3, r0
 8003e76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8003e7a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d003      	beq.n	8003e8a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e82:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e86:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8003e8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e92:	2100      	movs	r1, #0
 8003e94:	6239      	str	r1, [r7, #32]
 8003e96:	f003 0302 	and.w	r3, r3, #2
 8003e9a:	627b      	str	r3, [r7, #36]	@ 0x24
 8003e9c:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8003ea0:	460b      	mov	r3, r1
 8003ea2:	4313      	orrs	r3, r2
 8003ea4:	d011      	beq.n	8003eca <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003ea6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003eaa:	3308      	adds	r3, #8
 8003eac:	2101      	movs	r1, #1
 8003eae:	4618      	mov	r0, r3
 8003eb0:	f001 fa2a 	bl	8005308 <RCCEx_PLL2_Config>
 8003eb4:	4603      	mov	r3, r0
 8003eb6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8003eba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d003      	beq.n	8003eca <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ec2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ec6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8003eca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ece:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ed2:	2100      	movs	r1, #0
 8003ed4:	61b9      	str	r1, [r7, #24]
 8003ed6:	f003 0304 	and.w	r3, r3, #4
 8003eda:	61fb      	str	r3, [r7, #28]
 8003edc:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8003ee0:	460b      	mov	r3, r1
 8003ee2:	4313      	orrs	r3, r2
 8003ee4:	d011      	beq.n	8003f0a <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003ee6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003eea:	3308      	adds	r3, #8
 8003eec:	2102      	movs	r1, #2
 8003eee:	4618      	mov	r0, r3
 8003ef0:	f001 fa0a 	bl	8005308 <RCCEx_PLL2_Config>
 8003ef4:	4603      	mov	r3, r0
 8003ef6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8003efa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d003      	beq.n	8003f0a <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f06:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8003f0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f12:	2100      	movs	r1, #0
 8003f14:	6139      	str	r1, [r7, #16]
 8003f16:	f003 0308 	and.w	r3, r3, #8
 8003f1a:	617b      	str	r3, [r7, #20]
 8003f1c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8003f20:	460b      	mov	r3, r1
 8003f22:	4313      	orrs	r3, r2
 8003f24:	d011      	beq.n	8003f4a <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003f26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f2a:	3328      	adds	r3, #40	@ 0x28
 8003f2c:	2100      	movs	r1, #0
 8003f2e:	4618      	mov	r0, r3
 8003f30:	f001 fa9c 	bl	800546c <RCCEx_PLL3_Config>
 8003f34:	4603      	mov	r3, r0
 8003f36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8003f3a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d003      	beq.n	8003f4a <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f42:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f46:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8003f4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f52:	2100      	movs	r1, #0
 8003f54:	60b9      	str	r1, [r7, #8]
 8003f56:	f003 0310 	and.w	r3, r3, #16
 8003f5a:	60fb      	str	r3, [r7, #12]
 8003f5c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8003f60:	460b      	mov	r3, r1
 8003f62:	4313      	orrs	r3, r2
 8003f64:	d011      	beq.n	8003f8a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003f66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f6a:	3328      	adds	r3, #40	@ 0x28
 8003f6c:	2101      	movs	r1, #1
 8003f6e:	4618      	mov	r0, r3
 8003f70:	f001 fa7c 	bl	800546c <RCCEx_PLL3_Config>
 8003f74:	4603      	mov	r3, r0
 8003f76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8003f7a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d003      	beq.n	8003f8a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f82:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f86:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8003f8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f92:	2100      	movs	r1, #0
 8003f94:	6039      	str	r1, [r7, #0]
 8003f96:	f003 0320 	and.w	r3, r3, #32
 8003f9a:	607b      	str	r3, [r7, #4]
 8003f9c:	e9d7 1200 	ldrd	r1, r2, [r7]
 8003fa0:	460b      	mov	r3, r1
 8003fa2:	4313      	orrs	r3, r2
 8003fa4:	d011      	beq.n	8003fca <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003fa6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003faa:	3328      	adds	r3, #40	@ 0x28
 8003fac:	2102      	movs	r1, #2
 8003fae:	4618      	mov	r0, r3
 8003fb0:	f001 fa5c 	bl	800546c <RCCEx_PLL3_Config>
 8003fb4:	4603      	mov	r3, r0
 8003fb6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8003fba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d003      	beq.n	8003fca <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fc2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fc6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8003fca:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d101      	bne.n	8003fd6 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	e000      	b.n	8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8003fd6:	2301      	movs	r3, #1
}
 8003fd8:	4618      	mov	r0, r3
 8003fda:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003fe4:	58024400 	.word	0x58024400

08003fe8 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b090      	sub	sp, #64	@ 0x40
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8003ff2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003ff6:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8003ffa:	430b      	orrs	r3, r1
 8003ffc:	f040 8094 	bne.w	8004128 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8004000:	4b9e      	ldr	r3, [pc, #632]	@ (800427c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8004002:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004004:	f003 0307 	and.w	r3, r3, #7
 8004008:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800400a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800400c:	2b04      	cmp	r3, #4
 800400e:	f200 8087 	bhi.w	8004120 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8004012:	a201      	add	r2, pc, #4	@ (adr r2, 8004018 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8004014:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004018:	0800402d 	.word	0x0800402d
 800401c:	08004055 	.word	0x08004055
 8004020:	0800407d 	.word	0x0800407d
 8004024:	08004119 	.word	0x08004119
 8004028:	080040a5 	.word	0x080040a5
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800402c:	4b93      	ldr	r3, [pc, #588]	@ (800427c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004034:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004038:	d108      	bne.n	800404c <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800403a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800403e:	4618      	mov	r0, r3
 8004040:	f001 f810 	bl	8005064 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8004044:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004046:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004048:	f000 bd45 	b.w	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800404c:	2300      	movs	r3, #0
 800404e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004050:	f000 bd41 	b.w	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004054:	4b89      	ldr	r3, [pc, #548]	@ (800427c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800405c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004060:	d108      	bne.n	8004074 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004062:	f107 0318 	add.w	r3, r7, #24
 8004066:	4618      	mov	r0, r3
 8004068:	f000 fd54 	bl	8004b14 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800406c:	69bb      	ldr	r3, [r7, #24]
 800406e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004070:	f000 bd31 	b.w	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004074:	2300      	movs	r3, #0
 8004076:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004078:	f000 bd2d 	b.w	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800407c:	4b7f      	ldr	r3, [pc, #508]	@ (800427c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004084:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004088:	d108      	bne.n	800409c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800408a:	f107 030c 	add.w	r3, r7, #12
 800408e:	4618      	mov	r0, r3
 8004090:	f000 fe94 	bl	8004dbc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004098:	f000 bd1d 	b.w	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800409c:	2300      	movs	r3, #0
 800409e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80040a0:	f000 bd19 	b.w	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80040a4:	4b75      	ldr	r3, [pc, #468]	@ (800427c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80040a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040a8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80040ac:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80040ae:	4b73      	ldr	r3, [pc, #460]	@ (800427c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f003 0304 	and.w	r3, r3, #4
 80040b6:	2b04      	cmp	r3, #4
 80040b8:	d10c      	bne.n	80040d4 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 80040ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d109      	bne.n	80040d4 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80040c0:	4b6e      	ldr	r3, [pc, #440]	@ (800427c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	08db      	lsrs	r3, r3, #3
 80040c6:	f003 0303 	and.w	r3, r3, #3
 80040ca:	4a6d      	ldr	r2, [pc, #436]	@ (8004280 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80040cc:	fa22 f303 	lsr.w	r3, r2, r3
 80040d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80040d2:	e01f      	b.n	8004114 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80040d4:	4b69      	ldr	r3, [pc, #420]	@ (800427c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040dc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80040e0:	d106      	bne.n	80040f0 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 80040e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80040e4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80040e8:	d102      	bne.n	80040f0 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80040ea:	4b66      	ldr	r3, [pc, #408]	@ (8004284 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80040ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80040ee:	e011      	b.n	8004114 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80040f0:	4b62      	ldr	r3, [pc, #392]	@ (800427c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040f8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80040fc:	d106      	bne.n	800410c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 80040fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004100:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004104:	d102      	bne.n	800410c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8004106:	4b60      	ldr	r3, [pc, #384]	@ (8004288 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8004108:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800410a:	e003      	b.n	8004114 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800410c:	2300      	movs	r3, #0
 800410e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8004110:	f000 bce1 	b.w	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8004114:	f000 bcdf 	b.w	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8004118:	4b5c      	ldr	r3, [pc, #368]	@ (800428c <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800411a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800411c:	f000 bcdb 	b.w	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8004120:	2300      	movs	r3, #0
 8004122:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004124:	f000 bcd7 	b.w	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8004128:	e9d7 2300 	ldrd	r2, r3, [r7]
 800412c:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8004130:	430b      	orrs	r3, r1
 8004132:	f040 80ad 	bne.w	8004290 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 8004136:	4b51      	ldr	r3, [pc, #324]	@ (800427c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8004138:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800413a:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800413e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8004140:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004142:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004146:	d056      	beq.n	80041f6 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8004148:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800414a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800414e:	f200 8090 	bhi.w	8004272 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8004152:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004154:	2bc0      	cmp	r3, #192	@ 0xc0
 8004156:	f000 8088 	beq.w	800426a <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 800415a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800415c:	2bc0      	cmp	r3, #192	@ 0xc0
 800415e:	f200 8088 	bhi.w	8004272 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8004162:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004164:	2b80      	cmp	r3, #128	@ 0x80
 8004166:	d032      	beq.n	80041ce <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8004168:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800416a:	2b80      	cmp	r3, #128	@ 0x80
 800416c:	f200 8081 	bhi.w	8004272 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8004170:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004172:	2b00      	cmp	r3, #0
 8004174:	d003      	beq.n	800417e <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8004176:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004178:	2b40      	cmp	r3, #64	@ 0x40
 800417a:	d014      	beq.n	80041a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 800417c:	e079      	b.n	8004272 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800417e:	4b3f      	ldr	r3, [pc, #252]	@ (800427c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004186:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800418a:	d108      	bne.n	800419e <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800418c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004190:	4618      	mov	r0, r3
 8004192:	f000 ff67 	bl	8005064 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8004196:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004198:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800419a:	f000 bc9c 	b.w	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800419e:	2300      	movs	r3, #0
 80041a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80041a2:	f000 bc98 	b.w	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80041a6:	4b35      	ldr	r3, [pc, #212]	@ (800427c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80041ae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80041b2:	d108      	bne.n	80041c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80041b4:	f107 0318 	add.w	r3, r7, #24
 80041b8:	4618      	mov	r0, r3
 80041ba:	f000 fcab 	bl	8004b14 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80041be:	69bb      	ldr	r3, [r7, #24]
 80041c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80041c2:	f000 bc88 	b.w	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80041c6:	2300      	movs	r3, #0
 80041c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80041ca:	f000 bc84 	b.w	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80041ce:	4b2b      	ldr	r3, [pc, #172]	@ (800427c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80041d6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80041da:	d108      	bne.n	80041ee <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80041dc:	f107 030c 	add.w	r3, r7, #12
 80041e0:	4618      	mov	r0, r3
 80041e2:	f000 fdeb 	bl	8004dbc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80041ea:	f000 bc74 	b.w	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80041ee:	2300      	movs	r3, #0
 80041f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80041f2:	f000 bc70 	b.w	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80041f6:	4b21      	ldr	r3, [pc, #132]	@ (800427c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80041f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80041fa:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80041fe:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004200:	4b1e      	ldr	r3, [pc, #120]	@ (800427c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f003 0304 	and.w	r3, r3, #4
 8004208:	2b04      	cmp	r3, #4
 800420a:	d10c      	bne.n	8004226 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 800420c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800420e:	2b00      	cmp	r3, #0
 8004210:	d109      	bne.n	8004226 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004212:	4b1a      	ldr	r3, [pc, #104]	@ (800427c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	08db      	lsrs	r3, r3, #3
 8004218:	f003 0303 	and.w	r3, r3, #3
 800421c:	4a18      	ldr	r2, [pc, #96]	@ (8004280 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800421e:	fa22 f303 	lsr.w	r3, r2, r3
 8004222:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004224:	e01f      	b.n	8004266 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8004226:	4b15      	ldr	r3, [pc, #84]	@ (800427c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800422e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004232:	d106      	bne.n	8004242 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8004234:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004236:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800423a:	d102      	bne.n	8004242 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800423c:	4b11      	ldr	r3, [pc, #68]	@ (8004284 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800423e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004240:	e011      	b.n	8004266 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8004242:	4b0e      	ldr	r3, [pc, #56]	@ (800427c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800424a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800424e:	d106      	bne.n	800425e <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 8004250:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004252:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004256:	d102      	bne.n	800425e <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8004258:	4b0b      	ldr	r3, [pc, #44]	@ (8004288 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800425a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800425c:	e003      	b.n	8004266 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800425e:	2300      	movs	r3, #0
 8004260:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8004262:	f000 bc38 	b.w	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8004266:	f000 bc36 	b.w	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800426a:	4b08      	ldr	r3, [pc, #32]	@ (800428c <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800426c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800426e:	f000 bc32 	b.w	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8004272:	2300      	movs	r3, #0
 8004274:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004276:	f000 bc2e 	b.w	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800427a:	bf00      	nop
 800427c:	58024400 	.word	0x58024400
 8004280:	03d09000 	.word	0x03d09000
 8004284:	003d0900 	.word	0x003d0900
 8004288:	018cba80 	.word	0x018cba80
 800428c:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8004290:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004294:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8004298:	430b      	orrs	r3, r1
 800429a:	f040 809c 	bne.w	80043d6 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800429e:	4b9e      	ldr	r3, [pc, #632]	@ (8004518 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80042a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042a2:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 80042a6:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80042a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042aa:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80042ae:	d054      	beq.n	800435a <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 80042b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042b2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80042b6:	f200 808b 	bhi.w	80043d0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80042ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042bc:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80042c0:	f000 8083 	beq.w	80043ca <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 80042c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042c6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80042ca:	f200 8081 	bhi.w	80043d0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80042ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042d0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80042d4:	d02f      	beq.n	8004336 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 80042d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042d8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80042dc:	d878      	bhi.n	80043d0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80042de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d004      	beq.n	80042ee <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 80042e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042e6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80042ea:	d012      	beq.n	8004312 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 80042ec:	e070      	b.n	80043d0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80042ee:	4b8a      	ldr	r3, [pc, #552]	@ (8004518 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042f6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80042fa:	d107      	bne.n	800430c <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80042fc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004300:	4618      	mov	r0, r3
 8004302:	f000 feaf 	bl	8005064 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8004306:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004308:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800430a:	e3e4      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800430c:	2300      	movs	r3, #0
 800430e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004310:	e3e1      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004312:	4b81      	ldr	r3, [pc, #516]	@ (8004518 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800431a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800431e:	d107      	bne.n	8004330 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004320:	f107 0318 	add.w	r3, r7, #24
 8004324:	4618      	mov	r0, r3
 8004326:	f000 fbf5 	bl	8004b14 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800432a:	69bb      	ldr	r3, [r7, #24]
 800432c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800432e:	e3d2      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004330:	2300      	movs	r3, #0
 8004332:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004334:	e3cf      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004336:	4b78      	ldr	r3, [pc, #480]	@ (8004518 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800433e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004342:	d107      	bne.n	8004354 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004344:	f107 030c 	add.w	r3, r7, #12
 8004348:	4618      	mov	r0, r3
 800434a:	f000 fd37 	bl	8004dbc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004352:	e3c0      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004354:	2300      	movs	r3, #0
 8004356:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004358:	e3bd      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800435a:	4b6f      	ldr	r3, [pc, #444]	@ (8004518 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800435c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800435e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004362:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004364:	4b6c      	ldr	r3, [pc, #432]	@ (8004518 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f003 0304 	and.w	r3, r3, #4
 800436c:	2b04      	cmp	r3, #4
 800436e:	d10c      	bne.n	800438a <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8004370:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004372:	2b00      	cmp	r3, #0
 8004374:	d109      	bne.n	800438a <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004376:	4b68      	ldr	r3, [pc, #416]	@ (8004518 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	08db      	lsrs	r3, r3, #3
 800437c:	f003 0303 	and.w	r3, r3, #3
 8004380:	4a66      	ldr	r2, [pc, #408]	@ (800451c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8004382:	fa22 f303 	lsr.w	r3, r2, r3
 8004386:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004388:	e01e      	b.n	80043c8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800438a:	4b63      	ldr	r3, [pc, #396]	@ (8004518 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004392:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004396:	d106      	bne.n	80043a6 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8004398:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800439a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800439e:	d102      	bne.n	80043a6 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80043a0:	4b5f      	ldr	r3, [pc, #380]	@ (8004520 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 80043a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80043a4:	e010      	b.n	80043c8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80043a6:	4b5c      	ldr	r3, [pc, #368]	@ (8004518 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043ae:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80043b2:	d106      	bne.n	80043c2 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 80043b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80043b6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80043ba:	d102      	bne.n	80043c2 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80043bc:	4b59      	ldr	r3, [pc, #356]	@ (8004524 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 80043be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80043c0:	e002      	b.n	80043c8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80043c2:	2300      	movs	r3, #0
 80043c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80043c6:	e386      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80043c8:	e385      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80043ca:	4b57      	ldr	r3, [pc, #348]	@ (8004528 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 80043cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80043ce:	e382      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 80043d0:	2300      	movs	r3, #0
 80043d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80043d4:	e37f      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 80043d6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80043da:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 80043de:	430b      	orrs	r3, r1
 80043e0:	f040 80a7 	bne.w	8004532 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 80043e4:	4b4c      	ldr	r3, [pc, #304]	@ (8004518 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80043e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043e8:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 80043ec:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80043ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043f0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80043f4:	d055      	beq.n	80044a2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 80043f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043f8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80043fc:	f200 8096 	bhi.w	800452c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8004400:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004402:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004406:	f000 8084 	beq.w	8004512 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800440a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800440c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004410:	f200 808c 	bhi.w	800452c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8004414:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004416:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800441a:	d030      	beq.n	800447e <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 800441c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800441e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004422:	f200 8083 	bhi.w	800452c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8004426:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004428:	2b00      	cmp	r3, #0
 800442a:	d004      	beq.n	8004436 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 800442c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800442e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004432:	d012      	beq.n	800445a <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8004434:	e07a      	b.n	800452c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8004436:	4b38      	ldr	r3, [pc, #224]	@ (8004518 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800443e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004442:	d107      	bne.n	8004454 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004444:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004448:	4618      	mov	r0, r3
 800444a:	f000 fe0b 	bl	8005064 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800444e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004450:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004452:	e340      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004454:	2300      	movs	r3, #0
 8004456:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004458:	e33d      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800445a:	4b2f      	ldr	r3, [pc, #188]	@ (8004518 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004462:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004466:	d107      	bne.n	8004478 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004468:	f107 0318 	add.w	r3, r7, #24
 800446c:	4618      	mov	r0, r3
 800446e:	f000 fb51 	bl	8004b14 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8004472:	69bb      	ldr	r3, [r7, #24]
 8004474:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004476:	e32e      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004478:	2300      	movs	r3, #0
 800447a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800447c:	e32b      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800447e:	4b26      	ldr	r3, [pc, #152]	@ (8004518 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004486:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800448a:	d107      	bne.n	800449c <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800448c:	f107 030c 	add.w	r3, r7, #12
 8004490:	4618      	mov	r0, r3
 8004492:	f000 fc93 	bl	8004dbc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800449a:	e31c      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800449c:	2300      	movs	r3, #0
 800449e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80044a0:	e319      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80044a2:	4b1d      	ldr	r3, [pc, #116]	@ (8004518 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80044a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044a6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80044aa:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80044ac:	4b1a      	ldr	r3, [pc, #104]	@ (8004518 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f003 0304 	and.w	r3, r3, #4
 80044b4:	2b04      	cmp	r3, #4
 80044b6:	d10c      	bne.n	80044d2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 80044b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d109      	bne.n	80044d2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80044be:	4b16      	ldr	r3, [pc, #88]	@ (8004518 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	08db      	lsrs	r3, r3, #3
 80044c4:	f003 0303 	and.w	r3, r3, #3
 80044c8:	4a14      	ldr	r2, [pc, #80]	@ (800451c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 80044ca:	fa22 f303 	lsr.w	r3, r2, r3
 80044ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80044d0:	e01e      	b.n	8004510 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80044d2:	4b11      	ldr	r3, [pc, #68]	@ (8004518 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044da:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80044de:	d106      	bne.n	80044ee <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 80044e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80044e2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80044e6:	d102      	bne.n	80044ee <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80044e8:	4b0d      	ldr	r3, [pc, #52]	@ (8004520 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 80044ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80044ec:	e010      	b.n	8004510 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80044ee:	4b0a      	ldr	r3, [pc, #40]	@ (8004518 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044f6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80044fa:	d106      	bne.n	800450a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 80044fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80044fe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004502:	d102      	bne.n	800450a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8004504:	4b07      	ldr	r3, [pc, #28]	@ (8004524 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8004506:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004508:	e002      	b.n	8004510 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800450a:	2300      	movs	r3, #0
 800450c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800450e:	e2e2      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8004510:	e2e1      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8004512:	4b05      	ldr	r3, [pc, #20]	@ (8004528 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8004514:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004516:	e2de      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8004518:	58024400 	.word	0x58024400
 800451c:	03d09000 	.word	0x03d09000
 8004520:	003d0900 	.word	0x003d0900
 8004524:	018cba80 	.word	0x018cba80
 8004528:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 800452c:	2300      	movs	r3, #0
 800452e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004530:	e2d1      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8004532:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004536:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800453a:	430b      	orrs	r3, r1
 800453c:	f040 809c 	bne.w	8004678 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8004540:	4b93      	ldr	r3, [pc, #588]	@ (8004790 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004542:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004544:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8004548:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800454a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800454c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004550:	d054      	beq.n	80045fc <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8004552:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004554:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004558:	f200 808b 	bhi.w	8004672 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800455c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800455e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004562:	f000 8083 	beq.w	800466c <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8004566:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004568:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800456c:	f200 8081 	bhi.w	8004672 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8004570:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004572:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004576:	d02f      	beq.n	80045d8 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8004578:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800457a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800457e:	d878      	bhi.n	8004672 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8004580:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004582:	2b00      	cmp	r3, #0
 8004584:	d004      	beq.n	8004590 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8004586:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004588:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800458c:	d012      	beq.n	80045b4 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800458e:	e070      	b.n	8004672 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8004590:	4b7f      	ldr	r3, [pc, #508]	@ (8004790 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004598:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800459c:	d107      	bne.n	80045ae <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800459e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80045a2:	4618      	mov	r0, r3
 80045a4:	f000 fd5e 	bl	8005064 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80045a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80045ac:	e293      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80045ae:	2300      	movs	r3, #0
 80045b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80045b2:	e290      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80045b4:	4b76      	ldr	r3, [pc, #472]	@ (8004790 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80045bc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80045c0:	d107      	bne.n	80045d2 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80045c2:	f107 0318 	add.w	r3, r7, #24
 80045c6:	4618      	mov	r0, r3
 80045c8:	f000 faa4 	bl	8004b14 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80045cc:	69bb      	ldr	r3, [r7, #24]
 80045ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80045d0:	e281      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80045d2:	2300      	movs	r3, #0
 80045d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80045d6:	e27e      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80045d8:	4b6d      	ldr	r3, [pc, #436]	@ (8004790 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80045e0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80045e4:	d107      	bne.n	80045f6 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80045e6:	f107 030c 	add.w	r3, r7, #12
 80045ea:	4618      	mov	r0, r3
 80045ec:	f000 fbe6 	bl	8004dbc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80045f4:	e26f      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80045f6:	2300      	movs	r3, #0
 80045f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80045fa:	e26c      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80045fc:	4b64      	ldr	r3, [pc, #400]	@ (8004790 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80045fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004600:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004604:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004606:	4b62      	ldr	r3, [pc, #392]	@ (8004790 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f003 0304 	and.w	r3, r3, #4
 800460e:	2b04      	cmp	r3, #4
 8004610:	d10c      	bne.n	800462c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 8004612:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004614:	2b00      	cmp	r3, #0
 8004616:	d109      	bne.n	800462c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004618:	4b5d      	ldr	r3, [pc, #372]	@ (8004790 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	08db      	lsrs	r3, r3, #3
 800461e:	f003 0303 	and.w	r3, r3, #3
 8004622:	4a5c      	ldr	r2, [pc, #368]	@ (8004794 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8004624:	fa22 f303 	lsr.w	r3, r2, r3
 8004628:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800462a:	e01e      	b.n	800466a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800462c:	4b58      	ldr	r3, [pc, #352]	@ (8004790 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004634:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004638:	d106      	bne.n	8004648 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 800463a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800463c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004640:	d102      	bne.n	8004648 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8004642:	4b55      	ldr	r3, [pc, #340]	@ (8004798 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8004644:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004646:	e010      	b.n	800466a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8004648:	4b51      	ldr	r3, [pc, #324]	@ (8004790 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004650:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004654:	d106      	bne.n	8004664 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 8004656:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004658:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800465c:	d102      	bne.n	8004664 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800465e:	4b4f      	ldr	r3, [pc, #316]	@ (800479c <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8004660:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004662:	e002      	b.n	800466a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8004664:	2300      	movs	r3, #0
 8004666:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8004668:	e235      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800466a:	e234      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800466c:	4b4c      	ldr	r3, [pc, #304]	@ (80047a0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 800466e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004670:	e231      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8004672:	2300      	movs	r3, #0
 8004674:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004676:	e22e      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8004678:	e9d7 2300 	ldrd	r2, r3, [r7]
 800467c:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8004680:	430b      	orrs	r3, r1
 8004682:	f040 808f 	bne.w	80047a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8004686:	4b42      	ldr	r3, [pc, #264]	@ (8004790 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004688:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800468a:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800468e:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8004690:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004692:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004696:	d06b      	beq.n	8004770 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8004698:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800469a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800469e:	d874      	bhi.n	800478a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 80046a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046a2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80046a6:	d056      	beq.n	8004756 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 80046a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046aa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80046ae:	d86c      	bhi.n	800478a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 80046b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046b2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80046b6:	d03b      	beq.n	8004730 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 80046b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046ba:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80046be:	d864      	bhi.n	800478a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 80046c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046c2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80046c6:	d021      	beq.n	800470c <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 80046c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046ca:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80046ce:	d85c      	bhi.n	800478a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 80046d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d004      	beq.n	80046e0 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 80046d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80046dc:	d004      	beq.n	80046e8 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 80046de:	e054      	b.n	800478a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 80046e0:	f7fe fa62 	bl	8002ba8 <HAL_RCC_GetPCLK1Freq>
 80046e4:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80046e6:	e1f6      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80046e8:	4b29      	ldr	r3, [pc, #164]	@ (8004790 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80046f0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80046f4:	d107      	bne.n	8004706 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80046f6:	f107 0318 	add.w	r3, r7, #24
 80046fa:	4618      	mov	r0, r3
 80046fc:	f000 fa0a 	bl	8004b14 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004700:	69fb      	ldr	r3, [r7, #28]
 8004702:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004704:	e1e7      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004706:	2300      	movs	r3, #0
 8004708:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800470a:	e1e4      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800470c:	4b20      	ldr	r3, [pc, #128]	@ (8004790 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004714:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004718:	d107      	bne.n	800472a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800471a:	f107 030c 	add.w	r3, r7, #12
 800471e:	4618      	mov	r0, r3
 8004720:	f000 fb4c 	bl	8004dbc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8004724:	693b      	ldr	r3, [r7, #16]
 8004726:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004728:	e1d5      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800472a:	2300      	movs	r3, #0
 800472c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800472e:	e1d2      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004730:	4b17      	ldr	r3, [pc, #92]	@ (8004790 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f003 0304 	and.w	r3, r3, #4
 8004738:	2b04      	cmp	r3, #4
 800473a:	d109      	bne.n	8004750 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800473c:	4b14      	ldr	r3, [pc, #80]	@ (8004790 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	08db      	lsrs	r3, r3, #3
 8004742:	f003 0303 	and.w	r3, r3, #3
 8004746:	4a13      	ldr	r2, [pc, #76]	@ (8004794 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8004748:	fa22 f303 	lsr.w	r3, r2, r3
 800474c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800474e:	e1c2      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004750:	2300      	movs	r3, #0
 8004752:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004754:	e1bf      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8004756:	4b0e      	ldr	r3, [pc, #56]	@ (8004790 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800475e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004762:	d102      	bne.n	800476a <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 8004764:	4b0c      	ldr	r3, [pc, #48]	@ (8004798 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8004766:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004768:	e1b5      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800476a:	2300      	movs	r3, #0
 800476c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800476e:	e1b2      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004770:	4b07      	ldr	r3, [pc, #28]	@ (8004790 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004778:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800477c:	d102      	bne.n	8004784 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 800477e:	4b07      	ldr	r3, [pc, #28]	@ (800479c <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8004780:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004782:	e1a8      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004784:	2300      	movs	r3, #0
 8004786:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004788:	e1a5      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800478a:	2300      	movs	r3, #0
 800478c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800478e:	e1a2      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8004790:	58024400 	.word	0x58024400
 8004794:	03d09000 	.word	0x03d09000
 8004798:	003d0900 	.word	0x003d0900
 800479c:	018cba80 	.word	0x018cba80
 80047a0:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 80047a4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80047a8:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 80047ac:	430b      	orrs	r3, r1
 80047ae:	d173      	bne.n	8004898 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 80047b0:	4b9c      	ldr	r3, [pc, #624]	@ (8004a24 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80047b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047b4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80047b8:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80047ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047bc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80047c0:	d02f      	beq.n	8004822 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 80047c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047c4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80047c8:	d863      	bhi.n	8004892 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 80047ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d004      	beq.n	80047da <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 80047d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047d2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80047d6:	d012      	beq.n	80047fe <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 80047d8:	e05b      	b.n	8004892 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80047da:	4b92      	ldr	r3, [pc, #584]	@ (8004a24 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80047e2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80047e6:	d107      	bne.n	80047f8 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80047e8:	f107 0318 	add.w	r3, r7, #24
 80047ec:	4618      	mov	r0, r3
 80047ee:	f000 f991 	bl	8004b14 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80047f2:	69bb      	ldr	r3, [r7, #24]
 80047f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80047f6:	e16e      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80047f8:	2300      	movs	r3, #0
 80047fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80047fc:	e16b      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80047fe:	4b89      	ldr	r3, [pc, #548]	@ (8004a24 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004806:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800480a:	d107      	bne.n	800481c <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800480c:	f107 030c 	add.w	r3, r7, #12
 8004810:	4618      	mov	r0, r3
 8004812:	f000 fad3 	bl	8004dbc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8004816:	697b      	ldr	r3, [r7, #20]
 8004818:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800481a:	e15c      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800481c:	2300      	movs	r3, #0
 800481e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004820:	e159      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8004822:	4b80      	ldr	r3, [pc, #512]	@ (8004a24 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004824:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004826:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800482a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800482c:	4b7d      	ldr	r3, [pc, #500]	@ (8004a24 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f003 0304 	and.w	r3, r3, #4
 8004834:	2b04      	cmp	r3, #4
 8004836:	d10c      	bne.n	8004852 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8004838:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800483a:	2b00      	cmp	r3, #0
 800483c:	d109      	bne.n	8004852 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800483e:	4b79      	ldr	r3, [pc, #484]	@ (8004a24 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	08db      	lsrs	r3, r3, #3
 8004844:	f003 0303 	and.w	r3, r3, #3
 8004848:	4a77      	ldr	r2, [pc, #476]	@ (8004a28 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800484a:	fa22 f303 	lsr.w	r3, r2, r3
 800484e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004850:	e01e      	b.n	8004890 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8004852:	4b74      	ldr	r3, [pc, #464]	@ (8004a24 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800485a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800485e:	d106      	bne.n	800486e <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8004860:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004862:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004866:	d102      	bne.n	800486e <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8004868:	4b70      	ldr	r3, [pc, #448]	@ (8004a2c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800486a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800486c:	e010      	b.n	8004890 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800486e:	4b6d      	ldr	r3, [pc, #436]	@ (8004a24 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004876:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800487a:	d106      	bne.n	800488a <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 800487c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800487e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004882:	d102      	bne.n	800488a <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8004884:	4b6a      	ldr	r3, [pc, #424]	@ (8004a30 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8004886:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004888:	e002      	b.n	8004890 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800488a:	2300      	movs	r3, #0
 800488c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800488e:	e122      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8004890:	e121      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8004892:	2300      	movs	r3, #0
 8004894:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004896:	e11e      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8004898:	e9d7 2300 	ldrd	r2, r3, [r7]
 800489c:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 80048a0:	430b      	orrs	r3, r1
 80048a2:	d133      	bne.n	800490c <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 80048a4:	4b5f      	ldr	r3, [pc, #380]	@ (8004a24 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80048a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80048ac:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80048ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d004      	beq.n	80048be <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 80048b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048b6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80048ba:	d012      	beq.n	80048e2 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 80048bc:	e023      	b.n	8004906 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80048be:	4b59      	ldr	r3, [pc, #356]	@ (8004a24 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048c6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80048ca:	d107      	bne.n	80048dc <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80048cc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80048d0:	4618      	mov	r0, r3
 80048d2:	f000 fbc7 	bl	8005064 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80048d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80048da:	e0fc      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80048dc:	2300      	movs	r3, #0
 80048de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80048e0:	e0f9      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80048e2:	4b50      	ldr	r3, [pc, #320]	@ (8004a24 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80048ea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80048ee:	d107      	bne.n	8004900 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80048f0:	f107 0318 	add.w	r3, r7, #24
 80048f4:	4618      	mov	r0, r3
 80048f6:	f000 f90d 	bl	8004b14 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80048fa:	6a3b      	ldr	r3, [r7, #32]
 80048fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80048fe:	e0ea      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004900:	2300      	movs	r3, #0
 8004902:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004904:	e0e7      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8004906:	2300      	movs	r3, #0
 8004908:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800490a:	e0e4      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800490c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004910:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8004914:	430b      	orrs	r3, r1
 8004916:	f040 808d 	bne.w	8004a34 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800491a:	4b42      	ldr	r3, [pc, #264]	@ (8004a24 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800491c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800491e:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8004922:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8004924:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004926:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800492a:	d06b      	beq.n	8004a04 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 800492c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800492e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004932:	d874      	bhi.n	8004a1e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8004934:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004936:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800493a:	d056      	beq.n	80049ea <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 800493c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800493e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004942:	d86c      	bhi.n	8004a1e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8004944:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004946:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800494a:	d03b      	beq.n	80049c4 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 800494c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800494e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004952:	d864      	bhi.n	8004a1e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8004954:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004956:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800495a:	d021      	beq.n	80049a0 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800495c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800495e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004962:	d85c      	bhi.n	8004a1e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8004964:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004966:	2b00      	cmp	r3, #0
 8004968:	d004      	beq.n	8004974 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 800496a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800496c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004970:	d004      	beq.n	800497c <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 8004972:	e054      	b.n	8004a1e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8004974:	f000 f8b8 	bl	8004ae8 <HAL_RCCEx_GetD3PCLK1Freq>
 8004978:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800497a:	e0ac      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800497c:	4b29      	ldr	r3, [pc, #164]	@ (8004a24 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004984:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004988:	d107      	bne.n	800499a <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800498a:	f107 0318 	add.w	r3, r7, #24
 800498e:	4618      	mov	r0, r3
 8004990:	f000 f8c0 	bl	8004b14 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004994:	69fb      	ldr	r3, [r7, #28]
 8004996:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004998:	e09d      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800499a:	2300      	movs	r3, #0
 800499c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800499e:	e09a      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80049a0:	4b20      	ldr	r3, [pc, #128]	@ (8004a24 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80049a8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80049ac:	d107      	bne.n	80049be <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80049ae:	f107 030c 	add.w	r3, r7, #12
 80049b2:	4618      	mov	r0, r3
 80049b4:	f000 fa02 	bl	8004dbc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80049b8:	693b      	ldr	r3, [r7, #16]
 80049ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80049bc:	e08b      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80049be:	2300      	movs	r3, #0
 80049c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80049c2:	e088      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80049c4:	4b17      	ldr	r3, [pc, #92]	@ (8004a24 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f003 0304 	and.w	r3, r3, #4
 80049cc:	2b04      	cmp	r3, #4
 80049ce:	d109      	bne.n	80049e4 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80049d0:	4b14      	ldr	r3, [pc, #80]	@ (8004a24 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	08db      	lsrs	r3, r3, #3
 80049d6:	f003 0303 	and.w	r3, r3, #3
 80049da:	4a13      	ldr	r2, [pc, #76]	@ (8004a28 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 80049dc:	fa22 f303 	lsr.w	r3, r2, r3
 80049e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80049e2:	e078      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80049e4:	2300      	movs	r3, #0
 80049e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80049e8:	e075      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80049ea:	4b0e      	ldr	r3, [pc, #56]	@ (8004a24 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80049f6:	d102      	bne.n	80049fe <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 80049f8:	4b0c      	ldr	r3, [pc, #48]	@ (8004a2c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 80049fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80049fc:	e06b      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80049fe:	2300      	movs	r3, #0
 8004a00:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004a02:	e068      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004a04:	4b07      	ldr	r3, [pc, #28]	@ (8004a24 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a0c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004a10:	d102      	bne.n	8004a18 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 8004a12:	4b07      	ldr	r3, [pc, #28]	@ (8004a30 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8004a14:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004a16:	e05e      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004a18:	2300      	movs	r3, #0
 8004a1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004a1c:	e05b      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8004a1e:	2300      	movs	r3, #0
 8004a20:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004a22:	e058      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8004a24:	58024400 	.word	0x58024400
 8004a28:	03d09000 	.word	0x03d09000
 8004a2c:	003d0900 	.word	0x003d0900
 8004a30:	018cba80 	.word	0x018cba80
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8004a34:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a38:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8004a3c:	430b      	orrs	r3, r1
 8004a3e:	d148      	bne.n	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8004a40:	4b27      	ldr	r3, [pc, #156]	@ (8004ae0 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8004a42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a44:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004a48:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8004a4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a4c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004a50:	d02a      	beq.n	8004aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 8004a52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a54:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004a58:	d838      	bhi.n	8004acc <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 8004a5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d004      	beq.n	8004a6a <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 8004a60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a62:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004a66:	d00d      	beq.n	8004a84 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8004a68:	e030      	b.n	8004acc <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004a6a:	4b1d      	ldr	r3, [pc, #116]	@ (8004ae0 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a72:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004a76:	d102      	bne.n	8004a7e <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 8004a78:	4b1a      	ldr	r3, [pc, #104]	@ (8004ae4 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 8004a7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004a7c:	e02b      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004a7e:	2300      	movs	r3, #0
 8004a80:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004a82:	e028      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8004a84:	4b16      	ldr	r3, [pc, #88]	@ (8004ae0 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a8c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004a90:	d107      	bne.n	8004aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004a92:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004a96:	4618      	mov	r0, r3
 8004a98:	f000 fae4 	bl	8005064 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8004a9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004aa0:	e019      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004aa6:	e016      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004aa8:	4b0d      	ldr	r3, [pc, #52]	@ (8004ae0 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004ab0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004ab4:	d107      	bne.n	8004ac6 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004ab6:	f107 0318 	add.w	r3, r7, #24
 8004aba:	4618      	mov	r0, r3
 8004abc:	f000 f82a 	bl	8004b14 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004ac0:	69fb      	ldr	r3, [r7, #28]
 8004ac2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004ac4:	e007      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004aca:	e004      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8004acc:	2300      	movs	r3, #0
 8004ace:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004ad0:	e001      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8004ad6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8004ad8:	4618      	mov	r0, r3
 8004ada:	3740      	adds	r7, #64	@ 0x40
 8004adc:	46bd      	mov	sp, r7
 8004ade:	bd80      	pop	{r7, pc}
 8004ae0:	58024400 	.word	0x58024400
 8004ae4:	018cba80 	.word	0x018cba80

08004ae8 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8004aec:	f7fe f82c 	bl	8002b48 <HAL_RCC_GetHCLKFreq>
 8004af0:	4602      	mov	r2, r0
 8004af2:	4b06      	ldr	r3, [pc, #24]	@ (8004b0c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8004af4:	6a1b      	ldr	r3, [r3, #32]
 8004af6:	091b      	lsrs	r3, r3, #4
 8004af8:	f003 0307 	and.w	r3, r3, #7
 8004afc:	4904      	ldr	r1, [pc, #16]	@ (8004b10 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8004afe:	5ccb      	ldrb	r3, [r1, r3]
 8004b00:	f003 031f 	and.w	r3, r3, #31
 8004b04:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8004b08:	4618      	mov	r0, r3
 8004b0a:	bd80      	pop	{r7, pc}
 8004b0c:	58024400 	.word	0x58024400
 8004b10:	0800f670 	.word	0x0800f670

08004b14 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8004b14:	b480      	push	{r7}
 8004b16:	b089      	sub	sp, #36	@ 0x24
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004b1c:	4ba1      	ldr	r3, [pc, #644]	@ (8004da4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004b1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b20:	f003 0303 	and.w	r3, r3, #3
 8004b24:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8004b26:	4b9f      	ldr	r3, [pc, #636]	@ (8004da4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004b28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b2a:	0b1b      	lsrs	r3, r3, #12
 8004b2c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004b30:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8004b32:	4b9c      	ldr	r3, [pc, #624]	@ (8004da4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004b34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b36:	091b      	lsrs	r3, r3, #4
 8004b38:	f003 0301 	and.w	r3, r3, #1
 8004b3c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8004b3e:	4b99      	ldr	r3, [pc, #612]	@ (8004da4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004b40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b42:	08db      	lsrs	r3, r3, #3
 8004b44:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004b48:	693a      	ldr	r2, [r7, #16]
 8004b4a:	fb02 f303 	mul.w	r3, r2, r3
 8004b4e:	ee07 3a90 	vmov	s15, r3
 8004b52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b56:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8004b5a:	697b      	ldr	r3, [r7, #20]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	f000 8111 	beq.w	8004d84 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8004b62:	69bb      	ldr	r3, [r7, #24]
 8004b64:	2b02      	cmp	r3, #2
 8004b66:	f000 8083 	beq.w	8004c70 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8004b6a:	69bb      	ldr	r3, [r7, #24]
 8004b6c:	2b02      	cmp	r3, #2
 8004b6e:	f200 80a1 	bhi.w	8004cb4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8004b72:	69bb      	ldr	r3, [r7, #24]
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d003      	beq.n	8004b80 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8004b78:	69bb      	ldr	r3, [r7, #24]
 8004b7a:	2b01      	cmp	r3, #1
 8004b7c:	d056      	beq.n	8004c2c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8004b7e:	e099      	b.n	8004cb4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004b80:	4b88      	ldr	r3, [pc, #544]	@ (8004da4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f003 0320 	and.w	r3, r3, #32
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d02d      	beq.n	8004be8 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004b8c:	4b85      	ldr	r3, [pc, #532]	@ (8004da4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	08db      	lsrs	r3, r3, #3
 8004b92:	f003 0303 	and.w	r3, r3, #3
 8004b96:	4a84      	ldr	r2, [pc, #528]	@ (8004da8 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8004b98:	fa22 f303 	lsr.w	r3, r2, r3
 8004b9c:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004b9e:	68bb      	ldr	r3, [r7, #8]
 8004ba0:	ee07 3a90 	vmov	s15, r3
 8004ba4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004ba8:	697b      	ldr	r3, [r7, #20]
 8004baa:	ee07 3a90 	vmov	s15, r3
 8004bae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004bb2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004bb6:	4b7b      	ldr	r3, [pc, #492]	@ (8004da4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004bb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004bbe:	ee07 3a90 	vmov	s15, r3
 8004bc2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004bc6:	ed97 6a03 	vldr	s12, [r7, #12]
 8004bca:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004dac <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004bce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004bd2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004bd6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004bda:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004bde:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004be2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004be6:	e087      	b.n	8004cf8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004be8:	697b      	ldr	r3, [r7, #20]
 8004bea:	ee07 3a90 	vmov	s15, r3
 8004bee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004bf2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004db0 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8004bf6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004bfa:	4b6a      	ldr	r3, [pc, #424]	@ (8004da4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004bfc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bfe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c02:	ee07 3a90 	vmov	s15, r3
 8004c06:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004c0a:	ed97 6a03 	vldr	s12, [r7, #12]
 8004c0e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004dac <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004c12:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004c16:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004c1a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004c1e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004c22:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c26:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004c2a:	e065      	b.n	8004cf8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004c2c:	697b      	ldr	r3, [r7, #20]
 8004c2e:	ee07 3a90 	vmov	s15, r3
 8004c32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c36:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004db4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004c3a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004c3e:	4b59      	ldr	r3, [pc, #356]	@ (8004da4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004c40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c42:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c46:	ee07 3a90 	vmov	s15, r3
 8004c4a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004c4e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004c52:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004dac <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004c56:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004c5a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004c5e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004c62:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004c66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c6a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004c6e:	e043      	b.n	8004cf8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004c70:	697b      	ldr	r3, [r7, #20]
 8004c72:	ee07 3a90 	vmov	s15, r3
 8004c76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c7a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004db8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8004c7e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004c82:	4b48      	ldr	r3, [pc, #288]	@ (8004da4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004c84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c8a:	ee07 3a90 	vmov	s15, r3
 8004c8e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004c92:	ed97 6a03 	vldr	s12, [r7, #12]
 8004c96:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004dac <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004c9a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004c9e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004ca2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004ca6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004caa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004cae:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004cb2:	e021      	b.n	8004cf8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004cb4:	697b      	ldr	r3, [r7, #20]
 8004cb6:	ee07 3a90 	vmov	s15, r3
 8004cba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004cbe:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004db4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004cc2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004cc6:	4b37      	ldr	r3, [pc, #220]	@ (8004da4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004cc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004cce:	ee07 3a90 	vmov	s15, r3
 8004cd2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004cd6:	ed97 6a03 	vldr	s12, [r7, #12]
 8004cda:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004dac <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004cde:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004ce2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004ce6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004cea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004cee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004cf2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004cf6:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8004cf8:	4b2a      	ldr	r3, [pc, #168]	@ (8004da4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004cfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cfc:	0a5b      	lsrs	r3, r3, #9
 8004cfe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004d02:	ee07 3a90 	vmov	s15, r3
 8004d06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d0a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004d0e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004d12:	edd7 6a07 	vldr	s13, [r7, #28]
 8004d16:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004d1a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004d1e:	ee17 2a90 	vmov	r2, s15
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8004d26:	4b1f      	ldr	r3, [pc, #124]	@ (8004da4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004d28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d2a:	0c1b      	lsrs	r3, r3, #16
 8004d2c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004d30:	ee07 3a90 	vmov	s15, r3
 8004d34:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d38:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004d3c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004d40:	edd7 6a07 	vldr	s13, [r7, #28]
 8004d44:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004d48:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004d4c:	ee17 2a90 	vmov	r2, s15
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8004d54:	4b13      	ldr	r3, [pc, #76]	@ (8004da4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004d56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d58:	0e1b      	lsrs	r3, r3, #24
 8004d5a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004d5e:	ee07 3a90 	vmov	s15, r3
 8004d62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d66:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004d6a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004d6e:	edd7 6a07 	vldr	s13, [r7, #28]
 8004d72:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004d76:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004d7a:	ee17 2a90 	vmov	r2, s15
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8004d82:	e008      	b.n	8004d96 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	2200      	movs	r2, #0
 8004d88:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2200      	movs	r2, #0
 8004d94:	609a      	str	r2, [r3, #8]
}
 8004d96:	bf00      	nop
 8004d98:	3724      	adds	r7, #36	@ 0x24
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da0:	4770      	bx	lr
 8004da2:	bf00      	nop
 8004da4:	58024400 	.word	0x58024400
 8004da8:	03d09000 	.word	0x03d09000
 8004dac:	46000000 	.word	0x46000000
 8004db0:	4c742400 	.word	0x4c742400
 8004db4:	4a742400 	.word	0x4a742400
 8004db8:	4bc65d40 	.word	0x4bc65d40

08004dbc <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8004dbc:	b480      	push	{r7}
 8004dbe:	b089      	sub	sp, #36	@ 0x24
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004dc4:	4ba1      	ldr	r3, [pc, #644]	@ (800504c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004dc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dc8:	f003 0303 	and.w	r3, r3, #3
 8004dcc:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8004dce:	4b9f      	ldr	r3, [pc, #636]	@ (800504c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004dd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dd2:	0d1b      	lsrs	r3, r3, #20
 8004dd4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004dd8:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8004dda:	4b9c      	ldr	r3, [pc, #624]	@ (800504c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004ddc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dde:	0a1b      	lsrs	r3, r3, #8
 8004de0:	f003 0301 	and.w	r3, r3, #1
 8004de4:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8004de6:	4b99      	ldr	r3, [pc, #612]	@ (800504c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004de8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004dea:	08db      	lsrs	r3, r3, #3
 8004dec:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004df0:	693a      	ldr	r2, [r7, #16]
 8004df2:	fb02 f303 	mul.w	r3, r2, r3
 8004df6:	ee07 3a90 	vmov	s15, r3
 8004dfa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004dfe:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8004e02:	697b      	ldr	r3, [r7, #20]
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	f000 8111 	beq.w	800502c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8004e0a:	69bb      	ldr	r3, [r7, #24]
 8004e0c:	2b02      	cmp	r3, #2
 8004e0e:	f000 8083 	beq.w	8004f18 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8004e12:	69bb      	ldr	r3, [r7, #24]
 8004e14:	2b02      	cmp	r3, #2
 8004e16:	f200 80a1 	bhi.w	8004f5c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8004e1a:	69bb      	ldr	r3, [r7, #24]
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d003      	beq.n	8004e28 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8004e20:	69bb      	ldr	r3, [r7, #24]
 8004e22:	2b01      	cmp	r3, #1
 8004e24:	d056      	beq.n	8004ed4 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8004e26:	e099      	b.n	8004f5c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004e28:	4b88      	ldr	r3, [pc, #544]	@ (800504c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f003 0320 	and.w	r3, r3, #32
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d02d      	beq.n	8004e90 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004e34:	4b85      	ldr	r3, [pc, #532]	@ (800504c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	08db      	lsrs	r3, r3, #3
 8004e3a:	f003 0303 	and.w	r3, r3, #3
 8004e3e:	4a84      	ldr	r2, [pc, #528]	@ (8005050 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8004e40:	fa22 f303 	lsr.w	r3, r2, r3
 8004e44:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004e46:	68bb      	ldr	r3, [r7, #8]
 8004e48:	ee07 3a90 	vmov	s15, r3
 8004e4c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004e50:	697b      	ldr	r3, [r7, #20]
 8004e52:	ee07 3a90 	vmov	s15, r3
 8004e56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e5a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004e5e:	4b7b      	ldr	r3, [pc, #492]	@ (800504c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004e60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e66:	ee07 3a90 	vmov	s15, r3
 8004e6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004e6e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004e72:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005054 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004e76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004e7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004e7e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004e82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004e86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e8a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004e8e:	e087      	b.n	8004fa0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004e90:	697b      	ldr	r3, [r7, #20]
 8004e92:	ee07 3a90 	vmov	s15, r3
 8004e96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e9a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8005058 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8004e9e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004ea2:	4b6a      	ldr	r3, [pc, #424]	@ (800504c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004ea4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ea6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004eaa:	ee07 3a90 	vmov	s15, r3
 8004eae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004eb2:	ed97 6a03 	vldr	s12, [r7, #12]
 8004eb6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8005054 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004eba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004ebe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004ec2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004ec6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004eca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ece:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004ed2:	e065      	b.n	8004fa0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004ed4:	697b      	ldr	r3, [r7, #20]
 8004ed6:	ee07 3a90 	vmov	s15, r3
 8004eda:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ede:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800505c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004ee2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004ee6:	4b59      	ldr	r3, [pc, #356]	@ (800504c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004ee8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004eea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004eee:	ee07 3a90 	vmov	s15, r3
 8004ef2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004ef6:	ed97 6a03 	vldr	s12, [r7, #12]
 8004efa:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8005054 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004efe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004f02:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004f06:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004f0a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004f0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f12:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004f16:	e043      	b.n	8004fa0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004f18:	697b      	ldr	r3, [r7, #20]
 8004f1a:	ee07 3a90 	vmov	s15, r3
 8004f1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f22:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8005060 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8004f26:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004f2a:	4b48      	ldr	r3, [pc, #288]	@ (800504c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004f2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f32:	ee07 3a90 	vmov	s15, r3
 8004f36:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004f3a:	ed97 6a03 	vldr	s12, [r7, #12]
 8004f3e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8005054 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004f42:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004f46:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004f4a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004f4e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004f52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f56:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004f5a:	e021      	b.n	8004fa0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004f5c:	697b      	ldr	r3, [r7, #20]
 8004f5e:	ee07 3a90 	vmov	s15, r3
 8004f62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f66:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800505c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004f6a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004f6e:	4b37      	ldr	r3, [pc, #220]	@ (800504c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004f70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f72:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f76:	ee07 3a90 	vmov	s15, r3
 8004f7a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004f7e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004f82:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8005054 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004f86:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004f8a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004f8e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004f92:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004f96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f9a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004f9e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8004fa0:	4b2a      	ldr	r3, [pc, #168]	@ (800504c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004fa2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fa4:	0a5b      	lsrs	r3, r3, #9
 8004fa6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004faa:	ee07 3a90 	vmov	s15, r3
 8004fae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004fb2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004fb6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004fba:	edd7 6a07 	vldr	s13, [r7, #28]
 8004fbe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004fc2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004fc6:	ee17 2a90 	vmov	r2, s15
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8004fce:	4b1f      	ldr	r3, [pc, #124]	@ (800504c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004fd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fd2:	0c1b      	lsrs	r3, r3, #16
 8004fd4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004fd8:	ee07 3a90 	vmov	s15, r3
 8004fdc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004fe0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004fe4:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004fe8:	edd7 6a07 	vldr	s13, [r7, #28]
 8004fec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004ff0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004ff4:	ee17 2a90 	vmov	r2, s15
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8004ffc:	4b13      	ldr	r3, [pc, #76]	@ (800504c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004ffe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005000:	0e1b      	lsrs	r3, r3, #24
 8005002:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005006:	ee07 3a90 	vmov	s15, r3
 800500a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800500e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005012:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005016:	edd7 6a07 	vldr	s13, [r7, #28]
 800501a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800501e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005022:	ee17 2a90 	vmov	r2, s15
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800502a:	e008      	b.n	800503e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2200      	movs	r2, #0
 8005030:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	2200      	movs	r2, #0
 8005036:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2200      	movs	r2, #0
 800503c:	609a      	str	r2, [r3, #8]
}
 800503e:	bf00      	nop
 8005040:	3724      	adds	r7, #36	@ 0x24
 8005042:	46bd      	mov	sp, r7
 8005044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005048:	4770      	bx	lr
 800504a:	bf00      	nop
 800504c:	58024400 	.word	0x58024400
 8005050:	03d09000 	.word	0x03d09000
 8005054:	46000000 	.word	0x46000000
 8005058:	4c742400 	.word	0x4c742400
 800505c:	4a742400 	.word	0x4a742400
 8005060:	4bc65d40 	.word	0x4bc65d40

08005064 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8005064:	b480      	push	{r7}
 8005066:	b089      	sub	sp, #36	@ 0x24
 8005068:	af00      	add	r7, sp, #0
 800506a:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800506c:	4ba0      	ldr	r3, [pc, #640]	@ (80052f0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800506e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005070:	f003 0303 	and.w	r3, r3, #3
 8005074:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8005076:	4b9e      	ldr	r3, [pc, #632]	@ (80052f0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8005078:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800507a:	091b      	lsrs	r3, r3, #4
 800507c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005080:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8005082:	4b9b      	ldr	r3, [pc, #620]	@ (80052f0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8005084:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005086:	f003 0301 	and.w	r3, r3, #1
 800508a:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800508c:	4b98      	ldr	r3, [pc, #608]	@ (80052f0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800508e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005090:	08db      	lsrs	r3, r3, #3
 8005092:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005096:	693a      	ldr	r2, [r7, #16]
 8005098:	fb02 f303 	mul.w	r3, r2, r3
 800509c:	ee07 3a90 	vmov	s15, r3
 80050a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80050a4:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 80050a8:	697b      	ldr	r3, [r7, #20]
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	f000 8111 	beq.w	80052d2 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 80050b0:	69bb      	ldr	r3, [r7, #24]
 80050b2:	2b02      	cmp	r3, #2
 80050b4:	f000 8083 	beq.w	80051be <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 80050b8:	69bb      	ldr	r3, [r7, #24]
 80050ba:	2b02      	cmp	r3, #2
 80050bc:	f200 80a1 	bhi.w	8005202 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 80050c0:	69bb      	ldr	r3, [r7, #24]
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d003      	beq.n	80050ce <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 80050c6:	69bb      	ldr	r3, [r7, #24]
 80050c8:	2b01      	cmp	r3, #1
 80050ca:	d056      	beq.n	800517a <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 80050cc:	e099      	b.n	8005202 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80050ce:	4b88      	ldr	r3, [pc, #544]	@ (80052f0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f003 0320 	and.w	r3, r3, #32
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d02d      	beq.n	8005136 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80050da:	4b85      	ldr	r3, [pc, #532]	@ (80052f0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	08db      	lsrs	r3, r3, #3
 80050e0:	f003 0303 	and.w	r3, r3, #3
 80050e4:	4a83      	ldr	r2, [pc, #524]	@ (80052f4 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 80050e6:	fa22 f303 	lsr.w	r3, r2, r3
 80050ea:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80050ec:	68bb      	ldr	r3, [r7, #8]
 80050ee:	ee07 3a90 	vmov	s15, r3
 80050f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80050f6:	697b      	ldr	r3, [r7, #20]
 80050f8:	ee07 3a90 	vmov	s15, r3
 80050fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005100:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005104:	4b7a      	ldr	r3, [pc, #488]	@ (80052f0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8005106:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005108:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800510c:	ee07 3a90 	vmov	s15, r3
 8005110:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005114:	ed97 6a03 	vldr	s12, [r7, #12]
 8005118:	eddf 5a77 	vldr	s11, [pc, #476]	@ 80052f8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800511c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005120:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005124:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005128:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800512c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005130:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8005134:	e087      	b.n	8005246 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005136:	697b      	ldr	r3, [r7, #20]
 8005138:	ee07 3a90 	vmov	s15, r3
 800513c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005140:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 80052fc <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8005144:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005148:	4b69      	ldr	r3, [pc, #420]	@ (80052f0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800514a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800514c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005150:	ee07 3a90 	vmov	s15, r3
 8005154:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005158:	ed97 6a03 	vldr	s12, [r7, #12]
 800515c:	eddf 5a66 	vldr	s11, [pc, #408]	@ 80052f8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8005160:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005164:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005168:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800516c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005170:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005174:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005178:	e065      	b.n	8005246 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800517a:	697b      	ldr	r3, [r7, #20]
 800517c:	ee07 3a90 	vmov	s15, r3
 8005180:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005184:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8005300 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8005188:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800518c:	4b58      	ldr	r3, [pc, #352]	@ (80052f0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800518e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005190:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005194:	ee07 3a90 	vmov	s15, r3
 8005198:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800519c:	ed97 6a03 	vldr	s12, [r7, #12]
 80051a0:	eddf 5a55 	vldr	s11, [pc, #340]	@ 80052f8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80051a4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80051a8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80051ac:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80051b0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80051b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80051b8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80051bc:	e043      	b.n	8005246 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80051be:	697b      	ldr	r3, [r7, #20]
 80051c0:	ee07 3a90 	vmov	s15, r3
 80051c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80051c8:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8005304 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 80051cc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80051d0:	4b47      	ldr	r3, [pc, #284]	@ (80052f0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80051d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80051d8:	ee07 3a90 	vmov	s15, r3
 80051dc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80051e0:	ed97 6a03 	vldr	s12, [r7, #12]
 80051e4:	eddf 5a44 	vldr	s11, [pc, #272]	@ 80052f8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80051e8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80051ec:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80051f0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80051f4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80051f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80051fc:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005200:	e021      	b.n	8005246 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005202:	697b      	ldr	r3, [r7, #20]
 8005204:	ee07 3a90 	vmov	s15, r3
 8005208:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800520c:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 80052fc <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8005210:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005214:	4b36      	ldr	r3, [pc, #216]	@ (80052f0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8005216:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005218:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800521c:	ee07 3a90 	vmov	s15, r3
 8005220:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005224:	ed97 6a03 	vldr	s12, [r7, #12]
 8005228:	eddf 5a33 	vldr	s11, [pc, #204]	@ 80052f8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800522c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005230:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005234:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005238:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800523c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005240:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005244:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8005246:	4b2a      	ldr	r3, [pc, #168]	@ (80052f0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8005248:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800524a:	0a5b      	lsrs	r3, r3, #9
 800524c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005250:	ee07 3a90 	vmov	s15, r3
 8005254:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005258:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800525c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005260:	edd7 6a07 	vldr	s13, [r7, #28]
 8005264:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005268:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800526c:	ee17 2a90 	vmov	r2, s15
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8005274:	4b1e      	ldr	r3, [pc, #120]	@ (80052f0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8005276:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005278:	0c1b      	lsrs	r3, r3, #16
 800527a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800527e:	ee07 3a90 	vmov	s15, r3
 8005282:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005286:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800528a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800528e:	edd7 6a07 	vldr	s13, [r7, #28]
 8005292:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005296:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800529a:	ee17 2a90 	vmov	r2, s15
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 80052a2:	4b13      	ldr	r3, [pc, #76]	@ (80052f0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80052a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052a6:	0e1b      	lsrs	r3, r3, #24
 80052a8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80052ac:	ee07 3a90 	vmov	s15, r3
 80052b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80052b4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80052b8:	ee37 7a87 	vadd.f32	s14, s15, s14
 80052bc:	edd7 6a07 	vldr	s13, [r7, #28]
 80052c0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80052c4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80052c8:	ee17 2a90 	vmov	r2, s15
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 80052d0:	e008      	b.n	80052e4 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	2200      	movs	r2, #0
 80052d6:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2200      	movs	r2, #0
 80052dc:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	2200      	movs	r2, #0
 80052e2:	609a      	str	r2, [r3, #8]
}
 80052e4:	bf00      	nop
 80052e6:	3724      	adds	r7, #36	@ 0x24
 80052e8:	46bd      	mov	sp, r7
 80052ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ee:	4770      	bx	lr
 80052f0:	58024400 	.word	0x58024400
 80052f4:	03d09000 	.word	0x03d09000
 80052f8:	46000000 	.word	0x46000000
 80052fc:	4c742400 	.word	0x4c742400
 8005300:	4a742400 	.word	0x4a742400
 8005304:	4bc65d40 	.word	0x4bc65d40

08005308 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8005308:	b580      	push	{r7, lr}
 800530a:	b084      	sub	sp, #16
 800530c:	af00      	add	r7, sp, #0
 800530e:	6078      	str	r0, [r7, #4]
 8005310:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005312:	2300      	movs	r3, #0
 8005314:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005316:	4b53      	ldr	r3, [pc, #332]	@ (8005464 <RCCEx_PLL2_Config+0x15c>)
 8005318:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800531a:	f003 0303 	and.w	r3, r3, #3
 800531e:	2b03      	cmp	r3, #3
 8005320:	d101      	bne.n	8005326 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8005322:	2301      	movs	r3, #1
 8005324:	e099      	b.n	800545a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8005326:	4b4f      	ldr	r3, [pc, #316]	@ (8005464 <RCCEx_PLL2_Config+0x15c>)
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	4a4e      	ldr	r2, [pc, #312]	@ (8005464 <RCCEx_PLL2_Config+0x15c>)
 800532c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005330:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005332:	f7fb ffaf 	bl	8001294 <HAL_GetTick>
 8005336:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005338:	e008      	b.n	800534c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800533a:	f7fb ffab 	bl	8001294 <HAL_GetTick>
 800533e:	4602      	mov	r2, r0
 8005340:	68bb      	ldr	r3, [r7, #8]
 8005342:	1ad3      	subs	r3, r2, r3
 8005344:	2b02      	cmp	r3, #2
 8005346:	d901      	bls.n	800534c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005348:	2303      	movs	r3, #3
 800534a:	e086      	b.n	800545a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800534c:	4b45      	ldr	r3, [pc, #276]	@ (8005464 <RCCEx_PLL2_Config+0x15c>)
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005354:	2b00      	cmp	r3, #0
 8005356:	d1f0      	bne.n	800533a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8005358:	4b42      	ldr	r3, [pc, #264]	@ (8005464 <RCCEx_PLL2_Config+0x15c>)
 800535a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800535c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	031b      	lsls	r3, r3, #12
 8005366:	493f      	ldr	r1, [pc, #252]	@ (8005464 <RCCEx_PLL2_Config+0x15c>)
 8005368:	4313      	orrs	r3, r2
 800536a:	628b      	str	r3, [r1, #40]	@ 0x28
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	685b      	ldr	r3, [r3, #4]
 8005370:	3b01      	subs	r3, #1
 8005372:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	689b      	ldr	r3, [r3, #8]
 800537a:	3b01      	subs	r3, #1
 800537c:	025b      	lsls	r3, r3, #9
 800537e:	b29b      	uxth	r3, r3
 8005380:	431a      	orrs	r2, r3
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	68db      	ldr	r3, [r3, #12]
 8005386:	3b01      	subs	r3, #1
 8005388:	041b      	lsls	r3, r3, #16
 800538a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800538e:	431a      	orrs	r2, r3
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	691b      	ldr	r3, [r3, #16]
 8005394:	3b01      	subs	r3, #1
 8005396:	061b      	lsls	r3, r3, #24
 8005398:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800539c:	4931      	ldr	r1, [pc, #196]	@ (8005464 <RCCEx_PLL2_Config+0x15c>)
 800539e:	4313      	orrs	r3, r2
 80053a0:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80053a2:	4b30      	ldr	r3, [pc, #192]	@ (8005464 <RCCEx_PLL2_Config+0x15c>)
 80053a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053a6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	695b      	ldr	r3, [r3, #20]
 80053ae:	492d      	ldr	r1, [pc, #180]	@ (8005464 <RCCEx_PLL2_Config+0x15c>)
 80053b0:	4313      	orrs	r3, r2
 80053b2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80053b4:	4b2b      	ldr	r3, [pc, #172]	@ (8005464 <RCCEx_PLL2_Config+0x15c>)
 80053b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053b8:	f023 0220 	bic.w	r2, r3, #32
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	699b      	ldr	r3, [r3, #24]
 80053c0:	4928      	ldr	r1, [pc, #160]	@ (8005464 <RCCEx_PLL2_Config+0x15c>)
 80053c2:	4313      	orrs	r3, r2
 80053c4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80053c6:	4b27      	ldr	r3, [pc, #156]	@ (8005464 <RCCEx_PLL2_Config+0x15c>)
 80053c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053ca:	4a26      	ldr	r2, [pc, #152]	@ (8005464 <RCCEx_PLL2_Config+0x15c>)
 80053cc:	f023 0310 	bic.w	r3, r3, #16
 80053d0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80053d2:	4b24      	ldr	r3, [pc, #144]	@ (8005464 <RCCEx_PLL2_Config+0x15c>)
 80053d4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80053d6:	4b24      	ldr	r3, [pc, #144]	@ (8005468 <RCCEx_PLL2_Config+0x160>)
 80053d8:	4013      	ands	r3, r2
 80053da:	687a      	ldr	r2, [r7, #4]
 80053dc:	69d2      	ldr	r2, [r2, #28]
 80053de:	00d2      	lsls	r2, r2, #3
 80053e0:	4920      	ldr	r1, [pc, #128]	@ (8005464 <RCCEx_PLL2_Config+0x15c>)
 80053e2:	4313      	orrs	r3, r2
 80053e4:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80053e6:	4b1f      	ldr	r3, [pc, #124]	@ (8005464 <RCCEx_PLL2_Config+0x15c>)
 80053e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053ea:	4a1e      	ldr	r2, [pc, #120]	@ (8005464 <RCCEx_PLL2_Config+0x15c>)
 80053ec:	f043 0310 	orr.w	r3, r3, #16
 80053f0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80053f2:	683b      	ldr	r3, [r7, #0]
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d106      	bne.n	8005406 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80053f8:	4b1a      	ldr	r3, [pc, #104]	@ (8005464 <RCCEx_PLL2_Config+0x15c>)
 80053fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053fc:	4a19      	ldr	r2, [pc, #100]	@ (8005464 <RCCEx_PLL2_Config+0x15c>)
 80053fe:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005402:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005404:	e00f      	b.n	8005426 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005406:	683b      	ldr	r3, [r7, #0]
 8005408:	2b01      	cmp	r3, #1
 800540a:	d106      	bne.n	800541a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800540c:	4b15      	ldr	r3, [pc, #84]	@ (8005464 <RCCEx_PLL2_Config+0x15c>)
 800540e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005410:	4a14      	ldr	r2, [pc, #80]	@ (8005464 <RCCEx_PLL2_Config+0x15c>)
 8005412:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005416:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005418:	e005      	b.n	8005426 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800541a:	4b12      	ldr	r3, [pc, #72]	@ (8005464 <RCCEx_PLL2_Config+0x15c>)
 800541c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800541e:	4a11      	ldr	r2, [pc, #68]	@ (8005464 <RCCEx_PLL2_Config+0x15c>)
 8005420:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005424:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8005426:	4b0f      	ldr	r3, [pc, #60]	@ (8005464 <RCCEx_PLL2_Config+0x15c>)
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	4a0e      	ldr	r2, [pc, #56]	@ (8005464 <RCCEx_PLL2_Config+0x15c>)
 800542c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005430:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005432:	f7fb ff2f 	bl	8001294 <HAL_GetTick>
 8005436:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005438:	e008      	b.n	800544c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800543a:	f7fb ff2b 	bl	8001294 <HAL_GetTick>
 800543e:	4602      	mov	r2, r0
 8005440:	68bb      	ldr	r3, [r7, #8]
 8005442:	1ad3      	subs	r3, r2, r3
 8005444:	2b02      	cmp	r3, #2
 8005446:	d901      	bls.n	800544c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005448:	2303      	movs	r3, #3
 800544a:	e006      	b.n	800545a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800544c:	4b05      	ldr	r3, [pc, #20]	@ (8005464 <RCCEx_PLL2_Config+0x15c>)
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005454:	2b00      	cmp	r3, #0
 8005456:	d0f0      	beq.n	800543a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8005458:	7bfb      	ldrb	r3, [r7, #15]
}
 800545a:	4618      	mov	r0, r3
 800545c:	3710      	adds	r7, #16
 800545e:	46bd      	mov	sp, r7
 8005460:	bd80      	pop	{r7, pc}
 8005462:	bf00      	nop
 8005464:	58024400 	.word	0x58024400
 8005468:	ffff0007 	.word	0xffff0007

0800546c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800546c:	b580      	push	{r7, lr}
 800546e:	b084      	sub	sp, #16
 8005470:	af00      	add	r7, sp, #0
 8005472:	6078      	str	r0, [r7, #4]
 8005474:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005476:	2300      	movs	r3, #0
 8005478:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800547a:	4b53      	ldr	r3, [pc, #332]	@ (80055c8 <RCCEx_PLL3_Config+0x15c>)
 800547c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800547e:	f003 0303 	and.w	r3, r3, #3
 8005482:	2b03      	cmp	r3, #3
 8005484:	d101      	bne.n	800548a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8005486:	2301      	movs	r3, #1
 8005488:	e099      	b.n	80055be <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800548a:	4b4f      	ldr	r3, [pc, #316]	@ (80055c8 <RCCEx_PLL3_Config+0x15c>)
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	4a4e      	ldr	r2, [pc, #312]	@ (80055c8 <RCCEx_PLL3_Config+0x15c>)
 8005490:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005494:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005496:	f7fb fefd 	bl	8001294 <HAL_GetTick>
 800549a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800549c:	e008      	b.n	80054b0 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800549e:	f7fb fef9 	bl	8001294 <HAL_GetTick>
 80054a2:	4602      	mov	r2, r0
 80054a4:	68bb      	ldr	r3, [r7, #8]
 80054a6:	1ad3      	subs	r3, r2, r3
 80054a8:	2b02      	cmp	r3, #2
 80054aa:	d901      	bls.n	80054b0 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80054ac:	2303      	movs	r3, #3
 80054ae:	e086      	b.n	80055be <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80054b0:	4b45      	ldr	r3, [pc, #276]	@ (80055c8 <RCCEx_PLL3_Config+0x15c>)
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d1f0      	bne.n	800549e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80054bc:	4b42      	ldr	r3, [pc, #264]	@ (80055c8 <RCCEx_PLL3_Config+0x15c>)
 80054be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054c0:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	051b      	lsls	r3, r3, #20
 80054ca:	493f      	ldr	r1, [pc, #252]	@ (80055c8 <RCCEx_PLL3_Config+0x15c>)
 80054cc:	4313      	orrs	r3, r2
 80054ce:	628b      	str	r3, [r1, #40]	@ 0x28
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	685b      	ldr	r3, [r3, #4]
 80054d4:	3b01      	subs	r3, #1
 80054d6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	689b      	ldr	r3, [r3, #8]
 80054de:	3b01      	subs	r3, #1
 80054e0:	025b      	lsls	r3, r3, #9
 80054e2:	b29b      	uxth	r3, r3
 80054e4:	431a      	orrs	r2, r3
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	68db      	ldr	r3, [r3, #12]
 80054ea:	3b01      	subs	r3, #1
 80054ec:	041b      	lsls	r3, r3, #16
 80054ee:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80054f2:	431a      	orrs	r2, r3
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	691b      	ldr	r3, [r3, #16]
 80054f8:	3b01      	subs	r3, #1
 80054fa:	061b      	lsls	r3, r3, #24
 80054fc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005500:	4931      	ldr	r1, [pc, #196]	@ (80055c8 <RCCEx_PLL3_Config+0x15c>)
 8005502:	4313      	orrs	r3, r2
 8005504:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8005506:	4b30      	ldr	r3, [pc, #192]	@ (80055c8 <RCCEx_PLL3_Config+0x15c>)
 8005508:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800550a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	695b      	ldr	r3, [r3, #20]
 8005512:	492d      	ldr	r1, [pc, #180]	@ (80055c8 <RCCEx_PLL3_Config+0x15c>)
 8005514:	4313      	orrs	r3, r2
 8005516:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8005518:	4b2b      	ldr	r3, [pc, #172]	@ (80055c8 <RCCEx_PLL3_Config+0x15c>)
 800551a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800551c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	699b      	ldr	r3, [r3, #24]
 8005524:	4928      	ldr	r1, [pc, #160]	@ (80055c8 <RCCEx_PLL3_Config+0x15c>)
 8005526:	4313      	orrs	r3, r2
 8005528:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800552a:	4b27      	ldr	r3, [pc, #156]	@ (80055c8 <RCCEx_PLL3_Config+0x15c>)
 800552c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800552e:	4a26      	ldr	r2, [pc, #152]	@ (80055c8 <RCCEx_PLL3_Config+0x15c>)
 8005530:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005534:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8005536:	4b24      	ldr	r3, [pc, #144]	@ (80055c8 <RCCEx_PLL3_Config+0x15c>)
 8005538:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800553a:	4b24      	ldr	r3, [pc, #144]	@ (80055cc <RCCEx_PLL3_Config+0x160>)
 800553c:	4013      	ands	r3, r2
 800553e:	687a      	ldr	r2, [r7, #4]
 8005540:	69d2      	ldr	r2, [r2, #28]
 8005542:	00d2      	lsls	r2, r2, #3
 8005544:	4920      	ldr	r1, [pc, #128]	@ (80055c8 <RCCEx_PLL3_Config+0x15c>)
 8005546:	4313      	orrs	r3, r2
 8005548:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800554a:	4b1f      	ldr	r3, [pc, #124]	@ (80055c8 <RCCEx_PLL3_Config+0x15c>)
 800554c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800554e:	4a1e      	ldr	r2, [pc, #120]	@ (80055c8 <RCCEx_PLL3_Config+0x15c>)
 8005550:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005554:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	2b00      	cmp	r3, #0
 800555a:	d106      	bne.n	800556a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800555c:	4b1a      	ldr	r3, [pc, #104]	@ (80055c8 <RCCEx_PLL3_Config+0x15c>)
 800555e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005560:	4a19      	ldr	r2, [pc, #100]	@ (80055c8 <RCCEx_PLL3_Config+0x15c>)
 8005562:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005566:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005568:	e00f      	b.n	800558a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800556a:	683b      	ldr	r3, [r7, #0]
 800556c:	2b01      	cmp	r3, #1
 800556e:	d106      	bne.n	800557e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8005570:	4b15      	ldr	r3, [pc, #84]	@ (80055c8 <RCCEx_PLL3_Config+0x15c>)
 8005572:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005574:	4a14      	ldr	r2, [pc, #80]	@ (80055c8 <RCCEx_PLL3_Config+0x15c>)
 8005576:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800557a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800557c:	e005      	b.n	800558a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800557e:	4b12      	ldr	r3, [pc, #72]	@ (80055c8 <RCCEx_PLL3_Config+0x15c>)
 8005580:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005582:	4a11      	ldr	r2, [pc, #68]	@ (80055c8 <RCCEx_PLL3_Config+0x15c>)
 8005584:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005588:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800558a:	4b0f      	ldr	r3, [pc, #60]	@ (80055c8 <RCCEx_PLL3_Config+0x15c>)
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	4a0e      	ldr	r2, [pc, #56]	@ (80055c8 <RCCEx_PLL3_Config+0x15c>)
 8005590:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005594:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005596:	f7fb fe7d 	bl	8001294 <HAL_GetTick>
 800559a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800559c:	e008      	b.n	80055b0 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800559e:	f7fb fe79 	bl	8001294 <HAL_GetTick>
 80055a2:	4602      	mov	r2, r0
 80055a4:	68bb      	ldr	r3, [r7, #8]
 80055a6:	1ad3      	subs	r3, r2, r3
 80055a8:	2b02      	cmp	r3, #2
 80055aa:	d901      	bls.n	80055b0 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80055ac:	2303      	movs	r3, #3
 80055ae:	e006      	b.n	80055be <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80055b0:	4b05      	ldr	r3, [pc, #20]	@ (80055c8 <RCCEx_PLL3_Config+0x15c>)
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d0f0      	beq.n	800559e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80055bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80055be:	4618      	mov	r0, r3
 80055c0:	3710      	adds	r7, #16
 80055c2:	46bd      	mov	sp, r7
 80055c4:	bd80      	pop	{r7, pc}
 80055c6:	bf00      	nop
 80055c8:	58024400 	.word	0x58024400
 80055cc:	ffff0007 	.word	0xffff0007

080055d0 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 80055d0:	b580      	push	{r7, lr}
 80055d2:	b08a      	sub	sp, #40	@ 0x28
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade;
  uint32_t unitsize;
  uint32_t tickstart;

  /* Check the SD handle allocation */
  if (hsd == NULL)
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d101      	bne.n	80055e2 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 80055de:	2301      	movs	r3, #1
 80055e0:	e075      	b.n	80056ce <HAL_SD_Init+0xfe>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if (hsd->State == HAL_SD_STATE_RESET)
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80055e8:	b2db      	uxtb	r3, r3
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d105      	bne.n	80055fa <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	2200      	movs	r2, #0
 80055f2:	761a      	strb	r2, [r3, #24]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 80055f4:	6878      	ldr	r0, [r7, #4]
 80055f6:	f7fb fb6d 	bl	8000cd4 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_PROGRAMMING;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	2204      	movs	r2, #4
 80055fe:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8005602:	6878      	ldr	r0, [r7, #4]
 8005604:	f000 f868 	bl	80056d8 <HAL_SD_InitCard>
 8005608:	4603      	mov	r3, r0
 800560a:	2b00      	cmp	r3, #0
 800560c:	d001      	beq.n	8005612 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800560e:	2301      	movs	r3, #1
 8005610:	e05d      	b.n	80056ce <HAL_SD_Init+0xfe>
  }

  if (HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 8005612:	f107 0308 	add.w	r3, r7, #8
 8005616:	4619      	mov	r1, r3
 8005618:	6878      	ldr	r0, [r7, #4]
 800561a:	f000 fdaf 	bl	800617c <HAL_SD_GetCardStatus>
 800561e:	4603      	mov	r3, r0
 8005620:	2b00      	cmp	r3, #0
 8005622:	d001      	beq.n	8005628 <HAL_SD_Init+0x58>
  {
    return HAL_ERROR;
 8005624:	2301      	movs	r3, #1
 8005626:	e052      	b.n	80056ce <HAL_SD_Init+0xfe>
  }
  /* Get Initial Card Speed from Card Status*/
  speedgrade = CardStatus.UhsSpeedGrade;
 8005628:	7e3b      	ldrb	r3, [r7, #24]
 800562a:	b2db      	uxtb	r3, r3
 800562c:	627b      	str	r3, [r7, #36]	@ 0x24
  unitsize = CardStatus.UhsAllocationUnitSize;
 800562e:	7e7b      	ldrb	r3, [r7, #25]
 8005630:	b2db      	uxtb	r3, r3
 8005632:	623b      	str	r3, [r7, #32]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005638:	2b01      	cmp	r3, #1
 800563a:	d10a      	bne.n	8005652 <HAL_SD_Init+0x82>
 800563c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800563e:	2b00      	cmp	r3, #0
 8005640:	d102      	bne.n	8005648 <HAL_SD_Init+0x78>
 8005642:	6a3b      	ldr	r3, [r7, #32]
 8005644:	2b00      	cmp	r3, #0
 8005646:	d004      	beq.n	8005652 <HAL_SD_Init+0x82>
  {
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800564e:	659a      	str	r2, [r3, #88]	@ 0x58
 8005650:	e00b      	b.n	800566a <HAL_SD_Init+0x9a>
  }
  else
  {
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005656:	2b01      	cmp	r3, #1
 8005658:	d104      	bne.n	8005664 <HAL_SD_Init+0x94>
    {
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005660:	659a      	str	r2, [r3, #88]	@ 0x58
 8005662:	e002      	b.n	800566a <HAL_SD_Init+0x9a>
    }
    else
    {
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2200      	movs	r2, #0
 8005668:	659a      	str	r2, [r3, #88]	@ 0x58
    }

  }
  /* Configure the bus wide */
  if (HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	68db      	ldr	r3, [r3, #12]
 800566e:	4619      	mov	r1, r3
 8005670:	6878      	ldr	r0, [r7, #4]
 8005672:	f000 fe6d 	bl	8006350 <HAL_SD_ConfigWideBusOperation>
 8005676:	4603      	mov	r3, r0
 8005678:	2b00      	cmp	r3, #0
 800567a:	d001      	beq.n	8005680 <HAL_SD_Init+0xb0>
  {
    return HAL_ERROR;
 800567c:	2301      	movs	r3, #1
 800567e:	e026      	b.n	80056ce <HAL_SD_Init+0xfe>
  }

  /* Verify that SD card is ready to use after Initialization */
  tickstart = HAL_GetTick();
 8005680:	f7fb fe08 	bl	8001294 <HAL_GetTick>
 8005684:	61f8      	str	r0, [r7, #28]
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 8005686:	e011      	b.n	80056ac <HAL_SD_Init+0xdc>
  {
    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8005688:	f7fb fe04 	bl	8001294 <HAL_GetTick>
 800568c:	4602      	mov	r2, r0
 800568e:	69fb      	ldr	r3, [r7, #28]
 8005690:	1ad3      	subs	r3, r2, r3
 8005692:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005696:	d109      	bne.n	80056ac <HAL_SD_Init+0xdc>
    {
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800569e:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2201      	movs	r2, #1
 80056a4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_TIMEOUT;
 80056a8:	2303      	movs	r3, #3
 80056aa:	e010      	b.n	80056ce <HAL_SD_Init+0xfe>
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 80056ac:	6878      	ldr	r0, [r7, #4]
 80056ae:	f000 ff61 	bl	8006574 <HAL_SD_GetCardState>
 80056b2:	4603      	mov	r3, r0
 80056b4:	2b04      	cmp	r3, #4
 80056b6:	d1e7      	bne.n	8005688 <HAL_SD_Init+0xb8>
    }
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	2200      	movs	r2, #0
 80056bc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	2200      	movs	r2, #0
 80056c2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2201      	movs	r2, #1
 80056c8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 80056cc:	2300      	movs	r3, #0
}
 80056ce:	4618      	mov	r0, r3
 80056d0:	3728      	adds	r7, #40	@ 0x28
 80056d2:	46bd      	mov	sp, r7
 80056d4:	bd80      	pop	{r7, pc}
	...

080056d8 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 80056d8:	b590      	push	{r4, r7, lr}
 80056da:	b08d      	sub	sp, #52	@ 0x34
 80056dc:	af02      	add	r7, sp, #8
 80056de:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 80056e0:	2300      	movs	r3, #0
 80056e2:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 80056e4:	2300      	movs	r3, #0
 80056e6:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 80056e8:	2300      	movs	r3, #0
 80056ea:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 80056ec:	2300      	movs	r3, #0
 80056ee:	61bb      	str	r3, [r7, #24]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 80056f0:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 80056f4:	f04f 0100 	mov.w	r1, #0
 80056f8:	f7fe fc76 	bl	8003fe8 <HAL_RCCEx_GetPeriphCLKFreq>
 80056fc:	6278      	str	r0, [r7, #36]	@ 0x24
  if (sdmmc_clk == 0U)
 80056fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005700:	2b00      	cmp	r3, #0
 8005702:	d109      	bne.n	8005718 <HAL_SD_InitCard+0x40>
  {
    hsd->State = HAL_SD_STATE_READY;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2201      	movs	r2, #1
 8005708:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8005712:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8005714:	2301      	movs	r3, #1
 8005716:	e070      	b.n	80057fa <HAL_SD_InitCard+0x122>
  }
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 8005718:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800571a:	0a1b      	lsrs	r3, r3, #8
 800571c:	4a39      	ldr	r2, [pc, #228]	@ (8005804 <HAL_SD_InitCard+0x12c>)
 800571e:	fba2 2303 	umull	r2, r3, r2, r3
 8005722:	091b      	lsrs	r3, r3, #4
 8005724:	61fb      	str	r3, [r7, #28]
  /* Set Transceiver polarity */
  hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
#endif /* USE_SD_TRANSCEIVER  */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681c      	ldr	r4, [r3, #0]
 800572a:	466a      	mov	r2, sp
 800572c:	f107 0318 	add.w	r3, r7, #24
 8005730:	e893 0003 	ldmia.w	r3, {r0, r1}
 8005734:	e882 0003 	stmia.w	r2, {r0, r1}
 8005738:	f107 030c 	add.w	r3, r7, #12
 800573c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800573e:	4620      	mov	r0, r4
 8005740:	f002 f91a 	bl	8007978 <SDMMC_Init>

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	4618      	mov	r0, r3
 800574a:	f002 f95d 	bl	8007a08 <SDMMC_PowerState_ON>

  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
  if (Init.ClockDiv != 0U)
 800574e:	69fb      	ldr	r3, [r7, #28]
 8005750:	2b00      	cmp	r3, #0
 8005752:	d005      	beq.n	8005760 <HAL_SD_InitCard+0x88>
  {
    sdmmc_clk = sdmmc_clk / (2U * Init.ClockDiv);
 8005754:	69fb      	ldr	r3, [r7, #28]
 8005756:	005b      	lsls	r3, r3, #1
 8005758:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800575a:	fbb2 f3f3 	udiv	r3, r2, r3
 800575e:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  if (sdmmc_clk != 0U)
 8005760:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005762:	2b00      	cmp	r3, #0
 8005764:	d007      	beq.n	8005776 <HAL_SD_InitCard+0x9e>
  {
    HAL_Delay(1U + (74U * 1000U / (sdmmc_clk)));
 8005766:	4a28      	ldr	r2, [pc, #160]	@ (8005808 <HAL_SD_InitCard+0x130>)
 8005768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800576a:	fbb2 f3f3 	udiv	r3, r2, r3
 800576e:	3301      	adds	r3, #1
 8005770:	4618      	mov	r0, r3
 8005772:	f7fb fd9b 	bl	80012ac <HAL_Delay>
  }

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8005776:	6878      	ldr	r0, [r7, #4]
 8005778:	f000 ffea 	bl	8006750 <SD_PowerON>
 800577c:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800577e:	6a3b      	ldr	r3, [r7, #32]
 8005780:	2b00      	cmp	r3, #0
 8005782:	d00b      	beq.n	800579c <HAL_SD_InitCard+0xc4>
  {
    hsd->State = HAL_SD_STATE_READY;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2201      	movs	r2, #1
 8005788:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005790:	6a3b      	ldr	r3, [r7, #32]
 8005792:	431a      	orrs	r2, r3
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8005798:	2301      	movs	r3, #1
 800579a:	e02e      	b.n	80057fa <HAL_SD_InitCard+0x122>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800579c:	6878      	ldr	r0, [r7, #4]
 800579e:	f000 ff09 	bl	80065b4 <SD_InitCard>
 80057a2:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 80057a4:	6a3b      	ldr	r3, [r7, #32]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d00b      	beq.n	80057c2 <HAL_SD_InitCard+0xea>
  {
    hsd->State = HAL_SD_STATE_READY;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	2201      	movs	r2, #1
 80057ae:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80057b6:	6a3b      	ldr	r3, [r7, #32]
 80057b8:	431a      	orrs	r2, r3
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 80057be:	2301      	movs	r3, #1
 80057c0:	e01b      	b.n	80057fa <HAL_SD_InitCard+0x122>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80057ca:	4618      	mov	r0, r3
 80057cc:	f002 f9b2 	bl	8007b34 <SDMMC_CmdBlockLength>
 80057d0:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 80057d2:	6a3b      	ldr	r3, [r7, #32]
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d00f      	beq.n	80057f8 <HAL_SD_InitCard+0x120>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	4a0b      	ldr	r2, [pc, #44]	@ (800580c <HAL_SD_InitCard+0x134>)
 80057de:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80057e4:	6a3b      	ldr	r3, [r7, #32]
 80057e6:	431a      	orrs	r2, r3
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	2201      	movs	r2, #1
 80057f0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 80057f4:	2301      	movs	r3, #1
 80057f6:	e000      	b.n	80057fa <HAL_SD_InitCard+0x122>
  }

  return HAL_OK;
 80057f8:	2300      	movs	r3, #0
}
 80057fa:	4618      	mov	r0, r3
 80057fc:	372c      	adds	r7, #44	@ 0x2c
 80057fe:	46bd      	mov	sp, r7
 8005800:	bd90      	pop	{r4, r7, pc}
 8005802:	bf00      	nop
 8005804:	014f8b59 	.word	0x014f8b59
 8005808:	00012110 	.word	0x00012110
 800580c:	1fe00fff 	.word	0x1fe00fff

08005810 <HAL_SD_ReadBlocks_DMA>:
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd,
                                        uint32_t NumberOfBlocks)
{
 8005810:	b580      	push	{r7, lr}
 8005812:	b08c      	sub	sp, #48	@ 0x30
 8005814:	af00      	add	r7, sp, #0
 8005816:	60f8      	str	r0, [r7, #12]
 8005818:	60b9      	str	r1, [r7, #8]
 800581a:	607a      	str	r2, [r7, #4]
 800581c:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (NULL == pData)
 8005822:	68bb      	ldr	r3, [r7, #8]
 8005824:	2b00      	cmp	r3, #0
 8005826:	d107      	bne.n	8005838 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800582c:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8005834:	2301      	movs	r3, #1
 8005836:	e08d      	b.n	8005954 <HAL_SD_ReadBlocks_DMA+0x144>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800583e:	b2db      	uxtb	r3, r3
 8005840:	2b01      	cmp	r3, #1
 8005842:	f040 8086 	bne.w	8005952 <HAL_SD_ReadBlocks_DMA+0x142>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	2200      	movs	r2, #0
 800584a:	635a      	str	r2, [r3, #52]	@ 0x34

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800584c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800584e:	683b      	ldr	r3, [r7, #0]
 8005850:	441a      	add	r2, r3
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005856:	429a      	cmp	r2, r3
 8005858:	d907      	bls.n	800586a <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800585e:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8005866:	2301      	movs	r3, #1
 8005868:	e074      	b.n	8005954 <HAL_SD_ReadBlocks_DMA+0x144>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	2203      	movs	r2, #3
 800586e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	2200      	movs	r2, #0
 8005878:	62da      	str	r2, [r3, #44]	@ 0x2c

    hsd->pRxBuffPtr = pData;
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	68ba      	ldr	r2, [r7, #8]
 800587e:	625a      	str	r2, [r3, #36]	@ 0x24
    hsd->RxXferSize = BLOCKSIZE * NumberOfBlocks;
 8005880:	683b      	ldr	r3, [r7, #0]
 8005882:	025a      	lsls	r2, r3, #9
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	629a      	str	r2, [r3, #40]	@ 0x28

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800588c:	2b01      	cmp	r3, #1
 800588e:	d002      	beq.n	8005896 <HAL_SD_ReadBlocks_DMA+0x86>
    {
      add *= BLOCKSIZE;
 8005890:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005892:	025b      	lsls	r3, r3, #9
 8005894:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8005896:	f04f 33ff 	mov.w	r3, #4294967295
 800589a:	613b      	str	r3, [r7, #16]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800589c:	683b      	ldr	r3, [r7, #0]
 800589e:	025b      	lsls	r3, r3, #9
 80058a0:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 80058a2:	2390      	movs	r3, #144	@ 0x90
 80058a4:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 80058a6:	2302      	movs	r3, #2
 80058a8:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 80058aa:	2300      	movs	r3, #0
 80058ac:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 80058ae:	2300      	movs	r3, #0
 80058b0:	627b      	str	r3, [r7, #36]	@ 0x24
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	f107 0210 	add.w	r2, r7, #16
 80058ba:	4611      	mov	r1, r2
 80058bc:	4618      	mov	r0, r3
 80058be:	f002 f90d 	bl	8007adc <SDMMC_ConfigData>

    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	68da      	ldr	r2, [r3, #12]
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80058d0:	60da      	str	r2, [r3, #12]
    hsd->Instance->IDMABASE0 = (uint32_t) pData ;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	68ba      	ldr	r2, [r7, #8]
 80058d8:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	2201      	movs	r2, #1
 80058e0:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Read Blocks in DMA mode */
    if (NumberOfBlocks > 1U)
 80058e2:	683b      	ldr	r3, [r7, #0]
 80058e4:	2b01      	cmp	r3, #1
 80058e6:	d90a      	bls.n	80058fe <HAL_SD_ReadBlocks_DMA+0xee>
    {
      hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	2282      	movs	r2, #130	@ 0x82
 80058ec:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80058f4:	4618      	mov	r0, r3
 80058f6:	f002 f963 	bl	8007bc0 <SDMMC_CmdReadMultiBlock>
 80058fa:	62f8      	str	r0, [r7, #44]	@ 0x2c
 80058fc:	e009      	b.n	8005912 <HAL_SD_ReadBlocks_DMA+0x102>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	2281      	movs	r2, #129	@ 0x81
 8005902:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800590a:	4618      	mov	r0, r3
 800590c:	f002 f935 	bl	8007b7a <SDMMC_CmdReadSingleBlock>
 8005910:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 8005912:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005914:	2b00      	cmp	r3, #0
 8005916:	d012      	beq.n	800593e <HAL_SD_ReadBlocks_DMA+0x12e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	4a0f      	ldr	r2, [pc, #60]	@ (800595c <HAL_SD_ReadBlocks_DMA+0x14c>)
 800591e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005924:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005926:	431a      	orrs	r2, r3
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	2201      	movs	r2, #1
 8005930:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	2200      	movs	r2, #0
 8005938:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 800593a:	2301      	movs	r3, #1
 800593c:	e00a      	b.n	8005954 <HAL_SD_ReadBlocks_DMA+0x144>
    }

    /* Enable transfer interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	f442 7295 	orr.w	r2, r2, #298	@ 0x12a
 800594c:	63da      	str	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800594e:	2300      	movs	r3, #0
 8005950:	e000      	b.n	8005954 <HAL_SD_ReadBlocks_DMA+0x144>
  }
  else
  {
    return HAL_BUSY;
 8005952:	2302      	movs	r3, #2
  }
}
 8005954:	4618      	mov	r0, r3
 8005956:	3730      	adds	r7, #48	@ 0x30
 8005958:	46bd      	mov	sp, r7
 800595a:	bd80      	pop	{r7, pc}
 800595c:	1fe00fff 	.word	0x1fe00fff

08005960 <HAL_SD_WriteBlocks_DMA>:
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, const uint8_t *pData, uint32_t BlockAdd,
                                         uint32_t NumberOfBlocks)
{
 8005960:	b580      	push	{r7, lr}
 8005962:	b08c      	sub	sp, #48	@ 0x30
 8005964:	af00      	add	r7, sp, #0
 8005966:	60f8      	str	r0, [r7, #12]
 8005968:	60b9      	str	r1, [r7, #8]
 800596a:	607a      	str	r2, [r7, #4]
 800596c:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (NULL == pData)
 8005972:	68bb      	ldr	r3, [r7, #8]
 8005974:	2b00      	cmp	r3, #0
 8005976:	d107      	bne.n	8005988 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800597c:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8005984:	2301      	movs	r3, #1
 8005986:	e08d      	b.n	8005aa4 <HAL_SD_WriteBlocks_DMA+0x144>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800598e:	b2db      	uxtb	r3, r3
 8005990:	2b01      	cmp	r3, #1
 8005992:	f040 8086 	bne.w	8005aa2 <HAL_SD_WriteBlocks_DMA+0x142>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	2200      	movs	r2, #0
 800599a:	635a      	str	r2, [r3, #52]	@ 0x34

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800599c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800599e:	683b      	ldr	r3, [r7, #0]
 80059a0:	441a      	add	r2, r3
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80059a6:	429a      	cmp	r2, r3
 80059a8:	d907      	bls.n	80059ba <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80059ae:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 80059b6:	2301      	movs	r3, #1
 80059b8:	e074      	b.n	8005aa4 <HAL_SD_WriteBlocks_DMA+0x144>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	2203      	movs	r2, #3
 80059be:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	2200      	movs	r2, #0
 80059c8:	62da      	str	r2, [r3, #44]	@ 0x2c

    hsd->pTxBuffPtr = pData;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	68ba      	ldr	r2, [r7, #8]
 80059ce:	61da      	str	r2, [r3, #28]
    hsd->TxXferSize = BLOCKSIZE * NumberOfBlocks;
 80059d0:	683b      	ldr	r3, [r7, #0]
 80059d2:	025a      	lsls	r2, r3, #9
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	621a      	str	r2, [r3, #32]

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059dc:	2b01      	cmp	r3, #1
 80059de:	d002      	beq.n	80059e6 <HAL_SD_WriteBlocks_DMA+0x86>
    {
      add *= BLOCKSIZE;
 80059e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059e2:	025b      	lsls	r3, r3, #9
 80059e4:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80059e6:	f04f 33ff 	mov.w	r3, #4294967295
 80059ea:	613b      	str	r3, [r7, #16]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 80059ec:	683b      	ldr	r3, [r7, #0]
 80059ee:	025b      	lsls	r3, r3, #9
 80059f0:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 80059f2:	2390      	movs	r3, #144	@ 0x90
 80059f4:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 80059f6:	2300      	movs	r3, #0
 80059f8:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 80059fa:	2300      	movs	r3, #0
 80059fc:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 80059fe:	2300      	movs	r3, #0
 8005a00:	627b      	str	r3, [r7, #36]	@ 0x24
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	f107 0210 	add.w	r2, r7, #16
 8005a0a:	4611      	mov	r1, r2
 8005a0c:	4618      	mov	r0, r3
 8005a0e:	f002 f865 	bl	8007adc <SDMMC_ConfigData>

    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	68da      	ldr	r2, [r3, #12]
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005a20:	60da      	str	r2, [r3, #12]

    hsd->Instance->IDMABASE0 = (uint32_t) pData ;
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	68ba      	ldr	r2, [r7, #8]
 8005a28:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	2201      	movs	r2, #1
 8005a30:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Write Blocks in Polling mode */
    if (NumberOfBlocks > 1U)
 8005a32:	683b      	ldr	r3, [r7, #0]
 8005a34:	2b01      	cmp	r3, #1
 8005a36:	d90a      	bls.n	8005a4e <HAL_SD_WriteBlocks_DMA+0xee>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	22a0      	movs	r2, #160	@ 0xa0
 8005a3c:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005a44:	4618      	mov	r0, r3
 8005a46:	f002 f901 	bl	8007c4c <SDMMC_CmdWriteMultiBlock>
 8005a4a:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8005a4c:	e009      	b.n	8005a62 <HAL_SD_WriteBlocks_DMA+0x102>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	2290      	movs	r2, #144	@ 0x90
 8005a52:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005a5a:	4618      	mov	r0, r3
 8005a5c:	f002 f8d3 	bl	8007c06 <SDMMC_CmdWriteSingleBlock>
 8005a60:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 8005a62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d012      	beq.n	8005a8e <HAL_SD_WriteBlocks_DMA+0x12e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	4a0f      	ldr	r2, [pc, #60]	@ (8005aac <HAL_SD_WriteBlocks_DMA+0x14c>)
 8005a6e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005a74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a76:	431a      	orrs	r2, r3
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	2201      	movs	r2, #1
 8005a80:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	2200      	movs	r2, #0
 8005a88:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 8005a8a:	2301      	movs	r3, #1
 8005a8c:	e00a      	b.n	8005aa4 <HAL_SD_WriteBlocks_DMA+0x144>
    }

    /* Enable transfer interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR | SDMMC_IT_DATAEND));
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f442 728d 	orr.w	r2, r2, #282	@ 0x11a
 8005a9c:	63da      	str	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	e000      	b.n	8005aa4 <HAL_SD_WriteBlocks_DMA+0x144>
  }
  else
  {
    return HAL_BUSY;
 8005aa2:	2302      	movs	r3, #2
  }
}
 8005aa4:	4618      	mov	r0, r3
 8005aa6:	3730      	adds	r7, #48	@ 0x30
 8005aa8:	46bd      	mov	sp, r7
 8005aaa:	bd80      	pop	{r7, pc}
 8005aac:	1fe00fff 	.word	0x1fe00fff

08005ab0 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	b084      	sub	sp, #16
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005abc:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ac4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d008      	beq.n	8005ade <HAL_SD_IRQHandler+0x2e>
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	f003 0308 	and.w	r3, r3, #8
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d003      	beq.n	8005ade <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8005ad6:	6878      	ldr	r0, [r7, #4]
 8005ad8:	f001 f926 	bl	8006d28 <SD_Read_IT>
 8005adc:	e19a      	b.n	8005e14 <HAL_SD_IRQHandler+0x364>
  }

  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ae4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	f000 80ac 	beq.w	8005c46 <HAL_SD_IRQHandler+0x196>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005af6:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681a      	ldr	r2, [r3, #0]
 8005b02:	4b59      	ldr	r3, [pc, #356]	@ (8005c68 <HAL_SD_IRQHandler+0x1b8>)
 8005b04:	400b      	ands	r3, r1
 8005b06:	63d3      	str	r3, [r2, #60]	@ 0x3c
                        SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE | \
                        SDMMC_IT_RXFIFOHF);

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8005b16:	63da      	str	r2, [r3, #60]	@ 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	68da      	ldr	r2, [r3, #12]
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005b26:	60da      	str	r2, [r3, #12]

    if ((context & SD_CONTEXT_IT) != 0U)
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	f003 0308 	and.w	r3, r3, #8
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d038      	beq.n	8005ba4 <HAL_SD_IRQHandler+0xf4>
    {
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	f003 0302 	and.w	r3, r3, #2
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d104      	bne.n	8005b46 <HAL_SD_IRQHandler+0x96>
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	f003 0320 	and.w	r3, r3, #32
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d011      	beq.n	8005b6a <HAL_SD_IRQHandler+0xba>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	4618      	mov	r0, r3
 8005b4c:	f002 f8a2 	bl	8007c94 <SDMMC_CmdStopTransfer>
 8005b50:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 8005b52:	68bb      	ldr	r3, [r7, #8]
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d008      	beq.n	8005b6a <HAL_SD_IRQHandler+0xba>
        {
          hsd->ErrorCode |= errorstate;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005b5c:	68bb      	ldr	r3, [r7, #8]
 8005b5e:	431a      	orrs	r2, r3
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	635a      	str	r2, [r3, #52]	@ 0x34
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8005b64:	6878      	ldr	r0, [r7, #4]
 8005b66:	f000 f95b 	bl	8005e20 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	4a3f      	ldr	r2, [pc, #252]	@ (8005c6c <HAL_SD_IRQHandler+0x1bc>)
 8005b70:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	2201      	movs	r2, #1
 8005b76:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	62da      	str	r2, [r3, #44]	@ 0x2c
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	f003 0301 	and.w	r3, r3, #1
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d104      	bne.n	8005b94 <HAL_SD_IRQHandler+0xe4>
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	f003 0302 	and.w	r3, r3, #2
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d003      	beq.n	8005b9c <HAL_SD_IRQHandler+0xec>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8005b94:	6878      	ldr	r0, [r7, #4]
 8005b96:	f002 fd4d 	bl	8008634 <HAL_SD_RxCpltCallback>
 8005b9a:	e13b      	b.n	8005e14 <HAL_SD_IRQHandler+0x364>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8005b9c:	6878      	ldr	r0, [r7, #4]
 8005b9e:	f002 fd3f 	bl	8008620 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8005ba2:	e137      	b.n	8005e14 <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	f000 8132 	beq.w	8005e14 <HAL_SD_IRQHandler+0x364>
      hsd->Instance->DLEN = 0;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	629a      	str	r2, [r3, #40]	@ 0x28
      hsd->Instance->DCTRL = 0;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	2200      	movs	r2, #0
 8005bbe:	62da      	str	r2, [r3, #44]	@ 0x2c
      hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	2200      	movs	r2, #0
 8005bc6:	651a      	str	r2, [r3, #80]	@ 0x50
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	f003 0302 	and.w	r3, r3, #2
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d104      	bne.n	8005bdc <HAL_SD_IRQHandler+0x12c>
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	f003 0320 	and.w	r3, r3, #32
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d011      	beq.n	8005c00 <HAL_SD_IRQHandler+0x150>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	4618      	mov	r0, r3
 8005be2:	f002 f857 	bl	8007c94 <SDMMC_CmdStopTransfer>
 8005be6:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 8005be8:	68bb      	ldr	r3, [r7, #8]
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d008      	beq.n	8005c00 <HAL_SD_IRQHandler+0x150>
          hsd->ErrorCode |= errorstate;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005bf2:	68bb      	ldr	r3, [r7, #8]
 8005bf4:	431a      	orrs	r2, r3
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	635a      	str	r2, [r3, #52]	@ 0x34
          HAL_SD_ErrorCallback(hsd);
 8005bfa:	6878      	ldr	r0, [r7, #4]
 8005bfc:	f000 f910 	bl	8005e20 <HAL_SD_ErrorCallback>
      hsd->State = HAL_SD_STATE_READY;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2201      	movs	r2, #1
 8005c04:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2200      	movs	r2, #0
 8005c0c:	62da      	str	r2, [r3, #44]	@ 0x2c
      if (((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	f003 0310 	and.w	r3, r3, #16
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d104      	bne.n	8005c22 <HAL_SD_IRQHandler+0x172>
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	f003 0320 	and.w	r3, r3, #32
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d002      	beq.n	8005c28 <HAL_SD_IRQHandler+0x178>
        HAL_SD_TxCpltCallback(hsd);
 8005c22:	6878      	ldr	r0, [r7, #4]
 8005c24:	f002 fcfc 	bl	8008620 <HAL_SD_TxCpltCallback>
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	f003 0301 	and.w	r3, r3, #1
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d105      	bne.n	8005c3e <HAL_SD_IRQHandler+0x18e>
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	f003 0302 	and.w	r3, r3, #2
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	f000 80eb 	beq.w	8005e14 <HAL_SD_IRQHandler+0x364>
        HAL_SD_RxCpltCallback(hsd);
 8005c3e:	6878      	ldr	r0, [r7, #4]
 8005c40:	f002 fcf8 	bl	8008634 <HAL_SD_RxCpltCallback>
}
 8005c44:	e0e6      	b.n	8005e14 <HAL_SD_IRQHandler+0x364>
  else if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c4c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d00d      	beq.n	8005c70 <HAL_SD_IRQHandler+0x1c0>
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	f003 0308 	and.w	r3, r3, #8
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d008      	beq.n	8005c70 <HAL_SD_IRQHandler+0x1c0>
    SD_Write_IT(hsd);
 8005c5e:	6878      	ldr	r0, [r7, #4]
 8005c60:	f001 f8a8 	bl	8006db4 <SD_Write_IT>
 8005c64:	e0d6      	b.n	8005e14 <HAL_SD_IRQHandler+0x364>
 8005c66:	bf00      	nop
 8005c68:	ffff3ec5 	.word	0xffff3ec5
 8005c6c:	18000f3a 	.word	0x18000f3a
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR |
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c76:	f003 033a 	and.w	r3, r3, #58	@ 0x3a
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	f000 809d 	beq.w	8005dba <HAL_SD_IRQHandler+0x30a>
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DCRCFAIL) != RESET)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c86:	f003 0302 	and.w	r3, r3, #2
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d005      	beq.n	8005c9a <HAL_SD_IRQHandler+0x1ea>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c92:	f043 0202 	orr.w	r2, r3, #2
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DTIMEOUT) != RESET)
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ca0:	f003 0308 	and.w	r3, r3, #8
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d005      	beq.n	8005cb4 <HAL_SD_IRQHandler+0x204>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005cac:	f043 0208 	orr.w	r2, r3, #8
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_RXOVERR) != RESET)
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005cba:	f003 0320 	and.w	r3, r3, #32
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d005      	beq.n	8005cce <HAL_SD_IRQHandler+0x21e>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005cc6:	f043 0220 	orr.w	r2, r3, #32
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_TXUNDERR) != RESET)
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005cd4:	f003 0310 	and.w	r3, r3, #16
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d005      	beq.n	8005ce8 <HAL_SD_IRQHandler+0x238>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ce0:	f043 0210 	orr.w	r2, r3, #16
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	4a4b      	ldr	r2, [pc, #300]	@ (8005e1c <HAL_SD_IRQHandler+0x36c>)
 8005cee:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 8005cfe:	63da      	str	r2, [r3, #60]	@ 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	68da      	ldr	r2, [r3, #12]
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005d0e:	60da      	str	r2, [r3, #12]
    hsd->Instance->DCTRL |= SDMMC_DCTRL_FIFORST;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005d1e:	62da      	str	r2, [r3, #44]	@ 0x2c
    hsd->Instance->CMD |= SDMMC_CMD_CMDSTOP;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	68da      	ldr	r2, [r3, #12]
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005d2e:	60da      	str	r2, [r3, #12]
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	4618      	mov	r0, r3
 8005d36:	f001 ffad 	bl	8007c94 <SDMMC_CmdStopTransfer>
 8005d3a:	4602      	mov	r2, r0
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d40:	431a      	orrs	r2, r3
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->Instance->CMD &= ~(SDMMC_CMD_CMDSTOP);
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	68da      	ldr	r2, [r3, #12]
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005d54:	60da      	str	r2, [r3, #12]
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DABORT);
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005d5e:	639a      	str	r2, [r3, #56]	@ 0x38
    if ((context & SD_CONTEXT_IT) != 0U)
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	f003 0308 	and.w	r3, r3, #8
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d00a      	beq.n	8005d80 <HAL_SD_IRQHandler+0x2d0>
      hsd->State = HAL_SD_STATE_READY;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	2201      	movs	r2, #1
 8005d6e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	2200      	movs	r2, #0
 8005d76:	62da      	str	r2, [r3, #44]	@ 0x2c
      HAL_SD_ErrorCallback(hsd);
 8005d78:	6878      	ldr	r0, [r7, #4]
 8005d7a:	f000 f851 	bl	8005e20 <HAL_SD_ErrorCallback>
}
 8005d7e:	e049      	b.n	8005e14 <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d044      	beq.n	8005e14 <HAL_SD_IRQHandler+0x364>
      if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d040      	beq.n	8005e14 <HAL_SD_IRQHandler+0x364>
        __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8005da0:	63da      	str	r2, [r3, #60]	@ 0x3c
        hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	2200      	movs	r2, #0
 8005da8:	651a      	str	r2, [r3, #80]	@ 0x50
        hsd->State = HAL_SD_STATE_READY;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	2201      	movs	r2, #1
 8005dae:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        HAL_SD_ErrorCallback(hsd);
 8005db2:	6878      	ldr	r0, [r7, #4]
 8005db4:	f000 f834 	bl	8005e20 <HAL_SD_ErrorCallback>
}
 8005db8:	e02c      	b.n	8005e14 <HAL_SD_IRQHandler+0x364>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_IDMABTC) != RESET)
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005dc0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d025      	beq.n	8005e14 <HAL_SD_IRQHandler+0x364>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_IDMABTC);
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005dd0:	639a      	str	r2, [r3, #56]	@ 0x38
    if (READ_BIT(hsd->Instance->IDMACTRL, SDMMC_IDMA_IDMABACT) == 0U)
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005dd8:	f003 0304 	and.w	r3, r3, #4
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d10c      	bne.n	8005dfa <HAL_SD_IRQHandler+0x34a>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	f003 0320 	and.w	r3, r3, #32
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d003      	beq.n	8005df2 <HAL_SD_IRQHandler+0x342>
        HAL_SDEx_Write_DMADoubleBuf1CpltCallback(hsd);
 8005dea:	6878      	ldr	r0, [r7, #4]
 8005dec:	f001 f84a 	bl	8006e84 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>
}
 8005df0:	e010      	b.n	8005e14 <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf1CpltCallback(hsd);
 8005df2:	6878      	ldr	r0, [r7, #4]
 8005df4:	f001 f832 	bl	8006e5c <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>
}
 8005df8:	e00c      	b.n	8005e14 <HAL_SD_IRQHandler+0x364>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	f003 0320 	and.w	r3, r3, #32
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d003      	beq.n	8005e0c <HAL_SD_IRQHandler+0x35c>
        HAL_SDEx_Write_DMADoubleBuf0CpltCallback(hsd);
 8005e04:	6878      	ldr	r0, [r7, #4]
 8005e06:	f001 f833 	bl	8006e70 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>
}
 8005e0a:	e003      	b.n	8005e14 <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf0CpltCallback(hsd);
 8005e0c:	6878      	ldr	r0, [r7, #4]
 8005e0e:	f001 f81b 	bl	8006e48 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>
}
 8005e12:	e7ff      	b.n	8005e14 <HAL_SD_IRQHandler+0x364>
 8005e14:	bf00      	nop
 8005e16:	3710      	adds	r7, #16
 8005e18:	46bd      	mov	sp, r7
 8005e1a:	bd80      	pop	{r7, pc}
 8005e1c:	18000f3a 	.word	0x18000f3a

08005e20 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8005e20:	b480      	push	{r7}
 8005e22:	b083      	sub	sp, #12
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8005e28:	bf00      	nop
 8005e2a:	370c      	adds	r7, #12
 8005e2c:	46bd      	mov	sp, r7
 8005e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e32:	4770      	bx	lr

08005e34 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8005e34:	b480      	push	{r7}
 8005e36:	b083      	sub	sp, #12
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	6078      	str	r0, [r7, #4]
 8005e3c:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e42:	0f9b      	lsrs	r3, r3, #30
 8005e44:	b2da      	uxtb	r2, r3
 8005e46:	683b      	ldr	r3, [r7, #0]
 8005e48:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e4e:	0e9b      	lsrs	r3, r3, #26
 8005e50:	b2db      	uxtb	r3, r3
 8005e52:	f003 030f 	and.w	r3, r3, #15
 8005e56:	b2da      	uxtb	r2, r3
 8005e58:	683b      	ldr	r3, [r7, #0]
 8005e5a:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e60:	0e1b      	lsrs	r3, r3, #24
 8005e62:	b2db      	uxtb	r3, r3
 8005e64:	f003 0303 	and.w	r3, r3, #3
 8005e68:	b2da      	uxtb	r2, r3
 8005e6a:	683b      	ldr	r3, [r7, #0]
 8005e6c:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e72:	0c1b      	lsrs	r3, r3, #16
 8005e74:	b2da      	uxtb	r2, r3
 8005e76:	683b      	ldr	r3, [r7, #0]
 8005e78:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e7e:	0a1b      	lsrs	r3, r3, #8
 8005e80:	b2da      	uxtb	r2, r3
 8005e82:	683b      	ldr	r3, [r7, #0]
 8005e84:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e8a:	b2da      	uxtb	r2, r3
 8005e8c:	683b      	ldr	r3, [r7, #0]
 8005e8e:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e94:	0d1b      	lsrs	r3, r3, #20
 8005e96:	b29a      	uxth	r2, r3
 8005e98:	683b      	ldr	r3, [r7, #0]
 8005e9a:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ea0:	0c1b      	lsrs	r3, r3, #16
 8005ea2:	b2db      	uxtb	r3, r3
 8005ea4:	f003 030f 	and.w	r3, r3, #15
 8005ea8:	b2da      	uxtb	r2, r3
 8005eaa:	683b      	ldr	r3, [r7, #0]
 8005eac:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005eb2:	0bdb      	lsrs	r3, r3, #15
 8005eb4:	b2db      	uxtb	r3, r3
 8005eb6:	f003 0301 	and.w	r3, r3, #1
 8005eba:	b2da      	uxtb	r2, r3
 8005ebc:	683b      	ldr	r3, [r7, #0]
 8005ebe:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ec4:	0b9b      	lsrs	r3, r3, #14
 8005ec6:	b2db      	uxtb	r3, r3
 8005ec8:	f003 0301 	and.w	r3, r3, #1
 8005ecc:	b2da      	uxtb	r2, r3
 8005ece:	683b      	ldr	r3, [r7, #0]
 8005ed0:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ed6:	0b5b      	lsrs	r3, r3, #13
 8005ed8:	b2db      	uxtb	r3, r3
 8005eda:	f003 0301 	and.w	r3, r3, #1
 8005ede:	b2da      	uxtb	r2, r3
 8005ee0:	683b      	ldr	r3, [r7, #0]
 8005ee2:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ee8:	0b1b      	lsrs	r3, r3, #12
 8005eea:	b2db      	uxtb	r3, r3
 8005eec:	f003 0301 	and.w	r3, r3, #1
 8005ef0:	b2da      	uxtb	r2, r3
 8005ef2:	683b      	ldr	r3, [r7, #0]
 8005ef4:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8005ef6:	683b      	ldr	r3, [r7, #0]
 8005ef8:	2200      	movs	r2, #0
 8005efa:	735a      	strb	r2, [r3, #13]

  if (hsd->SdCard.CardType == CARD_SDSC)
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d163      	bne.n	8005fcc <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f08:	009a      	lsls	r2, r3, #2
 8005f0a:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8005f0e:	4013      	ands	r3, r2
 8005f10:	687a      	ldr	r2, [r7, #4]
 8005f12:	6e52      	ldr	r2, [r2, #100]	@ 0x64
 8005f14:	0f92      	lsrs	r2, r2, #30
 8005f16:	431a      	orrs	r2, r3
 8005f18:	683b      	ldr	r3, [r7, #0]
 8005f1a:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005f20:	0edb      	lsrs	r3, r3, #27
 8005f22:	b2db      	uxtb	r3, r3
 8005f24:	f003 0307 	and.w	r3, r3, #7
 8005f28:	b2da      	uxtb	r2, r3
 8005f2a:	683b      	ldr	r3, [r7, #0]
 8005f2c:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005f32:	0e1b      	lsrs	r3, r3, #24
 8005f34:	b2db      	uxtb	r3, r3
 8005f36:	f003 0307 	and.w	r3, r3, #7
 8005f3a:	b2da      	uxtb	r2, r3
 8005f3c:	683b      	ldr	r3, [r7, #0]
 8005f3e:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005f44:	0d5b      	lsrs	r3, r3, #21
 8005f46:	b2db      	uxtb	r3, r3
 8005f48:	f003 0307 	and.w	r3, r3, #7
 8005f4c:	b2da      	uxtb	r2, r3
 8005f4e:	683b      	ldr	r3, [r7, #0]
 8005f50:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005f56:	0c9b      	lsrs	r3, r3, #18
 8005f58:	b2db      	uxtb	r3, r3
 8005f5a:	f003 0307 	and.w	r3, r3, #7
 8005f5e:	b2da      	uxtb	r2, r3
 8005f60:	683b      	ldr	r3, [r7, #0]
 8005f62:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005f68:	0bdb      	lsrs	r3, r3, #15
 8005f6a:	b2db      	uxtb	r3, r3
 8005f6c:	f003 0307 	and.w	r3, r3, #7
 8005f70:	b2da      	uxtb	r2, r3
 8005f72:	683b      	ldr	r3, [r7, #0]
 8005f74:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8005f76:	683b      	ldr	r3, [r7, #0]
 8005f78:	691b      	ldr	r3, [r3, #16]
 8005f7a:	1c5a      	adds	r2, r3, #1
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8005f80:	683b      	ldr	r3, [r7, #0]
 8005f82:	7e1b      	ldrb	r3, [r3, #24]
 8005f84:	b2db      	uxtb	r3, r3
 8005f86:	f003 0307 	and.w	r3, r3, #7
 8005f8a:	3302      	adds	r3, #2
 8005f8c:	2201      	movs	r2, #1
 8005f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8005f92:	687a      	ldr	r2, [r7, #4]
 8005f94:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005f96:	fb03 f202 	mul.w	r2, r3, r2
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8005f9e:	683b      	ldr	r3, [r7, #0]
 8005fa0:	7a1b      	ldrb	r3, [r3, #8]
 8005fa2:	b2db      	uxtb	r3, r3
 8005fa4:	f003 030f 	and.w	r3, r3, #15
 8005fa8:	2201      	movs	r2, #1
 8005faa:	409a      	lsls	r2, r3
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	64da      	str	r2, [r3, #76]	@ 0x4c

    hsd->SdCard.LogBlockNbr = (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / BLOCKSIZE);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005fb4:	687a      	ldr	r2, [r7, #4]
 8005fb6:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8005fb8:	0a52      	lsrs	r2, r2, #9
 8005fba:	fb03 f202 	mul.w	r2, r3, r2
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.LogBlockSize = BLOCKSIZE;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005fc8:	655a      	str	r2, [r3, #84]	@ 0x54
 8005fca:	e031      	b.n	8006030 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fd0:	2b01      	cmp	r3, #1
 8005fd2:	d11d      	bne.n	8006010 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005fd8:	041b      	lsls	r3, r3, #16
 8005fda:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005fe2:	0c1b      	lsrs	r3, r3, #16
 8005fe4:	431a      	orrs	r2, r3
 8005fe6:	683b      	ldr	r3, [r7, #0]
 8005fe8:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8005fea:	683b      	ldr	r3, [r7, #0]
 8005fec:	691b      	ldr	r3, [r3, #16]
 8005fee:	3301      	adds	r3, #1
 8005ff0:	029a      	lsls	r2, r3, #10
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.BlockSize = BLOCKSIZE;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006004:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	655a      	str	r2, [r3, #84]	@ 0x54
 800600e:	e00f      	b.n	8006030 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	4a58      	ldr	r2, [pc, #352]	@ (8006178 <HAL_SD_GetCardCSD+0x344>)
 8006016:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800601c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	2201      	movs	r2, #1
 8006028:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 800602c:	2301      	movs	r3, #1
 800602e:	e09d      	b.n	800616c <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006034:	0b9b      	lsrs	r3, r3, #14
 8006036:	b2db      	uxtb	r3, r3
 8006038:	f003 0301 	and.w	r3, r3, #1
 800603c:	b2da      	uxtb	r2, r3
 800603e:	683b      	ldr	r3, [r7, #0]
 8006040:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006046:	09db      	lsrs	r3, r3, #7
 8006048:	b2db      	uxtb	r3, r3
 800604a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800604e:	b2da      	uxtb	r2, r3
 8006050:	683b      	ldr	r3, [r7, #0]
 8006052:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006058:	b2db      	uxtb	r3, r3
 800605a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800605e:	b2da      	uxtb	r2, r3
 8006060:	683b      	ldr	r3, [r7, #0]
 8006062:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006068:	0fdb      	lsrs	r3, r3, #31
 800606a:	b2da      	uxtb	r2, r3
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006074:	0f5b      	lsrs	r3, r3, #29
 8006076:	b2db      	uxtb	r3, r3
 8006078:	f003 0303 	and.w	r3, r3, #3
 800607c:	b2da      	uxtb	r2, r3
 800607e:	683b      	ldr	r3, [r7, #0]
 8006080:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006086:	0e9b      	lsrs	r3, r3, #26
 8006088:	b2db      	uxtb	r3, r3
 800608a:	f003 0307 	and.w	r3, r3, #7
 800608e:	b2da      	uxtb	r2, r3
 8006090:	683b      	ldr	r3, [r7, #0]
 8006092:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen = (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006098:	0d9b      	lsrs	r3, r3, #22
 800609a:	b2db      	uxtb	r3, r3
 800609c:	f003 030f 	and.w	r3, r3, #15
 80060a0:	b2da      	uxtb	r2, r3
 80060a2:	683b      	ldr	r3, [r7, #0]
 80060a4:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80060aa:	0d5b      	lsrs	r3, r3, #21
 80060ac:	b2db      	uxtb	r3, r3
 80060ae:	f003 0301 	and.w	r3, r3, #1
 80060b2:	b2da      	uxtb	r2, r3
 80060b4:	683b      	ldr	r3, [r7, #0]
 80060b6:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 80060ba:	683b      	ldr	r3, [r7, #0]
 80060bc:	2200      	movs	r2, #0
 80060be:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80060c6:	0c1b      	lsrs	r3, r3, #16
 80060c8:	b2db      	uxtb	r3, r3
 80060ca:	f003 0301 	and.w	r3, r3, #1
 80060ce:	b2da      	uxtb	r2, r3
 80060d0:	683b      	ldr	r3, [r7, #0]
 80060d2:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80060da:	0bdb      	lsrs	r3, r3, #15
 80060dc:	b2db      	uxtb	r3, r3
 80060de:	f003 0301 	and.w	r3, r3, #1
 80060e2:	b2da      	uxtb	r2, r3
 80060e4:	683b      	ldr	r3, [r7, #0]
 80060e6:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80060ee:	0b9b      	lsrs	r3, r3, #14
 80060f0:	b2db      	uxtb	r3, r3
 80060f2:	f003 0301 	and.w	r3, r3, #1
 80060f6:	b2da      	uxtb	r2, r3
 80060f8:	683b      	ldr	r3, [r7, #0]
 80060fa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006102:	0b5b      	lsrs	r3, r3, #13
 8006104:	b2db      	uxtb	r3, r3
 8006106:	f003 0301 	and.w	r3, r3, #1
 800610a:	b2da      	uxtb	r2, r3
 800610c:	683b      	ldr	r3, [r7, #0]
 800610e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006116:	0b1b      	lsrs	r3, r3, #12
 8006118:	b2db      	uxtb	r3, r3
 800611a:	f003 0301 	and.w	r3, r3, #1
 800611e:	b2da      	uxtb	r2, r3
 8006120:	683b      	ldr	r3, [r7, #0]
 8006122:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800612a:	0a9b      	lsrs	r3, r3, #10
 800612c:	b2db      	uxtb	r3, r3
 800612e:	f003 0303 	and.w	r3, r3, #3
 8006132:	b2da      	uxtb	r2, r3
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC = (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800613e:	0a1b      	lsrs	r3, r3, #8
 8006140:	b2db      	uxtb	r3, r3
 8006142:	f003 0303 	and.w	r3, r3, #3
 8006146:	b2da      	uxtb	r2, r3
 8006148:	683b      	ldr	r3, [r7, #0]
 800614a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006152:	085b      	lsrs	r3, r3, #1
 8006154:	b2db      	uxtb	r3, r3
 8006156:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800615a:	b2da      	uxtb	r2, r3
 800615c:	683b      	ldr	r3, [r7, #0]
 800615e:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 8006162:	683b      	ldr	r3, [r7, #0]
 8006164:	2201      	movs	r2, #1
 8006166:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 800616a:	2300      	movs	r3, #0
}
 800616c:	4618      	mov	r0, r3
 800616e:	370c      	adds	r7, #12
 8006170:	46bd      	mov	sp, r7
 8006172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006176:	4770      	bx	lr
 8006178:	1fe00fff 	.word	0x1fe00fff

0800617c <HAL_SD_GetCardStatus>:
  * @param  pStatus: Pointer to the HAL_SD_CardStatusTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypeDef *pStatus)
{
 800617c:	b580      	push	{r7, lr}
 800617e:	b094      	sub	sp, #80	@ 0x50
 8006180:	af00      	add	r7, sp, #0
 8006182:	6078      	str	r0, [r7, #4]
 8006184:	6039      	str	r1, [r7, #0]
  uint32_t sd_status[16];
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 8006186:	2300      	movs	r3, #0
 8006188:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  if (hsd->State == HAL_SD_STATE_BUSY)
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8006192:	b2db      	uxtb	r3, r3
 8006194:	2b03      	cmp	r3, #3
 8006196:	d101      	bne.n	800619c <HAL_SD_GetCardStatus+0x20>
  {
    return HAL_ERROR;
 8006198:	2301      	movs	r3, #1
 800619a:	e0a7      	b.n	80062ec <HAL_SD_GetCardStatus+0x170>
  }

  errorstate = SD_SendSDStatus(hsd, sd_status);
 800619c:	f107 0308 	add.w	r3, r7, #8
 80061a0:	4619      	mov	r1, r3
 80061a2:	6878      	ldr	r0, [r7, #4]
 80061a4:	f000 fb62 	bl	800686c <SD_SendSDStatus>
 80061a8:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 80061aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d011      	beq.n	80061d4 <HAL_SD_GetCardStatus+0x58>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	4a4f      	ldr	r2, [pc, #316]	@ (80062f4 <HAL_SD_GetCardStatus+0x178>)
 80061b6:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80061bc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80061be:	431a      	orrs	r2, r3
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	2201      	movs	r2, #1
 80061c8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
 80061cc:	2301      	movs	r3, #1
 80061ce:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 80061d2:	e070      	b.n	80062b6 <HAL_SD_GetCardStatus+0x13a>
  }
  else
  {
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 80061d4:	68bb      	ldr	r3, [r7, #8]
 80061d6:	099b      	lsrs	r3, r3, #6
 80061d8:	b2db      	uxtb	r3, r3
 80061da:	f003 0303 	and.w	r3, r3, #3
 80061de:	b2da      	uxtb	r2, r3
 80061e0:	683b      	ldr	r3, [r7, #0]
 80061e2:	701a      	strb	r2, [r3, #0]

    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 80061e4:	68bb      	ldr	r3, [r7, #8]
 80061e6:	095b      	lsrs	r3, r3, #5
 80061e8:	b2db      	uxtb	r3, r3
 80061ea:	f003 0301 	and.w	r3, r3, #1
 80061ee:	b2da      	uxtb	r2, r3
 80061f0:	683b      	ldr	r3, [r7, #0]
 80061f2:	705a      	strb	r2, [r3, #1]

    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 80061f4:	68bb      	ldr	r3, [r7, #8]
 80061f6:	0a1b      	lsrs	r3, r3, #8
 80061f8:	b29b      	uxth	r3, r3
 80061fa:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80061fe:	b29a      	uxth	r2, r3
 8006200:	68bb      	ldr	r3, [r7, #8]
 8006202:	0e1b      	lsrs	r3, r3, #24
 8006204:	b29b      	uxth	r3, r3
 8006206:	4313      	orrs	r3, r2
 8006208:	b29a      	uxth	r2, r3
 800620a:	683b      	ldr	r3, [r7, #0]
 800620c:	805a      	strh	r2, [r3, #2]

    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	061a      	lsls	r2, r3, #24
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	021b      	lsls	r3, r3, #8
 8006216:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800621a:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	0a1b      	lsrs	r3, r3, #8
 8006220:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8006224:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	0e1b      	lsrs	r3, r3, #24
 800622a:	431a      	orrs	r2, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800622c:	683b      	ldr	r3, [r7, #0]
 800622e:	605a      	str	r2, [r3, #4]

    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 8006230:	693b      	ldr	r3, [r7, #16]
 8006232:	b2da      	uxtb	r2, r3
 8006234:	683b      	ldr	r3, [r7, #0]
 8006236:	721a      	strb	r2, [r3, #8]

    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 8006238:	693b      	ldr	r3, [r7, #16]
 800623a:	0a1b      	lsrs	r3, r3, #8
 800623c:	b2da      	uxtb	r2, r3
 800623e:	683b      	ldr	r3, [r7, #0]
 8006240:	725a      	strb	r2, [r3, #9]

    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 8006242:	693b      	ldr	r3, [r7, #16]
 8006244:	0d1b      	lsrs	r3, r3, #20
 8006246:	b2db      	uxtb	r3, r3
 8006248:	f003 030f 	and.w	r3, r3, #15
 800624c:	b2da      	uxtb	r2, r3
 800624e:	683b      	ldr	r3, [r7, #0]
 8006250:	729a      	strb	r2, [r3, #10]

    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 8006252:	693b      	ldr	r3, [r7, #16]
 8006254:	0c1b      	lsrs	r3, r3, #16
 8006256:	b29b      	uxth	r3, r3
 8006258:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800625c:	b29a      	uxth	r2, r3
 800625e:	697b      	ldr	r3, [r7, #20]
 8006260:	b29b      	uxth	r3, r3
 8006262:	b2db      	uxtb	r3, r3
 8006264:	b29b      	uxth	r3, r3
 8006266:	4313      	orrs	r3, r2
 8006268:	b29a      	uxth	r2, r3
 800626a:	683b      	ldr	r3, [r7, #0]
 800626c:	819a      	strh	r2, [r3, #12]

    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 800626e:	697b      	ldr	r3, [r7, #20]
 8006270:	0a9b      	lsrs	r3, r3, #10
 8006272:	b2db      	uxtb	r3, r3
 8006274:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006278:	b2da      	uxtb	r2, r3
 800627a:	683b      	ldr	r3, [r7, #0]
 800627c:	739a      	strb	r2, [r3, #14]

    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 800627e:	697b      	ldr	r3, [r7, #20]
 8006280:	0a1b      	lsrs	r3, r3, #8
 8006282:	b2db      	uxtb	r3, r3
 8006284:	f003 0303 	and.w	r3, r3, #3
 8006288:	b2da      	uxtb	r2, r3
 800628a:	683b      	ldr	r3, [r7, #0]
 800628c:	73da      	strb	r2, [r3, #15]

    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 800628e:	697b      	ldr	r3, [r7, #20]
 8006290:	091b      	lsrs	r3, r3, #4
 8006292:	b2db      	uxtb	r3, r3
 8006294:	f003 030f 	and.w	r3, r3, #15
 8006298:	b2da      	uxtb	r2, r3
 800629a:	683b      	ldr	r3, [r7, #0]
 800629c:	741a      	strb	r2, [r3, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 800629e:	697b      	ldr	r3, [r7, #20]
 80062a0:	b2db      	uxtb	r3, r3
 80062a2:	f003 030f 	and.w	r3, r3, #15
 80062a6:	b2da      	uxtb	r2, r3
 80062a8:	683b      	ldr	r3, [r7, #0]
 80062aa:	745a      	strb	r2, [r3, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 80062ac:	69bb      	ldr	r3, [r7, #24]
 80062ae:	0e1b      	lsrs	r3, r3, #24
 80062b0:	b2da      	uxtb	r2, r3
 80062b2:	683b      	ldr	r3, [r7, #0]
 80062b4:	749a      	strb	r2, [r3, #18]
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80062be:	4618      	mov	r0, r3
 80062c0:	f001 fc38 	bl	8007b34 <SDMMC_CmdBlockLength>
 80062c4:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 80062c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d00d      	beq.n	80062e8 <HAL_SD_GetCardStatus+0x16c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	4a08      	ldr	r2, [pc, #32]	@ (80062f4 <HAL_SD_GetCardStatus+0x178>)
 80062d2:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode = errorstate;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80062d8:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	2201      	movs	r2, #1
 80062de:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
 80062e2:	2301      	movs	r3, #1
 80062e4:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  }

  return status;
 80062e8:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 80062ec:	4618      	mov	r0, r3
 80062ee:	3750      	adds	r7, #80	@ 0x50
 80062f0:	46bd      	mov	sp, r7
 80062f2:	bd80      	pop	{r7, pc}
 80062f4:	1fe00fff 	.word	0x1fe00fff

080062f8 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(const SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 80062f8:	b480      	push	{r7}
 80062fa:	b083      	sub	sp, #12
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]
 8006300:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006306:	683b      	ldr	r3, [r7, #0]
 8006308:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800630e:	683b      	ldr	r3, [r7, #0]
 8006310:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006316:	683b      	ldr	r3, [r7, #0]
 8006318:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800631e:	683b      	ldr	r3, [r7, #0]
 8006320:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006326:	683b      	ldr	r3, [r7, #0]
 8006328:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800632e:	683b      	ldr	r3, [r7, #0]
 8006330:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006336:	683b      	ldr	r3, [r7, #0]
 8006338:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800633e:	683b      	ldr	r3, [r7, #0]
 8006340:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8006342:	2300      	movs	r3, #0
}
 8006344:	4618      	mov	r0, r3
 8006346:	370c      	adds	r7, #12
 8006348:	46bd      	mov	sp, r7
 800634a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800634e:	4770      	bx	lr

08006350 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8006350:	b590      	push	{r4, r7, lr}
 8006352:	b08d      	sub	sp, #52	@ 0x34
 8006354:	af02      	add	r7, sp, #8
 8006356:	6078      	str	r0, [r7, #4]
 8006358:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t sdmmc_clk;

  HAL_StatusTypeDef status = HAL_OK;
 800635a:	2300      	movs	r3, #0
 800635c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	2203      	movs	r2, #3
 8006364:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  if (hsd->SdCard.CardType != CARD_SECURED)
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800636c:	2b03      	cmp	r3, #3
 800636e:	d02e      	beq.n	80063ce <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if (WideMode == SDMMC_BUS_WIDE_8B)
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006376:	d106      	bne.n	8006386 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800637c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	635a      	str	r2, [r3, #52]	@ 0x34
 8006384:	e029      	b.n	80063da <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_4B)
 8006386:	683b      	ldr	r3, [r7, #0]
 8006388:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800638c:	d10a      	bne.n	80063a4 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800638e:	6878      	ldr	r0, [r7, #4]
 8006390:	f000 fb64 	bl	8006a5c <SD_WideBus_Enable>
 8006394:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800639a:	6a3b      	ldr	r3, [r7, #32]
 800639c:	431a      	orrs	r2, r3
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	635a      	str	r2, [r3, #52]	@ 0x34
 80063a2:	e01a      	b.n	80063da <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_1B)
 80063a4:	683b      	ldr	r3, [r7, #0]
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d10a      	bne.n	80063c0 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 80063aa:	6878      	ldr	r0, [r7, #4]
 80063ac:	f000 fba1 	bl	8006af2 <SD_WideBus_Disable>
 80063b0:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80063b6:	6a3b      	ldr	r3, [r7, #32]
 80063b8:	431a      	orrs	r2, r3
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	635a      	str	r2, [r3, #52]	@ 0x34
 80063be:	e00c      	b.n	80063da <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80063c4:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	635a      	str	r2, [r3, #52]	@ 0x34
 80063cc:	e005      	b.n	80063da <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* SD Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80063d2:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d007      	beq.n	80063f2 <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	4a5f      	ldr	r2, [pc, #380]	@ (8006564 <HAL_SD_ConfigWideBusOperation+0x214>)
 80063e8:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 80063ea:	2301      	movs	r3, #1
 80063ec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80063f0:	e096      	b.n	8006520 <HAL_SD_ConfigWideBusOperation+0x1d0>
  }
  else
  {
    sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 80063f2:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 80063f6:	f04f 0100 	mov.w	r1, #0
 80063fa:	f7fd fdf5 	bl	8003fe8 <HAL_RCCEx_GetPeriphCLKFreq>
 80063fe:	61f8      	str	r0, [r7, #28]
    if (sdmmc_clk != 0U)
 8006400:	69fb      	ldr	r3, [r7, #28]
 8006402:	2b00      	cmp	r3, #0
 8006404:	f000 8083 	beq.w	800650e <HAL_SD_ConfigWideBusOperation+0x1be>
    {
      /* Configure the SDMMC peripheral */
      Init.ClockEdge           = hsd->Init.ClockEdge;
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	685b      	ldr	r3, [r3, #4]
 800640c:	60bb      	str	r3, [r7, #8]
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	689b      	ldr	r3, [r3, #8]
 8006412:	60fb      	str	r3, [r7, #12]
      Init.BusWide             = WideMode;
 8006414:	683b      	ldr	r3, [r7, #0]
 8006416:	613b      	str	r3, [r7, #16]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	691b      	ldr	r3, [r3, #16]
 800641c:	617b      	str	r3, [r7, #20]

      /* Check if user Clock div < Normal speed 25Mhz, no change in Clockdiv */
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	695a      	ldr	r2, [r3, #20]
 8006422:	69fb      	ldr	r3, [r7, #28]
 8006424:	4950      	ldr	r1, [pc, #320]	@ (8006568 <HAL_SD_ConfigWideBusOperation+0x218>)
 8006426:	fba1 1303 	umull	r1, r3, r1, r3
 800642a:	0e1b      	lsrs	r3, r3, #24
 800642c:	429a      	cmp	r2, r3
 800642e:	d303      	bcc.n	8006438 <HAL_SD_ConfigWideBusOperation+0xe8>
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	695b      	ldr	r3, [r3, #20]
 8006434:	61bb      	str	r3, [r7, #24]
 8006436:	e05a      	b.n	80064ee <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800643c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006440:	d103      	bne.n	800644a <HAL_SD_ConfigWideBusOperation+0xfa>
      {
        /* UltraHigh speed SD card,user Clock div */
        Init.ClockDiv = hsd->Init.ClockDiv;
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	695b      	ldr	r3, [r3, #20]
 8006446:	61bb      	str	r3, [r7, #24]
 8006448:	e051      	b.n	80064ee <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800644e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006452:	d126      	bne.n	80064a2 <HAL_SD_ConfigWideBusOperation+0x152>
      {
        /* High speed SD card, Max Frequency = 50Mhz */
        if (hsd->Init.ClockDiv == 0U)
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	695b      	ldr	r3, [r3, #20]
 8006458:	2b00      	cmp	r3, #0
 800645a:	d10e      	bne.n	800647a <HAL_SD_ConfigWideBusOperation+0x12a>
        {
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
 800645c:	69fb      	ldr	r3, [r7, #28]
 800645e:	4a43      	ldr	r2, [pc, #268]	@ (800656c <HAL_SD_ConfigWideBusOperation+0x21c>)
 8006460:	4293      	cmp	r3, r2
 8006462:	d906      	bls.n	8006472 <HAL_SD_ConfigWideBusOperation+0x122>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 8006464:	69fb      	ldr	r3, [r7, #28]
 8006466:	4a40      	ldr	r2, [pc, #256]	@ (8006568 <HAL_SD_ConfigWideBusOperation+0x218>)
 8006468:	fba2 2303 	umull	r2, r3, r2, r3
 800646c:	0e5b      	lsrs	r3, r3, #25
 800646e:	61bb      	str	r3, [r7, #24]
 8006470:	e03d      	b.n	80064ee <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	695b      	ldr	r3, [r3, #20]
 8006476:	61bb      	str	r3, [r7, #24]
 8006478:	e039      	b.n	80064ee <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	695b      	ldr	r3, [r3, #20]
 800647e:	005b      	lsls	r3, r3, #1
 8006480:	69fa      	ldr	r2, [r7, #28]
 8006482:	fbb2 f3f3 	udiv	r3, r2, r3
 8006486:	4a39      	ldr	r2, [pc, #228]	@ (800656c <HAL_SD_ConfigWideBusOperation+0x21c>)
 8006488:	4293      	cmp	r3, r2
 800648a:	d906      	bls.n	800649a <HAL_SD_ConfigWideBusOperation+0x14a>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800648c:	69fb      	ldr	r3, [r7, #28]
 800648e:	4a36      	ldr	r2, [pc, #216]	@ (8006568 <HAL_SD_ConfigWideBusOperation+0x218>)
 8006490:	fba2 2303 	umull	r2, r3, r2, r3
 8006494:	0e5b      	lsrs	r3, r3, #25
 8006496:	61bb      	str	r3, [r7, #24]
 8006498:	e029      	b.n	80064ee <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	695b      	ldr	r3, [r3, #20]
 800649e:	61bb      	str	r3, [r7, #24]
 80064a0:	e025      	b.n	80064ee <HAL_SD_ConfigWideBusOperation+0x19e>
        }
      }
      else
      {
        /* No High speed SD card, Max Frequency = 25Mhz */
        if (hsd->Init.ClockDiv == 0U)
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	695b      	ldr	r3, [r3, #20]
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d10e      	bne.n	80064c8 <HAL_SD_ConfigWideBusOperation+0x178>
        {
          if (sdmmc_clk > SD_NORMAL_SPEED_FREQ)
 80064aa:	69fb      	ldr	r3, [r7, #28]
 80064ac:	4a30      	ldr	r2, [pc, #192]	@ (8006570 <HAL_SD_ConfigWideBusOperation+0x220>)
 80064ae:	4293      	cmp	r3, r2
 80064b0:	d906      	bls.n	80064c0 <HAL_SD_ConfigWideBusOperation+0x170>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 80064b2:	69fb      	ldr	r3, [r7, #28]
 80064b4:	4a2c      	ldr	r2, [pc, #176]	@ (8006568 <HAL_SD_ConfigWideBusOperation+0x218>)
 80064b6:	fba2 2303 	umull	r2, r3, r2, r3
 80064ba:	0e1b      	lsrs	r3, r3, #24
 80064bc:	61bb      	str	r3, [r7, #24]
 80064be:	e016      	b.n	80064ee <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	695b      	ldr	r3, [r3, #20]
 80064c4:	61bb      	str	r3, [r7, #24]
 80064c6:	e012      	b.n	80064ee <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	695b      	ldr	r3, [r3, #20]
 80064cc:	005b      	lsls	r3, r3, #1
 80064ce:	69fa      	ldr	r2, [r7, #28]
 80064d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80064d4:	4a26      	ldr	r2, [pc, #152]	@ (8006570 <HAL_SD_ConfigWideBusOperation+0x220>)
 80064d6:	4293      	cmp	r3, r2
 80064d8:	d906      	bls.n	80064e8 <HAL_SD_ConfigWideBusOperation+0x198>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 80064da:	69fb      	ldr	r3, [r7, #28]
 80064dc:	4a22      	ldr	r2, [pc, #136]	@ (8006568 <HAL_SD_ConfigWideBusOperation+0x218>)
 80064de:	fba2 2303 	umull	r2, r3, r2, r3
 80064e2:	0e1b      	lsrs	r3, r3, #24
 80064e4:	61bb      	str	r3, [r7, #24]
 80064e6:	e002      	b.n	80064ee <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	695b      	ldr	r3, [r3, #20]
 80064ec:	61bb      	str	r3, [r7, #24]

#if (USE_SD_TRANSCEIVER != 0U)
      Init.TranceiverPresent = hsd->Init.TranceiverPresent;
#endif /* USE_SD_TRANSCEIVER */

      (void)SDMMC_Init(hsd->Instance, Init);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681c      	ldr	r4, [r3, #0]
 80064f2:	466a      	mov	r2, sp
 80064f4:	f107 0314 	add.w	r3, r7, #20
 80064f8:	e893 0003 	ldmia.w	r3, {r0, r1}
 80064fc:	e882 0003 	stmia.w	r2, {r0, r1}
 8006500:	f107 0308 	add.w	r3, r7, #8
 8006504:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006506:	4620      	mov	r0, r4
 8006508:	f001 fa36 	bl	8007978 <SDMMC_Init>
 800650c:	e008      	b.n	8006520 <HAL_SD_ConfigWideBusOperation+0x1d0>
    }
    else
    {
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006512:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	635a      	str	r2, [r3, #52]	@ 0x34
      status = HAL_ERROR;
 800651a:	2301      	movs	r3, #1
 800651c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006528:	4618      	mov	r0, r3
 800652a:	f001 fb03 	bl	8007b34 <SDMMC_CmdBlockLength>
 800652e:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8006530:	6a3b      	ldr	r3, [r7, #32]
 8006532:	2b00      	cmp	r3, #0
 8006534:	d00c      	beq.n	8006550 <HAL_SD_ConfigWideBusOperation+0x200>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	4a0a      	ldr	r2, [pc, #40]	@ (8006564 <HAL_SD_ConfigWideBusOperation+0x214>)
 800653c:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006542:	6a3b      	ldr	r3, [r7, #32]
 8006544:	431a      	orrs	r2, r3
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	635a      	str	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 800654a:	2301      	movs	r3, #1
 800654c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	2201      	movs	r2, #1
 8006554:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return status;
 8006558:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800655c:	4618      	mov	r0, r3
 800655e:	372c      	adds	r7, #44	@ 0x2c
 8006560:	46bd      	mov	sp, r7
 8006562:	bd90      	pop	{r4, r7, pc}
 8006564:	1fe00fff 	.word	0x1fe00fff
 8006568:	55e63b89 	.word	0x55e63b89
 800656c:	02faf080 	.word	0x02faf080
 8006570:	017d7840 	.word	0x017d7840

08006574 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8006574:	b580      	push	{r7, lr}
 8006576:	b086      	sub	sp, #24
 8006578:	af00      	add	r7, sp, #0
 800657a:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800657c:	2300      	movs	r3, #0
 800657e:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8006580:	f107 030c 	add.w	r3, r7, #12
 8006584:	4619      	mov	r1, r3
 8006586:	6878      	ldr	r0, [r7, #4]
 8006588:	f000 fa40 	bl	8006a0c <SD_SendStatus>
 800658c:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800658e:	697b      	ldr	r3, [r7, #20]
 8006590:	2b00      	cmp	r3, #0
 8006592:	d005      	beq.n	80065a0 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006598:	697b      	ldr	r3, [r7, #20]
 800659a:	431a      	orrs	r2, r3
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	0a5b      	lsrs	r3, r3, #9
 80065a4:	f003 030f 	and.w	r3, r3, #15
 80065a8:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 80065aa:	693b      	ldr	r3, [r7, #16]
}
 80065ac:	4618      	mov	r0, r3
 80065ae:	3718      	adds	r7, #24
 80065b0:	46bd      	mov	sp, r7
 80065b2:	bd80      	pop	{r7, pc}

080065b4 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 80065b4:	b580      	push	{r7, lr}
 80065b6:	b090      	sub	sp, #64	@ 0x40
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 0U;
 80065bc:	2300      	movs	r3, #0
 80065be:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart = HAL_GetTick();
 80065c0:	f7fa fe68 	bl	8001294 <HAL_GetTick>
 80065c4:	63f8      	str	r0, [r7, #60]	@ 0x3c

  /* Check the power State */
  if (SDMMC_GetPowerState(hsd->Instance) == 0U)
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	4618      	mov	r0, r3
 80065cc:	f001 fa2d 	bl	8007a2a <SDMMC_GetPowerState>
 80065d0:	4603      	mov	r3, r0
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d102      	bne.n	80065dc <SD_InitCard+0x28>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80065d6:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80065da:	e0b5      	b.n	8006748 <SD_InitCard+0x194>
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065e0:	2b03      	cmp	r3, #3
 80065e2:	d02e      	beq.n	8006642 <SD_InitCard+0x8e>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	4618      	mov	r0, r3
 80065ea:	f001 fc78 	bl	8007ede <SDMMC_CmdSendCID>
 80065ee:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 80065f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d001      	beq.n	80065fa <SD_InitCard+0x46>
    {
      return errorstate;
 80065f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065f8:	e0a6      	b.n	8006748 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	2100      	movs	r1, #0
 8006600:	4618      	mov	r0, r3
 8006602:	f001 fa58 	bl	8007ab6 <SDMMC_GetResponse>
 8006606:	4602      	mov	r2, r0
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	2104      	movs	r1, #4
 8006612:	4618      	mov	r0, r3
 8006614:	f001 fa4f 	bl	8007ab6 <SDMMC_GetResponse>
 8006618:	4602      	mov	r2, r0
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	671a      	str	r2, [r3, #112]	@ 0x70
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	2108      	movs	r1, #8
 8006624:	4618      	mov	r0, r3
 8006626:	f001 fa46 	bl	8007ab6 <SDMMC_GetResponse>
 800662a:	4602      	mov	r2, r0
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	210c      	movs	r1, #12
 8006636:	4618      	mov	r0, r3
 8006638:	f001 fa3d 	bl	8007ab6 <SDMMC_GetResponse>
 800663c:	4602      	mov	r2, r0
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	679a      	str	r2, [r3, #120]	@ 0x78
    }
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006646:	2b03      	cmp	r3, #3
 8006648:	d01d      	beq.n	8006686 <SD_InitCard+0xd2>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    while (sd_rca == 0U)
 800664a:	e019      	b.n	8006680 <SD_InitCard+0xcc>
    {
      errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	f107 020a 	add.w	r2, r7, #10
 8006654:	4611      	mov	r1, r2
 8006656:	4618      	mov	r0, r3
 8006658:	f001 fc80 	bl	8007f5c <SDMMC_CmdSetRelAdd>
 800665c:	63b8      	str	r0, [r7, #56]	@ 0x38
      if (errorstate != HAL_SD_ERROR_NONE)
 800665e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006660:	2b00      	cmp	r3, #0
 8006662:	d001      	beq.n	8006668 <SD_InitCard+0xb4>
      {
        return errorstate;
 8006664:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006666:	e06f      	b.n	8006748 <SD_InitCard+0x194>
      }
      if ((HAL_GetTick() - tickstart) >=  SDMMC_CMDTIMEOUT)
 8006668:	f7fa fe14 	bl	8001294 <HAL_GetTick>
 800666c:	4602      	mov	r2, r0
 800666e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006670:	1ad3      	subs	r3, r2, r3
 8006672:	f241 3287 	movw	r2, #4999	@ 0x1387
 8006676:	4293      	cmp	r3, r2
 8006678:	d902      	bls.n	8006680 <SD_InitCard+0xcc>
      {
        return HAL_SD_ERROR_TIMEOUT;
 800667a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800667e:	e063      	b.n	8006748 <SD_InitCard+0x194>
    while (sd_rca == 0U)
 8006680:	897b      	ldrh	r3, [r7, #10]
 8006682:	2b00      	cmp	r3, #0
 8006684:	d0e2      	beq.n	800664c <SD_InitCard+0x98>
      }
    }
  }
  if (hsd->SdCard.CardType != CARD_SECURED)
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800668a:	2b03      	cmp	r3, #3
 800668c:	d036      	beq.n	80066fc <SD_InitCard+0x148>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800668e:	897b      	ldrh	r3, [r7, #10]
 8006690:	461a      	mov	r2, r3
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681a      	ldr	r2, [r3, #0]
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800669e:	041b      	lsls	r3, r3, #16
 80066a0:	4619      	mov	r1, r3
 80066a2:	4610      	mov	r0, r2
 80066a4:	f001 fc3a 	bl	8007f1c <SDMMC_CmdSendCSD>
 80066a8:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 80066aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d001      	beq.n	80066b4 <SD_InitCard+0x100>
    {
      return errorstate;
 80066b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066b2:	e049      	b.n	8006748 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	2100      	movs	r1, #0
 80066ba:	4618      	mov	r0, r3
 80066bc:	f001 f9fb 	bl	8007ab6 <SDMMC_GetResponse>
 80066c0:	4602      	mov	r2, r0
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	65da      	str	r2, [r3, #92]	@ 0x5c
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	2104      	movs	r1, #4
 80066cc:	4618      	mov	r0, r3
 80066ce:	f001 f9f2 	bl	8007ab6 <SDMMC_GetResponse>
 80066d2:	4602      	mov	r2, r0
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	661a      	str	r2, [r3, #96]	@ 0x60
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	2108      	movs	r1, #8
 80066de:	4618      	mov	r0, r3
 80066e0:	f001 f9e9 	bl	8007ab6 <SDMMC_GetResponse>
 80066e4:	4602      	mov	r2, r0
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	210c      	movs	r1, #12
 80066f0:	4618      	mov	r0, r3
 80066f2:	f001 f9e0 	bl	8007ab6 <SDMMC_GetResponse>
 80066f6:	4602      	mov	r2, r0
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	669a      	str	r2, [r3, #104]	@ 0x68
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	2104      	movs	r1, #4
 8006702:	4618      	mov	r0, r3
 8006704:	f001 f9d7 	bl	8007ab6 <SDMMC_GetResponse>
 8006708:	4603      	mov	r3, r0
 800670a:	0d1a      	lsrs	r2, r3, #20
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8006710:	f107 030c 	add.w	r3, r7, #12
 8006714:	4619      	mov	r1, r3
 8006716:	6878      	ldr	r0, [r7, #4]
 8006718:	f7ff fb8c 	bl	8005e34 <HAL_SD_GetCardCSD>
 800671c:	4603      	mov	r3, r0
 800671e:	2b00      	cmp	r3, #0
 8006720:	d002      	beq.n	8006728 <SD_InitCard+0x174>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006722:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8006726:	e00f      	b.n	8006748 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681a      	ldr	r2, [r3, #0]
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006730:	041b      	lsls	r3, r3, #16
 8006732:	4619      	mov	r1, r3
 8006734:	4610      	mov	r0, r2
 8006736:	f001 fae9 	bl	8007d0c <SDMMC_CmdSelDesel>
 800673a:	63b8      	str	r0, [r7, #56]	@ 0x38
  if (errorstate != HAL_SD_ERROR_NONE)
 800673c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800673e:	2b00      	cmp	r3, #0
 8006740:	d001      	beq.n	8006746 <SD_InitCard+0x192>
  {
    return errorstate;
 8006742:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006744:	e000      	b.n	8006748 <SD_InitCard+0x194>
  }

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8006746:	2300      	movs	r3, #0
}
 8006748:	4618      	mov	r0, r3
 800674a:	3740      	adds	r7, #64	@ 0x40
 800674c:	46bd      	mov	sp, r7
 800674e:	bd80      	pop	{r7, pc}

08006750 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8006750:	b580      	push	{r7, lr}
 8006752:	b086      	sub	sp, #24
 8006754:	af00      	add	r7, sp, #0
 8006756:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006758:	2300      	movs	r3, #0
 800675a:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U;
 800675c:	2300      	movs	r3, #0
 800675e:	617b      	str	r3, [r7, #20]
  uint32_t validvoltage = 0U;
 8006760:	2300      	movs	r3, #0
 8006762:	613b      	str	r3, [r7, #16]
#if (USE_SD_TRANSCEIVER != 0U)
  uint32_t tickstart = HAL_GetTick();
#endif /* USE_SD_TRANSCEIVER  */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	4618      	mov	r0, r3
 800676a:	f001 faf2 	bl	8007d52 <SDMMC_CmdGoIdleState>
 800676e:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	2b00      	cmp	r3, #0
 8006774:	d001      	beq.n	800677a <SD_PowerON+0x2a>
  {
    return errorstate;
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	e072      	b.n	8006860 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	4618      	mov	r0, r3
 8006780:	f001 fb05 	bl	8007d8e <SDMMC_CmdOperCond>
 8006784:	60f8      	str	r0, [r7, #12]
  if (errorstate == SDMMC_ERROR_TIMEOUT) /* No response to CMD8 */
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800678c:	d10d      	bne.n	80067aa <SD_PowerON+0x5a>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	2200      	movs	r2, #0
 8006792:	63da      	str	r2, [r3, #60]	@ 0x3c
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	4618      	mov	r0, r3
 800679a:	f001 fada 	bl	8007d52 <SDMMC_CmdGoIdleState>
 800679e:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d004      	beq.n	80067b0 <SD_PowerON+0x60>
    {
      return errorstate;
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	e05a      	b.n	8006860 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	2201      	movs	r2, #1
 80067ae:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if (hsd->SdCard.CardVersion == CARD_V2_X)
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067b4:	2b01      	cmp	r3, #1
 80067b6:	d137      	bne.n	8006828 <SD_PowerON+0xd8>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	2100      	movs	r1, #0
 80067be:	4618      	mov	r0, r3
 80067c0:	f001 fb05 	bl	8007dce <SDMMC_CmdAppCommand>
 80067c4:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d02d      	beq.n	8006828 <SD_PowerON+0xd8>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80067cc:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80067d0:	e046      	b.n	8006860 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	2100      	movs	r1, #0
 80067d8:	4618      	mov	r0, r3
 80067da:	f001 faf8 	bl	8007dce <SDMMC_CmdAppCommand>
 80067de:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d001      	beq.n	80067ea <SD_PowerON+0x9a>
    {
      return errorstate;
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	e03a      	b.n	8006860 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY |
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	491e      	ldr	r1, [pc, #120]	@ (8006868 <SD_PowerON+0x118>)
 80067f0:	4618      	mov	r0, r3
 80067f2:	f001 fb0f 	bl	8007e14 <SDMMC_CmdAppOperCommand>
 80067f6:	60f8      	str	r0, [r7, #12]
                                         SD_SWITCH_1_8V_CAPACITY);
    if (errorstate != HAL_SD_ERROR_NONE)
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d002      	beq.n	8006804 <SD_PowerON+0xb4>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80067fe:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8006802:	e02d      	b.n	8006860 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	2100      	movs	r1, #0
 800680a:	4618      	mov	r0, r3
 800680c:	f001 f953 	bl	8007ab6 <SDMMC_GetResponse>
 8006810:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8006812:	697b      	ldr	r3, [r7, #20]
 8006814:	0fdb      	lsrs	r3, r3, #31
 8006816:	2b01      	cmp	r3, #1
 8006818:	d101      	bne.n	800681e <SD_PowerON+0xce>
 800681a:	2301      	movs	r3, #1
 800681c:	e000      	b.n	8006820 <SD_PowerON+0xd0>
 800681e:	2300      	movs	r3, #0
 8006820:	613b      	str	r3, [r7, #16]

    count++;
 8006822:	68bb      	ldr	r3, [r7, #8]
 8006824:	3301      	adds	r3, #1
 8006826:	60bb      	str	r3, [r7, #8]
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8006828:	68bb      	ldr	r3, [r7, #8]
 800682a:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800682e:	4293      	cmp	r3, r2
 8006830:	d802      	bhi.n	8006838 <SD_PowerON+0xe8>
 8006832:	693b      	ldr	r3, [r7, #16]
 8006834:	2b00      	cmp	r3, #0
 8006836:	d0cc      	beq.n	80067d2 <SD_PowerON+0x82>
  }

  if (count >= SDMMC_MAX_VOLT_TRIAL)
 8006838:	68bb      	ldr	r3, [r7, #8]
 800683a:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800683e:	4293      	cmp	r3, r2
 8006840:	d902      	bls.n	8006848 <SD_PowerON+0xf8>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8006842:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006846:	e00b      	b.n	8006860 <SD_PowerON+0x110>
  }

  /* Set default card type */
  hsd->SdCard.CardType = CARD_SDSC;
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	2200      	movs	r2, #0
 800684c:	639a      	str	r2, [r3, #56]	@ 0x38

  if ((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY)
 800684e:	697b      	ldr	r3, [r7, #20]
 8006850:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006854:	2b00      	cmp	r3, #0
 8006856:	d002      	beq.n	800685e <SD_PowerON+0x10e>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	2201      	movs	r2, #1
 800685c:	639a      	str	r2, [r3, #56]	@ 0x38
      }
    }
#endif /* USE_SD_TRANSCEIVER  */
  }

  return HAL_SD_ERROR_NONE;
 800685e:	2300      	movs	r3, #0
}
 8006860:	4618      	mov	r0, r3
 8006862:	3718      	adds	r7, #24
 8006864:	46bd      	mov	sp, r7
 8006866:	bd80      	pop	{r7, pc}
 8006868:	c1100000 	.word	0xc1100000

0800686c <SD_SendSDStatus>:
  * @param  pSDstatus: Pointer to the buffer that will contain the SD card status
  *         SD Status register)
  * @retval error state
  */
static uint32_t SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)
{
 800686c:	b580      	push	{r7, lr}
 800686e:	b08c      	sub	sp, #48	@ 0x30
 8006870:	af00      	add	r7, sp, #0
 8006872:	6078      	str	r0, [r7, #4]
 8006874:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8006876:	f7fa fd0d 	bl	8001294 <HAL_GetTick>
 800687a:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t count;
  uint32_t *pData = pSDstatus;
 800687c:	683b      	ldr	r3, [r7, #0]
 800687e:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check SD response */
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	2100      	movs	r1, #0
 8006886:	4618      	mov	r0, r3
 8006888:	f001 f915 	bl	8007ab6 <SDMMC_GetResponse>
 800688c:	4603      	mov	r3, r0
 800688e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006892:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006896:	d102      	bne.n	800689e <SD_SendSDStatus+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8006898:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800689c:	e0b0      	b.n	8006a00 <SD_SendSDStatus+0x194>
  }

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	2140      	movs	r1, #64	@ 0x40
 80068a4:	4618      	mov	r0, r3
 80068a6:	f001 f945 	bl	8007b34 <SDMMC_CmdBlockLength>
 80068aa:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 80068ac:	6a3b      	ldr	r3, [r7, #32]
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d005      	beq.n	80068be <SD_SendSDStatus+0x52>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 80068ba:	6a3b      	ldr	r3, [r7, #32]
 80068bc:	e0a0      	b.n	8006a00 <SD_SendSDStatus+0x194>
  }

  /* Send CMD55 */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681a      	ldr	r2, [r3, #0]
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068c6:	041b      	lsls	r3, r3, #16
 80068c8:	4619      	mov	r1, r3
 80068ca:	4610      	mov	r0, r2
 80068cc:	f001 fa7f 	bl	8007dce <SDMMC_CmdAppCommand>
 80068d0:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 80068d2:	6a3b      	ldr	r3, [r7, #32]
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d005      	beq.n	80068e4 <SD_SendSDStatus+0x78>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 80068e0:	6a3b      	ldr	r3, [r7, #32]
 80068e2:	e08d      	b.n	8006a00 <SD_SendSDStatus+0x194>
  }

  /* Configure the SD DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80068e4:	f04f 33ff 	mov.w	r3, #4294967295
 80068e8:	60bb      	str	r3, [r7, #8]
  config.DataLength    = 64U;
 80068ea:	2340      	movs	r3, #64	@ 0x40
 80068ec:	60fb      	str	r3, [r7, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 80068ee:	2360      	movs	r3, #96	@ 0x60
 80068f0:	613b      	str	r3, [r7, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 80068f2:	2302      	movs	r3, #2
 80068f4:	617b      	str	r3, [r7, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 80068f6:	2300      	movs	r3, #0
 80068f8:	61bb      	str	r3, [r7, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 80068fa:	2301      	movs	r3, #1
 80068fc:	61fb      	str	r3, [r7, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	f107 0208 	add.w	r2, r7, #8
 8006906:	4611      	mov	r1, r2
 8006908:	4618      	mov	r0, r3
 800690a:	f001 f8e7 	bl	8007adc <SDMMC_ConfigData>

  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	4618      	mov	r0, r3
 8006914:	f001 fb67 	bl	8007fe6 <SDMMC_CmdStatusRegister>
 8006918:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800691a:	6a3b      	ldr	r3, [r7, #32]
 800691c:	2b00      	cmp	r3, #0
 800691e:	d02b      	beq.n	8006978 <SD_SendSDStatus+0x10c>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 8006928:	6a3b      	ldr	r3, [r7, #32]
 800692a:	e069      	b.n	8006a00 <SD_SendSDStatus+0x194>
  }

  /* Get status data */
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
  {
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006932:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006936:	2b00      	cmp	r3, #0
 8006938:	d013      	beq.n	8006962 <SD_SendSDStatus+0xf6>
    {
      for (count = 0U; count < 8U; count++)
 800693a:	2300      	movs	r3, #0
 800693c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800693e:	e00d      	b.n	800695c <SD_SendSDStatus+0xf0>
      {
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	4618      	mov	r0, r3
 8006946:	f001 f841 	bl	80079cc <SDMMC_ReadFIFO>
 800694a:	4602      	mov	r2, r0
 800694c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800694e:	601a      	str	r2, [r3, #0]
        pData++;
 8006950:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006952:	3304      	adds	r3, #4
 8006954:	62bb      	str	r3, [r7, #40]	@ 0x28
      for (count = 0U; count < 8U; count++)
 8006956:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006958:	3301      	adds	r3, #1
 800695a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800695c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800695e:	2b07      	cmp	r3, #7
 8006960:	d9ee      	bls.n	8006940 <SD_SendSDStatus+0xd4>
      }
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8006962:	f7fa fc97 	bl	8001294 <HAL_GetTick>
 8006966:	4602      	mov	r2, r0
 8006968:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800696a:	1ad3      	subs	r3, r2, r3
 800696c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006970:	d102      	bne.n	8006978 <SD_SendSDStatus+0x10c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8006972:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8006976:	e043      	b.n	8006a00 <SD_SendSDStatus+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800697e:	f403 7395 	and.w	r3, r3, #298	@ 0x12a
 8006982:	2b00      	cmp	r3, #0
 8006984:	d0d2      	beq.n	800692c <SD_SendSDStatus+0xc0>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800698c:	f003 0308 	and.w	r3, r3, #8
 8006990:	2b00      	cmp	r3, #0
 8006992:	d001      	beq.n	8006998 <SD_SendSDStatus+0x12c>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
 8006994:	2308      	movs	r3, #8
 8006996:	e033      	b.n	8006a00 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800699e:	f003 0302 	and.w	r3, r3, #2
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d001      	beq.n	80069aa <SD_SendSDStatus+0x13e>
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 80069a6:	2302      	movs	r3, #2
 80069a8:	e02a      	b.n	8006a00 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80069b0:	f003 0320 	and.w	r3, r3, #32
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d017      	beq.n	80069e8 <SD_SendSDStatus+0x17c>
  {
    return HAL_SD_ERROR_RX_OVERRUN;
 80069b8:	2320      	movs	r3, #32
 80069ba:	e021      	b.n	8006a00 <SD_SendSDStatus+0x194>
    /* Nothing to do */
  }

  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
  {
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	4618      	mov	r0, r3
 80069c2:	f001 f803 	bl	80079cc <SDMMC_ReadFIFO>
 80069c6:	4602      	mov	r2, r0
 80069c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069ca:	601a      	str	r2, [r3, #0]
    pData++;
 80069cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069ce:	3304      	adds	r3, #4
 80069d0:	62bb      	str	r3, [r7, #40]	@ 0x28

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 80069d2:	f7fa fc5f 	bl	8001294 <HAL_GetTick>
 80069d6:	4602      	mov	r2, r0
 80069d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069da:	1ad3      	subs	r3, r2, r3
 80069dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069e0:	d102      	bne.n	80069e8 <SD_SendSDStatus+0x17c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 80069e2:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80069e6:	e00b      	b.n	8006a00 <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80069ee:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d1e2      	bne.n	80069bc <SD_SendSDStatus+0x150>
    }
  }

  /* Clear all the static status flags*/
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	4a03      	ldr	r2, [pc, #12]	@ (8006a08 <SD_SendSDStatus+0x19c>)
 80069fc:	639a      	str	r2, [r3, #56]	@ 0x38

  return HAL_SD_ERROR_NONE;
 80069fe:	2300      	movs	r3, #0
}
 8006a00:	4618      	mov	r0, r3
 8006a02:	3730      	adds	r7, #48	@ 0x30
 8006a04:	46bd      	mov	sp, r7
 8006a06:	bd80      	pop	{r7, pc}
 8006a08:	18000f3a 	.word	0x18000f3a

08006a0c <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8006a0c:	b580      	push	{r7, lr}
 8006a0e:	b084      	sub	sp, #16
 8006a10:	af00      	add	r7, sp, #0
 8006a12:	6078      	str	r0, [r7, #4]
 8006a14:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if (pCardStatus == NULL)
 8006a16:	683b      	ldr	r3, [r7, #0]
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d102      	bne.n	8006a22 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8006a1c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006a20:	e018      	b.n	8006a54 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681a      	ldr	r2, [r3, #0]
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a2a:	041b      	lsls	r3, r3, #16
 8006a2c:	4619      	mov	r1, r3
 8006a2e:	4610      	mov	r0, r2
 8006a30:	f001 fab6 	bl	8007fa0 <SDMMC_CmdSendStatus>
 8006a34:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d001      	beq.n	8006a40 <SD_SendStatus+0x34>
  {
    return errorstate;
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	e009      	b.n	8006a54 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	2100      	movs	r1, #0
 8006a46:	4618      	mov	r0, r3
 8006a48:	f001 f835 	bl	8007ab6 <SDMMC_GetResponse>
 8006a4c:	4602      	mov	r2, r0
 8006a4e:	683b      	ldr	r3, [r7, #0]
 8006a50:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8006a52:	2300      	movs	r3, #0
}
 8006a54:	4618      	mov	r0, r3
 8006a56:	3710      	adds	r7, #16
 8006a58:	46bd      	mov	sp, r7
 8006a5a:	bd80      	pop	{r7, pc}

08006a5c <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8006a5c:	b580      	push	{r7, lr}
 8006a5e:	b086      	sub	sp, #24
 8006a60:	af00      	add	r7, sp, #0
 8006a62:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 8006a64:	2300      	movs	r3, #0
 8006a66:	60fb      	str	r3, [r7, #12]
 8006a68:	2300      	movs	r3, #0
 8006a6a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	2100      	movs	r1, #0
 8006a72:	4618      	mov	r0, r3
 8006a74:	f001 f81f 	bl	8007ab6 <SDMMC_GetResponse>
 8006a78:	4603      	mov	r3, r0
 8006a7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a7e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006a82:	d102      	bne.n	8006a8a <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8006a84:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8006a88:	e02f      	b.n	8006aea <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8006a8a:	f107 030c 	add.w	r3, r7, #12
 8006a8e:	4619      	mov	r1, r3
 8006a90:	6878      	ldr	r0, [r7, #4]
 8006a92:	f000 f879 	bl	8006b88 <SD_FindSCR>
 8006a96:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 8006a98:	697b      	ldr	r3, [r7, #20]
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d001      	beq.n	8006aa2 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8006a9e:	697b      	ldr	r3, [r7, #20]
 8006aa0:	e023      	b.n	8006aea <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if ((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8006aa2:	693b      	ldr	r3, [r7, #16]
 8006aa4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d01c      	beq.n	8006ae6 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681a      	ldr	r2, [r3, #0]
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ab4:	041b      	lsls	r3, r3, #16
 8006ab6:	4619      	mov	r1, r3
 8006ab8:	4610      	mov	r0, r2
 8006aba:	f001 f988 	bl	8007dce <SDMMC_CmdAppCommand>
 8006abe:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 8006ac0:	697b      	ldr	r3, [r7, #20]
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d001      	beq.n	8006aca <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8006ac6:	697b      	ldr	r3, [r7, #20]
 8006ac8:	e00f      	b.n	8006aea <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	2102      	movs	r1, #2
 8006ad0:	4618      	mov	r0, r3
 8006ad2:	f001 f9bf 	bl	8007e54 <SDMMC_CmdBusWidth>
 8006ad6:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 8006ad8:	697b      	ldr	r3, [r7, #20]
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d001      	beq.n	8006ae2 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8006ade:	697b      	ldr	r3, [r7, #20]
 8006ae0:	e003      	b.n	8006aea <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8006ae2:	2300      	movs	r3, #0
 8006ae4:	e001      	b.n	8006aea <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8006ae6:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8006aea:	4618      	mov	r0, r3
 8006aec:	3718      	adds	r7, #24
 8006aee:	46bd      	mov	sp, r7
 8006af0:	bd80      	pop	{r7, pc}

08006af2 <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8006af2:	b580      	push	{r7, lr}
 8006af4:	b086      	sub	sp, #24
 8006af6:	af00      	add	r7, sp, #0
 8006af8:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 8006afa:	2300      	movs	r3, #0
 8006afc:	60fb      	str	r3, [r7, #12]
 8006afe:	2300      	movs	r3, #0
 8006b00:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	2100      	movs	r1, #0
 8006b08:	4618      	mov	r0, r3
 8006b0a:	f000 ffd4 	bl	8007ab6 <SDMMC_GetResponse>
 8006b0e:	4603      	mov	r3, r0
 8006b10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b14:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006b18:	d102      	bne.n	8006b20 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8006b1a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8006b1e:	e02f      	b.n	8006b80 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8006b20:	f107 030c 	add.w	r3, r7, #12
 8006b24:	4619      	mov	r1, r3
 8006b26:	6878      	ldr	r0, [r7, #4]
 8006b28:	f000 f82e 	bl	8006b88 <SD_FindSCR>
 8006b2c:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 8006b2e:	697b      	ldr	r3, [r7, #20]
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d001      	beq.n	8006b38 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8006b34:	697b      	ldr	r3, [r7, #20]
 8006b36:	e023      	b.n	8006b80 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if ((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8006b38:	693b      	ldr	r3, [r7, #16]
 8006b3a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d01c      	beq.n	8006b7c <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681a      	ldr	r2, [r3, #0]
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b4a:	041b      	lsls	r3, r3, #16
 8006b4c:	4619      	mov	r1, r3
 8006b4e:	4610      	mov	r0, r2
 8006b50:	f001 f93d 	bl	8007dce <SDMMC_CmdAppCommand>
 8006b54:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 8006b56:	697b      	ldr	r3, [r7, #20]
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d001      	beq.n	8006b60 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8006b5c:	697b      	ldr	r3, [r7, #20]
 8006b5e:	e00f      	b.n	8006b80 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	2100      	movs	r1, #0
 8006b66:	4618      	mov	r0, r3
 8006b68:	f001 f974 	bl	8007e54 <SDMMC_CmdBusWidth>
 8006b6c:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 8006b6e:	697b      	ldr	r3, [r7, #20]
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d001      	beq.n	8006b78 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8006b74:	697b      	ldr	r3, [r7, #20]
 8006b76:	e003      	b.n	8006b80 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8006b78:	2300      	movs	r3, #0
 8006b7a:	e001      	b.n	8006b80 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8006b7c:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8006b80:	4618      	mov	r0, r3
 8006b82:	3718      	adds	r7, #24
 8006b84:	46bd      	mov	sp, r7
 8006b86:	bd80      	pop	{r7, pc}

08006b88 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8006b88:	b580      	push	{r7, lr}
 8006b8a:	b08e      	sub	sp, #56	@ 0x38
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	6078      	str	r0, [r7, #4]
 8006b90:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8006b92:	f7fa fb7f 	bl	8001294 <HAL_GetTick>
 8006b96:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 8006b98:	2300      	movs	r3, #0
 8006b9a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 8006b9c:	2300      	movs	r3, #0
 8006b9e:	60bb      	str	r3, [r7, #8]
 8006ba0:	2300      	movs	r3, #0
 8006ba2:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8006ba4:	683b      	ldr	r3, [r7, #0]
 8006ba6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	2108      	movs	r1, #8
 8006bae:	4618      	mov	r0, r3
 8006bb0:	f000 ffc0 	bl	8007b34 <SDMMC_CmdBlockLength>
 8006bb4:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 8006bb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d001      	beq.n	8006bc0 <SD_FindSCR+0x38>
  {
    return errorstate;
 8006bbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bbe:	e0ad      	b.n	8006d1c <SD_FindSCR+0x194>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681a      	ldr	r2, [r3, #0]
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006bc8:	041b      	lsls	r3, r3, #16
 8006bca:	4619      	mov	r1, r3
 8006bcc:	4610      	mov	r0, r2
 8006bce:	f001 f8fe 	bl	8007dce <SDMMC_CmdAppCommand>
 8006bd2:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 8006bd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d001      	beq.n	8006bde <SD_FindSCR+0x56>
  {
    return errorstate;
 8006bda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bdc:	e09e      	b.n	8006d1c <SD_FindSCR+0x194>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8006bde:	f04f 33ff 	mov.w	r3, #4294967295
 8006be2:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8006be4:	2308      	movs	r3, #8
 8006be6:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 8006be8:	2330      	movs	r3, #48	@ 0x30
 8006bea:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8006bec:	2302      	movs	r3, #2
 8006bee:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8006bf0:	2300      	movs	r3, #0
 8006bf2:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 8006bf4:	2301      	movs	r3, #1
 8006bf6:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	f107 0210 	add.w	r2, r7, #16
 8006c00:	4611      	mov	r1, r2
 8006c02:	4618      	mov	r0, r3
 8006c04:	f000 ff6a 	bl	8007adc <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	4618      	mov	r0, r3
 8006c0e:	f001 f944 	bl	8007e9a <SDMMC_CmdSendSCR>
 8006c12:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 8006c14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d027      	beq.n	8006c6a <SD_FindSCR+0xe2>
  {
    return errorstate;
 8006c1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c1c:	e07e      	b.n	8006d1c <SD_FindSCR+0x194>
  }

  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
                            SDMMC_FLAG_DATAEND))
  {
    if ((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006c24:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d113      	bne.n	8006c54 <SD_FindSCR+0xcc>
 8006c2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d110      	bne.n	8006c54 <SD_FindSCR+0xcc>
    {
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	4618      	mov	r0, r3
 8006c38:	f000 fec8 	bl	80079cc <SDMMC_ReadFIFO>
 8006c3c:	4603      	mov	r3, r0
 8006c3e:	60bb      	str	r3, [r7, #8]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	4618      	mov	r0, r3
 8006c46:	f000 fec1 	bl	80079cc <SDMMC_ReadFIFO>
 8006c4a:	4603      	mov	r3, r0
 8006c4c:	60fb      	str	r3, [r7, #12]
      index++;
 8006c4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c50:	3301      	adds	r3, #1
 8006c52:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8006c54:	f7fa fb1e 	bl	8001294 <HAL_GetTick>
 8006c58:	4602      	mov	r2, r0
 8006c5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c5c:	1ad3      	subs	r3, r2, r3
 8006c5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c62:	d102      	bne.n	8006c6a <SD_FindSCR+0xe2>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8006c64:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8006c68:	e058      	b.n	8006d1c <SD_FindSCR+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006c70:	f240 532a 	movw	r3, #1322	@ 0x52a
 8006c74:	4013      	ands	r3, r2
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d0d1      	beq.n	8006c1e <SD_FindSCR+0x96>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006c80:	f003 0308 	and.w	r3, r3, #8
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d005      	beq.n	8006c94 <SD_FindSCR+0x10c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	2208      	movs	r2, #8
 8006c8e:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8006c90:	2308      	movs	r3, #8
 8006c92:	e043      	b.n	8006d1c <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006c9a:	f003 0302 	and.w	r3, r3, #2
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d005      	beq.n	8006cae <SD_FindSCR+0x126>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	2202      	movs	r2, #2
 8006ca8:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8006caa:	2302      	movs	r3, #2
 8006cac:	e036      	b.n	8006d1c <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006cb4:	f003 0320 	and.w	r3, r3, #32
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d005      	beq.n	8006cc8 <SD_FindSCR+0x140>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	2220      	movs	r2, #32
 8006cc2:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8006cc4:	2320      	movs	r3, #32
 8006cc6:	e029      	b.n	8006d1c <SD_FindSCR+0x194>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	4a15      	ldr	r2, [pc, #84]	@ (8006d24 <SD_FindSCR+0x19c>)
 8006cce:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	061a      	lsls	r2, r3, #24
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	021b      	lsls	r3, r3, #8
 8006cd8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8006cdc:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24U));
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	0a1b      	lsrs	r3, r3, #8
 8006ce2:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 8006ce6:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24U));
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	0e1b      	lsrs	r3, r3, #24
 8006cec:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 8006cee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cf0:	601a      	str	r2, [r3, #0]
    scr++;
 8006cf2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cf4:	3304      	adds	r3, #4
 8006cf6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 8006cf8:	68bb      	ldr	r3, [r7, #8]
 8006cfa:	061a      	lsls	r2, r3, #24
 8006cfc:	68bb      	ldr	r3, [r7, #8]
 8006cfe:	021b      	lsls	r3, r3, #8
 8006d00:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8006d04:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));
 8006d06:	68bb      	ldr	r3, [r7, #8]
 8006d08:	0a1b      	lsrs	r3, r3, #8
 8006d0a:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 8006d0e:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));
 8006d10:	68bb      	ldr	r3, [r7, #8]
 8006d12:	0e1b      	lsrs	r3, r3, #24
 8006d14:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 8006d16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d18:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8006d1a:	2300      	movs	r3, #0
}
 8006d1c:	4618      	mov	r0, r3
 8006d1e:	3738      	adds	r7, #56	@ 0x38
 8006d20:	46bd      	mov	sp, r7
 8006d22:	bd80      	pop	{r7, pc}
 8006d24:	18000f3a 	.word	0x18000f3a

08006d28 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8006d28:	b580      	push	{r7, lr}
 8006d2a:	b086      	sub	sp, #24
 8006d2c:	af00      	add	r7, sp, #0
 8006d2e:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  uint8_t *tmp;

  tmp = hsd->pRxBuffPtr;
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d34:	613b      	str	r3, [r7, #16]

  if (hsd->RxXferSize >= SDMMC_FIFO_SIZE)
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d3a:	2b1f      	cmp	r3, #31
 8006d3c:	d936      	bls.n	8006dac <SD_Read_IT+0x84>
  {
    /* Read data from SDMMC Rx FIFO */
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 8006d3e:	2300      	movs	r3, #0
 8006d40:	617b      	str	r3, [r7, #20]
 8006d42:	e027      	b.n	8006d94 <SD_Read_IT+0x6c>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	4618      	mov	r0, r3
 8006d4a:	f000 fe3f 	bl	80079cc <SDMMC_ReadFIFO>
 8006d4e:	60f8      	str	r0, [r7, #12]
      *tmp = (uint8_t)(data & 0xFFU);
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	b2da      	uxtb	r2, r3
 8006d54:	693b      	ldr	r3, [r7, #16]
 8006d56:	701a      	strb	r2, [r3, #0]
      tmp++;
 8006d58:	693b      	ldr	r3, [r7, #16]
 8006d5a:	3301      	adds	r3, #1
 8006d5c:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	0a1b      	lsrs	r3, r3, #8
 8006d62:	b2da      	uxtb	r2, r3
 8006d64:	693b      	ldr	r3, [r7, #16]
 8006d66:	701a      	strb	r2, [r3, #0]
      tmp++;
 8006d68:	693b      	ldr	r3, [r7, #16]
 8006d6a:	3301      	adds	r3, #1
 8006d6c:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	0c1b      	lsrs	r3, r3, #16
 8006d72:	b2da      	uxtb	r2, r3
 8006d74:	693b      	ldr	r3, [r7, #16]
 8006d76:	701a      	strb	r2, [r3, #0]
      tmp++;
 8006d78:	693b      	ldr	r3, [r7, #16]
 8006d7a:	3301      	adds	r3, #1
 8006d7c:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	0e1b      	lsrs	r3, r3, #24
 8006d82:	b2da      	uxtb	r2, r3
 8006d84:	693b      	ldr	r3, [r7, #16]
 8006d86:	701a      	strb	r2, [r3, #0]
      tmp++;
 8006d88:	693b      	ldr	r3, [r7, #16]
 8006d8a:	3301      	adds	r3, #1
 8006d8c:	613b      	str	r3, [r7, #16]
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 8006d8e:	697b      	ldr	r3, [r7, #20]
 8006d90:	3301      	adds	r3, #1
 8006d92:	617b      	str	r3, [r7, #20]
 8006d94:	697b      	ldr	r3, [r7, #20]
 8006d96:	2b07      	cmp	r3, #7
 8006d98:	d9d4      	bls.n	8006d44 <SD_Read_IT+0x1c>
    }

    hsd->pRxBuffPtr = tmp;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	693a      	ldr	r2, [r7, #16]
 8006d9e:	625a      	str	r2, [r3, #36]	@ 0x24
    hsd->RxXferSize -= SDMMC_FIFO_SIZE;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006da4:	f1a3 0220 	sub.w	r2, r3, #32
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	629a      	str	r2, [r3, #40]	@ 0x28
  }
}
 8006dac:	bf00      	nop
 8006dae:	3718      	adds	r7, #24
 8006db0:	46bd      	mov	sp, r7
 8006db2:	bd80      	pop	{r7, pc}

08006db4 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8006db4:	b580      	push	{r7, lr}
 8006db6:	b086      	sub	sp, #24
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  const uint8_t *tmp;

  tmp = hsd->pTxBuffPtr;
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	69db      	ldr	r3, [r3, #28]
 8006dc0:	613b      	str	r3, [r7, #16]

  if (hsd->TxXferSize >= SDMMC_FIFO_SIZE)
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	6a1b      	ldr	r3, [r3, #32]
 8006dc6:	2b1f      	cmp	r3, #31
 8006dc8:	d93a      	bls.n	8006e40 <SD_Write_IT+0x8c>
  {
    /* Write data to SDMMC Tx FIFO */
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 8006dca:	2300      	movs	r3, #0
 8006dcc:	617b      	str	r3, [r7, #20]
 8006dce:	e02b      	b.n	8006e28 <SD_Write_IT+0x74>
    {
      data = (uint32_t)(*tmp);
 8006dd0:	693b      	ldr	r3, [r7, #16]
 8006dd2:	781b      	ldrb	r3, [r3, #0]
 8006dd4:	60fb      	str	r3, [r7, #12]
      tmp++;
 8006dd6:	693b      	ldr	r3, [r7, #16]
 8006dd8:	3301      	adds	r3, #1
 8006dda:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8006ddc:	693b      	ldr	r3, [r7, #16]
 8006dde:	781b      	ldrb	r3, [r3, #0]
 8006de0:	021a      	lsls	r2, r3, #8
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	4313      	orrs	r3, r2
 8006de6:	60fb      	str	r3, [r7, #12]
      tmp++;
 8006de8:	693b      	ldr	r3, [r7, #16]
 8006dea:	3301      	adds	r3, #1
 8006dec:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8006dee:	693b      	ldr	r3, [r7, #16]
 8006df0:	781b      	ldrb	r3, [r3, #0]
 8006df2:	041a      	lsls	r2, r3, #16
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	4313      	orrs	r3, r2
 8006df8:	60fb      	str	r3, [r7, #12]
      tmp++;
 8006dfa:	693b      	ldr	r3, [r7, #16]
 8006dfc:	3301      	adds	r3, #1
 8006dfe:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8006e00:	693b      	ldr	r3, [r7, #16]
 8006e02:	781b      	ldrb	r3, [r3, #0]
 8006e04:	061a      	lsls	r2, r3, #24
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	4313      	orrs	r3, r2
 8006e0a:	60fb      	str	r3, [r7, #12]
      tmp++;
 8006e0c:	693b      	ldr	r3, [r7, #16]
 8006e0e:	3301      	adds	r3, #1
 8006e10:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	f107 020c 	add.w	r2, r7, #12
 8006e1a:	4611      	mov	r1, r2
 8006e1c:	4618      	mov	r0, r3
 8006e1e:	f000 fde2 	bl	80079e6 <SDMMC_WriteFIFO>
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 8006e22:	697b      	ldr	r3, [r7, #20]
 8006e24:	3301      	adds	r3, #1
 8006e26:	617b      	str	r3, [r7, #20]
 8006e28:	697b      	ldr	r3, [r7, #20]
 8006e2a:	2b07      	cmp	r3, #7
 8006e2c:	d9d0      	bls.n	8006dd0 <SD_Write_IT+0x1c>
    }

    hsd->pTxBuffPtr = tmp;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	693a      	ldr	r2, [r7, #16]
 8006e32:	61da      	str	r2, [r3, #28]
    hsd->TxXferSize -= SDMMC_FIFO_SIZE;
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	6a1b      	ldr	r3, [r3, #32]
 8006e38:	f1a3 0220 	sub.w	r2, r3, #32
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	621a      	str	r2, [r3, #32]
  }
}
 8006e40:	bf00      	nop
 8006e42:	3718      	adds	r7, #24
 8006e44:	46bd      	mov	sp, r7
 8006e46:	bd80      	pop	{r7, pc}

08006e48 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>:
  * @brief Read DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuf0CpltCallback(SD_HandleTypeDef *hsd)
{
 8006e48:	b480      	push	{r7}
 8006e4a:	b083      	sub	sp, #12
 8006e4c:	af00      	add	r7, sp, #0
 8006e4e:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 8006e50:	bf00      	nop
 8006e52:	370c      	adds	r7, #12
 8006e54:	46bd      	mov	sp, r7
 8006e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e5a:	4770      	bx	lr

08006e5c <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>:
  * @brief Read DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuf1CpltCallback(SD_HandleTypeDef *hsd)
{
 8006e5c:	b480      	push	{r7}
 8006e5e:	b083      	sub	sp, #12
 8006e60:	af00      	add	r7, sp, #0
 8006e62:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 8006e64:	bf00      	nop
 8006e66:	370c      	adds	r7, #12
 8006e68:	46bd      	mov	sp, r7
 8006e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e6e:	4770      	bx	lr

08006e70 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>:
  * @brief Write DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuf0CpltCallback(SD_HandleTypeDef *hsd)
{
 8006e70:	b480      	push	{r7}
 8006e72:	b083      	sub	sp, #12
 8006e74:	af00      	add	r7, sp, #0
 8006e76:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 8006e78:	bf00      	nop
 8006e7a:	370c      	adds	r7, #12
 8006e7c:	46bd      	mov	sp, r7
 8006e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e82:	4770      	bx	lr

08006e84 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>:
  * @brief Write DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuf1CpltCallback(SD_HandleTypeDef *hsd)
{
 8006e84:	b480      	push	{r7}
 8006e86:	b083      	sub	sp, #12
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 8006e8c:	bf00      	nop
 8006e8e:	370c      	adds	r7, #12
 8006e90:	46bd      	mov	sp, r7
 8006e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e96:	4770      	bx	lr

08006e98 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006e98:	b580      	push	{r7, lr}
 8006e9a:	b082      	sub	sp, #8
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d101      	bne.n	8006eaa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006ea6:	2301      	movs	r3, #1
 8006ea8:	e049      	b.n	8006f3e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006eb0:	b2db      	uxtb	r3, r3
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d106      	bne.n	8006ec4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	2200      	movs	r2, #0
 8006eba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006ebe:	6878      	ldr	r0, [r7, #4]
 8006ec0:	f7f9 ffb6 	bl	8000e30 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	2202      	movs	r2, #2
 8006ec8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681a      	ldr	r2, [r3, #0]
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	3304      	adds	r3, #4
 8006ed4:	4619      	mov	r1, r3
 8006ed6:	4610      	mov	r0, r2
 8006ed8:	f000 f94a 	bl	8007170 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	2201      	movs	r2, #1
 8006ee0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	2201      	movs	r2, #1
 8006ee8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	2201      	movs	r2, #1
 8006ef0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	2201      	movs	r2, #1
 8006ef8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	2201      	movs	r2, #1
 8006f00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	2201      	movs	r2, #1
 8006f08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	2201      	movs	r2, #1
 8006f10:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	2201      	movs	r2, #1
 8006f18:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	2201      	movs	r2, #1
 8006f20:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	2201      	movs	r2, #1
 8006f28:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	2201      	movs	r2, #1
 8006f30:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	2201      	movs	r2, #1
 8006f38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006f3c:	2300      	movs	r3, #0
}
 8006f3e:	4618      	mov	r0, r3
 8006f40:	3708      	adds	r7, #8
 8006f42:	46bd      	mov	sp, r7
 8006f44:	bd80      	pop	{r7, pc}
	...

08006f48 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006f48:	b580      	push	{r7, lr}
 8006f4a:	b086      	sub	sp, #24
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	60f8      	str	r0, [r7, #12]
 8006f50:	60b9      	str	r1, [r7, #8]
 8006f52:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006f54:	2300      	movs	r3, #0
 8006f56:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006f5e:	2b01      	cmp	r3, #1
 8006f60:	d101      	bne.n	8006f66 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006f62:	2302      	movs	r3, #2
 8006f64:	e0ff      	b.n	8007166 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	2201      	movs	r2, #1
 8006f6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	2b14      	cmp	r3, #20
 8006f72:	f200 80f0 	bhi.w	8007156 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8006f76:	a201      	add	r2, pc, #4	@ (adr r2, 8006f7c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006f78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f7c:	08006fd1 	.word	0x08006fd1
 8006f80:	08007157 	.word	0x08007157
 8006f84:	08007157 	.word	0x08007157
 8006f88:	08007157 	.word	0x08007157
 8006f8c:	08007011 	.word	0x08007011
 8006f90:	08007157 	.word	0x08007157
 8006f94:	08007157 	.word	0x08007157
 8006f98:	08007157 	.word	0x08007157
 8006f9c:	08007053 	.word	0x08007053
 8006fa0:	08007157 	.word	0x08007157
 8006fa4:	08007157 	.word	0x08007157
 8006fa8:	08007157 	.word	0x08007157
 8006fac:	08007093 	.word	0x08007093
 8006fb0:	08007157 	.word	0x08007157
 8006fb4:	08007157 	.word	0x08007157
 8006fb8:	08007157 	.word	0x08007157
 8006fbc:	080070d5 	.word	0x080070d5
 8006fc0:	08007157 	.word	0x08007157
 8006fc4:	08007157 	.word	0x08007157
 8006fc8:	08007157 	.word	0x08007157
 8006fcc:	08007115 	.word	0x08007115
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	68b9      	ldr	r1, [r7, #8]
 8006fd6:	4618      	mov	r0, r3
 8006fd8:	f000 f96a 	bl	80072b0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	699a      	ldr	r2, [r3, #24]
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	f042 0208 	orr.w	r2, r2, #8
 8006fea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	699a      	ldr	r2, [r3, #24]
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	f022 0204 	bic.w	r2, r2, #4
 8006ffa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	6999      	ldr	r1, [r3, #24]
 8007002:	68bb      	ldr	r3, [r7, #8]
 8007004:	691a      	ldr	r2, [r3, #16]
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	430a      	orrs	r2, r1
 800700c:	619a      	str	r2, [r3, #24]
      break;
 800700e:	e0a5      	b.n	800715c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	68b9      	ldr	r1, [r7, #8]
 8007016:	4618      	mov	r0, r3
 8007018:	f000 f9da 	bl	80073d0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	699a      	ldr	r2, [r3, #24]
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800702a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	699a      	ldr	r2, [r3, #24]
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800703a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	6999      	ldr	r1, [r3, #24]
 8007042:	68bb      	ldr	r3, [r7, #8]
 8007044:	691b      	ldr	r3, [r3, #16]
 8007046:	021a      	lsls	r2, r3, #8
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	430a      	orrs	r2, r1
 800704e:	619a      	str	r2, [r3, #24]
      break;
 8007050:	e084      	b.n	800715c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	68b9      	ldr	r1, [r7, #8]
 8007058:	4618      	mov	r0, r3
 800705a:	f000 fa43 	bl	80074e4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	69da      	ldr	r2, [r3, #28]
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	f042 0208 	orr.w	r2, r2, #8
 800706c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	69da      	ldr	r2, [r3, #28]
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	f022 0204 	bic.w	r2, r2, #4
 800707c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	69d9      	ldr	r1, [r3, #28]
 8007084:	68bb      	ldr	r3, [r7, #8]
 8007086:	691a      	ldr	r2, [r3, #16]
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	430a      	orrs	r2, r1
 800708e:	61da      	str	r2, [r3, #28]
      break;
 8007090:	e064      	b.n	800715c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	68b9      	ldr	r1, [r7, #8]
 8007098:	4618      	mov	r0, r3
 800709a:	f000 faab 	bl	80075f4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	69da      	ldr	r2, [r3, #28]
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80070ac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	69da      	ldr	r2, [r3, #28]
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80070bc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	69d9      	ldr	r1, [r3, #28]
 80070c4:	68bb      	ldr	r3, [r7, #8]
 80070c6:	691b      	ldr	r3, [r3, #16]
 80070c8:	021a      	lsls	r2, r3, #8
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	430a      	orrs	r2, r1
 80070d0:	61da      	str	r2, [r3, #28]
      break;
 80070d2:	e043      	b.n	800715c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	68b9      	ldr	r1, [r7, #8]
 80070da:	4618      	mov	r0, r3
 80070dc:	f000 faf4 	bl	80076c8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	f042 0208 	orr.w	r2, r2, #8
 80070ee:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	f022 0204 	bic.w	r2, r2, #4
 80070fe:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8007106:	68bb      	ldr	r3, [r7, #8]
 8007108:	691a      	ldr	r2, [r3, #16]
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	430a      	orrs	r2, r1
 8007110:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8007112:	e023      	b.n	800715c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	68b9      	ldr	r1, [r7, #8]
 800711a:	4618      	mov	r0, r3
 800711c:	f000 fb38 	bl	8007790 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800712e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800713e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8007146:	68bb      	ldr	r3, [r7, #8]
 8007148:	691b      	ldr	r3, [r3, #16]
 800714a:	021a      	lsls	r2, r3, #8
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	430a      	orrs	r2, r1
 8007152:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8007154:	e002      	b.n	800715c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8007156:	2301      	movs	r3, #1
 8007158:	75fb      	strb	r3, [r7, #23]
      break;
 800715a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	2200      	movs	r2, #0
 8007160:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007164:	7dfb      	ldrb	r3, [r7, #23]
}
 8007166:	4618      	mov	r0, r3
 8007168:	3718      	adds	r7, #24
 800716a:	46bd      	mov	sp, r7
 800716c:	bd80      	pop	{r7, pc}
 800716e:	bf00      	nop

08007170 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007170:	b480      	push	{r7}
 8007172:	b085      	sub	sp, #20
 8007174:	af00      	add	r7, sp, #0
 8007176:	6078      	str	r0, [r7, #4]
 8007178:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	4a43      	ldr	r2, [pc, #268]	@ (8007290 <TIM_Base_SetConfig+0x120>)
 8007184:	4293      	cmp	r3, r2
 8007186:	d013      	beq.n	80071b0 <TIM_Base_SetConfig+0x40>
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800718e:	d00f      	beq.n	80071b0 <TIM_Base_SetConfig+0x40>
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	4a40      	ldr	r2, [pc, #256]	@ (8007294 <TIM_Base_SetConfig+0x124>)
 8007194:	4293      	cmp	r3, r2
 8007196:	d00b      	beq.n	80071b0 <TIM_Base_SetConfig+0x40>
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	4a3f      	ldr	r2, [pc, #252]	@ (8007298 <TIM_Base_SetConfig+0x128>)
 800719c:	4293      	cmp	r3, r2
 800719e:	d007      	beq.n	80071b0 <TIM_Base_SetConfig+0x40>
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	4a3e      	ldr	r2, [pc, #248]	@ (800729c <TIM_Base_SetConfig+0x12c>)
 80071a4:	4293      	cmp	r3, r2
 80071a6:	d003      	beq.n	80071b0 <TIM_Base_SetConfig+0x40>
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	4a3d      	ldr	r2, [pc, #244]	@ (80072a0 <TIM_Base_SetConfig+0x130>)
 80071ac:	4293      	cmp	r3, r2
 80071ae:	d108      	bne.n	80071c2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80071b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80071b8:	683b      	ldr	r3, [r7, #0]
 80071ba:	685b      	ldr	r3, [r3, #4]
 80071bc:	68fa      	ldr	r2, [r7, #12]
 80071be:	4313      	orrs	r3, r2
 80071c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	4a32      	ldr	r2, [pc, #200]	@ (8007290 <TIM_Base_SetConfig+0x120>)
 80071c6:	4293      	cmp	r3, r2
 80071c8:	d01f      	beq.n	800720a <TIM_Base_SetConfig+0x9a>
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80071d0:	d01b      	beq.n	800720a <TIM_Base_SetConfig+0x9a>
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	4a2f      	ldr	r2, [pc, #188]	@ (8007294 <TIM_Base_SetConfig+0x124>)
 80071d6:	4293      	cmp	r3, r2
 80071d8:	d017      	beq.n	800720a <TIM_Base_SetConfig+0x9a>
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	4a2e      	ldr	r2, [pc, #184]	@ (8007298 <TIM_Base_SetConfig+0x128>)
 80071de:	4293      	cmp	r3, r2
 80071e0:	d013      	beq.n	800720a <TIM_Base_SetConfig+0x9a>
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	4a2d      	ldr	r2, [pc, #180]	@ (800729c <TIM_Base_SetConfig+0x12c>)
 80071e6:	4293      	cmp	r3, r2
 80071e8:	d00f      	beq.n	800720a <TIM_Base_SetConfig+0x9a>
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	4a2c      	ldr	r2, [pc, #176]	@ (80072a0 <TIM_Base_SetConfig+0x130>)
 80071ee:	4293      	cmp	r3, r2
 80071f0:	d00b      	beq.n	800720a <TIM_Base_SetConfig+0x9a>
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	4a2b      	ldr	r2, [pc, #172]	@ (80072a4 <TIM_Base_SetConfig+0x134>)
 80071f6:	4293      	cmp	r3, r2
 80071f8:	d007      	beq.n	800720a <TIM_Base_SetConfig+0x9a>
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	4a2a      	ldr	r2, [pc, #168]	@ (80072a8 <TIM_Base_SetConfig+0x138>)
 80071fe:	4293      	cmp	r3, r2
 8007200:	d003      	beq.n	800720a <TIM_Base_SetConfig+0x9a>
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	4a29      	ldr	r2, [pc, #164]	@ (80072ac <TIM_Base_SetConfig+0x13c>)
 8007206:	4293      	cmp	r3, r2
 8007208:	d108      	bne.n	800721c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007210:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007212:	683b      	ldr	r3, [r7, #0]
 8007214:	68db      	ldr	r3, [r3, #12]
 8007216:	68fa      	ldr	r2, [r7, #12]
 8007218:	4313      	orrs	r3, r2
 800721a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007222:	683b      	ldr	r3, [r7, #0]
 8007224:	695b      	ldr	r3, [r3, #20]
 8007226:	4313      	orrs	r3, r2
 8007228:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800722a:	683b      	ldr	r3, [r7, #0]
 800722c:	689a      	ldr	r2, [r3, #8]
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007232:	683b      	ldr	r3, [r7, #0]
 8007234:	681a      	ldr	r2, [r3, #0]
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	4a14      	ldr	r2, [pc, #80]	@ (8007290 <TIM_Base_SetConfig+0x120>)
 800723e:	4293      	cmp	r3, r2
 8007240:	d00f      	beq.n	8007262 <TIM_Base_SetConfig+0xf2>
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	4a16      	ldr	r2, [pc, #88]	@ (80072a0 <TIM_Base_SetConfig+0x130>)
 8007246:	4293      	cmp	r3, r2
 8007248:	d00b      	beq.n	8007262 <TIM_Base_SetConfig+0xf2>
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	4a15      	ldr	r2, [pc, #84]	@ (80072a4 <TIM_Base_SetConfig+0x134>)
 800724e:	4293      	cmp	r3, r2
 8007250:	d007      	beq.n	8007262 <TIM_Base_SetConfig+0xf2>
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	4a14      	ldr	r2, [pc, #80]	@ (80072a8 <TIM_Base_SetConfig+0x138>)
 8007256:	4293      	cmp	r3, r2
 8007258:	d003      	beq.n	8007262 <TIM_Base_SetConfig+0xf2>
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	4a13      	ldr	r2, [pc, #76]	@ (80072ac <TIM_Base_SetConfig+0x13c>)
 800725e:	4293      	cmp	r3, r2
 8007260:	d103      	bne.n	800726a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007262:	683b      	ldr	r3, [r7, #0]
 8007264:	691a      	ldr	r2, [r3, #16]
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	f043 0204 	orr.w	r2, r3, #4
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	2201      	movs	r2, #1
 800727a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	68fa      	ldr	r2, [r7, #12]
 8007280:	601a      	str	r2, [r3, #0]
}
 8007282:	bf00      	nop
 8007284:	3714      	adds	r7, #20
 8007286:	46bd      	mov	sp, r7
 8007288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800728c:	4770      	bx	lr
 800728e:	bf00      	nop
 8007290:	40010000 	.word	0x40010000
 8007294:	40000400 	.word	0x40000400
 8007298:	40000800 	.word	0x40000800
 800729c:	40000c00 	.word	0x40000c00
 80072a0:	40010400 	.word	0x40010400
 80072a4:	40014000 	.word	0x40014000
 80072a8:	40014400 	.word	0x40014400
 80072ac:	40014800 	.word	0x40014800

080072b0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80072b0:	b480      	push	{r7}
 80072b2:	b087      	sub	sp, #28
 80072b4:	af00      	add	r7, sp, #0
 80072b6:	6078      	str	r0, [r7, #4]
 80072b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	6a1b      	ldr	r3, [r3, #32]
 80072be:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	6a1b      	ldr	r3, [r3, #32]
 80072c4:	f023 0201 	bic.w	r2, r3, #1
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	685b      	ldr	r3, [r3, #4]
 80072d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	699b      	ldr	r3, [r3, #24]
 80072d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80072d8:	68fa      	ldr	r2, [r7, #12]
 80072da:	4b37      	ldr	r3, [pc, #220]	@ (80073b8 <TIM_OC1_SetConfig+0x108>)
 80072dc:	4013      	ands	r3, r2
 80072de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	f023 0303 	bic.w	r3, r3, #3
 80072e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80072e8:	683b      	ldr	r3, [r7, #0]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	68fa      	ldr	r2, [r7, #12]
 80072ee:	4313      	orrs	r3, r2
 80072f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80072f2:	697b      	ldr	r3, [r7, #20]
 80072f4:	f023 0302 	bic.w	r3, r3, #2
 80072f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80072fa:	683b      	ldr	r3, [r7, #0]
 80072fc:	689b      	ldr	r3, [r3, #8]
 80072fe:	697a      	ldr	r2, [r7, #20]
 8007300:	4313      	orrs	r3, r2
 8007302:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	4a2d      	ldr	r2, [pc, #180]	@ (80073bc <TIM_OC1_SetConfig+0x10c>)
 8007308:	4293      	cmp	r3, r2
 800730a:	d00f      	beq.n	800732c <TIM_OC1_SetConfig+0x7c>
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	4a2c      	ldr	r2, [pc, #176]	@ (80073c0 <TIM_OC1_SetConfig+0x110>)
 8007310:	4293      	cmp	r3, r2
 8007312:	d00b      	beq.n	800732c <TIM_OC1_SetConfig+0x7c>
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	4a2b      	ldr	r2, [pc, #172]	@ (80073c4 <TIM_OC1_SetConfig+0x114>)
 8007318:	4293      	cmp	r3, r2
 800731a:	d007      	beq.n	800732c <TIM_OC1_SetConfig+0x7c>
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	4a2a      	ldr	r2, [pc, #168]	@ (80073c8 <TIM_OC1_SetConfig+0x118>)
 8007320:	4293      	cmp	r3, r2
 8007322:	d003      	beq.n	800732c <TIM_OC1_SetConfig+0x7c>
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	4a29      	ldr	r2, [pc, #164]	@ (80073cc <TIM_OC1_SetConfig+0x11c>)
 8007328:	4293      	cmp	r3, r2
 800732a:	d10c      	bne.n	8007346 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800732c:	697b      	ldr	r3, [r7, #20]
 800732e:	f023 0308 	bic.w	r3, r3, #8
 8007332:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007334:	683b      	ldr	r3, [r7, #0]
 8007336:	68db      	ldr	r3, [r3, #12]
 8007338:	697a      	ldr	r2, [r7, #20]
 800733a:	4313      	orrs	r3, r2
 800733c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800733e:	697b      	ldr	r3, [r7, #20]
 8007340:	f023 0304 	bic.w	r3, r3, #4
 8007344:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	4a1c      	ldr	r2, [pc, #112]	@ (80073bc <TIM_OC1_SetConfig+0x10c>)
 800734a:	4293      	cmp	r3, r2
 800734c:	d00f      	beq.n	800736e <TIM_OC1_SetConfig+0xbe>
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	4a1b      	ldr	r2, [pc, #108]	@ (80073c0 <TIM_OC1_SetConfig+0x110>)
 8007352:	4293      	cmp	r3, r2
 8007354:	d00b      	beq.n	800736e <TIM_OC1_SetConfig+0xbe>
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	4a1a      	ldr	r2, [pc, #104]	@ (80073c4 <TIM_OC1_SetConfig+0x114>)
 800735a:	4293      	cmp	r3, r2
 800735c:	d007      	beq.n	800736e <TIM_OC1_SetConfig+0xbe>
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	4a19      	ldr	r2, [pc, #100]	@ (80073c8 <TIM_OC1_SetConfig+0x118>)
 8007362:	4293      	cmp	r3, r2
 8007364:	d003      	beq.n	800736e <TIM_OC1_SetConfig+0xbe>
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	4a18      	ldr	r2, [pc, #96]	@ (80073cc <TIM_OC1_SetConfig+0x11c>)
 800736a:	4293      	cmp	r3, r2
 800736c:	d111      	bne.n	8007392 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800736e:	693b      	ldr	r3, [r7, #16]
 8007370:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007374:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007376:	693b      	ldr	r3, [r7, #16]
 8007378:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800737c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800737e:	683b      	ldr	r3, [r7, #0]
 8007380:	695b      	ldr	r3, [r3, #20]
 8007382:	693a      	ldr	r2, [r7, #16]
 8007384:	4313      	orrs	r3, r2
 8007386:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007388:	683b      	ldr	r3, [r7, #0]
 800738a:	699b      	ldr	r3, [r3, #24]
 800738c:	693a      	ldr	r2, [r7, #16]
 800738e:	4313      	orrs	r3, r2
 8007390:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	693a      	ldr	r2, [r7, #16]
 8007396:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	68fa      	ldr	r2, [r7, #12]
 800739c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800739e:	683b      	ldr	r3, [r7, #0]
 80073a0:	685a      	ldr	r2, [r3, #4]
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	697a      	ldr	r2, [r7, #20]
 80073aa:	621a      	str	r2, [r3, #32]
}
 80073ac:	bf00      	nop
 80073ae:	371c      	adds	r7, #28
 80073b0:	46bd      	mov	sp, r7
 80073b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b6:	4770      	bx	lr
 80073b8:	fffeff8f 	.word	0xfffeff8f
 80073bc:	40010000 	.word	0x40010000
 80073c0:	40010400 	.word	0x40010400
 80073c4:	40014000 	.word	0x40014000
 80073c8:	40014400 	.word	0x40014400
 80073cc:	40014800 	.word	0x40014800

080073d0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80073d0:	b480      	push	{r7}
 80073d2:	b087      	sub	sp, #28
 80073d4:	af00      	add	r7, sp, #0
 80073d6:	6078      	str	r0, [r7, #4]
 80073d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	6a1b      	ldr	r3, [r3, #32]
 80073de:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	6a1b      	ldr	r3, [r3, #32]
 80073e4:	f023 0210 	bic.w	r2, r3, #16
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	685b      	ldr	r3, [r3, #4]
 80073f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	699b      	ldr	r3, [r3, #24]
 80073f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80073f8:	68fa      	ldr	r2, [r7, #12]
 80073fa:	4b34      	ldr	r3, [pc, #208]	@ (80074cc <TIM_OC2_SetConfig+0xfc>)
 80073fc:	4013      	ands	r3, r2
 80073fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007406:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007408:	683b      	ldr	r3, [r7, #0]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	021b      	lsls	r3, r3, #8
 800740e:	68fa      	ldr	r2, [r7, #12]
 8007410:	4313      	orrs	r3, r2
 8007412:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007414:	697b      	ldr	r3, [r7, #20]
 8007416:	f023 0320 	bic.w	r3, r3, #32
 800741a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800741c:	683b      	ldr	r3, [r7, #0]
 800741e:	689b      	ldr	r3, [r3, #8]
 8007420:	011b      	lsls	r3, r3, #4
 8007422:	697a      	ldr	r2, [r7, #20]
 8007424:	4313      	orrs	r3, r2
 8007426:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	4a29      	ldr	r2, [pc, #164]	@ (80074d0 <TIM_OC2_SetConfig+0x100>)
 800742c:	4293      	cmp	r3, r2
 800742e:	d003      	beq.n	8007438 <TIM_OC2_SetConfig+0x68>
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	4a28      	ldr	r2, [pc, #160]	@ (80074d4 <TIM_OC2_SetConfig+0x104>)
 8007434:	4293      	cmp	r3, r2
 8007436:	d10d      	bne.n	8007454 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007438:	697b      	ldr	r3, [r7, #20]
 800743a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800743e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007440:	683b      	ldr	r3, [r7, #0]
 8007442:	68db      	ldr	r3, [r3, #12]
 8007444:	011b      	lsls	r3, r3, #4
 8007446:	697a      	ldr	r2, [r7, #20]
 8007448:	4313      	orrs	r3, r2
 800744a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800744c:	697b      	ldr	r3, [r7, #20]
 800744e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007452:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	4a1e      	ldr	r2, [pc, #120]	@ (80074d0 <TIM_OC2_SetConfig+0x100>)
 8007458:	4293      	cmp	r3, r2
 800745a:	d00f      	beq.n	800747c <TIM_OC2_SetConfig+0xac>
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	4a1d      	ldr	r2, [pc, #116]	@ (80074d4 <TIM_OC2_SetConfig+0x104>)
 8007460:	4293      	cmp	r3, r2
 8007462:	d00b      	beq.n	800747c <TIM_OC2_SetConfig+0xac>
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	4a1c      	ldr	r2, [pc, #112]	@ (80074d8 <TIM_OC2_SetConfig+0x108>)
 8007468:	4293      	cmp	r3, r2
 800746a:	d007      	beq.n	800747c <TIM_OC2_SetConfig+0xac>
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	4a1b      	ldr	r2, [pc, #108]	@ (80074dc <TIM_OC2_SetConfig+0x10c>)
 8007470:	4293      	cmp	r3, r2
 8007472:	d003      	beq.n	800747c <TIM_OC2_SetConfig+0xac>
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	4a1a      	ldr	r2, [pc, #104]	@ (80074e0 <TIM_OC2_SetConfig+0x110>)
 8007478:	4293      	cmp	r3, r2
 800747a:	d113      	bne.n	80074a4 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800747c:	693b      	ldr	r3, [r7, #16]
 800747e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007482:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007484:	693b      	ldr	r3, [r7, #16]
 8007486:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800748a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800748c:	683b      	ldr	r3, [r7, #0]
 800748e:	695b      	ldr	r3, [r3, #20]
 8007490:	009b      	lsls	r3, r3, #2
 8007492:	693a      	ldr	r2, [r7, #16]
 8007494:	4313      	orrs	r3, r2
 8007496:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007498:	683b      	ldr	r3, [r7, #0]
 800749a:	699b      	ldr	r3, [r3, #24]
 800749c:	009b      	lsls	r3, r3, #2
 800749e:	693a      	ldr	r2, [r7, #16]
 80074a0:	4313      	orrs	r3, r2
 80074a2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	693a      	ldr	r2, [r7, #16]
 80074a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	68fa      	ldr	r2, [r7, #12]
 80074ae:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80074b0:	683b      	ldr	r3, [r7, #0]
 80074b2:	685a      	ldr	r2, [r3, #4]
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	697a      	ldr	r2, [r7, #20]
 80074bc:	621a      	str	r2, [r3, #32]
}
 80074be:	bf00      	nop
 80074c0:	371c      	adds	r7, #28
 80074c2:	46bd      	mov	sp, r7
 80074c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c8:	4770      	bx	lr
 80074ca:	bf00      	nop
 80074cc:	feff8fff 	.word	0xfeff8fff
 80074d0:	40010000 	.word	0x40010000
 80074d4:	40010400 	.word	0x40010400
 80074d8:	40014000 	.word	0x40014000
 80074dc:	40014400 	.word	0x40014400
 80074e0:	40014800 	.word	0x40014800

080074e4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80074e4:	b480      	push	{r7}
 80074e6:	b087      	sub	sp, #28
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	6078      	str	r0, [r7, #4]
 80074ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	6a1b      	ldr	r3, [r3, #32]
 80074f2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	6a1b      	ldr	r3, [r3, #32]
 80074f8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	685b      	ldr	r3, [r3, #4]
 8007504:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	69db      	ldr	r3, [r3, #28]
 800750a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800750c:	68fa      	ldr	r2, [r7, #12]
 800750e:	4b33      	ldr	r3, [pc, #204]	@ (80075dc <TIM_OC3_SetConfig+0xf8>)
 8007510:	4013      	ands	r3, r2
 8007512:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	f023 0303 	bic.w	r3, r3, #3
 800751a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800751c:	683b      	ldr	r3, [r7, #0]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	68fa      	ldr	r2, [r7, #12]
 8007522:	4313      	orrs	r3, r2
 8007524:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007526:	697b      	ldr	r3, [r7, #20]
 8007528:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800752c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800752e:	683b      	ldr	r3, [r7, #0]
 8007530:	689b      	ldr	r3, [r3, #8]
 8007532:	021b      	lsls	r3, r3, #8
 8007534:	697a      	ldr	r2, [r7, #20]
 8007536:	4313      	orrs	r3, r2
 8007538:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	4a28      	ldr	r2, [pc, #160]	@ (80075e0 <TIM_OC3_SetConfig+0xfc>)
 800753e:	4293      	cmp	r3, r2
 8007540:	d003      	beq.n	800754a <TIM_OC3_SetConfig+0x66>
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	4a27      	ldr	r2, [pc, #156]	@ (80075e4 <TIM_OC3_SetConfig+0x100>)
 8007546:	4293      	cmp	r3, r2
 8007548:	d10d      	bne.n	8007566 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800754a:	697b      	ldr	r3, [r7, #20]
 800754c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007550:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007552:	683b      	ldr	r3, [r7, #0]
 8007554:	68db      	ldr	r3, [r3, #12]
 8007556:	021b      	lsls	r3, r3, #8
 8007558:	697a      	ldr	r2, [r7, #20]
 800755a:	4313      	orrs	r3, r2
 800755c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800755e:	697b      	ldr	r3, [r7, #20]
 8007560:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007564:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	4a1d      	ldr	r2, [pc, #116]	@ (80075e0 <TIM_OC3_SetConfig+0xfc>)
 800756a:	4293      	cmp	r3, r2
 800756c:	d00f      	beq.n	800758e <TIM_OC3_SetConfig+0xaa>
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	4a1c      	ldr	r2, [pc, #112]	@ (80075e4 <TIM_OC3_SetConfig+0x100>)
 8007572:	4293      	cmp	r3, r2
 8007574:	d00b      	beq.n	800758e <TIM_OC3_SetConfig+0xaa>
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	4a1b      	ldr	r2, [pc, #108]	@ (80075e8 <TIM_OC3_SetConfig+0x104>)
 800757a:	4293      	cmp	r3, r2
 800757c:	d007      	beq.n	800758e <TIM_OC3_SetConfig+0xaa>
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	4a1a      	ldr	r2, [pc, #104]	@ (80075ec <TIM_OC3_SetConfig+0x108>)
 8007582:	4293      	cmp	r3, r2
 8007584:	d003      	beq.n	800758e <TIM_OC3_SetConfig+0xaa>
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	4a19      	ldr	r2, [pc, #100]	@ (80075f0 <TIM_OC3_SetConfig+0x10c>)
 800758a:	4293      	cmp	r3, r2
 800758c:	d113      	bne.n	80075b6 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800758e:	693b      	ldr	r3, [r7, #16]
 8007590:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007594:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007596:	693b      	ldr	r3, [r7, #16]
 8007598:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800759c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800759e:	683b      	ldr	r3, [r7, #0]
 80075a0:	695b      	ldr	r3, [r3, #20]
 80075a2:	011b      	lsls	r3, r3, #4
 80075a4:	693a      	ldr	r2, [r7, #16]
 80075a6:	4313      	orrs	r3, r2
 80075a8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80075aa:	683b      	ldr	r3, [r7, #0]
 80075ac:	699b      	ldr	r3, [r3, #24]
 80075ae:	011b      	lsls	r3, r3, #4
 80075b0:	693a      	ldr	r2, [r7, #16]
 80075b2:	4313      	orrs	r3, r2
 80075b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	693a      	ldr	r2, [r7, #16]
 80075ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	68fa      	ldr	r2, [r7, #12]
 80075c0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80075c2:	683b      	ldr	r3, [r7, #0]
 80075c4:	685a      	ldr	r2, [r3, #4]
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	697a      	ldr	r2, [r7, #20]
 80075ce:	621a      	str	r2, [r3, #32]
}
 80075d0:	bf00      	nop
 80075d2:	371c      	adds	r7, #28
 80075d4:	46bd      	mov	sp, r7
 80075d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075da:	4770      	bx	lr
 80075dc:	fffeff8f 	.word	0xfffeff8f
 80075e0:	40010000 	.word	0x40010000
 80075e4:	40010400 	.word	0x40010400
 80075e8:	40014000 	.word	0x40014000
 80075ec:	40014400 	.word	0x40014400
 80075f0:	40014800 	.word	0x40014800

080075f4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80075f4:	b480      	push	{r7}
 80075f6:	b087      	sub	sp, #28
 80075f8:	af00      	add	r7, sp, #0
 80075fa:	6078      	str	r0, [r7, #4]
 80075fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	6a1b      	ldr	r3, [r3, #32]
 8007602:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	6a1b      	ldr	r3, [r3, #32]
 8007608:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	685b      	ldr	r3, [r3, #4]
 8007614:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	69db      	ldr	r3, [r3, #28]
 800761a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800761c:	68fa      	ldr	r2, [r7, #12]
 800761e:	4b24      	ldr	r3, [pc, #144]	@ (80076b0 <TIM_OC4_SetConfig+0xbc>)
 8007620:	4013      	ands	r3, r2
 8007622:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800762a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800762c:	683b      	ldr	r3, [r7, #0]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	021b      	lsls	r3, r3, #8
 8007632:	68fa      	ldr	r2, [r7, #12]
 8007634:	4313      	orrs	r3, r2
 8007636:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007638:	693b      	ldr	r3, [r7, #16]
 800763a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800763e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007640:	683b      	ldr	r3, [r7, #0]
 8007642:	689b      	ldr	r3, [r3, #8]
 8007644:	031b      	lsls	r3, r3, #12
 8007646:	693a      	ldr	r2, [r7, #16]
 8007648:	4313      	orrs	r3, r2
 800764a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	4a19      	ldr	r2, [pc, #100]	@ (80076b4 <TIM_OC4_SetConfig+0xc0>)
 8007650:	4293      	cmp	r3, r2
 8007652:	d00f      	beq.n	8007674 <TIM_OC4_SetConfig+0x80>
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	4a18      	ldr	r2, [pc, #96]	@ (80076b8 <TIM_OC4_SetConfig+0xc4>)
 8007658:	4293      	cmp	r3, r2
 800765a:	d00b      	beq.n	8007674 <TIM_OC4_SetConfig+0x80>
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	4a17      	ldr	r2, [pc, #92]	@ (80076bc <TIM_OC4_SetConfig+0xc8>)
 8007660:	4293      	cmp	r3, r2
 8007662:	d007      	beq.n	8007674 <TIM_OC4_SetConfig+0x80>
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	4a16      	ldr	r2, [pc, #88]	@ (80076c0 <TIM_OC4_SetConfig+0xcc>)
 8007668:	4293      	cmp	r3, r2
 800766a:	d003      	beq.n	8007674 <TIM_OC4_SetConfig+0x80>
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	4a15      	ldr	r2, [pc, #84]	@ (80076c4 <TIM_OC4_SetConfig+0xd0>)
 8007670:	4293      	cmp	r3, r2
 8007672:	d109      	bne.n	8007688 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007674:	697b      	ldr	r3, [r7, #20]
 8007676:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800767a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800767c:	683b      	ldr	r3, [r7, #0]
 800767e:	695b      	ldr	r3, [r3, #20]
 8007680:	019b      	lsls	r3, r3, #6
 8007682:	697a      	ldr	r2, [r7, #20]
 8007684:	4313      	orrs	r3, r2
 8007686:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	697a      	ldr	r2, [r7, #20]
 800768c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	68fa      	ldr	r2, [r7, #12]
 8007692:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007694:	683b      	ldr	r3, [r7, #0]
 8007696:	685a      	ldr	r2, [r3, #4]
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	693a      	ldr	r2, [r7, #16]
 80076a0:	621a      	str	r2, [r3, #32]
}
 80076a2:	bf00      	nop
 80076a4:	371c      	adds	r7, #28
 80076a6:	46bd      	mov	sp, r7
 80076a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ac:	4770      	bx	lr
 80076ae:	bf00      	nop
 80076b0:	feff8fff 	.word	0xfeff8fff
 80076b4:	40010000 	.word	0x40010000
 80076b8:	40010400 	.word	0x40010400
 80076bc:	40014000 	.word	0x40014000
 80076c0:	40014400 	.word	0x40014400
 80076c4:	40014800 	.word	0x40014800

080076c8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80076c8:	b480      	push	{r7}
 80076ca:	b087      	sub	sp, #28
 80076cc:	af00      	add	r7, sp, #0
 80076ce:	6078      	str	r0, [r7, #4]
 80076d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	6a1b      	ldr	r3, [r3, #32]
 80076d6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	6a1b      	ldr	r3, [r3, #32]
 80076dc:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	685b      	ldr	r3, [r3, #4]
 80076e8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80076ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80076f0:	68fa      	ldr	r2, [r7, #12]
 80076f2:	4b21      	ldr	r3, [pc, #132]	@ (8007778 <TIM_OC5_SetConfig+0xb0>)
 80076f4:	4013      	ands	r3, r2
 80076f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80076f8:	683b      	ldr	r3, [r7, #0]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	68fa      	ldr	r2, [r7, #12]
 80076fe:	4313      	orrs	r3, r2
 8007700:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007702:	693b      	ldr	r3, [r7, #16]
 8007704:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8007708:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800770a:	683b      	ldr	r3, [r7, #0]
 800770c:	689b      	ldr	r3, [r3, #8]
 800770e:	041b      	lsls	r3, r3, #16
 8007710:	693a      	ldr	r2, [r7, #16]
 8007712:	4313      	orrs	r3, r2
 8007714:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	4a18      	ldr	r2, [pc, #96]	@ (800777c <TIM_OC5_SetConfig+0xb4>)
 800771a:	4293      	cmp	r3, r2
 800771c:	d00f      	beq.n	800773e <TIM_OC5_SetConfig+0x76>
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	4a17      	ldr	r2, [pc, #92]	@ (8007780 <TIM_OC5_SetConfig+0xb8>)
 8007722:	4293      	cmp	r3, r2
 8007724:	d00b      	beq.n	800773e <TIM_OC5_SetConfig+0x76>
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	4a16      	ldr	r2, [pc, #88]	@ (8007784 <TIM_OC5_SetConfig+0xbc>)
 800772a:	4293      	cmp	r3, r2
 800772c:	d007      	beq.n	800773e <TIM_OC5_SetConfig+0x76>
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	4a15      	ldr	r2, [pc, #84]	@ (8007788 <TIM_OC5_SetConfig+0xc0>)
 8007732:	4293      	cmp	r3, r2
 8007734:	d003      	beq.n	800773e <TIM_OC5_SetConfig+0x76>
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	4a14      	ldr	r2, [pc, #80]	@ (800778c <TIM_OC5_SetConfig+0xc4>)
 800773a:	4293      	cmp	r3, r2
 800773c:	d109      	bne.n	8007752 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800773e:	697b      	ldr	r3, [r7, #20]
 8007740:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007744:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007746:	683b      	ldr	r3, [r7, #0]
 8007748:	695b      	ldr	r3, [r3, #20]
 800774a:	021b      	lsls	r3, r3, #8
 800774c:	697a      	ldr	r2, [r7, #20]
 800774e:	4313      	orrs	r3, r2
 8007750:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	697a      	ldr	r2, [r7, #20]
 8007756:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	68fa      	ldr	r2, [r7, #12]
 800775c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800775e:	683b      	ldr	r3, [r7, #0]
 8007760:	685a      	ldr	r2, [r3, #4]
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	693a      	ldr	r2, [r7, #16]
 800776a:	621a      	str	r2, [r3, #32]
}
 800776c:	bf00      	nop
 800776e:	371c      	adds	r7, #28
 8007770:	46bd      	mov	sp, r7
 8007772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007776:	4770      	bx	lr
 8007778:	fffeff8f 	.word	0xfffeff8f
 800777c:	40010000 	.word	0x40010000
 8007780:	40010400 	.word	0x40010400
 8007784:	40014000 	.word	0x40014000
 8007788:	40014400 	.word	0x40014400
 800778c:	40014800 	.word	0x40014800

08007790 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007790:	b480      	push	{r7}
 8007792:	b087      	sub	sp, #28
 8007794:	af00      	add	r7, sp, #0
 8007796:	6078      	str	r0, [r7, #4]
 8007798:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	6a1b      	ldr	r3, [r3, #32]
 800779e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	6a1b      	ldr	r3, [r3, #32]
 80077a4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	685b      	ldr	r3, [r3, #4]
 80077b0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80077b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80077b8:	68fa      	ldr	r2, [r7, #12]
 80077ba:	4b22      	ldr	r3, [pc, #136]	@ (8007844 <TIM_OC6_SetConfig+0xb4>)
 80077bc:	4013      	ands	r3, r2
 80077be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80077c0:	683b      	ldr	r3, [r7, #0]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	021b      	lsls	r3, r3, #8
 80077c6:	68fa      	ldr	r2, [r7, #12]
 80077c8:	4313      	orrs	r3, r2
 80077ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80077cc:	693b      	ldr	r3, [r7, #16]
 80077ce:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80077d2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80077d4:	683b      	ldr	r3, [r7, #0]
 80077d6:	689b      	ldr	r3, [r3, #8]
 80077d8:	051b      	lsls	r3, r3, #20
 80077da:	693a      	ldr	r2, [r7, #16]
 80077dc:	4313      	orrs	r3, r2
 80077de:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	4a19      	ldr	r2, [pc, #100]	@ (8007848 <TIM_OC6_SetConfig+0xb8>)
 80077e4:	4293      	cmp	r3, r2
 80077e6:	d00f      	beq.n	8007808 <TIM_OC6_SetConfig+0x78>
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	4a18      	ldr	r2, [pc, #96]	@ (800784c <TIM_OC6_SetConfig+0xbc>)
 80077ec:	4293      	cmp	r3, r2
 80077ee:	d00b      	beq.n	8007808 <TIM_OC6_SetConfig+0x78>
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	4a17      	ldr	r2, [pc, #92]	@ (8007850 <TIM_OC6_SetConfig+0xc0>)
 80077f4:	4293      	cmp	r3, r2
 80077f6:	d007      	beq.n	8007808 <TIM_OC6_SetConfig+0x78>
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	4a16      	ldr	r2, [pc, #88]	@ (8007854 <TIM_OC6_SetConfig+0xc4>)
 80077fc:	4293      	cmp	r3, r2
 80077fe:	d003      	beq.n	8007808 <TIM_OC6_SetConfig+0x78>
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	4a15      	ldr	r2, [pc, #84]	@ (8007858 <TIM_OC6_SetConfig+0xc8>)
 8007804:	4293      	cmp	r3, r2
 8007806:	d109      	bne.n	800781c <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007808:	697b      	ldr	r3, [r7, #20]
 800780a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800780e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007810:	683b      	ldr	r3, [r7, #0]
 8007812:	695b      	ldr	r3, [r3, #20]
 8007814:	029b      	lsls	r3, r3, #10
 8007816:	697a      	ldr	r2, [r7, #20]
 8007818:	4313      	orrs	r3, r2
 800781a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	697a      	ldr	r2, [r7, #20]
 8007820:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	68fa      	ldr	r2, [r7, #12]
 8007826:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007828:	683b      	ldr	r3, [r7, #0]
 800782a:	685a      	ldr	r2, [r3, #4]
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	693a      	ldr	r2, [r7, #16]
 8007834:	621a      	str	r2, [r3, #32]
}
 8007836:	bf00      	nop
 8007838:	371c      	adds	r7, #28
 800783a:	46bd      	mov	sp, r7
 800783c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007840:	4770      	bx	lr
 8007842:	bf00      	nop
 8007844:	feff8fff 	.word	0xfeff8fff
 8007848:	40010000 	.word	0x40010000
 800784c:	40010400 	.word	0x40010400
 8007850:	40014000 	.word	0x40014000
 8007854:	40014400 	.word	0x40014400
 8007858:	40014800 	.word	0x40014800

0800785c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800785c:	b480      	push	{r7}
 800785e:	b085      	sub	sp, #20
 8007860:	af00      	add	r7, sp, #0
 8007862:	6078      	str	r0, [r7, #4]
 8007864:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800786c:	2b01      	cmp	r3, #1
 800786e:	d101      	bne.n	8007874 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007870:	2302      	movs	r3, #2
 8007872:	e06d      	b.n	8007950 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	2201      	movs	r2, #1
 8007878:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	2202      	movs	r2, #2
 8007880:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	685b      	ldr	r3, [r3, #4]
 800788a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	689b      	ldr	r3, [r3, #8]
 8007892:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	4a30      	ldr	r2, [pc, #192]	@ (800795c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800789a:	4293      	cmp	r3, r2
 800789c:	d004      	beq.n	80078a8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	4a2f      	ldr	r2, [pc, #188]	@ (8007960 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80078a4:	4293      	cmp	r3, r2
 80078a6:	d108      	bne.n	80078ba <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80078ae:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80078b0:	683b      	ldr	r3, [r7, #0]
 80078b2:	685b      	ldr	r3, [r3, #4]
 80078b4:	68fa      	ldr	r2, [r7, #12]
 80078b6:	4313      	orrs	r3, r2
 80078b8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80078c0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80078c2:	683b      	ldr	r3, [r7, #0]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	68fa      	ldr	r2, [r7, #12]
 80078c8:	4313      	orrs	r3, r2
 80078ca:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	68fa      	ldr	r2, [r7, #12]
 80078d2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	4a20      	ldr	r2, [pc, #128]	@ (800795c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80078da:	4293      	cmp	r3, r2
 80078dc:	d022      	beq.n	8007924 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80078e6:	d01d      	beq.n	8007924 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	4a1d      	ldr	r2, [pc, #116]	@ (8007964 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80078ee:	4293      	cmp	r3, r2
 80078f0:	d018      	beq.n	8007924 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	4a1c      	ldr	r2, [pc, #112]	@ (8007968 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80078f8:	4293      	cmp	r3, r2
 80078fa:	d013      	beq.n	8007924 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	4a1a      	ldr	r2, [pc, #104]	@ (800796c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007902:	4293      	cmp	r3, r2
 8007904:	d00e      	beq.n	8007924 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	4a15      	ldr	r2, [pc, #84]	@ (8007960 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800790c:	4293      	cmp	r3, r2
 800790e:	d009      	beq.n	8007924 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	4a16      	ldr	r2, [pc, #88]	@ (8007970 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007916:	4293      	cmp	r3, r2
 8007918:	d004      	beq.n	8007924 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	4a15      	ldr	r2, [pc, #84]	@ (8007974 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007920:	4293      	cmp	r3, r2
 8007922:	d10c      	bne.n	800793e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007924:	68bb      	ldr	r3, [r7, #8]
 8007926:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800792a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800792c:	683b      	ldr	r3, [r7, #0]
 800792e:	689b      	ldr	r3, [r3, #8]
 8007930:	68ba      	ldr	r2, [r7, #8]
 8007932:	4313      	orrs	r3, r2
 8007934:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	68ba      	ldr	r2, [r7, #8]
 800793c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	2201      	movs	r2, #1
 8007942:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	2200      	movs	r2, #0
 800794a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800794e:	2300      	movs	r3, #0
}
 8007950:	4618      	mov	r0, r3
 8007952:	3714      	adds	r7, #20
 8007954:	46bd      	mov	sp, r7
 8007956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800795a:	4770      	bx	lr
 800795c:	40010000 	.word	0x40010000
 8007960:	40010400 	.word	0x40010400
 8007964:	40000400 	.word	0x40000400
 8007968:	40000800 	.word	0x40000800
 800796c:	40000c00 	.word	0x40000c00
 8007970:	40001800 	.word	0x40001800
 8007974:	40014000 	.word	0x40014000

08007978 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 8007978:	b084      	sub	sp, #16
 800797a:	b480      	push	{r7}
 800797c:	b085      	sub	sp, #20
 800797e:	af00      	add	r7, sp, #0
 8007980:	6078      	str	r0, [r7, #4]
 8007982:	f107 001c 	add.w	r0, r7, #28
 8007986:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800798a:	2300      	movs	r3, #0
 800798c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           | \
 800798e:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      | \
 8007990:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           | \
 8007992:	431a      	orrs	r2, r3
             Init.BusWide             | \
 8007994:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockPowerSave      | \
 8007996:	431a      	orrs	r2, r3
             Init.HardwareFlowControl | \
 8007998:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.BusWide             | \
 800799a:	431a      	orrs	r2, r3
             Init.ClockDiv
 800799c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.HardwareFlowControl | \
 800799e:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           | \
 80079a0:	68fa      	ldr	r2, [r7, #12]
 80079a2:	4313      	orrs	r3, r2
 80079a4:	60fb      	str	r3, [r7, #12]
            );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	685a      	ldr	r2, [r3, #4]
 80079aa:	4b07      	ldr	r3, [pc, #28]	@ (80079c8 <SDMMC_Init+0x50>)
 80079ac:	4013      	ands	r3, r2
 80079ae:	68fa      	ldr	r2, [r7, #12]
 80079b0:	431a      	orrs	r2, r3
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80079b6:	2300      	movs	r3, #0
}
 80079b8:	4618      	mov	r0, r3
 80079ba:	3714      	adds	r7, #20
 80079bc:	46bd      	mov	sp, r7
 80079be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c2:	b004      	add	sp, #16
 80079c4:	4770      	bx	lr
 80079c6:	bf00      	nop
 80079c8:	ffc02c00 	.word	0xffc02c00

080079cc <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(const SDMMC_TypeDef *SDMMCx)
{
 80079cc:	b480      	push	{r7}
 80079ce:	b083      	sub	sp, #12
 80079d0:	af00      	add	r7, sp, #0
 80079d2:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 80079da:	4618      	mov	r0, r3
 80079dc:	370c      	adds	r7, #12
 80079de:	46bd      	mov	sp, r7
 80079e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e4:	4770      	bx	lr

080079e6 <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{
 80079e6:	b480      	push	{r7}
 80079e8:	b083      	sub	sp, #12
 80079ea:	af00      	add	r7, sp, #0
 80079ec:	6078      	str	r0, [r7, #4]
 80079ee:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */
  SDMMCx->FIFO = *pWriteData;
 80079f0:	683b      	ldr	r3, [r7, #0]
 80079f2:	681a      	ldr	r2, [r3, #0]
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 80079fa:	2300      	movs	r3, #0
}
 80079fc:	4618      	mov	r0, r3
 80079fe:	370c      	adds	r7, #12
 8007a00:	46bd      	mov	sp, r7
 8007a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a06:	4770      	bx	lr

08007a08 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 8007a08:	b480      	push	{r7}
 8007a0a:	b083      	sub	sp, #12
 8007a0c:	af00      	add	r7, sp, #0
 8007a0e:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	f043 0203 	orr.w	r2, r3, #3
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8007a1c:	2300      	movs	r3, #0
}
 8007a1e:	4618      	mov	r0, r3
 8007a20:	370c      	adds	r7, #12
 8007a22:	46bd      	mov	sp, r7
 8007a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a28:	4770      	bx	lr

08007a2a <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(const SDMMC_TypeDef *SDMMCx)
{
 8007a2a:	b480      	push	{r7}
 8007a2c:	b083      	sub	sp, #12
 8007a2e:	af00      	add	r7, sp, #0
 8007a30:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	f003 0303 	and.w	r3, r3, #3
}
 8007a3a:	4618      	mov	r0, r3
 8007a3c:	370c      	adds	r7, #12
 8007a3e:	46bd      	mov	sp, r7
 8007a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a44:	4770      	bx	lr
	...

08007a48 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, const SDMMC_CmdInitTypeDef *Command)
{
 8007a48:	b480      	push	{r7}
 8007a4a:	b085      	sub	sp, #20
 8007a4c:	af00      	add	r7, sp, #0
 8007a4e:	6078      	str	r0, [r7, #4]
 8007a50:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8007a52:	2300      	movs	r3, #0
 8007a54:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 8007a56:	683b      	ldr	r3, [r7, #0]
 8007a58:	681a      	ldr	r2, [r3, #0]
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8007a5e:	683b      	ldr	r3, [r7, #0]
 8007a60:	685a      	ldr	r2, [r3, #4]
                       Command->Response         | \
 8007a62:	683b      	ldr	r3, [r7, #0]
 8007a64:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8007a66:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt | \
 8007a68:	683b      	ldr	r3, [r7, #0]
 8007a6a:	68db      	ldr	r3, [r3, #12]
                       Command->Response         | \
 8007a6c:	431a      	orrs	r2, r3
                       Command->CPSM);
 8007a6e:	683b      	ldr	r3, [r7, #0]
 8007a70:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt | \
 8007a72:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8007a74:	68fa      	ldr	r2, [r7, #12]
 8007a76:	4313      	orrs	r3, r2
 8007a78:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	68da      	ldr	r2, [r3, #12]
 8007a7e:	4b06      	ldr	r3, [pc, #24]	@ (8007a98 <SDMMC_SendCommand+0x50>)
 8007a80:	4013      	ands	r3, r2
 8007a82:	68fa      	ldr	r2, [r7, #12]
 8007a84:	431a      	orrs	r2, r3
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007a8a:	2300      	movs	r3, #0
}
 8007a8c:	4618      	mov	r0, r3
 8007a8e:	3714      	adds	r7, #20
 8007a90:	46bd      	mov	sp, r7
 8007a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a96:	4770      	bx	lr
 8007a98:	fffee0c0 	.word	0xfffee0c0

08007a9c <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(const SDMMC_TypeDef *SDMMCx)
{
 8007a9c:	b480      	push	{r7}
 8007a9e:	b083      	sub	sp, #12
 8007aa0:	af00      	add	r7, sp, #0
 8007aa2:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	691b      	ldr	r3, [r3, #16]
 8007aa8:	b2db      	uxtb	r3, r3
}
 8007aaa:	4618      	mov	r0, r3
 8007aac:	370c      	adds	r7, #12
 8007aae:	46bd      	mov	sp, r7
 8007ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab4:	4770      	bx	lr

08007ab6 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(const SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 8007ab6:	b480      	push	{r7}
 8007ab8:	b085      	sub	sp, #20
 8007aba:	af00      	add	r7, sp, #0
 8007abc:	6078      	str	r0, [r7, #4]
 8007abe:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	3314      	adds	r3, #20
 8007ac4:	461a      	mov	r2, r3
 8007ac6:	683b      	ldr	r3, [r7, #0]
 8007ac8:	4413      	add	r3, r2
 8007aca:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	681b      	ldr	r3, [r3, #0]
}
 8007ad0:	4618      	mov	r0, r3
 8007ad2:	3714      	adds	r7, #20
 8007ad4:	46bd      	mov	sp, r7
 8007ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ada:	4770      	bx	lr

08007adc <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, const SDMMC_DataInitTypeDef *Data)
{
 8007adc:	b480      	push	{r7}
 8007ade:	b085      	sub	sp, #20
 8007ae0:	af00      	add	r7, sp, #0
 8007ae2:	6078      	str	r0, [r7, #4]
 8007ae4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8007ae6:	2300      	movs	r3, #0
 8007ae8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 8007aea:	683b      	ldr	r3, [r7, #0]
 8007aec:	681a      	ldr	r2, [r3, #0]
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 8007af2:	683b      	ldr	r3, [r7, #0]
 8007af4:	685a      	ldr	r2, [r3, #4]
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8007afa:	683b      	ldr	r3, [r7, #0]
 8007afc:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   | \
 8007afe:	683b      	ldr	r3, [r7, #0]
 8007b00:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8007b02:	431a      	orrs	r2, r3
                       Data->TransferMode  | \
 8007b04:	683b      	ldr	r3, [r7, #0]
 8007b06:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   | \
 8007b08:	431a      	orrs	r2, r3
                       Data->DPSM);
 8007b0a:	683b      	ldr	r3, [r7, #0]
 8007b0c:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  | \
 8007b0e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8007b10:	68fa      	ldr	r2, [r7, #12]
 8007b12:	4313      	orrs	r3, r2
 8007b14:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b1a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	431a      	orrs	r2, r3
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8007b26:	2300      	movs	r3, #0

}
 8007b28:	4618      	mov	r0, r3
 8007b2a:	3714      	adds	r7, #20
 8007b2c:	46bd      	mov	sp, r7
 8007b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b32:	4770      	bx	lr

08007b34 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 8007b34:	b580      	push	{r7, lr}
 8007b36:	b088      	sub	sp, #32
 8007b38:	af00      	add	r7, sp, #0
 8007b3a:	6078      	str	r0, [r7, #4]
 8007b3c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8007b3e:	683b      	ldr	r3, [r7, #0]
 8007b40:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8007b42:	2310      	movs	r3, #16
 8007b44:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007b46:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007b4a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007b4c:	2300      	movs	r3, #0
 8007b4e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007b50:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007b54:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007b56:	f107 0308 	add.w	r3, r7, #8
 8007b5a:	4619      	mov	r1, r3
 8007b5c:	6878      	ldr	r0, [r7, #4]
 8007b5e:	f7ff ff73 	bl	8007a48 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 8007b62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007b66:	2110      	movs	r1, #16
 8007b68:	6878      	ldr	r0, [r7, #4]
 8007b6a:	f000 fa5f 	bl	800802c <SDMMC_GetCmdResp1>
 8007b6e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007b70:	69fb      	ldr	r3, [r7, #28]
}
 8007b72:	4618      	mov	r0, r3
 8007b74:	3720      	adds	r7, #32
 8007b76:	46bd      	mov	sp, r7
 8007b78:	bd80      	pop	{r7, pc}

08007b7a <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8007b7a:	b580      	push	{r7, lr}
 8007b7c:	b088      	sub	sp, #32
 8007b7e:	af00      	add	r7, sp, #0
 8007b80:	6078      	str	r0, [r7, #4]
 8007b82:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8007b84:	683b      	ldr	r3, [r7, #0]
 8007b86:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8007b88:	2311      	movs	r3, #17
 8007b8a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007b8c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007b90:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007b92:	2300      	movs	r3, #0
 8007b94:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007b96:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007b9a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007b9c:	f107 0308 	add.w	r3, r7, #8
 8007ba0:	4619      	mov	r1, r3
 8007ba2:	6878      	ldr	r0, [r7, #4]
 8007ba4:	f7ff ff50 	bl	8007a48 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8007ba8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007bac:	2111      	movs	r1, #17
 8007bae:	6878      	ldr	r0, [r7, #4]
 8007bb0:	f000 fa3c 	bl	800802c <SDMMC_GetCmdResp1>
 8007bb4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007bb6:	69fb      	ldr	r3, [r7, #28]
}
 8007bb8:	4618      	mov	r0, r3
 8007bba:	3720      	adds	r7, #32
 8007bbc:	46bd      	mov	sp, r7
 8007bbe:	bd80      	pop	{r7, pc}

08007bc0 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8007bc0:	b580      	push	{r7, lr}
 8007bc2:	b088      	sub	sp, #32
 8007bc4:	af00      	add	r7, sp, #0
 8007bc6:	6078      	str	r0, [r7, #4]
 8007bc8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8007bca:	683b      	ldr	r3, [r7, #0]
 8007bcc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8007bce:	2312      	movs	r3, #18
 8007bd0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007bd2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007bd6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007bd8:	2300      	movs	r3, #0
 8007bda:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007bdc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007be0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007be2:	f107 0308 	add.w	r3, r7, #8
 8007be6:	4619      	mov	r1, r3
 8007be8:	6878      	ldr	r0, [r7, #4]
 8007bea:	f7ff ff2d 	bl	8007a48 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8007bee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007bf2:	2112      	movs	r1, #18
 8007bf4:	6878      	ldr	r0, [r7, #4]
 8007bf6:	f000 fa19 	bl	800802c <SDMMC_GetCmdResp1>
 8007bfa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007bfc:	69fb      	ldr	r3, [r7, #28]
}
 8007bfe:	4618      	mov	r0, r3
 8007c00:	3720      	adds	r7, #32
 8007c02:	46bd      	mov	sp, r7
 8007c04:	bd80      	pop	{r7, pc}

08007c06 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8007c06:	b580      	push	{r7, lr}
 8007c08:	b088      	sub	sp, #32
 8007c0a:	af00      	add	r7, sp, #0
 8007c0c:	6078      	str	r0, [r7, #4]
 8007c0e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8007c10:	683b      	ldr	r3, [r7, #0]
 8007c12:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8007c14:	2318      	movs	r3, #24
 8007c16:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007c18:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007c1c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007c1e:	2300      	movs	r3, #0
 8007c20:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007c22:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007c26:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007c28:	f107 0308 	add.w	r3, r7, #8
 8007c2c:	4619      	mov	r1, r3
 8007c2e:	6878      	ldr	r0, [r7, #4]
 8007c30:	f7ff ff0a 	bl	8007a48 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8007c34:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007c38:	2118      	movs	r1, #24
 8007c3a:	6878      	ldr	r0, [r7, #4]
 8007c3c:	f000 f9f6 	bl	800802c <SDMMC_GetCmdResp1>
 8007c40:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007c42:	69fb      	ldr	r3, [r7, #28]
}
 8007c44:	4618      	mov	r0, r3
 8007c46:	3720      	adds	r7, #32
 8007c48:	46bd      	mov	sp, r7
 8007c4a:	bd80      	pop	{r7, pc}

08007c4c <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8007c4c:	b580      	push	{r7, lr}
 8007c4e:	b088      	sub	sp, #32
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	6078      	str	r0, [r7, #4]
 8007c54:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8007c56:	683b      	ldr	r3, [r7, #0]
 8007c58:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8007c5a:	2319      	movs	r3, #25
 8007c5c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007c5e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007c62:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007c64:	2300      	movs	r3, #0
 8007c66:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007c68:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007c6c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007c6e:	f107 0308 	add.w	r3, r7, #8
 8007c72:	4619      	mov	r1, r3
 8007c74:	6878      	ldr	r0, [r7, #4]
 8007c76:	f7ff fee7 	bl	8007a48 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8007c7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007c7e:	2119      	movs	r1, #25
 8007c80:	6878      	ldr	r0, [r7, #4]
 8007c82:	f000 f9d3 	bl	800802c <SDMMC_GetCmdResp1>
 8007c86:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007c88:	69fb      	ldr	r3, [r7, #28]
}
 8007c8a:	4618      	mov	r0, r3
 8007c8c:	3720      	adds	r7, #32
 8007c8e:	46bd      	mov	sp, r7
 8007c90:	bd80      	pop	{r7, pc}
	...

08007c94 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 8007c94:	b580      	push	{r7, lr}
 8007c96:	b088      	sub	sp, #32
 8007c98:	af00      	add	r7, sp, #0
 8007c9a:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8007c9c:	2300      	movs	r3, #0
 8007c9e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8007ca0:	230c      	movs	r3, #12
 8007ca2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007ca4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007ca8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007caa:	2300      	movs	r3, #0
 8007cac:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007cae:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007cb2:	61bb      	str	r3, [r7, #24]

  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	68db      	ldr	r3, [r3, #12]
 8007cb8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	60da      	str	r2, [r3, #12]
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	68db      	ldr	r3, [r3, #12]
 8007cc4:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	60da      	str	r2, [r3, #12]

  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007ccc:	f107 0308 	add.w	r3, r7, #8
 8007cd0:	4619      	mov	r1, r3
 8007cd2:	6878      	ldr	r0, [r7, #4]
 8007cd4:	f7ff feb8 	bl	8007a48 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 8007cd8:	4a0b      	ldr	r2, [pc, #44]	@ (8007d08 <SDMMC_CmdStopTransfer+0x74>)
 8007cda:	210c      	movs	r1, #12
 8007cdc:	6878      	ldr	r0, [r7, #4]
 8007cde:	f000 f9a5 	bl	800802c <SDMMC_GetCmdResp1>
 8007ce2:	61f8      	str	r0, [r7, #28]

  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	68db      	ldr	r3, [r3, #12]
 8007ce8:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	60da      	str	r2, [r3, #12]

  /* Ignore Address Out Of Range Error, Not relevant at end of memory */
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 8007cf0:	69fb      	ldr	r3, [r7, #28]
 8007cf2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007cf6:	d101      	bne.n	8007cfc <SDMMC_CmdStopTransfer+0x68>
  {
    errorstate = SDMMC_ERROR_NONE;
 8007cf8:	2300      	movs	r3, #0
 8007cfa:	61fb      	str	r3, [r7, #28]
  }

  return errorstate;
 8007cfc:	69fb      	ldr	r3, [r7, #28]
}
 8007cfe:	4618      	mov	r0, r3
 8007d00:	3720      	adds	r7, #32
 8007d02:	46bd      	mov	sp, r7
 8007d04:	bd80      	pop	{r7, pc}
 8007d06:	bf00      	nop
 8007d08:	05f5e100 	.word	0x05f5e100

08007d0c <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  addr: Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint32_t Addr)
{
 8007d0c:	b580      	push	{r7, lr}
 8007d0e:	b088      	sub	sp, #32
 8007d10:	af00      	add	r7, sp, #0
 8007d12:	6078      	str	r0, [r7, #4]
 8007d14:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8007d16:	683b      	ldr	r3, [r7, #0]
 8007d18:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8007d1a:	2307      	movs	r3, #7
 8007d1c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007d1e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007d22:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007d24:	2300      	movs	r3, #0
 8007d26:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007d28:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007d2c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007d2e:	f107 0308 	add.w	r3, r7, #8
 8007d32:	4619      	mov	r1, r3
 8007d34:	6878      	ldr	r0, [r7, #4]
 8007d36:	f7ff fe87 	bl	8007a48 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8007d3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007d3e:	2107      	movs	r1, #7
 8007d40:	6878      	ldr	r0, [r7, #4]
 8007d42:	f000 f973 	bl	800802c <SDMMC_GetCmdResp1>
 8007d46:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007d48:	69fb      	ldr	r3, [r7, #28]
}
 8007d4a:	4618      	mov	r0, r3
 8007d4c:	3720      	adds	r7, #32
 8007d4e:	46bd      	mov	sp, r7
 8007d50:	bd80      	pop	{r7, pc}

08007d52 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 8007d52:	b580      	push	{r7, lr}
 8007d54:	b088      	sub	sp, #32
 8007d56:	af00      	add	r7, sp, #0
 8007d58:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 8007d5a:	2300      	movs	r3, #0
 8007d5c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8007d5e:	2300      	movs	r3, #0
 8007d60:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 8007d62:	2300      	movs	r3, #0
 8007d64:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007d66:	2300      	movs	r3, #0
 8007d68:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007d6a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007d6e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007d70:	f107 0308 	add.w	r3, r7, #8
 8007d74:	4619      	mov	r1, r3
 8007d76:	6878      	ldr	r0, [r7, #4]
 8007d78:	f7ff fe66 	bl	8007a48 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8007d7c:	6878      	ldr	r0, [r7, #4]
 8007d7e:	f000 fb97 	bl	80084b0 <SDMMC_GetCmdError>
 8007d82:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007d84:	69fb      	ldr	r3, [r7, #28]
}
 8007d86:	4618      	mov	r0, r3
 8007d88:	3720      	adds	r7, #32
 8007d8a:	46bd      	mov	sp, r7
 8007d8c:	bd80      	pop	{r7, pc}

08007d8e <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 8007d8e:	b580      	push	{r7, lr}
 8007d90:	b088      	sub	sp, #32
 8007d92:	af00      	add	r7, sp, #0
 8007d94:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8007d96:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 8007d9a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8007d9c:	2308      	movs	r3, #8
 8007d9e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007da0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007da4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007da6:	2300      	movs	r3, #0
 8007da8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007daa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007dae:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007db0:	f107 0308 	add.w	r3, r7, #8
 8007db4:	4619      	mov	r1, r3
 8007db6:	6878      	ldr	r0, [r7, #4]
 8007db8:	f7ff fe46 	bl	8007a48 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 8007dbc:	6878      	ldr	r0, [r7, #4]
 8007dbe:	f000 fb29 	bl	8008414 <SDMMC_GetCmdResp7>
 8007dc2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007dc4:	69fb      	ldr	r3, [r7, #28]
}
 8007dc6:	4618      	mov	r0, r3
 8007dc8:	3720      	adds	r7, #32
 8007dca:	46bd      	mov	sp, r7
 8007dcc:	bd80      	pop	{r7, pc}

08007dce <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8007dce:	b580      	push	{r7, lr}
 8007dd0:	b088      	sub	sp, #32
 8007dd2:	af00      	add	r7, sp, #0
 8007dd4:	6078      	str	r0, [r7, #4]
 8007dd6:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8007dd8:	683b      	ldr	r3, [r7, #0]
 8007dda:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8007ddc:	2337      	movs	r3, #55	@ 0x37
 8007dde:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007de0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007de4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007de6:	2300      	movs	r3, #0
 8007de8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007dea:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007dee:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007df0:	f107 0308 	add.w	r3, r7, #8
 8007df4:	4619      	mov	r1, r3
 8007df6:	6878      	ldr	r0, [r7, #4]
 8007df8:	f7ff fe26 	bl	8007a48 <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8007dfc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007e00:	2137      	movs	r1, #55	@ 0x37
 8007e02:	6878      	ldr	r0, [r7, #4]
 8007e04:	f000 f912 	bl	800802c <SDMMC_GetCmdResp1>
 8007e08:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007e0a:	69fb      	ldr	r3, [r7, #28]
}
 8007e0c:	4618      	mov	r0, r3
 8007e0e:	3720      	adds	r7, #32
 8007e10:	46bd      	mov	sp, r7
 8007e12:	bd80      	pop	{r7, pc}

08007e14 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8007e14:	b580      	push	{r7, lr}
 8007e16:	b088      	sub	sp, #32
 8007e18:	af00      	add	r7, sp, #0
 8007e1a:	6078      	str	r0, [r7, #4]
 8007e1c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 8007e1e:	683b      	ldr	r3, [r7, #0]
 8007e20:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8007e22:	2329      	movs	r3, #41	@ 0x29
 8007e24:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007e26:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007e2a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007e2c:	2300      	movs	r3, #0
 8007e2e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007e30:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007e34:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007e36:	f107 0308 	add.w	r3, r7, #8
 8007e3a:	4619      	mov	r1, r3
 8007e3c:	6878      	ldr	r0, [r7, #4]
 8007e3e:	f7ff fe03 	bl	8007a48 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8007e42:	6878      	ldr	r0, [r7, #4]
 8007e44:	f000 fa2e 	bl	80082a4 <SDMMC_GetCmdResp3>
 8007e48:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007e4a:	69fb      	ldr	r3, [r7, #28]
}
 8007e4c:	4618      	mov	r0, r3
 8007e4e:	3720      	adds	r7, #32
 8007e50:	46bd      	mov	sp, r7
 8007e52:	bd80      	pop	{r7, pc}

08007e54 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 8007e54:	b580      	push	{r7, lr}
 8007e56:	b088      	sub	sp, #32
 8007e58:	af00      	add	r7, sp, #0
 8007e5a:	6078      	str	r0, [r7, #4]
 8007e5c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8007e5e:	683b      	ldr	r3, [r7, #0]
 8007e60:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8007e62:	2306      	movs	r3, #6
 8007e64:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007e66:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007e6a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007e6c:	2300      	movs	r3, #0
 8007e6e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007e70:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007e74:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007e76:	f107 0308 	add.w	r3, r7, #8
 8007e7a:	4619      	mov	r1, r3
 8007e7c:	6878      	ldr	r0, [r7, #4]
 8007e7e:	f7ff fde3 	bl	8007a48 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 8007e82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007e86:	2106      	movs	r1, #6
 8007e88:	6878      	ldr	r0, [r7, #4]
 8007e8a:	f000 f8cf 	bl	800802c <SDMMC_GetCmdResp1>
 8007e8e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007e90:	69fb      	ldr	r3, [r7, #28]
}
 8007e92:	4618      	mov	r0, r3
 8007e94:	3720      	adds	r7, #32
 8007e96:	46bd      	mov	sp, r7
 8007e98:	bd80      	pop	{r7, pc}

08007e9a <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 8007e9a:	b580      	push	{r7, lr}
 8007e9c:	b088      	sub	sp, #32
 8007e9e:	af00      	add	r7, sp, #0
 8007ea0:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8007ea2:	2300      	movs	r3, #0
 8007ea4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8007ea6:	2333      	movs	r3, #51	@ 0x33
 8007ea8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007eaa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007eae:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007eb0:	2300      	movs	r3, #0
 8007eb2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007eb4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007eb8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007eba:	f107 0308 	add.w	r3, r7, #8
 8007ebe:	4619      	mov	r1, r3
 8007ec0:	6878      	ldr	r0, [r7, #4]
 8007ec2:	f7ff fdc1 	bl	8007a48 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 8007ec6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007eca:	2133      	movs	r1, #51	@ 0x33
 8007ecc:	6878      	ldr	r0, [r7, #4]
 8007ece:	f000 f8ad 	bl	800802c <SDMMC_GetCmdResp1>
 8007ed2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007ed4:	69fb      	ldr	r3, [r7, #28]
}
 8007ed6:	4618      	mov	r0, r3
 8007ed8:	3720      	adds	r7, #32
 8007eda:	46bd      	mov	sp, r7
 8007edc:	bd80      	pop	{r7, pc}

08007ede <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 8007ede:	b580      	push	{r7, lr}
 8007ee0:	b088      	sub	sp, #32
 8007ee2:	af00      	add	r7, sp, #0
 8007ee4:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8007ee6:	2300      	movs	r3, #0
 8007ee8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8007eea:	2302      	movs	r3, #2
 8007eec:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8007eee:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8007ef2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007ef4:	2300      	movs	r3, #0
 8007ef6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007ef8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007efc:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007efe:	f107 0308 	add.w	r3, r7, #8
 8007f02:	4619      	mov	r1, r3
 8007f04:	6878      	ldr	r0, [r7, #4]
 8007f06:	f7ff fd9f 	bl	8007a48 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8007f0a:	6878      	ldr	r0, [r7, #4]
 8007f0c:	f000 f980 	bl	8008210 <SDMMC_GetCmdResp2>
 8007f10:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007f12:	69fb      	ldr	r3, [r7, #28]
}
 8007f14:	4618      	mov	r0, r3
 8007f16:	3720      	adds	r7, #32
 8007f18:	46bd      	mov	sp, r7
 8007f1a:	bd80      	pop	{r7, pc}

08007f1c <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8007f1c:	b580      	push	{r7, lr}
 8007f1e:	b088      	sub	sp, #32
 8007f20:	af00      	add	r7, sp, #0
 8007f22:	6078      	str	r0, [r7, #4]
 8007f24:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8007f26:	683b      	ldr	r3, [r7, #0]
 8007f28:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8007f2a:	2309      	movs	r3, #9
 8007f2c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8007f2e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8007f32:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007f34:	2300      	movs	r3, #0
 8007f36:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007f38:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007f3c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007f3e:	f107 0308 	add.w	r3, r7, #8
 8007f42:	4619      	mov	r1, r3
 8007f44:	6878      	ldr	r0, [r7, #4]
 8007f46:	f7ff fd7f 	bl	8007a48 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8007f4a:	6878      	ldr	r0, [r7, #4]
 8007f4c:	f000 f960 	bl	8008210 <SDMMC_GetCmdResp2>
 8007f50:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007f52:	69fb      	ldr	r3, [r7, #28]
}
 8007f54:	4618      	mov	r0, r3
 8007f56:	3720      	adds	r7, #32
 8007f58:	46bd      	mov	sp, r7
 8007f5a:	bd80      	pop	{r7, pc}

08007f5c <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pRCA: Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 8007f5c:	b580      	push	{r7, lr}
 8007f5e:	b088      	sub	sp, #32
 8007f60:	af00      	add	r7, sp, #0
 8007f62:	6078      	str	r0, [r7, #4]
 8007f64:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8007f66:	2300      	movs	r3, #0
 8007f68:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8007f6a:	2303      	movs	r3, #3
 8007f6c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007f6e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007f72:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007f74:	2300      	movs	r3, #0
 8007f76:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007f78:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007f7c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007f7e:	f107 0308 	add.w	r3, r7, #8
 8007f82:	4619      	mov	r1, r3
 8007f84:	6878      	ldr	r0, [r7, #4]
 8007f86:	f7ff fd5f 	bl	8007a48 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8007f8a:	683a      	ldr	r2, [r7, #0]
 8007f8c:	2103      	movs	r1, #3
 8007f8e:	6878      	ldr	r0, [r7, #4]
 8007f90:	f000 f9c8 	bl	8008324 <SDMMC_GetCmdResp6>
 8007f94:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007f96:	69fb      	ldr	r3, [r7, #28]
}
 8007f98:	4618      	mov	r0, r3
 8007f9a:	3720      	adds	r7, #32
 8007f9c:	46bd      	mov	sp, r7
 8007f9e:	bd80      	pop	{r7, pc}

08007fa0 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8007fa0:	b580      	push	{r7, lr}
 8007fa2:	b088      	sub	sp, #32
 8007fa4:	af00      	add	r7, sp, #0
 8007fa6:	6078      	str	r0, [r7, #4]
 8007fa8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 8007faa:	683b      	ldr	r3, [r7, #0]
 8007fac:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8007fae:	230d      	movs	r3, #13
 8007fb0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007fb2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007fb6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007fb8:	2300      	movs	r3, #0
 8007fba:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007fbc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007fc0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007fc2:	f107 0308 	add.w	r3, r7, #8
 8007fc6:	4619      	mov	r1, r3
 8007fc8:	6878      	ldr	r0, [r7, #4]
 8007fca:	f7ff fd3d 	bl	8007a48 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 8007fce:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007fd2:	210d      	movs	r1, #13
 8007fd4:	6878      	ldr	r0, [r7, #4]
 8007fd6:	f000 f829 	bl	800802c <SDMMC_GetCmdResp1>
 8007fda:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007fdc:	69fb      	ldr	r3, [r7, #28]
}
 8007fde:	4618      	mov	r0, r3
 8007fe0:	3720      	adds	r7, #32
 8007fe2:	46bd      	mov	sp, r7
 8007fe4:	bd80      	pop	{r7, pc}

08007fe6 <SDMMC_CmdStatusRegister>:
  * @brief  Send the Status register command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStatusRegister(SDMMC_TypeDef *SDMMCx)
{
 8007fe6:	b580      	push	{r7, lr}
 8007fe8:	b088      	sub	sp, #32
 8007fea:	af00      	add	r7, sp, #0
 8007fec:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 8007fee:	2300      	movs	r3, #0
 8007ff0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 8007ff2:	230d      	movs	r3, #13
 8007ff4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007ff6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007ffa:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007ffc:	2300      	movs	r3, #0
 8007ffe:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008000:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008004:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008006:	f107 0308 	add.w	r3, r7, #8
 800800a:	4619      	mov	r1, r3
 800800c:	6878      	ldr	r0, [r7, #4]
 800800e:	f7ff fd1b 	bl	8007a48 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 8008012:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008016:	210d      	movs	r1, #13
 8008018:	6878      	ldr	r0, [r7, #4]
 800801a:	f000 f807 	bl	800802c <SDMMC_GetCmdResp1>
 800801e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008020:	69fb      	ldr	r3, [r7, #28]
}
 8008022:	4618      	mov	r0, r3
 8008024:	3720      	adds	r7, #32
 8008026:	46bd      	mov	sp, r7
 8008028:	bd80      	pop	{r7, pc}
	...

0800802c <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 800802c:	b580      	push	{r7, lr}
 800802e:	b088      	sub	sp, #32
 8008030:	af00      	add	r7, sp, #0
 8008032:	60f8      	str	r0, [r7, #12]
 8008034:	460b      	mov	r3, r1
 8008036:	607a      	str	r2, [r7, #4]
 8008038:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800803a:	4b70      	ldr	r3, [pc, #448]	@ (80081fc <SDMMC_GetCmdResp1+0x1d0>)
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	4a70      	ldr	r2, [pc, #448]	@ (8008200 <SDMMC_GetCmdResp1+0x1d4>)
 8008040:	fba2 2303 	umull	r2, r3, r2, r3
 8008044:	0a5a      	lsrs	r2, r3, #9
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	fb02 f303 	mul.w	r3, r2, r3
 800804c:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 800804e:	69fb      	ldr	r3, [r7, #28]
 8008050:	1e5a      	subs	r2, r3, #1
 8008052:	61fa      	str	r2, [r7, #28]
 8008054:	2b00      	cmp	r3, #0
 8008056:	d102      	bne.n	800805e <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008058:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800805c:	e0c9      	b.n	80081f2 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008062:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 8008064:	69ba      	ldr	r2, [r7, #24]
 8008066:	4b67      	ldr	r3, [pc, #412]	@ (8008204 <SDMMC_GetCmdResp1+0x1d8>)
 8008068:	4013      	ands	r3, r2
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800806a:	2b00      	cmp	r3, #0
 800806c:	d0ef      	beq.n	800804e <SDMMC_GetCmdResp1+0x22>
 800806e:	69bb      	ldr	r3, [r7, #24]
 8008070:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008074:	2b00      	cmp	r3, #0
 8008076:	d1ea      	bne.n	800804e <SDMMC_GetCmdResp1+0x22>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800807c:	f003 0304 	and.w	r3, r3, #4
 8008080:	2b00      	cmp	r3, #0
 8008082:	d004      	beq.n	800808e <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	2204      	movs	r2, #4
 8008088:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800808a:	2304      	movs	r3, #4
 800808c:	e0b1      	b.n	80081f2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008092:	f003 0301 	and.w	r3, r3, #1
 8008096:	2b00      	cmp	r3, #0
 8008098:	d004      	beq.n	80080a4 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	2201      	movs	r2, #1
 800809e:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 80080a0:	2301      	movs	r3, #1
 80080a2:	e0a6      	b.n	80081f2 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	4a58      	ldr	r2, [pc, #352]	@ (8008208 <SDMMC_GetCmdResp1+0x1dc>)
 80080a8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 80080aa:	68f8      	ldr	r0, [r7, #12]
 80080ac:	f7ff fcf6 	bl	8007a9c <SDMMC_GetCommandResponse>
 80080b0:	4603      	mov	r3, r0
 80080b2:	461a      	mov	r2, r3
 80080b4:	7afb      	ldrb	r3, [r7, #11]
 80080b6:	4293      	cmp	r3, r2
 80080b8:	d001      	beq.n	80080be <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80080ba:	2301      	movs	r3, #1
 80080bc:	e099      	b.n	80081f2 <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 80080be:	2100      	movs	r1, #0
 80080c0:	68f8      	ldr	r0, [r7, #12]
 80080c2:	f7ff fcf8 	bl	8007ab6 <SDMMC_GetResponse>
 80080c6:	6178      	str	r0, [r7, #20]

  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 80080c8:	697a      	ldr	r2, [r7, #20]
 80080ca:	4b50      	ldr	r3, [pc, #320]	@ (800820c <SDMMC_GetCmdResp1+0x1e0>)
 80080cc:	4013      	ands	r3, r2
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d101      	bne.n	80080d6 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 80080d2:	2300      	movs	r3, #0
 80080d4:	e08d      	b.n	80081f2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 80080d6:	697b      	ldr	r3, [r7, #20]
 80080d8:	2b00      	cmp	r3, #0
 80080da:	da02      	bge.n	80080e2 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 80080dc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80080e0:	e087      	b.n	80081f2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 80080e2:	697b      	ldr	r3, [r7, #20]
 80080e4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d001      	beq.n	80080f0 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 80080ec:	2340      	movs	r3, #64	@ 0x40
 80080ee:	e080      	b.n	80081f2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 80080f0:	697b      	ldr	r3, [r7, #20]
 80080f2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d001      	beq.n	80080fe <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 80080fa:	2380      	movs	r3, #128	@ 0x80
 80080fc:	e079      	b.n	80081f2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 80080fe:	697b      	ldr	r3, [r7, #20]
 8008100:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008104:	2b00      	cmp	r3, #0
 8008106:	d002      	beq.n	800810e <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8008108:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800810c:	e071      	b.n	80081f2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800810e:	697b      	ldr	r3, [r7, #20]
 8008110:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008114:	2b00      	cmp	r3, #0
 8008116:	d002      	beq.n	800811e <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8008118:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800811c:	e069      	b.n	80081f2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800811e:	697b      	ldr	r3, [r7, #20]
 8008120:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008124:	2b00      	cmp	r3, #0
 8008126:	d002      	beq.n	800812e <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8008128:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800812c:	e061      	b.n	80081f2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800812e:	697b      	ldr	r3, [r7, #20]
 8008130:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008134:	2b00      	cmp	r3, #0
 8008136:	d002      	beq.n	800813e <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8008138:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800813c:	e059      	b.n	80081f2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800813e:	697b      	ldr	r3, [r7, #20]
 8008140:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008144:	2b00      	cmp	r3, #0
 8008146:	d002      	beq.n	800814e <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8008148:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800814c:	e051      	b.n	80081f2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800814e:	697b      	ldr	r3, [r7, #20]
 8008150:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008154:	2b00      	cmp	r3, #0
 8008156:	d002      	beq.n	800815e <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8008158:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800815c:	e049      	b.n	80081f2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800815e:	697b      	ldr	r3, [r7, #20]
 8008160:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008164:	2b00      	cmp	r3, #0
 8008166:	d002      	beq.n	800816e <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8008168:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800816c:	e041      	b.n	80081f2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800816e:	697b      	ldr	r3, [r7, #20]
 8008170:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008174:	2b00      	cmp	r3, #0
 8008176:	d002      	beq.n	800817e <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8008178:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800817c:	e039      	b.n	80081f2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800817e:	697b      	ldr	r3, [r7, #20]
 8008180:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008184:	2b00      	cmp	r3, #0
 8008186:	d002      	beq.n	800818e <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8008188:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800818c:	e031      	b.n	80081f2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800818e:	697b      	ldr	r3, [r7, #20]
 8008190:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008194:	2b00      	cmp	r3, #0
 8008196:	d002      	beq.n	800819e <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8008198:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800819c:	e029      	b.n	80081f2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800819e:	697b      	ldr	r3, [r7, #20]
 80081a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	d002      	beq.n	80081ae <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 80081a8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80081ac:	e021      	b.n	80081f2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 80081ae:	697b      	ldr	r3, [r7, #20]
 80081b0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d002      	beq.n	80081be <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 80081b8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80081bc:	e019      	b.n	80081f2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 80081be:	697b      	ldr	r3, [r7, #20]
 80081c0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d002      	beq.n	80081ce <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 80081c8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80081cc:	e011      	b.n	80081f2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 80081ce:	697b      	ldr	r3, [r7, #20]
 80081d0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d002      	beq.n	80081de <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 80081d8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80081dc:	e009      	b.n	80081f2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 80081de:	697b      	ldr	r3, [r7, #20]
 80081e0:	f003 0308 	and.w	r3, r3, #8
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d002      	beq.n	80081ee <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 80081e8:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 80081ec:	e001      	b.n	80081f2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80081ee:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 80081f2:	4618      	mov	r0, r3
 80081f4:	3720      	adds	r7, #32
 80081f6:	46bd      	mov	sp, r7
 80081f8:	bd80      	pop	{r7, pc}
 80081fa:	bf00      	nop
 80081fc:	24000000 	.word	0x24000000
 8008200:	10624dd3 	.word	0x10624dd3
 8008204:	00200045 	.word	0x00200045
 8008208:	002000c5 	.word	0x002000c5
 800820c:	fdffe008 	.word	0xfdffe008

08008210 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 8008210:	b480      	push	{r7}
 8008212:	b085      	sub	sp, #20
 8008214:	af00      	add	r7, sp, #0
 8008216:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8008218:	4b1f      	ldr	r3, [pc, #124]	@ (8008298 <SDMMC_GetCmdResp2+0x88>)
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	4a1f      	ldr	r2, [pc, #124]	@ (800829c <SDMMC_GetCmdResp2+0x8c>)
 800821e:	fba2 2303 	umull	r2, r3, r2, r3
 8008222:	0a5b      	lsrs	r3, r3, #9
 8008224:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008228:	fb02 f303 	mul.w	r3, r2, r3
 800822c:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	1e5a      	subs	r2, r3, #1
 8008232:	60fa      	str	r2, [r7, #12]
 8008234:	2b00      	cmp	r3, #0
 8008236:	d102      	bne.n	800823e <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008238:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800823c:	e026      	b.n	800828c <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008242:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8008244:	68bb      	ldr	r3, [r7, #8]
 8008246:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800824a:	2b00      	cmp	r3, #0
 800824c:	d0ef      	beq.n	800822e <SDMMC_GetCmdResp2+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800824e:	68bb      	ldr	r3, [r7, #8]
 8008250:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8008254:	2b00      	cmp	r3, #0
 8008256:	d1ea      	bne.n	800822e <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800825c:	f003 0304 	and.w	r3, r3, #4
 8008260:	2b00      	cmp	r3, #0
 8008262:	d004      	beq.n	800826e <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	2204      	movs	r2, #4
 8008268:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800826a:	2304      	movs	r3, #4
 800826c:	e00e      	b.n	800828c <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008272:	f003 0301 	and.w	r3, r3, #1
 8008276:	2b00      	cmp	r3, #0
 8008278:	d004      	beq.n	8008284 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	2201      	movs	r2, #1
 800827e:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008280:	2301      	movs	r3, #1
 8008282:	e003      	b.n	800828c <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	4a06      	ldr	r2, [pc, #24]	@ (80082a0 <SDMMC_GetCmdResp2+0x90>)
 8008288:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800828a:	2300      	movs	r3, #0
}
 800828c:	4618      	mov	r0, r3
 800828e:	3714      	adds	r7, #20
 8008290:	46bd      	mov	sp, r7
 8008292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008296:	4770      	bx	lr
 8008298:	24000000 	.word	0x24000000
 800829c:	10624dd3 	.word	0x10624dd3
 80082a0:	002000c5 	.word	0x002000c5

080082a4 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 80082a4:	b480      	push	{r7}
 80082a6:	b085      	sub	sp, #20
 80082a8:	af00      	add	r7, sp, #0
 80082aa:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 80082ac:	4b1a      	ldr	r3, [pc, #104]	@ (8008318 <SDMMC_GetCmdResp3+0x74>)
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	4a1a      	ldr	r2, [pc, #104]	@ (800831c <SDMMC_GetCmdResp3+0x78>)
 80082b2:	fba2 2303 	umull	r2, r3, r2, r3
 80082b6:	0a5b      	lsrs	r3, r3, #9
 80082b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80082bc:	fb02 f303 	mul.w	r3, r2, r3
 80082c0:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	1e5a      	subs	r2, r3, #1
 80082c6:	60fa      	str	r2, [r7, #12]
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d102      	bne.n	80082d2 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80082cc:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80082d0:	e01b      	b.n	800830a <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80082d6:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80082d8:	68bb      	ldr	r3, [r7, #8]
 80082da:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d0ef      	beq.n	80082c2 <SDMMC_GetCmdResp3+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 80082e2:	68bb      	ldr	r3, [r7, #8]
 80082e4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d1ea      	bne.n	80082c2 <SDMMC_GetCmdResp3+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80082f0:	f003 0304 	and.w	r3, r3, #4
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d004      	beq.n	8008302 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	2204      	movs	r2, #4
 80082fc:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80082fe:	2304      	movs	r3, #4
 8008300:	e003      	b.n	800830a <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	4a06      	ldr	r2, [pc, #24]	@ (8008320 <SDMMC_GetCmdResp3+0x7c>)
 8008306:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8008308:	2300      	movs	r3, #0
}
 800830a:	4618      	mov	r0, r3
 800830c:	3714      	adds	r7, #20
 800830e:	46bd      	mov	sp, r7
 8008310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008314:	4770      	bx	lr
 8008316:	bf00      	nop
 8008318:	24000000 	.word	0x24000000
 800831c:	10624dd3 	.word	0x10624dd3
 8008320:	002000c5 	.word	0x002000c5

08008324 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8008324:	b580      	push	{r7, lr}
 8008326:	b088      	sub	sp, #32
 8008328:	af00      	add	r7, sp, #0
 800832a:	60f8      	str	r0, [r7, #12]
 800832c:	460b      	mov	r3, r1
 800832e:	607a      	str	r2, [r7, #4]
 8008330:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8008332:	4b35      	ldr	r3, [pc, #212]	@ (8008408 <SDMMC_GetCmdResp6+0xe4>)
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	4a35      	ldr	r2, [pc, #212]	@ (800840c <SDMMC_GetCmdResp6+0xe8>)
 8008338:	fba2 2303 	umull	r2, r3, r2, r3
 800833c:	0a5b      	lsrs	r3, r3, #9
 800833e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008342:	fb02 f303 	mul.w	r3, r2, r3
 8008346:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 8008348:	69fb      	ldr	r3, [r7, #28]
 800834a:	1e5a      	subs	r2, r3, #1
 800834c:	61fa      	str	r2, [r7, #28]
 800834e:	2b00      	cmp	r3, #0
 8008350:	d102      	bne.n	8008358 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008352:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8008356:	e052      	b.n	80083fe <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800835c:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800835e:	69bb      	ldr	r3, [r7, #24]
 8008360:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8008364:	2b00      	cmp	r3, #0
 8008366:	d0ef      	beq.n	8008348 <SDMMC_GetCmdResp6+0x24>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8008368:	69bb      	ldr	r3, [r7, #24]
 800836a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800836e:	2b00      	cmp	r3, #0
 8008370:	d1ea      	bne.n	8008348 <SDMMC_GetCmdResp6+0x24>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008376:	f003 0304 	and.w	r3, r3, #4
 800837a:	2b00      	cmp	r3, #0
 800837c:	d004      	beq.n	8008388 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	2204      	movs	r2, #4
 8008382:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008384:	2304      	movs	r3, #4
 8008386:	e03a      	b.n	80083fe <SDMMC_GetCmdResp6+0xda>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800838c:	f003 0301 	and.w	r3, r3, #1
 8008390:	2b00      	cmp	r3, #0
 8008392:	d004      	beq.n	800839e <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	2201      	movs	r2, #1
 8008398:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800839a:	2301      	movs	r3, #1
 800839c:	e02f      	b.n	80083fe <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800839e:	68f8      	ldr	r0, [r7, #12]
 80083a0:	f7ff fb7c 	bl	8007a9c <SDMMC_GetCommandResponse>
 80083a4:	4603      	mov	r3, r0
 80083a6:	461a      	mov	r2, r3
 80083a8:	7afb      	ldrb	r3, [r7, #11]
 80083aa:	4293      	cmp	r3, r2
 80083ac:	d001      	beq.n	80083b2 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80083ae:	2301      	movs	r3, #1
 80083b0:	e025      	b.n	80083fe <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	4a16      	ldr	r2, [pc, #88]	@ (8008410 <SDMMC_GetCmdResp6+0xec>)
 80083b6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 80083b8:	2100      	movs	r1, #0
 80083ba:	68f8      	ldr	r0, [r7, #12]
 80083bc:	f7ff fb7b 	bl	8007ab6 <SDMMC_GetResponse>
 80083c0:	6178      	str	r0, [r7, #20]

  if ((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD |
 80083c2:	697b      	ldr	r3, [r7, #20]
 80083c4:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d106      	bne.n	80083da <SDMMC_GetCmdResp6+0xb6>
                      SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
  {
    *pRCA = (uint16_t)(response_r1 >> 16);
 80083cc:	697b      	ldr	r3, [r7, #20]
 80083ce:	0c1b      	lsrs	r3, r3, #16
 80083d0:	b29a      	uxth	r2, r3
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 80083d6:	2300      	movs	r3, #0
 80083d8:	e011      	b.n	80083fe <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 80083da:	697b      	ldr	r3, [r7, #20]
 80083dc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d002      	beq.n	80083ea <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80083e4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80083e8:	e009      	b.n	80083fe <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 80083ea:	697b      	ldr	r3, [r7, #20]
 80083ec:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d002      	beq.n	80083fa <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80083f4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80083f8:	e001      	b.n	80083fe <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80083fa:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 80083fe:	4618      	mov	r0, r3
 8008400:	3720      	adds	r7, #32
 8008402:	46bd      	mov	sp, r7
 8008404:	bd80      	pop	{r7, pc}
 8008406:	bf00      	nop
 8008408:	24000000 	.word	0x24000000
 800840c:	10624dd3 	.word	0x10624dd3
 8008410:	002000c5 	.word	0x002000c5

08008414 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 8008414:	b480      	push	{r7}
 8008416:	b085      	sub	sp, #20
 8008418:	af00      	add	r7, sp, #0
 800841a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800841c:	4b22      	ldr	r3, [pc, #136]	@ (80084a8 <SDMMC_GetCmdResp7+0x94>)
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	4a22      	ldr	r2, [pc, #136]	@ (80084ac <SDMMC_GetCmdResp7+0x98>)
 8008422:	fba2 2303 	umull	r2, r3, r2, r3
 8008426:	0a5b      	lsrs	r3, r3, #9
 8008428:	f241 3288 	movw	r2, #5000	@ 0x1388
 800842c:	fb02 f303 	mul.w	r3, r2, r3
 8008430:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	1e5a      	subs	r2, r3, #1
 8008436:	60fa      	str	r2, [r7, #12]
 8008438:	2b00      	cmp	r3, #0
 800843a:	d102      	bne.n	8008442 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800843c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8008440:	e02c      	b.n	800849c <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008446:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8008448:	68bb      	ldr	r3, [r7, #8]
 800844a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800844e:	2b00      	cmp	r3, #0
 8008450:	d0ef      	beq.n	8008432 <SDMMC_GetCmdResp7+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8008452:	68bb      	ldr	r3, [r7, #8]
 8008454:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8008458:	2b00      	cmp	r3, #0
 800845a:	d1ea      	bne.n	8008432 <SDMMC_GetCmdResp7+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008460:	f003 0304 	and.w	r3, r3, #4
 8008464:	2b00      	cmp	r3, #0
 8008466:	d004      	beq.n	8008472 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	2204      	movs	r2, #4
 800846c:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800846e:	2304      	movs	r3, #4
 8008470:	e014      	b.n	800849c <SDMMC_GetCmdResp7+0x88>
  }

  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008476:	f003 0301 	and.w	r3, r3, #1
 800847a:	2b00      	cmp	r3, #0
 800847c:	d004      	beq.n	8008488 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	2201      	movs	r2, #1
 8008482:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008484:	2301      	movs	r3, #1
 8008486:	e009      	b.n	800849c <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800848c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008490:	2b00      	cmp	r3, #0
 8008492:	d002      	beq.n	800849a <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	2240      	movs	r2, #64	@ 0x40
 8008498:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800849a:	2300      	movs	r3, #0

}
 800849c:	4618      	mov	r0, r3
 800849e:	3714      	adds	r7, #20
 80084a0:	46bd      	mov	sp, r7
 80084a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084a6:	4770      	bx	lr
 80084a8:	24000000 	.word	0x24000000
 80084ac:	10624dd3 	.word	0x10624dd3

080084b0 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 80084b0:	b480      	push	{r7}
 80084b2:	b085      	sub	sp, #20
 80084b4:	af00      	add	r7, sp, #0
 80084b6:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 80084b8:	4b11      	ldr	r3, [pc, #68]	@ (8008500 <SDMMC_GetCmdError+0x50>)
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	4a11      	ldr	r2, [pc, #68]	@ (8008504 <SDMMC_GetCmdError+0x54>)
 80084be:	fba2 2303 	umull	r2, r3, r2, r3
 80084c2:	0a5b      	lsrs	r3, r3, #9
 80084c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80084c8:	fb02 f303 	mul.w	r3, r2, r3
 80084cc:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	1e5a      	subs	r2, r3, #1
 80084d2:	60fa      	str	r2, [r7, #12]
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d102      	bne.n	80084de <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80084d8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80084dc:	e009      	b.n	80084f2 <SDMMC_GetCmdError+0x42>
    }

  } while (!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80084e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d0f1      	beq.n	80084ce <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	4a06      	ldr	r2, [pc, #24]	@ (8008508 <SDMMC_GetCmdError+0x58>)
 80084ee:	639a      	str	r2, [r3, #56]	@ 0x38

  return SDMMC_ERROR_NONE;
 80084f0:	2300      	movs	r3, #0
}
 80084f2:	4618      	mov	r0, r3
 80084f4:	3714      	adds	r7, #20
 80084f6:	46bd      	mov	sp, r7
 80084f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084fc:	4770      	bx	lr
 80084fe:	bf00      	nop
 8008500:	24000000 	.word	0x24000000
 8008504:	10624dd3 	.word	0x10624dd3
 8008508:	002000c5 	.word	0x002000c5

0800850c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800850c:	b580      	push	{r7, lr}
 800850e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8008510:	4904      	ldr	r1, [pc, #16]	@ (8008524 <MX_FATFS_Init+0x18>)
 8008512:	4805      	ldr	r0, [pc, #20]	@ (8008528 <MX_FATFS_Init+0x1c>)
 8008514:	f000 fa72 	bl	80089fc <FATFS_LinkDriver>
 8008518:	4603      	mov	r3, r0
 800851a:	461a      	mov	r2, r3
 800851c:	4b03      	ldr	r3, [pc, #12]	@ (800852c <MX_FATFS_Init+0x20>)
 800851e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8008520:	bf00      	nop
 8008522:	bd80      	pop	{r7, pc}
 8008524:	240015c4 	.word	0x240015c4
 8008528:	0800f680 	.word	0x0800f680
 800852c:	240015c0 	.word	0x240015c0

08008530 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8008530:	b580      	push	{r7, lr}
 8008532:	b082      	sub	sp, #8
 8008534:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8008536:	2300      	movs	r3, #0
 8008538:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800853a:	f000 f885 	bl	8008648 <BSP_SD_IsDetected>
 800853e:	4603      	mov	r3, r0
 8008540:	2b01      	cmp	r3, #1
 8008542:	d001      	beq.n	8008548 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 8008544:	2302      	movs	r3, #2
 8008546:	e012      	b.n	800856e <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 8008548:	480b      	ldr	r0, [pc, #44]	@ (8008578 <BSP_SD_Init+0x48>)
 800854a:	f7fd f841 	bl	80055d0 <HAL_SD_Init>
 800854e:	4603      	mov	r3, r0
 8008550:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 8008552:	79fb      	ldrb	r3, [r7, #7]
 8008554:	2b00      	cmp	r3, #0
 8008556:	d109      	bne.n	800856c <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 8008558:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800855c:	4806      	ldr	r0, [pc, #24]	@ (8008578 <BSP_SD_Init+0x48>)
 800855e:	f7fd fef7 	bl	8006350 <HAL_SD_ConfigWideBusOperation>
 8008562:	4603      	mov	r3, r0
 8008564:	2b00      	cmp	r3, #0
 8008566:	d001      	beq.n	800856c <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 8008568:	2301      	movs	r3, #1
 800856a:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800856c:	79fb      	ldrb	r3, [r7, #7]
}
 800856e:	4618      	mov	r0, r3
 8008570:	3708      	adds	r7, #8
 8008572:	46bd      	mov	sp, r7
 8008574:	bd80      	pop	{r7, pc}
 8008576:	bf00      	nop
 8008578:	240014f0 	.word	0x240014f0

0800857c <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800857c:	b580      	push	{r7, lr}
 800857e:	b086      	sub	sp, #24
 8008580:	af00      	add	r7, sp, #0
 8008582:	60f8      	str	r0, [r7, #12]
 8008584:	60b9      	str	r1, [r7, #8]
 8008586:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8008588:	2300      	movs	r3, #0
 800858a:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	68ba      	ldr	r2, [r7, #8]
 8008590:	68f9      	ldr	r1, [r7, #12]
 8008592:	4806      	ldr	r0, [pc, #24]	@ (80085ac <BSP_SD_ReadBlocks_DMA+0x30>)
 8008594:	f7fd f93c 	bl	8005810 <HAL_SD_ReadBlocks_DMA>
 8008598:	4603      	mov	r3, r0
 800859a:	2b00      	cmp	r3, #0
 800859c:	d001      	beq.n	80085a2 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800859e:	2301      	movs	r3, #1
 80085a0:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 80085a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80085a4:	4618      	mov	r0, r3
 80085a6:	3718      	adds	r7, #24
 80085a8:	46bd      	mov	sp, r7
 80085aa:	bd80      	pop	{r7, pc}
 80085ac:	240014f0 	.word	0x240014f0

080085b0 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 80085b0:	b580      	push	{r7, lr}
 80085b2:	b086      	sub	sp, #24
 80085b4:	af00      	add	r7, sp, #0
 80085b6:	60f8      	str	r0, [r7, #12]
 80085b8:	60b9      	str	r1, [r7, #8]
 80085ba:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 80085bc:	2300      	movs	r3, #0
 80085be:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	68ba      	ldr	r2, [r7, #8]
 80085c4:	68f9      	ldr	r1, [r7, #12]
 80085c6:	4806      	ldr	r0, [pc, #24]	@ (80085e0 <BSP_SD_WriteBlocks_DMA+0x30>)
 80085c8:	f7fd f9ca 	bl	8005960 <HAL_SD_WriteBlocks_DMA>
 80085cc:	4603      	mov	r3, r0
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d001      	beq.n	80085d6 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 80085d2:	2301      	movs	r3, #1
 80085d4:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 80085d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80085d8:	4618      	mov	r0, r3
 80085da:	3718      	adds	r7, #24
 80085dc:	46bd      	mov	sp, r7
 80085de:	bd80      	pop	{r7, pc}
 80085e0:	240014f0 	.word	0x240014f0

080085e4 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 80085e4:	b580      	push	{r7, lr}
 80085e6:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 80085e8:	4805      	ldr	r0, [pc, #20]	@ (8008600 <BSP_SD_GetCardState+0x1c>)
 80085ea:	f7fd ffc3 	bl	8006574 <HAL_SD_GetCardState>
 80085ee:	4603      	mov	r3, r0
 80085f0:	2b04      	cmp	r3, #4
 80085f2:	bf14      	ite	ne
 80085f4:	2301      	movne	r3, #1
 80085f6:	2300      	moveq	r3, #0
 80085f8:	b2db      	uxtb	r3, r3
}
 80085fa:	4618      	mov	r0, r3
 80085fc:	bd80      	pop	{r7, pc}
 80085fe:	bf00      	nop
 8008600:	240014f0 	.word	0x240014f0

08008604 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8008604:	b580      	push	{r7, lr}
 8008606:	b082      	sub	sp, #8
 8008608:	af00      	add	r7, sp, #0
 800860a:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 800860c:	6879      	ldr	r1, [r7, #4]
 800860e:	4803      	ldr	r0, [pc, #12]	@ (800861c <BSP_SD_GetCardInfo+0x18>)
 8008610:	f7fd fe72 	bl	80062f8 <HAL_SD_GetCardInfo>
}
 8008614:	bf00      	nop
 8008616:	3708      	adds	r7, #8
 8008618:	46bd      	mov	sp, r7
 800861a:	bd80      	pop	{r7, pc}
 800861c:	240014f0 	.word	0x240014f0

08008620 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8008620:	b580      	push	{r7, lr}
 8008622:	b082      	sub	sp, #8
 8008624:	af00      	add	r7, sp, #0
 8008626:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 8008628:	f000 f984 	bl	8008934 <BSP_SD_WriteCpltCallback>
}
 800862c:	bf00      	nop
 800862e:	3708      	adds	r7, #8
 8008630:	46bd      	mov	sp, r7
 8008632:	bd80      	pop	{r7, pc}

08008634 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8008634:	b580      	push	{r7, lr}
 8008636:	b082      	sub	sp, #8
 8008638:	af00      	add	r7, sp, #0
 800863a:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800863c:	f000 f986 	bl	800894c <BSP_SD_ReadCpltCallback>
}
 8008640:	bf00      	nop
 8008642:	3708      	adds	r7, #8
 8008644:	46bd      	mov	sp, r7
 8008646:	bd80      	pop	{r7, pc}

08008648 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8008648:	b480      	push	{r7}
 800864a:	b083      	sub	sp, #12
 800864c:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800864e:	2301      	movs	r3, #1
 8008650:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN IsDetectedSection */
  /* user code can be inserted here */
  /* USER CODE END IsDetectedSection */

  return status;
 8008652:	79fb      	ldrb	r3, [r7, #7]
 8008654:	b2db      	uxtb	r3, r3
}
 8008656:	4618      	mov	r0, r3
 8008658:	370c      	adds	r7, #12
 800865a:	46bd      	mov	sp, r7
 800865c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008660:	4770      	bx	lr

08008662 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 8008662:	b580      	push	{r7, lr}
 8008664:	b084      	sub	sp, #16
 8008666:	af00      	add	r7, sp, #0
 8008668:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 800866a:	f7f8 fe13 	bl	8001294 <HAL_GetTick>
 800866e:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 8008670:	e006      	b.n	8008680 <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8008672:	f7ff ffb7 	bl	80085e4 <BSP_SD_GetCardState>
 8008676:	4603      	mov	r3, r0
 8008678:	2b00      	cmp	r3, #0
 800867a:	d101      	bne.n	8008680 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800867c:	2300      	movs	r3, #0
 800867e:	e009      	b.n	8008694 <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 8008680:	f7f8 fe08 	bl	8001294 <HAL_GetTick>
 8008684:	4602      	mov	r2, r0
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	1ad3      	subs	r3, r2, r3
 800868a:	687a      	ldr	r2, [r7, #4]
 800868c:	429a      	cmp	r2, r3
 800868e:	d8f0      	bhi.n	8008672 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 8008690:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008694:	4618      	mov	r0, r3
 8008696:	3710      	adds	r7, #16
 8008698:	46bd      	mov	sp, r7
 800869a:	bd80      	pop	{r7, pc}

0800869c <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800869c:	b580      	push	{r7, lr}
 800869e:	b082      	sub	sp, #8
 80086a0:	af00      	add	r7, sp, #0
 80086a2:	4603      	mov	r3, r0
 80086a4:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 80086a6:	4b0b      	ldr	r3, [pc, #44]	@ (80086d4 <SD_CheckStatus+0x38>)
 80086a8:	2201      	movs	r2, #1
 80086aa:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 80086ac:	f7ff ff9a 	bl	80085e4 <BSP_SD_GetCardState>
 80086b0:	4603      	mov	r3, r0
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d107      	bne.n	80086c6 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 80086b6:	4b07      	ldr	r3, [pc, #28]	@ (80086d4 <SD_CheckStatus+0x38>)
 80086b8:	781b      	ldrb	r3, [r3, #0]
 80086ba:	b2db      	uxtb	r3, r3
 80086bc:	f023 0301 	bic.w	r3, r3, #1
 80086c0:	b2da      	uxtb	r2, r3
 80086c2:	4b04      	ldr	r3, [pc, #16]	@ (80086d4 <SD_CheckStatus+0x38>)
 80086c4:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 80086c6:	4b03      	ldr	r3, [pc, #12]	@ (80086d4 <SD_CheckStatus+0x38>)
 80086c8:	781b      	ldrb	r3, [r3, #0]
 80086ca:	b2db      	uxtb	r3, r3
}
 80086cc:	4618      	mov	r0, r3
 80086ce:	3708      	adds	r7, #8
 80086d0:	46bd      	mov	sp, r7
 80086d2:	bd80      	pop	{r7, pc}
 80086d4:	2400000d 	.word	0x2400000d

080086d8 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 80086d8:	b580      	push	{r7, lr}
 80086da:	b082      	sub	sp, #8
 80086dc:	af00      	add	r7, sp, #0
 80086de:	4603      	mov	r3, r0
 80086e0:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 80086e2:	f7ff ff25 	bl	8008530 <BSP_SD_Init>
 80086e6:	4603      	mov	r3, r0
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d107      	bne.n	80086fc <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 80086ec:	79fb      	ldrb	r3, [r7, #7]
 80086ee:	4618      	mov	r0, r3
 80086f0:	f7ff ffd4 	bl	800869c <SD_CheckStatus>
 80086f4:	4603      	mov	r3, r0
 80086f6:	461a      	mov	r2, r3
 80086f8:	4b04      	ldr	r3, [pc, #16]	@ (800870c <SD_initialize+0x34>)
 80086fa:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 80086fc:	4b03      	ldr	r3, [pc, #12]	@ (800870c <SD_initialize+0x34>)
 80086fe:	781b      	ldrb	r3, [r3, #0]
 8008700:	b2db      	uxtb	r3, r3
}
 8008702:	4618      	mov	r0, r3
 8008704:	3708      	adds	r7, #8
 8008706:	46bd      	mov	sp, r7
 8008708:	bd80      	pop	{r7, pc}
 800870a:	bf00      	nop
 800870c:	2400000d 	.word	0x2400000d

08008710 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8008710:	b580      	push	{r7, lr}
 8008712:	b082      	sub	sp, #8
 8008714:	af00      	add	r7, sp, #0
 8008716:	4603      	mov	r3, r0
 8008718:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800871a:	79fb      	ldrb	r3, [r7, #7]
 800871c:	4618      	mov	r0, r3
 800871e:	f7ff ffbd 	bl	800869c <SD_CheckStatus>
 8008722:	4603      	mov	r3, r0
}
 8008724:	4618      	mov	r0, r3
 8008726:	3708      	adds	r7, #8
 8008728:	46bd      	mov	sp, r7
 800872a:	bd80      	pop	{r7, pc}

0800872c <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800872c:	b580      	push	{r7, lr}
 800872e:	b086      	sub	sp, #24
 8008730:	af00      	add	r7, sp, #0
 8008732:	60b9      	str	r1, [r7, #8]
 8008734:	607a      	str	r2, [r7, #4]
 8008736:	603b      	str	r3, [r7, #0]
 8008738:	4603      	mov	r3, r0
 800873a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800873c:	2301      	movs	r3, #1
 800873e:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8008740:	f247 5030 	movw	r0, #30000	@ 0x7530
 8008744:	f7ff ff8d 	bl	8008662 <SD_CheckStatusWithTimeout>
 8008748:	4603      	mov	r3, r0
 800874a:	2b00      	cmp	r3, #0
 800874c:	da01      	bge.n	8008752 <SD_read+0x26>
  {
    return res;
 800874e:	7dfb      	ldrb	r3, [r7, #23]
 8008750:	e03b      	b.n	80087ca <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 8008752:	683a      	ldr	r2, [r7, #0]
 8008754:	6879      	ldr	r1, [r7, #4]
 8008756:	68b8      	ldr	r0, [r7, #8]
 8008758:	f7ff ff10 	bl	800857c <BSP_SD_ReadBlocks_DMA>
 800875c:	4603      	mov	r3, r0
 800875e:	2b00      	cmp	r3, #0
 8008760:	d132      	bne.n	80087c8 <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 8008762:	4b1c      	ldr	r3, [pc, #112]	@ (80087d4 <SD_read+0xa8>)
 8008764:	2200      	movs	r2, #0
 8008766:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 8008768:	f7f8 fd94 	bl	8001294 <HAL_GetTick>
 800876c:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800876e:	bf00      	nop
 8008770:	4b18      	ldr	r3, [pc, #96]	@ (80087d4 <SD_read+0xa8>)
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	2b00      	cmp	r3, #0
 8008776:	d108      	bne.n	800878a <SD_read+0x5e>
 8008778:	f7f8 fd8c 	bl	8001294 <HAL_GetTick>
 800877c:	4602      	mov	r2, r0
 800877e:	693b      	ldr	r3, [r7, #16]
 8008780:	1ad3      	subs	r3, r2, r3
 8008782:	f247 522f 	movw	r2, #29999	@ 0x752f
 8008786:	4293      	cmp	r3, r2
 8008788:	d9f2      	bls.n	8008770 <SD_read+0x44>
      {
      }
      /* in case of a timeout return error */
      if (ReadStatus == 0)
 800878a:	4b12      	ldr	r3, [pc, #72]	@ (80087d4 <SD_read+0xa8>)
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	2b00      	cmp	r3, #0
 8008790:	d102      	bne.n	8008798 <SD_read+0x6c>
      {
        res = RES_ERROR;
 8008792:	2301      	movs	r3, #1
 8008794:	75fb      	strb	r3, [r7, #23]
 8008796:	e017      	b.n	80087c8 <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 8008798:	4b0e      	ldr	r3, [pc, #56]	@ (80087d4 <SD_read+0xa8>)
 800879a:	2200      	movs	r2, #0
 800879c:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800879e:	f7f8 fd79 	bl	8001294 <HAL_GetTick>
 80087a2:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 80087a4:	e007      	b.n	80087b6 <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 80087a6:	f7ff ff1d 	bl	80085e4 <BSP_SD_GetCardState>
 80087aa:	4603      	mov	r3, r0
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d102      	bne.n	80087b6 <SD_read+0x8a>
          {
            res = RES_OK;
 80087b0:	2300      	movs	r3, #0
 80087b2:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 80087b4:	e008      	b.n	80087c8 <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 80087b6:	f7f8 fd6d 	bl	8001294 <HAL_GetTick>
 80087ba:	4602      	mov	r2, r0
 80087bc:	693b      	ldr	r3, [r7, #16]
 80087be:	1ad3      	subs	r3, r2, r3
 80087c0:	f247 522f 	movw	r2, #29999	@ 0x752f
 80087c4:	4293      	cmp	r3, r2
 80087c6:	d9ee      	bls.n	80087a6 <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 80087c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80087ca:	4618      	mov	r0, r3
 80087cc:	3718      	adds	r7, #24
 80087ce:	46bd      	mov	sp, r7
 80087d0:	bd80      	pop	{r7, pc}
 80087d2:	bf00      	nop
 80087d4:	240015cc 	.word	0x240015cc

080087d8 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 80087d8:	b580      	push	{r7, lr}
 80087da:	b086      	sub	sp, #24
 80087dc:	af00      	add	r7, sp, #0
 80087de:	60b9      	str	r1, [r7, #8]
 80087e0:	607a      	str	r2, [r7, #4]
 80087e2:	603b      	str	r3, [r7, #0]
 80087e4:	4603      	mov	r3, r0
 80087e6:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 80087e8:	2301      	movs	r3, #1
 80087ea:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 80087ec:	4b24      	ldr	r3, [pc, #144]	@ (8008880 <SD_write+0xa8>)
 80087ee:	2200      	movs	r2, #0
 80087f0:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 80087f2:	f247 5030 	movw	r0, #30000	@ 0x7530
 80087f6:	f7ff ff34 	bl	8008662 <SD_CheckStatusWithTimeout>
 80087fa:	4603      	mov	r3, r0
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	da01      	bge.n	8008804 <SD_write+0x2c>
  {
    return res;
 8008800:	7dfb      	ldrb	r3, [r7, #23]
 8008802:	e038      	b.n	8008876 <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 8008804:	683a      	ldr	r2, [r7, #0]
 8008806:	6879      	ldr	r1, [r7, #4]
 8008808:	68b8      	ldr	r0, [r7, #8]
 800880a:	f7ff fed1 	bl	80085b0 <BSP_SD_WriteBlocks_DMA>
 800880e:	4603      	mov	r3, r0
 8008810:	2b00      	cmp	r3, #0
 8008812:	d12f      	bne.n	8008874 <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 8008814:	f7f8 fd3e 	bl	8001294 <HAL_GetTick>
 8008818:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800881a:	bf00      	nop
 800881c:	4b18      	ldr	r3, [pc, #96]	@ (8008880 <SD_write+0xa8>)
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	2b00      	cmp	r3, #0
 8008822:	d108      	bne.n	8008836 <SD_write+0x5e>
 8008824:	f7f8 fd36 	bl	8001294 <HAL_GetTick>
 8008828:	4602      	mov	r2, r0
 800882a:	693b      	ldr	r3, [r7, #16]
 800882c:	1ad3      	subs	r3, r2, r3
 800882e:	f247 522f 	movw	r2, #29999	@ 0x752f
 8008832:	4293      	cmp	r3, r2
 8008834:	d9f2      	bls.n	800881c <SD_write+0x44>
      {
      }
      /* in case of a timeout return error */
      if (WriteStatus == 0)
 8008836:	4b12      	ldr	r3, [pc, #72]	@ (8008880 <SD_write+0xa8>)
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	2b00      	cmp	r3, #0
 800883c:	d102      	bne.n	8008844 <SD_write+0x6c>
      {
        res = RES_ERROR;
 800883e:	2301      	movs	r3, #1
 8008840:	75fb      	strb	r3, [r7, #23]
 8008842:	e017      	b.n	8008874 <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 8008844:	4b0e      	ldr	r3, [pc, #56]	@ (8008880 <SD_write+0xa8>)
 8008846:	2200      	movs	r2, #0
 8008848:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800884a:	f7f8 fd23 	bl	8001294 <HAL_GetTick>
 800884e:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8008850:	e007      	b.n	8008862 <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8008852:	f7ff fec7 	bl	80085e4 <BSP_SD_GetCardState>
 8008856:	4603      	mov	r3, r0
 8008858:	2b00      	cmp	r3, #0
 800885a:	d102      	bne.n	8008862 <SD_write+0x8a>
          {
            res = RES_OK;
 800885c:	2300      	movs	r3, #0
 800885e:	75fb      	strb	r3, [r7, #23]
            break;
 8008860:	e008      	b.n	8008874 <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8008862:	f7f8 fd17 	bl	8001294 <HAL_GetTick>
 8008866:	4602      	mov	r2, r0
 8008868:	693b      	ldr	r3, [r7, #16]
 800886a:	1ad3      	subs	r3, r2, r3
 800886c:	f247 522f 	movw	r2, #29999	@ 0x752f
 8008870:	4293      	cmp	r3, r2
 8008872:	d9ee      	bls.n	8008852 <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 8008874:	7dfb      	ldrb	r3, [r7, #23]
}
 8008876:	4618      	mov	r0, r3
 8008878:	3718      	adds	r7, #24
 800887a:	46bd      	mov	sp, r7
 800887c:	bd80      	pop	{r7, pc}
 800887e:	bf00      	nop
 8008880:	240015c8 	.word	0x240015c8

08008884 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8008884:	b580      	push	{r7, lr}
 8008886:	b08c      	sub	sp, #48	@ 0x30
 8008888:	af00      	add	r7, sp, #0
 800888a:	4603      	mov	r3, r0
 800888c:	603a      	str	r2, [r7, #0]
 800888e:	71fb      	strb	r3, [r7, #7]
 8008890:	460b      	mov	r3, r1
 8008892:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8008894:	2301      	movs	r3, #1
 8008896:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800889a:	4b25      	ldr	r3, [pc, #148]	@ (8008930 <SD_ioctl+0xac>)
 800889c:	781b      	ldrb	r3, [r3, #0]
 800889e:	b2db      	uxtb	r3, r3
 80088a0:	f003 0301 	and.w	r3, r3, #1
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d001      	beq.n	80088ac <SD_ioctl+0x28>
 80088a8:	2303      	movs	r3, #3
 80088aa:	e03c      	b.n	8008926 <SD_ioctl+0xa2>

  switch (cmd)
 80088ac:	79bb      	ldrb	r3, [r7, #6]
 80088ae:	2b03      	cmp	r3, #3
 80088b0:	d834      	bhi.n	800891c <SD_ioctl+0x98>
 80088b2:	a201      	add	r2, pc, #4	@ (adr r2, 80088b8 <SD_ioctl+0x34>)
 80088b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088b8:	080088c9 	.word	0x080088c9
 80088bc:	080088d1 	.word	0x080088d1
 80088c0:	080088e9 	.word	0x080088e9
 80088c4:	08008903 	.word	0x08008903
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 80088c8:	2300      	movs	r3, #0
 80088ca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 80088ce:	e028      	b.n	8008922 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 80088d0:	f107 0308 	add.w	r3, r7, #8
 80088d4:	4618      	mov	r0, r3
 80088d6:	f7ff fe95 	bl	8008604 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 80088da:	6a3a      	ldr	r2, [r7, #32]
 80088dc:	683b      	ldr	r3, [r7, #0]
 80088de:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 80088e0:	2300      	movs	r3, #0
 80088e2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 80088e6:	e01c      	b.n	8008922 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80088e8:	f107 0308 	add.w	r3, r7, #8
 80088ec:	4618      	mov	r0, r3
 80088ee:	f7ff fe89 	bl	8008604 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 80088f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088f4:	b29a      	uxth	r2, r3
 80088f6:	683b      	ldr	r3, [r7, #0]
 80088f8:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 80088fa:	2300      	movs	r3, #0
 80088fc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8008900:	e00f      	b.n	8008922 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8008902:	f107 0308 	add.w	r3, r7, #8
 8008906:	4618      	mov	r0, r3
 8008908:	f7ff fe7c 	bl	8008604 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800890c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800890e:	0a5a      	lsrs	r2, r3, #9
 8008910:	683b      	ldr	r3, [r7, #0]
 8008912:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8008914:	2300      	movs	r3, #0
 8008916:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800891a:	e002      	b.n	8008922 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800891c:	2304      	movs	r3, #4
 800891e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 8008922:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8008926:	4618      	mov	r0, r3
 8008928:	3730      	adds	r7, #48	@ 0x30
 800892a:	46bd      	mov	sp, r7
 800892c:	bd80      	pop	{r7, pc}
 800892e:	bf00      	nop
 8008930:	2400000d 	.word	0x2400000d

08008934 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 8008934:	b480      	push	{r7}
 8008936:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 8008938:	4b03      	ldr	r3, [pc, #12]	@ (8008948 <BSP_SD_WriteCpltCallback+0x14>)
 800893a:	2201      	movs	r2, #1
 800893c:	601a      	str	r2, [r3, #0]
}
 800893e:	bf00      	nop
 8008940:	46bd      	mov	sp, r7
 8008942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008946:	4770      	bx	lr
 8008948:	240015c8 	.word	0x240015c8

0800894c <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800894c:	b480      	push	{r7}
 800894e:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 8008950:	4b03      	ldr	r3, [pc, #12]	@ (8008960 <BSP_SD_ReadCpltCallback+0x14>)
 8008952:	2201      	movs	r2, #1
 8008954:	601a      	str	r2, [r3, #0]
}
 8008956:	bf00      	nop
 8008958:	46bd      	mov	sp, r7
 800895a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800895e:	4770      	bx	lr
 8008960:	240015cc 	.word	0x240015cc

08008964 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8008964:	b480      	push	{r7}
 8008966:	b087      	sub	sp, #28
 8008968:	af00      	add	r7, sp, #0
 800896a:	60f8      	str	r0, [r7, #12]
 800896c:	60b9      	str	r1, [r7, #8]
 800896e:	4613      	mov	r3, r2
 8008970:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8008972:	2301      	movs	r3, #1
 8008974:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8008976:	2300      	movs	r3, #0
 8008978:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800897a:	4b1f      	ldr	r3, [pc, #124]	@ (80089f8 <FATFS_LinkDriverEx+0x94>)
 800897c:	7a5b      	ldrb	r3, [r3, #9]
 800897e:	b2db      	uxtb	r3, r3
 8008980:	2b00      	cmp	r3, #0
 8008982:	d131      	bne.n	80089e8 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8008984:	4b1c      	ldr	r3, [pc, #112]	@ (80089f8 <FATFS_LinkDriverEx+0x94>)
 8008986:	7a5b      	ldrb	r3, [r3, #9]
 8008988:	b2db      	uxtb	r3, r3
 800898a:	461a      	mov	r2, r3
 800898c:	4b1a      	ldr	r3, [pc, #104]	@ (80089f8 <FATFS_LinkDriverEx+0x94>)
 800898e:	2100      	movs	r1, #0
 8008990:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8008992:	4b19      	ldr	r3, [pc, #100]	@ (80089f8 <FATFS_LinkDriverEx+0x94>)
 8008994:	7a5b      	ldrb	r3, [r3, #9]
 8008996:	b2db      	uxtb	r3, r3
 8008998:	4a17      	ldr	r2, [pc, #92]	@ (80089f8 <FATFS_LinkDriverEx+0x94>)
 800899a:	009b      	lsls	r3, r3, #2
 800899c:	4413      	add	r3, r2
 800899e:	68fa      	ldr	r2, [r7, #12]
 80089a0:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80089a2:	4b15      	ldr	r3, [pc, #84]	@ (80089f8 <FATFS_LinkDriverEx+0x94>)
 80089a4:	7a5b      	ldrb	r3, [r3, #9]
 80089a6:	b2db      	uxtb	r3, r3
 80089a8:	461a      	mov	r2, r3
 80089aa:	4b13      	ldr	r3, [pc, #76]	@ (80089f8 <FATFS_LinkDriverEx+0x94>)
 80089ac:	4413      	add	r3, r2
 80089ae:	79fa      	ldrb	r2, [r7, #7]
 80089b0:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80089b2:	4b11      	ldr	r3, [pc, #68]	@ (80089f8 <FATFS_LinkDriverEx+0x94>)
 80089b4:	7a5b      	ldrb	r3, [r3, #9]
 80089b6:	b2db      	uxtb	r3, r3
 80089b8:	1c5a      	adds	r2, r3, #1
 80089ba:	b2d1      	uxtb	r1, r2
 80089bc:	4a0e      	ldr	r2, [pc, #56]	@ (80089f8 <FATFS_LinkDriverEx+0x94>)
 80089be:	7251      	strb	r1, [r2, #9]
 80089c0:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80089c2:	7dbb      	ldrb	r3, [r7, #22]
 80089c4:	3330      	adds	r3, #48	@ 0x30
 80089c6:	b2da      	uxtb	r2, r3
 80089c8:	68bb      	ldr	r3, [r7, #8]
 80089ca:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80089cc:	68bb      	ldr	r3, [r7, #8]
 80089ce:	3301      	adds	r3, #1
 80089d0:	223a      	movs	r2, #58	@ 0x3a
 80089d2:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80089d4:	68bb      	ldr	r3, [r7, #8]
 80089d6:	3302      	adds	r3, #2
 80089d8:	222f      	movs	r2, #47	@ 0x2f
 80089da:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80089dc:	68bb      	ldr	r3, [r7, #8]
 80089de:	3303      	adds	r3, #3
 80089e0:	2200      	movs	r2, #0
 80089e2:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80089e4:	2300      	movs	r3, #0
 80089e6:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80089e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80089ea:	4618      	mov	r0, r3
 80089ec:	371c      	adds	r7, #28
 80089ee:	46bd      	mov	sp, r7
 80089f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089f4:	4770      	bx	lr
 80089f6:	bf00      	nop
 80089f8:	240015d0 	.word	0x240015d0

080089fc <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80089fc:	b580      	push	{r7, lr}
 80089fe:	b082      	sub	sp, #8
 8008a00:	af00      	add	r7, sp, #0
 8008a02:	6078      	str	r0, [r7, #4]
 8008a04:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8008a06:	2200      	movs	r2, #0
 8008a08:	6839      	ldr	r1, [r7, #0]
 8008a0a:	6878      	ldr	r0, [r7, #4]
 8008a0c:	f7ff ffaa 	bl	8008964 <FATFS_LinkDriverEx>
 8008a10:	4603      	mov	r3, r0
}
 8008a12:	4618      	mov	r0, r3
 8008a14:	3708      	adds	r7, #8
 8008a16:	46bd      	mov	sp, r7
 8008a18:	bd80      	pop	{r7, pc}
	...

08008a1c <ai_log_err>:

static ai_buffer* ai_input;
static ai_buffer* ai_output;

static void ai_log_err(const ai_error err, const char *fct)
{
 8008a1c:	b580      	push	{r7, lr}
 8008a1e:	b082      	sub	sp, #8
 8008a20:	af00      	add	r7, sp, #0
 8008a22:	6078      	str	r0, [r7, #4]
 8008a24:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN log */
  if (fct)
 8008a26:	683b      	ldr	r3, [r7, #0]
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d009      	beq.n	8008a40 <ai_log_err+0x24>
    printf("TEMPLATE - Error (%s) - type=0x%02x code=0x%02x\r\n", fct,
        err.type, err.code);
 8008a2c:	793b      	ldrb	r3, [r7, #4]
    printf("TEMPLATE - Error (%s) - type=0x%02x code=0x%02x\r\n", fct,
 8008a2e:	461a      	mov	r2, r3
        err.type, err.code);
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	f3c3 2317 	ubfx	r3, r3, #8, #24
    printf("TEMPLATE - Error (%s) - type=0x%02x code=0x%02x\r\n", fct,
 8008a36:	6839      	ldr	r1, [r7, #0]
 8008a38:	4807      	ldr	r0, [pc, #28]	@ (8008a58 <ai_log_err+0x3c>)
 8008a3a:	f003 fe8f 	bl	800c75c <iprintf>
 8008a3e:	e009      	b.n	8008a54 <ai_log_err+0x38>
  else
    printf("TEMPLATE - Error - type=0x%02x code=0x%02x\r\n", err.type, err.code);
 8008a40:	793b      	ldrb	r3, [r7, #4]
 8008a42:	4619      	mov	r1, r3
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	f3c3 2317 	ubfx	r3, r3, #8, #24
 8008a4a:	461a      	mov	r2, r3
 8008a4c:	4803      	ldr	r0, [pc, #12]	@ (8008a5c <ai_log_err+0x40>)
 8008a4e:	f003 fe85 	bl	800c75c <iprintf>

  do {} while (1);
 8008a52:	bf00      	nop
 8008a54:	bf00      	nop
 8008a56:	e7fd      	b.n	8008a54 <ai_log_err+0x38>
 8008a58:	0800f560 	.word	0x0800f560
 8008a5c:	0800f594 	.word	0x0800f594

08008a60 <ai_boostrap>:
  /* USER CODE END log */
}

static int ai_boostrap(ai_handle *act_addr)
{
 8008a60:	b580      	push	{r7, lr}
 8008a62:	b086      	sub	sp, #24
 8008a64:	af00      	add	r7, sp, #0
 8008a66:	6078      	str	r0, [r7, #4]
  ai_error err;

  /* Create and initialize an instance of the model */
  err = ai_network_create_and_init(&network, act_addr, NULL);
 8008a68:	2200      	movs	r2, #0
 8008a6a:	6879      	ldr	r1, [r7, #4]
 8008a6c:	4828      	ldr	r0, [pc, #160]	@ (8008b10 <ai_boostrap+0xb0>)
 8008a6e:	f000 fb89 	bl	8009184 <ai_network_create_and_init>
 8008a72:	4603      	mov	r3, r0
 8008a74:	60fb      	str	r3, [r7, #12]
  if (err.type != AI_ERROR_NONE) {
 8008a76:	7b3b      	ldrb	r3, [r7, #12]
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d006      	beq.n	8008a8a <ai_boostrap+0x2a>
    ai_log_err(err, "ai_network_create_and_init");
 8008a7c:	4925      	ldr	r1, [pc, #148]	@ (8008b14 <ai_boostrap+0xb4>)
 8008a7e:	68f8      	ldr	r0, [r7, #12]
 8008a80:	f7ff ffcc 	bl	8008a1c <ai_log_err>
    return -1;
 8008a84:	f04f 33ff 	mov.w	r3, #4294967295
 8008a88:	e03e      	b.n	8008b08 <ai_boostrap+0xa8>
  }

  ai_input = ai_network_inputs_get(network, NULL);
 8008a8a:	4b21      	ldr	r3, [pc, #132]	@ (8008b10 <ai_boostrap+0xb0>)
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	2100      	movs	r1, #0
 8008a90:	4618      	mov	r0, r3
 8008a92:	f000 fbf5 	bl	8009280 <ai_network_inputs_get>
 8008a96:	4603      	mov	r3, r0
 8008a98:	4a1f      	ldr	r2, [pc, #124]	@ (8008b18 <ai_boostrap+0xb8>)
 8008a9a:	6013      	str	r3, [r2, #0]
  ai_output = ai_network_outputs_get(network, NULL);
 8008a9c:	4b1c      	ldr	r3, [pc, #112]	@ (8008b10 <ai_boostrap+0xb0>)
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	2100      	movs	r1, #0
 8008aa2:	4618      	mov	r0, r3
 8008aa4:	f000 fc06 	bl	80092b4 <ai_network_outputs_get>
 8008aa8:	4603      	mov	r3, r0
 8008aaa:	4a1c      	ldr	r2, [pc, #112]	@ (8008b1c <ai_boostrap+0xbc>)
 8008aac:	6013      	str	r3, [r2, #0]

#if defined(AI_NETWORK_INPUTS_IN_ACTIVATIONS)
  /*  In the case where "--allocate-inputs" option is used, memory buffer can be
   *  used from the activations buffer. This is not mandatory.
   */
  for (int idx=0; idx < AI_NETWORK_IN_NUM; idx++) {
 8008aae:	2300      	movs	r3, #0
 8008ab0:	617b      	str	r3, [r7, #20]
 8008ab2:	e00f      	b.n	8008ad4 <ai_boostrap+0x74>
	data_ins[idx] = ai_input[idx].data;
 8008ab4:	4b18      	ldr	r3, [pc, #96]	@ (8008b18 <ai_boostrap+0xb8>)
 8008ab6:	6819      	ldr	r1, [r3, #0]
 8008ab8:	697a      	ldr	r2, [r7, #20]
 8008aba:	4613      	mov	r3, r2
 8008abc:	00db      	lsls	r3, r3, #3
 8008abe:	1a9b      	subs	r3, r3, r2
 8008ac0:	009b      	lsls	r3, r3, #2
 8008ac2:	440b      	add	r3, r1
 8008ac4:	685a      	ldr	r2, [r3, #4]
 8008ac6:	4916      	ldr	r1, [pc, #88]	@ (8008b20 <ai_boostrap+0xc0>)
 8008ac8:	697b      	ldr	r3, [r7, #20]
 8008aca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (int idx=0; idx < AI_NETWORK_IN_NUM; idx++) {
 8008ace:	697b      	ldr	r3, [r7, #20]
 8008ad0:	3301      	adds	r3, #1
 8008ad2:	617b      	str	r3, [r7, #20]
 8008ad4:	697b      	ldr	r3, [r7, #20]
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	ddec      	ble.n	8008ab4 <ai_boostrap+0x54>

#if defined(AI_NETWORK_OUTPUTS_IN_ACTIVATIONS)
  /*  In the case where "--allocate-outputs" option is used, memory buffer can be
   *  used from the activations buffer. This is no mandatory.
   */
  for (int idx=0; idx < AI_NETWORK_OUT_NUM; idx++) {
 8008ada:	2300      	movs	r3, #0
 8008adc:	613b      	str	r3, [r7, #16]
 8008ade:	e00f      	b.n	8008b00 <ai_boostrap+0xa0>
	data_outs[idx] = ai_output[idx].data;
 8008ae0:	4b0e      	ldr	r3, [pc, #56]	@ (8008b1c <ai_boostrap+0xbc>)
 8008ae2:	6819      	ldr	r1, [r3, #0]
 8008ae4:	693a      	ldr	r2, [r7, #16]
 8008ae6:	4613      	mov	r3, r2
 8008ae8:	00db      	lsls	r3, r3, #3
 8008aea:	1a9b      	subs	r3, r3, r2
 8008aec:	009b      	lsls	r3, r3, #2
 8008aee:	440b      	add	r3, r1
 8008af0:	685a      	ldr	r2, [r3, #4]
 8008af2:	490c      	ldr	r1, [pc, #48]	@ (8008b24 <ai_boostrap+0xc4>)
 8008af4:	693b      	ldr	r3, [r7, #16]
 8008af6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (int idx=0; idx < AI_NETWORK_OUT_NUM; idx++) {
 8008afa:	693b      	ldr	r3, [r7, #16]
 8008afc:	3301      	adds	r3, #1
 8008afe:	613b      	str	r3, [r7, #16]
 8008b00:	693b      	ldr	r3, [r7, #16]
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	ddec      	ble.n	8008ae0 <ai_boostrap+0x80>
  for (int idx=0; idx < AI_NETWORK_OUT_NUM; idx++) {
	ai_output[idx].data = data_outs[idx];
  }
#endif

  return 0;
 8008b06:	2300      	movs	r3, #0
}
 8008b08:	4618      	mov	r0, r3
 8008b0a:	3718      	adds	r7, #24
 8008b0c:	46bd      	mov	sp, r7
 8008b0e:	bd80      	pop	{r7, pc}
 8008b10:	2403bd30 	.word	0x2403bd30
 8008b14:	0800f5c4 	.word	0x0800f5c4
 8008b18:	2403bd34 	.word	0x2403bd34
 8008b1c:	2403bd38 	.word	0x2403bd38
 8008b20:	240015dc 	.word	0x240015dc
 8008b24:	240015e0 	.word	0x240015e0

08008b28 <ai_run>:

static int ai_run(void)
{
 8008b28:	b580      	push	{r7, lr}
 8008b2a:	b082      	sub	sp, #8
 8008b2c:	af00      	add	r7, sp, #0
  ai_i32 batch;

  batch = ai_network_run(network, ai_input, ai_output);
 8008b2e:	4b0f      	ldr	r3, [pc, #60]	@ (8008b6c <ai_run+0x44>)
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	4a0f      	ldr	r2, [pc, #60]	@ (8008b70 <ai_run+0x48>)
 8008b34:	6811      	ldr	r1, [r2, #0]
 8008b36:	4a0f      	ldr	r2, [pc, #60]	@ (8008b74 <ai_run+0x4c>)
 8008b38:	6812      	ldr	r2, [r2, #0]
 8008b3a:	4618      	mov	r0, r3
 8008b3c:	f000 fc10 	bl	8009360 <ai_network_run>
 8008b40:	6078      	str	r0, [r7, #4]
  if (batch != 1) {
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	2b01      	cmp	r3, #1
 8008b46:	d00c      	beq.n	8008b62 <ai_run+0x3a>
    ai_log_err(ai_network_get_error(network),
 8008b48:	4b08      	ldr	r3, [pc, #32]	@ (8008b6c <ai_run+0x44>)
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	4618      	mov	r0, r3
 8008b4e:	f000 faf7 	bl	8009140 <ai_network_get_error>
 8008b52:	4603      	mov	r3, r0
 8008b54:	4908      	ldr	r1, [pc, #32]	@ (8008b78 <ai_run+0x50>)
 8008b56:	4618      	mov	r0, r3
 8008b58:	f7ff ff60 	bl	8008a1c <ai_log_err>
        "ai_network_run");
    return -1;
 8008b5c:	f04f 33ff 	mov.w	r3, #4294967295
 8008b60:	e000      	b.n	8008b64 <ai_run+0x3c>
  }

  return 0;
 8008b62:	2300      	movs	r3, #0
}
 8008b64:	4618      	mov	r0, r3
 8008b66:	3708      	adds	r7, #8
 8008b68:	46bd      	mov	sp, r7
 8008b6a:	bd80      	pop	{r7, pc}
 8008b6c:	2403bd30 	.word	0x2403bd30
 8008b70:	2403bd34 	.word	0x2403bd34
 8008b74:	2403bd38 	.word	0x2403bd38
 8008b78:	0800f5e0 	.word	0x0800f5e0

08008b7c <acquire_and_process_data>:

/* USER CODE BEGIN 2 */
int acquire_and_process_data(ai_i8* data[])
{
 8008b7c:	b480      	push	{r7}
 8008b7e:	b083      	sub	sp, #12
 8008b80:	af00      	add	r7, sp, #0
 8008b82:	6078      	str	r0, [r7, #4]
  {
      data[idx] = ....
  }

  */
  return 0;
 8008b84:	2300      	movs	r3, #0
}
 8008b86:	4618      	mov	r0, r3
 8008b88:	370c      	adds	r7, #12
 8008b8a:	46bd      	mov	sp, r7
 8008b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b90:	4770      	bx	lr

08008b92 <post_process>:

int post_process(ai_i8* data[])
{
 8008b92:	b480      	push	{r7}
 8008b94:	b083      	sub	sp, #12
 8008b96:	af00      	add	r7, sp, #0
 8008b98:	6078      	str	r0, [r7, #4]
  {
      data[idx] = ....
  }

  */
  return 0;
 8008b9a:	2300      	movs	r3, #0
}
 8008b9c:	4618      	mov	r0, r3
 8008b9e:	370c      	adds	r7, #12
 8008ba0:	46bd      	mov	sp, r7
 8008ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba6:	4770      	bx	lr

08008ba8 <MX_X_CUBE_AI_Init>:
/* USER CODE END 2 */

/* Entry points --------------------------------------------------------------*/

void MX_X_CUBE_AI_Init(void)
{
 8008ba8:	b580      	push	{r7, lr}
 8008baa:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN 5 */
  printf("\r\nTEMPLATE - initialization\r\n");
 8008bac:	4803      	ldr	r0, [pc, #12]	@ (8008bbc <MX_X_CUBE_AI_Init+0x14>)
 8008bae:	f003 fe3d 	bl	800c82c <puts>

  ai_boostrap(data_activations0);
 8008bb2:	4803      	ldr	r0, [pc, #12]	@ (8008bc0 <MX_X_CUBE_AI_Init+0x18>)
 8008bb4:	f7ff ff54 	bl	8008a60 <ai_boostrap>
    /* USER CODE END 5 */
}
 8008bb8:	bf00      	nop
 8008bba:	bd80      	pop	{r7, pc}
 8008bbc:	0800f5f0 	.word	0x0800f5f0
 8008bc0:	24000010 	.word	0x24000010

08008bc4 <MX_X_CUBE_AI_Process>:

void MX_X_CUBE_AI_Process(void)
{
 8008bc4:	b580      	push	{r7, lr}
 8008bc6:	b082      	sub	sp, #8
 8008bc8:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN 6 */
  int res = -1;
 8008bca:	f04f 33ff 	mov.w	r3, #4294967295
 8008bce:	607b      	str	r3, [r7, #4]

  printf("TEMPLATE - run - main loop\r\n");
 8008bd0:	4816      	ldr	r0, [pc, #88]	@ (8008c2c <MX_X_CUBE_AI_Process+0x68>)
 8008bd2:	f003 fe2b 	bl	800c82c <puts>

  if (network) {
 8008bd6:	4b16      	ldr	r3, [pc, #88]	@ (8008c30 <MX_X_CUBE_AI_Process+0x6c>)
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d013      	beq.n	8008c06 <MX_X_CUBE_AI_Process+0x42>

    do {
      /* 1 - acquire and pre-process input data */
      res = acquire_and_process_data(data_ins);
 8008bde:	4815      	ldr	r0, [pc, #84]	@ (8008c34 <MX_X_CUBE_AI_Process+0x70>)
 8008be0:	f7ff ffcc 	bl	8008b7c <acquire_and_process_data>
 8008be4:	6078      	str	r0, [r7, #4]
      /* 2 - process the data - call inference engine */
      if (res == 0)
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d102      	bne.n	8008bf2 <MX_X_CUBE_AI_Process+0x2e>
        res = ai_run();
 8008bec:	f7ff ff9c 	bl	8008b28 <ai_run>
 8008bf0:	6078      	str	r0, [r7, #4]
      /* 3- post-process the predictions */
      if (res == 0)
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d103      	bne.n	8008c00 <MX_X_CUBE_AI_Process+0x3c>
        res = post_process(data_outs);
 8008bf8:	480f      	ldr	r0, [pc, #60]	@ (8008c38 <MX_X_CUBE_AI_Process+0x74>)
 8008bfa:	f7ff ffca 	bl	8008b92 <post_process>
 8008bfe:	6078      	str	r0, [r7, #4]
    } while (res==0);
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d0eb      	beq.n	8008bde <MX_X_CUBE_AI_Process+0x1a>
  }

  if (res) {
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d00a      	beq.n	8008c22 <MX_X_CUBE_AI_Process+0x5e>
    ai_error err = {AI_ERROR_INVALID_STATE, AI_ERROR_CODE_NETWORK};
 8008c0c:	2311      	movs	r3, #17
 8008c0e:	703b      	strb	r3, [r7, #0]
 8008c10:	683b      	ldr	r3, [r7, #0]
 8008c12:	2210      	movs	r2, #16
 8008c14:	f362 231f 	bfi	r3, r2, #8, #24
 8008c18:	603b      	str	r3, [r7, #0]
    ai_log_err(err, "Process has FAILED");
 8008c1a:	4908      	ldr	r1, [pc, #32]	@ (8008c3c <MX_X_CUBE_AI_Process+0x78>)
 8008c1c:	6838      	ldr	r0, [r7, #0]
 8008c1e:	f7ff fefd 	bl	8008a1c <ai_log_err>
  }
    /* USER CODE END 6 */
}
 8008c22:	bf00      	nop
 8008c24:	3708      	adds	r7, #8
 8008c26:	46bd      	mov	sp, r7
 8008c28:	bd80      	pop	{r7, pc}
 8008c2a:	bf00      	nop
 8008c2c:	0800f610 	.word	0x0800f610
 8008c30:	2403bd30 	.word	0x2403bd30
 8008c34:	240015dc 	.word	0x240015dc
 8008c38:	240015e0 	.word	0x240015e0
 8008c3c:	0800f62c 	.word	0x0800f62c

08008c40 <network_configure_activations>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool network_configure_activations(
  ai_network* net_ctx, const ai_network_params* params)
{
 8008c40:	b580      	push	{r7, lr}
 8008c42:	b082      	sub	sp, #8
 8008c44:	af00      	add	r7, sp, #0
 8008c46:	6078      	str	r0, [r7, #4]
 8008c48:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_activations_map(g_network_activations_map, 1, params)) {
 8008c4a:	683a      	ldr	r2, [r7, #0]
 8008c4c:	2101      	movs	r1, #1
 8008c4e:	4875      	ldr	r0, [pc, #468]	@ (8008e24 <network_configure_activations+0x1e4>)
 8008c50:	f000 fc5e 	bl	8009510 <ai_platform_get_activations_map>
 8008c54:	4603      	mov	r3, r0
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	f000 80da 	beq.w	8008e10 <network_configure_activations+0x1d0>
    /* Updating activations (byte) offsets */
    
    input_output_array.data = AI_PTR(g_network_activations_map[0] + 135476);
 8008c5c:	4b71      	ldr	r3, [pc, #452]	@ (8008e24 <network_configure_activations+0x1e4>)
 8008c5e:	681a      	ldr	r2, [r3, #0]
 8008c60:	4b71      	ldr	r3, [pc, #452]	@ (8008e28 <network_configure_activations+0x1e8>)
 8008c62:	4413      	add	r3, r2
 8008c64:	4a71      	ldr	r2, [pc, #452]	@ (8008e2c <network_configure_activations+0x1ec>)
 8008c66:	6093      	str	r3, [r2, #8]
    input_output_array.data_start = AI_PTR(g_network_activations_map[0] + 135476);
 8008c68:	4b6e      	ldr	r3, [pc, #440]	@ (8008e24 <network_configure_activations+0x1e4>)
 8008c6a:	681a      	ldr	r2, [r3, #0]
 8008c6c:	4b6e      	ldr	r3, [pc, #440]	@ (8008e28 <network_configure_activations+0x1e8>)
 8008c6e:	4413      	add	r3, r2
 8008c70:	4a6e      	ldr	r2, [pc, #440]	@ (8008e2c <network_configure_activations+0x1ec>)
 8008c72:	60d3      	str	r3, [r2, #12]
    _Reshape_output_0_to_chfirst_output_array.data = AI_PTR(g_network_activations_map[0] + 187424);
 8008c74:	4b6b      	ldr	r3, [pc, #428]	@ (8008e24 <network_configure_activations+0x1e4>)
 8008c76:	681a      	ldr	r2, [r3, #0]
 8008c78:	4b6d      	ldr	r3, [pc, #436]	@ (8008e30 <network_configure_activations+0x1f0>)
 8008c7a:	4413      	add	r3, r2
 8008c7c:	4a6d      	ldr	r2, [pc, #436]	@ (8008e34 <network_configure_activations+0x1f4>)
 8008c7e:	6093      	str	r3, [r2, #8]
    _Reshape_output_0_to_chfirst_output_array.data_start = AI_PTR(g_network_activations_map[0] + 187424);
 8008c80:	4b68      	ldr	r3, [pc, #416]	@ (8008e24 <network_configure_activations+0x1e4>)
 8008c82:	681a      	ldr	r2, [r3, #0]
 8008c84:	4b6a      	ldr	r3, [pc, #424]	@ (8008e30 <network_configure_activations+0x1f0>)
 8008c86:	4413      	add	r3, r2
 8008c88:	4a6a      	ldr	r2, [pc, #424]	@ (8008e34 <network_configure_activations+0x1f4>)
 8008c8a:	60d3      	str	r3, [r2, #12]
    _stem_stem_0_Conv_output_0_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 239372);
 8008c8c:	4b65      	ldr	r3, [pc, #404]	@ (8008e24 <network_configure_activations+0x1e4>)
 8008c8e:	681a      	ldr	r2, [r3, #0]
 8008c90:	4b69      	ldr	r3, [pc, #420]	@ (8008e38 <network_configure_activations+0x1f8>)
 8008c92:	4413      	add	r3, r2
 8008c94:	4a69      	ldr	r2, [pc, #420]	@ (8008e3c <network_configure_activations+0x1fc>)
 8008c96:	6093      	str	r3, [r2, #8]
    _stem_stem_0_Conv_output_0_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 239372);
 8008c98:	4b62      	ldr	r3, [pc, #392]	@ (8008e24 <network_configure_activations+0x1e4>)
 8008c9a:	681a      	ldr	r2, [r3, #0]
 8008c9c:	4b66      	ldr	r3, [pc, #408]	@ (8008e38 <network_configure_activations+0x1f8>)
 8008c9e:	4413      	add	r3, r2
 8008ca0:	4a66      	ldr	r2, [pc, #408]	@ (8008e3c <network_configure_activations+0x1fc>)
 8008ca2:	60d3      	str	r3, [r2, #12]
    _stem_stem_0_Conv_output_0_output_array.data = AI_PTR(g_network_activations_map[0] + 5440);
 8008ca4:	4b5f      	ldr	r3, [pc, #380]	@ (8008e24 <network_configure_activations+0x1e4>)
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	f503 53aa 	add.w	r3, r3, #5440	@ 0x1540
 8008cac:	4a64      	ldr	r2, [pc, #400]	@ (8008e40 <network_configure_activations+0x200>)
 8008cae:	6093      	str	r3, [r2, #8]
    _stem_stem_0_Conv_output_0_output_array.data_start = AI_PTR(g_network_activations_map[0] + 5440);
 8008cb0:	4b5c      	ldr	r3, [pc, #368]	@ (8008e24 <network_configure_activations+0x1e4>)
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	f503 53aa 	add.w	r3, r3, #5440	@ 0x1540
 8008cb8:	4a61      	ldr	r2, [pc, #388]	@ (8008e40 <network_configure_activations+0x200>)
 8008cba:	60d3      	str	r3, [r2, #12]
    _stem_stem_2_Clip_output_0_output_array.data = AI_PTR(g_network_activations_map[0] + 5440);
 8008cbc:	4b59      	ldr	r3, [pc, #356]	@ (8008e24 <network_configure_activations+0x1e4>)
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	f503 53aa 	add.w	r3, r3, #5440	@ 0x1540
 8008cc4:	4a5f      	ldr	r2, [pc, #380]	@ (8008e44 <network_configure_activations+0x204>)
 8008cc6:	6093      	str	r3, [r2, #8]
    _stem_stem_2_Clip_output_0_output_array.data_start = AI_PTR(g_network_activations_map[0] + 5440);
 8008cc8:	4b56      	ldr	r3, [pc, #344]	@ (8008e24 <network_configure_activations+0x1e4>)
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	f503 53aa 	add.w	r3, r3, #5440	@ 0x1540
 8008cd0:	4a5c      	ldr	r2, [pc, #368]	@ (8008e44 <network_configure_activations+0x204>)
 8008cd2:	60d3      	str	r3, [r2, #12]
    _features_features_0_depthwise_Conv_output_0_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 8008cd4:	4b53      	ldr	r3, [pc, #332]	@ (8008e24 <network_configure_activations+0x1e4>)
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	4a5b      	ldr	r2, [pc, #364]	@ (8008e48 <network_configure_activations+0x208>)
 8008cda:	6093      	str	r3, [r2, #8]
    _features_features_0_depthwise_Conv_output_0_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 8008cdc:	4b51      	ldr	r3, [pc, #324]	@ (8008e24 <network_configure_activations+0x1e4>)
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	4a59      	ldr	r2, [pc, #356]	@ (8008e48 <network_configure_activations+0x208>)
 8008ce2:	60d3      	str	r3, [r2, #12]
    _features_features_0_pointwise_Conv_output_0_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 53760);
 8008ce4:	4b4f      	ldr	r3, [pc, #316]	@ (8008e24 <network_configure_activations+0x1e4>)
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	f503 4352 	add.w	r3, r3, #53760	@ 0xd200
 8008cec:	4a57      	ldr	r2, [pc, #348]	@ (8008e4c <network_configure_activations+0x20c>)
 8008cee:	6093      	str	r3, [r2, #8]
    _features_features_0_pointwise_Conv_output_0_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 53760);
 8008cf0:	4b4c      	ldr	r3, [pc, #304]	@ (8008e24 <network_configure_activations+0x1e4>)
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	f503 4352 	add.w	r3, r3, #53760	@ 0xd200
 8008cf8:	4a54      	ldr	r2, [pc, #336]	@ (8008e4c <network_configure_activations+0x20c>)
 8008cfa:	60d3      	str	r3, [r2, #12]
    _features_features_0_pointwise_Conv_output_0_output_array.data = AI_PTR(g_network_activations_map[0] + 53824);
 8008cfc:	4b49      	ldr	r3, [pc, #292]	@ (8008e24 <network_configure_activations+0x1e4>)
 8008cfe:	681a      	ldr	r2, [r3, #0]
 8008d00:	f24d 2340 	movw	r3, #53824	@ 0xd240
 8008d04:	4413      	add	r3, r2
 8008d06:	4a52      	ldr	r2, [pc, #328]	@ (8008e50 <network_configure_activations+0x210>)
 8008d08:	6093      	str	r3, [r2, #8]
    _features_features_0_pointwise_Conv_output_0_output_array.data_start = AI_PTR(g_network_activations_map[0] + 53824);
 8008d0a:	4b46      	ldr	r3, [pc, #280]	@ (8008e24 <network_configure_activations+0x1e4>)
 8008d0c:	681a      	ldr	r2, [r3, #0]
 8008d0e:	f24d 2340 	movw	r3, #53824	@ 0xd240
 8008d12:	4413      	add	r3, r2
 8008d14:	4a4e      	ldr	r2, [pc, #312]	@ (8008e50 <network_configure_activations+0x210>)
 8008d16:	60d3      	str	r3, [r2, #12]
    _features_features_0_relu_Clip_output_0_output_array.data = AI_PTR(g_network_activations_map[0] + 53824);
 8008d18:	4b42      	ldr	r3, [pc, #264]	@ (8008e24 <network_configure_activations+0x1e4>)
 8008d1a:	681a      	ldr	r2, [r3, #0]
 8008d1c:	f24d 2340 	movw	r3, #53824	@ 0xd240
 8008d20:	4413      	add	r3, r2
 8008d22:	4a4c      	ldr	r2, [pc, #304]	@ (8008e54 <network_configure_activations+0x214>)
 8008d24:	6093      	str	r3, [r2, #8]
    _features_features_0_relu_Clip_output_0_output_array.data_start = AI_PTR(g_network_activations_map[0] + 53824);
 8008d26:	4b3f      	ldr	r3, [pc, #252]	@ (8008e24 <network_configure_activations+0x1e4>)
 8008d28:	681a      	ldr	r2, [r3, #0]
 8008d2a:	f24d 2340 	movw	r3, #53824	@ 0xd240
 8008d2e:	4413      	add	r3, r2
 8008d30:	4a48      	ldr	r2, [pc, #288]	@ (8008e54 <network_configure_activations+0x214>)
 8008d32:	60d3      	str	r3, [r2, #12]
    _features_features_2_depthwise_Conv_output_0_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 8008d34:	4b3b      	ldr	r3, [pc, #236]	@ (8008e24 <network_configure_activations+0x1e4>)
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	4a47      	ldr	r2, [pc, #284]	@ (8008e58 <network_configure_activations+0x218>)
 8008d3a:	6093      	str	r3, [r2, #8]
    _features_features_2_depthwise_Conv_output_0_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 8008d3c:	4b39      	ldr	r3, [pc, #228]	@ (8008e24 <network_configure_activations+0x1e4>)
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	4a45      	ldr	r2, [pc, #276]	@ (8008e58 <network_configure_activations+0x218>)
 8008d42:	60d3      	str	r3, [r2, #12]
    _features_features_2_pointwise_Conv_output_0_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 26880);
 8008d44:	4b37      	ldr	r3, [pc, #220]	@ (8008e24 <network_configure_activations+0x1e4>)
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	f503 43d2 	add.w	r3, r3, #26880	@ 0x6900
 8008d4c:	4a43      	ldr	r2, [pc, #268]	@ (8008e5c <network_configure_activations+0x21c>)
 8008d4e:	6093      	str	r3, [r2, #8]
    _features_features_2_pointwise_Conv_output_0_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 26880);
 8008d50:	4b34      	ldr	r3, [pc, #208]	@ (8008e24 <network_configure_activations+0x1e4>)
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	f503 43d2 	add.w	r3, r3, #26880	@ 0x6900
 8008d58:	4a40      	ldr	r2, [pc, #256]	@ (8008e5c <network_configure_activations+0x21c>)
 8008d5a:	60d3      	str	r3, [r2, #12]
    _features_features_2_pointwise_Conv_output_0_output_array.data = AI_PTR(g_network_activations_map[0] + 27008);
 8008d5c:	4b31      	ldr	r3, [pc, #196]	@ (8008e24 <network_configure_activations+0x1e4>)
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	f503 43d3 	add.w	r3, r3, #27008	@ 0x6980
 8008d64:	4a3e      	ldr	r2, [pc, #248]	@ (8008e60 <network_configure_activations+0x220>)
 8008d66:	6093      	str	r3, [r2, #8]
    _features_features_2_pointwise_Conv_output_0_output_array.data_start = AI_PTR(g_network_activations_map[0] + 27008);
 8008d68:	4b2e      	ldr	r3, [pc, #184]	@ (8008e24 <network_configure_activations+0x1e4>)
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	f503 43d3 	add.w	r3, r3, #27008	@ 0x6980
 8008d70:	4a3b      	ldr	r2, [pc, #236]	@ (8008e60 <network_configure_activations+0x220>)
 8008d72:	60d3      	str	r3, [r2, #12]
    _features_features_2_relu_Clip_output_0_output_array.data = AI_PTR(g_network_activations_map[0] + 80768);
 8008d74:	4b2b      	ldr	r3, [pc, #172]	@ (8008e24 <network_configure_activations+0x1e4>)
 8008d76:	681a      	ldr	r2, [r3, #0]
 8008d78:	4b3a      	ldr	r3, [pc, #232]	@ (8008e64 <network_configure_activations+0x224>)
 8008d7a:	4413      	add	r3, r2
 8008d7c:	4a3a      	ldr	r2, [pc, #232]	@ (8008e68 <network_configure_activations+0x228>)
 8008d7e:	6093      	str	r3, [r2, #8]
    _features_features_2_relu_Clip_output_0_output_array.data_start = AI_PTR(g_network_activations_map[0] + 80768);
 8008d80:	4b28      	ldr	r3, [pc, #160]	@ (8008e24 <network_configure_activations+0x1e4>)
 8008d82:	681a      	ldr	r2, [r3, #0]
 8008d84:	4b37      	ldr	r3, [pc, #220]	@ (8008e64 <network_configure_activations+0x224>)
 8008d86:	4413      	add	r3, r2
 8008d88:	4a37      	ldr	r2, [pc, #220]	@ (8008e68 <network_configure_activations+0x228>)
 8008d8a:	60d3      	str	r3, [r2, #12]
    _features_features_4_depthwise_Conv_output_0_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 8008d8c:	4b25      	ldr	r3, [pc, #148]	@ (8008e24 <network_configure_activations+0x1e4>)
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	4a36      	ldr	r2, [pc, #216]	@ (8008e6c <network_configure_activations+0x22c>)
 8008d92:	6093      	str	r3, [r2, #8]
    _features_features_4_depthwise_Conv_output_0_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 8008d94:	4b23      	ldr	r3, [pc, #140]	@ (8008e24 <network_configure_activations+0x1e4>)
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	4a34      	ldr	r2, [pc, #208]	@ (8008e6c <network_configure_activations+0x22c>)
 8008d9a:	60d3      	str	r3, [r2, #12]
    _features_features_4_pointwise_Conv_output_0_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 16128);
 8008d9c:	4b21      	ldr	r3, [pc, #132]	@ (8008e24 <network_configure_activations+0x1e4>)
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	f503 537c 	add.w	r3, r3, #16128	@ 0x3f00
 8008da4:	4a32      	ldr	r2, [pc, #200]	@ (8008e70 <network_configure_activations+0x230>)
 8008da6:	6093      	str	r3, [r2, #8]
    _features_features_4_pointwise_Conv_output_0_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 16128);
 8008da8:	4b1e      	ldr	r3, [pc, #120]	@ (8008e24 <network_configure_activations+0x1e4>)
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	f503 537c 	add.w	r3, r3, #16128	@ 0x3f00
 8008db0:	4a2f      	ldr	r2, [pc, #188]	@ (8008e70 <network_configure_activations+0x230>)
 8008db2:	60d3      	str	r3, [r2, #12]
    _features_features_4_pointwise_Conv_output_0_output_array.data = AI_PTR(g_network_activations_map[0] + 16384);
 8008db4:	4b1b      	ldr	r3, [pc, #108]	@ (8008e24 <network_configure_activations+0x1e4>)
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8008dbc:	4a2d      	ldr	r2, [pc, #180]	@ (8008e74 <network_configure_activations+0x234>)
 8008dbe:	6093      	str	r3, [r2, #8]
    _features_features_4_pointwise_Conv_output_0_output_array.data_start = AI_PTR(g_network_activations_map[0] + 16384);
 8008dc0:	4b18      	ldr	r3, [pc, #96]	@ (8008e24 <network_configure_activations+0x1e4>)
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8008dc8:	4a2a      	ldr	r2, [pc, #168]	@ (8008e74 <network_configure_activations+0x234>)
 8008dca:	60d3      	str	r3, [r2, #12]
    _features_features_4_relu_Clip_output_0_output_array.data = AI_PTR(g_network_activations_map[0] + 48640);
 8008dcc:	4b15      	ldr	r3, [pc, #84]	@ (8008e24 <network_configure_activations+0x1e4>)
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	f503 433e 	add.w	r3, r3, #48640	@ 0xbe00
 8008dd4:	4a28      	ldr	r2, [pc, #160]	@ (8008e78 <network_configure_activations+0x238>)
 8008dd6:	6093      	str	r3, [r2, #8]
    _features_features_4_relu_Clip_output_0_output_array.data_start = AI_PTR(g_network_activations_map[0] + 48640);
 8008dd8:	4b12      	ldr	r3, [pc, #72]	@ (8008e24 <network_configure_activations+0x1e4>)
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	f503 433e 	add.w	r3, r3, #48640	@ 0xbe00
 8008de0:	4a25      	ldr	r2, [pc, #148]	@ (8008e78 <network_configure_activations+0x238>)
 8008de2:	60d3      	str	r3, [r2, #12]
    _pool_GlobalAveragePool_output_0_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 8008de4:	4b0f      	ldr	r3, [pc, #60]	@ (8008e24 <network_configure_activations+0x1e4>)
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	4a24      	ldr	r2, [pc, #144]	@ (8008e7c <network_configure_activations+0x23c>)
 8008dea:	6093      	str	r3, [r2, #8]
    _pool_GlobalAveragePool_output_0_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 8008dec:	4b0d      	ldr	r3, [pc, #52]	@ (8008e24 <network_configure_activations+0x1e4>)
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	4a22      	ldr	r2, [pc, #136]	@ (8008e7c <network_configure_activations+0x23c>)
 8008df2:	60d3      	str	r3, [r2, #12]
    output_output_array.data = AI_PTR(g_network_activations_map[0] + 512);
 8008df4:	4b0b      	ldr	r3, [pc, #44]	@ (8008e24 <network_configure_activations+0x1e4>)
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8008dfc:	4a20      	ldr	r2, [pc, #128]	@ (8008e80 <network_configure_activations+0x240>)
 8008dfe:	6093      	str	r3, [r2, #8]
    output_output_array.data_start = AI_PTR(g_network_activations_map[0] + 512);
 8008e00:	4b08      	ldr	r3, [pc, #32]	@ (8008e24 <network_configure_activations+0x1e4>)
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8008e08:	4a1d      	ldr	r2, [pc, #116]	@ (8008e80 <network_configure_activations+0x240>)
 8008e0a:	60d3      	str	r3, [r2, #12]
    return true;
 8008e0c:	2301      	movs	r3, #1
 8008e0e:	e005      	b.n	8008e1c <network_configure_activations+0x1dc>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_ACTIVATIONS);
 8008e10:	2213      	movs	r2, #19
 8008e12:	2130      	movs	r1, #48	@ 0x30
 8008e14:	6878      	ldr	r0, [r7, #4]
 8008e16:	f000 fbfb 	bl	8009610 <ai_platform_network_set_error>
  return false;
 8008e1a:	2300      	movs	r3, #0
}
 8008e1c:	4618      	mov	r0, r3
 8008e1e:	3708      	adds	r7, #8
 8008e20:	46bd      	mov	sp, r7
 8008e22:	bd80      	pop	{r7, pc}
 8008e24:	2403bd3c 	.word	0x2403bd3c
 8008e28:	00021134 	.word	0x00021134
 8008e2c:	24000014 	.word	0x24000014
 8008e30:	0002dc20 	.word	0x0002dc20
 8008e34:	24000024 	.word	0x24000024
 8008e38:	0003a70c 	.word	0x0003a70c
 8008e3c:	24000204 	.word	0x24000204
 8008e40:	24000034 	.word	0x24000034
 8008e44:	24000044 	.word	0x24000044
 8008e48:	24000054 	.word	0x24000054
 8008e4c:	24000214 	.word	0x24000214
 8008e50:	24000064 	.word	0x24000064
 8008e54:	24000074 	.word	0x24000074
 8008e58:	24000084 	.word	0x24000084
 8008e5c:	24000224 	.word	0x24000224
 8008e60:	24000094 	.word	0x24000094
 8008e64:	00013b80 	.word	0x00013b80
 8008e68:	240000a4 	.word	0x240000a4
 8008e6c:	240000b4 	.word	0x240000b4
 8008e70:	24000234 	.word	0x24000234
 8008e74:	240000c4 	.word	0x240000c4
 8008e78:	240000d4 	.word	0x240000d4
 8008e7c:	240000e4 	.word	0x240000e4
 8008e80:	240000f4 	.word	0x240000f4

08008e84 <network_configure_weights>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool network_configure_weights(
  ai_network* net_ctx, const ai_network_params* params)
{
 8008e84:	b580      	push	{r7, lr}
 8008e86:	b082      	sub	sp, #8
 8008e88:	af00      	add	r7, sp, #0
 8008e8a:	6078      	str	r0, [r7, #4]
 8008e8c:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_weights_map(g_network_weights_map, 1, params)) {
 8008e8e:	683a      	ldr	r2, [r7, #0]
 8008e90:	2101      	movs	r1, #1
 8008e92:	489a      	ldr	r0, [pc, #616]	@ (80090fc <network_configure_weights+0x278>)
 8008e94:	f000 fae4 	bl	8009460 <ai_platform_get_weights_map>
 8008e98:	4603      	mov	r3, r0
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	f000 8124 	beq.w	80090e8 <network_configure_weights+0x264>
    /* Updating weights (byte) offsets */
    
    _stem_stem_0_Conv_output_0_weights_array.format |= AI_FMT_FLAG_CONST;
 8008ea0:	4b97      	ldr	r3, [pc, #604]	@ (8009100 <network_configure_weights+0x27c>)
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008ea8:	4a95      	ldr	r2, [pc, #596]	@ (8009100 <network_configure_weights+0x27c>)
 8008eaa:	6013      	str	r3, [r2, #0]
    _stem_stem_0_Conv_output_0_weights_array.data = AI_PTR(g_network_weights_map[0] + 0);
 8008eac:	4b93      	ldr	r3, [pc, #588]	@ (80090fc <network_configure_weights+0x278>)
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	4a93      	ldr	r2, [pc, #588]	@ (8009100 <network_configure_weights+0x27c>)
 8008eb2:	6093      	str	r3, [r2, #8]
    _stem_stem_0_Conv_output_0_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 0);
 8008eb4:	4b91      	ldr	r3, [pc, #580]	@ (80090fc <network_configure_weights+0x278>)
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	4a91      	ldr	r2, [pc, #580]	@ (8009100 <network_configure_weights+0x27c>)
 8008eba:	60d3      	str	r3, [r2, #12]
    _stem_stem_0_Conv_output_0_bias_array.format |= AI_FMT_FLAG_CONST;
 8008ebc:	4b91      	ldr	r3, [pc, #580]	@ (8009104 <network_configure_weights+0x280>)
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008ec4:	4a8f      	ldr	r2, [pc, #572]	@ (8009104 <network_configure_weights+0x280>)
 8008ec6:	6013      	str	r3, [r2, #0]
    _stem_stem_0_Conv_output_0_bias_array.data = AI_PTR(g_network_weights_map[0] + 576);
 8008ec8:	4b8c      	ldr	r3, [pc, #560]	@ (80090fc <network_configure_weights+0x278>)
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	f503 7310 	add.w	r3, r3, #576	@ 0x240
 8008ed0:	4a8c      	ldr	r2, [pc, #560]	@ (8009104 <network_configure_weights+0x280>)
 8008ed2:	6093      	str	r3, [r2, #8]
    _stem_stem_0_Conv_output_0_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 576);
 8008ed4:	4b89      	ldr	r3, [pc, #548]	@ (80090fc <network_configure_weights+0x278>)
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	f503 7310 	add.w	r3, r3, #576	@ 0x240
 8008edc:	4a89      	ldr	r2, [pc, #548]	@ (8009104 <network_configure_weights+0x280>)
 8008ede:	60d3      	str	r3, [r2, #12]
    _features_features_0_depthwise_Conv_output_0_weights_array.format |= AI_FMT_FLAG_CONST;
 8008ee0:	4b89      	ldr	r3, [pc, #548]	@ (8009108 <network_configure_weights+0x284>)
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008ee8:	4a87      	ldr	r2, [pc, #540]	@ (8009108 <network_configure_weights+0x284>)
 8008eea:	6013      	str	r3, [r2, #0]
    _features_features_0_depthwise_Conv_output_0_weights_array.data = AI_PTR(g_network_weights_map[0] + 640);
 8008eec:	4b83      	ldr	r3, [pc, #524]	@ (80090fc <network_configure_weights+0x278>)
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 8008ef4:	4a84      	ldr	r2, [pc, #528]	@ (8009108 <network_configure_weights+0x284>)
 8008ef6:	6093      	str	r3, [r2, #8]
    _features_features_0_depthwise_Conv_output_0_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 640);
 8008ef8:	4b80      	ldr	r3, [pc, #512]	@ (80090fc <network_configure_weights+0x278>)
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 8008f00:	4a81      	ldr	r2, [pc, #516]	@ (8009108 <network_configure_weights+0x284>)
 8008f02:	60d3      	str	r3, [r2, #12]
    _features_features_0_depthwise_Conv_output_0_bias_array.format |= AI_FMT_FLAG_CONST;
 8008f04:	4b81      	ldr	r3, [pc, #516]	@ (800910c <network_configure_weights+0x288>)
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008f0c:	4a7f      	ldr	r2, [pc, #508]	@ (800910c <network_configure_weights+0x288>)
 8008f0e:	6013      	str	r3, [r2, #0]
    _features_features_0_depthwise_Conv_output_0_bias_array.data = AI_PTR(g_network_weights_map[0] + 1216);
 8008f10:	4b7a      	ldr	r3, [pc, #488]	@ (80090fc <network_configure_weights+0x278>)
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	f503 6398 	add.w	r3, r3, #1216	@ 0x4c0
 8008f18:	4a7c      	ldr	r2, [pc, #496]	@ (800910c <network_configure_weights+0x288>)
 8008f1a:	6093      	str	r3, [r2, #8]
    _features_features_0_depthwise_Conv_output_0_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 1216);
 8008f1c:	4b77      	ldr	r3, [pc, #476]	@ (80090fc <network_configure_weights+0x278>)
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	f503 6398 	add.w	r3, r3, #1216	@ 0x4c0
 8008f24:	4a79      	ldr	r2, [pc, #484]	@ (800910c <network_configure_weights+0x288>)
 8008f26:	60d3      	str	r3, [r2, #12]
    _features_features_0_pointwise_Conv_output_0_weights_array.format |= AI_FMT_FLAG_CONST;
 8008f28:	4b79      	ldr	r3, [pc, #484]	@ (8009110 <network_configure_weights+0x28c>)
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008f30:	4a77      	ldr	r2, [pc, #476]	@ (8009110 <network_configure_weights+0x28c>)
 8008f32:	6013      	str	r3, [r2, #0]
    _features_features_0_pointwise_Conv_output_0_weights_array.data = AI_PTR(g_network_weights_map[0] + 1280);
 8008f34:	4b71      	ldr	r3, [pc, #452]	@ (80090fc <network_configure_weights+0x278>)
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008f3c:	4a74      	ldr	r2, [pc, #464]	@ (8009110 <network_configure_weights+0x28c>)
 8008f3e:	6093      	str	r3, [r2, #8]
    _features_features_0_pointwise_Conv_output_0_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 1280);
 8008f40:	4b6e      	ldr	r3, [pc, #440]	@ (80090fc <network_configure_weights+0x278>)
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008f48:	4a71      	ldr	r2, [pc, #452]	@ (8009110 <network_configure_weights+0x28c>)
 8008f4a:	60d3      	str	r3, [r2, #12]
    _features_features_0_pointwise_Conv_output_0_bias_array.format |= AI_FMT_FLAG_CONST;
 8008f4c:	4b71      	ldr	r3, [pc, #452]	@ (8009114 <network_configure_weights+0x290>)
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008f54:	4a6f      	ldr	r2, [pc, #444]	@ (8009114 <network_configure_weights+0x290>)
 8008f56:	6013      	str	r3, [r2, #0]
    _features_features_0_pointwise_Conv_output_0_bias_array.data = AI_PTR(g_network_weights_map[0] + 3328);
 8008f58:	4b68      	ldr	r3, [pc, #416]	@ (80090fc <network_configure_weights+0x278>)
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	f503 6350 	add.w	r3, r3, #3328	@ 0xd00
 8008f60:	4a6c      	ldr	r2, [pc, #432]	@ (8009114 <network_configure_weights+0x290>)
 8008f62:	6093      	str	r3, [r2, #8]
    _features_features_0_pointwise_Conv_output_0_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 3328);
 8008f64:	4b65      	ldr	r3, [pc, #404]	@ (80090fc <network_configure_weights+0x278>)
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	f503 6350 	add.w	r3, r3, #3328	@ 0xd00
 8008f6c:	4a69      	ldr	r2, [pc, #420]	@ (8009114 <network_configure_weights+0x290>)
 8008f6e:	60d3      	str	r3, [r2, #12]
    _features_features_2_depthwise_Conv_output_0_weights_array.format |= AI_FMT_FLAG_CONST;
 8008f70:	4b69      	ldr	r3, [pc, #420]	@ (8009118 <network_configure_weights+0x294>)
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008f78:	4a67      	ldr	r2, [pc, #412]	@ (8009118 <network_configure_weights+0x294>)
 8008f7a:	6013      	str	r3, [r2, #0]
    _features_features_2_depthwise_Conv_output_0_weights_array.data = AI_PTR(g_network_weights_map[0] + 3456);
 8008f7c:	4b5f      	ldr	r3, [pc, #380]	@ (80090fc <network_configure_weights+0x278>)
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	f503 6358 	add.w	r3, r3, #3456	@ 0xd80
 8008f84:	4a64      	ldr	r2, [pc, #400]	@ (8009118 <network_configure_weights+0x294>)
 8008f86:	6093      	str	r3, [r2, #8]
    _features_features_2_depthwise_Conv_output_0_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 3456);
 8008f88:	4b5c      	ldr	r3, [pc, #368]	@ (80090fc <network_configure_weights+0x278>)
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	f503 6358 	add.w	r3, r3, #3456	@ 0xd80
 8008f90:	4a61      	ldr	r2, [pc, #388]	@ (8009118 <network_configure_weights+0x294>)
 8008f92:	60d3      	str	r3, [r2, #12]
    _features_features_2_depthwise_Conv_output_0_bias_array.format |= AI_FMT_FLAG_CONST;
 8008f94:	4b61      	ldr	r3, [pc, #388]	@ (800911c <network_configure_weights+0x298>)
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008f9c:	4a5f      	ldr	r2, [pc, #380]	@ (800911c <network_configure_weights+0x298>)
 8008f9e:	6013      	str	r3, [r2, #0]
    _features_features_2_depthwise_Conv_output_0_bias_array.data = AI_PTR(g_network_weights_map[0] + 4608);
 8008fa0:	4b56      	ldr	r3, [pc, #344]	@ (80090fc <network_configure_weights+0x278>)
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	f503 5390 	add.w	r3, r3, #4608	@ 0x1200
 8008fa8:	4a5c      	ldr	r2, [pc, #368]	@ (800911c <network_configure_weights+0x298>)
 8008faa:	6093      	str	r3, [r2, #8]
    _features_features_2_depthwise_Conv_output_0_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 4608);
 8008fac:	4b53      	ldr	r3, [pc, #332]	@ (80090fc <network_configure_weights+0x278>)
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	f503 5390 	add.w	r3, r3, #4608	@ 0x1200
 8008fb4:	4a59      	ldr	r2, [pc, #356]	@ (800911c <network_configure_weights+0x298>)
 8008fb6:	60d3      	str	r3, [r2, #12]
    _features_features_2_pointwise_Conv_output_0_weights_array.format |= AI_FMT_FLAG_CONST;
 8008fb8:	4b59      	ldr	r3, [pc, #356]	@ (8009120 <network_configure_weights+0x29c>)
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008fc0:	4a57      	ldr	r2, [pc, #348]	@ (8009120 <network_configure_weights+0x29c>)
 8008fc2:	6013      	str	r3, [r2, #0]
    _features_features_2_pointwise_Conv_output_0_weights_array.data = AI_PTR(g_network_weights_map[0] + 4736);
 8008fc4:	4b4d      	ldr	r3, [pc, #308]	@ (80090fc <network_configure_weights+0x278>)
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	f503 5394 	add.w	r3, r3, #4736	@ 0x1280
 8008fcc:	4a54      	ldr	r2, [pc, #336]	@ (8009120 <network_configure_weights+0x29c>)
 8008fce:	6093      	str	r3, [r2, #8]
    _features_features_2_pointwise_Conv_output_0_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 4736);
 8008fd0:	4b4a      	ldr	r3, [pc, #296]	@ (80090fc <network_configure_weights+0x278>)
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	f503 5394 	add.w	r3, r3, #4736	@ 0x1280
 8008fd8:	4a51      	ldr	r2, [pc, #324]	@ (8009120 <network_configure_weights+0x29c>)
 8008fda:	60d3      	str	r3, [r2, #12]
    _features_features_2_pointwise_Conv_output_0_bias_array.format |= AI_FMT_FLAG_CONST;
 8008fdc:	4b51      	ldr	r3, [pc, #324]	@ (8009124 <network_configure_weights+0x2a0>)
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008fe4:	4a4f      	ldr	r2, [pc, #316]	@ (8009124 <network_configure_weights+0x2a0>)
 8008fe6:	6013      	str	r3, [r2, #0]
    _features_features_2_pointwise_Conv_output_0_bias_array.data = AI_PTR(g_network_weights_map[0] + 12928);
 8008fe8:	4b44      	ldr	r3, [pc, #272]	@ (80090fc <network_configure_weights+0x278>)
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	f503 534a 	add.w	r3, r3, #12928	@ 0x3280
 8008ff0:	4a4c      	ldr	r2, [pc, #304]	@ (8009124 <network_configure_weights+0x2a0>)
 8008ff2:	6093      	str	r3, [r2, #8]
    _features_features_2_pointwise_Conv_output_0_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 12928);
 8008ff4:	4b41      	ldr	r3, [pc, #260]	@ (80090fc <network_configure_weights+0x278>)
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	f503 534a 	add.w	r3, r3, #12928	@ 0x3280
 8008ffc:	4a49      	ldr	r2, [pc, #292]	@ (8009124 <network_configure_weights+0x2a0>)
 8008ffe:	60d3      	str	r3, [r2, #12]
    _features_features_4_depthwise_Conv_output_0_weights_array.format |= AI_FMT_FLAG_CONST;
 8009000:	4b49      	ldr	r3, [pc, #292]	@ (8009128 <network_configure_weights+0x2a4>)
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009008:	4a47      	ldr	r2, [pc, #284]	@ (8009128 <network_configure_weights+0x2a4>)
 800900a:	6013      	str	r3, [r2, #0]
    _features_features_4_depthwise_Conv_output_0_weights_array.data = AI_PTR(g_network_weights_map[0] + 13184);
 800900c:	4b3b      	ldr	r3, [pc, #236]	@ (80090fc <network_configure_weights+0x278>)
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	f503 534e 	add.w	r3, r3, #13184	@ 0x3380
 8009014:	4a44      	ldr	r2, [pc, #272]	@ (8009128 <network_configure_weights+0x2a4>)
 8009016:	6093      	str	r3, [r2, #8]
    _features_features_4_depthwise_Conv_output_0_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 13184);
 8009018:	4b38      	ldr	r3, [pc, #224]	@ (80090fc <network_configure_weights+0x278>)
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	f503 534e 	add.w	r3, r3, #13184	@ 0x3380
 8009020:	4a41      	ldr	r2, [pc, #260]	@ (8009128 <network_configure_weights+0x2a4>)
 8009022:	60d3      	str	r3, [r2, #12]
    _features_features_4_depthwise_Conv_output_0_bias_array.format |= AI_FMT_FLAG_CONST;
 8009024:	4b41      	ldr	r3, [pc, #260]	@ (800912c <network_configure_weights+0x2a8>)
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800902c:	4a3f      	ldr	r2, [pc, #252]	@ (800912c <network_configure_weights+0x2a8>)
 800902e:	6013      	str	r3, [r2, #0]
    _features_features_4_depthwise_Conv_output_0_bias_array.data = AI_PTR(g_network_weights_map[0] + 15488);
 8009030:	4b32      	ldr	r3, [pc, #200]	@ (80090fc <network_configure_weights+0x278>)
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	f503 5372 	add.w	r3, r3, #15488	@ 0x3c80
 8009038:	4a3c      	ldr	r2, [pc, #240]	@ (800912c <network_configure_weights+0x2a8>)
 800903a:	6093      	str	r3, [r2, #8]
    _features_features_4_depthwise_Conv_output_0_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 15488);
 800903c:	4b2f      	ldr	r3, [pc, #188]	@ (80090fc <network_configure_weights+0x278>)
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	f503 5372 	add.w	r3, r3, #15488	@ 0x3c80
 8009044:	4a39      	ldr	r2, [pc, #228]	@ (800912c <network_configure_weights+0x2a8>)
 8009046:	60d3      	str	r3, [r2, #12]
    _features_features_4_pointwise_Conv_output_0_weights_array.format |= AI_FMT_FLAG_CONST;
 8009048:	4b39      	ldr	r3, [pc, #228]	@ (8009130 <network_configure_weights+0x2ac>)
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009050:	4a37      	ldr	r2, [pc, #220]	@ (8009130 <network_configure_weights+0x2ac>)
 8009052:	6013      	str	r3, [r2, #0]
    _features_features_4_pointwise_Conv_output_0_weights_array.data = AI_PTR(g_network_weights_map[0] + 15744);
 8009054:	4b29      	ldr	r3, [pc, #164]	@ (80090fc <network_configure_weights+0x278>)
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	f503 5376 	add.w	r3, r3, #15744	@ 0x3d80
 800905c:	4a34      	ldr	r2, [pc, #208]	@ (8009130 <network_configure_weights+0x2ac>)
 800905e:	6093      	str	r3, [r2, #8]
    _features_features_4_pointwise_Conv_output_0_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 15744);
 8009060:	4b26      	ldr	r3, [pc, #152]	@ (80090fc <network_configure_weights+0x278>)
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	f503 5376 	add.w	r3, r3, #15744	@ 0x3d80
 8009068:	4a31      	ldr	r2, [pc, #196]	@ (8009130 <network_configure_weights+0x2ac>)
 800906a:	60d3      	str	r3, [r2, #12]
    _features_features_4_pointwise_Conv_output_0_bias_array.format |= AI_FMT_FLAG_CONST;
 800906c:	4b31      	ldr	r3, [pc, #196]	@ (8009134 <network_configure_weights+0x2b0>)
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009074:	4a2f      	ldr	r2, [pc, #188]	@ (8009134 <network_configure_weights+0x2b0>)
 8009076:	6013      	str	r3, [r2, #0]
    _features_features_4_pointwise_Conv_output_0_bias_array.data = AI_PTR(g_network_weights_map[0] + 48512);
 8009078:	4b20      	ldr	r3, [pc, #128]	@ (80090fc <network_configure_weights+0x278>)
 800907a:	681a      	ldr	r2, [r3, #0]
 800907c:	f64b 5380 	movw	r3, #48512	@ 0xbd80
 8009080:	4413      	add	r3, r2
 8009082:	4a2c      	ldr	r2, [pc, #176]	@ (8009134 <network_configure_weights+0x2b0>)
 8009084:	6093      	str	r3, [r2, #8]
    _features_features_4_pointwise_Conv_output_0_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 48512);
 8009086:	4b1d      	ldr	r3, [pc, #116]	@ (80090fc <network_configure_weights+0x278>)
 8009088:	681a      	ldr	r2, [r3, #0]
 800908a:	f64b 5380 	movw	r3, #48512	@ 0xbd80
 800908e:	4413      	add	r3, r2
 8009090:	4a28      	ldr	r2, [pc, #160]	@ (8009134 <network_configure_weights+0x2b0>)
 8009092:	60d3      	str	r3, [r2, #12]
    output_weights_array.format |= AI_FMT_FLAG_CONST;
 8009094:	4b28      	ldr	r3, [pc, #160]	@ (8009138 <network_configure_weights+0x2b4>)
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800909c:	4a26      	ldr	r2, [pc, #152]	@ (8009138 <network_configure_weights+0x2b4>)
 800909e:	6013      	str	r3, [r2, #0]
    output_weights_array.data = AI_PTR(g_network_weights_map[0] + 49024);
 80090a0:	4b16      	ldr	r3, [pc, #88]	@ (80090fc <network_configure_weights+0x278>)
 80090a2:	681a      	ldr	r2, [r3, #0]
 80090a4:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 80090a8:	4413      	add	r3, r2
 80090aa:	4a23      	ldr	r2, [pc, #140]	@ (8009138 <network_configure_weights+0x2b4>)
 80090ac:	6093      	str	r3, [r2, #8]
    output_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 49024);
 80090ae:	4b13      	ldr	r3, [pc, #76]	@ (80090fc <network_configure_weights+0x278>)
 80090b0:	681a      	ldr	r2, [r3, #0]
 80090b2:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 80090b6:	4413      	add	r3, r2
 80090b8:	4a1f      	ldr	r2, [pc, #124]	@ (8009138 <network_configure_weights+0x2b4>)
 80090ba:	60d3      	str	r3, [r2, #12]
    output_bias_array.format |= AI_FMT_FLAG_CONST;
 80090bc:	4b1f      	ldr	r3, [pc, #124]	@ (800913c <network_configure_weights+0x2b8>)
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80090c4:	4a1d      	ldr	r2, [pc, #116]	@ (800913c <network_configure_weights+0x2b8>)
 80090c6:	6013      	str	r3, [r2, #0]
    output_bias_array.data = AI_PTR(g_network_weights_map[0] + 50048);
 80090c8:	4b0c      	ldr	r3, [pc, #48]	@ (80090fc <network_configure_weights+0x278>)
 80090ca:	681a      	ldr	r2, [r3, #0]
 80090cc:	f24c 3380 	movw	r3, #50048	@ 0xc380
 80090d0:	4413      	add	r3, r2
 80090d2:	4a1a      	ldr	r2, [pc, #104]	@ (800913c <network_configure_weights+0x2b8>)
 80090d4:	6093      	str	r3, [r2, #8]
    output_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 50048);
 80090d6:	4b09      	ldr	r3, [pc, #36]	@ (80090fc <network_configure_weights+0x278>)
 80090d8:	681a      	ldr	r2, [r3, #0]
 80090da:	f24c 3380 	movw	r3, #50048	@ 0xc380
 80090de:	4413      	add	r3, r2
 80090e0:	4a16      	ldr	r2, [pc, #88]	@ (800913c <network_configure_weights+0x2b8>)
 80090e2:	60d3      	str	r3, [r2, #12]
    return true;
 80090e4:	2301      	movs	r3, #1
 80090e6:	e005      	b.n	80090f4 <network_configure_weights+0x270>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_WEIGHTS);
 80090e8:	2212      	movs	r2, #18
 80090ea:	2130      	movs	r1, #48	@ 0x30
 80090ec:	6878      	ldr	r0, [r7, #4]
 80090ee:	f000 fa8f 	bl	8009610 <ai_platform_network_set_error>
  return false;
 80090f2:	2300      	movs	r3, #0
}
 80090f4:	4618      	mov	r0, r3
 80090f6:	3708      	adds	r7, #8
 80090f8:	46bd      	mov	sp, r7
 80090fa:	bd80      	pop	{r7, pc}
 80090fc:	2403bd40 	.word	0x2403bd40
 8009100:	24000104 	.word	0x24000104
 8009104:	24000114 	.word	0x24000114
 8009108:	24000124 	.word	0x24000124
 800910c:	24000134 	.word	0x24000134
 8009110:	24000144 	.word	0x24000144
 8009114:	24000154 	.word	0x24000154
 8009118:	24000164 	.word	0x24000164
 800911c:	24000174 	.word	0x24000174
 8009120:	24000184 	.word	0x24000184
 8009124:	24000194 	.word	0x24000194
 8009128:	240001a4 	.word	0x240001a4
 800912c:	240001b4 	.word	0x240001b4
 8009130:	240001c4 	.word	0x240001c4
 8009134:	240001d4 	.word	0x240001d4
 8009138:	240001e4 	.word	0x240001e4
 800913c:	240001f4 	.word	0x240001f4

08009140 <ai_network_get_error>:
}


AI_API_ENTRY
ai_error ai_network_get_error(ai_handle network)
{
 8009140:	b580      	push	{r7, lr}
 8009142:	b082      	sub	sp, #8
 8009144:	af00      	add	r7, sp, #0
 8009146:	6078      	str	r0, [r7, #4]
  return ai_platform_network_get_error(network);
 8009148:	6878      	ldr	r0, [r7, #4]
 800914a:	f000 fa55 	bl	80095f8 <ai_platform_network_get_error>
 800914e:	4603      	mov	r3, r0
}
 8009150:	4618      	mov	r0, r3
 8009152:	3708      	adds	r7, #8
 8009154:	46bd      	mov	sp, r7
 8009156:	bd80      	pop	{r7, pc}

08009158 <ai_network_create>:


AI_API_ENTRY
ai_error ai_network_create(
  ai_handle* network, const ai_buffer* network_config)
{
 8009158:	b580      	push	{r7, lr}
 800915a:	b084      	sub	sp, #16
 800915c:	af02      	add	r7, sp, #8
 800915e:	6078      	str	r0, [r7, #4]
 8009160:	6039      	str	r1, [r7, #0]
  return ai_platform_network_create(
 8009162:	2300      	movs	r3, #0
 8009164:	9301      	str	r3, [sp, #4]
 8009166:	2305      	movs	r3, #5
 8009168:	9300      	str	r3, [sp, #0]
 800916a:	2301      	movs	r3, #1
 800916c:	4a04      	ldr	r2, [pc, #16]	@ (8009180 <ai_network_create+0x28>)
 800916e:	6839      	ldr	r1, [r7, #0]
 8009170:	6878      	ldr	r0, [r7, #4]
 8009172:	f000 fb43 	bl	80097fc <ai_platform_network_create>
 8009176:	4603      	mov	r3, r0
    network, network_config, 
    AI_CONTEXT_OBJ(&AI_NET_OBJ_INSTANCE),
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
 8009178:	4618      	mov	r0, r3
 800917a:	3708      	adds	r7, #8
 800917c:	46bd      	mov	sp, r7
 800917e:	bd80      	pop	{r7, pc}
 8009180:	240011fc 	.word	0x240011fc

08009184 <ai_network_create_and_init>:


AI_API_ENTRY
ai_error ai_network_create_and_init(
  ai_handle* network, const ai_handle activations[], const ai_handle weights[])
{
 8009184:	b580      	push	{r7, lr}
 8009186:	b094      	sub	sp, #80	@ 0x50
 8009188:	af00      	add	r7, sp, #0
 800918a:	60f8      	str	r0, [r7, #12]
 800918c:	60b9      	str	r1, [r7, #8]
 800918e:	607a      	str	r2, [r7, #4]
  ai_error err;
  ai_network_params params;

  err = ai_network_create(network, AI_NETWORK_DATA_CONFIG);
 8009190:	2100      	movs	r1, #0
 8009192:	68f8      	ldr	r0, [r7, #12]
 8009194:	f7ff ffe0 	bl	8009158 <ai_network_create>
 8009198:	4603      	mov	r3, r0
 800919a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (err.type != AI_ERROR_NONE) {
 800919c:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d001      	beq.n	80091a8 <ai_network_create_and_init+0x24>
    return err;
 80091a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80091a6:	e067      	b.n	8009278 <ai_network_create_and_init+0xf4>
  }
  
  if (ai_network_data_params_get(&params) != true) {
 80091a8:	f107 0310 	add.w	r3, r7, #16
 80091ac:	4618      	mov	r0, r3
 80091ae:	f000 f8e7 	bl	8009380 <ai_network_data_params_get>
 80091b2:	4603      	mov	r3, r0
 80091b4:	f083 0301 	eor.w	r3, r3, #1
 80091b8:	b2db      	uxtb	r3, r3
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	d008      	beq.n	80091d0 <ai_network_create_and_init+0x4c>
    err = ai_network_get_error(*network);
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	4618      	mov	r0, r3
 80091c4:	f7ff ffbc 	bl	8009140 <ai_network_get_error>
 80091c8:	4603      	mov	r3, r0
 80091ca:	64bb      	str	r3, [r7, #72]	@ 0x48
    return err;
 80091cc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80091ce:	e053      	b.n	8009278 <ai_network_create_and_init+0xf4>
  }
#if defined(AI_NETWORK_DATA_ACTIVATIONS_COUNT)
  /* set the addresses of the activations buffers */
  for (ai_u16 idx=0; activations && idx<params.map_activations.size; idx++) {
 80091d0:	2300      	movs	r3, #0
 80091d2:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 80091d6:	e012      	b.n	80091fe <ai_network_create_and_init+0x7a>
    AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_activations, idx, activations[idx]);
 80091d8:	f8b7 104e 	ldrh.w	r1, [r7, #78]	@ 0x4e
 80091dc:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80091e0:	009b      	lsls	r3, r3, #2
 80091e2:	68ba      	ldr	r2, [r7, #8]
 80091e4:	4413      	add	r3, r2
 80091e6:	681a      	ldr	r2, [r3, #0]
 80091e8:	f107 0310 	add.w	r3, r7, #16
 80091ec:	330c      	adds	r3, #12
 80091ee:	4618      	mov	r0, r3
 80091f0:	f000 f928 	bl	8009444 <ai_buffer_array_item_set_address>
  for (ai_u16 idx=0; activations && idx<params.map_activations.size; idx++) {
 80091f4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80091f8:	3301      	adds	r3, #1
 80091fa:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 80091fe:	68bb      	ldr	r3, [r7, #8]
 8009200:	2b00      	cmp	r3, #0
 8009202:	d004      	beq.n	800920e <ai_network_create_and_init+0x8a>
 8009204:	8bfb      	ldrh	r3, [r7, #30]
 8009206:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 800920a:	429a      	cmp	r2, r3
 800920c:	d3e4      	bcc.n	80091d8 <ai_network_create_and_init+0x54>
  }
#endif
#if defined(AI_NETWORK_DATA_WEIGHTS_COUNT)
  /* set the addresses of the weight buffers */
  for (ai_u16 idx=0; weights && idx<params.map_weights.size; idx++) {
 800920e:	2300      	movs	r3, #0
 8009210:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 8009214:	e012      	b.n	800923c <ai_network_create_and_init+0xb8>
    AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_weights, idx, weights[idx]);
 8009216:	f8b7 104c 	ldrh.w	r1, [r7, #76]	@ 0x4c
 800921a:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800921e:	009b      	lsls	r3, r3, #2
 8009220:	687a      	ldr	r2, [r7, #4]
 8009222:	4413      	add	r3, r2
 8009224:	681a      	ldr	r2, [r3, #0]
 8009226:	f107 0310 	add.w	r3, r7, #16
 800922a:	3304      	adds	r3, #4
 800922c:	4618      	mov	r0, r3
 800922e:	f000 f909 	bl	8009444 <ai_buffer_array_item_set_address>
  for (ai_u16 idx=0; weights && idx<params.map_weights.size; idx++) {
 8009232:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8009236:	3301      	adds	r3, #1
 8009238:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	2b00      	cmp	r3, #0
 8009240:	d004      	beq.n	800924c <ai_network_create_and_init+0xc8>
 8009242:	8afb      	ldrh	r3, [r7, #22]
 8009244:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 8009248:	429a      	cmp	r2, r3
 800924a:	d3e4      	bcc.n	8009216 <ai_network_create_and_init+0x92>
  }
#endif
  if (ai_network_init(*network, &params) != true) {
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	f107 0210 	add.w	r2, r7, #16
 8009254:	4611      	mov	r1, r2
 8009256:	4618      	mov	r0, r3
 8009258:	f000 f846 	bl	80092e8 <ai_network_init>
 800925c:	4603      	mov	r3, r0
 800925e:	f083 0301 	eor.w	r3, r3, #1
 8009262:	b2db      	uxtb	r3, r3
 8009264:	2b00      	cmp	r3, #0
 8009266:	d006      	beq.n	8009276 <ai_network_create_and_init+0xf2>
    err = ai_network_get_error(*network);
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	4618      	mov	r0, r3
 800926e:	f7ff ff67 	bl	8009140 <ai_network_get_error>
 8009272:	4603      	mov	r3, r0
 8009274:	64bb      	str	r3, [r7, #72]	@ 0x48
  }
  return err;
 8009276:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8009278:	4618      	mov	r0, r3
 800927a:	3750      	adds	r7, #80	@ 0x50
 800927c:	46bd      	mov	sp, r7
 800927e:	bd80      	pop	{r7, pc}

08009280 <ai_network_inputs_get>:


AI_API_ENTRY
ai_buffer* ai_network_inputs_get(ai_handle network, ai_u16 *n_buffer)
{
 8009280:	b580      	push	{r7, lr}
 8009282:	b082      	sub	sp, #8
 8009284:	af00      	add	r7, sp, #0
 8009286:	6078      	str	r0, [r7, #4]
 8009288:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	2b00      	cmp	r3, #0
 800928e:	d104      	bne.n	800929a <ai_network_inputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 8009290:	4b06      	ldr	r3, [pc, #24]	@ (80092ac <ai_network_inputs_get+0x2c>)
 8009292:	607b      	str	r3, [r7, #4]
    AI_NETWORK_OBJ(network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	4a06      	ldr	r2, [pc, #24]	@ (80092b0 <ai_network_inputs_get+0x30>)
 8009298:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_inputs_get(network, n_buffer);
 800929a:	6839      	ldr	r1, [r7, #0]
 800929c:	6878      	ldr	r0, [r7, #4]
 800929e:	f000 f9bd 	bl	800961c <ai_platform_inputs_get>
 80092a2:	4603      	mov	r3, r0
}
 80092a4:	4618      	mov	r0, r3
 80092a6:	3708      	adds	r7, #8
 80092a8:	46bd      	mov	sp, r7
 80092aa:	bd80      	pop	{r7, pc}
 80092ac:	240011fc 	.word	0x240011fc
 80092b0:	a1c00100 	.word	0xa1c00100

080092b4 <ai_network_outputs_get>:


AI_API_ENTRY
ai_buffer* ai_network_outputs_get(ai_handle network, ai_u16 *n_buffer)
{
 80092b4:	b580      	push	{r7, lr}
 80092b6:	b082      	sub	sp, #8
 80092b8:	af00      	add	r7, sp, #0
 80092ba:	6078      	str	r0, [r7, #4]
 80092bc:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d104      	bne.n	80092ce <ai_network_outputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 80092c4:	4b06      	ldr	r3, [pc, #24]	@ (80092e0 <ai_network_outputs_get+0x2c>)
 80092c6:	607b      	str	r3, [r7, #4]
    AI_NETWORK_OBJ(network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	4a06      	ldr	r2, [pc, #24]	@ (80092e4 <ai_network_outputs_get+0x30>)
 80092cc:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_outputs_get(network, n_buffer);
 80092ce:	6839      	ldr	r1, [r7, #0]
 80092d0:	6878      	ldr	r0, [r7, #4]
 80092d2:	f000 fa1d 	bl	8009710 <ai_platform_outputs_get>
 80092d6:	4603      	mov	r3, r0
}
 80092d8:	4618      	mov	r0, r3
 80092da:	3708      	adds	r7, #8
 80092dc:	46bd      	mov	sp, r7
 80092de:	bd80      	pop	{r7, pc}
 80092e0:	240011fc 	.word	0x240011fc
 80092e4:	a1c00100 	.word	0xa1c00100

080092e8 <ai_network_init>:


AI_API_ENTRY
ai_bool ai_network_init(
  ai_handle network, const ai_network_params* params)
{
 80092e8:	b580      	push	{r7, lr}
 80092ea:	b084      	sub	sp, #16
 80092ec:	af00      	add	r7, sp, #0
 80092ee:	6078      	str	r0, [r7, #4]
 80092f0:	6039      	str	r1, [r7, #0]
  ai_network* net_ctx = AI_NETWORK_OBJ(ai_platform_network_init(network, params));
 80092f2:	6839      	ldr	r1, [r7, #0]
 80092f4:	6878      	ldr	r0, [r7, #4]
 80092f6:	f000 fac3 	bl	8009880 <ai_platform_network_init>
 80092fa:	60f8      	str	r0, [r7, #12]
  ai_bool ok = true;
 80092fc:	2301      	movs	r3, #1
 80092fe:	72fb      	strb	r3, [r7, #11]

  if (!net_ctx) return false;
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	2b00      	cmp	r3, #0
 8009304:	d101      	bne.n	800930a <ai_network_init+0x22>
 8009306:	2300      	movs	r3, #0
 8009308:	e026      	b.n	8009358 <ai_network_init+0x70>
  ok &= network_configure_weights(net_ctx, params);
 800930a:	6839      	ldr	r1, [r7, #0]
 800930c:	68f8      	ldr	r0, [r7, #12]
 800930e:	f7ff fdb9 	bl	8008e84 <network_configure_weights>
 8009312:	4603      	mov	r3, r0
 8009314:	461a      	mov	r2, r3
 8009316:	7afb      	ldrb	r3, [r7, #11]
 8009318:	4013      	ands	r3, r2
 800931a:	2b00      	cmp	r3, #0
 800931c:	bf14      	ite	ne
 800931e:	2301      	movne	r3, #1
 8009320:	2300      	moveq	r3, #0
 8009322:	72fb      	strb	r3, [r7, #11]
  ok &= network_configure_activations(net_ctx, params);
 8009324:	6839      	ldr	r1, [r7, #0]
 8009326:	68f8      	ldr	r0, [r7, #12]
 8009328:	f7ff fc8a 	bl	8008c40 <network_configure_activations>
 800932c:	4603      	mov	r3, r0
 800932e:	461a      	mov	r2, r3
 8009330:	7afb      	ldrb	r3, [r7, #11]
 8009332:	4013      	ands	r3, r2
 8009334:	2b00      	cmp	r3, #0
 8009336:	bf14      	ite	ne
 8009338:	2301      	movne	r3, #1
 800933a:	2300      	moveq	r3, #0
 800933c:	72fb      	strb	r3, [r7, #11]

  ok &= ai_platform_network_post_init(network);
 800933e:	6878      	ldr	r0, [r7, #4]
 8009340:	f000 fb40 	bl	80099c4 <ai_platform_network_post_init>
 8009344:	4603      	mov	r3, r0
 8009346:	461a      	mov	r2, r3
 8009348:	7afb      	ldrb	r3, [r7, #11]
 800934a:	4013      	ands	r3, r2
 800934c:	2b00      	cmp	r3, #0
 800934e:	bf14      	ite	ne
 8009350:	2301      	movne	r3, #1
 8009352:	2300      	moveq	r3, #0
 8009354:	72fb      	strb	r3, [r7, #11]

  return ok;
 8009356:	7afb      	ldrb	r3, [r7, #11]
}
 8009358:	4618      	mov	r0, r3
 800935a:	3710      	adds	r7, #16
 800935c:	46bd      	mov	sp, r7
 800935e:	bd80      	pop	{r7, pc}

08009360 <ai_network_run>:


AI_API_ENTRY
ai_i32 ai_network_run(
  ai_handle network, const ai_buffer* input, ai_buffer* output)
{
 8009360:	b580      	push	{r7, lr}
 8009362:	b084      	sub	sp, #16
 8009364:	af00      	add	r7, sp, #0
 8009366:	60f8      	str	r0, [r7, #12]
 8009368:	60b9      	str	r1, [r7, #8]
 800936a:	607a      	str	r2, [r7, #4]
  return ai_platform_network_process(network, input, output);
 800936c:	687a      	ldr	r2, [r7, #4]
 800936e:	68b9      	ldr	r1, [r7, #8]
 8009370:	68f8      	ldr	r0, [r7, #12]
 8009372:	f000 fb53 	bl	8009a1c <ai_platform_network_process>
 8009376:	4603      	mov	r3, r0
}
 8009378:	4618      	mov	r0, r3
 800937a:	3710      	adds	r7, #16
 800937c:	46bd      	mov	sp, r7
 800937e:	bd80      	pop	{r7, pc}

08009380 <ai_network_data_params_get>:
 * @ingroup network_data
 * @return true if a valid configuration is present, false otherwise
 */
AI_API_ENTRY
ai_bool ai_network_data_params_get(ai_network_params* params)
{
 8009380:	b580      	push	{r7, lr}
 8009382:	b086      	sub	sp, #24
 8009384:	af00      	add	r7, sp, #0
 8009386:	6078      	str	r0, [r7, #4]
  if (!params) return false;
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	2b00      	cmp	r3, #0
 800938c:	d101      	bne.n	8009392 <ai_network_data_params_get+0x12>
 800938e:	2300      	movs	r3, #0
 8009390:	e016      	b.n	80093c0 <ai_network_data_params_get+0x40>
  
  const ai_buffer_array map_activations = 
 8009392:	4a0d      	ldr	r2, [pc, #52]	@ (80093c8 <ai_network_data_params_get+0x48>)
 8009394:	f107 0310 	add.w	r3, r7, #16
 8009398:	e892 0003 	ldmia.w	r2, {r0, r1}
 800939c:	e883 0003 	stmia.w	r3, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_NETWORK_DATA_ACTIVATIONS_COUNT, g_network_data_map_activations);
  
  const ai_buffer_array map_weights = 
 80093a0:	4a0a      	ldr	r2, [pc, #40]	@ (80093cc <ai_network_data_params_get+0x4c>)
 80093a2:	f107 0308 	add.w	r3, r7, #8
 80093a6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80093aa:	e883 0003 	stmia.w	r3, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_NETWORK_DATA_WEIGHTS_COUNT, g_network_data_map_weights);

  return ai_platform_bind_network_params(params, &map_weights, &map_activations);
 80093ae:	f107 0210 	add.w	r2, r7, #16
 80093b2:	f107 0308 	add.w	r3, r7, #8
 80093b6:	4619      	mov	r1, r3
 80093b8:	6878      	ldr	r0, [r7, #4]
 80093ba:	f000 f903 	bl	80095c4 <ai_platform_bind_network_params>
 80093be:	4603      	mov	r3, r0
}
 80093c0:	4618      	mov	r0, r3
 80093c2:	3718      	adds	r7, #24
 80093c4:	46bd      	mov	sp, r7
 80093c6:	bd80      	pop	{r7, pc}
 80093c8:	0800f660 	.word	0x0800f660
 80093cc:	0800f668 	.word	0x0800f668

080093d0 <ai_buffer_get_size>:
 80093d0:	b348      	cbz	r0, 8009426 <ai_buffer_get_size+0x56>
 80093d2:	4b15      	ldr	r3, [pc, #84]	@ (8009428 <ai_buffer_get_size+0x58>)
 80093d4:	b430      	push	{r4, r5}
 80093d6:	6802      	ldr	r2, [r0, #0]
 80093d8:	4d14      	ldr	r5, [pc, #80]	@ (800942c <ai_buffer_get_size+0x5c>)
 80093da:	4013      	ands	r3, r2
 80093dc:	6984      	ldr	r4, [r0, #24]
 80093de:	42ab      	cmp	r3, r5
 80093e0:	6862      	ldr	r2, [r4, #4]
 80093e2:	d103      	bne.n	80093ec <ai_buffer_get_size+0x1c>
 80093e4:	b111      	cbz	r1, 80093ec <ai_buffer_get_size+0x1c>
 80093e6:	321f      	adds	r2, #31
 80093e8:	f022 021f 	bic.w	r2, r2, #31
 80093ec:	7d03      	ldrb	r3, [r0, #20]
 80093ee:	6941      	ldr	r1, [r0, #20]
 80093f0:	f1a3 0301 	sub.w	r3, r3, #1
 80093f4:	f3c1 2017 	ubfx	r0, r1, #8, #24
 80093f8:	fab3 f383 	clz	r3, r3
 80093fc:	095b      	lsrs	r3, r3, #5
 80093fe:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 8009402:	da0c      	bge.n	800941e <ai_buffer_get_size+0x4e>
 8009404:	2b01      	cmp	r3, #1
 8009406:	d103      	bne.n	8009410 <ai_buffer_get_size+0x40>
 8009408:	2802      	cmp	r0, #2
 800940a:	f04f 0302 	mov.w	r3, #2
 800940e:	d006      	beq.n	800941e <ai_buffer_get_size+0x4e>
 8009410:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 8009414:	3301      	adds	r3, #1
 8009416:	4298      	cmp	r0, r3
 8009418:	fb01 f202 	mul.w	r2, r1, r2
 800941c:	d1f2      	bne.n	8009404 <ai_buffer_get_size+0x34>
 800941e:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
 8009422:	bc30      	pop	{r4, r5}
 8009424:	4770      	bx	lr
 8009426:	4770      	bx	lr
 8009428:	017fffff 	.word	0x017fffff
 800942c:	000400c0 	.word	0x000400c0

08009430 <ai_buffer_array_sane>:
 8009430:	b138      	cbz	r0, 8009442 <ai_buffer_array_sane+0x12>
 8009432:	6843      	ldr	r3, [r0, #4]
 8009434:	b123      	cbz	r3, 8009440 <ai_buffer_array_sane+0x10>
 8009436:	8840      	ldrh	r0, [r0, #2]
 8009438:	3800      	subs	r0, #0
 800943a:	bf18      	it	ne
 800943c:	2001      	movne	r0, #1
 800943e:	4770      	bx	lr
 8009440:	4618      	mov	r0, r3
 8009442:	4770      	bx	lr

08009444 <ai_buffer_array_item_set_address>:
 8009444:	b158      	cbz	r0, 800945e <ai_buffer_array_item_set_address+0x1a>
 8009446:	6843      	ldr	r3, [r0, #4]
 8009448:	b143      	cbz	r3, 800945c <ai_buffer_array_item_set_address+0x18>
 800944a:	8840      	ldrh	r0, [r0, #2]
 800944c:	b138      	cbz	r0, 800945e <ai_buffer_array_item_set_address+0x1a>
 800944e:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8009452:	2001      	movs	r0, #1
 8009454:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8009458:	605a      	str	r2, [r3, #4]
 800945a:	4770      	bx	lr
 800945c:	4618      	mov	r0, r3
 800945e:	4770      	bx	lr

08009460 <ai_platform_get_weights_map>:
 8009460:	2900      	cmp	r1, #0
 8009462:	bf18      	it	ne
 8009464:	2800      	cmpne	r0, #0
 8009466:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009468:	bf0c      	ite	eq
 800946a:	2401      	moveq	r4, #1
 800946c:	2400      	movne	r4, #0
 800946e:	2a00      	cmp	r2, #0
 8009470:	bf08      	it	eq
 8009472:	f044 0401 	orreq.w	r4, r4, #1
 8009476:	b114      	cbz	r4, 800947e <ai_platform_get_weights_map+0x1e>
 8009478:	2400      	movs	r4, #0
 800947a:	4620      	mov	r0, r4
 800947c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800947e:	4616      	mov	r6, r2
 8009480:	4b22      	ldr	r3, [pc, #136]	@ (800950c <ai_platform_get_weights_map+0xac>)
 8009482:	6812      	ldr	r2, [r2, #0]
 8009484:	4605      	mov	r5, r0
 8009486:	460f      	mov	r7, r1
 8009488:	429a      	cmp	r2, r3
 800948a:	d024      	beq.n	80094d6 <ai_platform_get_weights_map+0x76>
 800948c:	6870      	ldr	r0, [r6, #4]
 800948e:	2800      	cmp	r0, #0
 8009490:	d0f2      	beq.n	8009478 <ai_platform_get_weights_map+0x18>
 8009492:	6806      	ldr	r6, [r0, #0]
 8009494:	429e      	cmp	r6, r3
 8009496:	d006      	beq.n	80094a6 <ai_platform_get_weights_map+0x46>
 8009498:	f1a1 0401 	sub.w	r4, r1, #1
 800949c:	6028      	str	r0, [r5, #0]
 800949e:	fab4 f484 	clz	r4, r4
 80094a2:	0964      	lsrs	r4, r4, #5
 80094a4:	e7e9      	b.n	800947a <ai_platform_get_weights_map+0x1a>
 80094a6:	3d04      	subs	r5, #4
 80094a8:	4601      	mov	r1, r0
 80094aa:	4623      	mov	r3, r4
 80094ac:	e004      	b.n	80094b8 <ai_platform_get_weights_map+0x58>
 80094ae:	3301      	adds	r3, #1
 80094b0:	f845 2f04 	str.w	r2, [r5, #4]!
 80094b4:	429f      	cmp	r7, r3
 80094b6:	d903      	bls.n	80094c0 <ai_platform_get_weights_map+0x60>
 80094b8:	f851 2f04 	ldr.w	r2, [r1, #4]!
 80094bc:	42b2      	cmp	r2, r6
 80094be:	d1f6      	bne.n	80094ae <ai_platform_get_weights_map+0x4e>
 80094c0:	429f      	cmp	r7, r3
 80094c2:	d1da      	bne.n	800947a <ai_platform_get_weights_map+0x1a>
 80094c4:	1c79      	adds	r1, r7, #1
 80094c6:	4b11      	ldr	r3, [pc, #68]	@ (800950c <ai_platform_get_weights_map+0xac>)
 80094c8:	f850 4021 	ldr.w	r4, [r0, r1, lsl #2]
 80094cc:	1ae4      	subs	r4, r4, r3
 80094ce:	fab4 f484 	clz	r4, r4
 80094d2:	0964      	lsrs	r4, r4, #5
 80094d4:	e7d1      	b.n	800947a <ai_platform_get_weights_map+0x1a>
 80094d6:	1d30      	adds	r0, r6, #4
 80094d8:	f7ff ffaa 	bl	8009430 <ai_buffer_array_sane>
 80094dc:	2800      	cmp	r0, #0
 80094de:	d0cb      	beq.n	8009478 <ai_platform_get_weights_map+0x18>
 80094e0:	88f3      	ldrh	r3, [r6, #6]
 80094e2:	429f      	cmp	r7, r3
 80094e4:	d1c8      	bne.n	8009478 <ai_platform_get_weights_map+0x18>
 80094e6:	3d04      	subs	r5, #4
 80094e8:	4622      	mov	r2, r4
 80094ea:	e004      	b.n	80094f6 <ai_platform_get_weights_map+0x96>
 80094ec:	3201      	adds	r2, #1
 80094ee:	f845 3f04 	str.w	r3, [r5, #4]!
 80094f2:	4297      	cmp	r7, r2
 80094f4:	d905      	bls.n	8009502 <ai_platform_get_weights_map+0xa2>
 80094f6:	68b3      	ldr	r3, [r6, #8]
 80094f8:	4423      	add	r3, r4
 80094fa:	341c      	adds	r4, #28
 80094fc:	685b      	ldr	r3, [r3, #4]
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d1f4      	bne.n	80094ec <ai_platform_get_weights_map+0x8c>
 8009502:	1abc      	subs	r4, r7, r2
 8009504:	fab4 f484 	clz	r4, r4
 8009508:	0964      	lsrs	r4, r4, #5
 800950a:	e7b6      	b.n	800947a <ai_platform_get_weights_map+0x1a>
 800950c:	a1facade 	.word	0xa1facade

08009510 <ai_platform_get_activations_map>:
 8009510:	2900      	cmp	r1, #0
 8009512:	bf18      	it	ne
 8009514:	2800      	cmpne	r0, #0
 8009516:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009518:	bf0c      	ite	eq
 800951a:	2401      	moveq	r4, #1
 800951c:	2400      	movne	r4, #0
 800951e:	2a00      	cmp	r2, #0
 8009520:	bf08      	it	eq
 8009522:	f044 0401 	orreq.w	r4, r4, #1
 8009526:	b114      	cbz	r4, 800952e <ai_platform_get_activations_map+0x1e>
 8009528:	2400      	movs	r4, #0
 800952a:	4620      	mov	r0, r4
 800952c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800952e:	4616      	mov	r6, r2
 8009530:	4b23      	ldr	r3, [pc, #140]	@ (80095c0 <ai_platform_get_activations_map+0xb0>)
 8009532:	6812      	ldr	r2, [r2, #0]
 8009534:	4605      	mov	r5, r0
 8009536:	460f      	mov	r7, r1
 8009538:	429a      	cmp	r2, r3
 800953a:	d024      	beq.n	8009586 <ai_platform_get_activations_map+0x76>
 800953c:	6a30      	ldr	r0, [r6, #32]
 800953e:	2800      	cmp	r0, #0
 8009540:	d0f2      	beq.n	8009528 <ai_platform_get_activations_map+0x18>
 8009542:	6806      	ldr	r6, [r0, #0]
 8009544:	429e      	cmp	r6, r3
 8009546:	d006      	beq.n	8009556 <ai_platform_get_activations_map+0x46>
 8009548:	f1a1 0401 	sub.w	r4, r1, #1
 800954c:	6028      	str	r0, [r5, #0]
 800954e:	fab4 f484 	clz	r4, r4
 8009552:	0964      	lsrs	r4, r4, #5
 8009554:	e7e9      	b.n	800952a <ai_platform_get_activations_map+0x1a>
 8009556:	3d04      	subs	r5, #4
 8009558:	4601      	mov	r1, r0
 800955a:	4623      	mov	r3, r4
 800955c:	e004      	b.n	8009568 <ai_platform_get_activations_map+0x58>
 800955e:	3301      	adds	r3, #1
 8009560:	f845 2f04 	str.w	r2, [r5, #4]!
 8009564:	429f      	cmp	r7, r3
 8009566:	d903      	bls.n	8009570 <ai_platform_get_activations_map+0x60>
 8009568:	f851 2f04 	ldr.w	r2, [r1, #4]!
 800956c:	42b2      	cmp	r2, r6
 800956e:	d1f6      	bne.n	800955e <ai_platform_get_activations_map+0x4e>
 8009570:	429f      	cmp	r7, r3
 8009572:	d1da      	bne.n	800952a <ai_platform_get_activations_map+0x1a>
 8009574:	1c79      	adds	r1, r7, #1
 8009576:	4b12      	ldr	r3, [pc, #72]	@ (80095c0 <ai_platform_get_activations_map+0xb0>)
 8009578:	f850 4021 	ldr.w	r4, [r0, r1, lsl #2]
 800957c:	1ae4      	subs	r4, r4, r3
 800957e:	fab4 f484 	clz	r4, r4
 8009582:	0964      	lsrs	r4, r4, #5
 8009584:	e7d1      	b.n	800952a <ai_platform_get_activations_map+0x1a>
 8009586:	f106 000c 	add.w	r0, r6, #12
 800958a:	f7ff ff51 	bl	8009430 <ai_buffer_array_sane>
 800958e:	2800      	cmp	r0, #0
 8009590:	d0ca      	beq.n	8009528 <ai_platform_get_activations_map+0x18>
 8009592:	89f3      	ldrh	r3, [r6, #14]
 8009594:	429f      	cmp	r7, r3
 8009596:	d1c7      	bne.n	8009528 <ai_platform_get_activations_map+0x18>
 8009598:	3d04      	subs	r5, #4
 800959a:	4622      	mov	r2, r4
 800959c:	e004      	b.n	80095a8 <ai_platform_get_activations_map+0x98>
 800959e:	3201      	adds	r2, #1
 80095a0:	f845 3f04 	str.w	r3, [r5, #4]!
 80095a4:	4297      	cmp	r7, r2
 80095a6:	d905      	bls.n	80095b4 <ai_platform_get_activations_map+0xa4>
 80095a8:	6933      	ldr	r3, [r6, #16]
 80095aa:	4423      	add	r3, r4
 80095ac:	341c      	adds	r4, #28
 80095ae:	685b      	ldr	r3, [r3, #4]
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	d1f4      	bne.n	800959e <ai_platform_get_activations_map+0x8e>
 80095b4:	1abc      	subs	r4, r7, r2
 80095b6:	fab4 f484 	clz	r4, r4
 80095ba:	0964      	lsrs	r4, r4, #5
 80095bc:	e7b5      	b.n	800952a <ai_platform_get_activations_map+0x1a>
 80095be:	bf00      	nop
 80095c0:	a1facade 	.word	0xa1facade

080095c4 <ai_platform_bind_network_params>:
 80095c4:	2a00      	cmp	r2, #0
 80095c6:	bf18      	it	ne
 80095c8:	2900      	cmpne	r1, #0
 80095ca:	d010      	beq.n	80095ee <ai_platform_bind_network_params+0x2a>
 80095cc:	b178      	cbz	r0, 80095ee <ai_platform_bind_network_params+0x2a>
 80095ce:	4603      	mov	r3, r0
 80095d0:	4808      	ldr	r0, [pc, #32]	@ (80095f4 <ai_platform_bind_network_params+0x30>)
 80095d2:	f103 0c0c 	add.w	ip, r3, #12
 80095d6:	f843 0b04 	str.w	r0, [r3], #4
 80095da:	c903      	ldmia	r1, {r0, r1}
 80095dc:	e883 0003 	stmia.w	r3, {r0, r1}
 80095e0:	2301      	movs	r3, #1
 80095e2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80095e6:	e88c 0003 	stmia.w	ip, {r0, r1}
 80095ea:	4618      	mov	r0, r3
 80095ec:	4770      	bx	lr
 80095ee:	2300      	movs	r3, #0
 80095f0:	4618      	mov	r0, r3
 80095f2:	4770      	bx	lr
 80095f4:	a1facade 	.word	0xa1facade

080095f8 <ai_platform_network_get_error>:
 80095f8:	4b04      	ldr	r3, [pc, #16]	@ (800960c <ai_platform_network_get_error+0x14>)
 80095fa:	6802      	ldr	r2, [r0, #0]
 80095fc:	4393      	bics	r3, r2
 80095fe:	d102      	bne.n	8009606 <ai_platform_network_get_error+0xe>
 8009600:	300c      	adds	r0, #12
 8009602:	f000 bc33 	b.w	8009e6c <core_get_error>
 8009606:	f241 0010 	movw	r0, #4112	@ 0x1010
 800960a:	4770      	bx	lr
 800960c:	a1c00100 	.word	0xa1c00100

08009610 <ai_platform_network_set_error>:
 8009610:	b110      	cbz	r0, 8009618 <ai_platform_network_set_error+0x8>
 8009612:	300c      	adds	r0, #12
 8009614:	f000 bc30 	b.w	8009e78 <core_set_error>
 8009618:	4770      	bx	lr
 800961a:	bf00      	nop

0800961c <ai_platform_inputs_get>:
 800961c:	4b3b      	ldr	r3, [pc, #236]	@ (800970c <ai_platform_inputs_get+0xf0>)
 800961e:	6802      	ldr	r2, [r0, #0]
 8009620:	4393      	bics	r3, r2
 8009622:	d168      	bne.n	80096f6 <ai_platform_inputs_get+0xda>
 8009624:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009628:	8e03      	ldrh	r3, [r0, #48]	@ 0x30
 800962a:	b085      	sub	sp, #20
 800962c:	4605      	mov	r5, r0
 800962e:	460f      	mov	r7, r1
 8009630:	2b00      	cmp	r3, #0
 8009632:	d053      	beq.n	80096dc <ai_platform_inputs_get+0xc0>
 8009634:	f8d0 b034 	ldr.w	fp, [r0, #52]	@ 0x34
 8009638:	f1bb 0f00 	cmp.w	fp, #0
 800963c:	d04e      	beq.n	80096dc <ai_platform_inputs_get+0xc0>
 800963e:	f04f 0a00 	mov.w	sl, #0
 8009642:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009646:	4656      	mov	r6, sl
 8009648:	46d1      	mov	r9, sl
 800964a:	46da      	mov	sl, fp
 800964c:	e016      	b.n	800967c <ai_platform_inputs_get+0x60>
 800964e:	9a01      	ldr	r2, [sp, #4]
 8009650:	2301      	movs	r3, #1
 8009652:	f84b 3002 	str.w	r3, [fp, r2]
 8009656:	69aa      	ldr	r2, [r5, #24]
 8009658:	f04f 0301 	mov.w	r3, #1
 800965c:	6855      	ldr	r5, [r2, #4]
 800965e:	6020      	str	r0, [r4, #0]
 8009660:	3601      	adds	r6, #1
 8009662:	7523      	strb	r3, [r4, #20]
 8009664:	f109 091c 	add.w	r9, r9, #28
 8009668:	6960      	ldr	r0, [r4, #20]
 800966a:	2300      	movs	r3, #0
 800966c:	f368 201f 	bfi	r0, r8, #8, #24
 8009670:	e9c4 c701 	strd	ip, r7, [r4, #4]
 8009674:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8009678:	e9c4 0105 	strd	r0, r1, [r4, #20]
 800967c:	f8ba 3000 	ldrh.w	r3, [sl]
 8009680:	00f2      	lsls	r2, r6, #3
 8009682:	42b3      	cmp	r3, r6
 8009684:	9201      	str	r2, [sp, #4]
 8009686:	d938      	bls.n	80096fa <ai_platform_inputs_get+0xde>
 8009688:	f8da 3004 	ldr.w	r3, [sl, #4]
 800968c:	2b00      	cmp	r3, #0
 800968e:	d034      	beq.n	80096fa <ai_platform_inputs_get+0xde>
 8009690:	f853 5026 	ldr.w	r5, [r3, r6, lsl #2]
 8009694:	2d00      	cmp	r5, #0
 8009696:	d030      	beq.n	80096fa <ai_platform_inputs_get+0xde>
 8009698:	f8da 3008 	ldr.w	r3, [sl, #8]
 800969c:	69a8      	ldr	r0, [r5, #24]
 800969e:	68e9      	ldr	r1, [r5, #12]
 80096a0:	6800      	ldr	r0, [r0, #0]
 80096a2:	9100      	str	r1, [sp, #0]
 80096a4:	e9d3 4b01 	ldrd	r4, fp, [r3, #4]
 80096a8:	68ab      	ldr	r3, [r5, #8]
 80096aa:	eb0b 07c6 	add.w	r7, fp, r6, lsl #3
 80096ae:	444c      	add	r4, r9
 80096b0:	f3c3 2817 	ubfx	r8, r3, #8, #24
 80096b4:	f002 fc04 	bl	800bec0 <ai_array_to_buffer_fmt>
 80096b8:	69aa      	ldr	r2, [r5, #24]
 80096ba:	9900      	ldr	r1, [sp, #0]
 80096bc:	f8d2 c008 	ldr.w	ip, [r2, #8]
 80096c0:	2f00      	cmp	r7, #0
 80096c2:	d0c9      	beq.n	8009658 <ai_platform_inputs_get+0x3c>
 80096c4:	2200      	movs	r2, #0
 80096c6:	f84b 2036 	str.w	r2, [fp, r6, lsl #3]
 80096ca:	682a      	ldr	r2, [r5, #0]
 80096cc:	607a      	str	r2, [r7, #4]
 80096ce:	b112      	cbz	r2, 80096d6 <ai_platform_inputs_get+0xba>
 80096d0:	8852      	ldrh	r2, [r2, #2]
 80096d2:	2a00      	cmp	r2, #0
 80096d4:	d1bb      	bne.n	800964e <ai_platform_inputs_get+0x32>
 80096d6:	69aa      	ldr	r2, [r5, #24]
 80096d8:	2700      	movs	r7, #0
 80096da:	e7bd      	b.n	8009658 <ai_platform_inputs_get+0x3c>
 80096dc:	2600      	movs	r6, #0
 80096de:	2218      	movs	r2, #24
 80096e0:	2111      	movs	r1, #17
 80096e2:	f105 000c 	add.w	r0, r5, #12
 80096e6:	f000 fbc7 	bl	8009e78 <core_set_error>
 80096ea:	4630      	mov	r0, r6
 80096ec:	b107      	cbz	r7, 80096f0 <ai_platform_inputs_get+0xd4>
 80096ee:	803e      	strh	r6, [r7, #0]
 80096f0:	b005      	add	sp, #20
 80096f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096f6:	2000      	movs	r0, #0
 80096f8:	4770      	bx	lr
 80096fa:	b2b6      	uxth	r6, r6
 80096fc:	e9dd 5702 	ldrd	r5, r7, [sp, #8]
 8009700:	2e00      	cmp	r6, #0
 8009702:	d0eb      	beq.n	80096dc <ai_platform_inputs_get+0xc0>
 8009704:	f8da 3008 	ldr.w	r3, [sl, #8]
 8009708:	6858      	ldr	r0, [r3, #4]
 800970a:	e7ef      	b.n	80096ec <ai_platform_inputs_get+0xd0>
 800970c:	a1c00100 	.word	0xa1c00100

08009710 <ai_platform_outputs_get>:
 8009710:	4b39      	ldr	r3, [pc, #228]	@ (80097f8 <ai_platform_outputs_get+0xe8>)
 8009712:	6802      	ldr	r2, [r0, #0]
 8009714:	4393      	bics	r3, r2
 8009716:	d16d      	bne.n	80097f4 <ai_platform_outputs_get+0xe4>
 8009718:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800971c:	8e03      	ldrh	r3, [r0, #48]	@ 0x30
 800971e:	b085      	sub	sp, #20
 8009720:	4605      	mov	r5, r0
 8009722:	460f      	mov	r7, r1
 8009724:	2b01      	cmp	r3, #1
 8009726:	d94f      	bls.n	80097c8 <ai_platform_outputs_get+0xb8>
 8009728:	f04f 0a00 	mov.w	sl, #0
 800972c:	f8d0 b034 	ldr.w	fp, [r0, #52]	@ 0x34
 8009730:	4656      	mov	r6, sl
 8009732:	46d1      	mov	r9, sl
 8009734:	46da      	mov	sl, fp
 8009736:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800973a:	e016      	b.n	800976a <ai_platform_outputs_get+0x5a>
 800973c:	9a01      	ldr	r2, [sp, #4]
 800973e:	2301      	movs	r3, #1
 8009740:	f84b 3002 	str.w	r3, [fp, r2]
 8009744:	69aa      	ldr	r2, [r5, #24]
 8009746:	f04f 0301 	mov.w	r3, #1
 800974a:	6855      	ldr	r5, [r2, #4]
 800974c:	6020      	str	r0, [r4, #0]
 800974e:	3601      	adds	r6, #1
 8009750:	7523      	strb	r3, [r4, #20]
 8009752:	f109 091c 	add.w	r9, r9, #28
 8009756:	6960      	ldr	r0, [r4, #20]
 8009758:	2300      	movs	r3, #0
 800975a:	f368 201f 	bfi	r0, r8, #8, #24
 800975e:	e9c4 c701 	strd	ip, r7, [r4, #4]
 8009762:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8009766:	e9c4 0105 	strd	r0, r1, [r4, #20]
 800976a:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800976e:	00f2      	lsls	r2, r6, #3
 8009770:	42b3      	cmp	r3, r6
 8009772:	9201      	str	r2, [sp, #4]
 8009774:	d935      	bls.n	80097e2 <ai_platform_outputs_get+0xd2>
 8009776:	f8da 3010 	ldr.w	r3, [sl, #16]
 800977a:	2b00      	cmp	r3, #0
 800977c:	d031      	beq.n	80097e2 <ai_platform_outputs_get+0xd2>
 800977e:	f853 5026 	ldr.w	r5, [r3, r6, lsl #2]
 8009782:	b375      	cbz	r5, 80097e2 <ai_platform_outputs_get+0xd2>
 8009784:	f8da 3014 	ldr.w	r3, [sl, #20]
 8009788:	69a8      	ldr	r0, [r5, #24]
 800978a:	68e9      	ldr	r1, [r5, #12]
 800978c:	6800      	ldr	r0, [r0, #0]
 800978e:	9100      	str	r1, [sp, #0]
 8009790:	e9d3 4b01 	ldrd	r4, fp, [r3, #4]
 8009794:	68ab      	ldr	r3, [r5, #8]
 8009796:	eb0b 07c6 	add.w	r7, fp, r6, lsl #3
 800979a:	444c      	add	r4, r9
 800979c:	f3c3 2817 	ubfx	r8, r3, #8, #24
 80097a0:	f002 fb8e 	bl	800bec0 <ai_array_to_buffer_fmt>
 80097a4:	69aa      	ldr	r2, [r5, #24]
 80097a6:	9900      	ldr	r1, [sp, #0]
 80097a8:	f8d2 c008 	ldr.w	ip, [r2, #8]
 80097ac:	2f00      	cmp	r7, #0
 80097ae:	d0ca      	beq.n	8009746 <ai_platform_outputs_get+0x36>
 80097b0:	2200      	movs	r2, #0
 80097b2:	f84b 2036 	str.w	r2, [fp, r6, lsl #3]
 80097b6:	682a      	ldr	r2, [r5, #0]
 80097b8:	607a      	str	r2, [r7, #4]
 80097ba:	b112      	cbz	r2, 80097c2 <ai_platform_outputs_get+0xb2>
 80097bc:	8852      	ldrh	r2, [r2, #2]
 80097be:	2a00      	cmp	r2, #0
 80097c0:	d1bc      	bne.n	800973c <ai_platform_outputs_get+0x2c>
 80097c2:	69aa      	ldr	r2, [r5, #24]
 80097c4:	2700      	movs	r7, #0
 80097c6:	e7be      	b.n	8009746 <ai_platform_outputs_get+0x36>
 80097c8:	2600      	movs	r6, #0
 80097ca:	2218      	movs	r2, #24
 80097cc:	2111      	movs	r1, #17
 80097ce:	f105 000c 	add.w	r0, r5, #12
 80097d2:	f000 fb51 	bl	8009e78 <core_set_error>
 80097d6:	4630      	mov	r0, r6
 80097d8:	b107      	cbz	r7, 80097dc <ai_platform_outputs_get+0xcc>
 80097da:	803e      	strh	r6, [r7, #0]
 80097dc:	b005      	add	sp, #20
 80097de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097e2:	b2b6      	uxth	r6, r6
 80097e4:	e9dd 5702 	ldrd	r5, r7, [sp, #8]
 80097e8:	2e00      	cmp	r6, #0
 80097ea:	d0ed      	beq.n	80097c8 <ai_platform_outputs_get+0xb8>
 80097ec:	f8da 3014 	ldr.w	r3, [sl, #20]
 80097f0:	6858      	ldr	r0, [r3, #4]
 80097f2:	e7f1      	b.n	80097d8 <ai_platform_outputs_get+0xc8>
 80097f4:	2000      	movs	r0, #0
 80097f6:	4770      	bx	lr
 80097f8:	a1c00100 	.word	0xa1c00100

080097fc <ai_platform_network_create>:
 80097fc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009800:	b083      	sub	sp, #12
 8009802:	f89d 8028 	ldrb.w	r8, [sp, #40]	@ 0x28
 8009806:	f89d 902c 	ldrb.w	r9, [sp, #44]	@ 0x2c
 800980a:	b320      	cbz	r0, 8009856 <ai_platform_network_create+0x5a>
 800980c:	6002      	str	r2, [r0, #0]
 800980e:	4616      	mov	r6, r2
 8009810:	461f      	mov	r7, r3
 8009812:	4604      	mov	r4, r0
 8009814:	f000 fb28 	bl	8009e68 <core_init>
 8009818:	b970      	cbnz	r0, 8009838 <ai_platform_network_create+0x3c>
 800981a:	2530      	movs	r5, #48	@ 0x30
 800981c:	2300      	movs	r3, #0
 800981e:	6023      	str	r3, [r4, #0]
 8009820:	2410      	movs	r4, #16
 8009822:	464a      	mov	r2, r9
 8009824:	4641      	mov	r1, r8
 8009826:	4638      	mov	r0, r7
 8009828:	f002 fbca 	bl	800bfc0 <ai_version_get>
 800982c:	60b0      	str	r0, [r6, #8]
 800982e:	ea45 2004 	orr.w	r0, r5, r4, lsl #8
 8009832:	b003      	add	sp, #12
 8009834:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009838:	2200      	movs	r2, #0
 800983a:	4641      	mov	r1, r8
 800983c:	4638      	mov	r0, r7
 800983e:	f002 fbbf 	bl	800bfc0 <ai_version_get>
 8009842:	4605      	mov	r5, r0
 8009844:	2200      	movs	r2, #0
 8009846:	2105      	movs	r1, #5
 8009848:	2001      	movs	r0, #1
 800984a:	f002 fbb9 	bl	800bfc0 <ai_version_get>
 800984e:	4285      	cmp	r5, r0
 8009850:	d008      	beq.n	8009864 <ai_platform_network_create+0x68>
 8009852:	2501      	movs	r5, #1
 8009854:	e7e2      	b.n	800981c <ai_platform_network_create+0x20>
 8009856:	2510      	movs	r5, #16
 8009858:	462c      	mov	r4, r5
 800985a:	ea45 2004 	orr.w	r0, r5, r4, lsl #8
 800985e:	b003      	add	sp, #12
 8009860:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009864:	4b05      	ldr	r3, [pc, #20]	@ (800987c <ai_platform_network_create+0x80>)
 8009866:	a801      	add	r0, sp, #4
 8009868:	9301      	str	r3, [sp, #4]
 800986a:	f000 fb11 	bl	8009e90 <ai_check_custom_types>
 800986e:	b110      	cbz	r0, 8009876 <ai_platform_network_create+0x7a>
 8009870:	2400      	movs	r4, #0
 8009872:	4625      	mov	r5, r4
 8009874:	e7d5      	b.n	8009822 <ai_platform_network_create+0x26>
 8009876:	2502      	movs	r5, #2
 8009878:	e7d0      	b.n	800981c <ai_platform_network_create+0x20>
 800987a:	bf00      	nop
 800987c:	84048403 	.word	0x84048403

08009880 <ai_platform_network_init>:
 8009880:	4a4e      	ldr	r2, [pc, #312]	@ (80099bc <ai_platform_network_init+0x13c>)
 8009882:	460b      	mov	r3, r1
 8009884:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009888:	6801      	ldr	r1, [r0, #0]
 800988a:	ea01 0802 	and.w	r8, r1, r2
 800988e:	438a      	bics	r2, r1
 8009890:	d13b      	bne.n	800990a <ai_platform_network_init+0x8a>
 8009892:	4604      	mov	r4, r0
 8009894:	2b00      	cmp	r3, #0
 8009896:	d05b      	beq.n	8009950 <ai_platform_network_init+0xd0>
 8009898:	4a49      	ldr	r2, [pc, #292]	@ (80099c0 <ai_platform_network_init+0x140>)
 800989a:	6818      	ldr	r0, [r3, #0]
 800989c:	4290      	cmp	r0, r2
 800989e:	d10a      	bne.n	80098b6 <ai_platform_network_init+0x36>
 80098a0:	4541      	cmp	r1, r8
 80098a2:	e9d3 7203 	ldrd	r7, r2, [r3, #12]
 80098a6:	e9d3 0301 	ldrd	r0, r3, [r3, #4]
 80098aa:	d042      	beq.n	8009932 <ai_platform_network_init+0xb2>
 80098ac:	2303      	movs	r3, #3
 80098ae:	4620      	mov	r0, r4
 80098b0:	6123      	str	r3, [r4, #16]
 80098b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80098b6:	461d      	mov	r5, r3
 80098b8:	2101      	movs	r1, #1
 80098ba:	4618      	mov	r0, r3
 80098bc:	f8d3 9004 	ldr.w	r9, [r3, #4]
 80098c0:	f105 061c 	add.w	r6, r5, #28
 80098c4:	f7ff fd84 	bl	80093d0 <ai_buffer_get_size>
 80098c8:	4607      	mov	r7, r0
 80098ca:	2101      	movs	r1, #1
 80098cc:	4630      	mov	r0, r6
 80098ce:	f8d5 a020 	ldr.w	sl, [r5, #32]
 80098d2:	f7ff fd7d 	bl	80093d0 <ai_buffer_get_size>
 80098d6:	b1d7      	cbz	r7, 800990e <ai_platform_network_init+0x8e>
 80098d8:	b340      	cbz	r0, 800992c <ai_platform_network_init+0xac>
 80098da:	f1ba 0f00 	cmp.w	sl, #0
 80098de:	d030      	beq.n	8009942 <ai_platform_network_init+0xc2>
 80098e0:	f04f 0e01 	mov.w	lr, #1
 80098e4:	f1b9 0f00 	cmp.w	r9, #0
 80098e8:	d038      	beq.n	800995c <ai_platform_network_init+0xdc>
 80098ea:	2001      	movs	r0, #1
 80098ec:	4b33      	ldr	r3, [pc, #204]	@ (80099bc <ai_platform_network_init+0x13c>)
 80098ee:	ea4f 470e 	mov.w	r7, lr, lsl #16
 80098f2:	6822      	ldr	r2, [r4, #0]
 80098f4:	429a      	cmp	r2, r3
 80098f6:	d1d9      	bne.n	80098ac <ai_platform_network_init+0x2c>
 80098f8:	8c63      	ldrh	r3, [r4, #34]	@ 0x22
 80098fa:	4283      	cmp	r3, r0
 80098fc:	d235      	bcs.n	800996a <ai_platform_network_init+0xea>
 80098fe:	2212      	movs	r2, #18
 8009900:	2116      	movs	r1, #22
 8009902:	f104 000c 	add.w	r0, r4, #12
 8009906:	f000 fab7 	bl	8009e78 <core_set_error>
 800990a:	2000      	movs	r0, #0
 800990c:	e7d1      	b.n	80098b2 <ai_platform_network_init+0x32>
 800990e:	b138      	cbz	r0, 8009920 <ai_platform_network_init+0xa0>
 8009910:	f1ba 0f00 	cmp.w	sl, #0
 8009914:	d015      	beq.n	8009942 <ai_platform_network_init+0xc2>
 8009916:	4638      	mov	r0, r7
 8009918:	f04f 0e01 	mov.w	lr, #1
 800991c:	463d      	mov	r5, r7
 800991e:	e7e5      	b.n	80098ec <ai_platform_network_init+0x6c>
 8009920:	6823      	ldr	r3, [r4, #0]
 8009922:	4543      	cmp	r3, r8
 8009924:	d1c2      	bne.n	80098ac <ai_platform_network_init+0x2c>
 8009926:	4607      	mov	r7, r0
 8009928:	6220      	str	r0, [r4, #32]
 800992a:	e005      	b.n	8009938 <ai_platform_network_init+0xb8>
 800992c:	4606      	mov	r6, r0
 800992e:	4686      	mov	lr, r0
 8009930:	e7d8      	b.n	80098e4 <ai_platform_network_init+0x64>
 8009932:	e9c4 0308 	strd	r0, r3, [r4, #32]
 8009936:	62e2      	str	r2, [r4, #44]	@ 0x2c
 8009938:	4620      	mov	r0, r4
 800993a:	62a7      	str	r7, [r4, #40]	@ 0x28
 800993c:	f000 fad0 	bl	8009ee0 <ai_layers_init_all>
 8009940:	e7b4      	b.n	80098ac <ai_platform_network_init+0x2c>
 8009942:	2213      	movs	r2, #19
 8009944:	2110      	movs	r1, #16
 8009946:	f104 000c 	add.w	r0, r4, #12
 800994a:	f000 fa95 	bl	8009e78 <core_set_error>
 800994e:	e7dc      	b.n	800990a <ai_platform_network_init+0x8a>
 8009950:	2211      	movs	r2, #17
 8009952:	2110      	movs	r1, #16
 8009954:	300c      	adds	r0, #12
 8009956:	f000 fa8f 	bl	8009e78 <core_set_error>
 800995a:	e7d6      	b.n	800990a <ai_platform_network_init+0x8a>
 800995c:	2212      	movs	r2, #18
 800995e:	2110      	movs	r1, #16
 8009960:	f104 000c 	add.w	r0, r4, #12
 8009964:	f000 fa88 	bl	8009e78 <core_set_error>
 8009968:	e7cf      	b.n	800990a <ai_platform_network_init+0x8a>
 800996a:	b1e0      	cbz	r0, 80099a6 <ai_platform_network_init+0x126>
 800996c:	46ac      	mov	ip, r5
 800996e:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8009970:	f44f 3880 	mov.w	r8, #65536	@ 0x10000
 8009974:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8009978:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800997a:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 800997e:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8009982:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8009984:	f8c4 8020 	str.w	r8, [r4, #32]
 8009988:	4573      	cmp	r3, lr
 800998a:	d310      	bcc.n	80099ae <ai_platform_network_init+0x12e>
 800998c:	f1be 0f00 	cmp.w	lr, #0
 8009990:	d0d2      	beq.n	8009938 <ai_platform_network_init+0xb8>
 8009992:	46b4      	mov	ip, r6
 8009994:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
 8009996:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800999a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800999c:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 80099a0:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80099a4:	e7c8      	b.n	8009938 <ai_platform_network_init+0xb8>
 80099a6:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80099a8:	6220      	str	r0, [r4, #32]
 80099aa:	4573      	cmp	r3, lr
 80099ac:	d2ee      	bcs.n	800998c <ai_platform_network_init+0x10c>
 80099ae:	2213      	movs	r2, #19
 80099b0:	2116      	movs	r1, #22
 80099b2:	f104 000c 	add.w	r0, r4, #12
 80099b6:	f000 fa5f 	bl	8009e78 <core_set_error>
 80099ba:	e7a6      	b.n	800990a <ai_platform_network_init+0x8a>
 80099bc:	a1c00100 	.word	0xa1c00100
 80099c0:	a1facade 	.word	0xa1facade

080099c4 <ai_platform_network_post_init>:
 80099c4:	b538      	push	{r3, r4, r5, lr}
 80099c6:	4b14      	ldr	r3, [pc, #80]	@ (8009a18 <ai_platform_network_post_init+0x54>)
 80099c8:	6802      	ldr	r2, [r0, #0]
 80099ca:	ea02 0103 	and.w	r1, r2, r3
 80099ce:	4393      	bics	r3, r2
 80099d0:	d10c      	bne.n	80099ec <ai_platform_network_post_init+0x28>
 80099d2:	6903      	ldr	r3, [r0, #16]
 80099d4:	4604      	mov	r4, r0
 80099d6:	079b      	lsls	r3, r3, #30
 80099d8:	d503      	bpl.n	80099e2 <ai_platform_network_post_init+0x1e>
 80099da:	428a      	cmp	r2, r1
 80099dc:	d008      	beq.n	80099f0 <ai_platform_network_post_init+0x2c>
 80099de:	2001      	movs	r0, #1
 80099e0:	bd38      	pop	{r3, r4, r5, pc}
 80099e2:	2210      	movs	r2, #16
 80099e4:	2111      	movs	r1, #17
 80099e6:	300c      	adds	r0, #12
 80099e8:	f000 fa46 	bl	8009e78 <core_set_error>
 80099ec:	2000      	movs	r0, #0
 80099ee:	bd38      	pop	{r3, r4, r5, pc}
 80099f0:	f000 fa86 	bl	8009f00 <ai_layers_post_init_all>
 80099f4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d0f1      	beq.n	80099de <ai_platform_network_post_init+0x1a>
 80099fa:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 80099fc:	2d00      	cmp	r5, #0
 80099fe:	d0ee      	beq.n	80099de <ai_platform_network_post_init+0x1a>
 8009a00:	4629      	mov	r1, r5
 8009a02:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8009a04:	2000      	movs	r0, #0
 8009a06:	4798      	blx	r3
 8009a08:	692b      	ldr	r3, [r5, #16]
 8009a0a:	42ab      	cmp	r3, r5
 8009a0c:	461d      	mov	r5, r3
 8009a0e:	d0e6      	beq.n	80099de <ai_platform_network_post_init+0x1a>
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	d0e4      	beq.n	80099de <ai_platform_network_post_init+0x1a>
 8009a14:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009a16:	e7f3      	b.n	8009a00 <ai_platform_network_post_init+0x3c>
 8009a18:	a1c00100 	.word	0xa1c00100

08009a1c <ai_platform_network_process>:
 8009a1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a20:	4bba      	ldr	r3, [pc, #744]	@ (8009d0c <ai_platform_network_process+0x2f0>)
 8009a22:	4691      	mov	r9, r2
 8009a24:	6802      	ldr	r2, [r0, #0]
 8009a26:	b085      	sub	sp, #20
 8009a28:	4393      	bics	r3, r2
 8009a2a:	f040 812f 	bne.w	8009c8c <ai_platform_network_process+0x270>
 8009a2e:	6903      	ldr	r3, [r0, #16]
 8009a30:	4604      	mov	r4, r0
 8009a32:	8e02      	ldrh	r2, [r0, #48]	@ 0x30
 8009a34:	f003 0303 	and.w	r3, r3, #3
 8009a38:	2a00      	cmp	r2, #0
 8009a3a:	f000 811e 	beq.w	8009c7a <ai_platform_network_process+0x25e>
 8009a3e:	2200      	movs	r2, #0
 8009a40:	2b03      	cmp	r3, #3
 8009a42:	f8d0 a034 	ldr.w	sl, [r0, #52]	@ 0x34
 8009a46:	6182      	str	r2, [r0, #24]
 8009a48:	f040 811a 	bne.w	8009c80 <ai_platform_network_process+0x264>
 8009a4c:	2900      	cmp	r1, #0
 8009a4e:	f000 8128 	beq.w	8009ca2 <ai_platform_network_process+0x286>
 8009a52:	faba f78a 	clz	r7, sl
 8009a56:	097f      	lsrs	r7, r7, #5
 8009a58:	f1ba 0f00 	cmp.w	sl, #0
 8009a5c:	f000 8121 	beq.w	8009ca2 <ai_platform_network_process+0x286>
 8009a60:	f8ba 3000 	ldrh.w	r3, [sl]
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	f000 811c 	beq.w	8009ca2 <ai_platform_network_process+0x286>
 8009a6a:	698b      	ldr	r3, [r1, #24]
 8009a6c:	460d      	mov	r5, r1
 8009a6e:	f8cd 900c 	str.w	r9, [sp, #12]
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	e9cd 3001 	strd	r3, r0, [sp, #4]
 8009a78:	f8da 3004 	ldr.w	r3, [sl, #4]
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	d072      	beq.n	8009b66 <ai_platform_network_process+0x14a>
 8009a80:	f853 6027 	ldr.w	r6, [r3, r7, lsl #2]
 8009a84:	2e00      	cmp	r6, #0
 8009a86:	d06e      	beq.n	8009b66 <ai_platform_network_process+0x14a>
 8009a88:	f8da 3008 	ldr.w	r3, [sl, #8]
 8009a8c:	ea4f 1907 	mov.w	r9, r7, lsl #4
 8009a90:	f8d3 b000 	ldr.w	fp, [r3]
 8009a94:	eb1b 1807 	adds.w	r8, fp, r7, lsl #4
 8009a98:	f000 8102 	beq.w	8009ca0 <ai_platform_network_process+0x284>
 8009a9c:	69b3      	ldr	r3, [r6, #24]
 8009a9e:	2101      	movs	r1, #1
 8009aa0:	4628      	mov	r0, r5
 8009aa2:	685c      	ldr	r4, [r3, #4]
 8009aa4:	f7ff fc94 	bl	80093d0 <ai_buffer_get_size>
 8009aa8:	4284      	cmp	r4, r0
 8009aaa:	f0c0 8101 	bcc.w	8009cb0 <ai_platform_network_process+0x294>
 8009aae:	68f0      	ldr	r0, [r6, #12]
 8009ab0:	69a9      	ldr	r1, [r5, #24]
 8009ab2:	68c2      	ldr	r2, [r0, #12]
 8009ab4:	68cb      	ldr	r3, [r1, #12]
 8009ab6:	429a      	cmp	r2, r3
 8009ab8:	f040 80fa 	bne.w	8009cb0 <ai_platform_network_process+0x294>
 8009abc:	6882      	ldr	r2, [r0, #8]
 8009abe:	688b      	ldr	r3, [r1, #8]
 8009ac0:	429a      	cmp	r2, r3
 8009ac2:	f040 80f5 	bne.w	8009cb0 <ai_platform_network_process+0x294>
 8009ac6:	6842      	ldr	r2, [r0, #4]
 8009ac8:	684b      	ldr	r3, [r1, #4]
 8009aca:	429a      	cmp	r2, r3
 8009acc:	f040 80f0 	bne.w	8009cb0 <ai_platform_network_process+0x294>
 8009ad0:	69b3      	ldr	r3, [r6, #24]
 8009ad2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8009ad6:	f002 fa63 	bl	800bfa0 <ai_array_get_data_byte_size>
 8009ada:	4604      	mov	r4, r0
 8009adc:	4630      	mov	r0, r6
 8009ade:	f002 fa75 	bl	800bfcc <get_tensor_byte_size>
 8009ae2:	4284      	cmp	r4, r0
 8009ae4:	f0c0 80e4 	bcc.w	8009cb0 <ai_platform_network_process+0x294>
 8009ae8:	69b3      	ldr	r3, [r6, #24]
 8009aea:	6818      	ldr	r0, [r3, #0]
 8009aec:	f002 f9e8 	bl	800bec0 <ai_array_to_buffer_fmt>
 8009af0:	682b      	ldr	r3, [r5, #0]
 8009af2:	4058      	eors	r0, r3
 8009af4:	f030 437e 	bics.w	r3, r0, #4261412864	@ 0xfe000000
 8009af8:	f040 8192 	bne.w	8009e20 <ai_platform_network_process+0x404>
 8009afc:	686b      	ldr	r3, [r5, #4]
 8009afe:	2b00      	cmp	r3, #0
 8009b00:	f000 80ce 	beq.w	8009ca0 <ai_platform_network_process+0x284>
 8009b04:	69ab      	ldr	r3, [r5, #24]
 8009b06:	681b      	ldr	r3, [r3, #0]
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	f000 8181 	beq.w	8009e10 <ai_platform_network_process+0x3f4>
 8009b0e:	9a01      	ldr	r2, [sp, #4]
 8009b10:	4630      	mov	r0, r6
 8009b12:	3701      	adds	r7, #1
 8009b14:	351c      	adds	r5, #28
 8009b16:	429a      	cmp	r2, r3
 8009b18:	bf38      	it	cc
 8009b1a:	461a      	movcc	r2, r3
 8009b1c:	9201      	str	r2, [sp, #4]
 8009b1e:	f002 fa55 	bl	800bfcc <get_tensor_byte_size>
 8009b22:	f8c8 0008 	str.w	r0, [r8, #8]
 8009b26:	f855 3c04 	ldr.w	r3, [r5, #-4]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	fb00 f303 	mul.w	r3, r0, r3
 8009b30:	f8c8 300c 	str.w	r3, [r8, #12]
 8009b34:	f855 1c18 	ldr.w	r1, [r5, #-24]
 8009b38:	440b      	add	r3, r1
 8009b3a:	f8c8 1004 	str.w	r1, [r8, #4]
 8009b3e:	f84b 3009 	str.w	r3, [fp, r9]
 8009b42:	69b0      	ldr	r0, [r6, #24]
 8009b44:	6803      	ldr	r3, [r0, #0]
 8009b46:	009a      	lsls	r2, r3, #2
 8009b48:	f100 80a4 	bmi.w	8009c94 <ai_platform_network_process+0x278>
 8009b4c:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 8009b50:	1a9b      	subs	r3, r3, r2
 8009b52:	4419      	add	r1, r3
 8009b54:	6081      	str	r1, [r0, #8]
 8009b56:	69b3      	ldr	r3, [r6, #24]
 8009b58:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8009b5c:	60da      	str	r2, [r3, #12]
 8009b5e:	f8ba 3000 	ldrh.w	r3, [sl]
 8009b62:	42bb      	cmp	r3, r7
 8009b64:	d888      	bhi.n	8009a78 <ai_platform_network_process+0x5c>
 8009b66:	e9dd 4902 	ldrd	r4, r9, [sp, #8]
 8009b6a:	8e22      	ldrh	r2, [r4, #48]	@ 0x30
 8009b6c:	f1b9 0f00 	cmp.w	r9, #0
 8009b70:	f000 815e 	beq.w	8009e30 <ai_platform_network_process+0x414>
 8009b74:	2a01      	cmp	r2, #1
 8009b76:	f240 80a4 	bls.w	8009cc2 <ai_platform_network_process+0x2a6>
 8009b7a:	f8d4 8034 	ldr.w	r8, [r4, #52]	@ 0x34
 8009b7e:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	f000 809d 	beq.w	8009cc2 <ai_platform_network_process+0x2a6>
 8009b88:	464e      	mov	r6, r9
 8009b8a:	2700      	movs	r7, #0
 8009b8c:	9402      	str	r4, [sp, #8]
 8009b8e:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	f000 80a1 	beq.w	8009cda <ai_platform_network_process+0x2be>
 8009b98:	f853 5027 	ldr.w	r5, [r3, r7, lsl #2]
 8009b9c:	2d00      	cmp	r5, #0
 8009b9e:	f000 809c 	beq.w	8009cda <ai_platform_network_process+0x2be>
 8009ba2:	f8d8 3014 	ldr.w	r3, [r8, #20]
 8009ba6:	ea4f 1b07 	mov.w	fp, r7, lsl #4
 8009baa:	f8d3 9000 	ldr.w	r9, [r3]
 8009bae:	eb19 1a07 	adds.w	sl, r9, r7, lsl #4
 8009bb2:	f000 8150 	beq.w	8009e56 <ai_platform_network_process+0x43a>
 8009bb6:	69ab      	ldr	r3, [r5, #24]
 8009bb8:	2101      	movs	r1, #1
 8009bba:	4630      	mov	r0, r6
 8009bbc:	685c      	ldr	r4, [r3, #4]
 8009bbe:	f7ff fc07 	bl	80093d0 <ai_buffer_get_size>
 8009bc2:	4284      	cmp	r4, r0
 8009bc4:	d37c      	bcc.n	8009cc0 <ai_platform_network_process+0x2a4>
 8009bc6:	68e8      	ldr	r0, [r5, #12]
 8009bc8:	69b1      	ldr	r1, [r6, #24]
 8009bca:	68c2      	ldr	r2, [r0, #12]
 8009bcc:	68cb      	ldr	r3, [r1, #12]
 8009bce:	429a      	cmp	r2, r3
 8009bd0:	d176      	bne.n	8009cc0 <ai_platform_network_process+0x2a4>
 8009bd2:	6882      	ldr	r2, [r0, #8]
 8009bd4:	688b      	ldr	r3, [r1, #8]
 8009bd6:	429a      	cmp	r2, r3
 8009bd8:	d172      	bne.n	8009cc0 <ai_platform_network_process+0x2a4>
 8009bda:	6842      	ldr	r2, [r0, #4]
 8009bdc:	684b      	ldr	r3, [r1, #4]
 8009bde:	429a      	cmp	r2, r3
 8009be0:	d16e      	bne.n	8009cc0 <ai_platform_network_process+0x2a4>
 8009be2:	69ab      	ldr	r3, [r5, #24]
 8009be4:	e9d3 0100 	ldrd	r0, r1, [r3]
 8009be8:	f002 f9da 	bl	800bfa0 <ai_array_get_data_byte_size>
 8009bec:	9003      	str	r0, [sp, #12]
 8009bee:	4628      	mov	r0, r5
 8009bf0:	f002 f9ec 	bl	800bfcc <get_tensor_byte_size>
 8009bf4:	9b03      	ldr	r3, [sp, #12]
 8009bf6:	4283      	cmp	r3, r0
 8009bf8:	d362      	bcc.n	8009cc0 <ai_platform_network_process+0x2a4>
 8009bfa:	69ab      	ldr	r3, [r5, #24]
 8009bfc:	6818      	ldr	r0, [r3, #0]
 8009bfe:	f002 f95f 	bl	800bec0 <ai_array_to_buffer_fmt>
 8009c02:	6833      	ldr	r3, [r6, #0]
 8009c04:	4043      	eors	r3, r0
 8009c06:	f033 437e 	bics.w	r3, r3, #4261412864	@ 0xfe000000
 8009c0a:	f040 8114 	bne.w	8009e36 <ai_platform_network_process+0x41a>
 8009c0e:	6873      	ldr	r3, [r6, #4]
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	f000 8120 	beq.w	8009e56 <ai_platform_network_process+0x43a>
 8009c16:	69b3      	ldr	r3, [r6, #24]
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	f000 8113 	beq.w	8009e46 <ai_platform_network_process+0x42a>
 8009c20:	9a01      	ldr	r2, [sp, #4]
 8009c22:	4628      	mov	r0, r5
 8009c24:	3701      	adds	r7, #1
 8009c26:	361c      	adds	r6, #28
 8009c28:	429a      	cmp	r2, r3
 8009c2a:	bf38      	it	cc
 8009c2c:	461a      	movcc	r2, r3
 8009c2e:	9201      	str	r2, [sp, #4]
 8009c30:	f002 f9cc 	bl	800bfcc <get_tensor_byte_size>
 8009c34:	f8ca 0008 	str.w	r0, [sl, #8]
 8009c38:	4603      	mov	r3, r0
 8009c3a:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009c3e:	6812      	ldr	r2, [r2, #0]
 8009c40:	fb02 f303 	mul.w	r3, r2, r3
 8009c44:	f8ca 300c 	str.w	r3, [sl, #12]
 8009c48:	f856 1c18 	ldr.w	r1, [r6, #-24]
 8009c4c:	440b      	add	r3, r1
 8009c4e:	f8ca 1004 	str.w	r1, [sl, #4]
 8009c52:	f849 300b 	str.w	r3, [r9, fp]
 8009c56:	69a8      	ldr	r0, [r5, #24]
 8009c58:	6803      	ldr	r3, [r0, #0]
 8009c5a:	009b      	lsls	r3, r3, #2
 8009c5c:	d438      	bmi.n	8009cd0 <ai_platform_network_process+0x2b4>
 8009c5e:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 8009c62:	1a9b      	subs	r3, r3, r2
 8009c64:	4419      	add	r1, r3
 8009c66:	6081      	str	r1, [r0, #8]
 8009c68:	69ab      	ldr	r3, [r5, #24]
 8009c6a:	f8da 2004 	ldr.w	r2, [sl, #4]
 8009c6e:	60da      	str	r2, [r3, #12]
 8009c70:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8009c74:	429f      	cmp	r7, r3
 8009c76:	d38a      	bcc.n	8009b8e <ai_platform_network_process+0x172>
 8009c78:	e02f      	b.n	8009cda <ai_platform_network_process+0x2be>
 8009c7a:	2b03      	cmp	r3, #3
 8009c7c:	6182      	str	r2, [r0, #24]
 8009c7e:	d010      	beq.n	8009ca2 <ai_platform_network_process+0x286>
 8009c80:	2230      	movs	r2, #48	@ 0x30
 8009c82:	2111      	movs	r1, #17
 8009c84:	f104 000c 	add.w	r0, r4, #12
 8009c88:	f000 f8f6 	bl	8009e78 <core_set_error>
 8009c8c:	2000      	movs	r0, #0
 8009c8e:	b005      	add	sp, #20
 8009c90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c94:	f8ba 3000 	ldrh.w	r3, [sl]
 8009c98:	429f      	cmp	r7, r3
 8009c9a:	f4ff aeed 	bcc.w	8009a78 <ai_platform_network_process+0x5c>
 8009c9e:	e762      	b.n	8009b66 <ai_platform_network_process+0x14a>
 8009ca0:	9c02      	ldr	r4, [sp, #8]
 8009ca2:	2217      	movs	r2, #23
 8009ca4:	2112      	movs	r1, #18
 8009ca6:	f104 000c 	add.w	r0, r4, #12
 8009caa:	f000 f8e5 	bl	8009e78 <core_set_error>
 8009cae:	e7ed      	b.n	8009c8c <ai_platform_network_process+0x270>
 8009cb0:	9c02      	ldr	r4, [sp, #8]
 8009cb2:	2218      	movs	r2, #24
 8009cb4:	2112      	movs	r1, #18
 8009cb6:	f104 000c 	add.w	r0, r4, #12
 8009cba:	f000 f8dd 	bl	8009e78 <core_set_error>
 8009cbe:	e7e5      	b.n	8009c8c <ai_platform_network_process+0x270>
 8009cc0:	9c02      	ldr	r4, [sp, #8]
 8009cc2:	2218      	movs	r2, #24
 8009cc4:	2113      	movs	r1, #19
 8009cc6:	f104 000c 	add.w	r0, r4, #12
 8009cca:	f000 f8d5 	bl	8009e78 <core_set_error>
 8009cce:	e7dd      	b.n	8009c8c <ai_platform_network_process+0x270>
 8009cd0:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8009cd4:	429f      	cmp	r7, r3
 8009cd6:	f4ff af5a 	bcc.w	8009b8e <ai_platform_network_process+0x172>
 8009cda:	9c02      	ldr	r4, [sp, #8]
 8009cdc:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 8009ce0:	8e22      	ldrh	r2, [r4, #48]	@ 0x30
 8009ce2:	8323      	strh	r3, [r4, #24]
 8009ce4:	2a00      	cmp	r2, #0
 8009ce6:	f000 808d 	beq.w	8009e04 <ai_platform_network_process+0x3e8>
 8009cea:	2a01      	cmp	r2, #1
 8009cec:	6b67      	ldr	r7, [r4, #52]	@ 0x34
 8009cee:	f000 808c 	beq.w	8009e0a <ai_platform_network_process+0x3ee>
 8009cf2:	f107 080c 	add.w	r8, r7, #12
 8009cf6:	8b60      	ldrh	r0, [r4, #26]
 8009cf8:	4283      	cmp	r3, r0
 8009cfa:	d9c8      	bls.n	8009c8e <ai_platform_network_process+0x272>
 8009cfc:	4646      	mov	r6, r8
 8009cfe:	46a3      	mov	fp, r4
 8009d00:	2f00      	cmp	r7, #0
 8009d02:	d031      	beq.n	8009d68 <ai_platform_network_process+0x34c>
 8009d04:	f04f 0800 	mov.w	r8, #0
 8009d08:	e015      	b.n	8009d36 <ai_platform_network_process+0x31a>
 8009d0a:	bf00      	nop
 8009d0c:	a1c00100 	.word	0xa1c00100
 8009d10:	68dc      	ldr	r4, [r3, #12]
 8009d12:	1b09      	subs	r1, r1, r4
 8009d14:	4408      	add	r0, r1
 8009d16:	6098      	str	r0, [r3, #8]
 8009d18:	6993      	ldr	r3, [r2, #24]
 8009d1a:	686a      	ldr	r2, [r5, #4]
 8009d1c:	60da      	str	r2, [r3, #12]
 8009d1e:	f859 200a 	ldr.w	r2, [r9, sl]
 8009d22:	f108 0801 	add.w	r8, r8, #1
 8009d26:	e9d5 3101 	ldrd	r3, r1, [r5, #4]
 8009d2a:	440b      	add	r3, r1
 8009d2c:	4293      	cmp	r3, r2
 8009d2e:	d301      	bcc.n	8009d34 <ai_platform_network_process+0x318>
 8009d30:	68eb      	ldr	r3, [r5, #12]
 8009d32:	1ad3      	subs	r3, r2, r3
 8009d34:	606b      	str	r3, [r5, #4]
 8009d36:	883b      	ldrh	r3, [r7, #0]
 8009d38:	ea4f 1a08 	mov.w	sl, r8, lsl #4
 8009d3c:	4543      	cmp	r3, r8
 8009d3e:	d913      	bls.n	8009d68 <ai_platform_network_process+0x34c>
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	b18b      	cbz	r3, 8009d68 <ai_platform_network_process+0x34c>
 8009d44:	f853 2028 	ldr.w	r2, [r3, r8, lsl #2]
 8009d48:	b172      	cbz	r2, 8009d68 <ai_platform_network_process+0x34c>
 8009d4a:	68b9      	ldr	r1, [r7, #8]
 8009d4c:	6993      	ldr	r3, [r2, #24]
 8009d4e:	f8d1 9000 	ldr.w	r9, [r1]
 8009d52:	681c      	ldr	r4, [r3, #0]
 8009d54:	eb09 1508 	add.w	r5, r9, r8, lsl #4
 8009d58:	6899      	ldr	r1, [r3, #8]
 8009d5a:	00a4      	lsls	r4, r4, #2
 8009d5c:	6868      	ldr	r0, [r5, #4]
 8009d5e:	d5d7      	bpl.n	8009d10 <ai_platform_network_process+0x2f4>
 8009d60:	68aa      	ldr	r2, [r5, #8]
 8009d62:	f002 f805 	bl	800bd70 <st_int8_copy>
 8009d66:	e7da      	b.n	8009d1e <ai_platform_network_process+0x302>
 8009d68:	4658      	mov	r0, fp
 8009d6a:	f000 f8e1 	bl	8009f30 <ai_layers_forward_all>
 8009d6e:	2e00      	cmp	r6, #0
 8009d70:	d03b      	beq.n	8009dea <ai_platform_network_process+0x3ce>
 8009d72:	2500      	movs	r5, #0
 8009d74:	e014      	b.n	8009da0 <ai_platform_network_process+0x384>
 8009d76:	4411      	add	r1, r2
 8009d78:	f859 300a 	ldr.w	r3, [r9, sl]
 8009d7c:	4299      	cmp	r1, r3
 8009d7e:	d302      	bcc.n	8009d86 <ai_platform_network_process+0x36a>
 8009d80:	f8d8 100c 	ldr.w	r1, [r8, #12]
 8009d84:	1a59      	subs	r1, r3, r1
 8009d86:	f8c8 1004 	str.w	r1, [r8, #4]
 8009d8a:	6982      	ldr	r2, [r0, #24]
 8009d8c:	e9d2 3402 	ldrd	r3, r4, [r2, #8]
 8009d90:	1b1b      	subs	r3, r3, r4
 8009d92:	4419      	add	r1, r3
 8009d94:	6091      	str	r1, [r2, #8]
 8009d96:	6983      	ldr	r3, [r0, #24]
 8009d98:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8009d9c:	60da      	str	r2, [r3, #12]
 8009d9e:	3501      	adds	r5, #1
 8009da0:	8833      	ldrh	r3, [r6, #0]
 8009da2:	42ab      	cmp	r3, r5
 8009da4:	d921      	bls.n	8009dea <ai_platform_network_process+0x3ce>
 8009da6:	6873      	ldr	r3, [r6, #4]
 8009da8:	b1fb      	cbz	r3, 8009dea <ai_platform_network_process+0x3ce>
 8009daa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009dae:	b1e0      	cbz	r0, 8009dea <ai_platform_network_process+0x3ce>
 8009db0:	68b2      	ldr	r2, [r6, #8]
 8009db2:	ea4f 1a05 	mov.w	sl, r5, lsl #4
 8009db6:	6983      	ldr	r3, [r0, #24]
 8009db8:	f8d2 9000 	ldr.w	r9, [r2]
 8009dbc:	681c      	ldr	r4, [r3, #0]
 8009dbe:	eb09 1805 	add.w	r8, r9, r5, lsl #4
 8009dc2:	00a4      	lsls	r4, r4, #2
 8009dc4:	e9d8 1201 	ldrd	r1, r2, [r8, #4]
 8009dc8:	d5d5      	bpl.n	8009d76 <ai_platform_network_process+0x35a>
 8009dca:	6898      	ldr	r0, [r3, #8]
 8009dcc:	f001 ffd0 	bl	800bd70 <st_int8_copy>
 8009dd0:	f859 200a 	ldr.w	r2, [r9, sl]
 8009dd4:	e9d8 3101 	ldrd	r3, r1, [r8, #4]
 8009dd8:	440b      	add	r3, r1
 8009dda:	4293      	cmp	r3, r2
 8009ddc:	d302      	bcc.n	8009de4 <ai_platform_network_process+0x3c8>
 8009dde:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009de2:	1ad3      	subs	r3, r2, r3
 8009de4:	f8c8 3004 	str.w	r3, [r8, #4]
 8009de8:	e7d9      	b.n	8009d9e <ai_platform_network_process+0x382>
 8009dea:	f8bb 001a 	ldrh.w	r0, [fp, #26]
 8009dee:	f8bb 3018 	ldrh.w	r3, [fp, #24]
 8009df2:	3001      	adds	r0, #1
 8009df4:	b280      	uxth	r0, r0
 8009df6:	4283      	cmp	r3, r0
 8009df8:	f8ab 001a 	strh.w	r0, [fp, #26]
 8009dfc:	d880      	bhi.n	8009d00 <ai_platform_network_process+0x2e4>
 8009dfe:	b005      	add	sp, #20
 8009e00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e04:	4617      	mov	r7, r2
 8009e06:	4690      	mov	r8, r2
 8009e08:	e775      	b.n	8009cf6 <ai_platform_network_process+0x2da>
 8009e0a:	f04f 0800 	mov.w	r8, #0
 8009e0e:	e772      	b.n	8009cf6 <ai_platform_network_process+0x2da>
 8009e10:	9c02      	ldr	r4, [sp, #8]
 8009e12:	2221      	movs	r2, #33	@ 0x21
 8009e14:	2112      	movs	r1, #18
 8009e16:	f104 000c 	add.w	r0, r4, #12
 8009e1a:	f000 f82d 	bl	8009e78 <core_set_error>
 8009e1e:	e735      	b.n	8009c8c <ai_platform_network_process+0x270>
 8009e20:	9c02      	ldr	r4, [sp, #8]
 8009e22:	2219      	movs	r2, #25
 8009e24:	2112      	movs	r1, #18
 8009e26:	f104 000c 	add.w	r0, r4, #12
 8009e2a:	f000 f825 	bl	8009e78 <core_set_error>
 8009e2e:	e72d      	b.n	8009c8c <ai_platform_network_process+0x270>
 8009e30:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 8009e34:	e755      	b.n	8009ce2 <ai_platform_network_process+0x2c6>
 8009e36:	9c02      	ldr	r4, [sp, #8]
 8009e38:	2219      	movs	r2, #25
 8009e3a:	2113      	movs	r1, #19
 8009e3c:	f104 000c 	add.w	r0, r4, #12
 8009e40:	f000 f81a 	bl	8009e78 <core_set_error>
 8009e44:	e722      	b.n	8009c8c <ai_platform_network_process+0x270>
 8009e46:	9c02      	ldr	r4, [sp, #8]
 8009e48:	2221      	movs	r2, #33	@ 0x21
 8009e4a:	2113      	movs	r1, #19
 8009e4c:	f104 000c 	add.w	r0, r4, #12
 8009e50:	f000 f812 	bl	8009e78 <core_set_error>
 8009e54:	e71a      	b.n	8009c8c <ai_platform_network_process+0x270>
 8009e56:	9c02      	ldr	r4, [sp, #8]
 8009e58:	2217      	movs	r2, #23
 8009e5a:	2113      	movs	r1, #19
 8009e5c:	f104 000c 	add.w	r0, r4, #12
 8009e60:	f000 f80a 	bl	8009e78 <core_set_error>
 8009e64:	e712      	b.n	8009c8c <ai_platform_network_process+0x270>
 8009e66:	bf00      	nop

08009e68 <core_init>:
 8009e68:	2001      	movs	r0, #1
 8009e6a:	4770      	bx	lr

08009e6c <core_get_error>:
 8009e6c:	4603      	mov	r3, r0
 8009e6e:	2200      	movs	r2, #0
 8009e70:	6800      	ldr	r0, [r0, #0]
 8009e72:	601a      	str	r2, [r3, #0]
 8009e74:	4770      	bx	lr
 8009e76:	bf00      	nop

08009e78 <core_set_error>:
 8009e78:	4603      	mov	r3, r0
 8009e7a:	7800      	ldrb	r0, [r0, #0]
 8009e7c:	b108      	cbz	r0, 8009e82 <core_set_error+0xa>
 8009e7e:	2000      	movs	r0, #0
 8009e80:	4770      	bx	lr
 8009e82:	7019      	strb	r1, [r3, #0]
 8009e84:	2001      	movs	r0, #1
 8009e86:	6819      	ldr	r1, [r3, #0]
 8009e88:	f362 211f 	bfi	r1, r2, #8, #24
 8009e8c:	6019      	str	r1, [r3, #0]
 8009e8e:	4770      	bx	lr

08009e90 <ai_check_custom_types>:
 8009e90:	b082      	sub	sp, #8
 8009e92:	4b12      	ldr	r3, [pc, #72]	@ (8009edc <ai_check_custom_types+0x4c>)
 8009e94:	9301      	str	r3, [sp, #4]
 8009e96:	b118      	cbz	r0, 8009ea0 <ai_check_custom_types+0x10>
 8009e98:	7803      	ldrb	r3, [r0, #0]
 8009e9a:	2b03      	cmp	r3, #3
 8009e9c:	d002      	beq.n	8009ea4 <ai_check_custom_types+0x14>
 8009e9e:	2000      	movs	r0, #0
 8009ea0:	b002      	add	sp, #8
 8009ea2:	4770      	bx	lr
 8009ea4:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8009ea8:	4293      	cmp	r3, r2
 8009eaa:	d004      	beq.n	8009eb6 <ai_check_custom_types+0x26>
 8009eac:	2001      	movs	r0, #1
 8009eae:	f080 0001 	eor.w	r0, r0, #1
 8009eb2:	b002      	add	sp, #8
 8009eb4:	4770      	bx	lr
 8009eb6:	7842      	ldrb	r2, [r0, #1]
 8009eb8:	3001      	adds	r0, #1
 8009eba:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8009ebe:	429a      	cmp	r2, r3
 8009ec0:	d1f4      	bne.n	8009eac <ai_check_custom_types+0x1c>
 8009ec2:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 8009ec6:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8009eca:	429a      	cmp	r2, r3
 8009ecc:	d1ee      	bne.n	8009eac <ai_check_custom_types+0x1c>
 8009ece:	7842      	ldrb	r2, [r0, #1]
 8009ed0:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8009ed4:	429a      	cmp	r2, r3
 8009ed6:	d1e9      	bne.n	8009eac <ai_check_custom_types+0x1c>
 8009ed8:	2000      	movs	r0, #0
 8009eda:	e7e8      	b.n	8009eae <ai_check_custom_types+0x1e>
 8009edc:	84048403 	.word	0x84048403

08009ee0 <ai_layers_init_all>:
 8009ee0:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8009ee2:	4601      	mov	r1, r0
 8009ee4:	b14b      	cbz	r3, 8009efa <ai_layers_init_all+0x1a>
 8009ee6:	2000      	movs	r0, #0
 8009ee8:	461a      	mov	r2, r3
 8009eea:	60d9      	str	r1, [r3, #12]
 8009eec:	691b      	ldr	r3, [r3, #16]
 8009eee:	3001      	adds	r0, #1
 8009ef0:	4293      	cmp	r3, r2
 8009ef2:	d003      	beq.n	8009efc <ai_layers_init_all+0x1c>
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d1f7      	bne.n	8009ee8 <ai_layers_init_all+0x8>
 8009ef8:	4770      	bx	lr
 8009efa:	4618      	mov	r0, r3
 8009efc:	4770      	bx	lr
 8009efe:	bf00      	nop

08009f00 <ai_layers_post_init_all>:
 8009f00:	b538      	push	{r3, r4, r5, lr}
 8009f02:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8009f04:	b184      	cbz	r4, 8009f28 <ai_layers_post_init_all+0x28>
 8009f06:	2500      	movs	r5, #0
 8009f08:	6863      	ldr	r3, [r4, #4]
 8009f0a:	07db      	lsls	r3, r3, #31
 8009f0c:	d504      	bpl.n	8009f18 <ai_layers_post_init_all+0x18>
 8009f0e:	6a23      	ldr	r3, [r4, #32]
 8009f10:	4620      	mov	r0, r4
 8009f12:	b10b      	cbz	r3, 8009f18 <ai_layers_post_init_all+0x18>
 8009f14:	3501      	adds	r5, #1
 8009f16:	4798      	blx	r3
 8009f18:	6923      	ldr	r3, [r4, #16]
 8009f1a:	42a3      	cmp	r3, r4
 8009f1c:	461c      	mov	r4, r3
 8009f1e:	d001      	beq.n	8009f24 <ai_layers_post_init_all+0x24>
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	d1f1      	bne.n	8009f08 <ai_layers_post_init_all+0x8>
 8009f24:	4628      	mov	r0, r5
 8009f26:	bd38      	pop	{r3, r4, r5, pc}
 8009f28:	4625      	mov	r5, r4
 8009f2a:	4628      	mov	r0, r5
 8009f2c:	bd38      	pop	{r3, r4, r5, pc}
 8009f2e:	bf00      	nop

08009f30 <ai_layers_forward_all>:
 8009f30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f34:	6b85      	ldr	r5, [r0, #56]	@ 0x38
 8009f36:	4604      	mov	r4, r0
 8009f38:	f8d0 8040 	ldr.w	r8, [r0, #64]	@ 0x40
 8009f3c:	63c5      	str	r5, [r0, #60]	@ 0x3c
 8009f3e:	f1b8 0f00 	cmp.w	r8, #0
 8009f42:	d029      	beq.n	8009f98 <ai_layers_forward_all+0x68>
 8009f44:	b325      	cbz	r5, 8009f90 <ai_layers_forward_all+0x60>
 8009f46:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 8009f48:	4629      	mov	r1, r5
 8009f4a:	2001      	movs	r0, #1
 8009f4c:	47c0      	blx	r8
 8009f4e:	6be6      	ldr	r6, [r4, #60]	@ 0x3c
 8009f50:	b1f6      	cbz	r6, 8009f90 <ai_layers_forward_all+0x60>
 8009f52:	2700      	movs	r7, #0
 8009f54:	4631      	mov	r1, r6
 8009f56:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8009f58:	2002      	movs	r0, #2
 8009f5a:	47c0      	blx	r8
 8009f5c:	6be5      	ldr	r5, [r4, #60]	@ 0x3c
 8009f5e:	4628      	mov	r0, r5
 8009f60:	696b      	ldr	r3, [r5, #20]
 8009f62:	4798      	blx	r3
 8009f64:	692e      	ldr	r6, [r5, #16]
 8009f66:	2003      	movs	r0, #3
 8009f68:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8009f6a:	42b5      	cmp	r5, r6
 8009f6c:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8009f6e:	d007      	beq.n	8009f80 <ai_layers_forward_all+0x50>
 8009f70:	47c0      	blx	r8
 8009f72:	3701      	adds	r7, #1
 8009f74:	63e6      	str	r6, [r4, #60]	@ 0x3c
 8009f76:	2e00      	cmp	r6, #0
 8009f78:	d1ec      	bne.n	8009f54 <ai_layers_forward_all+0x24>
 8009f7a:	4638      	mov	r0, r7
 8009f7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f80:	2003      	movs	r0, #3
 8009f82:	3701      	adds	r7, #1
 8009f84:	47c0      	blx	r8
 8009f86:	2300      	movs	r3, #0
 8009f88:	4638      	mov	r0, r7
 8009f8a:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8009f8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f90:	2700      	movs	r7, #0
 8009f92:	4638      	mov	r0, r7
 8009f94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f98:	2d00      	cmp	r5, #0
 8009f9a:	d0f9      	beq.n	8009f90 <ai_layers_forward_all+0x60>
 8009f9c:	4647      	mov	r7, r8
 8009f9e:	696b      	ldr	r3, [r5, #20]
 8009fa0:	4628      	mov	r0, r5
 8009fa2:	4798      	blx	r3
 8009fa4:	462b      	mov	r3, r5
 8009fa6:	692d      	ldr	r5, [r5, #16]
 8009fa8:	429d      	cmp	r5, r3
 8009faa:	d004      	beq.n	8009fb6 <ai_layers_forward_all+0x86>
 8009fac:	3701      	adds	r7, #1
 8009fae:	63e5      	str	r5, [r4, #60]	@ 0x3c
 8009fb0:	2d00      	cmp	r5, #0
 8009fb2:	d1f4      	bne.n	8009f9e <ai_layers_forward_all+0x6e>
 8009fb4:	e7e1      	b.n	8009f7a <ai_layers_forward_all+0x4a>
 8009fb6:	2300      	movs	r3, #0
 8009fb8:	3701      	adds	r7, #1
 8009fba:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8009fbc:	e7dd      	b.n	8009f7a <ai_layers_forward_all+0x4a>
 8009fbe:	bf00      	nop

08009fc0 <forward_conv2d_if32of32wf32>:
 8009fc0:	6982      	ldr	r2, [r0, #24]
 8009fc2:	8813      	ldrh	r3, [r2, #0]
 8009fc4:	b90b      	cbnz	r3, 8009fca <forward_conv2d_if32of32wf32+0xa>
 8009fc6:	685b      	ldr	r3, [r3, #4]
 8009fc8:	deff      	udf	#255	@ 0xff
 8009fca:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fce:	6857      	ldr	r7, [r2, #4]
 8009fd0:	b0a3      	sub	sp, #140	@ 0x8c
 8009fd2:	4686      	mov	lr, r0
 8009fd4:	687a      	ldr	r2, [r7, #4]
 8009fd6:	b102      	cbz	r2, 8009fda <forward_conv2d_if32of32wf32+0x1a>
 8009fd8:	6812      	ldr	r2, [r2, #0]
 8009fda:	2b01      	cmp	r3, #1
 8009fdc:	f000 80c0 	beq.w	800a160 <forward_conv2d_if32of32wf32+0x1a0>
 8009fe0:	6938      	ldr	r0, [r7, #16]
 8009fe2:	b100      	cbz	r0, 8009fe6 <forward_conv2d_if32of32wf32+0x26>
 8009fe4:	6800      	ldr	r0, [r0, #0]
 8009fe6:	2b02      	cmp	r3, #2
 8009fe8:	f000 80b5 	beq.w	800a156 <forward_conv2d_if32of32wf32+0x196>
 8009fec:	69fe      	ldr	r6, [r7, #28]
 8009fee:	2e00      	cmp	r6, #0
 8009ff0:	f000 80b4 	beq.w	800a15c <forward_conv2d_if32of32wf32+0x19c>
 8009ff4:	8b39      	ldrh	r1, [r7, #24]
 8009ff6:	6834      	ldr	r4, [r6, #0]
 8009ff8:	2901      	cmp	r1, #1
 8009ffa:	f240 80b4 	bls.w	800a166 <forward_conv2d_if32of32wf32+0x1a6>
 8009ffe:	6876      	ldr	r6, [r6, #4]
 800a000:	f8d2 800c 	ldr.w	r8, [r2, #12]
 800a004:	f8d0 900c 	ldr.w	r9, [r0, #12]
 800a008:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a00c:	f8de c03c 	ldr.w	ip, [lr, #60]	@ 0x3c
 800a010:	9113      	str	r1, [sp, #76]	@ 0x4c
 800a012:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a016:	6992      	ldr	r2, [r2, #24]
 800a018:	9115      	str	r1, [sp, #84]	@ 0x54
 800a01a:	f8d9 100c 	ldr.w	r1, [r9, #12]
 800a01e:	6892      	ldr	r2, [r2, #8]
 800a020:	9116      	str	r1, [sp, #88]	@ 0x58
 800a022:	f8d9 1008 	ldr.w	r1, [r9, #8]
 800a026:	f8d4 a00c 	ldr.w	sl, [r4, #12]
 800a02a:	9117      	str	r1, [sp, #92]	@ 0x5c
 800a02c:	f8d8 100c 	ldr.w	r1, [r8, #12]
 800a030:	9220      	str	r2, [sp, #128]	@ 0x80
 800a032:	9118      	str	r1, [sp, #96]	@ 0x60
 800a034:	f8d8 1008 	ldr.w	r1, [r8, #8]
 800a038:	69a2      	ldr	r2, [r4, #24]
 800a03a:	9119      	str	r1, [sp, #100]	@ 0x64
 800a03c:	f8be 102c 	ldrh.w	r1, [lr, #44]	@ 0x2c
 800a040:	f8be b028 	ldrh.w	fp, [lr, #40]	@ 0x28
 800a044:	911a      	str	r1, [sp, #104]	@ 0x68
 800a046:	f8de 101c 	ldr.w	r1, [lr, #28]
 800a04a:	911f      	str	r1, [sp, #124]	@ 0x7c
 800a04c:	f8bc 1000 	ldrh.w	r1, [ip]
 800a050:	e9de 540c 	ldrd	r5, r4, [lr, #48]	@ 0x30
 800a054:	911b      	str	r1, [sp, #108]	@ 0x6c
 800a056:	f8bc 1004 	ldrh.w	r1, [ip, #4]
 800a05a:	911c      	str	r1, [sp, #112]	@ 0x70
 800a05c:	b2a9      	uxth	r1, r5
 800a05e:	911d      	str	r1, [sp, #116]	@ 0x74
 800a060:	b2a1      	uxth	r1, r4
 800a062:	911e      	str	r1, [sp, #120]	@ 0x78
 800a064:	6891      	ldr	r1, [r2, #8]
 800a066:	e9da 9801 	ldrd	r9, r8, [sl, #4]
 800a06a:	b10e      	cbz	r6, 800a070 <forward_conv2d_if32of32wf32+0xb0>
 800a06c:	69b6      	ldr	r6, [r6, #24]
 800a06e:	68b6      	ldr	r6, [r6, #8]
 800a070:	6980      	ldr	r0, [r0, #24]
 800a072:	b2a4      	uxth	r4, r4
 800a074:	b2ad      	uxth	r5, r5
 800a076:	2b03      	cmp	r3, #3
 800a078:	6880      	ldr	r0, [r0, #8]
 800a07a:	f104 34ff 	add.w	r4, r4, #4294967295
 800a07e:	f105 35ff 	add.w	r5, r5, #4294967295
 800a082:	9014      	str	r0, [sp, #80]	@ 0x50
 800a084:	f108 30ff 	add.w	r0, r8, #4294967295
 800a088:	fb00 8404 	mla	r4, r0, r4, r8
 800a08c:	f109 30ff 	add.w	r0, r9, #4294967295
 800a090:	fb00 9505 	mla	r5, r0, r5, r9
 800a094:	d074      	beq.n	800a180 <forward_conv2d_if32of32wf32+0x1c0>
 800a096:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a098:	2b00      	cmp	r3, #0
 800a09a:	d03e      	beq.n	800a11a <forward_conv2d_if32of32wf32+0x15a>
 800a09c:	f8d3 a000 	ldr.w	sl, [r3]
 800a0a0:	f1ba 0f00 	cmp.w	sl, #0
 800a0a4:	d003      	beq.n	800a0ae <forward_conv2d_if32of32wf32+0xee>
 800a0a6:	f8da 0018 	ldr.w	r0, [sl, #24]
 800a0aa:	f8d0 a008 	ldr.w	sl, [r0, #8]
 800a0ae:	6858      	ldr	r0, [r3, #4]
 800a0b0:	2800      	cmp	r0, #0
 800a0b2:	d033      	beq.n	800a11c <forward_conv2d_if32of32wf32+0x15c>
 800a0b4:	6983      	ldr	r3, [r0, #24]
 800a0b6:	f8d2 c000 	ldr.w	ip, [r2]
 800a0ba:	689f      	ldr	r7, [r3, #8]
 800a0bc:	f3cc 4343 	ubfx	r3, ip, #17, #4
 800a0c0:	2b08      	cmp	r3, #8
 800a0c2:	d052      	beq.n	800a16a <forward_conv2d_if32of32wf32+0x1aa>
 800a0c4:	2f00      	cmp	r7, #0
 800a0c6:	bf08      	it	eq
 800a0c8:	460f      	moveq	r7, r1
 800a0ca:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800a0cc:	463a      	mov	r2, r7
 800a0ce:	9914      	ldr	r1, [sp, #80]	@ 0x50
 800a0d0:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800a0d2:	940d      	str	r4, [sp, #52]	@ 0x34
 800a0d4:	f8cd 901c 	str.w	r9, [sp, #28]
 800a0d8:	950e      	str	r5, [sp, #56]	@ 0x38
 800a0da:	e9cd b30b 	strd	fp, r3, [sp, #44]	@ 0x2c
 800a0de:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800a0e0:	930a      	str	r3, [sp, #40]	@ 0x28
 800a0e2:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 800a0e4:	e9cd 8308 	strd	r8, r3, [sp, #32]
 800a0e8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800a0ea:	9306      	str	r3, [sp, #24]
 800a0ec:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a0ee:	9305      	str	r3, [sp, #20]
 800a0f0:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 800a0f2:	9304      	str	r3, [sp, #16]
 800a0f4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a0f6:	9303      	str	r3, [sp, #12]
 800a0f8:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a0fa:	9302      	str	r3, [sp, #8]
 800a0fc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a0fe:	e9cd a300 	strd	sl, r3, [sp]
 800a102:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800a104:	9311      	str	r3, [sp, #68]	@ 0x44
 800a106:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800a108:	9310      	str	r3, [sp, #64]	@ 0x40
 800a10a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a10c:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a10e:	4633      	mov	r3, r6
 800a110:	f000 fb90 	bl	800a834 <forward_lite_conv2d_if32of32wf32>
 800a114:	b023      	add	sp, #140	@ 0x8c
 800a116:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a11a:	469a      	mov	sl, r3
 800a11c:	6810      	ldr	r0, [r2, #0]
 800a11e:	f3c0 4343 	ubfx	r3, r0, #17, #4
 800a122:	2b08      	cmp	r3, #8
 800a124:	d001      	beq.n	800a12a <forward_conv2d_if32of32wf32+0x16a>
 800a126:	460f      	mov	r7, r1
 800a128:	e7cf      	b.n	800a0ca <forward_conv2d_if32of32wf32+0x10a>
 800a12a:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 800a12e:	f3c0 5041 	ubfx	r0, r0, #21, #2
 800a132:	68d2      	ldr	r2, [r2, #12]
 800a134:	4103      	asrs	r3, r0
 800a136:	b29b      	uxth	r3, r3
 800a138:	2a00      	cmp	r2, #0
 800a13a:	d0f4      	beq.n	800a126 <forward_conv2d_if32of32wf32+0x166>
 800a13c:	2700      	movs	r7, #0
 800a13e:	4638      	mov	r0, r7
 800a140:	6980      	ldr	r0, [r0, #24]
 800a142:	9121      	str	r1, [sp, #132]	@ 0x84
 800a144:	6840      	ldr	r0, [r0, #4]
 800a146:	9001      	str	r0, [sp, #4]
 800a148:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 800a14a:	9000      	str	r0, [sp, #0]
 800a14c:	4638      	mov	r0, r7
 800a14e:	f001 f84d 	bl	800b1ec <lite_decompress_ilutof32>
 800a152:	9921      	ldr	r1, [sp, #132]	@ 0x84
 800a154:	e7b6      	b.n	800a0c4 <forward_conv2d_if32of32wf32+0x104>
 800a156:	2300      	movs	r3, #0
 800a158:	685b      	ldr	r3, [r3, #4]
 800a15a:	deff      	udf	#255	@ 0xff
 800a15c:	4634      	mov	r4, r6
 800a15e:	e74f      	b.n	800a000 <forward_conv2d_if32of32wf32+0x40>
 800a160:	2300      	movs	r3, #0
 800a162:	685b      	ldr	r3, [r3, #4]
 800a164:	deff      	udf	#255	@ 0xff
 800a166:	2600      	movs	r6, #0
 800a168:	e74a      	b.n	800a000 <forward_conv2d_if32of32wf32+0x40>
 800a16a:	68d2      	ldr	r2, [r2, #12]
 800a16c:	2a00      	cmp	r2, #0
 800a16e:	d0a9      	beq.n	800a0c4 <forward_conv2d_if32of32wf32+0x104>
 800a170:	f3cc 13c6 	ubfx	r3, ip, #7, #7
 800a174:	f3cc 5c41 	ubfx	ip, ip, #21, #2
 800a178:	fa43 f30c 	asr.w	r3, r3, ip
 800a17c:	b29b      	uxth	r3, r3
 800a17e:	e7df      	b.n	800a140 <forward_conv2d_if32of32wf32+0x180>
 800a180:	2300      	movs	r3, #0
 800a182:	685b      	ldr	r3, [r3, #4]
 800a184:	deff      	udf	#255	@ 0xff
 800a186:	bf00      	nop

0800a188 <forward_dw_if32of32wf32>:
 800a188:	6982      	ldr	r2, [r0, #24]
 800a18a:	8813      	ldrh	r3, [r2, #0]
 800a18c:	b90b      	cbnz	r3, 800a192 <forward_dw_if32of32wf32+0xa>
 800a18e:	685b      	ldr	r3, [r3, #4]
 800a190:	deff      	udf	#255	@ 0xff
 800a192:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a196:	4686      	mov	lr, r0
 800a198:	6850      	ldr	r0, [r2, #4]
 800a19a:	b0a1      	sub	sp, #132	@ 0x84
 800a19c:	6841      	ldr	r1, [r0, #4]
 800a19e:	b101      	cbz	r1, 800a1a2 <forward_dw_if32of32wf32+0x1a>
 800a1a0:	6809      	ldr	r1, [r1, #0]
 800a1a2:	2b01      	cmp	r3, #1
 800a1a4:	f000 80a4 	beq.w	800a2f0 <forward_dw_if32of32wf32+0x168>
 800a1a8:	6902      	ldr	r2, [r0, #16]
 800a1aa:	b102      	cbz	r2, 800a1ae <forward_dw_if32of32wf32+0x26>
 800a1ac:	6812      	ldr	r2, [r2, #0]
 800a1ae:	2b02      	cmp	r3, #2
 800a1b0:	f000 8084 	beq.w	800a2bc <forward_dw_if32of32wf32+0x134>
 800a1b4:	69c6      	ldr	r6, [r0, #28]
 800a1b6:	2e00      	cmp	r6, #0
 800a1b8:	f000 8098 	beq.w	800a2ec <forward_dw_if32of32wf32+0x164>
 800a1bc:	8b05      	ldrh	r5, [r0, #24]
 800a1be:	6834      	ldr	r4, [r6, #0]
 800a1c0:	2d01      	cmp	r5, #1
 800a1c2:	f240 8098 	bls.w	800a2f6 <forward_dw_if32of32wf32+0x16e>
 800a1c6:	6876      	ldr	r6, [r6, #4]
 800a1c8:	f8d2 900c 	ldr.w	r9, [r2, #12]
 800a1cc:	68e7      	ldr	r7, [r4, #12]
 800a1ce:	f8d1 800c 	ldr.w	r8, [r1, #12]
 800a1d2:	9713      	str	r7, [sp, #76]	@ 0x4c
 800a1d4:	f8d9 7004 	ldr.w	r7, [r9, #4]
 800a1d8:	f8de c03c 	ldr.w	ip, [lr, #60]	@ 0x3c
 800a1dc:	9714      	str	r7, [sp, #80]	@ 0x50
 800a1de:	f8d9 700c 	ldr.w	r7, [r9, #12]
 800a1e2:	6989      	ldr	r1, [r1, #24]
 800a1e4:	9715      	str	r7, [sp, #84]	@ 0x54
 800a1e6:	f8d9 7008 	ldr.w	r7, [r9, #8]
 800a1ea:	6889      	ldr	r1, [r1, #8]
 800a1ec:	9716      	str	r7, [sp, #88]	@ 0x58
 800a1ee:	f8d8 700c 	ldr.w	r7, [r8, #12]
 800a1f2:	911f      	str	r1, [sp, #124]	@ 0x7c
 800a1f4:	9717      	str	r7, [sp, #92]	@ 0x5c
 800a1f6:	f8d8 7008 	ldr.w	r7, [r8, #8]
 800a1fa:	69a1      	ldr	r1, [r4, #24]
 800a1fc:	9718      	str	r7, [sp, #96]	@ 0x60
 800a1fe:	f8be 7028 	ldrh.w	r7, [lr, #40]	@ 0x28
 800a202:	f8d8 a004 	ldr.w	sl, [r8, #4]
 800a206:	9719      	str	r7, [sp, #100]	@ 0x64
 800a208:	f8be 702c 	ldrh.w	r7, [lr, #44]	@ 0x2c
 800a20c:	971a      	str	r7, [sp, #104]	@ 0x68
 800a20e:	f8de 701c 	ldr.w	r7, [lr, #28]
 800a212:	971e      	str	r7, [sp, #120]	@ 0x78
 800a214:	f8bc 7000 	ldrh.w	r7, [ip]
 800a218:	e9de 540c 	ldrd	r5, r4, [lr, #48]	@ 0x30
 800a21c:	971b      	str	r7, [sp, #108]	@ 0x6c
 800a21e:	f8bc 7004 	ldrh.w	r7, [ip, #4]
 800a222:	fa1f fb85 	uxth.w	fp, r5
 800a226:	971c      	str	r7, [sp, #112]	@ 0x70
 800a228:	b2a7      	uxth	r7, r4
 800a22a:	971d      	str	r7, [sp, #116]	@ 0x74
 800a22c:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 800a22e:	f8d1 9008 	ldr.w	r9, [r1, #8]
 800a232:	e9d7 7801 	ldrd	r7, r8, [r7, #4]
 800a236:	b10e      	cbz	r6, 800a23c <forward_dw_if32of32wf32+0xb4>
 800a238:	69b6      	ldr	r6, [r6, #24]
 800a23a:	68b6      	ldr	r6, [r6, #8]
 800a23c:	6992      	ldr	r2, [r2, #24]
 800a23e:	b2a4      	uxth	r4, r4
 800a240:	b2ad      	uxth	r5, r5
 800a242:	2b03      	cmp	r3, #3
 800a244:	6892      	ldr	r2, [r2, #8]
 800a246:	f104 34ff 	add.w	r4, r4, #4294967295
 800a24a:	f105 35ff 	add.w	r5, r5, #4294967295
 800a24e:	9213      	str	r2, [sp, #76]	@ 0x4c
 800a250:	f108 32ff 	add.w	r2, r8, #4294967295
 800a254:	fb02 8404 	mla	r4, r2, r4, r8
 800a258:	f107 32ff 	add.w	r2, r7, #4294967295
 800a25c:	fb02 7505 	mla	r5, r2, r5, r7
 800a260:	d04b      	beq.n	800a2fa <forward_dw_if32of32wf32+0x172>
 800a262:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800a264:	b103      	cbz	r3, 800a268 <forward_dw_if32of32wf32+0xe0>
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	6808      	ldr	r0, [r1, #0]
 800a26a:	f3c0 4243 	ubfx	r2, r0, #17, #4
 800a26e:	2a08      	cmp	r2, #8
 800a270:	d027      	beq.n	800a2c2 <forward_dw_if32of32wf32+0x13a>
 800a272:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800a274:	464a      	mov	r2, r9
 800a276:	940c      	str	r4, [sp, #48]	@ 0x30
 800a278:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a27a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a27c:	9c1d      	ldr	r4, [sp, #116]	@ 0x74
 800a27e:	930a      	str	r3, [sp, #40]	@ 0x28
 800a280:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800a282:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800a284:	9309      	str	r3, [sp, #36]	@ 0x24
 800a286:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 800a288:	981f      	ldr	r0, [sp, #124]	@ 0x7c
 800a28a:	9706      	str	r7, [sp, #24]
 800a28c:	940f      	str	r4, [sp, #60]	@ 0x3c
 800a28e:	e9cd 8307 	strd	r8, r3, [sp, #28]
 800a292:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a294:	9305      	str	r3, [sp, #20]
 800a296:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800a298:	9304      	str	r3, [sp, #16]
 800a29a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a29c:	9303      	str	r3, [sp, #12]
 800a29e:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 800a2a0:	9302      	str	r3, [sp, #8]
 800a2a2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a2a4:	e9cd a300 	strd	sl, r3, [sp]
 800a2a8:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800a2aa:	9310      	str	r3, [sp, #64]	@ 0x40
 800a2ac:	4633      	mov	r3, r6
 800a2ae:	e9cd 5b0d 	strd	r5, fp, [sp, #52]	@ 0x34
 800a2b2:	f000 fd97 	bl	800ade4 <forward_lite_dw_if32of32wf32>
 800a2b6:	b021      	add	sp, #132	@ 0x84
 800a2b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2bc:	2300      	movs	r3, #0
 800a2be:	685b      	ldr	r3, [r3, #4]
 800a2c0:	deff      	udf	#255	@ 0xff
 800a2c2:	68ca      	ldr	r2, [r1, #12]
 800a2c4:	2a00      	cmp	r2, #0
 800a2c6:	d0d4      	beq.n	800a272 <forward_dw_if32of32wf32+0xea>
 800a2c8:	6999      	ldr	r1, [r3, #24]
 800a2ca:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 800a2ce:	f3c0 5041 	ubfx	r0, r0, #21, #2
 800a2d2:	4103      	asrs	r3, r0
 800a2d4:	e9d1 1001 	ldrd	r1, r0, [r1, #4]
 800a2d8:	b29b      	uxth	r3, r3
 800a2da:	e9cd a100 	strd	sl, r1, [sp]
 800a2de:	4649      	mov	r1, r9
 800a2e0:	2800      	cmp	r0, #0
 800a2e2:	bf18      	it	ne
 800a2e4:	4681      	movne	r9, r0
 800a2e6:	f000 ff81 	bl	800b1ec <lite_decompress_ilutof32>
 800a2ea:	e7c2      	b.n	800a272 <forward_dw_if32of32wf32+0xea>
 800a2ec:	4634      	mov	r4, r6
 800a2ee:	e76b      	b.n	800a1c8 <forward_dw_if32of32wf32+0x40>
 800a2f0:	2300      	movs	r3, #0
 800a2f2:	685b      	ldr	r3, [r3, #4]
 800a2f4:	deff      	udf	#255	@ 0xff
 800a2f6:	2600      	movs	r6, #0
 800a2f8:	e766      	b.n	800a1c8 <forward_dw_if32of32wf32+0x40>
 800a2fa:	2300      	movs	r3, #0
 800a2fc:	685b      	ldr	r3, [r3, #4]
 800a2fe:	deff      	udf	#255	@ 0xff

0800a300 <forward_dense>:
 800a300:	6982      	ldr	r2, [r0, #24]
 800a302:	8813      	ldrh	r3, [r2, #0]
 800a304:	b90b      	cbnz	r3, 800a30a <forward_dense+0xa>
 800a306:	685b      	ldr	r3, [r3, #4]
 800a308:	deff      	udf	#255	@ 0xff
 800a30a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a30e:	f8d2 a004 	ldr.w	sl, [r2, #4]
 800a312:	b08e      	sub	sp, #56	@ 0x38
 800a314:	f8da 0004 	ldr.w	r0, [sl, #4]
 800a318:	b100      	cbz	r0, 800a31c <forward_dense+0x1c>
 800a31a:	6800      	ldr	r0, [r0, #0]
 800a31c:	2b01      	cmp	r3, #1
 800a31e:	d061      	beq.n	800a3e4 <forward_dense+0xe4>
 800a320:	f8da 2010 	ldr.w	r2, [sl, #16]
 800a324:	b102      	cbz	r2, 800a328 <forward_dense+0x28>
 800a326:	6812      	ldr	r2, [r2, #0]
 800a328:	2b02      	cmp	r3, #2
 800a32a:	d035      	beq.n	800a398 <forward_dense+0x98>
 800a32c:	f8da 501c 	ldr.w	r5, [sl, #28]
 800a330:	2d00      	cmp	r5, #0
 800a332:	d055      	beq.n	800a3e0 <forward_dense+0xe0>
 800a334:	f8ba 4018 	ldrh.w	r4, [sl, #24]
 800a338:	6829      	ldr	r1, [r5, #0]
 800a33a:	2c01      	cmp	r4, #1
 800a33c:	d955      	bls.n	800a3ea <forward_dense+0xea>
 800a33e:	686d      	ldr	r5, [r5, #4]
 800a340:	698e      	ldr	r6, [r1, #24]
 800a342:	2b03      	cmp	r3, #3
 800a344:	68d1      	ldr	r1, [r2, #12]
 800a346:	68c4      	ldr	r4, [r0, #12]
 800a348:	f8d1 9004 	ldr.w	r9, [r1, #4]
 800a34c:	f8d4 e004 	ldr.w	lr, [r4, #4]
 800a350:	e9d1 4702 	ldrd	r4, r7, [r1, #8]
 800a354:	6831      	ldr	r1, [r6, #0]
 800a356:	fb07 f804 	mul.w	r8, r7, r4
 800a35a:	f021 4c7e 	bic.w	ip, r1, #4261412864	@ 0xfe000000
 800a35e:	d046      	beq.n	800a3ee <forward_dense+0xee>
 800a360:	f8da 4028 	ldr.w	r4, [sl, #40]	@ 0x28
 800a364:	b11c      	cbz	r4, 800a36e <forward_dense+0x6e>
 800a366:	6824      	ldr	r4, [r4, #0]
 800a368:	b10c      	cbz	r4, 800a36e <forward_dense+0x6e>
 800a36a:	69a3      	ldr	r3, [r4, #24]
 800a36c:	689c      	ldr	r4, [r3, #8]
 800a36e:	6983      	ldr	r3, [r0, #24]
 800a370:	6992      	ldr	r2, [r2, #24]
 800a372:	6899      	ldr	r1, [r3, #8]
 800a374:	6890      	ldr	r0, [r2, #8]
 800a376:	b10d      	cbz	r5, 800a37c <forward_dense+0x7c>
 800a378:	69ab      	ldr	r3, [r5, #24]
 800a37a:	689d      	ldr	r5, [r3, #8]
 800a37c:	4f1d      	ldr	r7, [pc, #116]	@ (800a3f4 <forward_dense+0xf4>)
 800a37e:	45bc      	cmp	ip, r7
 800a380:	e9d6 2302 	ldrd	r2, r3, [r6, #8]
 800a384:	d022      	beq.n	800a3cc <forward_dense+0xcc>
 800a386:	4e1c      	ldr	r6, [pc, #112]	@ (800a3f8 <forward_dense+0xf8>)
 800a388:	45b4      	cmp	ip, r6
 800a38a:	d015      	beq.n	800a3b8 <forward_dense+0xb8>
 800a38c:	4b1b      	ldr	r3, [pc, #108]	@ (800a3fc <forward_dense+0xfc>)
 800a38e:	459c      	cmp	ip, r3
 800a390:	d005      	beq.n	800a39e <forward_dense+0x9e>
 800a392:	b00e      	add	sp, #56	@ 0x38
 800a394:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a398:	2300      	movs	r3, #0
 800a39a:	685b      	ldr	r3, [r3, #4]
 800a39c:	deff      	udf	#255	@ 0xff
 800a39e:	e9cd 0107 	strd	r0, r1, [sp, #28]
 800a3a2:	a807      	add	r0, sp, #28
 800a3a4:	9209      	str	r2, [sp, #36]	@ 0x24
 800a3a6:	e9cd 5e0a 	strd	r5, lr, [sp, #40]	@ 0x28
 800a3aa:	e9cd 980c 	strd	r9, r8, [sp, #48]	@ 0x30
 800a3ae:	f000 ff73 	bl	800b298 <forward_lite_dense_if32of32wf32>
 800a3b2:	b00e      	add	sp, #56	@ 0x38
 800a3b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a3b8:	e9cd 9803 	strd	r9, r8, [sp, #12]
 800a3bc:	e9cd 5e01 	strd	r5, lr, [sp, #4]
 800a3c0:	9400      	str	r4, [sp, #0]
 800a3c2:	f001 f8c3 	bl	800b54c <forward_lite_dense_if32of32wf32_lut4>
 800a3c6:	b00e      	add	sp, #56	@ 0x38
 800a3c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a3cc:	e9cd 9803 	strd	r9, r8, [sp, #12]
 800a3d0:	e9cd 5e01 	strd	r5, lr, [sp, #4]
 800a3d4:	9400      	str	r4, [sp, #0]
 800a3d6:	f001 fa01 	bl	800b7dc <forward_lite_dense_if32of32wf32_lut8>
 800a3da:	b00e      	add	sp, #56	@ 0x38
 800a3dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a3e0:	4629      	mov	r1, r5
 800a3e2:	e7ad      	b.n	800a340 <forward_dense+0x40>
 800a3e4:	2300      	movs	r3, #0
 800a3e6:	685b      	ldr	r3, [r3, #4]
 800a3e8:	deff      	udf	#255	@ 0xff
 800a3ea:	2500      	movs	r5, #0
 800a3ec:	e7a8      	b.n	800a340 <forward_dense+0x40>
 800a3ee:	2300      	movs	r3, #0
 800a3f0:	685b      	ldr	r3, [r3, #4]
 800a3f2:	deff      	udf	#255	@ 0xff
 800a3f4:	00d01040 	.word	0x00d01040
 800a3f8:	00f01040 	.word	0x00f01040
 800a3fc:	00821040 	.word	0x00821040

0800a400 <forward_transpose>:
 800a400:	6983      	ldr	r3, [r0, #24]
 800a402:	8819      	ldrh	r1, [r3, #0]
 800a404:	b909      	cbnz	r1, 800a40a <forward_transpose+0xa>
 800a406:	684b      	ldr	r3, [r1, #4]
 800a408:	deff      	udf	#255	@ 0xff
 800a40a:	4602      	mov	r2, r0
 800a40c:	6858      	ldr	r0, [r3, #4]
 800a40e:	6843      	ldr	r3, [r0, #4]
 800a410:	b103      	cbz	r3, 800a414 <forward_transpose+0x14>
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	2901      	cmp	r1, #1
 800a416:	f000 80a7 	beq.w	800a568 <forward_transpose+0x168>
 800a41a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a41e:	6904      	ldr	r4, [r0, #16]
 800a420:	b08b      	sub	sp, #44	@ 0x2c
 800a422:	b104      	cbz	r4, 800a426 <forward_transpose+0x26>
 800a424:	6824      	ldr	r4, [r4, #0]
 800a426:	6a15      	ldr	r5, [r2, #32]
 800a428:	e9d3 6004 	ldrd	r6, r0, [r3, #16]
 800a42c:	6869      	ldr	r1, [r5, #4]
 800a42e:	f5b6 6fa0 	cmp.w	r6, #1280	@ 0x500
 800a432:	f850 1021 	ldr.w	r1, [r0, r1, lsl #2]
 800a436:	9100      	str	r1, [sp, #0]
 800a438:	68a9      	ldr	r1, [r5, #8]
 800a43a:	f850 1021 	ldr.w	r1, [r0, r1, lsl #2]
 800a43e:	9104      	str	r1, [sp, #16]
 800a440:	68e9      	ldr	r1, [r5, #12]
 800a442:	f850 1021 	ldr.w	r1, [r0, r1, lsl #2]
 800a446:	9105      	str	r1, [sp, #20]
 800a448:	f0c0 808a 	bcc.w	800a560 <forward_transpose+0x160>
 800a44c:	69d1      	ldr	r1, [r2, #28]
 800a44e:	f5b1 6fa0 	cmp.w	r1, #1280	@ 0x500
 800a452:	f080 8082 	bcs.w	800a55a <forward_transpose+0x15a>
 800a456:	2104      	movs	r1, #4
 800a458:	5841      	ldr	r1, [r0, r1]
 800a45a:	f026 06ff 	bic.w	r6, r6, #255	@ 0xff
 800a45e:	f5b6 6fc0 	cmp.w	r6, #1536	@ 0x600
 800a462:	d071      	beq.n	800a548 <forward_transpose+0x148>
 800a464:	2200      	movs	r2, #0
 800a466:	9202      	str	r2, [sp, #8]
 800a468:	6998      	ldr	r0, [r3, #24]
 800a46a:	69a2      	ldr	r2, [r4, #24]
 800a46c:	68e3      	ldr	r3, [r4, #12]
 800a46e:	6896      	ldr	r6, [r2, #8]
 800a470:	6802      	ldr	r2, [r0, #0]
 800a472:	6880      	ldr	r0, [r0, #8]
 800a474:	f3c2 2b83 	ubfx	fp, r2, #10, #4
 800a478:	68da      	ldr	r2, [r3, #12]
 800a47a:	9001      	str	r0, [sp, #4]
 800a47c:	2a00      	cmp	r2, #0
 800a47e:	d060      	beq.n	800a542 <forward_transpose+0x142>
 800a480:	2700      	movs	r7, #0
 800a482:	6898      	ldr	r0, [r3, #8]
 800a484:	46a0      	mov	r8, r4
 800a486:	46ba      	mov	sl, r7
 800a488:	2800      	cmp	r0, #0
 800a48a:	d05a      	beq.n	800a542 <forward_transpose+0x142>
 800a48c:	f8d8 5008 	ldr.w	r5, [r8, #8]
 800a490:	2400      	movs	r4, #0
 800a492:	f8cd a018 	str.w	sl, [sp, #24]
 800a496:	46ba      	mov	sl, r7
 800a498:	f3c5 2517 	ubfx	r5, r5, #8, #24
 800a49c:	4628      	mov	r0, r5
 800a49e:	f04f 0900 	mov.w	r9, #0
 800a4a2:	4655      	mov	r5, sl
 800a4a4:	f8cd a024 	str.w	sl, [sp, #36]	@ 0x24
 800a4a8:	e9cd 4707 	strd	r4, r7, [sp, #28]
 800a4ac:	2804      	cmp	r0, #4
 800a4ae:	bf8c      	ite	hi
 800a4b0:	691f      	ldrhi	r7, [r3, #16]
 800a4b2:	2701      	movls	r7, #1
 800a4b4:	45b9      	cmp	r9, r7
 800a4b6:	d22e      	bcs.n	800a516 <forward_transpose+0x116>
 800a4b8:	46aa      	mov	sl, r5
 800a4ba:	2700      	movs	r7, #0
 800a4bc:	2805      	cmp	r0, #5
 800a4be:	9103      	str	r1, [sp, #12]
 800a4c0:	463d      	mov	r5, r7
 800a4c2:	4657      	mov	r7, sl
 800a4c4:	d91f      	bls.n	800a506 <forward_transpose+0x106>
 800a4c6:	695a      	ldr	r2, [r3, #20]
 800a4c8:	4295      	cmp	r5, r2
 800a4ca:	d21e      	bcs.n	800a50a <forward_transpose+0x10a>
 800a4cc:	685a      	ldr	r2, [r3, #4]
 800a4ce:	b1a2      	cbz	r2, 800a4fa <forward_transpose+0xfa>
 800a4d0:	2400      	movs	r4, #0
 800a4d2:	9b00      	ldr	r3, [sp, #0]
 800a4d4:	4631      	mov	r1, r6
 800a4d6:	465a      	mov	r2, fp
 800a4d8:	445e      	add	r6, fp
 800a4da:	fb03 a004 	mla	r0, r3, r4, sl
 800a4de:	9b01      	ldr	r3, [sp, #4]
 800a4e0:	3401      	adds	r4, #1
 800a4e2:	4418      	add	r0, r3
 800a4e4:	f001 fc44 	bl	800bd70 <st_int8_copy>
 800a4e8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a4ec:	685a      	ldr	r2, [r3, #4]
 800a4ee:	4294      	cmp	r4, r2
 800a4f0:	d3ef      	bcc.n	800a4d2 <forward_transpose+0xd2>
 800a4f2:	f8d8 1008 	ldr.w	r1, [r8, #8]
 800a4f6:	f3c1 2017 	ubfx	r0, r1, #8, #24
 800a4fa:	9a02      	ldr	r2, [sp, #8]
 800a4fc:	2805      	cmp	r0, #5
 800a4fe:	f105 0501 	add.w	r5, r5, #1
 800a502:	4492      	add	sl, r2
 800a504:	d8df      	bhi.n	800a4c6 <forward_transpose+0xc6>
 800a506:	2d00      	cmp	r5, #0
 800a508:	d0e0      	beq.n	800a4cc <forward_transpose+0xcc>
 800a50a:	9903      	ldr	r1, [sp, #12]
 800a50c:	463d      	mov	r5, r7
 800a50e:	f109 0901 	add.w	r9, r9, #1
 800a512:	440d      	add	r5, r1
 800a514:	e7ca      	b.n	800a4ac <forward_transpose+0xac>
 800a516:	e9dd 4707 	ldrd	r4, r7, [sp, #28]
 800a51a:	4605      	mov	r5, r0
 800a51c:	6898      	ldr	r0, [r3, #8]
 800a51e:	3401      	adds	r4, #1
 800a520:	f8dd a024 	ldr.w	sl, [sp, #36]	@ 0x24
 800a524:	9a04      	ldr	r2, [sp, #16]
 800a526:	4284      	cmp	r4, r0
 800a528:	4492      	add	sl, r2
 800a52a:	d3b7      	bcc.n	800a49c <forward_transpose+0x9c>
 800a52c:	f8dd a018 	ldr.w	sl, [sp, #24]
 800a530:	68da      	ldr	r2, [r3, #12]
 800a532:	f10a 0a01 	add.w	sl, sl, #1
 800a536:	4592      	cmp	sl, r2
 800a538:	d203      	bcs.n	800a542 <forward_transpose+0x142>
 800a53a:	9a05      	ldr	r2, [sp, #20]
 800a53c:	4417      	add	r7, r2
 800a53e:	2800      	cmp	r0, #0
 800a540:	d1a4      	bne.n	800a48c <forward_transpose+0x8c>
 800a542:	b00b      	add	sp, #44	@ 0x2c
 800a544:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a548:	69d2      	ldr	r2, [r2, #28]
 800a54a:	f5b2 6fc0 	cmp.w	r2, #1536	@ 0x600
 800a54e:	d309      	bcc.n	800a564 <forward_transpose+0x164>
 800a550:	696a      	ldr	r2, [r5, #20]
 800a552:	0092      	lsls	r2, r2, #2
 800a554:	5882      	ldr	r2, [r0, r2]
 800a556:	9202      	str	r2, [sp, #8]
 800a558:	e786      	b.n	800a468 <forward_transpose+0x68>
 800a55a:	6929      	ldr	r1, [r5, #16]
 800a55c:	0089      	lsls	r1, r1, #2
 800a55e:	e77b      	b.n	800a458 <forward_transpose+0x58>
 800a560:	2100      	movs	r1, #0
 800a562:	e77a      	b.n	800a45a <forward_transpose+0x5a>
 800a564:	2204      	movs	r2, #4
 800a566:	e7f5      	b.n	800a554 <forward_transpose+0x154>
 800a568:	2300      	movs	r3, #0
 800a56a:	685b      	ldr	r3, [r3, #4]
 800a56c:	deff      	udf	#255	@ 0xff
 800a56e:	bf00      	nop

0800a570 <forward_clip>:
 800a570:	6982      	ldr	r2, [r0, #24]
 800a572:	8813      	ldrh	r3, [r2, #0]
 800a574:	b90b      	cbnz	r3, 800a57a <forward_clip+0xa>
 800a576:	685b      	ldr	r3, [r3, #4]
 800a578:	deff      	udf	#255	@ 0xff
 800a57a:	6851      	ldr	r1, [r2, #4]
 800a57c:	684a      	ldr	r2, [r1, #4]
 800a57e:	b102      	cbz	r2, 800a582 <forward_clip+0x12>
 800a580:	6812      	ldr	r2, [r2, #0]
 800a582:	2b01      	cmp	r3, #1
 800a584:	d03e      	beq.n	800a604 <forward_clip+0x94>
 800a586:	690b      	ldr	r3, [r1, #16]
 800a588:	2b00      	cmp	r3, #0
 800a58a:	d03e      	beq.n	800a60a <forward_clip+0x9a>
 800a58c:	b470      	push	{r4, r5, r6}
 800a58e:	6819      	ldr	r1, [r3, #0]
 800a590:	6893      	ldr	r3, [r2, #8]
 800a592:	6994      	ldr	r4, [r2, #24]
 800a594:	6989      	ldr	r1, [r1, #24]
 800a596:	0a1b      	lsrs	r3, r3, #8
 800a598:	68a6      	ldr	r6, [r4, #8]
 800a59a:	6889      	ldr	r1, [r1, #8]
 800a59c:	d02a      	beq.n	800a5f4 <forward_clip+0x84>
 800a59e:	68d5      	ldr	r5, [r2, #12]
 800a5a0:	2201      	movs	r2, #1
 800a5a2:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800a5a6:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 800a5aa:	429d      	cmp	r5, r3
 800a5ac:	fb04 f202 	mul.w	r2, r4, r2
 800a5b0:	d1f9      	bne.n	800a5a6 <forward_clip+0x36>
 800a5b2:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800a5b6:	69c0      	ldr	r0, [r0, #28]
 800a5b8:	4413      	add	r3, r2
 800a5ba:	6882      	ldr	r2, [r0, #8]
 800a5bc:	eb06 0083 	add.w	r0, r6, r3, lsl #2
 800a5c0:	edd2 6a00 	vldr	s13, [r2]
 800a5c4:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 800a5c8:	ed92 7a01 	vldr	s14, [r2, #4]
 800a5cc:	4286      	cmp	r6, r0
 800a5ce:	d80f      	bhi.n	800a5f0 <forward_clip+0x80>
 800a5d0:	1b86      	subs	r6, r0, r6
 800a5d2:	1d0a      	adds	r2, r1, #4
 800a5d4:	1d03      	adds	r3, r0, #4
 800a5d6:	f026 0603 	bic.w	r6, r6, #3
 800a5da:	1b81      	subs	r1, r0, r6
 800a5dc:	ed73 7a01 	vldmdb	r3!, {s15}
 800a5e0:	428b      	cmp	r3, r1
 800a5e2:	fec6 7aa7 	vmaxnm.f32	s15, s13, s15
 800a5e6:	fec7 7ac7 	vminnm.f32	s15, s15, s14
 800a5ea:	ed62 7a01 	vstmdb	r2!, {s15}
 800a5ee:	d1f5      	bne.n	800a5dc <forward_clip+0x6c>
 800a5f0:	bc70      	pop	{r4, r5, r6}
 800a5f2:	4770      	bx	lr
 800a5f4:	69c3      	ldr	r3, [r0, #28]
 800a5f6:	4630      	mov	r0, r6
 800a5f8:	689b      	ldr	r3, [r3, #8]
 800a5fa:	edd3 6a00 	vldr	s13, [r3]
 800a5fe:	ed93 7a01 	vldr	s14, [r3, #4]
 800a602:	e7e5      	b.n	800a5d0 <forward_clip+0x60>
 800a604:	2300      	movs	r3, #0
 800a606:	685b      	ldr	r3, [r3, #4]
 800a608:	deff      	udf	#255	@ 0xff
 800a60a:	699b      	ldr	r3, [r3, #24]
 800a60c:	deff      	udf	#255	@ 0xff
 800a60e:	bf00      	nop

0800a610 <forward_ap>:
 800a610:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a614:	6983      	ldr	r3, [r0, #24]
 800a616:	b09d      	sub	sp, #116	@ 0x74
 800a618:	881a      	ldrh	r2, [r3, #0]
 800a61a:	900c      	str	r0, [sp, #48]	@ 0x30
 800a61c:	b90a      	cbnz	r2, 800a622 <forward_ap+0x12>
 800a61e:	6853      	ldr	r3, [r2, #4]
 800a620:	deff      	udf	#255	@ 0xff
 800a622:	6859      	ldr	r1, [r3, #4]
 800a624:	684b      	ldr	r3, [r1, #4]
 800a626:	b103      	cbz	r3, 800a62a <forward_ap+0x1a>
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	2a01      	cmp	r2, #1
 800a62c:	f000 80fd 	beq.w	800a82a <forward_ap+0x21a>
 800a630:	690a      	ldr	r2, [r1, #16]
 800a632:	2a00      	cmp	r2, #0
 800a634:	f000 80fc 	beq.w	800a830 <forward_ap+0x220>
 800a638:	6811      	ldr	r1, [r2, #0]
 800a63a:	68dc      	ldr	r4, [r3, #12]
 800a63c:	68ca      	ldr	r2, [r1, #12]
 800a63e:	699b      	ldr	r3, [r3, #24]
 800a640:	68d5      	ldr	r5, [r2, #12]
 800a642:	6892      	ldr	r2, [r2, #8]
 800a644:	6989      	ldr	r1, [r1, #24]
 800a646:	9205      	str	r2, [sp, #20]
 800a648:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a64a:	689b      	ldr	r3, [r3, #8]
 800a64c:	6888      	ldr	r0, [r1, #8]
 800a64e:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 800a650:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a652:	6867      	ldr	r7, [r4, #4]
 800a654:	950d      	str	r5, [sp, #52]	@ 0x34
 800a656:	e9d1 6300 	ldrd	r6, r3, [r1]
 800a65a:	e9d4 c102 	ldrd	ip, r1, [r4, #8]
 800a65e:	9309      	str	r3, [sp, #36]	@ 0x24
 800a660:	69d4      	ldr	r4, [r2, #28]
 800a662:	e9d2 a308 	ldrd	sl, r3, [r2, #32]
 800a666:	9408      	str	r4, [sp, #32]
 800a668:	4274      	negs	r4, r6
 800a66a:	930e      	str	r3, [sp, #56]	@ 0x38
 800a66c:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 800a66e:	2d00      	cmp	r5, #0
 800a670:	f000 80ce 	beq.w	800a810 <forward_ap+0x200>
 800a674:	fb07 f20c 	mul.w	r2, r7, ip
 800a678:	440e      	add	r6, r1
 800a67a:	9d08      	ldr	r5, [sp, #32]
 800a67c:	ea4f 0987 	mov.w	r9, r7, lsl #2
 800a680:	0091      	lsls	r1, r2, #2
 800a682:	9a05      	ldr	r2, [sp, #20]
 800a684:	fb0a f505 	mul.w	r5, sl, r5
 800a688:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a68c:	9102      	str	r1, [sp, #8]
 800a68e:	f04f 0800 	mov.w	r8, #0
 800a692:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a694:	fb09 f202 	mul.w	r2, r9, r2
 800a698:	9510      	str	r5, [sp, #64]	@ 0x40
 800a69a:	46cb      	mov	fp, r9
 800a69c:	4249      	negs	r1, r1
 800a69e:	463d      	mov	r5, r7
 800a6a0:	4657      	mov	r7, sl
 800a6a2:	9213      	str	r2, [sp, #76]	@ 0x4c
 800a6a4:	9111      	str	r1, [sp, #68]	@ 0x44
 800a6a6:	42b7      	cmp	r7, r6
 800a6a8:	bf94      	ite	ls
 800a6aa:	19e2      	addls	r2, r4, r7
 800a6ac:	19a2      	addhi	r2, r4, r6
 800a6ae:	9905      	ldr	r1, [sp, #20]
 800a6b0:	ea24 7ae4 	bic.w	sl, r4, r4, asr #31
 800a6b4:	9201      	str	r2, [sp, #4]
 800a6b6:	2900      	cmp	r1, #0
 800a6b8:	f000 80a2 	beq.w	800a800 <forward_ap+0x1f0>
 800a6bc:	ebaa 0202 	sub.w	r2, sl, r2
 800a6c0:	fb0c f10a 	mul.w	r1, ip, sl
 800a6c4:	f8dd e044 	ldr.w	lr, [sp, #68]	@ 0x44
 800a6c8:	4681      	mov	r9, r0
 800a6ca:	9212      	str	r2, [sp, #72]	@ 0x48
 800a6cc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a6ce:	9107      	str	r1, [sp, #28]
 800a6d0:	eb00 010b 	add.w	r1, r0, fp
 800a6d4:	4462      	add	r2, ip
 800a6d6:	9206      	str	r2, [sp, #24]
 800a6d8:	2200      	movs	r2, #0
 800a6da:	e9cd c714 	strd	ip, r7, [sp, #80]	@ 0x50
 800a6de:	920a      	str	r2, [sp, #40]	@ 0x28
 800a6e0:	e9cd 3416 	strd	r3, r4, [sp, #88]	@ 0x58
 800a6e4:	e9cd 8018 	strd	r8, r0, [sp, #96]	@ 0x60
 800a6e8:	f1be 0f00 	cmp.w	lr, #0
 800a6ec:	f8cd e02c 	str.w	lr, [sp, #44]	@ 0x2c
 800a6f0:	f2c0 8097 	blt.w	800a822 <forward_ap+0x212>
 800a6f4:	9b07      	ldr	r3, [sp, #28]
 800a6f6:	eb03 000e 	add.w	r0, r3, lr
 800a6fa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a6fc:	9a06      	ldr	r2, [sp, #24]
 800a6fe:	fb00 300b 	mla	r0, r0, fp, r3
 800a702:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800a704:	9b08      	ldr	r3, [sp, #32]
 800a706:	4293      	cmp	r3, r2
 800a708:	bf94      	ite	ls
 800a70a:	18e4      	addls	r4, r4, r3
 800a70c:	18a4      	addhi	r4, r4, r2
 800a70e:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800a710:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a712:	ebae 0804 	sub.w	r8, lr, r4
 800a716:	eba4 0e0e 	sub.w	lr, r4, lr
 800a71a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800a71e:	fb02 f808 	mul.w	r8, r2, r8
 800a722:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800a724:	2b00      	cmp	r3, #0
 800a726:	bf08      	it	eq
 800a728:	4642      	moveq	r2, r8
 800a72a:	9b01      	ldr	r3, [sp, #4]
 800a72c:	459a      	cmp	sl, r3
 800a72e:	9204      	str	r2, [sp, #16]
 800a730:	da4e      	bge.n	800a7d0 <forward_ap+0x1c0>
 800a732:	fb0b f30e 	mul.w	r3, fp, lr
 800a736:	46d4      	mov	ip, sl
 800a738:	2700      	movs	r7, #0
 800a73a:	9303      	str	r3, [sp, #12]
 800a73c:	2301      	movs	r3, #1
 800a73e:	e9cd a61a 	strd	sl, r6, [sp, #104]	@ 0x68
 800a742:	4477      	add	r7, lr
 800a744:	9a03      	ldr	r2, [sp, #12]
 800a746:	45b8      	cmp	r8, r7
 800a748:	eb00 0402 	add.w	r4, r0, r2
 800a74c:	d063      	beq.n	800a816 <forward_ap+0x206>
 800a74e:	42a0      	cmp	r0, r4
 800a750:	d233      	bcs.n	800a7ba <forward_ap+0x1aa>
 800a752:	2600      	movs	r6, #0
 800a754:	eb0b 0a00 	add.w	sl, fp, r0
 800a758:	b14d      	cbz	r5, 800a76e <forward_ap+0x15e>
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	d05f      	beq.n	800a81e <forward_ap+0x20e>
 800a75e:	464a      	mov	r2, r9
 800a760:	4603      	mov	r3, r0
 800a762:	ecf3 7a01 	vldmia	r3!, {s15}
 800a766:	459a      	cmp	sl, r3
 800a768:	ece2 7a01 	vstmia	r2!, {s15}
 800a76c:	d1f9      	bne.n	800a762 <forward_ap+0x152>
 800a76e:	4682      	mov	sl, r0
 800a770:	44da      	add	sl, fp
 800a772:	45a2      	cmp	sl, r4
 800a774:	d210      	bcs.n	800a798 <forward_ap+0x188>
 800a776:	2d00      	cmp	r5, #0
 800a778:	d0fa      	beq.n	800a770 <forward_ap+0x160>
 800a77a:	464b      	mov	r3, r9
 800a77c:	4652      	mov	r2, sl
 800a77e:	edd3 7a00 	vldr	s15, [r3]
 800a782:	ecb2 7a01 	vldmia	r2!, {s14}
 800a786:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a78a:	ece3 7a01 	vstmia	r3!, {s15}
 800a78e:	4299      	cmp	r1, r3
 800a790:	d1f5      	bne.n	800a77e <forward_ap+0x16e>
 800a792:	44da      	add	sl, fp
 800a794:	45a2      	cmp	sl, r4
 800a796:	d3ee      	bcc.n	800a776 <forward_ap+0x166>
 800a798:	b17e      	cbz	r6, 800a7ba <forward_ap+0x1aa>
 800a79a:	ee07 6a90 	vmov	s15, r6
 800a79e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a7a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a7a6:	b145      	cbz	r5, 800a7ba <forward_ap+0x1aa>
 800a7a8:	464b      	mov	r3, r9
 800a7aa:	edd3 7a00 	vldr	s15, [r3]
 800a7ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a7b2:	ece3 7a01 	vstmia	r3!, {s15}
 800a7b6:	428b      	cmp	r3, r1
 800a7b8:	d1f7      	bne.n	800a7aa <forward_ap+0x19a>
 800a7ba:	f10c 0c01 	add.w	ip, ip, #1
 800a7be:	9a01      	ldr	r2, [sp, #4]
 800a7c0:	9b02      	ldr	r3, [sp, #8]
 800a7c2:	4562      	cmp	r2, ip
 800a7c4:	4418      	add	r0, r3
 800a7c6:	f04f 0300 	mov.w	r3, #0
 800a7ca:	d1ba      	bne.n	800a742 <forward_ap+0x132>
 800a7cc:	e9dd a61a 	ldrd	sl, r6, [sp, #104]	@ 0x68
 800a7d0:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800a7d2:	44d9      	add	r9, fp
 800a7d4:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a7d6:	4459      	add	r1, fp
 800a7d8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a7da:	4402      	add	r2, r0
 800a7dc:	3301      	adds	r3, #1
 800a7de:	4696      	mov	lr, r2
 800a7e0:	9a06      	ldr	r2, [sp, #24]
 800a7e2:	930a      	str	r3, [sp, #40]	@ 0x28
 800a7e4:	1a12      	subs	r2, r2, r0
 800a7e6:	9206      	str	r2, [sp, #24]
 800a7e8:	9a05      	ldr	r2, [sp, #20]
 800a7ea:	429a      	cmp	r2, r3
 800a7ec:	f47f af7c 	bne.w	800a6e8 <forward_ap+0xd8>
 800a7f0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a7f2:	e9dd 8018 	ldrd	r8, r0, [sp, #96]	@ 0x60
 800a7f6:	e9dd c714 	ldrd	ip, r7, [sp, #80]	@ 0x50
 800a7fa:	e9dd 3416 	ldrd	r3, r4, [sp, #88]	@ 0x58
 800a7fe:	4410      	add	r0, r2
 800a800:	f108 0801 	add.w	r8, r8, #1
 800a804:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a806:	441c      	add	r4, r3
 800a808:	1af6      	subs	r6, r6, r3
 800a80a:	4542      	cmp	r2, r8
 800a80c:	f47f af4b 	bne.w	800a6a6 <forward_ap+0x96>
 800a810:	b01d      	add	sp, #116	@ 0x74
 800a812:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a816:	42a0      	cmp	r0, r4
 800a818:	9e04      	ldr	r6, [sp, #16]
 800a81a:	d39b      	bcc.n	800a754 <forward_ap+0x144>
 800a81c:	e7bc      	b.n	800a798 <forward_ap+0x188>
 800a81e:	4682      	mov	sl, r0
 800a820:	e7ab      	b.n	800a77a <forward_ap+0x16a>
 800a822:	9807      	ldr	r0, [sp, #28]
 800a824:	f04f 0e00 	mov.w	lr, #0
 800a828:	e767      	b.n	800a6fa <forward_ap+0xea>
 800a82a:	2300      	movs	r3, #0
 800a82c:	685b      	ldr	r3, [r3, #4]
 800a82e:	deff      	udf	#255	@ 0xff
 800a830:	68d3      	ldr	r3, [r2, #12]
 800a832:	deff      	udf	#255	@ 0xff

0800a834 <forward_lite_conv2d_if32of32wf32>:
 800a834:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a838:	ed2d 8b0e 	vpush	{d8-d14}
 800a83c:	b0a1      	sub	sp, #132	@ 0x84
 800a83e:	4681      	mov	r9, r0
 800a840:	460c      	mov	r4, r1
 800a842:	4690      	mov	r8, r2
 800a844:	f8bd 5104 	ldrh.w	r5, [sp, #260]	@ 0x104
 800a848:	f8bd 610c 	ldrh.w	r6, [sp, #268]	@ 0x10c
 800a84c:	9f3e      	ldr	r7, [sp, #248]	@ 0xf8
 800a84e:	9018      	str	r0, [sp, #96]	@ 0x60
 800a850:	9211      	str	r2, [sp, #68]	@ 0x44
 800a852:	930c      	str	r3, [sp, #48]	@ 0x30
 800a854:	f8bd 2108 	ldrh.w	r2, [sp, #264]	@ 0x108
 800a858:	983a      	ldr	r0, [sp, #232]	@ 0xe8
 800a85a:	9b40      	ldr	r3, [sp, #256]	@ 0x100
 800a85c:	f8bd 1110 	ldrh.w	r1, [sp, #272]	@ 0x110
 800a860:	9512      	str	r5, [sp, #72]	@ 0x48
 800a862:	9605      	str	r6, [sp, #20]
 800a864:	2f00      	cmp	r7, #0
 800a866:	f000 817a 	beq.w	800ab5e <forward_lite_conv2d_if32of32wf32+0x32a>
 800a86a:	9f3f      	ldr	r7, [sp, #252]	@ 0xfc
 800a86c:	f1c2 0e00 	rsb	lr, r2, #0
 800a870:	4694      	mov	ip, r2
 800a872:	426d      	negs	r5, r5
 800a874:	fb07 f303 	mul.w	r3, r7, r3
 800a878:	9f39      	ldr	r7, [sp, #228]	@ 0xe4
 800a87a:	9510      	str	r5, [sp, #64]	@ 0x40
 800a87c:	fb07 f303 	mul.w	r3, r7, r3
 800a880:	ed9f 8ac0 	vldr	s16, [pc, #768]	@ 800ab84 <forward_lite_conv2d_if32of32wf32+0x350>
 800a884:	9119      	str	r1, [sp, #100]	@ 0x64
 800a886:	009b      	lsls	r3, r3, #2
 800a888:	930d      	str	r3, [sp, #52]	@ 0x34
 800a88a:	9b3b      	ldr	r3, [sp, #236]	@ 0xec
 800a88c:	fb07 f303 	mul.w	r3, r7, r3
 800a890:	9f3d      	ldr	r7, [sp, #244]	@ 0xf4
 800a892:	fb07 f200 	mul.w	r2, r7, r0
 800a896:	0087      	lsls	r7, r0, #2
 800a898:	9702      	str	r7, [sp, #8]
 800a89a:	0097      	lsls	r7, r2, #2
 800a89c:	fb01 f203 	mul.w	r2, r1, r3
 800a8a0:	fb03 f30e 	mul.w	r3, r3, lr
 800a8a4:	9714      	str	r7, [sp, #80]	@ 0x50
 800a8a6:	0097      	lsls	r7, r2, #2
 800a8a8:	eb09 0083 	add.w	r0, r9, r3, lsl #2
 800a8ac:	9b39      	ldr	r3, [sp, #228]	@ 0xe4
 800a8ae:	f108 4278 	add.w	r2, r8, #4160749568	@ 0xf8000000
 800a8b2:	9716      	str	r7, [sp, #88]	@ 0x58
 800a8b4:	fb06 f303 	mul.w	r3, r6, r3
 800a8b8:	4677      	mov	r7, lr
 800a8ba:	9213      	str	r2, [sp, #76]	@ 0x4c
 800a8bc:	4606      	mov	r6, r0
 800a8be:	009b      	lsls	r3, r3, #2
 800a8c0:	2200      	movs	r2, #0
 800a8c2:	9304      	str	r3, [sp, #16]
 800a8c4:	9b39      	ldr	r3, [sp, #228]	@ 0xe4
 800a8c6:	920f      	str	r2, [sp, #60]	@ 0x3c
 800a8c8:	009b      	lsls	r3, r3, #2
 800a8ca:	fb03 f905 	mul.w	r9, r3, r5
 800a8ce:	4665      	mov	r5, ip
 800a8d0:	9300      	str	r3, [sp, #0]
 800a8d2:	2f00      	cmp	r7, #0
 800a8d4:	f2c0 8281 	blt.w	800adda <forward_lite_conv2d_if32of32wf32+0x5a6>
 800a8d8:	2300      	movs	r3, #0
 800a8da:	960b      	str	r6, [sp, #44]	@ 0x2c
 800a8dc:	9a3c      	ldr	r2, [sp, #240]	@ 0xf0
 800a8de:	9945      	ldr	r1, [sp, #276]	@ 0x114
 800a8e0:	442a      	add	r2, r5
 800a8e2:	428a      	cmp	r2, r1
 800a8e4:	bf94      	ite	ls
 800a8e6:	ebc3 0202 	rsbls	r2, r3, r2
 800a8ea:	ebc3 0201 	rsbhi	r2, r3, r1
 800a8ee:	4610      	mov	r0, r2
 800a8f0:	9a38      	ldr	r2, [sp, #224]	@ 0xe0
 800a8f2:	2a00      	cmp	r2, #0
 800a8f4:	f000 8148 	beq.w	800ab88 <forward_lite_conv2d_if32of32wf32+0x354>
 800a8f8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a8fa:	f1b2 7f80 	cmp.w	r2, #16777216	@ 0x1000000
 800a8fe:	f0c0 8143 	bcc.w	800ab88 <forward_lite_conv2d_if32of32wf32+0x354>
 800a902:	9a02      	ldr	r2, [sp, #8]
 800a904:	18a2      	adds	r2, r4, r2
 800a906:	4294      	cmp	r4, r2
 800a908:	9215      	str	r2, [sp, #84]	@ 0x54
 800a90a:	f080 811a 	bcs.w	800ab42 <forward_lite_conv2d_if32of32wf32+0x30e>
 800a90e:	9a3f      	ldr	r2, [sp, #252]	@ 0xfc
 800a910:	46a2      	mov	sl, r4
 800a912:	4680      	mov	r8, r0
 800a914:	941e      	str	r4, [sp, #120]	@ 0x78
 800a916:	fb02 f303 	mul.w	r3, r2, r3
 800a91a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a91c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a91e:	444b      	add	r3, r9
 800a920:	9317      	str	r3, [sp, #92]	@ 0x5c
 800a922:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a924:	930e      	str	r3, [sp, #56]	@ 0x38
 800a926:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a928:	e9cd 761a 	strd	r7, r6, [sp, #104]	@ 0x68
 800a92c:	930a      	str	r3, [sp, #40]	@ 0x28
 800a92e:	e9cd 591c 	strd	r5, r9, [sp, #112]	@ 0x70
 800a932:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a934:	9938      	ldr	r1, [sp, #224]	@ 0xe0
 800a936:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a938:	f001 fa1a 	bl	800bd70 <st_int8_copy>
 800a93c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a93e:	2b00      	cmp	r3, #0
 800a940:	f000 811d 	beq.w	800ab7e <forward_lite_conv2d_if32of32wf32+0x34a>
 800a944:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a946:	ecf3 6a01 	vldmia	r3!, {s13}
 800a94a:	930e      	str	r3, [sp, #56]	@ 0x38
 800a94c:	9b3d      	ldr	r3, [sp, #244]	@ 0xf4
 800a94e:	2b00      	cmp	r3, #0
 800a950:	f000 80e8 	beq.w	800ab24 <forward_lite_conv2d_if32of32wf32+0x2f0>
 800a954:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800a956:	2000      	movs	r0, #0
 800a958:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a95a:	9201      	str	r2, [sp, #4]
 800a95c:	4602      	mov	r2, r0
 800a95e:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 800a960:	4650      	mov	r0, sl
 800a962:	4614      	mov	r4, r2
 800a964:	f8cd a07c 	str.w	sl, [sp, #124]	@ 0x7c
 800a968:	2d00      	cmp	r5, #0
 800a96a:	f2c0 80ff 	blt.w	800ab6c <forward_lite_conv2d_if32of32wf32+0x338>
 800a96e:	9a01      	ldr	r2, [sp, #4]
 800a970:	2600      	movs	r6, #0
 800a972:	9203      	str	r2, [sp, #12]
 800a974:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a976:	9938      	ldr	r1, [sp, #224]	@ 0xe0
 800a978:	9f00      	ldr	r7, [sp, #0]
 800a97a:	fb02 1207 	mla	r2, r2, r7, r1
 800a97e:	993b      	ldr	r1, [sp, #236]	@ 0xec
 800a980:	18cf      	adds	r7, r1, r3
 800a982:	993f      	ldr	r1, [sp, #252]	@ 0xfc
 800a984:	428f      	cmp	r7, r1
 800a986:	bf94      	ite	ls
 800a988:	ebc6 0607 	rsbls	r6, r6, r7
 800a98c:	ebc6 0601 	rsbhi	r6, r6, r1
 800a990:	993b      	ldr	r1, [sp, #236]	@ 0xec
 800a992:	f1b8 0f00 	cmp.w	r8, #0
 800a996:	eba1 0b06 	sub.w	fp, r1, r6
 800a99a:	993f      	ldr	r1, [sp, #252]	@ 0xfc
 800a99c:	eba1 0a06 	sub.w	sl, r1, r6
 800a9a0:	9939      	ldr	r1, [sp, #228]	@ 0xe4
 800a9a2:	fb01 f606 	mul.w	r6, r1, r6
 800a9a6:	f340 80e7 	ble.w	800ab78 <forward_lite_conv2d_if32of32wf32+0x344>
 800a9aa:	9f00      	ldr	r7, [sp, #0]
 800a9ac:	eeb0 7a66 	vmov.f32	s14, s13
 800a9b0:	f04f 0c00 	mov.w	ip, #0
 800a9b4:	9903      	ldr	r1, [sp, #12]
 800a9b6:	fb07 fb0b 	mul.w	fp, r7, fp
 800a9ba:	fb07 fa0a 	mul.w	sl, r7, sl
 800a9be:	f026 070f 	bic.w	r7, r6, #15
 800a9c2:	9408      	str	r4, [sp, #32]
 800a9c4:	f107 39ff 	add.w	r9, r7, #4294967295
 800a9c8:	9303      	str	r3, [sp, #12]
 800a9ca:	ea4f 1919 	mov.w	r9, r9, lsr #4
 800a9ce:	f109 0901 	add.w	r9, r9, #1
 800a9d2:	ea4f 1e89 	mov.w	lr, r9, lsl #6
 800a9d6:	ea4f 1909 	mov.w	r9, r9, lsl #4
 800a9da:	e9cd 0506 	strd	r0, r5, [sp, #24]
 800a9de:	2f00      	cmp	r7, #0
 800a9e0:	f340 80c2 	ble.w	800ab68 <forward_lite_conv2d_if32of32wf32+0x334>
 800a9e4:	f101 0040 	add.w	r0, r1, #64	@ 0x40
 800a9e8:	f102 0340 	add.w	r3, r2, #64	@ 0x40
 800a9ec:	2400      	movs	r4, #0
 800a9ee:	ed10 6a0f 	vldr	s12, [r0, #-60]	@ 0xffffffc4
 800a9f2:	3410      	adds	r4, #16
 800a9f4:	ed53 7a0f 	vldr	s15, [r3, #-60]	@ 0xffffffc4
 800a9f8:	3040      	adds	r0, #64	@ 0x40
 800a9fa:	ed53 4a10 	vldr	s9, [r3, #-64]	@ 0xffffffc0
 800a9fe:	42bc      	cmp	r4, r7
 800aa00:	ee67 7a86 	vmul.f32	s15, s15, s12
 800aa04:	ed10 5a20 	vldr	s10, [r0, #-128]	@ 0xffffff80
 800aa08:	ed53 5a0e 	vldr	s11, [r3, #-56]	@ 0xffffffc8
 800aa0c:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 800aa10:	ed10 6a1e 	vldr	s12, [r0, #-120]	@ 0xffffff88
 800aa14:	eee4 7a85 	vfma.f32	s15, s9, s10
 800aa18:	ed53 da1d 	vldr	s27, [r3, #-116]	@ 0xffffff8c
 800aa1c:	ed10 ea1d 	vldr	s28, [r0, #-116]	@ 0xffffff8c
 800aa20:	ed13 da1c 	vldr	s26, [r3, #-112]	@ 0xffffff90
 800aa24:	ed50 ca1c 	vldr	s25, [r0, #-112]	@ 0xffffff90
 800aa28:	ed10 ca1b 	vldr	s24, [r0, #-108]	@ 0xffffff94
 800aa2c:	ed53 ba1b 	vldr	s23, [r3, #-108]	@ 0xffffff94
 800aa30:	eee5 7a86 	vfma.f32	s15, s11, s12
 800aa34:	ed10 ba1a 	vldr	s22, [r0, #-104]	@ 0xffffff98
 800aa38:	ed53 aa1a 	vldr	s21, [r3, #-104]	@ 0xffffff98
 800aa3c:	ed10 aa19 	vldr	s20, [r0, #-100]	@ 0xffffff9c
 800aa40:	ed53 9a19 	vldr	s19, [r3, #-100]	@ 0xffffff9c
 800aa44:	ed13 9a18 	vldr	s18, [r3, #-96]	@ 0xffffffa0
 800aa48:	ed50 8a18 	vldr	s17, [r0, #-96]	@ 0xffffffa0
 800aa4c:	eeed 7a8e 	vfma.f32	s15, s27, s28
 800aa50:	ed10 0a17 	vldr	s0, [r0, #-92]	@ 0xffffffa4
 800aa54:	ed53 0a17 	vldr	s1, [r3, #-92]	@ 0xffffffa4
 800aa58:	ed10 1a16 	vldr	s2, [r0, #-88]	@ 0xffffffa8
 800aa5c:	ed53 1a16 	vldr	s3, [r3, #-88]	@ 0xffffffa8
 800aa60:	ed10 2a15 	vldr	s4, [r0, #-84]	@ 0xffffffac
 800aa64:	ed53 2a15 	vldr	s5, [r3, #-84]	@ 0xffffffac
 800aa68:	eeed 7a2c 	vfma.f32	s15, s26, s25
 800aa6c:	ed13 3a14 	vldr	s6, [r3, #-80]	@ 0xffffffb0
 800aa70:	ed50 3a14 	vldr	s7, [r0, #-80]	@ 0xffffffb0
 800aa74:	ed50 4a13 	vldr	s9, [r0, #-76]	@ 0xffffffb4
 800aa78:	ed13 4a13 	vldr	s8, [r3, #-76]	@ 0xffffffb4
 800aa7c:	ed10 5a12 	vldr	s10, [r0, #-72]	@ 0xffffffb8
 800aa80:	ed53 5a12 	vldr	s11, [r3, #-72]	@ 0xffffffb8
 800aa84:	eeec 7a2b 	vfma.f32	s15, s24, s23
 800aa88:	ed10 6a11 	vldr	s12, [r0, #-68]	@ 0xffffffbc
 800aa8c:	ed53 da11 	vldr	s27, [r3, #-68]	@ 0xffffffbc
 800aa90:	eeeb 7a2a 	vfma.f32	s15, s22, s21
 800aa94:	eeea 7a29 	vfma.f32	s15, s20, s19
 800aa98:	eee9 7a28 	vfma.f32	s15, s18, s17
 800aa9c:	eee0 7a20 	vfma.f32	s15, s0, s1
 800aaa0:	eee1 7a21 	vfma.f32	s15, s2, s3
 800aaa4:	eee2 7a22 	vfma.f32	s15, s4, s5
 800aaa8:	eee3 7a23 	vfma.f32	s15, s6, s7
 800aaac:	eee4 7a24 	vfma.f32	s15, s8, s9
 800aab0:	eee5 7a25 	vfma.f32	s15, s10, s11
 800aab4:	eee6 7a2d 	vfma.f32	s15, s12, s27
 800aab8:	ee37 7a27 	vadd.f32	s14, s14, s15
 800aabc:	db97      	blt.n	800a9ee <forward_lite_conv2d_if32of32wf32+0x1ba>
 800aabe:	4471      	add	r1, lr
 800aac0:	4472      	add	r2, lr
 800aac2:	4648      	mov	r0, r9
 800aac4:	4286      	cmp	r6, r0
 800aac6:	dd10      	ble.n	800aaea <forward_lite_conv2d_if32of32wf32+0x2b6>
 800aac8:	4603      	mov	r3, r0
 800aaca:	460d      	mov	r5, r1
 800aacc:	4614      	mov	r4, r2
 800aace:	3301      	adds	r3, #1
 800aad0:	ecb4 6a01 	vldmia	r4!, {s12}
 800aad4:	ecf5 7a01 	vldmia	r5!, {s15}
 800aad8:	429e      	cmp	r6, r3
 800aada:	eea6 7a27 	vfma.f32	s14, s12, s15
 800aade:	d1f6      	bne.n	800aace <forward_lite_conv2d_if32of32wf32+0x29a>
 800aae0:	1a30      	subs	r0, r6, r0
 800aae2:	eb02 0280 	add.w	r2, r2, r0, lsl #2
 800aae6:	eb01 0180 	add.w	r1, r1, r0, lsl #2
 800aaea:	f10c 0c01 	add.w	ip, ip, #1
 800aaee:	4459      	add	r1, fp
 800aaf0:	4452      	add	r2, sl
 800aaf2:	45e0      	cmp	r8, ip
 800aaf4:	f47f af73 	bne.w	800a9de <forward_lite_conv2d_if32of32wf32+0x1aa>
 800aaf8:	9c08      	ldr	r4, [sp, #32]
 800aafa:	9b03      	ldr	r3, [sp, #12]
 800aafc:	e9dd 0506 	ldrd	r0, r5, [sp, #24]
 800ab00:	9a05      	ldr	r2, [sp, #20]
 800ab02:	3401      	adds	r4, #1
 800ab04:	9902      	ldr	r1, [sp, #8]
 800ab06:	4415      	add	r5, r2
 800ab08:	1a9b      	subs	r3, r3, r2
 800ab0a:	ed80 7a00 	vstr	s14, [r0]
 800ab0e:	4408      	add	r0, r1
 800ab10:	9a01      	ldr	r2, [sp, #4]
 800ab12:	9904      	ldr	r1, [sp, #16]
 800ab14:	440a      	add	r2, r1
 800ab16:	9201      	str	r2, [sp, #4]
 800ab18:	9a3d      	ldr	r2, [sp, #244]	@ 0xf4
 800ab1a:	42a2      	cmp	r2, r4
 800ab1c:	f47f af24 	bne.w	800a968 <forward_lite_conv2d_if32of32wf32+0x134>
 800ab20:	f8dd a07c 	ldr.w	sl, [sp, #124]	@ 0x7c
 800ab24:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ab26:	f10a 0a04 	add.w	sl, sl, #4
 800ab2a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ab2c:	4413      	add	r3, r2
 800ab2e:	930a      	str	r3, [sp, #40]	@ 0x28
 800ab30:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800ab32:	459a      	cmp	sl, r3
 800ab34:	f4ff aefd 	bcc.w	800a932 <forward_lite_conv2d_if32of32wf32+0xfe>
 800ab38:	9c1e      	ldr	r4, [sp, #120]	@ 0x78
 800ab3a:	e9dd 761a 	ldrd	r7, r6, [sp, #104]	@ 0x68
 800ab3e:	e9dd 591c 	ldrd	r5, r9, [sp, #112]	@ 0x70
 800ab42:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800ab44:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ab46:	4414      	add	r4, r2
 800ab48:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ab4a:	3301      	adds	r3, #1
 800ab4c:	4417      	add	r7, r2
 800ab4e:	1aad      	subs	r5, r5, r2
 800ab50:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800ab52:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ab54:	4416      	add	r6, r2
 800ab56:	9a3e      	ldr	r2, [sp, #248]	@ 0xf8
 800ab58:	429a      	cmp	r2, r3
 800ab5a:	f47f aeba 	bne.w	800a8d2 <forward_lite_conv2d_if32of32wf32+0x9e>
 800ab5e:	b021      	add	sp, #132	@ 0x84
 800ab60:	ecbd 8b0e 	vpop	{d8-d14}
 800ab64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab68:	2000      	movs	r0, #0
 800ab6a:	e7ab      	b.n	800aac4 <forward_lite_conv2d_if32of32wf32+0x290>
 800ab6c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ab6e:	461e      	mov	r6, r3
 800ab70:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ab72:	441a      	add	r2, r3
 800ab74:	9103      	str	r1, [sp, #12]
 800ab76:	e6fe      	b.n	800a976 <forward_lite_conv2d_if32of32wf32+0x142>
 800ab78:	eeb0 7a66 	vmov.f32	s14, s13
 800ab7c:	e7c0      	b.n	800ab00 <forward_lite_conv2d_if32of32wf32+0x2cc>
 800ab7e:	eef0 6a48 	vmov.f32	s13, s16
 800ab82:	e6e3      	b.n	800a94c <forward_lite_conv2d_if32of32wf32+0x118>
 800ab84:	00000000 	.word	0x00000000
 800ab88:	9a02      	ldr	r2, [sp, #8]
 800ab8a:	eb04 0c02 	add.w	ip, r4, r2
 800ab8e:	4564      	cmp	r4, ip
 800ab90:	d2d7      	bcs.n	800ab42 <forward_lite_conv2d_if32of32wf32+0x30e>
 800ab92:	9a3f      	ldr	r2, [sp, #252]	@ 0xfc
 800ab94:	4683      	mov	fp, r0
 800ab96:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800ab98:	fb02 f303 	mul.w	r3, r2, r3
 800ab9c:	4622      	mov	r2, r4
 800ab9e:	9109      	str	r1, [sp, #36]	@ 0x24
 800aba0:	930a      	str	r3, [sp, #40]	@ 0x28
 800aba2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800aba4:	970e      	str	r7, [sp, #56]	@ 0x38
 800aba6:	eb03 0e09 	add.w	lr, r3, r9
 800abaa:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800abac:	9615      	str	r6, [sp, #84]	@ 0x54
 800abae:	9517      	str	r5, [sp, #92]	@ 0x5c
 800abb0:	941a      	str	r4, [sp, #104]	@ 0x68
 800abb2:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800abb4:	2900      	cmp	r1, #0
 800abb6:	f000 810d 	beq.w	800add4 <forward_lite_conv2d_if32of32wf32+0x5a0>
 800abba:	ecf3 6a01 	vldmia	r3!, {s13}
 800abbe:	993d      	ldr	r1, [sp, #244]	@ 0xf4
 800abc0:	2900      	cmp	r1, #0
 800abc2:	f000 80ef 	beq.w	800ada4 <forward_lite_conv2d_if32of32wf32+0x570>
 800abc6:	2100      	movs	r1, #0
 800abc8:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800abca:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800abcc:	f8cd e004 	str.w	lr, [sp, #4]
 800abd0:	f8cd e07c 	str.w	lr, [sp, #124]	@ 0x7c
 800abd4:	e9cd 321b 	strd	r3, r2, [sp, #108]	@ 0x6c
 800abd8:	460b      	mov	r3, r1
 800abda:	4611      	mov	r1, r2
 800abdc:	461d      	mov	r5, r3
 800abde:	e9cd c91d 	strd	ip, r9, [sp, #116]	@ 0x74
 800abe2:	2e00      	cmp	r6, #0
 800abe4:	f2c0 80ed 	blt.w	800adc2 <forward_lite_conv2d_if32of32wf32+0x58e>
 800abe8:	9b01      	ldr	r3, [sp, #4]
 800abea:	2400      	movs	r4, #0
 800abec:	9303      	str	r3, [sp, #12]
 800abee:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800abf0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800abf2:	9f00      	ldr	r7, [sp, #0]
 800abf4:	fb03 2307 	mla	r3, r3, r7, r2
 800abf8:	9a3b      	ldr	r2, [sp, #236]	@ 0xec
 800abfa:	1817      	adds	r7, r2, r0
 800abfc:	9a3f      	ldr	r2, [sp, #252]	@ 0xfc
 800abfe:	4297      	cmp	r7, r2
 800ac00:	bf94      	ite	ls
 800ac02:	ebc4 0407 	rsbls	r4, r4, r7
 800ac06:	ebc4 0402 	rsbhi	r4, r4, r2
 800ac0a:	9a3b      	ldr	r2, [sp, #236]	@ 0xec
 800ac0c:	f1bb 0f00 	cmp.w	fp, #0
 800ac10:	eba2 0a04 	sub.w	sl, r2, r4
 800ac14:	9a3f      	ldr	r2, [sp, #252]	@ 0xfc
 800ac16:	eba2 0904 	sub.w	r9, r2, r4
 800ac1a:	9a39      	ldr	r2, [sp, #228]	@ 0xe4
 800ac1c:	fb02 f404 	mul.w	r4, r2, r4
 800ac20:	f340 80d5 	ble.w	800adce <forward_lite_conv2d_if32of32wf32+0x59a>
 800ac24:	f024 0c0f 	bic.w	ip, r4, #15
 800ac28:	9f00      	ldr	r7, [sp, #0]
 800ac2a:	eeb0 7a66 	vmov.f32	s14, s13
 800ac2e:	9a03      	ldr	r2, [sp, #12]
 800ac30:	f10c 38ff 	add.w	r8, ip, #4294967295
 800ac34:	fb07 fa0a 	mul.w	sl, r7, sl
 800ac38:	fb07 f909 	mul.w	r9, r7, r9
 800ac3c:	2700      	movs	r7, #0
 800ac3e:	ea4f 1818 	mov.w	r8, r8, lsr #4
 800ac42:	9508      	str	r5, [sp, #32]
 800ac44:	9003      	str	r0, [sp, #12]
 800ac46:	f108 0801 	add.w	r8, r8, #1
 800ac4a:	ea4f 1e88 	mov.w	lr, r8, lsl #6
 800ac4e:	ea4f 1808 	mov.w	r8, r8, lsl #4
 800ac52:	e9cd 1606 	strd	r1, r6, [sp, #24]
 800ac56:	f1bc 0f00 	cmp.w	ip, #0
 800ac5a:	f340 80b0 	ble.w	800adbe <forward_lite_conv2d_if32of32wf32+0x58a>
 800ac5e:	f102 0040 	add.w	r0, r2, #64	@ 0x40
 800ac62:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 800ac66:	2500      	movs	r5, #0
 800ac68:	ed11 6a0f 	vldr	s12, [r1, #-60]	@ 0xffffffc4
 800ac6c:	3510      	adds	r5, #16
 800ac6e:	ed50 7a0f 	vldr	s15, [r0, #-60]	@ 0xffffffc4
 800ac72:	3140      	adds	r1, #64	@ 0x40
 800ac74:	ed10 5a10 	vldr	s10, [r0, #-64]	@ 0xffffffc0
 800ac78:	4565      	cmp	r5, ip
 800ac7a:	ee67 7a86 	vmul.f32	s15, s15, s12
 800ac7e:	ed51 4a20 	vldr	s9, [r1, #-128]	@ 0xffffff80
 800ac82:	ed10 6a0e 	vldr	s12, [r0, #-56]	@ 0xffffffc8
 800ac86:	f100 0040 	add.w	r0, r0, #64	@ 0x40
 800ac8a:	ed51 5a1e 	vldr	s11, [r1, #-120]	@ 0xffffff88
 800ac8e:	eee4 7a85 	vfma.f32	s15, s9, s10
 800ac92:	ed51 da1d 	vldr	s27, [r1, #-116]	@ 0xffffff8c
 800ac96:	ed10 ea1d 	vldr	s28, [r0, #-116]	@ 0xffffff8c
 800ac9a:	ed10 da1c 	vldr	s26, [r0, #-112]	@ 0xffffff90
 800ac9e:	ed51 ca1c 	vldr	s25, [r1, #-112]	@ 0xffffff90
 800aca2:	ed10 ca1b 	vldr	s24, [r0, #-108]	@ 0xffffff94
 800aca6:	ed51 ba1b 	vldr	s23, [r1, #-108]	@ 0xffffff94
 800acaa:	eee5 7a86 	vfma.f32	s15, s11, s12
 800acae:	ed10 ba1a 	vldr	s22, [r0, #-104]	@ 0xffffff98
 800acb2:	ed51 aa1a 	vldr	s21, [r1, #-104]	@ 0xffffff98
 800acb6:	ed10 aa19 	vldr	s20, [r0, #-100]	@ 0xffffff9c
 800acba:	ed51 9a19 	vldr	s19, [r1, #-100]	@ 0xffffff9c
 800acbe:	ed11 9a18 	vldr	s18, [r1, #-96]	@ 0xffffffa0
 800acc2:	ed50 8a18 	vldr	s17, [r0, #-96]	@ 0xffffffa0
 800acc6:	eeed 7a8e 	vfma.f32	s15, s27, s28
 800acca:	ed50 0a17 	vldr	s1, [r0, #-92]	@ 0xffffffa4
 800acce:	ed11 0a17 	vldr	s0, [r1, #-92]	@ 0xffffffa4
 800acd2:	ed50 1a16 	vldr	s3, [r0, #-88]	@ 0xffffffa8
 800acd6:	ed11 1a16 	vldr	s2, [r1, #-88]	@ 0xffffffa8
 800acda:	ed50 2a15 	vldr	s5, [r0, #-84]	@ 0xffffffac
 800acde:	ed11 2a15 	vldr	s4, [r1, #-84]	@ 0xffffffac
 800ace2:	eeed 7a2c 	vfma.f32	s15, s26, s25
 800ace6:	ed10 3a14 	vldr	s6, [r0, #-80]	@ 0xffffffb0
 800acea:	ed51 3a14 	vldr	s7, [r1, #-80]	@ 0xffffffb0
 800acee:	ed50 4a13 	vldr	s9, [r0, #-76]	@ 0xffffffb4
 800acf2:	ed11 4a13 	vldr	s8, [r1, #-76]	@ 0xffffffb4
 800acf6:	ed50 5a12 	vldr	s11, [r0, #-72]	@ 0xffffffb8
 800acfa:	ed11 5a12 	vldr	s10, [r1, #-72]	@ 0xffffffb8
 800acfe:	eeec 7a2b 	vfma.f32	s15, s24, s23
 800ad02:	ed10 6a11 	vldr	s12, [r0, #-68]	@ 0xffffffbc
 800ad06:	ed51 da11 	vldr	s27, [r1, #-68]	@ 0xffffffbc
 800ad0a:	eeeb 7a2a 	vfma.f32	s15, s22, s21
 800ad0e:	eeea 7a29 	vfma.f32	s15, s20, s19
 800ad12:	eee9 7a28 	vfma.f32	s15, s18, s17
 800ad16:	eee0 7a20 	vfma.f32	s15, s0, s1
 800ad1a:	eee1 7a21 	vfma.f32	s15, s2, s3
 800ad1e:	eee2 7a22 	vfma.f32	s15, s4, s5
 800ad22:	eee3 7a23 	vfma.f32	s15, s6, s7
 800ad26:	eee4 7a24 	vfma.f32	s15, s8, s9
 800ad2a:	eee5 7a25 	vfma.f32	s15, s10, s11
 800ad2e:	eee6 7a2d 	vfma.f32	s15, s12, s27
 800ad32:	ee37 7a27 	vadd.f32	s14, s14, s15
 800ad36:	db97      	blt.n	800ac68 <forward_lite_conv2d_if32of32wf32+0x434>
 800ad38:	4472      	add	r2, lr
 800ad3a:	4473      	add	r3, lr
 800ad3c:	4641      	mov	r1, r8
 800ad3e:	428c      	cmp	r4, r1
 800ad40:	dd10      	ble.n	800ad64 <forward_lite_conv2d_if32of32wf32+0x530>
 800ad42:	4608      	mov	r0, r1
 800ad44:	4616      	mov	r6, r2
 800ad46:	461d      	mov	r5, r3
 800ad48:	3001      	adds	r0, #1
 800ad4a:	ecb5 6a01 	vldmia	r5!, {s12}
 800ad4e:	ecf6 7a01 	vldmia	r6!, {s15}
 800ad52:	4284      	cmp	r4, r0
 800ad54:	eea6 7a27 	vfma.f32	s14, s12, s15
 800ad58:	d1f6      	bne.n	800ad48 <forward_lite_conv2d_if32of32wf32+0x514>
 800ad5a:	1a61      	subs	r1, r4, r1
 800ad5c:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 800ad60:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 800ad64:	3701      	adds	r7, #1
 800ad66:	4452      	add	r2, sl
 800ad68:	444b      	add	r3, r9
 800ad6a:	45bb      	cmp	fp, r7
 800ad6c:	f47f af73 	bne.w	800ac56 <forward_lite_conv2d_if32of32wf32+0x422>
 800ad70:	9d08      	ldr	r5, [sp, #32]
 800ad72:	9803      	ldr	r0, [sp, #12]
 800ad74:	e9dd 1606 	ldrd	r1, r6, [sp, #24]
 800ad78:	9b05      	ldr	r3, [sp, #20]
 800ad7a:	3501      	adds	r5, #1
 800ad7c:	9a02      	ldr	r2, [sp, #8]
 800ad7e:	441e      	add	r6, r3
 800ad80:	1ac0      	subs	r0, r0, r3
 800ad82:	ed81 7a00 	vstr	s14, [r1]
 800ad86:	4411      	add	r1, r2
 800ad88:	9b01      	ldr	r3, [sp, #4]
 800ad8a:	9a04      	ldr	r2, [sp, #16]
 800ad8c:	4413      	add	r3, r2
 800ad8e:	9301      	str	r3, [sp, #4]
 800ad90:	9b3d      	ldr	r3, [sp, #244]	@ 0xf4
 800ad92:	42ab      	cmp	r3, r5
 800ad94:	f47f af25 	bne.w	800abe2 <forward_lite_conv2d_if32of32wf32+0x3ae>
 800ad98:	f8dd e07c 	ldr.w	lr, [sp, #124]	@ 0x7c
 800ad9c:	e9dd 321b 	ldrd	r3, r2, [sp, #108]	@ 0x6c
 800ada0:	e9dd c91d 	ldrd	ip, r9, [sp, #116]	@ 0x74
 800ada4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ada6:	3204      	adds	r2, #4
 800ada8:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800adaa:	4562      	cmp	r2, ip
 800adac:	4401      	add	r1, r0
 800adae:	9109      	str	r1, [sp, #36]	@ 0x24
 800adb0:	f4ff aeff 	bcc.w	800abb2 <forward_lite_conv2d_if32of32wf32+0x37e>
 800adb4:	9f0e      	ldr	r7, [sp, #56]	@ 0x38
 800adb6:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800adb8:	9d17      	ldr	r5, [sp, #92]	@ 0x5c
 800adba:	9c1a      	ldr	r4, [sp, #104]	@ 0x68
 800adbc:	e6c1      	b.n	800ab42 <forward_lite_conv2d_if32of32wf32+0x30e>
 800adbe:	2100      	movs	r1, #0
 800adc0:	e7bd      	b.n	800ad3e <forward_lite_conv2d_if32of32wf32+0x50a>
 800adc2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800adc4:	4604      	mov	r4, r0
 800adc6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800adc8:	4403      	add	r3, r0
 800adca:	9203      	str	r2, [sp, #12]
 800adcc:	e710      	b.n	800abf0 <forward_lite_conv2d_if32of32wf32+0x3bc>
 800adce:	eeb0 7a66 	vmov.f32	s14, s13
 800add2:	e7d1      	b.n	800ad78 <forward_lite_conv2d_if32of32wf32+0x544>
 800add4:	eef0 6a48 	vmov.f32	s13, s16
 800add8:	e6f1      	b.n	800abbe <forward_lite_conv2d_if32of32wf32+0x38a>
 800adda:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800addc:	462b      	mov	r3, r5
 800adde:	920b      	str	r2, [sp, #44]	@ 0x2c
 800ade0:	e57c      	b.n	800a8dc <forward_lite_conv2d_if32of32wf32+0xa8>
 800ade2:	bf00      	nop

0800ade4 <forward_lite_dw_if32of32wf32>:
 800ade4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ade8:	b0a5      	sub	sp, #148	@ 0x94
 800adea:	4615      	mov	r5, r2
 800adec:	460c      	mov	r4, r1
 800adee:	9016      	str	r0, [sp, #88]	@ 0x58
 800adf0:	9217      	str	r2, [sp, #92]	@ 0x5c
 800adf2:	461a      	mov	r2, r3
 800adf4:	9833      	ldr	r0, [sp, #204]	@ 0xcc
 800adf6:	f8bd 30e0 	ldrh.w	r3, [sp, #224]	@ 0xe0
 800adfa:	f8bd 10dc 	ldrh.w	r1, [sp, #220]	@ 0xdc
 800adfe:	f8bd b0d8 	ldrh.w	fp, [sp, #216]	@ 0xd8
 800ae02:	f8bd 70e4 	ldrh.w	r7, [sp, #228]	@ 0xe4
 800ae06:	9318      	str	r3, [sp, #96]	@ 0x60
 800ae08:	2800      	cmp	r0, #0
 800ae0a:	f000 8148 	beq.w	800b09e <forward_lite_dw_if32of32wf32+0x2ba>
 800ae0e:	424b      	negs	r3, r1
 800ae10:	4608      	mov	r0, r1
 800ae12:	992e      	ldr	r1, [sp, #184]	@ 0xb8
 800ae14:	2a00      	cmp	r2, #0
 800ae16:	f1cb 0a00 	rsb	sl, fp, #0
 800ae1a:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800ae1e:	ea4f 0181 	mov.w	r1, r1, lsl #2
 800ae22:	bf08      	it	eq
 800ae24:	462a      	moveq	r2, r5
 800ae26:	eddf 6aa3 	vldr	s13, [pc, #652]	@ 800b0b4 <forward_lite_dw_if32of32wf32+0x2d0>
 800ae2a:	f04f 0500 	mov.w	r5, #0
 800ae2e:	9114      	str	r1, [sp, #80]	@ 0x50
 800ae30:	992e      	ldr	r1, [sp, #184]	@ 0xb8
 800ae32:	fe46 6aa7 	vseleq.f32	s13, s13, s15
 800ae36:	9210      	str	r2, [sp, #64]	@ 0x40
 800ae38:	ea4f 1801 	mov.w	r8, r1, lsl #4
 800ae3c:	9a2f      	ldr	r2, [sp, #188]	@ 0xbc
 800ae3e:	00c9      	lsls	r1, r1, #3
 800ae40:	0092      	lsls	r2, r2, #2
 800ae42:	9101      	str	r1, [sp, #4]
 800ae44:	9932      	ldr	r1, [sp, #200]	@ 0xc8
 800ae46:	9213      	str	r2, [sp, #76]	@ 0x4c
 800ae48:	fb01 fc02 	mul.w	ip, r1, r2
 800ae4c:	4621      	mov	r1, r4
 800ae4e:	463a      	mov	r2, r7
 800ae50:	4654      	mov	r4, sl
 800ae52:	46e1      	mov	r9, ip
 800ae54:	468a      	mov	sl, r1
 800ae56:	46c4      	mov	ip, r8
 800ae58:	9e31      	ldr	r6, [sp, #196]	@ 0xc4
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	993a      	ldr	r1, [sp, #232]	@ 0xe8
 800ae5e:	eb06 0700 	add.w	r7, r6, r0
 800ae62:	bfb4      	ite	lt
 800ae64:	4606      	movlt	r6, r0
 800ae66:	2600      	movge	r6, #0
 800ae68:	428f      	cmp	r7, r1
 800ae6a:	bf28      	it	cs
 800ae6c:	460f      	movcs	r7, r1
 800ae6e:	9932      	ldr	r1, [sp, #200]	@ 0xc8
 800ae70:	2900      	cmp	r1, #0
 800ae72:	f000 810d 	beq.w	800b090 <forward_lite_dw_if32of32wf32+0x2ac>
 800ae76:	eba7 0e06 	sub.w	lr, r7, r6
 800ae7a:	f8cd a028 	str.w	sl, [sp, #40]	@ 0x28
 800ae7e:	e9dd 712e 	ldrd	r7, r1, [sp, #184]	@ 0xb8
 800ae82:	e9cd 3519 	strd	r3, r5, [sp, #100]	@ 0x64
 800ae86:	fbb1 f7f7 	udiv	r7, r1, r7
 800ae8a:	9934      	ldr	r1, [sp, #208]	@ 0xd0
 800ae8c:	4625      	mov	r5, r4
 800ae8e:	9707      	str	r7, [sp, #28]
 800ae90:	18f7      	adds	r7, r6, r3
 800ae92:	fb06 f101 	mul.w	r1, r6, r1
 800ae96:	f8cd e048 	str.w	lr, [sp, #72]	@ 0x48
 800ae9a:	910f      	str	r1, [sp, #60]	@ 0x3c
 800ae9c:	9930      	ldr	r1, [sp, #192]	@ 0xc0
 800ae9e:	fb01 f107 	mul.w	r1, r1, r7
 800aea2:	465f      	mov	r7, fp
 800aea4:	9115      	str	r1, [sp, #84]	@ 0x54
 800aea6:	9935      	ldr	r1, [sp, #212]	@ 0xd4
 800aea8:	eba1 060e 	sub.w	r6, r1, lr
 800aeac:	9934      	ldr	r1, [sp, #208]	@ 0xd0
 800aeae:	fb01 f606 	mul.w	r6, r1, r6
 800aeb2:	00b1      	lsls	r1, r6, #2
 800aeb4:	9e07      	ldr	r6, [sp, #28]
 800aeb6:	9108      	str	r1, [sp, #32]
 800aeb8:	2100      	movs	r1, #0
 800aeba:	e9cd 491b 	strd	r4, r9, [sp, #108]	@ 0x6c
 800aebe:	910e      	str	r1, [sp, #56]	@ 0x38
 800aec0:	1e71      	subs	r1, r6, #1
 800aec2:	f8dd 9050 	ldr.w	r9, [sp, #80]	@ 0x50
 800aec6:	9111      	str	r1, [sp, #68]	@ 0x44
 800aec8:	e9cd 0a1d 	strd	r0, sl, [sp, #116]	@ 0x74
 800aecc:	e9cd b21f 	strd	fp, r2, [sp, #124]	@ 0x7c
 800aed0:	2d00      	cmp	r5, #0
 800aed2:	f2c0 80e9 	blt.w	800b0a8 <forward_lite_dw_if32of32wf32+0x2c4>
 800aed6:	2100      	movs	r1, #0
 800aed8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aeda:	4608      	mov	r0, r1
 800aedc:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800aede:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800aee2:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800aee4:	18aa      	adds	r2, r5, r2
 800aee6:	440a      	add	r2, r1
 800aee8:	9916      	ldr	r1, [sp, #88]	@ 0x58
 800aeea:	fb09 1802 	mla	r8, r9, r2, r1
 800aeee:	9a30      	ldr	r2, [sp, #192]	@ 0xc0
 800aef0:	993b      	ldr	r1, [sp, #236]	@ 0xec
 800aef2:	443a      	add	r2, r7
 800aef4:	eb08 0409 	add.w	r4, r8, r9
 800aef8:	428a      	cmp	r2, r1
 800aefa:	bf94      	ite	ls
 800aefc:	ebc0 0002 	rsbls	r0, r0, r2
 800af00:	ebc0 0001 	rsbhi	r0, r0, r1
 800af04:	9a30      	ldr	r2, [sp, #192]	@ 0xc0
 800af06:	4544      	cmp	r4, r8
 800af08:	940d      	str	r4, [sp, #52]	@ 0x34
 800af0a:	eba2 0100 	sub.w	r1, r2, r0
 800af0e:	9a34      	ldr	r2, [sp, #208]	@ 0xd0
 800af10:	eba2 0200 	sub.w	r2, r2, r0
 800af14:	f240 80a5 	bls.w	800b062 <forward_lite_dw_if32of32wf32+0x27e>
 800af18:	fb09 f101 	mul.w	r1, r9, r1
 800af1c:	0092      	lsls	r2, r2, #2
 800af1e:	f020 0603 	bic.w	r6, r0, #3
 800af22:	4614      	mov	r4, r2
 800af24:	9102      	str	r1, [sp, #8]
 800af26:	e9dd 212e 	ldrd	r2, r1, [sp, #184]	@ 0xb8
 800af2a:	428a      	cmp	r2, r1
 800af2c:	f200 8099 	bhi.w	800b062 <forward_lite_dw_if32of32wf32+0x27e>
 800af30:	2a01      	cmp	r2, #1
 800af32:	f040 80c1 	bne.w	800b0b8 <forward_lite_dw_if32of32wf32+0x2d4>
 800af36:	1e71      	subs	r1, r6, #1
 800af38:	2200      	movs	r2, #0
 800af3a:	46c3      	mov	fp, r8
 800af3c:	f8cd 9084 	str.w	r9, [sp, #132]	@ 0x84
 800af40:	0889      	lsrs	r1, r1, #2
 800af42:	920b      	str	r2, [sp, #44]	@ 0x2c
 800af44:	f8dd e048 	ldr.w	lr, [sp, #72]	@ 0x48
 800af48:	46a1      	mov	r9, r4
 800af4a:	1c4a      	adds	r2, r1, #1
 800af4c:	fb01 c10c 	mla	r1, r1, ip, ip
 800af50:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800af54:	9105      	str	r1, [sp, #20]
 800af56:	0111      	lsls	r1, r2, #4
 800af58:	0092      	lsls	r2, r2, #2
 800af5a:	950c      	str	r5, [sp, #48]	@ 0x30
 800af5c:	9104      	str	r1, [sp, #16]
 800af5e:	9203      	str	r2, [sp, #12]
 800af60:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800af62:	2400      	movs	r4, #0
 800af64:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800af66:	9722      	str	r7, [sp, #136]	@ 0x88
 800af68:	eb01 0582 	add.w	r5, r1, r2, lsl #2
 800af6c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800af6e:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800af72:	eb01 0a82 	add.w	sl, r1, r2, lsl #2
 800af76:	462f      	mov	r7, r5
 800af78:	4655      	mov	r5, sl
 800af7a:	ecb7 7a01 	vldmia	r7!, {s14}
 800af7e:	f1be 0f00 	cmp.w	lr, #0
 800af82:	ee26 7a87 	vmul.f32	s14, s13, s14
 800af86:	dd4f      	ble.n	800b028 <forward_lite_dw_if32of32wf32+0x244>
 800af88:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800af8a:	f04f 0a00 	mov.w	sl, #0
 800af8e:	9402      	str	r4, [sp, #8]
 800af90:	9706      	str	r7, [sp, #24]
 800af92:	2e00      	cmp	r6, #0
 800af94:	f340 8086 	ble.w	800b0a4 <forward_lite_dw_if32of32wf32+0x2c0>
 800af98:	9c01      	ldr	r4, [sp, #4]
 800af9a:	f103 0110 	add.w	r1, r3, #16
 800af9e:	f04f 0b00 	mov.w	fp, #0
 800afa2:	1917      	adds	r7, r2, r4
 800afa4:	4614      	mov	r4, r2
 800afa6:	ed11 6a03 	vldr	s12, [r1, #-12]
 800afaa:	f10b 0b04 	add.w	fp, fp, #4
 800afae:	edd4 7a01 	vldr	s15, [r4, #4]
 800afb2:	3110      	adds	r1, #16
 800afb4:	ed94 4a00 	vldr	s8, [r4]
 800afb8:	45b3      	cmp	fp, r6
 800afba:	ee67 7a86 	vmul.f32	s15, s15, s12
 800afbe:	ed51 4a08 	vldr	s9, [r1, #-32]	@ 0xffffffe0
 800afc2:	ed97 5a00 	vldr	s10, [r7]
 800afc6:	4464      	add	r4, ip
 800afc8:	ed51 5a06 	vldr	s11, [r1, #-24]	@ 0xffffffe8
 800afcc:	eee4 7a24 	vfma.f32	s15, s8, s9
 800afd0:	ed97 6a01 	vldr	s12, [r7, #4]
 800afd4:	ed51 3a05 	vldr	s7, [r1, #-20]	@ 0xffffffec
 800afd8:	4467      	add	r7, ip
 800afda:	eee5 7a25 	vfma.f32	s15, s10, s11
 800afde:	eee6 7a23 	vfma.f32	s15, s12, s7
 800afe2:	ee37 7a27 	vadd.f32	s14, s14, s15
 800afe6:	dbde      	blt.n	800afa6 <forward_lite_dw_if32of32wf32+0x1c2>
 800afe8:	9905      	ldr	r1, [sp, #20]
 800afea:	440a      	add	r2, r1
 800afec:	9904      	ldr	r1, [sp, #16]
 800afee:	440b      	add	r3, r1
 800aff0:	9903      	ldr	r1, [sp, #12]
 800aff2:	4288      	cmp	r0, r1
 800aff4:	dd10      	ble.n	800b018 <forward_lite_dw_if32of32wf32+0x234>
 800aff6:	460c      	mov	r4, r1
 800aff8:	4693      	mov	fp, r2
 800affa:	461f      	mov	r7, r3
 800affc:	3401      	adds	r4, #1
 800affe:	ecbb 6a01 	vldmia	fp!, {s12}
 800b002:	ecf7 7a01 	vldmia	r7!, {s15}
 800b006:	42a0      	cmp	r0, r4
 800b008:	eea6 7a27 	vfma.f32	s14, s12, s15
 800b00c:	d1f6      	bne.n	800affc <forward_lite_dw_if32of32wf32+0x218>
 800b00e:	1a41      	subs	r1, r0, r1
 800b010:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 800b014:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 800b018:	f10a 0a01 	add.w	sl, sl, #1
 800b01c:	4442      	add	r2, r8
 800b01e:	444b      	add	r3, r9
 800b020:	45d6      	cmp	lr, sl
 800b022:	d1b6      	bne.n	800af92 <forward_lite_dw_if32of32wf32+0x1ae>
 800b024:	9c02      	ldr	r4, [sp, #8]
 800b026:	9f06      	ldr	r7, [sp, #24]
 800b028:	9a08      	ldr	r2, [sp, #32]
 800b02a:	3401      	adds	r4, #1
 800b02c:	eca5 7a01 	vstmia	r5!, {s14}
 800b030:	4413      	add	r3, r2
 800b032:	9a07      	ldr	r2, [sp, #28]
 800b034:	4294      	cmp	r4, r2
 800b036:	d3a0      	bcc.n	800af7a <forward_lite_dw_if32of32wf32+0x196>
 800b038:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b03a:	f8dd b024 	ldr.w	fp, [sp, #36]	@ 0x24
 800b03e:	9f22      	ldr	r7, [sp, #136]	@ 0x88
 800b040:	f10b 0b04 	add.w	fp, fp, #4
 800b044:	e9dd 142e 	ldrd	r1, r4, [sp, #184]	@ 0xb8
 800b048:	42a1      	cmp	r1, r4
 800b04a:	bf88      	it	hi
 800b04c:	2200      	movhi	r2, #0
 800b04e:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b050:	3201      	adds	r2, #1
 800b052:	4411      	add	r1, r2
 800b054:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b056:	455a      	cmp	r2, fp
 800b058:	910b      	str	r1, [sp, #44]	@ 0x2c
 800b05a:	d881      	bhi.n	800af60 <forward_lite_dw_if32of32wf32+0x17c>
 800b05c:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 800b05e:	f8dd 9084 	ldr.w	r9, [sp, #132]	@ 0x84
 800b062:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b064:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800b066:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b068:	440a      	add	r2, r1
 800b06a:	3301      	adds	r3, #1
 800b06c:	920a      	str	r2, [sp, #40]	@ 0x28
 800b06e:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800b070:	930e      	str	r3, [sp, #56]	@ 0x38
 800b072:	4415      	add	r5, r2
 800b074:	1abf      	subs	r7, r7, r2
 800b076:	9a32      	ldr	r2, [sp, #200]	@ 0xc8
 800b078:	429a      	cmp	r2, r3
 800b07a:	f47f af29 	bne.w	800aed0 <forward_lite_dw_if32of32wf32+0xec>
 800b07e:	e9dd 491b 	ldrd	r4, r9, [sp, #108]	@ 0x6c
 800b082:	e9dd 0a1d 	ldrd	r0, sl, [sp, #116]	@ 0x74
 800b086:	e9dd 3519 	ldrd	r3, r5, [sp, #100]	@ 0x64
 800b08a:	e9dd b21f 	ldrd	fp, r2, [sp, #124]	@ 0x7c
 800b08e:	44ca      	add	sl, r9
 800b090:	3501      	adds	r5, #1
 800b092:	9933      	ldr	r1, [sp, #204]	@ 0xcc
 800b094:	4413      	add	r3, r2
 800b096:	1a80      	subs	r0, r0, r2
 800b098:	42a9      	cmp	r1, r5
 800b09a:	f47f aedd 	bne.w	800ae58 <forward_lite_dw_if32of32wf32+0x74>
 800b09e:	b025      	add	sp, #148	@ 0x94
 800b0a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b0a4:	2100      	movs	r1, #0
 800b0a6:	e7a4      	b.n	800aff2 <forward_lite_dw_if32of32wf32+0x20e>
 800b0a8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b0aa:	4638      	mov	r0, r7
 800b0ac:	4639      	mov	r1, r7
 800b0ae:	443b      	add	r3, r7
 800b0b0:	e714      	b.n	800aedc <forward_lite_dw_if32of32wf32+0xf8>
 800b0b2:	bf00      	nop
 800b0b4:	00000000 	.word	0x00000000
 800b0b8:	1e71      	subs	r1, r6, #1
 800b0ba:	f04f 0e00 	mov.w	lr, #0
 800b0be:	f8dd a048 	ldr.w	sl, [sp, #72]	@ 0x48
 800b0c2:	46a3      	mov	fp, r4
 800b0c4:	0889      	lsrs	r1, r1, #2
 800b0c6:	9521      	str	r5, [sp, #132]	@ 0x84
 800b0c8:	9722      	str	r7, [sp, #136]	@ 0x88
 800b0ca:	1c4a      	adds	r2, r1, #1
 800b0cc:	fb01 c10c 	mla	r1, r1, ip, ip
 800b0d0:	9104      	str	r1, [sp, #16]
 800b0d2:	0111      	lsls	r1, r2, #4
 800b0d4:	0092      	lsls	r2, r2, #2
 800b0d6:	9103      	str	r1, [sp, #12]
 800b0d8:	4671      	mov	r1, lr
 800b0da:	9205      	str	r2, [sp, #20]
 800b0dc:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800b0de:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b0e0:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 800b0e4:	f8cd 8024 	str.w	r8, [sp, #36]	@ 0x24
 800b0e8:	eb04 0481 	add.w	r4, r4, r1, lsl #2
 800b0ec:	9123      	str	r1, [sp, #140]	@ 0x8c
 800b0ee:	4615      	mov	r5, r2
 800b0f0:	9406      	str	r4, [sp, #24]
 800b0f2:	2400      	movs	r4, #0
 800b0f4:	ecb5 7a01 	vldmia	r5!, {s14}
 800b0f8:	f1ba 0f00 	cmp.w	sl, #0
 800b0fc:	ee27 7a26 	vmul.f32	s14, s14, s13
 800b100:	dd53      	ble.n	800b1aa <forward_lite_dw_if32of32wf32+0x3c6>
 800b102:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b104:	f04f 0e00 	mov.w	lr, #0
 800b108:	e9cd 450b 	strd	r4, r5, [sp, #44]	@ 0x2c
 800b10c:	2e00      	cmp	r6, #0
 800b10e:	dd6a      	ble.n	800b1e6 <forward_lite_dw_if32of32wf32+0x402>
 800b110:	9c01      	ldr	r4, [sp, #4]
 800b112:	f103 0210 	add.w	r2, r3, #16
 800b116:	2700      	movs	r7, #0
 800b118:	190d      	adds	r5, r1, r4
 800b11a:	460c      	mov	r4, r1
 800b11c:	eb04 0809 	add.w	r8, r4, r9
 800b120:	ed12 4a03 	vldr	s8, [r2, #-12]
 800b124:	edd4 4a00 	vldr	s9, [r4]
 800b128:	3704      	adds	r7, #4
 800b12a:	edd8 7a00 	vldr	s15, [r8]
 800b12e:	eb05 0809 	add.w	r8, r5, r9
 800b132:	ed12 5a04 	vldr	s10, [r2, #-16]
 800b136:	42b7      	cmp	r7, r6
 800b138:	ee67 7a84 	vmul.f32	s15, s15, s8
 800b13c:	ed12 6a02 	vldr	s12, [r2, #-8]
 800b140:	edd5 5a00 	vldr	s11, [r5]
 800b144:	f102 0210 	add.w	r2, r2, #16
 800b148:	ed52 3a05 	vldr	s7, [r2, #-20]	@ 0xffffffec
 800b14c:	4464      	add	r4, ip
 800b14e:	eee4 7a85 	vfma.f32	s15, s9, s10
 800b152:	4465      	add	r5, ip
 800b154:	eee5 7a86 	vfma.f32	s15, s11, s12
 800b158:	ed98 6a00 	vldr	s12, [r8]
 800b15c:	eee6 7a23 	vfma.f32	s15, s12, s7
 800b160:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b164:	dbda      	blt.n	800b11c <forward_lite_dw_if32of32wf32+0x338>
 800b166:	9a04      	ldr	r2, [sp, #16]
 800b168:	4411      	add	r1, r2
 800b16a:	9a03      	ldr	r2, [sp, #12]
 800b16c:	4413      	add	r3, r2
 800b16e:	9a05      	ldr	r2, [sp, #20]
 800b170:	4290      	cmp	r0, r2
 800b172:	dd11      	ble.n	800b198 <forward_lite_dw_if32of32wf32+0x3b4>
 800b174:	4615      	mov	r5, r2
 800b176:	460c      	mov	r4, r1
 800b178:	461f      	mov	r7, r3
 800b17a:	3501      	adds	r5, #1
 800b17c:	edd4 7a00 	vldr	s15, [r4]
 800b180:	ecb7 6a01 	vldmia	r7!, {s12}
 800b184:	444c      	add	r4, r9
 800b186:	42a8      	cmp	r0, r5
 800b188:	eea6 7a27 	vfma.f32	s14, s12, s15
 800b18c:	d1f5      	bne.n	800b17a <forward_lite_dw_if32of32wf32+0x396>
 800b18e:	1a82      	subs	r2, r0, r2
 800b190:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 800b194:	fb02 1109 	mla	r1, r2, r9, r1
 800b198:	f10e 0e01 	add.w	lr, lr, #1
 800b19c:	9a02      	ldr	r2, [sp, #8]
 800b19e:	445b      	add	r3, fp
 800b1a0:	45f2      	cmp	sl, lr
 800b1a2:	4411      	add	r1, r2
 800b1a4:	d1b2      	bne.n	800b10c <forward_lite_dw_if32of32wf32+0x328>
 800b1a6:	e9dd 450b 	ldrd	r4, r5, [sp, #44]	@ 0x2c
 800b1aa:	9a06      	ldr	r2, [sp, #24]
 800b1ac:	3401      	adds	r4, #1
 800b1ae:	eca2 7a01 	vstmia	r2!, {s14}
 800b1b2:	9206      	str	r2, [sp, #24]
 800b1b4:	9a08      	ldr	r2, [sp, #32]
 800b1b6:	4413      	add	r3, r2
 800b1b8:	9a07      	ldr	r2, [sp, #28]
 800b1ba:	42a2      	cmp	r2, r4
 800b1bc:	d89a      	bhi.n	800b0f4 <forward_lite_dw_if32of32wf32+0x310>
 800b1be:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b1c0:	f8dd 8024 	ldr.w	r8, [sp, #36]	@ 0x24
 800b1c4:	9923      	ldr	r1, [sp, #140]	@ 0x8c
 800b1c6:	f108 0804 	add.w	r8, r8, #4
 800b1ca:	e9dd 452e 	ldrd	r4, r5, [sp, #184]	@ 0xb8
 800b1ce:	42ac      	cmp	r4, r5
 800b1d0:	bf88      	it	hi
 800b1d2:	2200      	movhi	r2, #0
 800b1d4:	3201      	adds	r2, #1
 800b1d6:	4411      	add	r1, r2
 800b1d8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b1da:	4542      	cmp	r2, r8
 800b1dc:	f63f af7e 	bhi.w	800b0dc <forward_lite_dw_if32of32wf32+0x2f8>
 800b1e0:	e9dd 5721 	ldrd	r5, r7, [sp, #132]	@ 0x84
 800b1e4:	e73d      	b.n	800b062 <forward_lite_dw_if32of32wf32+0x27e>
 800b1e6:	2200      	movs	r2, #0
 800b1e8:	e7c2      	b.n	800b170 <forward_lite_dw_if32of32wf32+0x38c>
 800b1ea:	bf00      	nop

0800b1ec <lite_decompress_ilutof32>:
 800b1ec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b1f0:	9d08      	ldr	r5, [sp, #32]
 800b1f2:	4604      	mov	r4, r0
 800b1f4:	2b04      	cmp	r3, #4
 800b1f6:	4608      	mov	r0, r1
 800b1f8:	ea4f 0685 	mov.w	r6, r5, lsl #2
 800b1fc:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800b200:	d012      	beq.n	800b228 <lite_decompress_ilutof32+0x3c>
 800b202:	2b08      	cmp	r3, #8
 800b204:	d10e      	bne.n	800b224 <lite_decompress_ilutof32+0x38>
 800b206:	42ac      	cmp	r4, r5
 800b208:	d20c      	bcs.n	800b224 <lite_decompress_ilutof32+0x38>
 800b20a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b20e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b212:	681b      	ldr	r3, [r3, #0]
 800b214:	f844 3b04 	str.w	r3, [r4], #4
 800b218:	42a5      	cmp	r5, r4
 800b21a:	d8f6      	bhi.n	800b20a <lite_decompress_ilutof32+0x1e>
 800b21c:	3e01      	subs	r6, #1
 800b21e:	eb00 0696 	add.w	r6, r0, r6, lsr #2
 800b222:	1c70      	adds	r0, r6, #1
 800b224:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b228:	9b07      	ldr	r3, [sp, #28]
 800b22a:	085f      	lsrs	r7, r3, #1
 800b22c:	f003 0601 	and.w	r6, r3, #1
 800b230:	ea4f 09c7 	mov.w	r9, r7, lsl #3
 800b234:	f107 38ff 	add.w	r8, r7, #4294967295
 800b238:	42ac      	cmp	r4, r5
 800b23a:	d2f3      	bcs.n	800b224 <lite_decompress_ilutof32+0x38>
 800b23c:	b30f      	cbz	r7, 800b282 <lite_decompress_ilutof32+0x96>
 800b23e:	f104 0e08 	add.w	lr, r4, #8
 800b242:	f100 3cff 	add.w	ip, r0, #4294967295
 800b246:	eb00 0108 	add.w	r1, r0, r8
 800b24a:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
 800b24e:	f10e 0e08 	add.w	lr, lr, #8
 800b252:	091b      	lsrs	r3, r3, #4
 800b254:	4561      	cmp	r1, ip
 800b256:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b25a:	681b      	ldr	r3, [r3, #0]
 800b25c:	f84e 3c10 	str.w	r3, [lr, #-16]
 800b260:	f89c 3000 	ldrb.w	r3, [ip]
 800b264:	f003 030f 	and.w	r3, r3, #15
 800b268:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b26c:	681b      	ldr	r3, [r3, #0]
 800b26e:	f84e 3c0c 	str.w	r3, [lr, #-12]
 800b272:	d1ea      	bne.n	800b24a <lite_decompress_ilutof32+0x5e>
 800b274:	4438      	add	r0, r7
 800b276:	444c      	add	r4, r9
 800b278:	b92e      	cbnz	r6, 800b286 <lite_decompress_ilutof32+0x9a>
 800b27a:	42a5      	cmp	r5, r4
 800b27c:	d8df      	bhi.n	800b23e <lite_decompress_ilutof32+0x52>
 800b27e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b282:	b906      	cbnz	r6, 800b286 <lite_decompress_ilutof32+0x9a>
 800b284:	e7fe      	b.n	800b284 <lite_decompress_ilutof32+0x98>
 800b286:	f810 3b01 	ldrb.w	r3, [r0], #1
 800b28a:	091b      	lsrs	r3, r3, #4
 800b28c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b290:	681b      	ldr	r3, [r3, #0]
 800b292:	f844 3b04 	str.w	r3, [r4], #4
 800b296:	e7cf      	b.n	800b238 <lite_decompress_ilutof32+0x4c>

0800b298 <forward_lite_dense_if32of32wf32>:
 800b298:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b29c:	ed2d 8b0c 	vpush	{d8-d13}
 800b2a0:	e9d0 c305 	ldrd	ip, r3, [r0, #20]
 800b2a4:	e9d0 1700 	ldrd	r1, r7, [r0]
 800b2a8:	fb03 f30c 	mul.w	r3, r3, ip
 800b2ac:	4602      	mov	r2, r0
 800b2ae:	b083      	sub	sp, #12
 800b2b0:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800b2b4:	4281      	cmp	r1, r0
 800b2b6:	f080 811d 	bcs.w	800b4f4 <forward_lite_dense_if32of32wf32+0x25c>
 800b2ba:	6915      	ldr	r5, [r2, #16]
 800b2bc:	ea4f 068c 	mov.w	r6, ip, lsl #2
 800b2c0:	4664      	mov	r4, ip
 800b2c2:	eb01 0806 	add.w	r8, r1, r6
 800b2c6:	6896      	ldr	r6, [r2, #8]
 800b2c8:	4588      	cmp	r8, r1
 800b2ca:	f240 8108 	bls.w	800b4de <forward_lite_dense_if32of32wf32+0x246>
 800b2ce:	f1a5 0e10 	sub.w	lr, r5, #16
 800b2d2:	ea4f 0985 	mov.w	r9, r5, lsl #2
 800b2d6:	468c      	mov	ip, r1
 800b2d8:	ea4f 1e1e 	mov.w	lr, lr, lsr #4
 800b2dc:	f10e 0e01 	add.w	lr, lr, #1
 800b2e0:	ea4f 1b8e 	mov.w	fp, lr, lsl #6
 800b2e4:	eb07 1e8e 	add.w	lr, r7, lr, lsl #6
 800b2e8:	e9cd 0100 	strd	r0, r1, [sp]
 800b2ec:	2d0f      	cmp	r5, #15
 800b2ee:	f240 8106 	bls.w	800b4fe <forward_lite_dense_if32of32wf32+0x266>
 800b2f2:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 800b2f6:	f106 0340 	add.w	r3, r6, #64	@ 0x40
 800b2fa:	ed9f 7a93 	vldr	s14, [pc, #588]	@ 800b548 <forward_lite_dense_if32of32wf32+0x2b0>
 800b2fe:	4628      	mov	r0, r5
 800b300:	ed53 6a0f 	vldr	s13, [r3, #-60]	@ 0xffffffc4
 800b304:	3810      	subs	r0, #16
 800b306:	ed51 7a0f 	vldr	s15, [r1, #-60]	@ 0xffffffc4
 800b30a:	3340      	adds	r3, #64	@ 0x40
 800b30c:	ed51 4a10 	vldr	s9, [r1, #-64]	@ 0xffffffc0
 800b310:	280f      	cmp	r0, #15
 800b312:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800b316:	ed13 5a20 	vldr	s10, [r3, #-128]	@ 0xffffff80
 800b31a:	ed51 5a0e 	vldr	s11, [r1, #-56]	@ 0xffffffc8
 800b31e:	f101 0140 	add.w	r1, r1, #64	@ 0x40
 800b322:	ed53 6a1e 	vldr	s13, [r3, #-120]	@ 0xffffff88
 800b326:	eee4 7a85 	vfma.f32	s15, s9, s10
 800b32a:	ed11 6a1d 	vldr	s12, [r1, #-116]	@ 0xffffff8c
 800b32e:	ed13 da1d 	vldr	s26, [r3, #-116]	@ 0xffffff8c
 800b332:	ed53 ca1c 	vldr	s25, [r3, #-112]	@ 0xffffff90
 800b336:	ed11 ca1c 	vldr	s24, [r1, #-112]	@ 0xffffff90
 800b33a:	ed11 ba1b 	vldr	s22, [r1, #-108]	@ 0xffffff94
 800b33e:	ed53 ba1b 	vldr	s23, [r3, #-108]	@ 0xffffff94
 800b342:	eee5 7aa6 	vfma.f32	s15, s11, s13
 800b346:	ed11 aa1a 	vldr	s20, [r1, #-104]	@ 0xffffff98
 800b34a:	ed53 aa1a 	vldr	s21, [r3, #-104]	@ 0xffffff98
 800b34e:	ed11 9a19 	vldr	s18, [r1, #-100]	@ 0xffffff9c
 800b352:	ed53 9a19 	vldr	s19, [r3, #-100]	@ 0xffffff9c
 800b356:	ed51 8a18 	vldr	s17, [r1, #-96]	@ 0xffffffa0
 800b35a:	ed13 8a18 	vldr	s16, [r3, #-96]	@ 0xffffffa0
 800b35e:	eeed 7a06 	vfma.f32	s15, s26, s12
 800b362:	ed11 0a17 	vldr	s0, [r1, #-92]	@ 0xffffffa4
 800b366:	ed53 0a17 	vldr	s1, [r3, #-92]	@ 0xffffffa4
 800b36a:	ed11 1a16 	vldr	s2, [r1, #-88]	@ 0xffffffa8
 800b36e:	ed53 1a16 	vldr	s3, [r3, #-88]	@ 0xffffffa8
 800b372:	ed11 2a15 	vldr	s4, [r1, #-84]	@ 0xffffffac
 800b376:	ed53 2a15 	vldr	s5, [r3, #-84]	@ 0xffffffac
 800b37a:	eeec 7a8c 	vfma.f32	s15, s25, s24
 800b37e:	ed11 3a14 	vldr	s6, [r1, #-80]	@ 0xffffffb0
 800b382:	ed53 3a14 	vldr	s7, [r3, #-80]	@ 0xffffffb0
 800b386:	ed51 4a13 	vldr	s9, [r1, #-76]	@ 0xffffffb4
 800b38a:	ed13 4a13 	vldr	s8, [r3, #-76]	@ 0xffffffb4
 800b38e:	ed51 5a12 	vldr	s11, [r1, #-72]	@ 0xffffffb8
 800b392:	ed13 5a12 	vldr	s10, [r3, #-72]	@ 0xffffffb8
 800b396:	eeeb 7a8b 	vfma.f32	s15, s23, s22
 800b39a:	ed51 6a11 	vldr	s13, [r1, #-68]	@ 0xffffffbc
 800b39e:	ed13 6a11 	vldr	s12, [r3, #-68]	@ 0xffffffbc
 800b3a2:	eeea 7a8a 	vfma.f32	s15, s21, s20
 800b3a6:	eee9 7a89 	vfma.f32	s15, s19, s18
 800b3aa:	eee8 7a88 	vfma.f32	s15, s17, s16
 800b3ae:	eee0 7a20 	vfma.f32	s15, s0, s1
 800b3b2:	eee1 7a21 	vfma.f32	s15, s2, s3
 800b3b6:	eee2 7a22 	vfma.f32	s15, s4, s5
 800b3ba:	eee3 7a23 	vfma.f32	s15, s6, s7
 800b3be:	eee4 7a24 	vfma.f32	s15, s8, s9
 800b3c2:	eee5 7a25 	vfma.f32	s15, s10, s11
 800b3c6:	eee6 7a26 	vfma.f32	s15, s12, s13
 800b3ca:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b3ce:	d897      	bhi.n	800b300 <forward_lite_dense_if32of32wf32+0x68>
 800b3d0:	eb06 010b 	add.w	r1, r6, fp
 800b3d4:	f005 000f 	and.w	r0, r5, #15
 800b3d8:	4673      	mov	r3, lr
 800b3da:	2803      	cmp	r0, #3
 800b3dc:	d95f      	bls.n	800b49e <forward_lite_dense_if32of32wf32+0x206>
 800b3de:	edd1 6a01 	vldr	s13, [r1, #4]
 800b3e2:	1f04      	subs	r4, r0, #4
 800b3e4:	edd3 7a01 	vldr	s15, [r3, #4]
 800b3e8:	ed93 4a00 	vldr	s8, [r3]
 800b3ec:	2c03      	cmp	r4, #3
 800b3ee:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800b3f2:	edd1 4a00 	vldr	s9, [r1]
 800b3f6:	ed93 5a02 	vldr	s10, [r3, #8]
 800b3fa:	edd1 5a02 	vldr	s11, [r1, #8]
 800b3fe:	eee4 7a24 	vfma.f32	s15, s8, s9
 800b402:	ed93 6a03 	vldr	s12, [r3, #12]
 800b406:	edd1 6a03 	vldr	s13, [r1, #12]
 800b40a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b40e:	eee5 7a25 	vfma.f32	s15, s10, s11
 800b412:	eee6 7a26 	vfma.f32	s15, s12, s13
 800b416:	eeb0 7a67 	vmov.f32	s14, s15
 800b41a:	d938      	bls.n	800b48e <forward_lite_dense_if32of32wf32+0x1f6>
 800b41c:	edd1 6a05 	vldr	s13, [r1, #20]
 800b420:	f1a0 0a08 	sub.w	sl, r0, #8
 800b424:	edd3 7a05 	vldr	s15, [r3, #20]
 800b428:	ed93 4a04 	vldr	s8, [r3, #16]
 800b42c:	f1ba 0f03 	cmp.w	sl, #3
 800b430:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800b434:	edd1 4a04 	vldr	s9, [r1, #16]
 800b438:	ed93 5a06 	vldr	s10, [r3, #24]
 800b43c:	edd1 5a06 	vldr	s11, [r1, #24]
 800b440:	eee4 7a24 	vfma.f32	s15, s8, s9
 800b444:	ed93 6a07 	vldr	s12, [r3, #28]
 800b448:	edd1 6a07 	vldr	s13, [r1, #28]
 800b44c:	eee5 7a25 	vfma.f32	s15, s10, s11
 800b450:	eee6 7a26 	vfma.f32	s15, s12, s13
 800b454:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b458:	d919      	bls.n	800b48e <forward_lite_dense_if32of32wf32+0x1f6>
 800b45a:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 800b45e:	edd1 7a09 	vldr	s15, [r1, #36]	@ 0x24
 800b462:	ed91 4a08 	vldr	s8, [r1, #32]
 800b466:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800b46a:	edd3 4a08 	vldr	s9, [r3, #32]
 800b46e:	ed91 5a0a 	vldr	s10, [r1, #40]	@ 0x28
 800b472:	edd3 5a0a 	vldr	s11, [r3, #40]	@ 0x28
 800b476:	eee4 7a24 	vfma.f32	s15, s8, s9
 800b47a:	ed91 6a0b 	vldr	s12, [r1, #44]	@ 0x2c
 800b47e:	edd3 6a0b 	vldr	s13, [r3, #44]	@ 0x2c
 800b482:	eee5 7a25 	vfma.f32	s15, s10, s11
 800b486:	eee6 7a26 	vfma.f32	s15, s12, s13
 800b48a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b48e:	08a4      	lsrs	r4, r4, #2
 800b490:	f000 0003 	and.w	r0, r0, #3
 800b494:	3401      	adds	r4, #1
 800b496:	eb01 1104 	add.w	r1, r1, r4, lsl #4
 800b49a:	eb03 1304 	add.w	r3, r3, r4, lsl #4
 800b49e:	b1a8      	cbz	r0, 800b4cc <forward_lite_dense_if32of32wf32+0x234>
 800b4a0:	edd3 6a00 	vldr	s13, [r3]
 800b4a4:	2801      	cmp	r0, #1
 800b4a6:	edd1 7a00 	vldr	s15, [r1]
 800b4aa:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800b4ae:	d00d      	beq.n	800b4cc <forward_lite_dense_if32of32wf32+0x234>
 800b4b0:	edd3 6a01 	vldr	s13, [r3, #4]
 800b4b4:	2802      	cmp	r0, #2
 800b4b6:	edd1 7a01 	vldr	s15, [r1, #4]
 800b4ba:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800b4be:	d005      	beq.n	800b4cc <forward_lite_dense_if32of32wf32+0x234>
 800b4c0:	edd1 6a02 	vldr	s13, [r1, #8]
 800b4c4:	edd3 7a02 	vldr	s15, [r3, #8]
 800b4c8:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800b4cc:	ecac 7a01 	vstmia	ip!, {s14}
 800b4d0:	45e0      	cmp	r8, ip
 800b4d2:	444e      	add	r6, r9
 800b4d4:	f63f af0a 	bhi.w	800b2ec <forward_lite_dense_if32of32wf32+0x54>
 800b4d8:	6954      	ldr	r4, [r2, #20]
 800b4da:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b4de:	68d3      	ldr	r3, [r2, #12]
 800b4e0:	b99b      	cbnz	r3, 800b50a <forward_lite_dense_if32of32wf32+0x272>
 800b4e2:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800b4e6:	6915      	ldr	r5, [r2, #16]
 800b4e8:	00a6      	lsls	r6, r4, #2
 800b4ea:	4288      	cmp	r0, r1
 800b4ec:	eb07 0785 	add.w	r7, r7, r5, lsl #2
 800b4f0:	f63f aee7 	bhi.w	800b2c2 <forward_lite_dense_if32of32wf32+0x2a>
 800b4f4:	b003      	add	sp, #12
 800b4f6:	ecbd 8b0c 	vpop	{d8-d13}
 800b4fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b4fe:	4628      	mov	r0, r5
 800b500:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 800b548 <forward_lite_dense_if32of32wf32+0x2b0>
 800b504:	4631      	mov	r1, r6
 800b506:	463b      	mov	r3, r7
 800b508:	e767      	b.n	800b3da <forward_lite_dense_if32of32wf32+0x142>
 800b50a:	2c00      	cmp	r4, #0
 800b50c:	d0e9      	beq.n	800b4e2 <forward_lite_dense_if32of32wf32+0x24a>
 800b50e:	edd1 7a00 	vldr	s15, [r1]
 800b512:	ed93 7a00 	vldr	s14, [r3]
 800b516:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b51a:	edc1 7a00 	vstr	s15, [r1]
 800b51e:	6954      	ldr	r4, [r2, #20]
 800b520:	2c01      	cmp	r4, #1
 800b522:	d9de      	bls.n	800b4e2 <forward_lite_dense_if32of32wf32+0x24a>
 800b524:	1d0d      	adds	r5, r1, #4
 800b526:	2301      	movs	r3, #1
 800b528:	68d4      	ldr	r4, [r2, #12]
 800b52a:	ed95 7a00 	vldr	s14, [r5]
 800b52e:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 800b532:	3301      	adds	r3, #1
 800b534:	edd4 7a00 	vldr	s15, [r4]
 800b538:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b53c:	ece5 7a01 	vstmia	r5!, {s15}
 800b540:	6954      	ldr	r4, [r2, #20]
 800b542:	429c      	cmp	r4, r3
 800b544:	d8f0      	bhi.n	800b528 <forward_lite_dense_if32of32wf32+0x290>
 800b546:	e7cc      	b.n	800b4e2 <forward_lite_dense_if32of32wf32+0x24a>
 800b548:	00000000 	.word	0x00000000

0800b54c <forward_lite_dense_if32of32wf32_lut4>:
 800b54c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b550:	b08d      	sub	sp, #52	@ 0x34
 800b552:	4604      	mov	r4, r0
 800b554:	4618      	mov	r0, r3
 800b556:	460d      	mov	r5, r1
 800b558:	920a      	str	r2, [sp, #40]	@ 0x28
 800b55a:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800b55e:	e9dd 2319 	ldrd	r2, r3, [sp, #100]	@ 0x64
 800b562:	e9dd 6717 	ldrd	r6, r7, [sp, #92]	@ 0x5c
 800b566:	fb02 f303 	mul.w	r3, r2, r3
 800b56a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b56e:	9308      	str	r3, [sp, #32]
 800b570:	f1b8 0f00 	cmp.w	r8, #0
 800b574:	d004      	beq.n	800b580 <forward_lite_dense_if32of32wf32_lut4+0x34>
 800b576:	2240      	movs	r2, #64	@ 0x40
 800b578:	4641      	mov	r1, r8
 800b57a:	f000 fbf9 	bl	800bd70 <st_int8_copy>
 800b57e:	4640      	mov	r0, r8
 800b580:	9b08      	ldr	r3, [sp, #32]
 800b582:	429c      	cmp	r4, r3
 800b584:	f080 810c 	bcs.w	800b7a0 <forward_lite_dense_if32of32wf32_lut4+0x254>
 800b588:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b58a:	08fa      	lsrs	r2, r7, #3
 800b58c:	f027 0901 	bic.w	r9, r7, #1
 800b590:	9405      	str	r4, [sp, #20]
 800b592:	ea4f 0c83 	mov.w	ip, r3, lsl #2
 800b596:	f007 0301 	and.w	r3, r7, #1
 800b59a:	eb05 1b42 	add.w	fp, r5, r2, lsl #5
 800b59e:	9202      	str	r2, [sp, #8]
 800b5a0:	9303      	str	r3, [sp, #12]
 800b5a2:	00bb      	lsls	r3, r7, #2
 800b5a4:	0092      	lsls	r2, r2, #2
 800b5a6:	f105 0120 	add.w	r1, r5, #32
 800b5aa:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b5ac:	eb05 0989 	add.w	r9, r5, r9, lsl #2
 800b5b0:	46e6      	mov	lr, ip
 800b5b2:	465c      	mov	r4, fp
 800b5b4:	9b05      	ldr	r3, [sp, #20]
 800b5b6:	9204      	str	r2, [sp, #16]
 800b5b8:	f8cd c01c 	str.w	ip, [sp, #28]
 800b5bc:	9617      	str	r6, [sp, #92]	@ 0x5c
 800b5be:	f8cd c024 	str.w	ip, [sp, #36]	@ 0x24
 800b5c2:	9a07      	ldr	r2, [sp, #28]
 800b5c4:	eb03 0a02 	add.w	sl, r3, r2
 800b5c8:	f1a1 0220 	sub.w	r2, r1, #32
 800b5cc:	459a      	cmp	sl, r3
 800b5ce:	9206      	str	r2, [sp, #24]
 800b5d0:	f240 80e9 	bls.w	800b7a6 <forward_lite_dense_if32of32wf32_lut4+0x25a>
 800b5d4:	f109 3bff 	add.w	fp, r9, #4294967295
 800b5d8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b5da:	4698      	mov	r8, r3
 800b5dc:	465d      	mov	r5, fp
 800b5de:	9b02      	ldr	r3, [sp, #8]
 800b5e0:	2b00      	cmp	r3, #0
 800b5e2:	f000 80c0 	beq.w	800b766 <forward_lite_dense_if32of32wf32_lut4+0x21a>
 800b5e6:	9b04      	ldr	r3, [sp, #16]
 800b5e8:	ed9f 7a7b 	vldr	s14, [pc, #492]	@ 800b7d8 <forward_lite_dense_if32of32wf32_lut4+0x28c>
 800b5ec:	eb02 0c03 	add.w	ip, r2, r3
 800b5f0:	460b      	mov	r3, r1
 800b5f2:	f892 e000 	ldrb.w	lr, [r2]
 800b5f6:	3204      	adds	r2, #4
 800b5f8:	ed53 2a07 	vldr	s5, [r3, #-28]	@ 0xffffffe4
 800b5fc:	3320      	adds	r3, #32
 800b5fe:	f00e 0b0f 	and.w	fp, lr, #15
 800b602:	ea4f 1e1e 	mov.w	lr, lr, lsr #4
 800b606:	f812 7c03 	ldrb.w	r7, [r2, #-3]
 800b60a:	eb00 0b8b 	add.w	fp, r0, fp, lsl #2
 800b60e:	ed13 4a10 	vldr	s8, [r3, #-64]	@ 0xffffffc0
 800b612:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 800b616:	ed53 3a0e 	vldr	s7, [r3, #-56]	@ 0xffffffc8
 800b61a:	eddb 7a00 	vldr	s15, [fp]
 800b61e:	ed9e 3a00 	vldr	s6, [lr]
 800b622:	ea4f 1e17 	mov.w	lr, r7, lsr #4
 800b626:	ee67 7aa2 	vmul.f32	s15, s15, s5
 800b62a:	f007 070f 	and.w	r7, r7, #15
 800b62e:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 800b632:	f812 6c02 	ldrb.w	r6, [r2, #-2]
 800b636:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 800b63a:	ed13 5a0d 	vldr	s10, [r3, #-52]	@ 0xffffffcc
 800b63e:	eee3 7a04 	vfma.f32	s15, s6, s8
 800b642:	ed9e 3a00 	vldr	s6, [lr]
 800b646:	ed97 4a00 	vldr	s8, [r7]
 800b64a:	0937      	lsrs	r7, r6, #4
 800b64c:	ed53 4a0c 	vldr	s9, [r3, #-48]	@ 0xffffffd0
 800b650:	f006 060f 	and.w	r6, r6, #15
 800b654:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 800b658:	ed13 6a0b 	vldr	s12, [r3, #-44]	@ 0xffffffd4
 800b65c:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800b660:	ed53 5a0a 	vldr	s11, [r3, #-40]	@ 0xffffffd8
 800b664:	ed53 6a09 	vldr	s13, [r3, #-36]	@ 0xffffffdc
 800b668:	eee3 7a23 	vfma.f32	s15, s6, s7
 800b66c:	eee4 7a05 	vfma.f32	s15, s8, s10
 800b670:	ed97 4a00 	vldr	s8, [r7]
 800b674:	ed96 5a00 	vldr	s10, [r6]
 800b678:	f812 6c01 	ldrb.w	r6, [r2, #-1]
 800b67c:	4562      	cmp	r2, ip
 800b67e:	ea4f 1716 	mov.w	r7, r6, lsr #4
 800b682:	f006 060f 	and.w	r6, r6, #15
 800b686:	eee4 7a24 	vfma.f32	s15, s8, s9
 800b68a:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 800b68e:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800b692:	eee5 7a06 	vfma.f32	s15, s10, s12
 800b696:	ed97 5a00 	vldr	s10, [r7]
 800b69a:	ed96 6a00 	vldr	s12, [r6]
 800b69e:	eee5 7a25 	vfma.f32	s15, s10, s11
 800b6a2:	eee6 7a26 	vfma.f32	s15, s12, s13
 800b6a6:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b6aa:	d1a2      	bne.n	800b5f2 <forward_lite_dense_if32of32wf32_lut4+0xa6>
 800b6ac:	46a6      	mov	lr, r4
 800b6ae:	45ce      	cmp	lr, r9
 800b6b0:	d260      	bcs.n	800b774 <forward_lite_dense_if32of32wf32_lut4+0x228>
 800b6b2:	eba5 070e 	sub.w	r7, r5, lr
 800b6b6:	f10e 0208 	add.w	r2, lr, #8
 800b6ba:	f10c 36ff 	add.w	r6, ip, #4294967295
 800b6be:	f8cd a004 	str.w	sl, [sp, #4]
 800b6c2:	ea4f 0bd7 	mov.w	fp, r7, lsr #3
 800b6c6:	eb0c 07d7 	add.w	r7, ip, r7, lsr #3
 800b6ca:	f816 3f01 	ldrb.w	r3, [r6, #1]!
 800b6ce:	3208      	adds	r2, #8
 800b6d0:	ed52 5a03 	vldr	s11, [r2, #-12]
 800b6d4:	f003 0a0f 	and.w	sl, r3, #15
 800b6d8:	091b      	lsrs	r3, r3, #4
 800b6da:	ed52 6a04 	vldr	s13, [r2, #-16]
 800b6de:	42b7      	cmp	r7, r6
 800b6e0:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
 800b6e4:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800b6e8:	edda 7a00 	vldr	s15, [sl]
 800b6ec:	ed93 6a00 	vldr	s12, [r3]
 800b6f0:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800b6f4:	eee6 7a26 	vfma.f32	s15, s12, s13
 800b6f8:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b6fc:	d1e5      	bne.n	800b6ca <forward_lite_dense_if32of32wf32_lut4+0x17e>
 800b6fe:	f10b 0b01 	add.w	fp, fp, #1
 800b702:	f8dd a004 	ldr.w	sl, [sp, #4]
 800b706:	eb0c 020b 	add.w	r2, ip, fp
 800b70a:	eb0e 0ecb 	add.w	lr, lr, fp, lsl #3
 800b70e:	9b03      	ldr	r3, [sp, #12]
 800b710:	b30b      	cbz	r3, 800b756 <forward_lite_dense_if32of32wf32_lut4+0x20a>
 800b712:	f812 3b01 	ldrb.w	r3, [r2], #1
 800b716:	edde 7a00 	vldr	s15, [lr]
 800b71a:	091b      	lsrs	r3, r3, #4
 800b71c:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800b720:	edd3 6a00 	vldr	s13, [r3]
 800b724:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800b728:	eca8 7a01 	vstmia	r8!, {s14}
 800b72c:	45c2      	cmp	sl, r8
 800b72e:	f63f af56 	bhi.w	800b5de <forward_lite_dense_if32of32wf32_lut4+0x92>
 800b732:	9b05      	ldr	r3, [sp, #20]
 800b734:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b736:	189d      	adds	r5, r3, r2
 800b738:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b73a:	b9eb      	cbnz	r3, 800b778 <forward_lite_dense_if32of32wf32_lut4+0x22c>
 800b73c:	9b08      	ldr	r3, [sp, #32]
 800b73e:	42ab      	cmp	r3, r5
 800b740:	d92e      	bls.n	800b7a0 <forward_lite_dense_if32of32wf32_lut4+0x254>
 800b742:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b744:	4499      	add	r9, r3
 800b746:	441c      	add	r4, r3
 800b748:	4419      	add	r1, r3
 800b74a:	9b05      	ldr	r3, [sp, #20]
 800b74c:	459a      	cmp	sl, r3
 800b74e:	d92c      	bls.n	800b7aa <forward_lite_dense_if32of32wf32_lut4+0x25e>
 800b750:	462b      	mov	r3, r5
 800b752:	9505      	str	r5, [sp, #20]
 800b754:	e735      	b.n	800b5c2 <forward_lite_dense_if32of32wf32_lut4+0x76>
 800b756:	eca8 7a01 	vstmia	r8!, {s14}
 800b75a:	45c2      	cmp	sl, r8
 800b75c:	d9e9      	bls.n	800b732 <forward_lite_dense_if32of32wf32_lut4+0x1e6>
 800b75e:	9b02      	ldr	r3, [sp, #8]
 800b760:	2b00      	cmp	r3, #0
 800b762:	f47f af40 	bne.w	800b5e6 <forward_lite_dense_if32of32wf32_lut4+0x9a>
 800b766:	f8dd e018 	ldr.w	lr, [sp, #24]
 800b76a:	4694      	mov	ip, r2
 800b76c:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 800b7d8 <forward_lite_dense_if32of32wf32_lut4+0x28c>
 800b770:	45ce      	cmp	lr, r9
 800b772:	d39e      	bcc.n	800b6b2 <forward_lite_dense_if32of32wf32_lut4+0x166>
 800b774:	4662      	mov	r2, ip
 800b776:	e7ca      	b.n	800b70e <forward_lite_dense_if32of32wf32_lut4+0x1c2>
 800b778:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b77a:	2b00      	cmp	r3, #0
 800b77c:	d0de      	beq.n	800b73c <forward_lite_dense_if32of32wf32_lut4+0x1f0>
 800b77e:	9b07      	ldr	r3, [sp, #28]
 800b780:	f8dd c05c 	ldr.w	ip, [sp, #92]	@ 0x5c
 800b784:	1aea      	subs	r2, r5, r3
 800b786:	edd2 7a00 	vldr	s15, [r2]
 800b78a:	ecbc 7a01 	vldmia	ip!, {s14}
 800b78e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b792:	ece2 7a01 	vstmia	r2!, {s15}
 800b796:	42aa      	cmp	r2, r5
 800b798:	d1f5      	bne.n	800b786 <forward_lite_dense_if32of32wf32_lut4+0x23a>
 800b79a:	9b08      	ldr	r3, [sp, #32]
 800b79c:	42ab      	cmp	r3, r5
 800b79e:	d8d0      	bhi.n	800b742 <forward_lite_dense_if32of32wf32_lut4+0x1f6>
 800b7a0:	b00d      	add	sp, #52	@ 0x34
 800b7a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7a6:	461d      	mov	r5, r3
 800b7a8:	e7c6      	b.n	800b738 <forward_lite_dense_if32of32wf32_lut4+0x1ec>
 800b7aa:	f8dd c01c 	ldr.w	ip, [sp, #28]
 800b7ae:	9919      	ldr	r1, [sp, #100]	@ 0x64
 800b7b0:	9e17      	ldr	r6, [sp, #92]	@ 0x5c
 800b7b2:	eba5 0c0c 	sub.w	ip, r5, ip
 800b7b6:	b169      	cbz	r1, 800b7d4 <forward_lite_dense_if32of32wf32_lut4+0x288>
 800b7b8:	4663      	mov	r3, ip
 800b7ba:	4632      	mov	r2, r6
 800b7bc:	ed93 7a00 	vldr	s14, [r3]
 800b7c0:	ecf2 7a01 	vldmia	r2!, {s15}
 800b7c4:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b7c8:	ece3 7a01 	vstmia	r3!, {s15}
 800b7cc:	429d      	cmp	r5, r3
 800b7ce:	d1f5      	bne.n	800b7bc <forward_lite_dense_if32of32wf32_lut4+0x270>
 800b7d0:	2900      	cmp	r1, #0
 800b7d2:	d1f1      	bne.n	800b7b8 <forward_lite_dense_if32of32wf32_lut4+0x26c>
 800b7d4:	e7fe      	b.n	800b7d4 <forward_lite_dense_if32of32wf32_lut4+0x288>
 800b7d6:	bf00      	nop
 800b7d8:	00000000 	.word	0x00000000

0800b7dc <forward_lite_dense_if32of32wf32_lut8>:
 800b7dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7e0:	b093      	sub	sp, #76	@ 0x4c
 800b7e2:	469a      	mov	sl, r3
 800b7e4:	4604      	mov	r4, r0
 800b7e6:	468b      	mov	fp, r1
 800b7e8:	920d      	str	r2, [sp, #52]	@ 0x34
 800b7ea:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800b7ec:	e9dd 231f 	ldrd	r2, r3, [sp, #124]	@ 0x7c
 800b7f0:	e9dd 591d 	ldrd	r5, r9, [sp, #116]	@ 0x74
 800b7f4:	fb02 f303 	mul.w	r3, r2, r3
 800b7f8:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800b7fc:	930c      	str	r3, [sp, #48]	@ 0x30
 800b7fe:	b136      	cbz	r6, 800b80e <forward_lite_dense_if32of32wf32_lut8+0x32>
 800b800:	4650      	mov	r0, sl
 800b802:	46b2      	mov	sl, r6
 800b804:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800b808:	4631      	mov	r1, r6
 800b80a:	f000 fab1 	bl	800bd70 <st_int8_copy>
 800b80e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b810:	429c      	cmp	r4, r3
 800b812:	f080 8290 	bcs.w	800bd36 <forward_lite_dense_if32of32wf32_lut8+0x55a>
 800b816:	4ab5      	ldr	r2, [pc, #724]	@ (800baec <forward_lite_dense_if32of32wf32_lut8+0x310>)
 800b818:	462f      	mov	r7, r5
 800b81a:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800b81c:	444a      	add	r2, r9
 800b81e:	eddf 3ab4 	vldr	s7, [pc, #720]	@ 800baf0 <forward_lite_dense_if32of32wf32_lut8+0x314>
 800b822:	ea4f 0c83 	mov.w	ip, r3, lsl #2
 800b826:	0092      	lsls	r2, r2, #2
 800b828:	f8cd c02c 	str.w	ip, [sp, #44]	@ 0x2c
 800b82c:	0953      	lsrs	r3, r2, #5
 800b82e:	f8cd c044 	str.w	ip, [sp, #68]	@ 0x44
 800b832:	f102 0020 	add.w	r0, r2, #32
 800b836:	4616      	mov	r6, r2
 800b838:	930e      	str	r3, [sp, #56]	@ 0x38
 800b83a:	3301      	adds	r3, #1
 800b83c:	eb0b 0800 	add.w	r8, fp, r0
 800b840:	4602      	mov	r2, r0
 800b842:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b844:	00db      	lsls	r3, r3, #3
 800b846:	9310      	str	r3, [sp, #64]	@ 0x40
 800b848:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b84a:	eb04 0c03 	add.w	ip, r4, r3
 800b84e:	45a4      	cmp	ip, r4
 800b850:	d952      	bls.n	800b8f8 <forward_lite_dense_if32of32wf32_lut8+0x11c>
 800b852:	f106 031f 	add.w	r3, r6, #31
 800b856:	eb06 000b 	add.w	r0, r6, fp
 800b85a:	4625      	mov	r5, r4
 800b85c:	eb0b 0e02 	add.w	lr, fp, r2
 800b860:	089b      	lsrs	r3, r3, #2
 800b862:	f100 011f 	add.w	r1, r0, #31
 800b866:	9001      	str	r0, [sp, #4]
 800b868:	3301      	adds	r3, #1
 800b86a:	9103      	str	r1, [sp, #12]
 800b86c:	1f01      	subs	r1, r0, #4
 800b86e:	940a      	str	r4, [sp, #40]	@ 0x28
 800b870:	9302      	str	r3, [sp, #8]
 800b872:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b874:	9104      	str	r1, [sp, #16]
 800b876:	f10b 0104 	add.w	r1, fp, #4
 800b87a:	00db      	lsls	r3, r3, #3
 800b87c:	971d      	str	r7, [sp, #116]	@ 0x74
 800b87e:	9105      	str	r1, [sp, #20]
 800b880:	3310      	adds	r3, #16
 800b882:	9307      	str	r3, [sp, #28]
 800b884:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b886:	eb0b 1343 	add.w	r3, fp, r3, lsl #5
 800b88a:	9306      	str	r3, [sp, #24]
 800b88c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b88e:	e9cd 2608 	strd	r2, r6, [sp, #32]
 800b892:	f1b9 0f07 	cmp.w	r9, #7
 800b896:	d83f      	bhi.n	800b918 <forward_lite_dense_if32of32wf32_lut8+0x13c>
 800b898:	45c3      	cmp	fp, r8
 800b89a:	ed9f 7a95 	vldr	s14, [pc, #596]	@ 800baf0 <forward_lite_dense_if32of32wf32_lut8+0x314>
 800b89e:	d20f      	bcs.n	800b8c0 <forward_lite_dense_if32of32wf32_lut8+0xe4>
 800b8a0:	4659      	mov	r1, fp
 800b8a2:	4618      	mov	r0, r3
 800b8a4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b8a8:	ecf1 7a01 	vldmia	r1!, {s15}
 800b8ac:	eb0a 0282 	add.w	r2, sl, r2, lsl #2
 800b8b0:	4541      	cmp	r1, r8
 800b8b2:	edd2 6a00 	vldr	s13, [r2]
 800b8b6:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800b8ba:	d3f3      	bcc.n	800b8a4 <forward_lite_dense_if32of32wf32_lut8+0xc8>
 800b8bc:	9a02      	ldr	r2, [sp, #8]
 800b8be:	4413      	add	r3, r2
 800b8c0:	eca5 7a01 	vstmia	r5!, {s14}
 800b8c4:	45ac      	cmp	ip, r5
 800b8c6:	d8e4      	bhi.n	800b892 <forward_lite_dense_if32of32wf32_lut8+0xb6>
 800b8c8:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b8ca:	46f3      	mov	fp, lr
 800b8cc:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b8ce:	9f1d      	ldr	r7, [sp, #116]	@ 0x74
 800b8d0:	18e0      	adds	r0, r4, r3
 800b8d2:	e9dd 2608 	ldrd	r2, r6, [sp, #32]
 800b8d6:	2f00      	cmp	r7, #0
 800b8d8:	f040 8218 	bne.w	800bd0c <forward_lite_dense_if32of32wf32_lut8+0x530>
 800b8dc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b8de:	4283      	cmp	r3, r0
 800b8e0:	f240 8229 	bls.w	800bd36 <forward_lite_dense_if32of32wf32_lut8+0x55a>
 800b8e4:	45a4      	cmp	ip, r4
 800b8e6:	4490      	add	r8, r2
 800b8e8:	f240 823d 	bls.w	800bd66 <forward_lite_dense_if32of32wf32_lut8+0x58a>
 800b8ec:	4604      	mov	r4, r0
 800b8ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b8f0:	eb04 0c03 	add.w	ip, r4, r3
 800b8f4:	45a4      	cmp	ip, r4
 800b8f6:	d8ac      	bhi.n	800b852 <forward_lite_dense_if32of32wf32_lut8+0x76>
 800b8f8:	2f00      	cmp	r7, #0
 800b8fa:	f040 8205 	bne.w	800bd08 <forward_lite_dense_if32of32wf32_lut8+0x52c>
 800b8fe:	469c      	mov	ip, r3
 800b900:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b902:	463d      	mov	r5, r7
 800b904:	42a3      	cmp	r3, r4
 800b906:	f240 8216 	bls.w	800bd36 <forward_lite_dense_if32of32wf32_lut8+0x55a>
 800b90a:	f1cc 0100 	rsb	r1, ip, #0
 800b90e:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800b910:	2d00      	cmp	r5, #0
 800b912:	f040 8217 	bne.w	800bd44 <forward_lite_dense_if32of32wf32_lut8+0x568>
 800b916:	e7fe      	b.n	800b916 <forward_lite_dense_if32of32wf32_lut8+0x13a>
 800b918:	f003 0203 	and.w	r2, r3, #3
 800b91c:	2a02      	cmp	r2, #2
 800b91e:	f000 81ef 	beq.w	800bd00 <forward_lite_dense_if32of32wf32_lut8+0x524>
 800b922:	2a03      	cmp	r2, #3
 800b924:	f000 80e6 	beq.w	800baf4 <forward_lite_dense_if32of32wf32_lut8+0x318>
 800b928:	2a01      	cmp	r2, #1
 800b92a:	f000 81d3 	beq.w	800bcd4 <forward_lite_dense_if32of32wf32_lut8+0x4f8>
 800b92e:	9a01      	ldr	r2, [sp, #4]
 800b930:	ed9f 7a6f 	vldr	s14, [pc, #444]	@ 800baf0 <forward_lite_dense_if32of32wf32_lut8+0x314>
 800b934:	4593      	cmp	fp, r2
 800b936:	f200 8203 	bhi.w	800bd40 <forward_lite_dense_if32of32wf32_lut8+0x564>
 800b93a:	9807      	ldr	r0, [sp, #28]
 800b93c:	f103 0208 	add.w	r2, r3, #8
 800b940:	f10b 0120 	add.w	r1, fp, #32
 800b944:	18c4      	adds	r4, r0, r3
 800b946:	f812 0c07 	ldrb.w	r0, [r2, #-7]
 800b94a:	3208      	adds	r2, #8
 800b94c:	ed51 2a07 	vldr	s5, [r1, #-28]	@ 0xffffffe4
 800b950:	3120      	adds	r1, #32
 800b952:	eb0a 0080 	add.w	r0, sl, r0, lsl #2
 800b956:	ed11 3a10 	vldr	s6, [r1, #-64]	@ 0xffffffc0
 800b95a:	ed11 4a0e 	vldr	s8, [r1, #-56]	@ 0xffffffc8
 800b95e:	edd0 7a00 	vldr	s15, [r0]
 800b962:	f812 0c10 	ldrb.w	r0, [r2, #-16]
 800b966:	ee67 7aa2 	vmul.f32	s15, s15, s5
 800b96a:	ed51 4a0d 	vldr	s9, [r1, #-52]	@ 0xffffffcc
 800b96e:	eb0a 0080 	add.w	r0, sl, r0, lsl #2
 800b972:	ed51 6a0c 	vldr	s13, [r1, #-48]	@ 0xffffffd0
 800b976:	ed11 5a0b 	vldr	s10, [r1, #-44]	@ 0xffffffd4
 800b97a:	edd0 2a00 	vldr	s5, [r0]
 800b97e:	f812 0c0e 	ldrb.w	r0, [r2, #-14]
 800b982:	eee2 7a83 	vfma.f32	s15, s5, s6
 800b986:	ed51 5a0a 	vldr	s11, [r1, #-40]	@ 0xffffffd8
 800b98a:	eb0a 0080 	add.w	r0, sl, r0, lsl #2
 800b98e:	ed11 6a09 	vldr	s12, [r1, #-36]	@ 0xffffffdc
 800b992:	ed90 3a00 	vldr	s6, [r0]
 800b996:	f812 0c0d 	ldrb.w	r0, [r2, #-13]
 800b99a:	eee3 7a04 	vfma.f32	s15, s6, s8
 800b99e:	eb0a 0080 	add.w	r0, sl, r0, lsl #2
 800b9a2:	ed90 4a00 	vldr	s8, [r0]
 800b9a6:	f812 0c0c 	ldrb.w	r0, [r2, #-12]
 800b9aa:	eb0a 0080 	add.w	r0, sl, r0, lsl #2
 800b9ae:	eee4 7a24 	vfma.f32	s15, s8, s9
 800b9b2:	edd0 4a00 	vldr	s9, [r0]
 800b9b6:	f812 0c0b 	ldrb.w	r0, [r2, #-11]
 800b9ba:	eb0a 0080 	add.w	r0, sl, r0, lsl #2
 800b9be:	eee4 7aa6 	vfma.f32	s15, s9, s13
 800b9c2:	edd0 6a00 	vldr	s13, [r0]
 800b9c6:	f812 0c0a 	ldrb.w	r0, [r2, #-10]
 800b9ca:	eb0a 0080 	add.w	r0, sl, r0, lsl #2
 800b9ce:	eee5 7a26 	vfma.f32	s15, s10, s13
 800b9d2:	edd0 6a00 	vldr	s13, [r0]
 800b9d6:	f812 0c09 	ldrb.w	r0, [r2, #-9]
 800b9da:	4294      	cmp	r4, r2
 800b9dc:	eb0a 0080 	add.w	r0, sl, r0, lsl #2
 800b9e0:	eee5 7aa6 	vfma.f32	s15, s11, s13
 800b9e4:	edd0 6a00 	vldr	s13, [r0]
 800b9e8:	eee6 7a26 	vfma.f32	s15, s12, s13
 800b9ec:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b9f0:	d1a9      	bne.n	800b946 <forward_lite_dense_if32of32wf32_lut8+0x16a>
 800b9f2:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800b9f4:	4413      	add	r3, r2
 800b9f6:	9a06      	ldr	r2, [sp, #24]
 800b9f8:	4572      	cmp	r2, lr
 800b9fa:	f4bf af61 	bcs.w	800b8c0 <forward_lite_dense_if32of32wf32_lut8+0xe4>
 800b9fe:	7819      	ldrb	r1, [r3, #0]
 800ba00:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 800ba04:	edd1 7a00 	vldr	s15, [r1]
 800ba08:	4611      	mov	r1, r2
 800ba0a:	ecf1 6a01 	vldmia	r1!, {s13}
 800ba0e:	458e      	cmp	lr, r1
 800ba10:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800ba14:	d963      	bls.n	800bade <forward_lite_dense_if32of32wf32_lut8+0x302>
 800ba16:	7859      	ldrb	r1, [r3, #1]
 800ba18:	edd2 6a01 	vldr	s13, [r2, #4]
 800ba1c:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 800ba20:	edd1 7a00 	vldr	s15, [r1]
 800ba24:	f102 0108 	add.w	r1, r2, #8
 800ba28:	4588      	cmp	r8, r1
 800ba2a:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800ba2e:	d956      	bls.n	800bade <forward_lite_dense_if32of32wf32_lut8+0x302>
 800ba30:	7899      	ldrb	r1, [r3, #2]
 800ba32:	edd2 7a02 	vldr	s15, [r2, #8]
 800ba36:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 800ba3a:	edd1 6a00 	vldr	s13, [r1]
 800ba3e:	f102 010c 	add.w	r1, r2, #12
 800ba42:	4588      	cmp	r8, r1
 800ba44:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800ba48:	d949      	bls.n	800bade <forward_lite_dense_if32of32wf32_lut8+0x302>
 800ba4a:	78d9      	ldrb	r1, [r3, #3]
 800ba4c:	edd2 6a03 	vldr	s13, [r2, #12]
 800ba50:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 800ba54:	edd1 7a00 	vldr	s15, [r1]
 800ba58:	f102 0110 	add.w	r1, r2, #16
 800ba5c:	4588      	cmp	r8, r1
 800ba5e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800ba62:	d93c      	bls.n	800bade <forward_lite_dense_if32of32wf32_lut8+0x302>
 800ba64:	7919      	ldrb	r1, [r3, #4]
 800ba66:	edd2 6a04 	vldr	s13, [r2, #16]
 800ba6a:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 800ba6e:	edd1 7a00 	vldr	s15, [r1]
 800ba72:	f102 0114 	add.w	r1, r2, #20
 800ba76:	4588      	cmp	r8, r1
 800ba78:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800ba7c:	d92f      	bls.n	800bade <forward_lite_dense_if32of32wf32_lut8+0x302>
 800ba7e:	7959      	ldrb	r1, [r3, #5]
 800ba80:	edd2 6a05 	vldr	s13, [r2, #20]
 800ba84:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 800ba88:	edd1 7a00 	vldr	s15, [r1]
 800ba8c:	f102 0118 	add.w	r1, r2, #24
 800ba90:	4588      	cmp	r8, r1
 800ba92:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800ba96:	d922      	bls.n	800bade <forward_lite_dense_if32of32wf32_lut8+0x302>
 800ba98:	7999      	ldrb	r1, [r3, #6]
 800ba9a:	edd2 6a06 	vldr	s13, [r2, #24]
 800ba9e:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 800baa2:	edd1 7a00 	vldr	s15, [r1]
 800baa6:	f102 011c 	add.w	r1, r2, #28
 800baaa:	4588      	cmp	r8, r1
 800baac:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800bab0:	d915      	bls.n	800bade <forward_lite_dense_if32of32wf32_lut8+0x302>
 800bab2:	79d9      	ldrb	r1, [r3, #7]
 800bab4:	edd2 7a07 	vldr	s15, [r2, #28]
 800bab8:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 800babc:	edd1 6a00 	vldr	s13, [r1]
 800bac0:	f102 0120 	add.w	r1, r2, #32
 800bac4:	4588      	cmp	r8, r1
 800bac6:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800baca:	d908      	bls.n	800bade <forward_lite_dense_if32of32wf32_lut8+0x302>
 800bacc:	7a19      	ldrb	r1, [r3, #8]
 800bace:	edd2 7a08 	vldr	s15, [r2, #32]
 800bad2:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 800bad6:	edd1 6a00 	vldr	s13, [r1]
 800bada:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800bade:	9903      	ldr	r1, [sp, #12]
 800bae0:	1a8a      	subs	r2, r1, r2
 800bae2:	eb03 0292 	add.w	r2, r3, r2, lsr #2
 800bae6:	1c53      	adds	r3, r2, #1
 800bae8:	e6ea      	b.n	800b8c0 <forward_lite_dense_if32of32wf32_lut8+0xe4>
 800baea:	bf00      	nop
 800baec:	3ffffff8 	.word	0x3ffffff8
 800baf0:	00000000 	.word	0x00000000
 800baf4:	eeb0 7a63 	vmov.f32	s14, s7
 800baf8:	465a      	mov	r2, fp
 800bafa:	461f      	mov	r7, r3
 800bafc:	4610      	mov	r0, r2
 800bafe:	f817 1b01 	ldrb.w	r1, [r7], #1
 800bb02:	ecf0 7a01 	vldmia	r0!, {s15}
 800bb06:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 800bb0a:	edd1 6a00 	vldr	s13, [r1]
 800bb0e:	9901      	ldr	r1, [sp, #4]
 800bb10:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800bb14:	4288      	cmp	r0, r1
 800bb16:	f200 8111 	bhi.w	800bd3c <forward_lite_dense_if32of32wf32_lut8+0x560>
 800bb1a:	9904      	ldr	r1, [sp, #16]
 800bb1c:	f103 0411 	add.w	r4, r3, #17
 800bb20:	3309      	adds	r3, #9
 800bb22:	1a8e      	subs	r6, r1, r2
 800bb24:	3224      	adds	r2, #36	@ 0x24
 800bb26:	0976      	lsrs	r6, r6, #5
 800bb28:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 800bb2c:	f813 1c07 	ldrb.w	r1, [r3, #-7]
 800bb30:	3308      	adds	r3, #8
 800bb32:	ed12 6a07 	vldr	s12, [r2, #-28]	@ 0xffffffe4
 800bb36:	3220      	adds	r2, #32
 800bb38:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 800bb3c:	ed52 2a10 	vldr	s5, [r2, #-64]	@ 0xffffffc0
 800bb40:	ed12 3a0e 	vldr	s6, [r2, #-56]	@ 0xffffffc8
 800bb44:	edd1 7a00 	vldr	s15, [r1]
 800bb48:	f813 1c10 	ldrb.w	r1, [r3, #-16]
 800bb4c:	ee67 7a86 	vmul.f32	s15, s15, s12
 800bb50:	ed12 4a0d 	vldr	s8, [r2, #-52]	@ 0xffffffcc
 800bb54:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 800bb58:	ed52 4a0c 	vldr	s9, [r2, #-48]	@ 0xffffffd0
 800bb5c:	ed12 5a0b 	vldr	s10, [r2, #-44]	@ 0xffffffd4
 800bb60:	ed91 6a00 	vldr	s12, [r1]
 800bb64:	f813 1c0e 	ldrb.w	r1, [r3, #-14]
 800bb68:	eee2 7a86 	vfma.f32	s15, s5, s12
 800bb6c:	ed52 5a0a 	vldr	s11, [r2, #-40]	@ 0xffffffd8
 800bb70:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 800bb74:	ed52 6a09 	vldr	s13, [r2, #-36]	@ 0xffffffdc
 800bb78:	ed91 6a00 	vldr	s12, [r1]
 800bb7c:	f813 1c0d 	ldrb.w	r1, [r3, #-13]
 800bb80:	eee3 7a06 	vfma.f32	s15, s6, s12
 800bb84:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 800bb88:	ed91 6a00 	vldr	s12, [r1]
 800bb8c:	f813 1c0c 	ldrb.w	r1, [r3, #-12]
 800bb90:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 800bb94:	eee4 7a06 	vfma.f32	s15, s8, s12
 800bb98:	ed91 6a00 	vldr	s12, [r1]
 800bb9c:	f813 1c0b 	ldrb.w	r1, [r3, #-11]
 800bba0:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 800bba4:	eee4 7a86 	vfma.f32	s15, s9, s12
 800bba8:	ed91 6a00 	vldr	s12, [r1]
 800bbac:	f813 1c0a 	ldrb.w	r1, [r3, #-10]
 800bbb0:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 800bbb4:	eee5 7a06 	vfma.f32	s15, s10, s12
 800bbb8:	ed91 6a00 	vldr	s12, [r1]
 800bbbc:	f813 1c09 	ldrb.w	r1, [r3, #-9]
 800bbc0:	429c      	cmp	r4, r3
 800bbc2:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 800bbc6:	eee5 7a86 	vfma.f32	s15, s11, s12
 800bbca:	ed91 6a00 	vldr	s12, [r1]
 800bbce:	eee6 7a26 	vfma.f32	s15, s12, s13
 800bbd2:	ee37 7a27 	vadd.f32	s14, s14, s15
 800bbd6:	d1a9      	bne.n	800bb2c <forward_lite_dense_if32of32wf32_lut8+0x350>
 800bbd8:	3601      	adds	r6, #1
 800bbda:	eb07 03c6 	add.w	r3, r7, r6, lsl #3
 800bbde:	eb00 1046 	add.w	r0, r0, r6, lsl #5
 800bbe2:	4540      	cmp	r0, r8
 800bbe4:	f4bf ae6c 	bcs.w	800b8c0 <forward_lite_dense_if32of32wf32_lut8+0xe4>
 800bbe8:	781a      	ldrb	r2, [r3, #0]
 800bbea:	eb0a 0282 	add.w	r2, sl, r2, lsl #2
 800bbee:	edd2 7a00 	vldr	s15, [r2]
 800bbf2:	4602      	mov	r2, r0
 800bbf4:	ecf2 6a01 	vldmia	r2!, {s13}
 800bbf8:	4590      	cmp	r8, r2
 800bbfa:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800bbfe:	d963      	bls.n	800bcc8 <forward_lite_dense_if32of32wf32_lut8+0x4ec>
 800bc00:	785a      	ldrb	r2, [r3, #1]
 800bc02:	edd0 6a01 	vldr	s13, [r0, #4]
 800bc06:	eb0a 0282 	add.w	r2, sl, r2, lsl #2
 800bc0a:	edd2 7a00 	vldr	s15, [r2]
 800bc0e:	f100 0208 	add.w	r2, r0, #8
 800bc12:	4590      	cmp	r8, r2
 800bc14:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800bc18:	d956      	bls.n	800bcc8 <forward_lite_dense_if32of32wf32_lut8+0x4ec>
 800bc1a:	789a      	ldrb	r2, [r3, #2]
 800bc1c:	edd0 6a02 	vldr	s13, [r0, #8]
 800bc20:	eb0a 0282 	add.w	r2, sl, r2, lsl #2
 800bc24:	edd2 7a00 	vldr	s15, [r2]
 800bc28:	f100 020c 	add.w	r2, r0, #12
 800bc2c:	4590      	cmp	r8, r2
 800bc2e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800bc32:	d949      	bls.n	800bcc8 <forward_lite_dense_if32of32wf32_lut8+0x4ec>
 800bc34:	78da      	ldrb	r2, [r3, #3]
 800bc36:	edd0 6a03 	vldr	s13, [r0, #12]
 800bc3a:	eb0a 0282 	add.w	r2, sl, r2, lsl #2
 800bc3e:	edd2 7a00 	vldr	s15, [r2]
 800bc42:	f100 0210 	add.w	r2, r0, #16
 800bc46:	4590      	cmp	r8, r2
 800bc48:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800bc4c:	d93c      	bls.n	800bcc8 <forward_lite_dense_if32of32wf32_lut8+0x4ec>
 800bc4e:	791a      	ldrb	r2, [r3, #4]
 800bc50:	edd0 6a04 	vldr	s13, [r0, #16]
 800bc54:	eb0a 0282 	add.w	r2, sl, r2, lsl #2
 800bc58:	edd2 7a00 	vldr	s15, [r2]
 800bc5c:	f100 0214 	add.w	r2, r0, #20
 800bc60:	4590      	cmp	r8, r2
 800bc62:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800bc66:	d92f      	bls.n	800bcc8 <forward_lite_dense_if32of32wf32_lut8+0x4ec>
 800bc68:	795a      	ldrb	r2, [r3, #5]
 800bc6a:	edd0 6a05 	vldr	s13, [r0, #20]
 800bc6e:	eb0a 0282 	add.w	r2, sl, r2, lsl #2
 800bc72:	edd2 7a00 	vldr	s15, [r2]
 800bc76:	f100 0218 	add.w	r2, r0, #24
 800bc7a:	4596      	cmp	lr, r2
 800bc7c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800bc80:	d922      	bls.n	800bcc8 <forward_lite_dense_if32of32wf32_lut8+0x4ec>
 800bc82:	799a      	ldrb	r2, [r3, #6]
 800bc84:	edd0 6a06 	vldr	s13, [r0, #24]
 800bc88:	eb0a 0282 	add.w	r2, sl, r2, lsl #2
 800bc8c:	edd2 7a00 	vldr	s15, [r2]
 800bc90:	f100 021c 	add.w	r2, r0, #28
 800bc94:	4596      	cmp	lr, r2
 800bc96:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800bc9a:	d915      	bls.n	800bcc8 <forward_lite_dense_if32of32wf32_lut8+0x4ec>
 800bc9c:	79da      	ldrb	r2, [r3, #7]
 800bc9e:	edd0 6a07 	vldr	s13, [r0, #28]
 800bca2:	eb0a 0282 	add.w	r2, sl, r2, lsl #2
 800bca6:	edd2 7a00 	vldr	s15, [r2]
 800bcaa:	f100 0220 	add.w	r2, r0, #32
 800bcae:	4596      	cmp	lr, r2
 800bcb0:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800bcb4:	d908      	bls.n	800bcc8 <forward_lite_dense_if32of32wf32_lut8+0x4ec>
 800bcb6:	7a1a      	ldrb	r2, [r3, #8]
 800bcb8:	edd0 7a08 	vldr	s15, [r0, #32]
 800bcbc:	eb0a 0282 	add.w	r2, sl, r2, lsl #2
 800bcc0:	edd2 6a00 	vldr	s13, [r2]
 800bcc4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800bcc8:	9a03      	ldr	r2, [sp, #12]
 800bcca:	1a10      	subs	r0, r2, r0
 800bccc:	eb03 0090 	add.w	r0, r3, r0, lsr #2
 800bcd0:	1c43      	adds	r3, r0, #1
 800bcd2:	e5f5      	b.n	800b8c0 <forward_lite_dense_if32of32wf32_lut8+0xe4>
 800bcd4:	f813 1b01 	ldrb.w	r1, [r3], #1
 800bcd8:	eddb 7a00 	vldr	s15, [fp]
 800bcdc:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 800bce0:	9a05      	ldr	r2, [sp, #20]
 800bce2:	ed91 7a00 	vldr	s14, [r1]
 800bce6:	ee27 7a27 	vmul.f32	s14, s14, s15
 800bcea:	f813 1b01 	ldrb.w	r1, [r3], #1
 800bcee:	ecf2 7a01 	vldmia	r2!, {s15}
 800bcf2:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 800bcf6:	edd1 6a00 	vldr	s13, [r1]
 800bcfa:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800bcfe:	e6fc      	b.n	800bafa <forward_lite_dense_if32of32wf32_lut8+0x31e>
 800bd00:	eeb0 7a63 	vmov.f32	s14, s7
 800bd04:	465a      	mov	r2, fp
 800bd06:	e7f0      	b.n	800bcea <forward_lite_dense_if32of32wf32_lut8+0x50e>
 800bd08:	4493      	add	fp, r2
 800bd0a:	4620      	mov	r0, r4
 800bd0c:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800bd0e:	2b00      	cmp	r3, #0
 800bd10:	f43f ade4 	beq.w	800b8dc <forward_lite_dense_if32of32wf32_lut8+0x100>
 800bd14:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bd16:	4639      	mov	r1, r7
 800bd18:	1ac3      	subs	r3, r0, r3
 800bd1a:	edd3 7a00 	vldr	s15, [r3]
 800bd1e:	ecb1 7a01 	vldmia	r1!, {s14}
 800bd22:	ee77 7a87 	vadd.f32	s15, s15, s14
 800bd26:	ece3 7a01 	vstmia	r3!, {s15}
 800bd2a:	4298      	cmp	r0, r3
 800bd2c:	d1f5      	bne.n	800bd1a <forward_lite_dense_if32of32wf32_lut8+0x53e>
 800bd2e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bd30:	4283      	cmp	r3, r0
 800bd32:	f63f add7 	bhi.w	800b8e4 <forward_lite_dense_if32of32wf32_lut8+0x108>
 800bd36:	b013      	add	sp, #76	@ 0x4c
 800bd38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd3c:	463b      	mov	r3, r7
 800bd3e:	e750      	b.n	800bbe2 <forward_lite_dense_if32of32wf32_lut8+0x406>
 800bd40:	465a      	mov	r2, fp
 800bd42:	e659      	b.n	800b9f8 <forward_lite_dense_if32of32wf32_lut8+0x21c>
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	f43f ade3 	beq.w	800b910 <forward_lite_dense_if32of32wf32_lut8+0x134>
 800bd4a:	4421      	add	r1, r4
 800bd4c:	460b      	mov	r3, r1
 800bd4e:	462a      	mov	r2, r5
 800bd50:	ed93 7a00 	vldr	s14, [r3]
 800bd54:	ecf2 7a01 	vldmia	r2!, {s15}
 800bd58:	ee77 7a87 	vadd.f32	s15, s15, s14
 800bd5c:	ece3 7a01 	vstmia	r3!, {s15}
 800bd60:	429c      	cmp	r4, r3
 800bd62:	d1f5      	bne.n	800bd50 <forward_lite_dense_if32of32wf32_lut8+0x574>
 800bd64:	e7f2      	b.n	800bd4c <forward_lite_dense_if32of32wf32_lut8+0x570>
 800bd66:	f8dd c02c 	ldr.w	ip, [sp, #44]	@ 0x2c
 800bd6a:	463d      	mov	r5, r7
 800bd6c:	4604      	mov	r4, r0
 800bd6e:	e5cc      	b.n	800b90a <forward_lite_dense_if32of32wf32_lut8+0x12e>

0800bd70 <st_int8_copy>:
 800bd70:	4288      	cmp	r0, r1
 800bd72:	d00e      	beq.n	800bd92 <st_int8_copy+0x22>
 800bd74:	b16a      	cbz	r2, 800bd92 <st_int8_copy+0x22>
 800bd76:	4288      	cmp	r0, r1
 800bd78:	eb00 0302 	add.w	r3, r0, r2
 800bd7c:	d20a      	bcs.n	800bd94 <st_int8_copy+0x24>
 800bd7e:	4299      	cmp	r1, r3
 800bd80:	d208      	bcs.n	800bd94 <st_int8_copy+0x24>
 800bd82:	440a      	add	r2, r1
 800bd84:	f913 1d01 	ldrsb.w	r1, [r3, #-1]!
 800bd88:	4298      	cmp	r0, r3
 800bd8a:	f802 1d01 	strb.w	r1, [r2, #-1]!
 800bd8e:	d1f9      	bne.n	800bd84 <st_int8_copy+0x14>
 800bd90:	4770      	bx	lr
 800bd92:	4770      	bx	lr
 800bd94:	2a03      	cmp	r2, #3
 800bd96:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800bd9a:	d81b      	bhi.n	800bdd4 <st_int8_copy+0x64>
 800bd9c:	1e54      	subs	r4, r2, #1
 800bd9e:	f810 3b01 	ldrb.w	r3, [r0], #1
 800bda2:	f801 3b01 	strb.w	r3, [r1], #1
 800bda6:	b19c      	cbz	r4, 800bdd0 <st_int8_copy+0x60>
 800bda8:	f810 3b01 	ldrb.w	r3, [r0], #1
 800bdac:	f801 3b01 	strb.w	r3, [r1], #1
 800bdb0:	2a02      	cmp	r2, #2
 800bdb2:	f04f 32ff 	mov.w	r2, #4294967295
 800bdb6:	bf18      	it	ne
 800bdb8:	2200      	movne	r2, #0
 800bdba:	2c01      	cmp	r4, #1
 800bdbc:	d008      	beq.n	800bdd0 <st_int8_copy+0x60>
 800bdbe:	f810 3b01 	ldrb.w	r3, [r0], #1
 800bdc2:	f801 3b01 	strb.w	r3, [r1], #1
 800bdc6:	b11a      	cbz	r2, 800bdd0 <st_int8_copy+0x60>
 800bdc8:	f810 3b01 	ldrb.w	r3, [r0], #1
 800bdcc:	f801 3b01 	strb.w	r3, [r1], #1
 800bdd0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bdd4:	f001 0e03 	and.w	lr, r1, #3
 800bdd8:	f000 0803 	and.w	r8, r0, #3
 800bddc:	f1ce 0304 	rsb	r3, lr, #4
 800bde0:	eba2 0c03 	sub.w	ip, r2, r3
 800bde4:	f1ce 0203 	rsb	r2, lr, #3
 800bde8:	f810 3b01 	ldrb.w	r3, [r0], #1
 800bdec:	f801 3b01 	strb.w	r3, [r1], #1
 800bdf0:	b182      	cbz	r2, 800be14 <st_int8_copy+0xa4>
 800bdf2:	f810 3b01 	ldrb.w	r3, [r0], #1
 800bdf6:	f801 3b01 	strb.w	r3, [r1], #1
 800bdfa:	2a01      	cmp	r2, #1
 800bdfc:	d00a      	beq.n	800be14 <st_int8_copy+0xa4>
 800bdfe:	f810 3b01 	ldrb.w	r3, [r0], #1
 800be02:	f801 3b01 	strb.w	r3, [r1], #1
 800be06:	f1be 0f01 	cmp.w	lr, #1
 800be0a:	d003      	beq.n	800be14 <st_int8_copy+0xa4>
 800be0c:	f810 3b01 	ldrb.w	r3, [r0], #1
 800be10:	f801 3b01 	strb.w	r3, [r1], #1
 800be14:	45c6      	cmp	lr, r8
 800be16:	d02a      	beq.n	800be6e <st_int8_copy+0xfe>
 800be18:	ea5f 121c 	movs.w	r2, ip, lsr #4
 800be1c:	d00a      	beq.n	800be34 <st_int8_copy+0xc4>
 800be1e:	f850 3b04 	ldr.w	r3, [r0], #4
 800be22:	f850 4b04 	ldr.w	r4, [r0], #4
 800be26:	f850 5b04 	ldr.w	r5, [r0], #4
 800be2a:	f850 6b04 	ldr.w	r6, [r0], #4
 800be2e:	c178      	stmia	r1!, {r3, r4, r5, r6}
 800be30:	3a01      	subs	r2, #1
 800be32:	d1f4      	bne.n	800be1e <st_int8_copy+0xae>
 800be34:	f01c 0f08 	tst.w	ip, #8
 800be38:	d004      	beq.n	800be44 <st_int8_copy+0xd4>
 800be3a:	f850 3b04 	ldr.w	r3, [r0], #4
 800be3e:	f850 4b04 	ldr.w	r4, [r0], #4
 800be42:	c118      	stmia	r1!, {r3, r4}
 800be44:	f01c 0f04 	tst.w	ip, #4
 800be48:	d003      	beq.n	800be52 <st_int8_copy+0xe2>
 800be4a:	f850 3b04 	ldr.w	r3, [r0], #4
 800be4e:	f841 3b04 	str.w	r3, [r1], #4
 800be52:	f01c 0f02 	tst.w	ip, #2
 800be56:	d003      	beq.n	800be60 <st_int8_copy+0xf0>
 800be58:	f830 3b02 	ldrh.w	r3, [r0], #2
 800be5c:	f821 3b02 	strh.w	r3, [r1], #2
 800be60:	f01c 0f01 	tst.w	ip, #1
 800be64:	d0b4      	beq.n	800bdd0 <st_int8_copy+0x60>
 800be66:	7803      	ldrb	r3, [r0, #0]
 800be68:	700b      	strb	r3, [r1, #0]
 800be6a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800be6e:	ea5f 199c 	movs.w	r9, ip, lsr #6
 800be72:	d00e      	beq.n	800be92 <st_int8_copy+0x122>
 800be74:	4688      	mov	r8, r1
 800be76:	4686      	mov	lr, r0
 800be78:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800be7c:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800be80:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800be84:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800be88:	f1b9 0901 	subs.w	r9, r9, #1
 800be8c:	4641      	mov	r1, r8
 800be8e:	4670      	mov	r0, lr
 800be90:	d1f0      	bne.n	800be74 <st_int8_copy+0x104>
 800be92:	f01c 0f20 	tst.w	ip, #32
 800be96:	d007      	beq.n	800bea8 <st_int8_copy+0x138>
 800be98:	4688      	mov	r8, r1
 800be9a:	4686      	mov	lr, r0
 800be9c:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800bea0:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800bea4:	4641      	mov	r1, r8
 800bea6:	4670      	mov	r0, lr
 800bea8:	f01c 0f10 	tst.w	ip, #16
 800beac:	d001      	beq.n	800beb2 <st_int8_copy+0x142>
 800beae:	c878      	ldmia	r0!, {r3, r4, r5, r6}
 800beb0:	c178      	stmia	r1!, {r3, r4, r5, r6}
 800beb2:	f01c 0f08 	tst.w	ip, #8
 800beb6:	d0c5      	beq.n	800be44 <st_int8_copy+0xd4>
 800beb8:	c818      	ldmia	r0!, {r3, r4}
 800beba:	c118      	stmia	r1!, {r3, r4}
 800bebc:	e7c2      	b.n	800be44 <st_int8_copy+0xd4>
 800bebe:	bf00      	nop

0800bec0 <ai_array_to_buffer_fmt>:
 800bec0:	f3c0 4343 	ubfx	r3, r0, #17, #4
 800bec4:	2b02      	cmp	r3, #2
 800bec6:	d055      	beq.n	800bf74 <ai_array_to_buffer_fmt+0xb4>
 800bec8:	f020 437e 	bic.w	r3, r0, #4261412864	@ 0xfe000000
 800becc:	4a2c      	ldr	r2, [pc, #176]	@ (800bf80 <ai_array_to_buffer_fmt+0xc0>)
 800bece:	4293      	cmp	r3, r2
 800bed0:	d010      	beq.n	800bef4 <ai_array_to_buffer_fmt+0x34>
 800bed2:	dc21      	bgt.n	800bf18 <ai_array_to_buffer_fmt+0x58>
 800bed4:	4a2b      	ldr	r2, [pc, #172]	@ (800bf84 <ai_array_to_buffer_fmt+0xc4>)
 800bed6:	4293      	cmp	r3, r2
 800bed8:	d00c      	beq.n	800bef4 <ai_array_to_buffer_fmt+0x34>
 800beda:	dd0f      	ble.n	800befc <ai_array_to_buffer_fmt+0x3c>
 800bedc:	4a2a      	ldr	r2, [pc, #168]	@ (800bf88 <ai_array_to_buffer_fmt+0xc8>)
 800bede:	4293      	cmp	r3, r2
 800bee0:	d008      	beq.n	800bef4 <ai_array_to_buffer_fmt+0x34>
 800bee2:	f502 32fa 	add.w	r2, r2, #128000	@ 0x1f400
 800bee6:	4293      	cmp	r3, r2
 800bee8:	d004      	beq.n	800bef4 <ai_array_to_buffer_fmt+0x34>
 800beea:	4a28      	ldr	r2, [pc, #160]	@ (800bf8c <ai_array_to_buffer_fmt+0xcc>)
 800beec:	4293      	cmp	r3, r2
 800beee:	bf0c      	ite	eq
 800bef0:	4613      	moveq	r3, r2
 800bef2:	2340      	movne	r3, #64	@ 0x40
 800bef4:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 800bef8:	4318      	orrs	r0, r3
 800befa:	4770      	bx	lr
 800befc:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 800bf00:	4293      	cmp	r3, r2
 800bf02:	d0f7      	beq.n	800bef4 <ai_array_to_buffer_fmt+0x34>
 800bf04:	dd2c      	ble.n	800bf60 <ai_array_to_buffer_fmt+0xa0>
 800bf06:	4a22      	ldr	r2, [pc, #136]	@ (800bf90 <ai_array_to_buffer_fmt+0xd0>)
 800bf08:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 800bf0c:	4293      	cmp	r3, r2
 800bf0e:	bf0c      	ite	eq
 800bf10:	4613      	moveq	r3, r2
 800bf12:	2340      	movne	r3, #64	@ 0x40
 800bf14:	4318      	orrs	r0, r3
 800bf16:	4770      	bx	lr
 800bf18:	4a1e      	ldr	r2, [pc, #120]	@ (800bf94 <ai_array_to_buffer_fmt+0xd4>)
 800bf1a:	4293      	cmp	r3, r2
 800bf1c:	d0ea      	beq.n	800bef4 <ai_array_to_buffer_fmt+0x34>
 800bf1e:	dd10      	ble.n	800bf42 <ai_array_to_buffer_fmt+0x82>
 800bf20:	4a1d      	ldr	r2, [pc, #116]	@ (800bf98 <ai_array_to_buffer_fmt+0xd8>)
 800bf22:	4293      	cmp	r3, r2
 800bf24:	d0e6      	beq.n	800bef4 <ai_array_to_buffer_fmt+0x34>
 800bf26:	f202 72f1 	addw	r2, r2, #2033	@ 0x7f1
 800bf2a:	4293      	cmp	r3, r2
 800bf2c:	d0e2      	beq.n	800bef4 <ai_array_to_buffer_fmt+0x34>
 800bf2e:	f5a2 6200 	sub.w	r2, r2, #2048	@ 0x800
 800bf32:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 800bf36:	4293      	cmp	r3, r2
 800bf38:	bf0c      	ite	eq
 800bf3a:	4613      	moveq	r3, r2
 800bf3c:	2340      	movne	r3, #64	@ 0x40
 800bf3e:	4318      	orrs	r0, r3
 800bf40:	4770      	bx	lr
 800bf42:	f2a2 3287 	subw	r2, r2, #903	@ 0x387
 800bf46:	4293      	cmp	r3, r2
 800bf48:	d0d4      	beq.n	800bef4 <ai_array_to_buffer_fmt+0x34>
 800bf4a:	f502 7260 	add.w	r2, r2, #896	@ 0x380
 800bf4e:	4293      	cmp	r3, r2
 800bf50:	d0d0      	beq.n	800bef4 <ai_array_to_buffer_fmt+0x34>
 800bf52:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 800bf56:	4293      	cmp	r3, r2
 800bf58:	bf0c      	ite	eq
 800bf5a:	4613      	moveq	r3, r2
 800bf5c:	2340      	movne	r3, #64	@ 0x40
 800bf5e:	e7c9      	b.n	800bef4 <ai_array_to_buffer_fmt+0x34>
 800bf60:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 800bf64:	4293      	cmp	r3, r2
 800bf66:	d0c5      	beq.n	800bef4 <ai_array_to_buffer_fmt+0x34>
 800bf68:	3280      	adds	r2, #128	@ 0x80
 800bf6a:	4293      	cmp	r3, r2
 800bf6c:	bf0c      	ite	eq
 800bf6e:	4613      	moveq	r3, r2
 800bf70:	2340      	movne	r3, #64	@ 0x40
 800bf72:	e7bf      	b.n	800bef4 <ai_array_to_buffer_fmt+0x34>
 800bf74:	4b09      	ldr	r3, [pc, #36]	@ (800bf9c <ai_array_to_buffer_fmt+0xdc>)
 800bf76:	4003      	ands	r3, r0
 800bf78:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800bf7c:	e7ba      	b.n	800bef4 <ai_array_to_buffer_fmt+0x34>
 800bf7e:	bf00      	nop
 800bf80:	00821040 	.word	0x00821040
 800bf84:	00040840 	.word	0x00040840
 800bf88:	00041040 	.word	0x00041040
 800bf8c:	0004084f 	.word	0x0004084f
 800bf90:	00040447 	.word	0x00040447
 800bf94:	00840447 	.word	0x00840447
 800bf98:	0084084f 	.word	0x0084084f
 800bf9c:	00803fff 	.word	0x00803fff

0800bfa0 <ai_array_get_data_byte_size>:
 800bfa0:	b161      	cbz	r1, 800bfbc <ai_array_get_data_byte_size+0x1c>
 800bfa2:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 800bfa6:	f3c0 5241 	ubfx	r2, r0, #21, #2
 800bfaa:	fb01 f003 	mul.w	r0, r1, r3
 800bfae:	3007      	adds	r0, #7
 800bfb0:	f020 0007 	bic.w	r0, r0, #7
 800bfb4:	40d0      	lsrs	r0, r2
 800bfb6:	3007      	adds	r0, #7
 800bfb8:	08c0      	lsrs	r0, r0, #3
 800bfba:	4770      	bx	lr
 800bfbc:	4608      	mov	r0, r1
 800bfbe:	4770      	bx	lr

0800bfc0 <ai_version_get>:
 800bfc0:	0212      	lsls	r2, r2, #8
 800bfc2:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800bfc6:	ea42 6000 	orr.w	r0, r2, r0, lsl #24
 800bfca:	4770      	bx	lr

0800bfcc <get_tensor_byte_size>:
 800bfcc:	b430      	push	{r4, r5}
 800bfce:	6985      	ldr	r5, [r0, #24]
 800bfd0:	68c4      	ldr	r4, [r0, #12]
 800bfd2:	6941      	ldr	r1, [r0, #20]
 800bfd4:	4b06      	ldr	r3, [pc, #24]	@ (800bff0 <get_tensor_byte_size+0x24>)
 800bfd6:	6828      	ldr	r0, [r5, #0]
 800bfd8:	4a06      	ldr	r2, [pc, #24]	@ (800bff4 <get_tensor_byte_size+0x28>)
 800bfda:	4003      	ands	r3, r0
 800bfdc:	68c9      	ldr	r1, [r1, #12]
 800bfde:	68e0      	ldr	r0, [r4, #12]
 800bfe0:	4293      	cmp	r3, r2
 800bfe2:	fb01 f000 	mul.w	r0, r1, r0
 800bfe6:	d101      	bne.n	800bfec <get_tensor_byte_size+0x20>
 800bfe8:	3007      	adds	r0, #7
 800bfea:	08c0      	lsrs	r0, r0, #3
 800bfec:	bc30      	pop	{r4, r5}
 800bfee:	4770      	bx	lr
 800bff0:	017fffff 	.word	0x017fffff
 800bff4:	000400c0 	.word	0x000400c0

0800bff8 <malloc>:
 800bff8:	4b02      	ldr	r3, [pc, #8]	@ (800c004 <malloc+0xc>)
 800bffa:	4601      	mov	r1, r0
 800bffc:	6818      	ldr	r0, [r3, #0]
 800bffe:	f000 b825 	b.w	800c04c <_malloc_r>
 800c002:	bf00      	nop
 800c004:	240012ac 	.word	0x240012ac

0800c008 <sbrk_aligned>:
 800c008:	b570      	push	{r4, r5, r6, lr}
 800c00a:	4e0f      	ldr	r6, [pc, #60]	@ (800c048 <sbrk_aligned+0x40>)
 800c00c:	460c      	mov	r4, r1
 800c00e:	6831      	ldr	r1, [r6, #0]
 800c010:	4605      	mov	r5, r0
 800c012:	b911      	cbnz	r1, 800c01a <sbrk_aligned+0x12>
 800c014:	f000 fd60 	bl	800cad8 <_sbrk_r>
 800c018:	6030      	str	r0, [r6, #0]
 800c01a:	4621      	mov	r1, r4
 800c01c:	4628      	mov	r0, r5
 800c01e:	f000 fd5b 	bl	800cad8 <_sbrk_r>
 800c022:	1c43      	adds	r3, r0, #1
 800c024:	d103      	bne.n	800c02e <sbrk_aligned+0x26>
 800c026:	f04f 34ff 	mov.w	r4, #4294967295
 800c02a:	4620      	mov	r0, r4
 800c02c:	bd70      	pop	{r4, r5, r6, pc}
 800c02e:	1cc4      	adds	r4, r0, #3
 800c030:	f024 0403 	bic.w	r4, r4, #3
 800c034:	42a0      	cmp	r0, r4
 800c036:	d0f8      	beq.n	800c02a <sbrk_aligned+0x22>
 800c038:	1a21      	subs	r1, r4, r0
 800c03a:	4628      	mov	r0, r5
 800c03c:	f000 fd4c 	bl	800cad8 <_sbrk_r>
 800c040:	3001      	adds	r0, #1
 800c042:	d1f2      	bne.n	800c02a <sbrk_aligned+0x22>
 800c044:	e7ef      	b.n	800c026 <sbrk_aligned+0x1e>
 800c046:	bf00      	nop
 800c048:	2403be2c 	.word	0x2403be2c

0800c04c <_malloc_r>:
 800c04c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c050:	1ccd      	adds	r5, r1, #3
 800c052:	f025 0503 	bic.w	r5, r5, #3
 800c056:	3508      	adds	r5, #8
 800c058:	2d0c      	cmp	r5, #12
 800c05a:	bf38      	it	cc
 800c05c:	250c      	movcc	r5, #12
 800c05e:	2d00      	cmp	r5, #0
 800c060:	4606      	mov	r6, r0
 800c062:	db01      	blt.n	800c068 <_malloc_r+0x1c>
 800c064:	42a9      	cmp	r1, r5
 800c066:	d904      	bls.n	800c072 <_malloc_r+0x26>
 800c068:	230c      	movs	r3, #12
 800c06a:	6033      	str	r3, [r6, #0]
 800c06c:	2000      	movs	r0, #0
 800c06e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c072:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c148 <_malloc_r+0xfc>
 800c076:	f000 f869 	bl	800c14c <__malloc_lock>
 800c07a:	f8d8 3000 	ldr.w	r3, [r8]
 800c07e:	461c      	mov	r4, r3
 800c080:	bb44      	cbnz	r4, 800c0d4 <_malloc_r+0x88>
 800c082:	4629      	mov	r1, r5
 800c084:	4630      	mov	r0, r6
 800c086:	f7ff ffbf 	bl	800c008 <sbrk_aligned>
 800c08a:	1c43      	adds	r3, r0, #1
 800c08c:	4604      	mov	r4, r0
 800c08e:	d158      	bne.n	800c142 <_malloc_r+0xf6>
 800c090:	f8d8 4000 	ldr.w	r4, [r8]
 800c094:	4627      	mov	r7, r4
 800c096:	2f00      	cmp	r7, #0
 800c098:	d143      	bne.n	800c122 <_malloc_r+0xd6>
 800c09a:	2c00      	cmp	r4, #0
 800c09c:	d04b      	beq.n	800c136 <_malloc_r+0xea>
 800c09e:	6823      	ldr	r3, [r4, #0]
 800c0a0:	4639      	mov	r1, r7
 800c0a2:	4630      	mov	r0, r6
 800c0a4:	eb04 0903 	add.w	r9, r4, r3
 800c0a8:	f000 fd16 	bl	800cad8 <_sbrk_r>
 800c0ac:	4581      	cmp	r9, r0
 800c0ae:	d142      	bne.n	800c136 <_malloc_r+0xea>
 800c0b0:	6821      	ldr	r1, [r4, #0]
 800c0b2:	1a6d      	subs	r5, r5, r1
 800c0b4:	4629      	mov	r1, r5
 800c0b6:	4630      	mov	r0, r6
 800c0b8:	f7ff ffa6 	bl	800c008 <sbrk_aligned>
 800c0bc:	3001      	adds	r0, #1
 800c0be:	d03a      	beq.n	800c136 <_malloc_r+0xea>
 800c0c0:	6823      	ldr	r3, [r4, #0]
 800c0c2:	442b      	add	r3, r5
 800c0c4:	6023      	str	r3, [r4, #0]
 800c0c6:	f8d8 3000 	ldr.w	r3, [r8]
 800c0ca:	685a      	ldr	r2, [r3, #4]
 800c0cc:	bb62      	cbnz	r2, 800c128 <_malloc_r+0xdc>
 800c0ce:	f8c8 7000 	str.w	r7, [r8]
 800c0d2:	e00f      	b.n	800c0f4 <_malloc_r+0xa8>
 800c0d4:	6822      	ldr	r2, [r4, #0]
 800c0d6:	1b52      	subs	r2, r2, r5
 800c0d8:	d420      	bmi.n	800c11c <_malloc_r+0xd0>
 800c0da:	2a0b      	cmp	r2, #11
 800c0dc:	d917      	bls.n	800c10e <_malloc_r+0xc2>
 800c0de:	1961      	adds	r1, r4, r5
 800c0e0:	42a3      	cmp	r3, r4
 800c0e2:	6025      	str	r5, [r4, #0]
 800c0e4:	bf18      	it	ne
 800c0e6:	6059      	strne	r1, [r3, #4]
 800c0e8:	6863      	ldr	r3, [r4, #4]
 800c0ea:	bf08      	it	eq
 800c0ec:	f8c8 1000 	streq.w	r1, [r8]
 800c0f0:	5162      	str	r2, [r4, r5]
 800c0f2:	604b      	str	r3, [r1, #4]
 800c0f4:	4630      	mov	r0, r6
 800c0f6:	f000 f82f 	bl	800c158 <__malloc_unlock>
 800c0fa:	f104 000b 	add.w	r0, r4, #11
 800c0fe:	1d23      	adds	r3, r4, #4
 800c100:	f020 0007 	bic.w	r0, r0, #7
 800c104:	1ac2      	subs	r2, r0, r3
 800c106:	bf1c      	itt	ne
 800c108:	1a1b      	subne	r3, r3, r0
 800c10a:	50a3      	strne	r3, [r4, r2]
 800c10c:	e7af      	b.n	800c06e <_malloc_r+0x22>
 800c10e:	6862      	ldr	r2, [r4, #4]
 800c110:	42a3      	cmp	r3, r4
 800c112:	bf0c      	ite	eq
 800c114:	f8c8 2000 	streq.w	r2, [r8]
 800c118:	605a      	strne	r2, [r3, #4]
 800c11a:	e7eb      	b.n	800c0f4 <_malloc_r+0xa8>
 800c11c:	4623      	mov	r3, r4
 800c11e:	6864      	ldr	r4, [r4, #4]
 800c120:	e7ae      	b.n	800c080 <_malloc_r+0x34>
 800c122:	463c      	mov	r4, r7
 800c124:	687f      	ldr	r7, [r7, #4]
 800c126:	e7b6      	b.n	800c096 <_malloc_r+0x4a>
 800c128:	461a      	mov	r2, r3
 800c12a:	685b      	ldr	r3, [r3, #4]
 800c12c:	42a3      	cmp	r3, r4
 800c12e:	d1fb      	bne.n	800c128 <_malloc_r+0xdc>
 800c130:	2300      	movs	r3, #0
 800c132:	6053      	str	r3, [r2, #4]
 800c134:	e7de      	b.n	800c0f4 <_malloc_r+0xa8>
 800c136:	230c      	movs	r3, #12
 800c138:	6033      	str	r3, [r6, #0]
 800c13a:	4630      	mov	r0, r6
 800c13c:	f000 f80c 	bl	800c158 <__malloc_unlock>
 800c140:	e794      	b.n	800c06c <_malloc_r+0x20>
 800c142:	6005      	str	r5, [r0, #0]
 800c144:	e7d6      	b.n	800c0f4 <_malloc_r+0xa8>
 800c146:	bf00      	nop
 800c148:	2403be30 	.word	0x2403be30

0800c14c <__malloc_lock>:
 800c14c:	4801      	ldr	r0, [pc, #4]	@ (800c154 <__malloc_lock+0x8>)
 800c14e:	f000 bd10 	b.w	800cb72 <__retarget_lock_acquire_recursive>
 800c152:	bf00      	nop
 800c154:	2403bf74 	.word	0x2403bf74

0800c158 <__malloc_unlock>:
 800c158:	4801      	ldr	r0, [pc, #4]	@ (800c160 <__malloc_unlock+0x8>)
 800c15a:	f000 bd0b 	b.w	800cb74 <__retarget_lock_release_recursive>
 800c15e:	bf00      	nop
 800c160:	2403bf74 	.word	0x2403bf74

0800c164 <_realloc_r>:
 800c164:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c168:	4680      	mov	r8, r0
 800c16a:	4615      	mov	r5, r2
 800c16c:	460c      	mov	r4, r1
 800c16e:	b921      	cbnz	r1, 800c17a <_realloc_r+0x16>
 800c170:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c174:	4611      	mov	r1, r2
 800c176:	f7ff bf69 	b.w	800c04c <_malloc_r>
 800c17a:	b92a      	cbnz	r2, 800c188 <_realloc_r+0x24>
 800c17c:	f000 fd10 	bl	800cba0 <_free_r>
 800c180:	2400      	movs	r4, #0
 800c182:	4620      	mov	r0, r4
 800c184:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c188:	f000 fd54 	bl	800cc34 <_malloc_usable_size_r>
 800c18c:	4285      	cmp	r5, r0
 800c18e:	4606      	mov	r6, r0
 800c190:	d802      	bhi.n	800c198 <_realloc_r+0x34>
 800c192:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800c196:	d8f4      	bhi.n	800c182 <_realloc_r+0x1e>
 800c198:	4629      	mov	r1, r5
 800c19a:	4640      	mov	r0, r8
 800c19c:	f7ff ff56 	bl	800c04c <_malloc_r>
 800c1a0:	4607      	mov	r7, r0
 800c1a2:	2800      	cmp	r0, #0
 800c1a4:	d0ec      	beq.n	800c180 <_realloc_r+0x1c>
 800c1a6:	42b5      	cmp	r5, r6
 800c1a8:	462a      	mov	r2, r5
 800c1aa:	4621      	mov	r1, r4
 800c1ac:	bf28      	it	cs
 800c1ae:	4632      	movcs	r2, r6
 800c1b0:	f000 fce1 	bl	800cb76 <memcpy>
 800c1b4:	4621      	mov	r1, r4
 800c1b6:	4640      	mov	r0, r8
 800c1b8:	f000 fcf2 	bl	800cba0 <_free_r>
 800c1bc:	463c      	mov	r4, r7
 800c1be:	e7e0      	b.n	800c182 <_realloc_r+0x1e>

0800c1c0 <_scanf_float>:
 800c1c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1c4:	b087      	sub	sp, #28
 800c1c6:	4617      	mov	r7, r2
 800c1c8:	9303      	str	r3, [sp, #12]
 800c1ca:	688b      	ldr	r3, [r1, #8]
 800c1cc:	1e5a      	subs	r2, r3, #1
 800c1ce:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800c1d2:	bf81      	itttt	hi
 800c1d4:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800c1d8:	eb03 0b05 	addhi.w	fp, r3, r5
 800c1dc:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800c1e0:	608b      	strhi	r3, [r1, #8]
 800c1e2:	680b      	ldr	r3, [r1, #0]
 800c1e4:	460a      	mov	r2, r1
 800c1e6:	f04f 0500 	mov.w	r5, #0
 800c1ea:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800c1ee:	f842 3b1c 	str.w	r3, [r2], #28
 800c1f2:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800c1f6:	4680      	mov	r8, r0
 800c1f8:	460c      	mov	r4, r1
 800c1fa:	bf98      	it	ls
 800c1fc:	f04f 0b00 	movls.w	fp, #0
 800c200:	9201      	str	r2, [sp, #4]
 800c202:	4616      	mov	r6, r2
 800c204:	46aa      	mov	sl, r5
 800c206:	46a9      	mov	r9, r5
 800c208:	9502      	str	r5, [sp, #8]
 800c20a:	68a2      	ldr	r2, [r4, #8]
 800c20c:	b152      	cbz	r2, 800c224 <_scanf_float+0x64>
 800c20e:	683b      	ldr	r3, [r7, #0]
 800c210:	781b      	ldrb	r3, [r3, #0]
 800c212:	2b4e      	cmp	r3, #78	@ 0x4e
 800c214:	d864      	bhi.n	800c2e0 <_scanf_float+0x120>
 800c216:	2b40      	cmp	r3, #64	@ 0x40
 800c218:	d83c      	bhi.n	800c294 <_scanf_float+0xd4>
 800c21a:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800c21e:	b2c8      	uxtb	r0, r1
 800c220:	280e      	cmp	r0, #14
 800c222:	d93a      	bls.n	800c29a <_scanf_float+0xda>
 800c224:	f1b9 0f00 	cmp.w	r9, #0
 800c228:	d003      	beq.n	800c232 <_scanf_float+0x72>
 800c22a:	6823      	ldr	r3, [r4, #0]
 800c22c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c230:	6023      	str	r3, [r4, #0]
 800c232:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c236:	f1ba 0f01 	cmp.w	sl, #1
 800c23a:	f200 8117 	bhi.w	800c46c <_scanf_float+0x2ac>
 800c23e:	9b01      	ldr	r3, [sp, #4]
 800c240:	429e      	cmp	r6, r3
 800c242:	f200 8108 	bhi.w	800c456 <_scanf_float+0x296>
 800c246:	2001      	movs	r0, #1
 800c248:	b007      	add	sp, #28
 800c24a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c24e:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800c252:	2a0d      	cmp	r2, #13
 800c254:	d8e6      	bhi.n	800c224 <_scanf_float+0x64>
 800c256:	a101      	add	r1, pc, #4	@ (adr r1, 800c25c <_scanf_float+0x9c>)
 800c258:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800c25c:	0800c3a3 	.word	0x0800c3a3
 800c260:	0800c225 	.word	0x0800c225
 800c264:	0800c225 	.word	0x0800c225
 800c268:	0800c225 	.word	0x0800c225
 800c26c:	0800c403 	.word	0x0800c403
 800c270:	0800c3db 	.word	0x0800c3db
 800c274:	0800c225 	.word	0x0800c225
 800c278:	0800c225 	.word	0x0800c225
 800c27c:	0800c3b1 	.word	0x0800c3b1
 800c280:	0800c225 	.word	0x0800c225
 800c284:	0800c225 	.word	0x0800c225
 800c288:	0800c225 	.word	0x0800c225
 800c28c:	0800c225 	.word	0x0800c225
 800c290:	0800c369 	.word	0x0800c369
 800c294:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800c298:	e7db      	b.n	800c252 <_scanf_float+0x92>
 800c29a:	290e      	cmp	r1, #14
 800c29c:	d8c2      	bhi.n	800c224 <_scanf_float+0x64>
 800c29e:	a001      	add	r0, pc, #4	@ (adr r0, 800c2a4 <_scanf_float+0xe4>)
 800c2a0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800c2a4:	0800c359 	.word	0x0800c359
 800c2a8:	0800c225 	.word	0x0800c225
 800c2ac:	0800c359 	.word	0x0800c359
 800c2b0:	0800c3ef 	.word	0x0800c3ef
 800c2b4:	0800c225 	.word	0x0800c225
 800c2b8:	0800c301 	.word	0x0800c301
 800c2bc:	0800c33f 	.word	0x0800c33f
 800c2c0:	0800c33f 	.word	0x0800c33f
 800c2c4:	0800c33f 	.word	0x0800c33f
 800c2c8:	0800c33f 	.word	0x0800c33f
 800c2cc:	0800c33f 	.word	0x0800c33f
 800c2d0:	0800c33f 	.word	0x0800c33f
 800c2d4:	0800c33f 	.word	0x0800c33f
 800c2d8:	0800c33f 	.word	0x0800c33f
 800c2dc:	0800c33f 	.word	0x0800c33f
 800c2e0:	2b6e      	cmp	r3, #110	@ 0x6e
 800c2e2:	d809      	bhi.n	800c2f8 <_scanf_float+0x138>
 800c2e4:	2b60      	cmp	r3, #96	@ 0x60
 800c2e6:	d8b2      	bhi.n	800c24e <_scanf_float+0x8e>
 800c2e8:	2b54      	cmp	r3, #84	@ 0x54
 800c2ea:	d07b      	beq.n	800c3e4 <_scanf_float+0x224>
 800c2ec:	2b59      	cmp	r3, #89	@ 0x59
 800c2ee:	d199      	bne.n	800c224 <_scanf_float+0x64>
 800c2f0:	2d07      	cmp	r5, #7
 800c2f2:	d197      	bne.n	800c224 <_scanf_float+0x64>
 800c2f4:	2508      	movs	r5, #8
 800c2f6:	e02c      	b.n	800c352 <_scanf_float+0x192>
 800c2f8:	2b74      	cmp	r3, #116	@ 0x74
 800c2fa:	d073      	beq.n	800c3e4 <_scanf_float+0x224>
 800c2fc:	2b79      	cmp	r3, #121	@ 0x79
 800c2fe:	e7f6      	b.n	800c2ee <_scanf_float+0x12e>
 800c300:	6821      	ldr	r1, [r4, #0]
 800c302:	05c8      	lsls	r0, r1, #23
 800c304:	d51b      	bpl.n	800c33e <_scanf_float+0x17e>
 800c306:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800c30a:	6021      	str	r1, [r4, #0]
 800c30c:	f109 0901 	add.w	r9, r9, #1
 800c310:	f1bb 0f00 	cmp.w	fp, #0
 800c314:	d003      	beq.n	800c31e <_scanf_float+0x15e>
 800c316:	3201      	adds	r2, #1
 800c318:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c31c:	60a2      	str	r2, [r4, #8]
 800c31e:	68a3      	ldr	r3, [r4, #8]
 800c320:	3b01      	subs	r3, #1
 800c322:	60a3      	str	r3, [r4, #8]
 800c324:	6923      	ldr	r3, [r4, #16]
 800c326:	3301      	adds	r3, #1
 800c328:	6123      	str	r3, [r4, #16]
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	3b01      	subs	r3, #1
 800c32e:	2b00      	cmp	r3, #0
 800c330:	607b      	str	r3, [r7, #4]
 800c332:	f340 8087 	ble.w	800c444 <_scanf_float+0x284>
 800c336:	683b      	ldr	r3, [r7, #0]
 800c338:	3301      	adds	r3, #1
 800c33a:	603b      	str	r3, [r7, #0]
 800c33c:	e765      	b.n	800c20a <_scanf_float+0x4a>
 800c33e:	eb1a 0105 	adds.w	r1, sl, r5
 800c342:	f47f af6f 	bne.w	800c224 <_scanf_float+0x64>
 800c346:	6822      	ldr	r2, [r4, #0]
 800c348:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800c34c:	6022      	str	r2, [r4, #0]
 800c34e:	460d      	mov	r5, r1
 800c350:	468a      	mov	sl, r1
 800c352:	f806 3b01 	strb.w	r3, [r6], #1
 800c356:	e7e2      	b.n	800c31e <_scanf_float+0x15e>
 800c358:	6822      	ldr	r2, [r4, #0]
 800c35a:	0610      	lsls	r0, r2, #24
 800c35c:	f57f af62 	bpl.w	800c224 <_scanf_float+0x64>
 800c360:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800c364:	6022      	str	r2, [r4, #0]
 800c366:	e7f4      	b.n	800c352 <_scanf_float+0x192>
 800c368:	f1ba 0f00 	cmp.w	sl, #0
 800c36c:	d10e      	bne.n	800c38c <_scanf_float+0x1cc>
 800c36e:	f1b9 0f00 	cmp.w	r9, #0
 800c372:	d10e      	bne.n	800c392 <_scanf_float+0x1d2>
 800c374:	6822      	ldr	r2, [r4, #0]
 800c376:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800c37a:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800c37e:	d108      	bne.n	800c392 <_scanf_float+0x1d2>
 800c380:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800c384:	6022      	str	r2, [r4, #0]
 800c386:	f04f 0a01 	mov.w	sl, #1
 800c38a:	e7e2      	b.n	800c352 <_scanf_float+0x192>
 800c38c:	f1ba 0f02 	cmp.w	sl, #2
 800c390:	d055      	beq.n	800c43e <_scanf_float+0x27e>
 800c392:	2d01      	cmp	r5, #1
 800c394:	d002      	beq.n	800c39c <_scanf_float+0x1dc>
 800c396:	2d04      	cmp	r5, #4
 800c398:	f47f af44 	bne.w	800c224 <_scanf_float+0x64>
 800c39c:	3501      	adds	r5, #1
 800c39e:	b2ed      	uxtb	r5, r5
 800c3a0:	e7d7      	b.n	800c352 <_scanf_float+0x192>
 800c3a2:	f1ba 0f01 	cmp.w	sl, #1
 800c3a6:	f47f af3d 	bne.w	800c224 <_scanf_float+0x64>
 800c3aa:	f04f 0a02 	mov.w	sl, #2
 800c3ae:	e7d0      	b.n	800c352 <_scanf_float+0x192>
 800c3b0:	b97d      	cbnz	r5, 800c3d2 <_scanf_float+0x212>
 800c3b2:	f1b9 0f00 	cmp.w	r9, #0
 800c3b6:	f47f af38 	bne.w	800c22a <_scanf_float+0x6a>
 800c3ba:	6822      	ldr	r2, [r4, #0]
 800c3bc:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800c3c0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800c3c4:	f040 8101 	bne.w	800c5ca <_scanf_float+0x40a>
 800c3c8:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800c3cc:	6022      	str	r2, [r4, #0]
 800c3ce:	2501      	movs	r5, #1
 800c3d0:	e7bf      	b.n	800c352 <_scanf_float+0x192>
 800c3d2:	2d03      	cmp	r5, #3
 800c3d4:	d0e2      	beq.n	800c39c <_scanf_float+0x1dc>
 800c3d6:	2d05      	cmp	r5, #5
 800c3d8:	e7de      	b.n	800c398 <_scanf_float+0x1d8>
 800c3da:	2d02      	cmp	r5, #2
 800c3dc:	f47f af22 	bne.w	800c224 <_scanf_float+0x64>
 800c3e0:	2503      	movs	r5, #3
 800c3e2:	e7b6      	b.n	800c352 <_scanf_float+0x192>
 800c3e4:	2d06      	cmp	r5, #6
 800c3e6:	f47f af1d 	bne.w	800c224 <_scanf_float+0x64>
 800c3ea:	2507      	movs	r5, #7
 800c3ec:	e7b1      	b.n	800c352 <_scanf_float+0x192>
 800c3ee:	6822      	ldr	r2, [r4, #0]
 800c3f0:	0591      	lsls	r1, r2, #22
 800c3f2:	f57f af17 	bpl.w	800c224 <_scanf_float+0x64>
 800c3f6:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800c3fa:	6022      	str	r2, [r4, #0]
 800c3fc:	f8cd 9008 	str.w	r9, [sp, #8]
 800c400:	e7a7      	b.n	800c352 <_scanf_float+0x192>
 800c402:	6822      	ldr	r2, [r4, #0]
 800c404:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800c408:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800c40c:	d006      	beq.n	800c41c <_scanf_float+0x25c>
 800c40e:	0550      	lsls	r0, r2, #21
 800c410:	f57f af08 	bpl.w	800c224 <_scanf_float+0x64>
 800c414:	f1b9 0f00 	cmp.w	r9, #0
 800c418:	f000 80d7 	beq.w	800c5ca <_scanf_float+0x40a>
 800c41c:	0591      	lsls	r1, r2, #22
 800c41e:	bf58      	it	pl
 800c420:	9902      	ldrpl	r1, [sp, #8]
 800c422:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800c426:	bf58      	it	pl
 800c428:	eba9 0101 	subpl.w	r1, r9, r1
 800c42c:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800c430:	bf58      	it	pl
 800c432:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800c436:	6022      	str	r2, [r4, #0]
 800c438:	f04f 0900 	mov.w	r9, #0
 800c43c:	e789      	b.n	800c352 <_scanf_float+0x192>
 800c43e:	f04f 0a03 	mov.w	sl, #3
 800c442:	e786      	b.n	800c352 <_scanf_float+0x192>
 800c444:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800c448:	4639      	mov	r1, r7
 800c44a:	4640      	mov	r0, r8
 800c44c:	4798      	blx	r3
 800c44e:	2800      	cmp	r0, #0
 800c450:	f43f aedb 	beq.w	800c20a <_scanf_float+0x4a>
 800c454:	e6e6      	b.n	800c224 <_scanf_float+0x64>
 800c456:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c45a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c45e:	463a      	mov	r2, r7
 800c460:	4640      	mov	r0, r8
 800c462:	4798      	blx	r3
 800c464:	6923      	ldr	r3, [r4, #16]
 800c466:	3b01      	subs	r3, #1
 800c468:	6123      	str	r3, [r4, #16]
 800c46a:	e6e8      	b.n	800c23e <_scanf_float+0x7e>
 800c46c:	1e6b      	subs	r3, r5, #1
 800c46e:	2b06      	cmp	r3, #6
 800c470:	d824      	bhi.n	800c4bc <_scanf_float+0x2fc>
 800c472:	2d02      	cmp	r5, #2
 800c474:	d836      	bhi.n	800c4e4 <_scanf_float+0x324>
 800c476:	9b01      	ldr	r3, [sp, #4]
 800c478:	429e      	cmp	r6, r3
 800c47a:	f67f aee4 	bls.w	800c246 <_scanf_float+0x86>
 800c47e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c482:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c486:	463a      	mov	r2, r7
 800c488:	4640      	mov	r0, r8
 800c48a:	4798      	blx	r3
 800c48c:	6923      	ldr	r3, [r4, #16]
 800c48e:	3b01      	subs	r3, #1
 800c490:	6123      	str	r3, [r4, #16]
 800c492:	e7f0      	b.n	800c476 <_scanf_float+0x2b6>
 800c494:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c498:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800c49c:	463a      	mov	r2, r7
 800c49e:	4640      	mov	r0, r8
 800c4a0:	4798      	blx	r3
 800c4a2:	6923      	ldr	r3, [r4, #16]
 800c4a4:	3b01      	subs	r3, #1
 800c4a6:	6123      	str	r3, [r4, #16]
 800c4a8:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c4ac:	fa5f fa8a 	uxtb.w	sl, sl
 800c4b0:	f1ba 0f02 	cmp.w	sl, #2
 800c4b4:	d1ee      	bne.n	800c494 <_scanf_float+0x2d4>
 800c4b6:	3d03      	subs	r5, #3
 800c4b8:	b2ed      	uxtb	r5, r5
 800c4ba:	1b76      	subs	r6, r6, r5
 800c4bc:	6823      	ldr	r3, [r4, #0]
 800c4be:	05da      	lsls	r2, r3, #23
 800c4c0:	d530      	bpl.n	800c524 <_scanf_float+0x364>
 800c4c2:	055b      	lsls	r3, r3, #21
 800c4c4:	d511      	bpl.n	800c4ea <_scanf_float+0x32a>
 800c4c6:	9b01      	ldr	r3, [sp, #4]
 800c4c8:	429e      	cmp	r6, r3
 800c4ca:	f67f aebc 	bls.w	800c246 <_scanf_float+0x86>
 800c4ce:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c4d2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c4d6:	463a      	mov	r2, r7
 800c4d8:	4640      	mov	r0, r8
 800c4da:	4798      	blx	r3
 800c4dc:	6923      	ldr	r3, [r4, #16]
 800c4de:	3b01      	subs	r3, #1
 800c4e0:	6123      	str	r3, [r4, #16]
 800c4e2:	e7f0      	b.n	800c4c6 <_scanf_float+0x306>
 800c4e4:	46aa      	mov	sl, r5
 800c4e6:	46b3      	mov	fp, r6
 800c4e8:	e7de      	b.n	800c4a8 <_scanf_float+0x2e8>
 800c4ea:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800c4ee:	6923      	ldr	r3, [r4, #16]
 800c4f0:	2965      	cmp	r1, #101	@ 0x65
 800c4f2:	f103 33ff 	add.w	r3, r3, #4294967295
 800c4f6:	f106 35ff 	add.w	r5, r6, #4294967295
 800c4fa:	6123      	str	r3, [r4, #16]
 800c4fc:	d00c      	beq.n	800c518 <_scanf_float+0x358>
 800c4fe:	2945      	cmp	r1, #69	@ 0x45
 800c500:	d00a      	beq.n	800c518 <_scanf_float+0x358>
 800c502:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c506:	463a      	mov	r2, r7
 800c508:	4640      	mov	r0, r8
 800c50a:	4798      	blx	r3
 800c50c:	6923      	ldr	r3, [r4, #16]
 800c50e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800c512:	3b01      	subs	r3, #1
 800c514:	1eb5      	subs	r5, r6, #2
 800c516:	6123      	str	r3, [r4, #16]
 800c518:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c51c:	463a      	mov	r2, r7
 800c51e:	4640      	mov	r0, r8
 800c520:	4798      	blx	r3
 800c522:	462e      	mov	r6, r5
 800c524:	6822      	ldr	r2, [r4, #0]
 800c526:	f012 0210 	ands.w	r2, r2, #16
 800c52a:	d001      	beq.n	800c530 <_scanf_float+0x370>
 800c52c:	2000      	movs	r0, #0
 800c52e:	e68b      	b.n	800c248 <_scanf_float+0x88>
 800c530:	7032      	strb	r2, [r6, #0]
 800c532:	6823      	ldr	r3, [r4, #0]
 800c534:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800c538:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c53c:	d11a      	bne.n	800c574 <_scanf_float+0x3b4>
 800c53e:	9b02      	ldr	r3, [sp, #8]
 800c540:	454b      	cmp	r3, r9
 800c542:	eba3 0209 	sub.w	r2, r3, r9
 800c546:	d121      	bne.n	800c58c <_scanf_float+0x3cc>
 800c548:	9901      	ldr	r1, [sp, #4]
 800c54a:	2200      	movs	r2, #0
 800c54c:	4640      	mov	r0, r8
 800c54e:	f001 f929 	bl	800d7a4 <_strtod_r>
 800c552:	9b03      	ldr	r3, [sp, #12]
 800c554:	6821      	ldr	r1, [r4, #0]
 800c556:	681b      	ldr	r3, [r3, #0]
 800c558:	f011 0f02 	tst.w	r1, #2
 800c55c:	f103 0204 	add.w	r2, r3, #4
 800c560:	d01f      	beq.n	800c5a2 <_scanf_float+0x3e2>
 800c562:	9903      	ldr	r1, [sp, #12]
 800c564:	600a      	str	r2, [r1, #0]
 800c566:	681b      	ldr	r3, [r3, #0]
 800c568:	ed83 0b00 	vstr	d0, [r3]
 800c56c:	68e3      	ldr	r3, [r4, #12]
 800c56e:	3301      	adds	r3, #1
 800c570:	60e3      	str	r3, [r4, #12]
 800c572:	e7db      	b.n	800c52c <_scanf_float+0x36c>
 800c574:	9b04      	ldr	r3, [sp, #16]
 800c576:	2b00      	cmp	r3, #0
 800c578:	d0e6      	beq.n	800c548 <_scanf_float+0x388>
 800c57a:	9905      	ldr	r1, [sp, #20]
 800c57c:	230a      	movs	r3, #10
 800c57e:	3101      	adds	r1, #1
 800c580:	4640      	mov	r0, r8
 800c582:	f001 f98f 	bl	800d8a4 <_strtol_r>
 800c586:	9b04      	ldr	r3, [sp, #16]
 800c588:	9e05      	ldr	r6, [sp, #20]
 800c58a:	1ac2      	subs	r2, r0, r3
 800c58c:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800c590:	429e      	cmp	r6, r3
 800c592:	bf28      	it	cs
 800c594:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800c598:	490d      	ldr	r1, [pc, #52]	@ (800c5d0 <_scanf_float+0x410>)
 800c59a:	4630      	mov	r0, r6
 800c59c:	f000 f94e 	bl	800c83c <siprintf>
 800c5a0:	e7d2      	b.n	800c548 <_scanf_float+0x388>
 800c5a2:	f011 0f04 	tst.w	r1, #4
 800c5a6:	9903      	ldr	r1, [sp, #12]
 800c5a8:	600a      	str	r2, [r1, #0]
 800c5aa:	d1dc      	bne.n	800c566 <_scanf_float+0x3a6>
 800c5ac:	eeb4 0b40 	vcmp.f64	d0, d0
 800c5b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c5b4:	681d      	ldr	r5, [r3, #0]
 800c5b6:	d705      	bvc.n	800c5c4 <_scanf_float+0x404>
 800c5b8:	4806      	ldr	r0, [pc, #24]	@ (800c5d4 <_scanf_float+0x414>)
 800c5ba:	f000 faeb 	bl	800cb94 <nanf>
 800c5be:	ed85 0a00 	vstr	s0, [r5]
 800c5c2:	e7d3      	b.n	800c56c <_scanf_float+0x3ac>
 800c5c4:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800c5c8:	e7f9      	b.n	800c5be <_scanf_float+0x3fe>
 800c5ca:	f04f 0900 	mov.w	r9, #0
 800c5ce:	e630      	b.n	800c232 <_scanf_float+0x72>
 800c5d0:	0801bb08 	.word	0x0801bb08
 800c5d4:	0801becb 	.word	0x0801becb

0800c5d8 <std>:
 800c5d8:	2300      	movs	r3, #0
 800c5da:	b510      	push	{r4, lr}
 800c5dc:	4604      	mov	r4, r0
 800c5de:	e9c0 3300 	strd	r3, r3, [r0]
 800c5e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c5e6:	6083      	str	r3, [r0, #8]
 800c5e8:	8181      	strh	r1, [r0, #12]
 800c5ea:	6643      	str	r3, [r0, #100]	@ 0x64
 800c5ec:	81c2      	strh	r2, [r0, #14]
 800c5ee:	6183      	str	r3, [r0, #24]
 800c5f0:	4619      	mov	r1, r3
 800c5f2:	2208      	movs	r2, #8
 800c5f4:	305c      	adds	r0, #92	@ 0x5c
 800c5f6:	f000 fa33 	bl	800ca60 <memset>
 800c5fa:	4b0d      	ldr	r3, [pc, #52]	@ (800c630 <std+0x58>)
 800c5fc:	6263      	str	r3, [r4, #36]	@ 0x24
 800c5fe:	4b0d      	ldr	r3, [pc, #52]	@ (800c634 <std+0x5c>)
 800c600:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c602:	4b0d      	ldr	r3, [pc, #52]	@ (800c638 <std+0x60>)
 800c604:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800c606:	4b0d      	ldr	r3, [pc, #52]	@ (800c63c <std+0x64>)
 800c608:	6323      	str	r3, [r4, #48]	@ 0x30
 800c60a:	4b0d      	ldr	r3, [pc, #52]	@ (800c640 <std+0x68>)
 800c60c:	6224      	str	r4, [r4, #32]
 800c60e:	429c      	cmp	r4, r3
 800c610:	d006      	beq.n	800c620 <std+0x48>
 800c612:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800c616:	4294      	cmp	r4, r2
 800c618:	d002      	beq.n	800c620 <std+0x48>
 800c61a:	33d0      	adds	r3, #208	@ 0xd0
 800c61c:	429c      	cmp	r4, r3
 800c61e:	d105      	bne.n	800c62c <std+0x54>
 800c620:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800c624:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c628:	f000 baa2 	b.w	800cb70 <__retarget_lock_init_recursive>
 800c62c:	bd10      	pop	{r4, pc}
 800c62e:	bf00      	nop
 800c630:	0800c87d 	.word	0x0800c87d
 800c634:	0800c89f 	.word	0x0800c89f
 800c638:	0800c8d7 	.word	0x0800c8d7
 800c63c:	0800c8fb 	.word	0x0800c8fb
 800c640:	2403be34 	.word	0x2403be34

0800c644 <stdio_exit_handler>:
 800c644:	4a02      	ldr	r2, [pc, #8]	@ (800c650 <stdio_exit_handler+0xc>)
 800c646:	4903      	ldr	r1, [pc, #12]	@ (800c654 <stdio_exit_handler+0x10>)
 800c648:	4803      	ldr	r0, [pc, #12]	@ (800c658 <stdio_exit_handler+0x14>)
 800c64a:	f000 b869 	b.w	800c720 <_fwalk_sglue>
 800c64e:	bf00      	nop
 800c650:	240012a0 	.word	0x240012a0
 800c654:	0800e201 	.word	0x0800e201
 800c658:	240012b0 	.word	0x240012b0

0800c65c <cleanup_stdio>:
 800c65c:	6841      	ldr	r1, [r0, #4]
 800c65e:	4b0c      	ldr	r3, [pc, #48]	@ (800c690 <cleanup_stdio+0x34>)
 800c660:	4299      	cmp	r1, r3
 800c662:	b510      	push	{r4, lr}
 800c664:	4604      	mov	r4, r0
 800c666:	d001      	beq.n	800c66c <cleanup_stdio+0x10>
 800c668:	f001 fdca 	bl	800e200 <_fflush_r>
 800c66c:	68a1      	ldr	r1, [r4, #8]
 800c66e:	4b09      	ldr	r3, [pc, #36]	@ (800c694 <cleanup_stdio+0x38>)
 800c670:	4299      	cmp	r1, r3
 800c672:	d002      	beq.n	800c67a <cleanup_stdio+0x1e>
 800c674:	4620      	mov	r0, r4
 800c676:	f001 fdc3 	bl	800e200 <_fflush_r>
 800c67a:	68e1      	ldr	r1, [r4, #12]
 800c67c:	4b06      	ldr	r3, [pc, #24]	@ (800c698 <cleanup_stdio+0x3c>)
 800c67e:	4299      	cmp	r1, r3
 800c680:	d004      	beq.n	800c68c <cleanup_stdio+0x30>
 800c682:	4620      	mov	r0, r4
 800c684:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c688:	f001 bdba 	b.w	800e200 <_fflush_r>
 800c68c:	bd10      	pop	{r4, pc}
 800c68e:	bf00      	nop
 800c690:	2403be34 	.word	0x2403be34
 800c694:	2403be9c 	.word	0x2403be9c
 800c698:	2403bf04 	.word	0x2403bf04

0800c69c <global_stdio_init.part.0>:
 800c69c:	b510      	push	{r4, lr}
 800c69e:	4b0b      	ldr	r3, [pc, #44]	@ (800c6cc <global_stdio_init.part.0+0x30>)
 800c6a0:	4c0b      	ldr	r4, [pc, #44]	@ (800c6d0 <global_stdio_init.part.0+0x34>)
 800c6a2:	4a0c      	ldr	r2, [pc, #48]	@ (800c6d4 <global_stdio_init.part.0+0x38>)
 800c6a4:	601a      	str	r2, [r3, #0]
 800c6a6:	4620      	mov	r0, r4
 800c6a8:	2200      	movs	r2, #0
 800c6aa:	2104      	movs	r1, #4
 800c6ac:	f7ff ff94 	bl	800c5d8 <std>
 800c6b0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800c6b4:	2201      	movs	r2, #1
 800c6b6:	2109      	movs	r1, #9
 800c6b8:	f7ff ff8e 	bl	800c5d8 <std>
 800c6bc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800c6c0:	2202      	movs	r2, #2
 800c6c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c6c6:	2112      	movs	r1, #18
 800c6c8:	f7ff bf86 	b.w	800c5d8 <std>
 800c6cc:	2403bf6c 	.word	0x2403bf6c
 800c6d0:	2403be34 	.word	0x2403be34
 800c6d4:	0800c645 	.word	0x0800c645

0800c6d8 <__sfp_lock_acquire>:
 800c6d8:	4801      	ldr	r0, [pc, #4]	@ (800c6e0 <__sfp_lock_acquire+0x8>)
 800c6da:	f000 ba4a 	b.w	800cb72 <__retarget_lock_acquire_recursive>
 800c6de:	bf00      	nop
 800c6e0:	2403bf75 	.word	0x2403bf75

0800c6e4 <__sfp_lock_release>:
 800c6e4:	4801      	ldr	r0, [pc, #4]	@ (800c6ec <__sfp_lock_release+0x8>)
 800c6e6:	f000 ba45 	b.w	800cb74 <__retarget_lock_release_recursive>
 800c6ea:	bf00      	nop
 800c6ec:	2403bf75 	.word	0x2403bf75

0800c6f0 <__sinit>:
 800c6f0:	b510      	push	{r4, lr}
 800c6f2:	4604      	mov	r4, r0
 800c6f4:	f7ff fff0 	bl	800c6d8 <__sfp_lock_acquire>
 800c6f8:	6a23      	ldr	r3, [r4, #32]
 800c6fa:	b11b      	cbz	r3, 800c704 <__sinit+0x14>
 800c6fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c700:	f7ff bff0 	b.w	800c6e4 <__sfp_lock_release>
 800c704:	4b04      	ldr	r3, [pc, #16]	@ (800c718 <__sinit+0x28>)
 800c706:	6223      	str	r3, [r4, #32]
 800c708:	4b04      	ldr	r3, [pc, #16]	@ (800c71c <__sinit+0x2c>)
 800c70a:	681b      	ldr	r3, [r3, #0]
 800c70c:	2b00      	cmp	r3, #0
 800c70e:	d1f5      	bne.n	800c6fc <__sinit+0xc>
 800c710:	f7ff ffc4 	bl	800c69c <global_stdio_init.part.0>
 800c714:	e7f2      	b.n	800c6fc <__sinit+0xc>
 800c716:	bf00      	nop
 800c718:	0800c65d 	.word	0x0800c65d
 800c71c:	2403bf6c 	.word	0x2403bf6c

0800c720 <_fwalk_sglue>:
 800c720:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c724:	4607      	mov	r7, r0
 800c726:	4688      	mov	r8, r1
 800c728:	4614      	mov	r4, r2
 800c72a:	2600      	movs	r6, #0
 800c72c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c730:	f1b9 0901 	subs.w	r9, r9, #1
 800c734:	d505      	bpl.n	800c742 <_fwalk_sglue+0x22>
 800c736:	6824      	ldr	r4, [r4, #0]
 800c738:	2c00      	cmp	r4, #0
 800c73a:	d1f7      	bne.n	800c72c <_fwalk_sglue+0xc>
 800c73c:	4630      	mov	r0, r6
 800c73e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c742:	89ab      	ldrh	r3, [r5, #12]
 800c744:	2b01      	cmp	r3, #1
 800c746:	d907      	bls.n	800c758 <_fwalk_sglue+0x38>
 800c748:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c74c:	3301      	adds	r3, #1
 800c74e:	d003      	beq.n	800c758 <_fwalk_sglue+0x38>
 800c750:	4629      	mov	r1, r5
 800c752:	4638      	mov	r0, r7
 800c754:	47c0      	blx	r8
 800c756:	4306      	orrs	r6, r0
 800c758:	3568      	adds	r5, #104	@ 0x68
 800c75a:	e7e9      	b.n	800c730 <_fwalk_sglue+0x10>

0800c75c <iprintf>:
 800c75c:	b40f      	push	{r0, r1, r2, r3}
 800c75e:	b507      	push	{r0, r1, r2, lr}
 800c760:	4906      	ldr	r1, [pc, #24]	@ (800c77c <iprintf+0x20>)
 800c762:	ab04      	add	r3, sp, #16
 800c764:	6808      	ldr	r0, [r1, #0]
 800c766:	f853 2b04 	ldr.w	r2, [r3], #4
 800c76a:	6881      	ldr	r1, [r0, #8]
 800c76c:	9301      	str	r3, [sp, #4]
 800c76e:	f001 fa1d 	bl	800dbac <_vfiprintf_r>
 800c772:	b003      	add	sp, #12
 800c774:	f85d eb04 	ldr.w	lr, [sp], #4
 800c778:	b004      	add	sp, #16
 800c77a:	4770      	bx	lr
 800c77c:	240012ac 	.word	0x240012ac

0800c780 <_puts_r>:
 800c780:	6a03      	ldr	r3, [r0, #32]
 800c782:	b570      	push	{r4, r5, r6, lr}
 800c784:	6884      	ldr	r4, [r0, #8]
 800c786:	4605      	mov	r5, r0
 800c788:	460e      	mov	r6, r1
 800c78a:	b90b      	cbnz	r3, 800c790 <_puts_r+0x10>
 800c78c:	f7ff ffb0 	bl	800c6f0 <__sinit>
 800c790:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c792:	07db      	lsls	r3, r3, #31
 800c794:	d405      	bmi.n	800c7a2 <_puts_r+0x22>
 800c796:	89a3      	ldrh	r3, [r4, #12]
 800c798:	0598      	lsls	r0, r3, #22
 800c79a:	d402      	bmi.n	800c7a2 <_puts_r+0x22>
 800c79c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c79e:	f000 f9e8 	bl	800cb72 <__retarget_lock_acquire_recursive>
 800c7a2:	89a3      	ldrh	r3, [r4, #12]
 800c7a4:	0719      	lsls	r1, r3, #28
 800c7a6:	d502      	bpl.n	800c7ae <_puts_r+0x2e>
 800c7a8:	6923      	ldr	r3, [r4, #16]
 800c7aa:	2b00      	cmp	r3, #0
 800c7ac:	d135      	bne.n	800c81a <_puts_r+0x9a>
 800c7ae:	4621      	mov	r1, r4
 800c7b0:	4628      	mov	r0, r5
 800c7b2:	f000 f8e5 	bl	800c980 <__swsetup_r>
 800c7b6:	b380      	cbz	r0, 800c81a <_puts_r+0x9a>
 800c7b8:	f04f 35ff 	mov.w	r5, #4294967295
 800c7bc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c7be:	07da      	lsls	r2, r3, #31
 800c7c0:	d405      	bmi.n	800c7ce <_puts_r+0x4e>
 800c7c2:	89a3      	ldrh	r3, [r4, #12]
 800c7c4:	059b      	lsls	r3, r3, #22
 800c7c6:	d402      	bmi.n	800c7ce <_puts_r+0x4e>
 800c7c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c7ca:	f000 f9d3 	bl	800cb74 <__retarget_lock_release_recursive>
 800c7ce:	4628      	mov	r0, r5
 800c7d0:	bd70      	pop	{r4, r5, r6, pc}
 800c7d2:	2b00      	cmp	r3, #0
 800c7d4:	da04      	bge.n	800c7e0 <_puts_r+0x60>
 800c7d6:	69a2      	ldr	r2, [r4, #24]
 800c7d8:	429a      	cmp	r2, r3
 800c7da:	dc17      	bgt.n	800c80c <_puts_r+0x8c>
 800c7dc:	290a      	cmp	r1, #10
 800c7de:	d015      	beq.n	800c80c <_puts_r+0x8c>
 800c7e0:	6823      	ldr	r3, [r4, #0]
 800c7e2:	1c5a      	adds	r2, r3, #1
 800c7e4:	6022      	str	r2, [r4, #0]
 800c7e6:	7019      	strb	r1, [r3, #0]
 800c7e8:	68a3      	ldr	r3, [r4, #8]
 800c7ea:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800c7ee:	3b01      	subs	r3, #1
 800c7f0:	60a3      	str	r3, [r4, #8]
 800c7f2:	2900      	cmp	r1, #0
 800c7f4:	d1ed      	bne.n	800c7d2 <_puts_r+0x52>
 800c7f6:	2b00      	cmp	r3, #0
 800c7f8:	da11      	bge.n	800c81e <_puts_r+0x9e>
 800c7fa:	4622      	mov	r2, r4
 800c7fc:	210a      	movs	r1, #10
 800c7fe:	4628      	mov	r0, r5
 800c800:	f000 f87f 	bl	800c902 <__swbuf_r>
 800c804:	3001      	adds	r0, #1
 800c806:	d0d7      	beq.n	800c7b8 <_puts_r+0x38>
 800c808:	250a      	movs	r5, #10
 800c80a:	e7d7      	b.n	800c7bc <_puts_r+0x3c>
 800c80c:	4622      	mov	r2, r4
 800c80e:	4628      	mov	r0, r5
 800c810:	f000 f877 	bl	800c902 <__swbuf_r>
 800c814:	3001      	adds	r0, #1
 800c816:	d1e7      	bne.n	800c7e8 <_puts_r+0x68>
 800c818:	e7ce      	b.n	800c7b8 <_puts_r+0x38>
 800c81a:	3e01      	subs	r6, #1
 800c81c:	e7e4      	b.n	800c7e8 <_puts_r+0x68>
 800c81e:	6823      	ldr	r3, [r4, #0]
 800c820:	1c5a      	adds	r2, r3, #1
 800c822:	6022      	str	r2, [r4, #0]
 800c824:	220a      	movs	r2, #10
 800c826:	701a      	strb	r2, [r3, #0]
 800c828:	e7ee      	b.n	800c808 <_puts_r+0x88>
	...

0800c82c <puts>:
 800c82c:	4b02      	ldr	r3, [pc, #8]	@ (800c838 <puts+0xc>)
 800c82e:	4601      	mov	r1, r0
 800c830:	6818      	ldr	r0, [r3, #0]
 800c832:	f7ff bfa5 	b.w	800c780 <_puts_r>
 800c836:	bf00      	nop
 800c838:	240012ac 	.word	0x240012ac

0800c83c <siprintf>:
 800c83c:	b40e      	push	{r1, r2, r3}
 800c83e:	b500      	push	{lr}
 800c840:	b09c      	sub	sp, #112	@ 0x70
 800c842:	ab1d      	add	r3, sp, #116	@ 0x74
 800c844:	9002      	str	r0, [sp, #8]
 800c846:	9006      	str	r0, [sp, #24]
 800c848:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800c84c:	4809      	ldr	r0, [pc, #36]	@ (800c874 <siprintf+0x38>)
 800c84e:	9107      	str	r1, [sp, #28]
 800c850:	9104      	str	r1, [sp, #16]
 800c852:	4909      	ldr	r1, [pc, #36]	@ (800c878 <siprintf+0x3c>)
 800c854:	f853 2b04 	ldr.w	r2, [r3], #4
 800c858:	9105      	str	r1, [sp, #20]
 800c85a:	6800      	ldr	r0, [r0, #0]
 800c85c:	9301      	str	r3, [sp, #4]
 800c85e:	a902      	add	r1, sp, #8
 800c860:	f001 f87e 	bl	800d960 <_svfiprintf_r>
 800c864:	9b02      	ldr	r3, [sp, #8]
 800c866:	2200      	movs	r2, #0
 800c868:	701a      	strb	r2, [r3, #0]
 800c86a:	b01c      	add	sp, #112	@ 0x70
 800c86c:	f85d eb04 	ldr.w	lr, [sp], #4
 800c870:	b003      	add	sp, #12
 800c872:	4770      	bx	lr
 800c874:	240012ac 	.word	0x240012ac
 800c878:	ffff0208 	.word	0xffff0208

0800c87c <__sread>:
 800c87c:	b510      	push	{r4, lr}
 800c87e:	460c      	mov	r4, r1
 800c880:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c884:	f000 f916 	bl	800cab4 <_read_r>
 800c888:	2800      	cmp	r0, #0
 800c88a:	bfab      	itete	ge
 800c88c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800c88e:	89a3      	ldrhlt	r3, [r4, #12]
 800c890:	181b      	addge	r3, r3, r0
 800c892:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800c896:	bfac      	ite	ge
 800c898:	6563      	strge	r3, [r4, #84]	@ 0x54
 800c89a:	81a3      	strhlt	r3, [r4, #12]
 800c89c:	bd10      	pop	{r4, pc}

0800c89e <__swrite>:
 800c89e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c8a2:	461f      	mov	r7, r3
 800c8a4:	898b      	ldrh	r3, [r1, #12]
 800c8a6:	05db      	lsls	r3, r3, #23
 800c8a8:	4605      	mov	r5, r0
 800c8aa:	460c      	mov	r4, r1
 800c8ac:	4616      	mov	r6, r2
 800c8ae:	d505      	bpl.n	800c8bc <__swrite+0x1e>
 800c8b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c8b4:	2302      	movs	r3, #2
 800c8b6:	2200      	movs	r2, #0
 800c8b8:	f000 f8ea 	bl	800ca90 <_lseek_r>
 800c8bc:	89a3      	ldrh	r3, [r4, #12]
 800c8be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c8c2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c8c6:	81a3      	strh	r3, [r4, #12]
 800c8c8:	4632      	mov	r2, r6
 800c8ca:	463b      	mov	r3, r7
 800c8cc:	4628      	mov	r0, r5
 800c8ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c8d2:	f000 b911 	b.w	800caf8 <_write_r>

0800c8d6 <__sseek>:
 800c8d6:	b510      	push	{r4, lr}
 800c8d8:	460c      	mov	r4, r1
 800c8da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c8de:	f000 f8d7 	bl	800ca90 <_lseek_r>
 800c8e2:	1c43      	adds	r3, r0, #1
 800c8e4:	89a3      	ldrh	r3, [r4, #12]
 800c8e6:	bf15      	itete	ne
 800c8e8:	6560      	strne	r0, [r4, #84]	@ 0x54
 800c8ea:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800c8ee:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800c8f2:	81a3      	strheq	r3, [r4, #12]
 800c8f4:	bf18      	it	ne
 800c8f6:	81a3      	strhne	r3, [r4, #12]
 800c8f8:	bd10      	pop	{r4, pc}

0800c8fa <__sclose>:
 800c8fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c8fe:	f000 b8b7 	b.w	800ca70 <_close_r>

0800c902 <__swbuf_r>:
 800c902:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c904:	460e      	mov	r6, r1
 800c906:	4614      	mov	r4, r2
 800c908:	4605      	mov	r5, r0
 800c90a:	b118      	cbz	r0, 800c914 <__swbuf_r+0x12>
 800c90c:	6a03      	ldr	r3, [r0, #32]
 800c90e:	b90b      	cbnz	r3, 800c914 <__swbuf_r+0x12>
 800c910:	f7ff feee 	bl	800c6f0 <__sinit>
 800c914:	69a3      	ldr	r3, [r4, #24]
 800c916:	60a3      	str	r3, [r4, #8]
 800c918:	89a3      	ldrh	r3, [r4, #12]
 800c91a:	071a      	lsls	r2, r3, #28
 800c91c:	d501      	bpl.n	800c922 <__swbuf_r+0x20>
 800c91e:	6923      	ldr	r3, [r4, #16]
 800c920:	b943      	cbnz	r3, 800c934 <__swbuf_r+0x32>
 800c922:	4621      	mov	r1, r4
 800c924:	4628      	mov	r0, r5
 800c926:	f000 f82b 	bl	800c980 <__swsetup_r>
 800c92a:	b118      	cbz	r0, 800c934 <__swbuf_r+0x32>
 800c92c:	f04f 37ff 	mov.w	r7, #4294967295
 800c930:	4638      	mov	r0, r7
 800c932:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c934:	6823      	ldr	r3, [r4, #0]
 800c936:	6922      	ldr	r2, [r4, #16]
 800c938:	1a98      	subs	r0, r3, r2
 800c93a:	6963      	ldr	r3, [r4, #20]
 800c93c:	b2f6      	uxtb	r6, r6
 800c93e:	4283      	cmp	r3, r0
 800c940:	4637      	mov	r7, r6
 800c942:	dc05      	bgt.n	800c950 <__swbuf_r+0x4e>
 800c944:	4621      	mov	r1, r4
 800c946:	4628      	mov	r0, r5
 800c948:	f001 fc5a 	bl	800e200 <_fflush_r>
 800c94c:	2800      	cmp	r0, #0
 800c94e:	d1ed      	bne.n	800c92c <__swbuf_r+0x2a>
 800c950:	68a3      	ldr	r3, [r4, #8]
 800c952:	3b01      	subs	r3, #1
 800c954:	60a3      	str	r3, [r4, #8]
 800c956:	6823      	ldr	r3, [r4, #0]
 800c958:	1c5a      	adds	r2, r3, #1
 800c95a:	6022      	str	r2, [r4, #0]
 800c95c:	701e      	strb	r6, [r3, #0]
 800c95e:	6962      	ldr	r2, [r4, #20]
 800c960:	1c43      	adds	r3, r0, #1
 800c962:	429a      	cmp	r2, r3
 800c964:	d004      	beq.n	800c970 <__swbuf_r+0x6e>
 800c966:	89a3      	ldrh	r3, [r4, #12]
 800c968:	07db      	lsls	r3, r3, #31
 800c96a:	d5e1      	bpl.n	800c930 <__swbuf_r+0x2e>
 800c96c:	2e0a      	cmp	r6, #10
 800c96e:	d1df      	bne.n	800c930 <__swbuf_r+0x2e>
 800c970:	4621      	mov	r1, r4
 800c972:	4628      	mov	r0, r5
 800c974:	f001 fc44 	bl	800e200 <_fflush_r>
 800c978:	2800      	cmp	r0, #0
 800c97a:	d0d9      	beq.n	800c930 <__swbuf_r+0x2e>
 800c97c:	e7d6      	b.n	800c92c <__swbuf_r+0x2a>
	...

0800c980 <__swsetup_r>:
 800c980:	b538      	push	{r3, r4, r5, lr}
 800c982:	4b29      	ldr	r3, [pc, #164]	@ (800ca28 <__swsetup_r+0xa8>)
 800c984:	4605      	mov	r5, r0
 800c986:	6818      	ldr	r0, [r3, #0]
 800c988:	460c      	mov	r4, r1
 800c98a:	b118      	cbz	r0, 800c994 <__swsetup_r+0x14>
 800c98c:	6a03      	ldr	r3, [r0, #32]
 800c98e:	b90b      	cbnz	r3, 800c994 <__swsetup_r+0x14>
 800c990:	f7ff feae 	bl	800c6f0 <__sinit>
 800c994:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c998:	0719      	lsls	r1, r3, #28
 800c99a:	d422      	bmi.n	800c9e2 <__swsetup_r+0x62>
 800c99c:	06da      	lsls	r2, r3, #27
 800c99e:	d407      	bmi.n	800c9b0 <__swsetup_r+0x30>
 800c9a0:	2209      	movs	r2, #9
 800c9a2:	602a      	str	r2, [r5, #0]
 800c9a4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c9a8:	81a3      	strh	r3, [r4, #12]
 800c9aa:	f04f 30ff 	mov.w	r0, #4294967295
 800c9ae:	e033      	b.n	800ca18 <__swsetup_r+0x98>
 800c9b0:	0758      	lsls	r0, r3, #29
 800c9b2:	d512      	bpl.n	800c9da <__swsetup_r+0x5a>
 800c9b4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c9b6:	b141      	cbz	r1, 800c9ca <__swsetup_r+0x4a>
 800c9b8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c9bc:	4299      	cmp	r1, r3
 800c9be:	d002      	beq.n	800c9c6 <__swsetup_r+0x46>
 800c9c0:	4628      	mov	r0, r5
 800c9c2:	f000 f8ed 	bl	800cba0 <_free_r>
 800c9c6:	2300      	movs	r3, #0
 800c9c8:	6363      	str	r3, [r4, #52]	@ 0x34
 800c9ca:	89a3      	ldrh	r3, [r4, #12]
 800c9cc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c9d0:	81a3      	strh	r3, [r4, #12]
 800c9d2:	2300      	movs	r3, #0
 800c9d4:	6063      	str	r3, [r4, #4]
 800c9d6:	6923      	ldr	r3, [r4, #16]
 800c9d8:	6023      	str	r3, [r4, #0]
 800c9da:	89a3      	ldrh	r3, [r4, #12]
 800c9dc:	f043 0308 	orr.w	r3, r3, #8
 800c9e0:	81a3      	strh	r3, [r4, #12]
 800c9e2:	6923      	ldr	r3, [r4, #16]
 800c9e4:	b94b      	cbnz	r3, 800c9fa <__swsetup_r+0x7a>
 800c9e6:	89a3      	ldrh	r3, [r4, #12]
 800c9e8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c9ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c9f0:	d003      	beq.n	800c9fa <__swsetup_r+0x7a>
 800c9f2:	4621      	mov	r1, r4
 800c9f4:	4628      	mov	r0, r5
 800c9f6:	f001 fc51 	bl	800e29c <__smakebuf_r>
 800c9fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c9fe:	f013 0201 	ands.w	r2, r3, #1
 800ca02:	d00a      	beq.n	800ca1a <__swsetup_r+0x9a>
 800ca04:	2200      	movs	r2, #0
 800ca06:	60a2      	str	r2, [r4, #8]
 800ca08:	6962      	ldr	r2, [r4, #20]
 800ca0a:	4252      	negs	r2, r2
 800ca0c:	61a2      	str	r2, [r4, #24]
 800ca0e:	6922      	ldr	r2, [r4, #16]
 800ca10:	b942      	cbnz	r2, 800ca24 <__swsetup_r+0xa4>
 800ca12:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ca16:	d1c5      	bne.n	800c9a4 <__swsetup_r+0x24>
 800ca18:	bd38      	pop	{r3, r4, r5, pc}
 800ca1a:	0799      	lsls	r1, r3, #30
 800ca1c:	bf58      	it	pl
 800ca1e:	6962      	ldrpl	r2, [r4, #20]
 800ca20:	60a2      	str	r2, [r4, #8]
 800ca22:	e7f4      	b.n	800ca0e <__swsetup_r+0x8e>
 800ca24:	2000      	movs	r0, #0
 800ca26:	e7f7      	b.n	800ca18 <__swsetup_r+0x98>
 800ca28:	240012ac 	.word	0x240012ac

0800ca2c <memmove>:
 800ca2c:	4288      	cmp	r0, r1
 800ca2e:	b510      	push	{r4, lr}
 800ca30:	eb01 0402 	add.w	r4, r1, r2
 800ca34:	d902      	bls.n	800ca3c <memmove+0x10>
 800ca36:	4284      	cmp	r4, r0
 800ca38:	4623      	mov	r3, r4
 800ca3a:	d807      	bhi.n	800ca4c <memmove+0x20>
 800ca3c:	1e43      	subs	r3, r0, #1
 800ca3e:	42a1      	cmp	r1, r4
 800ca40:	d008      	beq.n	800ca54 <memmove+0x28>
 800ca42:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ca46:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ca4a:	e7f8      	b.n	800ca3e <memmove+0x12>
 800ca4c:	4402      	add	r2, r0
 800ca4e:	4601      	mov	r1, r0
 800ca50:	428a      	cmp	r2, r1
 800ca52:	d100      	bne.n	800ca56 <memmove+0x2a>
 800ca54:	bd10      	pop	{r4, pc}
 800ca56:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ca5a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ca5e:	e7f7      	b.n	800ca50 <memmove+0x24>

0800ca60 <memset>:
 800ca60:	4402      	add	r2, r0
 800ca62:	4603      	mov	r3, r0
 800ca64:	4293      	cmp	r3, r2
 800ca66:	d100      	bne.n	800ca6a <memset+0xa>
 800ca68:	4770      	bx	lr
 800ca6a:	f803 1b01 	strb.w	r1, [r3], #1
 800ca6e:	e7f9      	b.n	800ca64 <memset+0x4>

0800ca70 <_close_r>:
 800ca70:	b538      	push	{r3, r4, r5, lr}
 800ca72:	4d06      	ldr	r5, [pc, #24]	@ (800ca8c <_close_r+0x1c>)
 800ca74:	2300      	movs	r3, #0
 800ca76:	4604      	mov	r4, r0
 800ca78:	4608      	mov	r0, r1
 800ca7a:	602b      	str	r3, [r5, #0]
 800ca7c:	f002 fd20 	bl	800f4c0 <_close>
 800ca80:	1c43      	adds	r3, r0, #1
 800ca82:	d102      	bne.n	800ca8a <_close_r+0x1a>
 800ca84:	682b      	ldr	r3, [r5, #0]
 800ca86:	b103      	cbz	r3, 800ca8a <_close_r+0x1a>
 800ca88:	6023      	str	r3, [r4, #0]
 800ca8a:	bd38      	pop	{r3, r4, r5, pc}
 800ca8c:	2403bf70 	.word	0x2403bf70

0800ca90 <_lseek_r>:
 800ca90:	b538      	push	{r3, r4, r5, lr}
 800ca92:	4d07      	ldr	r5, [pc, #28]	@ (800cab0 <_lseek_r+0x20>)
 800ca94:	4604      	mov	r4, r0
 800ca96:	4608      	mov	r0, r1
 800ca98:	4611      	mov	r1, r2
 800ca9a:	2200      	movs	r2, #0
 800ca9c:	602a      	str	r2, [r5, #0]
 800ca9e:	461a      	mov	r2, r3
 800caa0:	f002 fd36 	bl	800f510 <_lseek>
 800caa4:	1c43      	adds	r3, r0, #1
 800caa6:	d102      	bne.n	800caae <_lseek_r+0x1e>
 800caa8:	682b      	ldr	r3, [r5, #0]
 800caaa:	b103      	cbz	r3, 800caae <_lseek_r+0x1e>
 800caac:	6023      	str	r3, [r4, #0]
 800caae:	bd38      	pop	{r3, r4, r5, pc}
 800cab0:	2403bf70 	.word	0x2403bf70

0800cab4 <_read_r>:
 800cab4:	b538      	push	{r3, r4, r5, lr}
 800cab6:	4d07      	ldr	r5, [pc, #28]	@ (800cad4 <_read_r+0x20>)
 800cab8:	4604      	mov	r4, r0
 800caba:	4608      	mov	r0, r1
 800cabc:	4611      	mov	r1, r2
 800cabe:	2200      	movs	r2, #0
 800cac0:	602a      	str	r2, [r5, #0]
 800cac2:	461a      	mov	r2, r3
 800cac4:	f002 fd2c 	bl	800f520 <_read>
 800cac8:	1c43      	adds	r3, r0, #1
 800caca:	d102      	bne.n	800cad2 <_read_r+0x1e>
 800cacc:	682b      	ldr	r3, [r5, #0]
 800cace:	b103      	cbz	r3, 800cad2 <_read_r+0x1e>
 800cad0:	6023      	str	r3, [r4, #0]
 800cad2:	bd38      	pop	{r3, r4, r5, pc}
 800cad4:	2403bf70 	.word	0x2403bf70

0800cad8 <_sbrk_r>:
 800cad8:	b538      	push	{r3, r4, r5, lr}
 800cada:	4d06      	ldr	r5, [pc, #24]	@ (800caf4 <_sbrk_r+0x1c>)
 800cadc:	2300      	movs	r3, #0
 800cade:	4604      	mov	r4, r0
 800cae0:	4608      	mov	r0, r1
 800cae2:	602b      	str	r3, [r5, #0]
 800cae4:	f7f4 fa36 	bl	8000f54 <_sbrk>
 800cae8:	1c43      	adds	r3, r0, #1
 800caea:	d102      	bne.n	800caf2 <_sbrk_r+0x1a>
 800caec:	682b      	ldr	r3, [r5, #0]
 800caee:	b103      	cbz	r3, 800caf2 <_sbrk_r+0x1a>
 800caf0:	6023      	str	r3, [r4, #0]
 800caf2:	bd38      	pop	{r3, r4, r5, pc}
 800caf4:	2403bf70 	.word	0x2403bf70

0800caf8 <_write_r>:
 800caf8:	b538      	push	{r3, r4, r5, lr}
 800cafa:	4d07      	ldr	r5, [pc, #28]	@ (800cb18 <_write_r+0x20>)
 800cafc:	4604      	mov	r4, r0
 800cafe:	4608      	mov	r0, r1
 800cb00:	4611      	mov	r1, r2
 800cb02:	2200      	movs	r2, #0
 800cb04:	602a      	str	r2, [r5, #0]
 800cb06:	461a      	mov	r2, r3
 800cb08:	f002 fd12 	bl	800f530 <_write>
 800cb0c:	1c43      	adds	r3, r0, #1
 800cb0e:	d102      	bne.n	800cb16 <_write_r+0x1e>
 800cb10:	682b      	ldr	r3, [r5, #0]
 800cb12:	b103      	cbz	r3, 800cb16 <_write_r+0x1e>
 800cb14:	6023      	str	r3, [r4, #0]
 800cb16:	bd38      	pop	{r3, r4, r5, pc}
 800cb18:	2403bf70 	.word	0x2403bf70

0800cb1c <__errno>:
 800cb1c:	4b01      	ldr	r3, [pc, #4]	@ (800cb24 <__errno+0x8>)
 800cb1e:	6818      	ldr	r0, [r3, #0]
 800cb20:	4770      	bx	lr
 800cb22:	bf00      	nop
 800cb24:	240012ac 	.word	0x240012ac

0800cb28 <__libc_init_array>:
 800cb28:	b570      	push	{r4, r5, r6, lr}
 800cb2a:	4d0d      	ldr	r5, [pc, #52]	@ (800cb60 <__libc_init_array+0x38>)
 800cb2c:	4c0d      	ldr	r4, [pc, #52]	@ (800cb64 <__libc_init_array+0x3c>)
 800cb2e:	1b64      	subs	r4, r4, r5
 800cb30:	10a4      	asrs	r4, r4, #2
 800cb32:	2600      	movs	r6, #0
 800cb34:	42a6      	cmp	r6, r4
 800cb36:	d109      	bne.n	800cb4c <__libc_init_array+0x24>
 800cb38:	4d0b      	ldr	r5, [pc, #44]	@ (800cb68 <__libc_init_array+0x40>)
 800cb3a:	4c0c      	ldr	r4, [pc, #48]	@ (800cb6c <__libc_init_array+0x44>)
 800cb3c:	f002 fd02 	bl	800f544 <_init>
 800cb40:	1b64      	subs	r4, r4, r5
 800cb42:	10a4      	asrs	r4, r4, #2
 800cb44:	2600      	movs	r6, #0
 800cb46:	42a6      	cmp	r6, r4
 800cb48:	d105      	bne.n	800cb56 <__libc_init_array+0x2e>
 800cb4a:	bd70      	pop	{r4, r5, r6, pc}
 800cb4c:	f855 3b04 	ldr.w	r3, [r5], #4
 800cb50:	4798      	blx	r3
 800cb52:	3601      	adds	r6, #1
 800cb54:	e7ee      	b.n	800cb34 <__libc_init_array+0xc>
 800cb56:	f855 3b04 	ldr.w	r3, [r5], #4
 800cb5a:	4798      	blx	r3
 800cb5c:	3601      	adds	r6, #1
 800cb5e:	e7f2      	b.n	800cb46 <__libc_init_array+0x1e>
 800cb60:	0801bed4 	.word	0x0801bed4
 800cb64:	0801bed4 	.word	0x0801bed4
 800cb68:	0801bed4 	.word	0x0801bed4
 800cb6c:	0801bed8 	.word	0x0801bed8

0800cb70 <__retarget_lock_init_recursive>:
 800cb70:	4770      	bx	lr

0800cb72 <__retarget_lock_acquire_recursive>:
 800cb72:	4770      	bx	lr

0800cb74 <__retarget_lock_release_recursive>:
 800cb74:	4770      	bx	lr

0800cb76 <memcpy>:
 800cb76:	440a      	add	r2, r1
 800cb78:	4291      	cmp	r1, r2
 800cb7a:	f100 33ff 	add.w	r3, r0, #4294967295
 800cb7e:	d100      	bne.n	800cb82 <memcpy+0xc>
 800cb80:	4770      	bx	lr
 800cb82:	b510      	push	{r4, lr}
 800cb84:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cb88:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cb8c:	4291      	cmp	r1, r2
 800cb8e:	d1f9      	bne.n	800cb84 <memcpy+0xe>
 800cb90:	bd10      	pop	{r4, pc}
	...

0800cb94 <nanf>:
 800cb94:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800cb9c <nanf+0x8>
 800cb98:	4770      	bx	lr
 800cb9a:	bf00      	nop
 800cb9c:	7fc00000 	.word	0x7fc00000

0800cba0 <_free_r>:
 800cba0:	b538      	push	{r3, r4, r5, lr}
 800cba2:	4605      	mov	r5, r0
 800cba4:	2900      	cmp	r1, #0
 800cba6:	d041      	beq.n	800cc2c <_free_r+0x8c>
 800cba8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cbac:	1f0c      	subs	r4, r1, #4
 800cbae:	2b00      	cmp	r3, #0
 800cbb0:	bfb8      	it	lt
 800cbb2:	18e4      	addlt	r4, r4, r3
 800cbb4:	f7ff faca 	bl	800c14c <__malloc_lock>
 800cbb8:	4a1d      	ldr	r2, [pc, #116]	@ (800cc30 <_free_r+0x90>)
 800cbba:	6813      	ldr	r3, [r2, #0]
 800cbbc:	b933      	cbnz	r3, 800cbcc <_free_r+0x2c>
 800cbbe:	6063      	str	r3, [r4, #4]
 800cbc0:	6014      	str	r4, [r2, #0]
 800cbc2:	4628      	mov	r0, r5
 800cbc4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cbc8:	f7ff bac6 	b.w	800c158 <__malloc_unlock>
 800cbcc:	42a3      	cmp	r3, r4
 800cbce:	d908      	bls.n	800cbe2 <_free_r+0x42>
 800cbd0:	6820      	ldr	r0, [r4, #0]
 800cbd2:	1821      	adds	r1, r4, r0
 800cbd4:	428b      	cmp	r3, r1
 800cbd6:	bf01      	itttt	eq
 800cbd8:	6819      	ldreq	r1, [r3, #0]
 800cbda:	685b      	ldreq	r3, [r3, #4]
 800cbdc:	1809      	addeq	r1, r1, r0
 800cbde:	6021      	streq	r1, [r4, #0]
 800cbe0:	e7ed      	b.n	800cbbe <_free_r+0x1e>
 800cbe2:	461a      	mov	r2, r3
 800cbe4:	685b      	ldr	r3, [r3, #4]
 800cbe6:	b10b      	cbz	r3, 800cbec <_free_r+0x4c>
 800cbe8:	42a3      	cmp	r3, r4
 800cbea:	d9fa      	bls.n	800cbe2 <_free_r+0x42>
 800cbec:	6811      	ldr	r1, [r2, #0]
 800cbee:	1850      	adds	r0, r2, r1
 800cbf0:	42a0      	cmp	r0, r4
 800cbf2:	d10b      	bne.n	800cc0c <_free_r+0x6c>
 800cbf4:	6820      	ldr	r0, [r4, #0]
 800cbf6:	4401      	add	r1, r0
 800cbf8:	1850      	adds	r0, r2, r1
 800cbfa:	4283      	cmp	r3, r0
 800cbfc:	6011      	str	r1, [r2, #0]
 800cbfe:	d1e0      	bne.n	800cbc2 <_free_r+0x22>
 800cc00:	6818      	ldr	r0, [r3, #0]
 800cc02:	685b      	ldr	r3, [r3, #4]
 800cc04:	6053      	str	r3, [r2, #4]
 800cc06:	4408      	add	r0, r1
 800cc08:	6010      	str	r0, [r2, #0]
 800cc0a:	e7da      	b.n	800cbc2 <_free_r+0x22>
 800cc0c:	d902      	bls.n	800cc14 <_free_r+0x74>
 800cc0e:	230c      	movs	r3, #12
 800cc10:	602b      	str	r3, [r5, #0]
 800cc12:	e7d6      	b.n	800cbc2 <_free_r+0x22>
 800cc14:	6820      	ldr	r0, [r4, #0]
 800cc16:	1821      	adds	r1, r4, r0
 800cc18:	428b      	cmp	r3, r1
 800cc1a:	bf04      	itt	eq
 800cc1c:	6819      	ldreq	r1, [r3, #0]
 800cc1e:	685b      	ldreq	r3, [r3, #4]
 800cc20:	6063      	str	r3, [r4, #4]
 800cc22:	bf04      	itt	eq
 800cc24:	1809      	addeq	r1, r1, r0
 800cc26:	6021      	streq	r1, [r4, #0]
 800cc28:	6054      	str	r4, [r2, #4]
 800cc2a:	e7ca      	b.n	800cbc2 <_free_r+0x22>
 800cc2c:	bd38      	pop	{r3, r4, r5, pc}
 800cc2e:	bf00      	nop
 800cc30:	2403be30 	.word	0x2403be30

0800cc34 <_malloc_usable_size_r>:
 800cc34:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cc38:	1f18      	subs	r0, r3, #4
 800cc3a:	2b00      	cmp	r3, #0
 800cc3c:	bfbc      	itt	lt
 800cc3e:	580b      	ldrlt	r3, [r1, r0]
 800cc40:	18c0      	addlt	r0, r0, r3
 800cc42:	4770      	bx	lr

0800cc44 <sulp>:
 800cc44:	b570      	push	{r4, r5, r6, lr}
 800cc46:	4604      	mov	r4, r0
 800cc48:	460d      	mov	r5, r1
 800cc4a:	4616      	mov	r6, r2
 800cc4c:	ec45 4b10 	vmov	d0, r4, r5
 800cc50:	f002 fa5e 	bl	800f110 <__ulp>
 800cc54:	b17e      	cbz	r6, 800cc76 <sulp+0x32>
 800cc56:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800cc5a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800cc5e:	2b00      	cmp	r3, #0
 800cc60:	dd09      	ble.n	800cc76 <sulp+0x32>
 800cc62:	051b      	lsls	r3, r3, #20
 800cc64:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 800cc68:	2000      	movs	r0, #0
 800cc6a:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 800cc6e:	ec41 0b17 	vmov	d7, r0, r1
 800cc72:	ee20 0b07 	vmul.f64	d0, d0, d7
 800cc76:	bd70      	pop	{r4, r5, r6, pc}

0800cc78 <_strtod_l>:
 800cc78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc7c:	ed2d 8b0a 	vpush	{d8-d12}
 800cc80:	b097      	sub	sp, #92	@ 0x5c
 800cc82:	4688      	mov	r8, r1
 800cc84:	920e      	str	r2, [sp, #56]	@ 0x38
 800cc86:	2200      	movs	r2, #0
 800cc88:	9212      	str	r2, [sp, #72]	@ 0x48
 800cc8a:	9005      	str	r0, [sp, #20]
 800cc8c:	f04f 0a00 	mov.w	sl, #0
 800cc90:	f04f 0b00 	mov.w	fp, #0
 800cc94:	460a      	mov	r2, r1
 800cc96:	9211      	str	r2, [sp, #68]	@ 0x44
 800cc98:	7811      	ldrb	r1, [r2, #0]
 800cc9a:	292b      	cmp	r1, #43	@ 0x2b
 800cc9c:	d04c      	beq.n	800cd38 <_strtod_l+0xc0>
 800cc9e:	d839      	bhi.n	800cd14 <_strtod_l+0x9c>
 800cca0:	290d      	cmp	r1, #13
 800cca2:	d833      	bhi.n	800cd0c <_strtod_l+0x94>
 800cca4:	2908      	cmp	r1, #8
 800cca6:	d833      	bhi.n	800cd10 <_strtod_l+0x98>
 800cca8:	2900      	cmp	r1, #0
 800ccaa:	d03c      	beq.n	800cd26 <_strtod_l+0xae>
 800ccac:	2200      	movs	r2, #0
 800ccae:	9208      	str	r2, [sp, #32]
 800ccb0:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 800ccb2:	782a      	ldrb	r2, [r5, #0]
 800ccb4:	2a30      	cmp	r2, #48	@ 0x30
 800ccb6:	f040 80b5 	bne.w	800ce24 <_strtod_l+0x1ac>
 800ccba:	786a      	ldrb	r2, [r5, #1]
 800ccbc:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800ccc0:	2a58      	cmp	r2, #88	@ 0x58
 800ccc2:	d170      	bne.n	800cda6 <_strtod_l+0x12e>
 800ccc4:	9302      	str	r3, [sp, #8]
 800ccc6:	9b08      	ldr	r3, [sp, #32]
 800ccc8:	9301      	str	r3, [sp, #4]
 800ccca:	ab12      	add	r3, sp, #72	@ 0x48
 800cccc:	9300      	str	r3, [sp, #0]
 800ccce:	4a8b      	ldr	r2, [pc, #556]	@ (800cefc <_strtod_l+0x284>)
 800ccd0:	9805      	ldr	r0, [sp, #20]
 800ccd2:	ab13      	add	r3, sp, #76	@ 0x4c
 800ccd4:	a911      	add	r1, sp, #68	@ 0x44
 800ccd6:	f001 fbc3 	bl	800e460 <__gethex>
 800ccda:	f010 060f 	ands.w	r6, r0, #15
 800ccde:	4604      	mov	r4, r0
 800cce0:	d005      	beq.n	800ccee <_strtod_l+0x76>
 800cce2:	2e06      	cmp	r6, #6
 800cce4:	d12a      	bne.n	800cd3c <_strtod_l+0xc4>
 800cce6:	3501      	adds	r5, #1
 800cce8:	2300      	movs	r3, #0
 800ccea:	9511      	str	r5, [sp, #68]	@ 0x44
 800ccec:	9308      	str	r3, [sp, #32]
 800ccee:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ccf0:	2b00      	cmp	r3, #0
 800ccf2:	f040 852f 	bne.w	800d754 <_strtod_l+0xadc>
 800ccf6:	9b08      	ldr	r3, [sp, #32]
 800ccf8:	ec4b ab10 	vmov	d0, sl, fp
 800ccfc:	b1cb      	cbz	r3, 800cd32 <_strtod_l+0xba>
 800ccfe:	eeb1 0b40 	vneg.f64	d0, d0
 800cd02:	b017      	add	sp, #92	@ 0x5c
 800cd04:	ecbd 8b0a 	vpop	{d8-d12}
 800cd08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd0c:	2920      	cmp	r1, #32
 800cd0e:	d1cd      	bne.n	800ccac <_strtod_l+0x34>
 800cd10:	3201      	adds	r2, #1
 800cd12:	e7c0      	b.n	800cc96 <_strtod_l+0x1e>
 800cd14:	292d      	cmp	r1, #45	@ 0x2d
 800cd16:	d1c9      	bne.n	800ccac <_strtod_l+0x34>
 800cd18:	2101      	movs	r1, #1
 800cd1a:	9108      	str	r1, [sp, #32]
 800cd1c:	1c51      	adds	r1, r2, #1
 800cd1e:	9111      	str	r1, [sp, #68]	@ 0x44
 800cd20:	7852      	ldrb	r2, [r2, #1]
 800cd22:	2a00      	cmp	r2, #0
 800cd24:	d1c4      	bne.n	800ccb0 <_strtod_l+0x38>
 800cd26:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cd28:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800cd2c:	2b00      	cmp	r3, #0
 800cd2e:	f040 850f 	bne.w	800d750 <_strtod_l+0xad8>
 800cd32:	ec4b ab10 	vmov	d0, sl, fp
 800cd36:	e7e4      	b.n	800cd02 <_strtod_l+0x8a>
 800cd38:	2100      	movs	r1, #0
 800cd3a:	e7ee      	b.n	800cd1a <_strtod_l+0xa2>
 800cd3c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800cd3e:	b13a      	cbz	r2, 800cd50 <_strtod_l+0xd8>
 800cd40:	2135      	movs	r1, #53	@ 0x35
 800cd42:	a814      	add	r0, sp, #80	@ 0x50
 800cd44:	f002 fadb 	bl	800f2fe <__copybits>
 800cd48:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800cd4a:	9805      	ldr	r0, [sp, #20]
 800cd4c:	f001 feac 	bl	800eaa8 <_Bfree>
 800cd50:	1e73      	subs	r3, r6, #1
 800cd52:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800cd54:	2b04      	cmp	r3, #4
 800cd56:	d806      	bhi.n	800cd66 <_strtod_l+0xee>
 800cd58:	e8df f003 	tbb	[pc, r3]
 800cd5c:	201d0314 	.word	0x201d0314
 800cd60:	14          	.byte	0x14
 800cd61:	00          	.byte	0x00
 800cd62:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 800cd66:	05e3      	lsls	r3, r4, #23
 800cd68:	bf48      	it	mi
 800cd6a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800cd6e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800cd72:	0d1b      	lsrs	r3, r3, #20
 800cd74:	051b      	lsls	r3, r3, #20
 800cd76:	2b00      	cmp	r3, #0
 800cd78:	d1b9      	bne.n	800ccee <_strtod_l+0x76>
 800cd7a:	f7ff fecf 	bl	800cb1c <__errno>
 800cd7e:	2322      	movs	r3, #34	@ 0x22
 800cd80:	6003      	str	r3, [r0, #0]
 800cd82:	e7b4      	b.n	800ccee <_strtod_l+0x76>
 800cd84:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 800cd88:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800cd8c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800cd90:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800cd94:	e7e7      	b.n	800cd66 <_strtod_l+0xee>
 800cd96:	f8df b16c 	ldr.w	fp, [pc, #364]	@ 800cf04 <_strtod_l+0x28c>
 800cd9a:	e7e4      	b.n	800cd66 <_strtod_l+0xee>
 800cd9c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800cda0:	f04f 3aff 	mov.w	sl, #4294967295
 800cda4:	e7df      	b.n	800cd66 <_strtod_l+0xee>
 800cda6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cda8:	1c5a      	adds	r2, r3, #1
 800cdaa:	9211      	str	r2, [sp, #68]	@ 0x44
 800cdac:	785b      	ldrb	r3, [r3, #1]
 800cdae:	2b30      	cmp	r3, #48	@ 0x30
 800cdb0:	d0f9      	beq.n	800cda6 <_strtod_l+0x12e>
 800cdb2:	2b00      	cmp	r3, #0
 800cdb4:	d09b      	beq.n	800ccee <_strtod_l+0x76>
 800cdb6:	2301      	movs	r3, #1
 800cdb8:	2600      	movs	r6, #0
 800cdba:	9307      	str	r3, [sp, #28]
 800cdbc:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cdbe:	930a      	str	r3, [sp, #40]	@ 0x28
 800cdc0:	46b1      	mov	r9, r6
 800cdc2:	4635      	mov	r5, r6
 800cdc4:	220a      	movs	r2, #10
 800cdc6:	9811      	ldr	r0, [sp, #68]	@ 0x44
 800cdc8:	7804      	ldrb	r4, [r0, #0]
 800cdca:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 800cdce:	b2d9      	uxtb	r1, r3
 800cdd0:	2909      	cmp	r1, #9
 800cdd2:	d929      	bls.n	800ce28 <_strtod_l+0x1b0>
 800cdd4:	494a      	ldr	r1, [pc, #296]	@ (800cf00 <_strtod_l+0x288>)
 800cdd6:	2201      	movs	r2, #1
 800cdd8:	f001 fa9c 	bl	800e314 <strncmp>
 800cddc:	b378      	cbz	r0, 800ce3e <_strtod_l+0x1c6>
 800cdde:	2000      	movs	r0, #0
 800cde0:	4622      	mov	r2, r4
 800cde2:	462b      	mov	r3, r5
 800cde4:	4607      	mov	r7, r0
 800cde6:	9006      	str	r0, [sp, #24]
 800cde8:	2a65      	cmp	r2, #101	@ 0x65
 800cdea:	d001      	beq.n	800cdf0 <_strtod_l+0x178>
 800cdec:	2a45      	cmp	r2, #69	@ 0x45
 800cdee:	d117      	bne.n	800ce20 <_strtod_l+0x1a8>
 800cdf0:	b91b      	cbnz	r3, 800cdfa <_strtod_l+0x182>
 800cdf2:	9b07      	ldr	r3, [sp, #28]
 800cdf4:	4303      	orrs	r3, r0
 800cdf6:	d096      	beq.n	800cd26 <_strtod_l+0xae>
 800cdf8:	2300      	movs	r3, #0
 800cdfa:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 800cdfe:	f108 0201 	add.w	r2, r8, #1
 800ce02:	9211      	str	r2, [sp, #68]	@ 0x44
 800ce04:	f898 2001 	ldrb.w	r2, [r8, #1]
 800ce08:	2a2b      	cmp	r2, #43	@ 0x2b
 800ce0a:	d06b      	beq.n	800cee4 <_strtod_l+0x26c>
 800ce0c:	2a2d      	cmp	r2, #45	@ 0x2d
 800ce0e:	d071      	beq.n	800cef4 <_strtod_l+0x27c>
 800ce10:	f04f 0e00 	mov.w	lr, #0
 800ce14:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 800ce18:	2c09      	cmp	r4, #9
 800ce1a:	d979      	bls.n	800cf10 <_strtod_l+0x298>
 800ce1c:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800ce20:	2400      	movs	r4, #0
 800ce22:	e094      	b.n	800cf4e <_strtod_l+0x2d6>
 800ce24:	2300      	movs	r3, #0
 800ce26:	e7c7      	b.n	800cdb8 <_strtod_l+0x140>
 800ce28:	2d08      	cmp	r5, #8
 800ce2a:	f100 0001 	add.w	r0, r0, #1
 800ce2e:	bfd4      	ite	le
 800ce30:	fb02 3909 	mlale	r9, r2, r9, r3
 800ce34:	fb02 3606 	mlagt	r6, r2, r6, r3
 800ce38:	3501      	adds	r5, #1
 800ce3a:	9011      	str	r0, [sp, #68]	@ 0x44
 800ce3c:	e7c3      	b.n	800cdc6 <_strtod_l+0x14e>
 800ce3e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ce40:	1c5a      	adds	r2, r3, #1
 800ce42:	9211      	str	r2, [sp, #68]	@ 0x44
 800ce44:	785a      	ldrb	r2, [r3, #1]
 800ce46:	b375      	cbz	r5, 800cea6 <_strtod_l+0x22e>
 800ce48:	4607      	mov	r7, r0
 800ce4a:	462b      	mov	r3, r5
 800ce4c:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800ce50:	2909      	cmp	r1, #9
 800ce52:	d913      	bls.n	800ce7c <_strtod_l+0x204>
 800ce54:	2101      	movs	r1, #1
 800ce56:	9106      	str	r1, [sp, #24]
 800ce58:	e7c6      	b.n	800cde8 <_strtod_l+0x170>
 800ce5a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ce5c:	1c5a      	adds	r2, r3, #1
 800ce5e:	9211      	str	r2, [sp, #68]	@ 0x44
 800ce60:	785a      	ldrb	r2, [r3, #1]
 800ce62:	3001      	adds	r0, #1
 800ce64:	2a30      	cmp	r2, #48	@ 0x30
 800ce66:	d0f8      	beq.n	800ce5a <_strtod_l+0x1e2>
 800ce68:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800ce6c:	2b08      	cmp	r3, #8
 800ce6e:	f200 8476 	bhi.w	800d75e <_strtod_l+0xae6>
 800ce72:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ce74:	930a      	str	r3, [sp, #40]	@ 0x28
 800ce76:	4607      	mov	r7, r0
 800ce78:	2000      	movs	r0, #0
 800ce7a:	4603      	mov	r3, r0
 800ce7c:	3a30      	subs	r2, #48	@ 0x30
 800ce7e:	f100 0101 	add.w	r1, r0, #1
 800ce82:	d023      	beq.n	800cecc <_strtod_l+0x254>
 800ce84:	440f      	add	r7, r1
 800ce86:	eb00 0c03 	add.w	ip, r0, r3
 800ce8a:	4619      	mov	r1, r3
 800ce8c:	240a      	movs	r4, #10
 800ce8e:	4561      	cmp	r1, ip
 800ce90:	d10b      	bne.n	800ceaa <_strtod_l+0x232>
 800ce92:	1c5c      	adds	r4, r3, #1
 800ce94:	4403      	add	r3, r0
 800ce96:	2b08      	cmp	r3, #8
 800ce98:	4404      	add	r4, r0
 800ce9a:	dc11      	bgt.n	800cec0 <_strtod_l+0x248>
 800ce9c:	230a      	movs	r3, #10
 800ce9e:	fb03 2909 	mla	r9, r3, r9, r2
 800cea2:	2100      	movs	r1, #0
 800cea4:	e013      	b.n	800cece <_strtod_l+0x256>
 800cea6:	4628      	mov	r0, r5
 800cea8:	e7dc      	b.n	800ce64 <_strtod_l+0x1ec>
 800ceaa:	2908      	cmp	r1, #8
 800ceac:	f101 0101 	add.w	r1, r1, #1
 800ceb0:	dc02      	bgt.n	800ceb8 <_strtod_l+0x240>
 800ceb2:	fb04 f909 	mul.w	r9, r4, r9
 800ceb6:	e7ea      	b.n	800ce8e <_strtod_l+0x216>
 800ceb8:	2910      	cmp	r1, #16
 800ceba:	bfd8      	it	le
 800cebc:	4366      	mulle	r6, r4
 800cebe:	e7e6      	b.n	800ce8e <_strtod_l+0x216>
 800cec0:	2b0f      	cmp	r3, #15
 800cec2:	dcee      	bgt.n	800cea2 <_strtod_l+0x22a>
 800cec4:	230a      	movs	r3, #10
 800cec6:	fb03 2606 	mla	r6, r3, r6, r2
 800ceca:	e7ea      	b.n	800cea2 <_strtod_l+0x22a>
 800cecc:	461c      	mov	r4, r3
 800cece:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ced0:	1c5a      	adds	r2, r3, #1
 800ced2:	9211      	str	r2, [sp, #68]	@ 0x44
 800ced4:	785a      	ldrb	r2, [r3, #1]
 800ced6:	4608      	mov	r0, r1
 800ced8:	4623      	mov	r3, r4
 800ceda:	e7b7      	b.n	800ce4c <_strtod_l+0x1d4>
 800cedc:	2301      	movs	r3, #1
 800cede:	2700      	movs	r7, #0
 800cee0:	9306      	str	r3, [sp, #24]
 800cee2:	e786      	b.n	800cdf2 <_strtod_l+0x17a>
 800cee4:	f04f 0e00 	mov.w	lr, #0
 800cee8:	f108 0202 	add.w	r2, r8, #2
 800ceec:	9211      	str	r2, [sp, #68]	@ 0x44
 800ceee:	f898 2002 	ldrb.w	r2, [r8, #2]
 800cef2:	e78f      	b.n	800ce14 <_strtod_l+0x19c>
 800cef4:	f04f 0e01 	mov.w	lr, #1
 800cef8:	e7f6      	b.n	800cee8 <_strtod_l+0x270>
 800cefa:	bf00      	nop
 800cefc:	0801bb30 	.word	0x0801bb30
 800cf00:	0801bb0d 	.word	0x0801bb0d
 800cf04:	7ff00000 	.word	0x7ff00000
 800cf08:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800cf0a:	1c54      	adds	r4, r2, #1
 800cf0c:	9411      	str	r4, [sp, #68]	@ 0x44
 800cf0e:	7852      	ldrb	r2, [r2, #1]
 800cf10:	2a30      	cmp	r2, #48	@ 0x30
 800cf12:	d0f9      	beq.n	800cf08 <_strtod_l+0x290>
 800cf14:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 800cf18:	2c08      	cmp	r4, #8
 800cf1a:	d881      	bhi.n	800ce20 <_strtod_l+0x1a8>
 800cf1c:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 800cf20:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800cf22:	9209      	str	r2, [sp, #36]	@ 0x24
 800cf24:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800cf26:	1c51      	adds	r1, r2, #1
 800cf28:	9111      	str	r1, [sp, #68]	@ 0x44
 800cf2a:	7852      	ldrb	r2, [r2, #1]
 800cf2c:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 800cf30:	2c09      	cmp	r4, #9
 800cf32:	d938      	bls.n	800cfa6 <_strtod_l+0x32e>
 800cf34:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 800cf36:	1b0c      	subs	r4, r1, r4
 800cf38:	2c08      	cmp	r4, #8
 800cf3a:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 800cf3e:	dc02      	bgt.n	800cf46 <_strtod_l+0x2ce>
 800cf40:	4564      	cmp	r4, ip
 800cf42:	bfa8      	it	ge
 800cf44:	4664      	movge	r4, ip
 800cf46:	f1be 0f00 	cmp.w	lr, #0
 800cf4a:	d000      	beq.n	800cf4e <_strtod_l+0x2d6>
 800cf4c:	4264      	negs	r4, r4
 800cf4e:	2b00      	cmp	r3, #0
 800cf50:	d14e      	bne.n	800cff0 <_strtod_l+0x378>
 800cf52:	9b07      	ldr	r3, [sp, #28]
 800cf54:	4318      	orrs	r0, r3
 800cf56:	f47f aeca 	bne.w	800ccee <_strtod_l+0x76>
 800cf5a:	9b06      	ldr	r3, [sp, #24]
 800cf5c:	2b00      	cmp	r3, #0
 800cf5e:	f47f aee2 	bne.w	800cd26 <_strtod_l+0xae>
 800cf62:	2a69      	cmp	r2, #105	@ 0x69
 800cf64:	d027      	beq.n	800cfb6 <_strtod_l+0x33e>
 800cf66:	dc24      	bgt.n	800cfb2 <_strtod_l+0x33a>
 800cf68:	2a49      	cmp	r2, #73	@ 0x49
 800cf6a:	d024      	beq.n	800cfb6 <_strtod_l+0x33e>
 800cf6c:	2a4e      	cmp	r2, #78	@ 0x4e
 800cf6e:	f47f aeda 	bne.w	800cd26 <_strtod_l+0xae>
 800cf72:	4997      	ldr	r1, [pc, #604]	@ (800d1d0 <_strtod_l+0x558>)
 800cf74:	a811      	add	r0, sp, #68	@ 0x44
 800cf76:	f001 fc95 	bl	800e8a4 <__match>
 800cf7a:	2800      	cmp	r0, #0
 800cf7c:	f43f aed3 	beq.w	800cd26 <_strtod_l+0xae>
 800cf80:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cf82:	781b      	ldrb	r3, [r3, #0]
 800cf84:	2b28      	cmp	r3, #40	@ 0x28
 800cf86:	d12d      	bne.n	800cfe4 <_strtod_l+0x36c>
 800cf88:	4992      	ldr	r1, [pc, #584]	@ (800d1d4 <_strtod_l+0x55c>)
 800cf8a:	aa14      	add	r2, sp, #80	@ 0x50
 800cf8c:	a811      	add	r0, sp, #68	@ 0x44
 800cf8e:	f001 fc9d 	bl	800e8cc <__hexnan>
 800cf92:	2805      	cmp	r0, #5
 800cf94:	d126      	bne.n	800cfe4 <_strtod_l+0x36c>
 800cf96:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800cf98:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 800cf9c:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800cfa0:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800cfa4:	e6a3      	b.n	800ccee <_strtod_l+0x76>
 800cfa6:	240a      	movs	r4, #10
 800cfa8:	fb04 2c0c 	mla	ip, r4, ip, r2
 800cfac:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 800cfb0:	e7b8      	b.n	800cf24 <_strtod_l+0x2ac>
 800cfb2:	2a6e      	cmp	r2, #110	@ 0x6e
 800cfb4:	e7db      	b.n	800cf6e <_strtod_l+0x2f6>
 800cfb6:	4988      	ldr	r1, [pc, #544]	@ (800d1d8 <_strtod_l+0x560>)
 800cfb8:	a811      	add	r0, sp, #68	@ 0x44
 800cfba:	f001 fc73 	bl	800e8a4 <__match>
 800cfbe:	2800      	cmp	r0, #0
 800cfc0:	f43f aeb1 	beq.w	800cd26 <_strtod_l+0xae>
 800cfc4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cfc6:	4985      	ldr	r1, [pc, #532]	@ (800d1dc <_strtod_l+0x564>)
 800cfc8:	3b01      	subs	r3, #1
 800cfca:	a811      	add	r0, sp, #68	@ 0x44
 800cfcc:	9311      	str	r3, [sp, #68]	@ 0x44
 800cfce:	f001 fc69 	bl	800e8a4 <__match>
 800cfd2:	b910      	cbnz	r0, 800cfda <_strtod_l+0x362>
 800cfd4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cfd6:	3301      	adds	r3, #1
 800cfd8:	9311      	str	r3, [sp, #68]	@ 0x44
 800cfda:	f8df b214 	ldr.w	fp, [pc, #532]	@ 800d1f0 <_strtod_l+0x578>
 800cfde:	f04f 0a00 	mov.w	sl, #0
 800cfe2:	e684      	b.n	800ccee <_strtod_l+0x76>
 800cfe4:	487e      	ldr	r0, [pc, #504]	@ (800d1e0 <_strtod_l+0x568>)
 800cfe6:	f001 f9cb 	bl	800e380 <nan>
 800cfea:	ec5b ab10 	vmov	sl, fp, d0
 800cfee:	e67e      	b.n	800ccee <_strtod_l+0x76>
 800cff0:	ee07 9a90 	vmov	s15, r9
 800cff4:	1be2      	subs	r2, r4, r7
 800cff6:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800cffa:	2d00      	cmp	r5, #0
 800cffc:	bf08      	it	eq
 800cffe:	461d      	moveq	r5, r3
 800d000:	2b10      	cmp	r3, #16
 800d002:	9209      	str	r2, [sp, #36]	@ 0x24
 800d004:	461a      	mov	r2, r3
 800d006:	bfa8      	it	ge
 800d008:	2210      	movge	r2, #16
 800d00a:	2b09      	cmp	r3, #9
 800d00c:	ec5b ab17 	vmov	sl, fp, d7
 800d010:	dc15      	bgt.n	800d03e <_strtod_l+0x3c6>
 800d012:	1be1      	subs	r1, r4, r7
 800d014:	2900      	cmp	r1, #0
 800d016:	f43f ae6a 	beq.w	800ccee <_strtod_l+0x76>
 800d01a:	eba4 0107 	sub.w	r1, r4, r7
 800d01e:	dd72      	ble.n	800d106 <_strtod_l+0x48e>
 800d020:	2916      	cmp	r1, #22
 800d022:	dc59      	bgt.n	800d0d8 <_strtod_l+0x460>
 800d024:	4b6f      	ldr	r3, [pc, #444]	@ (800d1e4 <_strtod_l+0x56c>)
 800d026:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d028:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d02c:	ed93 7b00 	vldr	d7, [r3]
 800d030:	ec4b ab16 	vmov	d6, sl, fp
 800d034:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d038:	ec5b ab17 	vmov	sl, fp, d7
 800d03c:	e657      	b.n	800ccee <_strtod_l+0x76>
 800d03e:	4969      	ldr	r1, [pc, #420]	@ (800d1e4 <_strtod_l+0x56c>)
 800d040:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800d044:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 800d048:	ee06 6a90 	vmov	s13, r6
 800d04c:	2b0f      	cmp	r3, #15
 800d04e:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 800d052:	eea7 6b05 	vfma.f64	d6, d7, d5
 800d056:	ec5b ab16 	vmov	sl, fp, d6
 800d05a:	ddda      	ble.n	800d012 <_strtod_l+0x39a>
 800d05c:	1a9a      	subs	r2, r3, r2
 800d05e:	1be1      	subs	r1, r4, r7
 800d060:	440a      	add	r2, r1
 800d062:	2a00      	cmp	r2, #0
 800d064:	f340 8094 	ble.w	800d190 <_strtod_l+0x518>
 800d068:	f012 000f 	ands.w	r0, r2, #15
 800d06c:	d00a      	beq.n	800d084 <_strtod_l+0x40c>
 800d06e:	495d      	ldr	r1, [pc, #372]	@ (800d1e4 <_strtod_l+0x56c>)
 800d070:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800d074:	ed91 7b00 	vldr	d7, [r1]
 800d078:	ec4b ab16 	vmov	d6, sl, fp
 800d07c:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d080:	ec5b ab17 	vmov	sl, fp, d7
 800d084:	f032 020f 	bics.w	r2, r2, #15
 800d088:	d073      	beq.n	800d172 <_strtod_l+0x4fa>
 800d08a:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 800d08e:	dd47      	ble.n	800d120 <_strtod_l+0x4a8>
 800d090:	2400      	movs	r4, #0
 800d092:	4625      	mov	r5, r4
 800d094:	9407      	str	r4, [sp, #28]
 800d096:	4626      	mov	r6, r4
 800d098:	9a05      	ldr	r2, [sp, #20]
 800d09a:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800d1f0 <_strtod_l+0x578>
 800d09e:	2322      	movs	r3, #34	@ 0x22
 800d0a0:	6013      	str	r3, [r2, #0]
 800d0a2:	f04f 0a00 	mov.w	sl, #0
 800d0a6:	9b07      	ldr	r3, [sp, #28]
 800d0a8:	2b00      	cmp	r3, #0
 800d0aa:	f43f ae20 	beq.w	800ccee <_strtod_l+0x76>
 800d0ae:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800d0b0:	9805      	ldr	r0, [sp, #20]
 800d0b2:	f001 fcf9 	bl	800eaa8 <_Bfree>
 800d0b6:	9805      	ldr	r0, [sp, #20]
 800d0b8:	4631      	mov	r1, r6
 800d0ba:	f001 fcf5 	bl	800eaa8 <_Bfree>
 800d0be:	9805      	ldr	r0, [sp, #20]
 800d0c0:	4629      	mov	r1, r5
 800d0c2:	f001 fcf1 	bl	800eaa8 <_Bfree>
 800d0c6:	9907      	ldr	r1, [sp, #28]
 800d0c8:	9805      	ldr	r0, [sp, #20]
 800d0ca:	f001 fced 	bl	800eaa8 <_Bfree>
 800d0ce:	9805      	ldr	r0, [sp, #20]
 800d0d0:	4621      	mov	r1, r4
 800d0d2:	f001 fce9 	bl	800eaa8 <_Bfree>
 800d0d6:	e60a      	b.n	800ccee <_strtod_l+0x76>
 800d0d8:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 800d0dc:	1be0      	subs	r0, r4, r7
 800d0de:	4281      	cmp	r1, r0
 800d0e0:	dbbc      	blt.n	800d05c <_strtod_l+0x3e4>
 800d0e2:	4a40      	ldr	r2, [pc, #256]	@ (800d1e4 <_strtod_l+0x56c>)
 800d0e4:	f1c3 030f 	rsb	r3, r3, #15
 800d0e8:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 800d0ec:	ed91 7b00 	vldr	d7, [r1]
 800d0f0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d0f2:	ec4b ab16 	vmov	d6, sl, fp
 800d0f6:	1acb      	subs	r3, r1, r3
 800d0f8:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800d0fc:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d100:	ed92 6b00 	vldr	d6, [r2]
 800d104:	e796      	b.n	800d034 <_strtod_l+0x3bc>
 800d106:	3116      	adds	r1, #22
 800d108:	dba8      	blt.n	800d05c <_strtod_l+0x3e4>
 800d10a:	4b36      	ldr	r3, [pc, #216]	@ (800d1e4 <_strtod_l+0x56c>)
 800d10c:	1b3c      	subs	r4, r7, r4
 800d10e:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800d112:	ed94 7b00 	vldr	d7, [r4]
 800d116:	ec4b ab16 	vmov	d6, sl, fp
 800d11a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800d11e:	e78b      	b.n	800d038 <_strtod_l+0x3c0>
 800d120:	2000      	movs	r0, #0
 800d122:	ec4b ab17 	vmov	d7, sl, fp
 800d126:	4e30      	ldr	r6, [pc, #192]	@ (800d1e8 <_strtod_l+0x570>)
 800d128:	1112      	asrs	r2, r2, #4
 800d12a:	4601      	mov	r1, r0
 800d12c:	2a01      	cmp	r2, #1
 800d12e:	dc23      	bgt.n	800d178 <_strtod_l+0x500>
 800d130:	b108      	cbz	r0, 800d136 <_strtod_l+0x4be>
 800d132:	ec5b ab17 	vmov	sl, fp, d7
 800d136:	4a2c      	ldr	r2, [pc, #176]	@ (800d1e8 <_strtod_l+0x570>)
 800d138:	482c      	ldr	r0, [pc, #176]	@ (800d1ec <_strtod_l+0x574>)
 800d13a:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800d13e:	ed92 7b00 	vldr	d7, [r2]
 800d142:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800d146:	ec4b ab16 	vmov	d6, sl, fp
 800d14a:	4a29      	ldr	r2, [pc, #164]	@ (800d1f0 <_strtod_l+0x578>)
 800d14c:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d150:	ee17 1a90 	vmov	r1, s15
 800d154:	400a      	ands	r2, r1
 800d156:	4282      	cmp	r2, r0
 800d158:	ec5b ab17 	vmov	sl, fp, d7
 800d15c:	d898      	bhi.n	800d090 <_strtod_l+0x418>
 800d15e:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 800d162:	4282      	cmp	r2, r0
 800d164:	bf86      	itte	hi
 800d166:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 800d1f4 <_strtod_l+0x57c>
 800d16a:	f04f 3aff 	movhi.w	sl, #4294967295
 800d16e:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 800d172:	2200      	movs	r2, #0
 800d174:	9206      	str	r2, [sp, #24]
 800d176:	e076      	b.n	800d266 <_strtod_l+0x5ee>
 800d178:	f012 0f01 	tst.w	r2, #1
 800d17c:	d004      	beq.n	800d188 <_strtod_l+0x510>
 800d17e:	ed96 6b00 	vldr	d6, [r6]
 800d182:	2001      	movs	r0, #1
 800d184:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d188:	3101      	adds	r1, #1
 800d18a:	1052      	asrs	r2, r2, #1
 800d18c:	3608      	adds	r6, #8
 800d18e:	e7cd      	b.n	800d12c <_strtod_l+0x4b4>
 800d190:	d0ef      	beq.n	800d172 <_strtod_l+0x4fa>
 800d192:	4252      	negs	r2, r2
 800d194:	f012 000f 	ands.w	r0, r2, #15
 800d198:	d00a      	beq.n	800d1b0 <_strtod_l+0x538>
 800d19a:	4912      	ldr	r1, [pc, #72]	@ (800d1e4 <_strtod_l+0x56c>)
 800d19c:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800d1a0:	ed91 7b00 	vldr	d7, [r1]
 800d1a4:	ec4b ab16 	vmov	d6, sl, fp
 800d1a8:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800d1ac:	ec5b ab17 	vmov	sl, fp, d7
 800d1b0:	1112      	asrs	r2, r2, #4
 800d1b2:	d0de      	beq.n	800d172 <_strtod_l+0x4fa>
 800d1b4:	2a1f      	cmp	r2, #31
 800d1b6:	dd1f      	ble.n	800d1f8 <_strtod_l+0x580>
 800d1b8:	2400      	movs	r4, #0
 800d1ba:	4625      	mov	r5, r4
 800d1bc:	9407      	str	r4, [sp, #28]
 800d1be:	4626      	mov	r6, r4
 800d1c0:	9a05      	ldr	r2, [sp, #20]
 800d1c2:	2322      	movs	r3, #34	@ 0x22
 800d1c4:	f04f 0a00 	mov.w	sl, #0
 800d1c8:	f04f 0b00 	mov.w	fp, #0
 800d1cc:	6013      	str	r3, [r2, #0]
 800d1ce:	e76a      	b.n	800d0a6 <_strtod_l+0x42e>
 800d1d0:	0801bb18 	.word	0x0801bb18
 800d1d4:	0801bb1c 	.word	0x0801bb1c
 800d1d8:	0801bb0f 	.word	0x0801bb0f
 800d1dc:	0801bb12 	.word	0x0801bb12
 800d1e0:	0801becb 	.word	0x0801becb
 800d1e4:	0801bdc8 	.word	0x0801bdc8
 800d1e8:	0801bda0 	.word	0x0801bda0
 800d1ec:	7ca00000 	.word	0x7ca00000
 800d1f0:	7ff00000 	.word	0x7ff00000
 800d1f4:	7fefffff 	.word	0x7fefffff
 800d1f8:	f012 0110 	ands.w	r1, r2, #16
 800d1fc:	bf18      	it	ne
 800d1fe:	216a      	movne	r1, #106	@ 0x6a
 800d200:	9106      	str	r1, [sp, #24]
 800d202:	ec4b ab17 	vmov	d7, sl, fp
 800d206:	49b0      	ldr	r1, [pc, #704]	@ (800d4c8 <_strtod_l+0x850>)
 800d208:	2000      	movs	r0, #0
 800d20a:	07d6      	lsls	r6, r2, #31
 800d20c:	d504      	bpl.n	800d218 <_strtod_l+0x5a0>
 800d20e:	ed91 6b00 	vldr	d6, [r1]
 800d212:	2001      	movs	r0, #1
 800d214:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d218:	1052      	asrs	r2, r2, #1
 800d21a:	f101 0108 	add.w	r1, r1, #8
 800d21e:	d1f4      	bne.n	800d20a <_strtod_l+0x592>
 800d220:	b108      	cbz	r0, 800d226 <_strtod_l+0x5ae>
 800d222:	ec5b ab17 	vmov	sl, fp, d7
 800d226:	9a06      	ldr	r2, [sp, #24]
 800d228:	b1b2      	cbz	r2, 800d258 <_strtod_l+0x5e0>
 800d22a:	f3cb 510a 	ubfx	r1, fp, #20, #11
 800d22e:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 800d232:	2a00      	cmp	r2, #0
 800d234:	4658      	mov	r0, fp
 800d236:	dd0f      	ble.n	800d258 <_strtod_l+0x5e0>
 800d238:	2a1f      	cmp	r2, #31
 800d23a:	dd55      	ble.n	800d2e8 <_strtod_l+0x670>
 800d23c:	2a34      	cmp	r2, #52	@ 0x34
 800d23e:	bfde      	ittt	le
 800d240:	f04f 32ff 	movle.w	r2, #4294967295
 800d244:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 800d248:	408a      	lslle	r2, r1
 800d24a:	f04f 0a00 	mov.w	sl, #0
 800d24e:	bfcc      	ite	gt
 800d250:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800d254:	ea02 0b00 	andle.w	fp, r2, r0
 800d258:	ec4b ab17 	vmov	d7, sl, fp
 800d25c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800d260:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d264:	d0a8      	beq.n	800d1b8 <_strtod_l+0x540>
 800d266:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d268:	9805      	ldr	r0, [sp, #20]
 800d26a:	f8cd 9000 	str.w	r9, [sp]
 800d26e:	462a      	mov	r2, r5
 800d270:	f001 fc82 	bl	800eb78 <__s2b>
 800d274:	9007      	str	r0, [sp, #28]
 800d276:	2800      	cmp	r0, #0
 800d278:	f43f af0a 	beq.w	800d090 <_strtod_l+0x418>
 800d27c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d27e:	1b3f      	subs	r7, r7, r4
 800d280:	2b00      	cmp	r3, #0
 800d282:	bfb4      	ite	lt
 800d284:	463b      	movlt	r3, r7
 800d286:	2300      	movge	r3, #0
 800d288:	930a      	str	r3, [sp, #40]	@ 0x28
 800d28a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d28c:	ed9f bb8a 	vldr	d11, [pc, #552]	@ 800d4b8 <_strtod_l+0x840>
 800d290:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800d294:	2400      	movs	r4, #0
 800d296:	930d      	str	r3, [sp, #52]	@ 0x34
 800d298:	4625      	mov	r5, r4
 800d29a:	9b07      	ldr	r3, [sp, #28]
 800d29c:	9805      	ldr	r0, [sp, #20]
 800d29e:	6859      	ldr	r1, [r3, #4]
 800d2a0:	f001 fbc2 	bl	800ea28 <_Balloc>
 800d2a4:	4606      	mov	r6, r0
 800d2a6:	2800      	cmp	r0, #0
 800d2a8:	f43f aef6 	beq.w	800d098 <_strtod_l+0x420>
 800d2ac:	9b07      	ldr	r3, [sp, #28]
 800d2ae:	691a      	ldr	r2, [r3, #16]
 800d2b0:	ec4b ab19 	vmov	d9, sl, fp
 800d2b4:	3202      	adds	r2, #2
 800d2b6:	f103 010c 	add.w	r1, r3, #12
 800d2ba:	0092      	lsls	r2, r2, #2
 800d2bc:	300c      	adds	r0, #12
 800d2be:	f7ff fc5a 	bl	800cb76 <memcpy>
 800d2c2:	eeb0 0b49 	vmov.f64	d0, d9
 800d2c6:	9805      	ldr	r0, [sp, #20]
 800d2c8:	aa14      	add	r2, sp, #80	@ 0x50
 800d2ca:	a913      	add	r1, sp, #76	@ 0x4c
 800d2cc:	f001 ff90 	bl	800f1f0 <__d2b>
 800d2d0:	9012      	str	r0, [sp, #72]	@ 0x48
 800d2d2:	2800      	cmp	r0, #0
 800d2d4:	f43f aee0 	beq.w	800d098 <_strtod_l+0x420>
 800d2d8:	9805      	ldr	r0, [sp, #20]
 800d2da:	2101      	movs	r1, #1
 800d2dc:	f001 fce2 	bl	800eca4 <__i2b>
 800d2e0:	4605      	mov	r5, r0
 800d2e2:	b940      	cbnz	r0, 800d2f6 <_strtod_l+0x67e>
 800d2e4:	2500      	movs	r5, #0
 800d2e6:	e6d7      	b.n	800d098 <_strtod_l+0x420>
 800d2e8:	f04f 31ff 	mov.w	r1, #4294967295
 800d2ec:	fa01 f202 	lsl.w	r2, r1, r2
 800d2f0:	ea02 0a0a 	and.w	sl, r2, sl
 800d2f4:	e7b0      	b.n	800d258 <_strtod_l+0x5e0>
 800d2f6:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 800d2f8:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800d2fa:	2f00      	cmp	r7, #0
 800d2fc:	bfab      	itete	ge
 800d2fe:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 800d300:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 800d302:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 800d306:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 800d30a:	bfac      	ite	ge
 800d30c:	eb07 0903 	addge.w	r9, r7, r3
 800d310:	eba3 0807 	sublt.w	r8, r3, r7
 800d314:	9b06      	ldr	r3, [sp, #24]
 800d316:	1aff      	subs	r7, r7, r3
 800d318:	4417      	add	r7, r2
 800d31a:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 800d31e:	4a6b      	ldr	r2, [pc, #428]	@ (800d4cc <_strtod_l+0x854>)
 800d320:	3f01      	subs	r7, #1
 800d322:	4297      	cmp	r7, r2
 800d324:	da51      	bge.n	800d3ca <_strtod_l+0x752>
 800d326:	1bd1      	subs	r1, r2, r7
 800d328:	291f      	cmp	r1, #31
 800d32a:	eba3 0301 	sub.w	r3, r3, r1
 800d32e:	f04f 0201 	mov.w	r2, #1
 800d332:	dc3e      	bgt.n	800d3b2 <_strtod_l+0x73a>
 800d334:	408a      	lsls	r2, r1
 800d336:	920c      	str	r2, [sp, #48]	@ 0x30
 800d338:	2200      	movs	r2, #0
 800d33a:	920b      	str	r2, [sp, #44]	@ 0x2c
 800d33c:	eb09 0703 	add.w	r7, r9, r3
 800d340:	4498      	add	r8, r3
 800d342:	9b06      	ldr	r3, [sp, #24]
 800d344:	45b9      	cmp	r9, r7
 800d346:	4498      	add	r8, r3
 800d348:	464b      	mov	r3, r9
 800d34a:	bfa8      	it	ge
 800d34c:	463b      	movge	r3, r7
 800d34e:	4543      	cmp	r3, r8
 800d350:	bfa8      	it	ge
 800d352:	4643      	movge	r3, r8
 800d354:	2b00      	cmp	r3, #0
 800d356:	bfc2      	ittt	gt
 800d358:	1aff      	subgt	r7, r7, r3
 800d35a:	eba8 0803 	subgt.w	r8, r8, r3
 800d35e:	eba9 0903 	subgt.w	r9, r9, r3
 800d362:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d364:	2b00      	cmp	r3, #0
 800d366:	dd16      	ble.n	800d396 <_strtod_l+0x71e>
 800d368:	4629      	mov	r1, r5
 800d36a:	9805      	ldr	r0, [sp, #20]
 800d36c:	461a      	mov	r2, r3
 800d36e:	f001 fd59 	bl	800ee24 <__pow5mult>
 800d372:	4605      	mov	r5, r0
 800d374:	2800      	cmp	r0, #0
 800d376:	d0b5      	beq.n	800d2e4 <_strtod_l+0x66c>
 800d378:	4601      	mov	r1, r0
 800d37a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800d37c:	9805      	ldr	r0, [sp, #20]
 800d37e:	f001 fca7 	bl	800ecd0 <__multiply>
 800d382:	900f      	str	r0, [sp, #60]	@ 0x3c
 800d384:	2800      	cmp	r0, #0
 800d386:	f43f ae87 	beq.w	800d098 <_strtod_l+0x420>
 800d38a:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800d38c:	9805      	ldr	r0, [sp, #20]
 800d38e:	f001 fb8b 	bl	800eaa8 <_Bfree>
 800d392:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d394:	9312      	str	r3, [sp, #72]	@ 0x48
 800d396:	2f00      	cmp	r7, #0
 800d398:	dc1b      	bgt.n	800d3d2 <_strtod_l+0x75a>
 800d39a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d39c:	2b00      	cmp	r3, #0
 800d39e:	dd21      	ble.n	800d3e4 <_strtod_l+0x76c>
 800d3a0:	4631      	mov	r1, r6
 800d3a2:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d3a4:	9805      	ldr	r0, [sp, #20]
 800d3a6:	f001 fd3d 	bl	800ee24 <__pow5mult>
 800d3aa:	4606      	mov	r6, r0
 800d3ac:	b9d0      	cbnz	r0, 800d3e4 <_strtod_l+0x76c>
 800d3ae:	2600      	movs	r6, #0
 800d3b0:	e672      	b.n	800d098 <_strtod_l+0x420>
 800d3b2:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 800d3b6:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 800d3ba:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 800d3be:	37e2      	adds	r7, #226	@ 0xe2
 800d3c0:	fa02 f107 	lsl.w	r1, r2, r7
 800d3c4:	910b      	str	r1, [sp, #44]	@ 0x2c
 800d3c6:	920c      	str	r2, [sp, #48]	@ 0x30
 800d3c8:	e7b8      	b.n	800d33c <_strtod_l+0x6c4>
 800d3ca:	2200      	movs	r2, #0
 800d3cc:	920b      	str	r2, [sp, #44]	@ 0x2c
 800d3ce:	2201      	movs	r2, #1
 800d3d0:	e7f9      	b.n	800d3c6 <_strtod_l+0x74e>
 800d3d2:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800d3d4:	9805      	ldr	r0, [sp, #20]
 800d3d6:	463a      	mov	r2, r7
 800d3d8:	f001 fd7e 	bl	800eed8 <__lshift>
 800d3dc:	9012      	str	r0, [sp, #72]	@ 0x48
 800d3de:	2800      	cmp	r0, #0
 800d3e0:	d1db      	bne.n	800d39a <_strtod_l+0x722>
 800d3e2:	e659      	b.n	800d098 <_strtod_l+0x420>
 800d3e4:	f1b8 0f00 	cmp.w	r8, #0
 800d3e8:	dd07      	ble.n	800d3fa <_strtod_l+0x782>
 800d3ea:	4631      	mov	r1, r6
 800d3ec:	9805      	ldr	r0, [sp, #20]
 800d3ee:	4642      	mov	r2, r8
 800d3f0:	f001 fd72 	bl	800eed8 <__lshift>
 800d3f4:	4606      	mov	r6, r0
 800d3f6:	2800      	cmp	r0, #0
 800d3f8:	d0d9      	beq.n	800d3ae <_strtod_l+0x736>
 800d3fa:	f1b9 0f00 	cmp.w	r9, #0
 800d3fe:	dd08      	ble.n	800d412 <_strtod_l+0x79a>
 800d400:	4629      	mov	r1, r5
 800d402:	9805      	ldr	r0, [sp, #20]
 800d404:	464a      	mov	r2, r9
 800d406:	f001 fd67 	bl	800eed8 <__lshift>
 800d40a:	4605      	mov	r5, r0
 800d40c:	2800      	cmp	r0, #0
 800d40e:	f43f ae43 	beq.w	800d098 <_strtod_l+0x420>
 800d412:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800d414:	9805      	ldr	r0, [sp, #20]
 800d416:	4632      	mov	r2, r6
 800d418:	f001 fde6 	bl	800efe8 <__mdiff>
 800d41c:	4604      	mov	r4, r0
 800d41e:	2800      	cmp	r0, #0
 800d420:	f43f ae3a 	beq.w	800d098 <_strtod_l+0x420>
 800d424:	2300      	movs	r3, #0
 800d426:	f8d0 800c 	ldr.w	r8, [r0, #12]
 800d42a:	60c3      	str	r3, [r0, #12]
 800d42c:	4629      	mov	r1, r5
 800d42e:	f001 fdbf 	bl	800efb0 <__mcmp>
 800d432:	2800      	cmp	r0, #0
 800d434:	da4e      	bge.n	800d4d4 <_strtod_l+0x85c>
 800d436:	ea58 080a 	orrs.w	r8, r8, sl
 800d43a:	d174      	bne.n	800d526 <_strtod_l+0x8ae>
 800d43c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d440:	2b00      	cmp	r3, #0
 800d442:	d170      	bne.n	800d526 <_strtod_l+0x8ae>
 800d444:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d448:	0d1b      	lsrs	r3, r3, #20
 800d44a:	051b      	lsls	r3, r3, #20
 800d44c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800d450:	d969      	bls.n	800d526 <_strtod_l+0x8ae>
 800d452:	6963      	ldr	r3, [r4, #20]
 800d454:	b913      	cbnz	r3, 800d45c <_strtod_l+0x7e4>
 800d456:	6923      	ldr	r3, [r4, #16]
 800d458:	2b01      	cmp	r3, #1
 800d45a:	dd64      	ble.n	800d526 <_strtod_l+0x8ae>
 800d45c:	4621      	mov	r1, r4
 800d45e:	2201      	movs	r2, #1
 800d460:	9805      	ldr	r0, [sp, #20]
 800d462:	f001 fd39 	bl	800eed8 <__lshift>
 800d466:	4629      	mov	r1, r5
 800d468:	4604      	mov	r4, r0
 800d46a:	f001 fda1 	bl	800efb0 <__mcmp>
 800d46e:	2800      	cmp	r0, #0
 800d470:	dd59      	ble.n	800d526 <_strtod_l+0x8ae>
 800d472:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d476:	9a06      	ldr	r2, [sp, #24]
 800d478:	0d1b      	lsrs	r3, r3, #20
 800d47a:	051b      	lsls	r3, r3, #20
 800d47c:	2a00      	cmp	r2, #0
 800d47e:	d070      	beq.n	800d562 <_strtod_l+0x8ea>
 800d480:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800d484:	d86d      	bhi.n	800d562 <_strtod_l+0x8ea>
 800d486:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800d48a:	f67f ae99 	bls.w	800d1c0 <_strtod_l+0x548>
 800d48e:	ed9f 7b0c 	vldr	d7, [pc, #48]	@ 800d4c0 <_strtod_l+0x848>
 800d492:	ec4b ab16 	vmov	d6, sl, fp
 800d496:	4b0e      	ldr	r3, [pc, #56]	@ (800d4d0 <_strtod_l+0x858>)
 800d498:	ee26 7b07 	vmul.f64	d7, d6, d7
 800d49c:	ee17 2a90 	vmov	r2, s15
 800d4a0:	4013      	ands	r3, r2
 800d4a2:	ec5b ab17 	vmov	sl, fp, d7
 800d4a6:	2b00      	cmp	r3, #0
 800d4a8:	f47f ae01 	bne.w	800d0ae <_strtod_l+0x436>
 800d4ac:	9a05      	ldr	r2, [sp, #20]
 800d4ae:	2322      	movs	r3, #34	@ 0x22
 800d4b0:	6013      	str	r3, [r2, #0]
 800d4b2:	e5fc      	b.n	800d0ae <_strtod_l+0x436>
 800d4b4:	f3af 8000 	nop.w
 800d4b8:	ffc00000 	.word	0xffc00000
 800d4bc:	41dfffff 	.word	0x41dfffff
 800d4c0:	00000000 	.word	0x00000000
 800d4c4:	39500000 	.word	0x39500000
 800d4c8:	0801bb48 	.word	0x0801bb48
 800d4cc:	fffffc02 	.word	0xfffffc02
 800d4d0:	7ff00000 	.word	0x7ff00000
 800d4d4:	46d9      	mov	r9, fp
 800d4d6:	d15d      	bne.n	800d594 <_strtod_l+0x91c>
 800d4d8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d4dc:	f1b8 0f00 	cmp.w	r8, #0
 800d4e0:	d02a      	beq.n	800d538 <_strtod_l+0x8c0>
 800d4e2:	4aab      	ldr	r2, [pc, #684]	@ (800d790 <_strtod_l+0xb18>)
 800d4e4:	4293      	cmp	r3, r2
 800d4e6:	d12a      	bne.n	800d53e <_strtod_l+0x8c6>
 800d4e8:	9b06      	ldr	r3, [sp, #24]
 800d4ea:	4652      	mov	r2, sl
 800d4ec:	b1fb      	cbz	r3, 800d52e <_strtod_l+0x8b6>
 800d4ee:	4ba9      	ldr	r3, [pc, #676]	@ (800d794 <_strtod_l+0xb1c>)
 800d4f0:	ea0b 0303 	and.w	r3, fp, r3
 800d4f4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800d4f8:	f04f 31ff 	mov.w	r1, #4294967295
 800d4fc:	d81a      	bhi.n	800d534 <_strtod_l+0x8bc>
 800d4fe:	0d1b      	lsrs	r3, r3, #20
 800d500:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800d504:	fa01 f303 	lsl.w	r3, r1, r3
 800d508:	429a      	cmp	r2, r3
 800d50a:	d118      	bne.n	800d53e <_strtod_l+0x8c6>
 800d50c:	4ba2      	ldr	r3, [pc, #648]	@ (800d798 <_strtod_l+0xb20>)
 800d50e:	4599      	cmp	r9, r3
 800d510:	d102      	bne.n	800d518 <_strtod_l+0x8a0>
 800d512:	3201      	adds	r2, #1
 800d514:	f43f adc0 	beq.w	800d098 <_strtod_l+0x420>
 800d518:	4b9e      	ldr	r3, [pc, #632]	@ (800d794 <_strtod_l+0xb1c>)
 800d51a:	ea09 0303 	and.w	r3, r9, r3
 800d51e:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 800d522:	f04f 0a00 	mov.w	sl, #0
 800d526:	9b06      	ldr	r3, [sp, #24]
 800d528:	2b00      	cmp	r3, #0
 800d52a:	d1b0      	bne.n	800d48e <_strtod_l+0x816>
 800d52c:	e5bf      	b.n	800d0ae <_strtod_l+0x436>
 800d52e:	f04f 33ff 	mov.w	r3, #4294967295
 800d532:	e7e9      	b.n	800d508 <_strtod_l+0x890>
 800d534:	460b      	mov	r3, r1
 800d536:	e7e7      	b.n	800d508 <_strtod_l+0x890>
 800d538:	ea53 030a 	orrs.w	r3, r3, sl
 800d53c:	d099      	beq.n	800d472 <_strtod_l+0x7fa>
 800d53e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d540:	b1c3      	cbz	r3, 800d574 <_strtod_l+0x8fc>
 800d542:	ea13 0f09 	tst.w	r3, r9
 800d546:	d0ee      	beq.n	800d526 <_strtod_l+0x8ae>
 800d548:	9a06      	ldr	r2, [sp, #24]
 800d54a:	4650      	mov	r0, sl
 800d54c:	4659      	mov	r1, fp
 800d54e:	f1b8 0f00 	cmp.w	r8, #0
 800d552:	d013      	beq.n	800d57c <_strtod_l+0x904>
 800d554:	f7ff fb76 	bl	800cc44 <sulp>
 800d558:	ee39 7b00 	vadd.f64	d7, d9, d0
 800d55c:	ec5b ab17 	vmov	sl, fp, d7
 800d560:	e7e1      	b.n	800d526 <_strtod_l+0x8ae>
 800d562:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800d566:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800d56a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800d56e:	f04f 3aff 	mov.w	sl, #4294967295
 800d572:	e7d8      	b.n	800d526 <_strtod_l+0x8ae>
 800d574:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d576:	ea13 0f0a 	tst.w	r3, sl
 800d57a:	e7e4      	b.n	800d546 <_strtod_l+0x8ce>
 800d57c:	f7ff fb62 	bl	800cc44 <sulp>
 800d580:	ee39 0b40 	vsub.f64	d0, d9, d0
 800d584:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800d588:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d58c:	ec5b ab10 	vmov	sl, fp, d0
 800d590:	d1c9      	bne.n	800d526 <_strtod_l+0x8ae>
 800d592:	e615      	b.n	800d1c0 <_strtod_l+0x548>
 800d594:	4629      	mov	r1, r5
 800d596:	4620      	mov	r0, r4
 800d598:	f001 fe82 	bl	800f2a0 <__ratio>
 800d59c:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 800d5a0:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800d5a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d5a8:	d85d      	bhi.n	800d666 <_strtod_l+0x9ee>
 800d5aa:	f1b8 0f00 	cmp.w	r8, #0
 800d5ae:	d164      	bne.n	800d67a <_strtod_l+0xa02>
 800d5b0:	f1ba 0f00 	cmp.w	sl, #0
 800d5b4:	d14b      	bne.n	800d64e <_strtod_l+0x9d6>
 800d5b6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d5ba:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800d5be:	2b00      	cmp	r3, #0
 800d5c0:	d160      	bne.n	800d684 <_strtod_l+0xa0c>
 800d5c2:	eeb4 0bc8 	vcmpe.f64	d0, d8
 800d5c6:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800d5ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d5ce:	d401      	bmi.n	800d5d4 <_strtod_l+0x95c>
 800d5d0:	ee20 8b08 	vmul.f64	d8, d0, d8
 800d5d4:	eeb1 ab48 	vneg.f64	d10, d8
 800d5d8:	486e      	ldr	r0, [pc, #440]	@ (800d794 <_strtod_l+0xb1c>)
 800d5da:	4970      	ldr	r1, [pc, #448]	@ (800d79c <_strtod_l+0xb24>)
 800d5dc:	ea09 0700 	and.w	r7, r9, r0
 800d5e0:	428f      	cmp	r7, r1
 800d5e2:	ec53 2b1a 	vmov	r2, r3, d10
 800d5e6:	d17d      	bne.n	800d6e4 <_strtod_l+0xa6c>
 800d5e8:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 800d5ec:	ec4b ab1c 	vmov	d12, sl, fp
 800d5f0:	eeb0 0b4c 	vmov.f64	d0, d12
 800d5f4:	f001 fd8c 	bl	800f110 <__ulp>
 800d5f8:	4866      	ldr	r0, [pc, #408]	@ (800d794 <_strtod_l+0xb1c>)
 800d5fa:	eea0 cb0a 	vfma.f64	d12, d0, d10
 800d5fe:	ee1c 3a90 	vmov	r3, s25
 800d602:	4a67      	ldr	r2, [pc, #412]	@ (800d7a0 <_strtod_l+0xb28>)
 800d604:	ea03 0100 	and.w	r1, r3, r0
 800d608:	4291      	cmp	r1, r2
 800d60a:	ec5b ab1c 	vmov	sl, fp, d12
 800d60e:	d93c      	bls.n	800d68a <_strtod_l+0xa12>
 800d610:	ee19 2a90 	vmov	r2, s19
 800d614:	4b60      	ldr	r3, [pc, #384]	@ (800d798 <_strtod_l+0xb20>)
 800d616:	429a      	cmp	r2, r3
 800d618:	d104      	bne.n	800d624 <_strtod_l+0x9ac>
 800d61a:	ee19 3a10 	vmov	r3, s18
 800d61e:	3301      	adds	r3, #1
 800d620:	f43f ad3a 	beq.w	800d098 <_strtod_l+0x420>
 800d624:	f8df b170 	ldr.w	fp, [pc, #368]	@ 800d798 <_strtod_l+0xb20>
 800d628:	f04f 3aff 	mov.w	sl, #4294967295
 800d62c:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800d62e:	9805      	ldr	r0, [sp, #20]
 800d630:	f001 fa3a 	bl	800eaa8 <_Bfree>
 800d634:	9805      	ldr	r0, [sp, #20]
 800d636:	4631      	mov	r1, r6
 800d638:	f001 fa36 	bl	800eaa8 <_Bfree>
 800d63c:	9805      	ldr	r0, [sp, #20]
 800d63e:	4629      	mov	r1, r5
 800d640:	f001 fa32 	bl	800eaa8 <_Bfree>
 800d644:	9805      	ldr	r0, [sp, #20]
 800d646:	4621      	mov	r1, r4
 800d648:	f001 fa2e 	bl	800eaa8 <_Bfree>
 800d64c:	e625      	b.n	800d29a <_strtod_l+0x622>
 800d64e:	f1ba 0f01 	cmp.w	sl, #1
 800d652:	d103      	bne.n	800d65c <_strtod_l+0x9e4>
 800d654:	f1bb 0f00 	cmp.w	fp, #0
 800d658:	f43f adb2 	beq.w	800d1c0 <_strtod_l+0x548>
 800d65c:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800d660:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800d664:	e7b8      	b.n	800d5d8 <_strtod_l+0x960>
 800d666:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800d66a:	ee20 8b08 	vmul.f64	d8, d0, d8
 800d66e:	f1b8 0f00 	cmp.w	r8, #0
 800d672:	d0af      	beq.n	800d5d4 <_strtod_l+0x95c>
 800d674:	eeb0 ab48 	vmov.f64	d10, d8
 800d678:	e7ae      	b.n	800d5d8 <_strtod_l+0x960>
 800d67a:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 800d67e:	eeb0 8b4a 	vmov.f64	d8, d10
 800d682:	e7a9      	b.n	800d5d8 <_strtod_l+0x960>
 800d684:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800d688:	e7a6      	b.n	800d5d8 <_strtod_l+0x960>
 800d68a:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800d68e:	9b06      	ldr	r3, [sp, #24]
 800d690:	46d9      	mov	r9, fp
 800d692:	2b00      	cmp	r3, #0
 800d694:	d1ca      	bne.n	800d62c <_strtod_l+0x9b4>
 800d696:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d69a:	0d1b      	lsrs	r3, r3, #20
 800d69c:	051b      	lsls	r3, r3, #20
 800d69e:	429f      	cmp	r7, r3
 800d6a0:	d1c4      	bne.n	800d62c <_strtod_l+0x9b4>
 800d6a2:	ec51 0b18 	vmov	r0, r1, d8
 800d6a6:	f7f3 f827 	bl	80006f8 <__aeabi_d2lz>
 800d6aa:	f7f2 fff7 	bl	800069c <__aeabi_l2d>
 800d6ae:	f3cb 0913 	ubfx	r9, fp, #0, #20
 800d6b2:	ec41 0b17 	vmov	d7, r0, r1
 800d6b6:	ea49 090a 	orr.w	r9, r9, sl
 800d6ba:	ea59 0908 	orrs.w	r9, r9, r8
 800d6be:	ee38 8b47 	vsub.f64	d8, d8, d7
 800d6c2:	d03c      	beq.n	800d73e <_strtod_l+0xac6>
 800d6c4:	ed9f 7b2c 	vldr	d7, [pc, #176]	@ 800d778 <_strtod_l+0xb00>
 800d6c8:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800d6cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6d0:	f53f aced 	bmi.w	800d0ae <_strtod_l+0x436>
 800d6d4:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 800d780 <_strtod_l+0xb08>
 800d6d8:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800d6dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6e0:	dda4      	ble.n	800d62c <_strtod_l+0x9b4>
 800d6e2:	e4e4      	b.n	800d0ae <_strtod_l+0x436>
 800d6e4:	9906      	ldr	r1, [sp, #24]
 800d6e6:	b1e1      	cbz	r1, 800d722 <_strtod_l+0xaaa>
 800d6e8:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 800d6ec:	d819      	bhi.n	800d722 <_strtod_l+0xaaa>
 800d6ee:	eeb4 8bcb 	vcmpe.f64	d8, d11
 800d6f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6f6:	d811      	bhi.n	800d71c <_strtod_l+0xaa4>
 800d6f8:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 800d6fc:	ee18 3a10 	vmov	r3, s16
 800d700:	2b01      	cmp	r3, #1
 800d702:	bf38      	it	cc
 800d704:	2301      	movcc	r3, #1
 800d706:	ee08 3a10 	vmov	s16, r3
 800d70a:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 800d70e:	f1b8 0f00 	cmp.w	r8, #0
 800d712:	d111      	bne.n	800d738 <_strtod_l+0xac0>
 800d714:	eeb1 7b48 	vneg.f64	d7, d8
 800d718:	ec53 2b17 	vmov	r2, r3, d7
 800d71c:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 800d720:	1bcb      	subs	r3, r1, r7
 800d722:	eeb0 0b49 	vmov.f64	d0, d9
 800d726:	ec43 2b1a 	vmov	d10, r2, r3
 800d72a:	f001 fcf1 	bl	800f110 <__ulp>
 800d72e:	eeaa 9b00 	vfma.f64	d9, d10, d0
 800d732:	ec5b ab19 	vmov	sl, fp, d9
 800d736:	e7aa      	b.n	800d68e <_strtod_l+0xa16>
 800d738:	eeb0 7b48 	vmov.f64	d7, d8
 800d73c:	e7ec      	b.n	800d718 <_strtod_l+0xaa0>
 800d73e:	ed9f 7b12 	vldr	d7, [pc, #72]	@ 800d788 <_strtod_l+0xb10>
 800d742:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800d746:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d74a:	f57f af6f 	bpl.w	800d62c <_strtod_l+0x9b4>
 800d74e:	e4ae      	b.n	800d0ae <_strtod_l+0x436>
 800d750:	2300      	movs	r3, #0
 800d752:	9308      	str	r3, [sp, #32]
 800d754:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d756:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d758:	6013      	str	r3, [r2, #0]
 800d75a:	f7ff bacc 	b.w	800ccf6 <_strtod_l+0x7e>
 800d75e:	2a65      	cmp	r2, #101	@ 0x65
 800d760:	f43f abbc 	beq.w	800cedc <_strtod_l+0x264>
 800d764:	2a45      	cmp	r2, #69	@ 0x45
 800d766:	f43f abb9 	beq.w	800cedc <_strtod_l+0x264>
 800d76a:	2301      	movs	r3, #1
 800d76c:	9306      	str	r3, [sp, #24]
 800d76e:	f7ff bbf0 	b.w	800cf52 <_strtod_l+0x2da>
 800d772:	bf00      	nop
 800d774:	f3af 8000 	nop.w
 800d778:	94a03595 	.word	0x94a03595
 800d77c:	3fdfffff 	.word	0x3fdfffff
 800d780:	35afe535 	.word	0x35afe535
 800d784:	3fe00000 	.word	0x3fe00000
 800d788:	94a03595 	.word	0x94a03595
 800d78c:	3fcfffff 	.word	0x3fcfffff
 800d790:	000fffff 	.word	0x000fffff
 800d794:	7ff00000 	.word	0x7ff00000
 800d798:	7fefffff 	.word	0x7fefffff
 800d79c:	7fe00000 	.word	0x7fe00000
 800d7a0:	7c9fffff 	.word	0x7c9fffff

0800d7a4 <_strtod_r>:
 800d7a4:	4b01      	ldr	r3, [pc, #4]	@ (800d7ac <_strtod_r+0x8>)
 800d7a6:	f7ff ba67 	b.w	800cc78 <_strtod_l>
 800d7aa:	bf00      	nop
 800d7ac:	240012fc 	.word	0x240012fc

0800d7b0 <_strtol_l.constprop.0>:
 800d7b0:	2b24      	cmp	r3, #36	@ 0x24
 800d7b2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d7b6:	4686      	mov	lr, r0
 800d7b8:	4690      	mov	r8, r2
 800d7ba:	d801      	bhi.n	800d7c0 <_strtol_l.constprop.0+0x10>
 800d7bc:	2b01      	cmp	r3, #1
 800d7be:	d106      	bne.n	800d7ce <_strtol_l.constprop.0+0x1e>
 800d7c0:	f7ff f9ac 	bl	800cb1c <__errno>
 800d7c4:	2316      	movs	r3, #22
 800d7c6:	6003      	str	r3, [r0, #0]
 800d7c8:	2000      	movs	r0, #0
 800d7ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d7ce:	4834      	ldr	r0, [pc, #208]	@ (800d8a0 <_strtol_l.constprop.0+0xf0>)
 800d7d0:	460d      	mov	r5, r1
 800d7d2:	462a      	mov	r2, r5
 800d7d4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d7d8:	5d06      	ldrb	r6, [r0, r4]
 800d7da:	f016 0608 	ands.w	r6, r6, #8
 800d7de:	d1f8      	bne.n	800d7d2 <_strtol_l.constprop.0+0x22>
 800d7e0:	2c2d      	cmp	r4, #45	@ 0x2d
 800d7e2:	d12d      	bne.n	800d840 <_strtol_l.constprop.0+0x90>
 800d7e4:	782c      	ldrb	r4, [r5, #0]
 800d7e6:	2601      	movs	r6, #1
 800d7e8:	1c95      	adds	r5, r2, #2
 800d7ea:	f033 0210 	bics.w	r2, r3, #16
 800d7ee:	d109      	bne.n	800d804 <_strtol_l.constprop.0+0x54>
 800d7f0:	2c30      	cmp	r4, #48	@ 0x30
 800d7f2:	d12a      	bne.n	800d84a <_strtol_l.constprop.0+0x9a>
 800d7f4:	782a      	ldrb	r2, [r5, #0]
 800d7f6:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800d7fa:	2a58      	cmp	r2, #88	@ 0x58
 800d7fc:	d125      	bne.n	800d84a <_strtol_l.constprop.0+0x9a>
 800d7fe:	786c      	ldrb	r4, [r5, #1]
 800d800:	2310      	movs	r3, #16
 800d802:	3502      	adds	r5, #2
 800d804:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800d808:	f10c 3cff 	add.w	ip, ip, #4294967295
 800d80c:	2200      	movs	r2, #0
 800d80e:	fbbc f9f3 	udiv	r9, ip, r3
 800d812:	4610      	mov	r0, r2
 800d814:	fb03 ca19 	mls	sl, r3, r9, ip
 800d818:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800d81c:	2f09      	cmp	r7, #9
 800d81e:	d81b      	bhi.n	800d858 <_strtol_l.constprop.0+0xa8>
 800d820:	463c      	mov	r4, r7
 800d822:	42a3      	cmp	r3, r4
 800d824:	dd27      	ble.n	800d876 <_strtol_l.constprop.0+0xc6>
 800d826:	1c57      	adds	r7, r2, #1
 800d828:	d007      	beq.n	800d83a <_strtol_l.constprop.0+0x8a>
 800d82a:	4581      	cmp	r9, r0
 800d82c:	d320      	bcc.n	800d870 <_strtol_l.constprop.0+0xc0>
 800d82e:	d101      	bne.n	800d834 <_strtol_l.constprop.0+0x84>
 800d830:	45a2      	cmp	sl, r4
 800d832:	db1d      	blt.n	800d870 <_strtol_l.constprop.0+0xc0>
 800d834:	fb00 4003 	mla	r0, r0, r3, r4
 800d838:	2201      	movs	r2, #1
 800d83a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d83e:	e7eb      	b.n	800d818 <_strtol_l.constprop.0+0x68>
 800d840:	2c2b      	cmp	r4, #43	@ 0x2b
 800d842:	bf04      	itt	eq
 800d844:	782c      	ldrbeq	r4, [r5, #0]
 800d846:	1c95      	addeq	r5, r2, #2
 800d848:	e7cf      	b.n	800d7ea <_strtol_l.constprop.0+0x3a>
 800d84a:	2b00      	cmp	r3, #0
 800d84c:	d1da      	bne.n	800d804 <_strtol_l.constprop.0+0x54>
 800d84e:	2c30      	cmp	r4, #48	@ 0x30
 800d850:	bf0c      	ite	eq
 800d852:	2308      	moveq	r3, #8
 800d854:	230a      	movne	r3, #10
 800d856:	e7d5      	b.n	800d804 <_strtol_l.constprop.0+0x54>
 800d858:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800d85c:	2f19      	cmp	r7, #25
 800d85e:	d801      	bhi.n	800d864 <_strtol_l.constprop.0+0xb4>
 800d860:	3c37      	subs	r4, #55	@ 0x37
 800d862:	e7de      	b.n	800d822 <_strtol_l.constprop.0+0x72>
 800d864:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800d868:	2f19      	cmp	r7, #25
 800d86a:	d804      	bhi.n	800d876 <_strtol_l.constprop.0+0xc6>
 800d86c:	3c57      	subs	r4, #87	@ 0x57
 800d86e:	e7d8      	b.n	800d822 <_strtol_l.constprop.0+0x72>
 800d870:	f04f 32ff 	mov.w	r2, #4294967295
 800d874:	e7e1      	b.n	800d83a <_strtol_l.constprop.0+0x8a>
 800d876:	1c53      	adds	r3, r2, #1
 800d878:	d108      	bne.n	800d88c <_strtol_l.constprop.0+0xdc>
 800d87a:	2322      	movs	r3, #34	@ 0x22
 800d87c:	f8ce 3000 	str.w	r3, [lr]
 800d880:	4660      	mov	r0, ip
 800d882:	f1b8 0f00 	cmp.w	r8, #0
 800d886:	d0a0      	beq.n	800d7ca <_strtol_l.constprop.0+0x1a>
 800d888:	1e69      	subs	r1, r5, #1
 800d88a:	e006      	b.n	800d89a <_strtol_l.constprop.0+0xea>
 800d88c:	b106      	cbz	r6, 800d890 <_strtol_l.constprop.0+0xe0>
 800d88e:	4240      	negs	r0, r0
 800d890:	f1b8 0f00 	cmp.w	r8, #0
 800d894:	d099      	beq.n	800d7ca <_strtol_l.constprop.0+0x1a>
 800d896:	2a00      	cmp	r2, #0
 800d898:	d1f6      	bne.n	800d888 <_strtol_l.constprop.0+0xd8>
 800d89a:	f8c8 1000 	str.w	r1, [r8]
 800d89e:	e794      	b.n	800d7ca <_strtol_l.constprop.0+0x1a>
 800d8a0:	0801bb71 	.word	0x0801bb71

0800d8a4 <_strtol_r>:
 800d8a4:	f7ff bf84 	b.w	800d7b0 <_strtol_l.constprop.0>

0800d8a8 <__ssputs_r>:
 800d8a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d8ac:	688e      	ldr	r6, [r1, #8]
 800d8ae:	461f      	mov	r7, r3
 800d8b0:	42be      	cmp	r6, r7
 800d8b2:	680b      	ldr	r3, [r1, #0]
 800d8b4:	4682      	mov	sl, r0
 800d8b6:	460c      	mov	r4, r1
 800d8b8:	4690      	mov	r8, r2
 800d8ba:	d82d      	bhi.n	800d918 <__ssputs_r+0x70>
 800d8bc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d8c0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d8c4:	d026      	beq.n	800d914 <__ssputs_r+0x6c>
 800d8c6:	6965      	ldr	r5, [r4, #20]
 800d8c8:	6909      	ldr	r1, [r1, #16]
 800d8ca:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d8ce:	eba3 0901 	sub.w	r9, r3, r1
 800d8d2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d8d6:	1c7b      	adds	r3, r7, #1
 800d8d8:	444b      	add	r3, r9
 800d8da:	106d      	asrs	r5, r5, #1
 800d8dc:	429d      	cmp	r5, r3
 800d8de:	bf38      	it	cc
 800d8e0:	461d      	movcc	r5, r3
 800d8e2:	0553      	lsls	r3, r2, #21
 800d8e4:	d527      	bpl.n	800d936 <__ssputs_r+0x8e>
 800d8e6:	4629      	mov	r1, r5
 800d8e8:	f7fe fbb0 	bl	800c04c <_malloc_r>
 800d8ec:	4606      	mov	r6, r0
 800d8ee:	b360      	cbz	r0, 800d94a <__ssputs_r+0xa2>
 800d8f0:	6921      	ldr	r1, [r4, #16]
 800d8f2:	464a      	mov	r2, r9
 800d8f4:	f7ff f93f 	bl	800cb76 <memcpy>
 800d8f8:	89a3      	ldrh	r3, [r4, #12]
 800d8fa:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d8fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d902:	81a3      	strh	r3, [r4, #12]
 800d904:	6126      	str	r6, [r4, #16]
 800d906:	6165      	str	r5, [r4, #20]
 800d908:	444e      	add	r6, r9
 800d90a:	eba5 0509 	sub.w	r5, r5, r9
 800d90e:	6026      	str	r6, [r4, #0]
 800d910:	60a5      	str	r5, [r4, #8]
 800d912:	463e      	mov	r6, r7
 800d914:	42be      	cmp	r6, r7
 800d916:	d900      	bls.n	800d91a <__ssputs_r+0x72>
 800d918:	463e      	mov	r6, r7
 800d91a:	6820      	ldr	r0, [r4, #0]
 800d91c:	4632      	mov	r2, r6
 800d91e:	4641      	mov	r1, r8
 800d920:	f7ff f884 	bl	800ca2c <memmove>
 800d924:	68a3      	ldr	r3, [r4, #8]
 800d926:	1b9b      	subs	r3, r3, r6
 800d928:	60a3      	str	r3, [r4, #8]
 800d92a:	6823      	ldr	r3, [r4, #0]
 800d92c:	4433      	add	r3, r6
 800d92e:	6023      	str	r3, [r4, #0]
 800d930:	2000      	movs	r0, #0
 800d932:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d936:	462a      	mov	r2, r5
 800d938:	f7fe fc14 	bl	800c164 <_realloc_r>
 800d93c:	4606      	mov	r6, r0
 800d93e:	2800      	cmp	r0, #0
 800d940:	d1e0      	bne.n	800d904 <__ssputs_r+0x5c>
 800d942:	6921      	ldr	r1, [r4, #16]
 800d944:	4650      	mov	r0, sl
 800d946:	f7ff f92b 	bl	800cba0 <_free_r>
 800d94a:	230c      	movs	r3, #12
 800d94c:	f8ca 3000 	str.w	r3, [sl]
 800d950:	89a3      	ldrh	r3, [r4, #12]
 800d952:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d956:	81a3      	strh	r3, [r4, #12]
 800d958:	f04f 30ff 	mov.w	r0, #4294967295
 800d95c:	e7e9      	b.n	800d932 <__ssputs_r+0x8a>
	...

0800d960 <_svfiprintf_r>:
 800d960:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d964:	4698      	mov	r8, r3
 800d966:	898b      	ldrh	r3, [r1, #12]
 800d968:	061b      	lsls	r3, r3, #24
 800d96a:	b09d      	sub	sp, #116	@ 0x74
 800d96c:	4607      	mov	r7, r0
 800d96e:	460d      	mov	r5, r1
 800d970:	4614      	mov	r4, r2
 800d972:	d510      	bpl.n	800d996 <_svfiprintf_r+0x36>
 800d974:	690b      	ldr	r3, [r1, #16]
 800d976:	b973      	cbnz	r3, 800d996 <_svfiprintf_r+0x36>
 800d978:	2140      	movs	r1, #64	@ 0x40
 800d97a:	f7fe fb67 	bl	800c04c <_malloc_r>
 800d97e:	6028      	str	r0, [r5, #0]
 800d980:	6128      	str	r0, [r5, #16]
 800d982:	b930      	cbnz	r0, 800d992 <_svfiprintf_r+0x32>
 800d984:	230c      	movs	r3, #12
 800d986:	603b      	str	r3, [r7, #0]
 800d988:	f04f 30ff 	mov.w	r0, #4294967295
 800d98c:	b01d      	add	sp, #116	@ 0x74
 800d98e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d992:	2340      	movs	r3, #64	@ 0x40
 800d994:	616b      	str	r3, [r5, #20]
 800d996:	2300      	movs	r3, #0
 800d998:	9309      	str	r3, [sp, #36]	@ 0x24
 800d99a:	2320      	movs	r3, #32
 800d99c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d9a0:	f8cd 800c 	str.w	r8, [sp, #12]
 800d9a4:	2330      	movs	r3, #48	@ 0x30
 800d9a6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800db44 <_svfiprintf_r+0x1e4>
 800d9aa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d9ae:	f04f 0901 	mov.w	r9, #1
 800d9b2:	4623      	mov	r3, r4
 800d9b4:	469a      	mov	sl, r3
 800d9b6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d9ba:	b10a      	cbz	r2, 800d9c0 <_svfiprintf_r+0x60>
 800d9bc:	2a25      	cmp	r2, #37	@ 0x25
 800d9be:	d1f9      	bne.n	800d9b4 <_svfiprintf_r+0x54>
 800d9c0:	ebba 0b04 	subs.w	fp, sl, r4
 800d9c4:	d00b      	beq.n	800d9de <_svfiprintf_r+0x7e>
 800d9c6:	465b      	mov	r3, fp
 800d9c8:	4622      	mov	r2, r4
 800d9ca:	4629      	mov	r1, r5
 800d9cc:	4638      	mov	r0, r7
 800d9ce:	f7ff ff6b 	bl	800d8a8 <__ssputs_r>
 800d9d2:	3001      	adds	r0, #1
 800d9d4:	f000 80a7 	beq.w	800db26 <_svfiprintf_r+0x1c6>
 800d9d8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d9da:	445a      	add	r2, fp
 800d9dc:	9209      	str	r2, [sp, #36]	@ 0x24
 800d9de:	f89a 3000 	ldrb.w	r3, [sl]
 800d9e2:	2b00      	cmp	r3, #0
 800d9e4:	f000 809f 	beq.w	800db26 <_svfiprintf_r+0x1c6>
 800d9e8:	2300      	movs	r3, #0
 800d9ea:	f04f 32ff 	mov.w	r2, #4294967295
 800d9ee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d9f2:	f10a 0a01 	add.w	sl, sl, #1
 800d9f6:	9304      	str	r3, [sp, #16]
 800d9f8:	9307      	str	r3, [sp, #28]
 800d9fa:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d9fe:	931a      	str	r3, [sp, #104]	@ 0x68
 800da00:	4654      	mov	r4, sl
 800da02:	2205      	movs	r2, #5
 800da04:	f814 1b01 	ldrb.w	r1, [r4], #1
 800da08:	484e      	ldr	r0, [pc, #312]	@ (800db44 <_svfiprintf_r+0x1e4>)
 800da0a:	f7f2 fc69 	bl	80002e0 <memchr>
 800da0e:	9a04      	ldr	r2, [sp, #16]
 800da10:	b9d8      	cbnz	r0, 800da4a <_svfiprintf_r+0xea>
 800da12:	06d0      	lsls	r0, r2, #27
 800da14:	bf44      	itt	mi
 800da16:	2320      	movmi	r3, #32
 800da18:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800da1c:	0711      	lsls	r1, r2, #28
 800da1e:	bf44      	itt	mi
 800da20:	232b      	movmi	r3, #43	@ 0x2b
 800da22:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800da26:	f89a 3000 	ldrb.w	r3, [sl]
 800da2a:	2b2a      	cmp	r3, #42	@ 0x2a
 800da2c:	d015      	beq.n	800da5a <_svfiprintf_r+0xfa>
 800da2e:	9a07      	ldr	r2, [sp, #28]
 800da30:	4654      	mov	r4, sl
 800da32:	2000      	movs	r0, #0
 800da34:	f04f 0c0a 	mov.w	ip, #10
 800da38:	4621      	mov	r1, r4
 800da3a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800da3e:	3b30      	subs	r3, #48	@ 0x30
 800da40:	2b09      	cmp	r3, #9
 800da42:	d94b      	bls.n	800dadc <_svfiprintf_r+0x17c>
 800da44:	b1b0      	cbz	r0, 800da74 <_svfiprintf_r+0x114>
 800da46:	9207      	str	r2, [sp, #28]
 800da48:	e014      	b.n	800da74 <_svfiprintf_r+0x114>
 800da4a:	eba0 0308 	sub.w	r3, r0, r8
 800da4e:	fa09 f303 	lsl.w	r3, r9, r3
 800da52:	4313      	orrs	r3, r2
 800da54:	9304      	str	r3, [sp, #16]
 800da56:	46a2      	mov	sl, r4
 800da58:	e7d2      	b.n	800da00 <_svfiprintf_r+0xa0>
 800da5a:	9b03      	ldr	r3, [sp, #12]
 800da5c:	1d19      	adds	r1, r3, #4
 800da5e:	681b      	ldr	r3, [r3, #0]
 800da60:	9103      	str	r1, [sp, #12]
 800da62:	2b00      	cmp	r3, #0
 800da64:	bfbb      	ittet	lt
 800da66:	425b      	neglt	r3, r3
 800da68:	f042 0202 	orrlt.w	r2, r2, #2
 800da6c:	9307      	strge	r3, [sp, #28]
 800da6e:	9307      	strlt	r3, [sp, #28]
 800da70:	bfb8      	it	lt
 800da72:	9204      	strlt	r2, [sp, #16]
 800da74:	7823      	ldrb	r3, [r4, #0]
 800da76:	2b2e      	cmp	r3, #46	@ 0x2e
 800da78:	d10a      	bne.n	800da90 <_svfiprintf_r+0x130>
 800da7a:	7863      	ldrb	r3, [r4, #1]
 800da7c:	2b2a      	cmp	r3, #42	@ 0x2a
 800da7e:	d132      	bne.n	800dae6 <_svfiprintf_r+0x186>
 800da80:	9b03      	ldr	r3, [sp, #12]
 800da82:	1d1a      	adds	r2, r3, #4
 800da84:	681b      	ldr	r3, [r3, #0]
 800da86:	9203      	str	r2, [sp, #12]
 800da88:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800da8c:	3402      	adds	r4, #2
 800da8e:	9305      	str	r3, [sp, #20]
 800da90:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800db54 <_svfiprintf_r+0x1f4>
 800da94:	7821      	ldrb	r1, [r4, #0]
 800da96:	2203      	movs	r2, #3
 800da98:	4650      	mov	r0, sl
 800da9a:	f7f2 fc21 	bl	80002e0 <memchr>
 800da9e:	b138      	cbz	r0, 800dab0 <_svfiprintf_r+0x150>
 800daa0:	9b04      	ldr	r3, [sp, #16]
 800daa2:	eba0 000a 	sub.w	r0, r0, sl
 800daa6:	2240      	movs	r2, #64	@ 0x40
 800daa8:	4082      	lsls	r2, r0
 800daaa:	4313      	orrs	r3, r2
 800daac:	3401      	adds	r4, #1
 800daae:	9304      	str	r3, [sp, #16]
 800dab0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dab4:	4824      	ldr	r0, [pc, #144]	@ (800db48 <_svfiprintf_r+0x1e8>)
 800dab6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800daba:	2206      	movs	r2, #6
 800dabc:	f7f2 fc10 	bl	80002e0 <memchr>
 800dac0:	2800      	cmp	r0, #0
 800dac2:	d036      	beq.n	800db32 <_svfiprintf_r+0x1d2>
 800dac4:	4b21      	ldr	r3, [pc, #132]	@ (800db4c <_svfiprintf_r+0x1ec>)
 800dac6:	bb1b      	cbnz	r3, 800db10 <_svfiprintf_r+0x1b0>
 800dac8:	9b03      	ldr	r3, [sp, #12]
 800daca:	3307      	adds	r3, #7
 800dacc:	f023 0307 	bic.w	r3, r3, #7
 800dad0:	3308      	adds	r3, #8
 800dad2:	9303      	str	r3, [sp, #12]
 800dad4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dad6:	4433      	add	r3, r6
 800dad8:	9309      	str	r3, [sp, #36]	@ 0x24
 800dada:	e76a      	b.n	800d9b2 <_svfiprintf_r+0x52>
 800dadc:	fb0c 3202 	mla	r2, ip, r2, r3
 800dae0:	460c      	mov	r4, r1
 800dae2:	2001      	movs	r0, #1
 800dae4:	e7a8      	b.n	800da38 <_svfiprintf_r+0xd8>
 800dae6:	2300      	movs	r3, #0
 800dae8:	3401      	adds	r4, #1
 800daea:	9305      	str	r3, [sp, #20]
 800daec:	4619      	mov	r1, r3
 800daee:	f04f 0c0a 	mov.w	ip, #10
 800daf2:	4620      	mov	r0, r4
 800daf4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800daf8:	3a30      	subs	r2, #48	@ 0x30
 800dafa:	2a09      	cmp	r2, #9
 800dafc:	d903      	bls.n	800db06 <_svfiprintf_r+0x1a6>
 800dafe:	2b00      	cmp	r3, #0
 800db00:	d0c6      	beq.n	800da90 <_svfiprintf_r+0x130>
 800db02:	9105      	str	r1, [sp, #20]
 800db04:	e7c4      	b.n	800da90 <_svfiprintf_r+0x130>
 800db06:	fb0c 2101 	mla	r1, ip, r1, r2
 800db0a:	4604      	mov	r4, r0
 800db0c:	2301      	movs	r3, #1
 800db0e:	e7f0      	b.n	800daf2 <_svfiprintf_r+0x192>
 800db10:	ab03      	add	r3, sp, #12
 800db12:	9300      	str	r3, [sp, #0]
 800db14:	462a      	mov	r2, r5
 800db16:	4b0e      	ldr	r3, [pc, #56]	@ (800db50 <_svfiprintf_r+0x1f0>)
 800db18:	a904      	add	r1, sp, #16
 800db1a:	4638      	mov	r0, r7
 800db1c:	f3af 8000 	nop.w
 800db20:	1c42      	adds	r2, r0, #1
 800db22:	4606      	mov	r6, r0
 800db24:	d1d6      	bne.n	800dad4 <_svfiprintf_r+0x174>
 800db26:	89ab      	ldrh	r3, [r5, #12]
 800db28:	065b      	lsls	r3, r3, #25
 800db2a:	f53f af2d 	bmi.w	800d988 <_svfiprintf_r+0x28>
 800db2e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800db30:	e72c      	b.n	800d98c <_svfiprintf_r+0x2c>
 800db32:	ab03      	add	r3, sp, #12
 800db34:	9300      	str	r3, [sp, #0]
 800db36:	462a      	mov	r2, r5
 800db38:	4b05      	ldr	r3, [pc, #20]	@ (800db50 <_svfiprintf_r+0x1f0>)
 800db3a:	a904      	add	r1, sp, #16
 800db3c:	4638      	mov	r0, r7
 800db3e:	f000 f9bb 	bl	800deb8 <_printf_i>
 800db42:	e7ed      	b.n	800db20 <_svfiprintf_r+0x1c0>
 800db44:	0801bc71 	.word	0x0801bc71
 800db48:	0801bc7b 	.word	0x0801bc7b
 800db4c:	00000000 	.word	0x00000000
 800db50:	0800d8a9 	.word	0x0800d8a9
 800db54:	0801bc77 	.word	0x0801bc77

0800db58 <__sfputc_r>:
 800db58:	6893      	ldr	r3, [r2, #8]
 800db5a:	3b01      	subs	r3, #1
 800db5c:	2b00      	cmp	r3, #0
 800db5e:	b410      	push	{r4}
 800db60:	6093      	str	r3, [r2, #8]
 800db62:	da08      	bge.n	800db76 <__sfputc_r+0x1e>
 800db64:	6994      	ldr	r4, [r2, #24]
 800db66:	42a3      	cmp	r3, r4
 800db68:	db01      	blt.n	800db6e <__sfputc_r+0x16>
 800db6a:	290a      	cmp	r1, #10
 800db6c:	d103      	bne.n	800db76 <__sfputc_r+0x1e>
 800db6e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800db72:	f7fe bec6 	b.w	800c902 <__swbuf_r>
 800db76:	6813      	ldr	r3, [r2, #0]
 800db78:	1c58      	adds	r0, r3, #1
 800db7a:	6010      	str	r0, [r2, #0]
 800db7c:	7019      	strb	r1, [r3, #0]
 800db7e:	4608      	mov	r0, r1
 800db80:	f85d 4b04 	ldr.w	r4, [sp], #4
 800db84:	4770      	bx	lr

0800db86 <__sfputs_r>:
 800db86:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db88:	4606      	mov	r6, r0
 800db8a:	460f      	mov	r7, r1
 800db8c:	4614      	mov	r4, r2
 800db8e:	18d5      	adds	r5, r2, r3
 800db90:	42ac      	cmp	r4, r5
 800db92:	d101      	bne.n	800db98 <__sfputs_r+0x12>
 800db94:	2000      	movs	r0, #0
 800db96:	e007      	b.n	800dba8 <__sfputs_r+0x22>
 800db98:	f814 1b01 	ldrb.w	r1, [r4], #1
 800db9c:	463a      	mov	r2, r7
 800db9e:	4630      	mov	r0, r6
 800dba0:	f7ff ffda 	bl	800db58 <__sfputc_r>
 800dba4:	1c43      	adds	r3, r0, #1
 800dba6:	d1f3      	bne.n	800db90 <__sfputs_r+0xa>
 800dba8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800dbac <_vfiprintf_r>:
 800dbac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dbb0:	460d      	mov	r5, r1
 800dbb2:	b09d      	sub	sp, #116	@ 0x74
 800dbb4:	4614      	mov	r4, r2
 800dbb6:	4698      	mov	r8, r3
 800dbb8:	4606      	mov	r6, r0
 800dbba:	b118      	cbz	r0, 800dbc4 <_vfiprintf_r+0x18>
 800dbbc:	6a03      	ldr	r3, [r0, #32]
 800dbbe:	b90b      	cbnz	r3, 800dbc4 <_vfiprintf_r+0x18>
 800dbc0:	f7fe fd96 	bl	800c6f0 <__sinit>
 800dbc4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800dbc6:	07d9      	lsls	r1, r3, #31
 800dbc8:	d405      	bmi.n	800dbd6 <_vfiprintf_r+0x2a>
 800dbca:	89ab      	ldrh	r3, [r5, #12]
 800dbcc:	059a      	lsls	r2, r3, #22
 800dbce:	d402      	bmi.n	800dbd6 <_vfiprintf_r+0x2a>
 800dbd0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800dbd2:	f7fe ffce 	bl	800cb72 <__retarget_lock_acquire_recursive>
 800dbd6:	89ab      	ldrh	r3, [r5, #12]
 800dbd8:	071b      	lsls	r3, r3, #28
 800dbda:	d501      	bpl.n	800dbe0 <_vfiprintf_r+0x34>
 800dbdc:	692b      	ldr	r3, [r5, #16]
 800dbde:	b99b      	cbnz	r3, 800dc08 <_vfiprintf_r+0x5c>
 800dbe0:	4629      	mov	r1, r5
 800dbe2:	4630      	mov	r0, r6
 800dbe4:	f7fe fecc 	bl	800c980 <__swsetup_r>
 800dbe8:	b170      	cbz	r0, 800dc08 <_vfiprintf_r+0x5c>
 800dbea:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800dbec:	07dc      	lsls	r4, r3, #31
 800dbee:	d504      	bpl.n	800dbfa <_vfiprintf_r+0x4e>
 800dbf0:	f04f 30ff 	mov.w	r0, #4294967295
 800dbf4:	b01d      	add	sp, #116	@ 0x74
 800dbf6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dbfa:	89ab      	ldrh	r3, [r5, #12]
 800dbfc:	0598      	lsls	r0, r3, #22
 800dbfe:	d4f7      	bmi.n	800dbf0 <_vfiprintf_r+0x44>
 800dc00:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800dc02:	f7fe ffb7 	bl	800cb74 <__retarget_lock_release_recursive>
 800dc06:	e7f3      	b.n	800dbf0 <_vfiprintf_r+0x44>
 800dc08:	2300      	movs	r3, #0
 800dc0a:	9309      	str	r3, [sp, #36]	@ 0x24
 800dc0c:	2320      	movs	r3, #32
 800dc0e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800dc12:	f8cd 800c 	str.w	r8, [sp, #12]
 800dc16:	2330      	movs	r3, #48	@ 0x30
 800dc18:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ddc8 <_vfiprintf_r+0x21c>
 800dc1c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800dc20:	f04f 0901 	mov.w	r9, #1
 800dc24:	4623      	mov	r3, r4
 800dc26:	469a      	mov	sl, r3
 800dc28:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dc2c:	b10a      	cbz	r2, 800dc32 <_vfiprintf_r+0x86>
 800dc2e:	2a25      	cmp	r2, #37	@ 0x25
 800dc30:	d1f9      	bne.n	800dc26 <_vfiprintf_r+0x7a>
 800dc32:	ebba 0b04 	subs.w	fp, sl, r4
 800dc36:	d00b      	beq.n	800dc50 <_vfiprintf_r+0xa4>
 800dc38:	465b      	mov	r3, fp
 800dc3a:	4622      	mov	r2, r4
 800dc3c:	4629      	mov	r1, r5
 800dc3e:	4630      	mov	r0, r6
 800dc40:	f7ff ffa1 	bl	800db86 <__sfputs_r>
 800dc44:	3001      	adds	r0, #1
 800dc46:	f000 80a7 	beq.w	800dd98 <_vfiprintf_r+0x1ec>
 800dc4a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dc4c:	445a      	add	r2, fp
 800dc4e:	9209      	str	r2, [sp, #36]	@ 0x24
 800dc50:	f89a 3000 	ldrb.w	r3, [sl]
 800dc54:	2b00      	cmp	r3, #0
 800dc56:	f000 809f 	beq.w	800dd98 <_vfiprintf_r+0x1ec>
 800dc5a:	2300      	movs	r3, #0
 800dc5c:	f04f 32ff 	mov.w	r2, #4294967295
 800dc60:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dc64:	f10a 0a01 	add.w	sl, sl, #1
 800dc68:	9304      	str	r3, [sp, #16]
 800dc6a:	9307      	str	r3, [sp, #28]
 800dc6c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800dc70:	931a      	str	r3, [sp, #104]	@ 0x68
 800dc72:	4654      	mov	r4, sl
 800dc74:	2205      	movs	r2, #5
 800dc76:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dc7a:	4853      	ldr	r0, [pc, #332]	@ (800ddc8 <_vfiprintf_r+0x21c>)
 800dc7c:	f7f2 fb30 	bl	80002e0 <memchr>
 800dc80:	9a04      	ldr	r2, [sp, #16]
 800dc82:	b9d8      	cbnz	r0, 800dcbc <_vfiprintf_r+0x110>
 800dc84:	06d1      	lsls	r1, r2, #27
 800dc86:	bf44      	itt	mi
 800dc88:	2320      	movmi	r3, #32
 800dc8a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dc8e:	0713      	lsls	r3, r2, #28
 800dc90:	bf44      	itt	mi
 800dc92:	232b      	movmi	r3, #43	@ 0x2b
 800dc94:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dc98:	f89a 3000 	ldrb.w	r3, [sl]
 800dc9c:	2b2a      	cmp	r3, #42	@ 0x2a
 800dc9e:	d015      	beq.n	800dccc <_vfiprintf_r+0x120>
 800dca0:	9a07      	ldr	r2, [sp, #28]
 800dca2:	4654      	mov	r4, sl
 800dca4:	2000      	movs	r0, #0
 800dca6:	f04f 0c0a 	mov.w	ip, #10
 800dcaa:	4621      	mov	r1, r4
 800dcac:	f811 3b01 	ldrb.w	r3, [r1], #1
 800dcb0:	3b30      	subs	r3, #48	@ 0x30
 800dcb2:	2b09      	cmp	r3, #9
 800dcb4:	d94b      	bls.n	800dd4e <_vfiprintf_r+0x1a2>
 800dcb6:	b1b0      	cbz	r0, 800dce6 <_vfiprintf_r+0x13a>
 800dcb8:	9207      	str	r2, [sp, #28]
 800dcba:	e014      	b.n	800dce6 <_vfiprintf_r+0x13a>
 800dcbc:	eba0 0308 	sub.w	r3, r0, r8
 800dcc0:	fa09 f303 	lsl.w	r3, r9, r3
 800dcc4:	4313      	orrs	r3, r2
 800dcc6:	9304      	str	r3, [sp, #16]
 800dcc8:	46a2      	mov	sl, r4
 800dcca:	e7d2      	b.n	800dc72 <_vfiprintf_r+0xc6>
 800dccc:	9b03      	ldr	r3, [sp, #12]
 800dcce:	1d19      	adds	r1, r3, #4
 800dcd0:	681b      	ldr	r3, [r3, #0]
 800dcd2:	9103      	str	r1, [sp, #12]
 800dcd4:	2b00      	cmp	r3, #0
 800dcd6:	bfbb      	ittet	lt
 800dcd8:	425b      	neglt	r3, r3
 800dcda:	f042 0202 	orrlt.w	r2, r2, #2
 800dcde:	9307      	strge	r3, [sp, #28]
 800dce0:	9307      	strlt	r3, [sp, #28]
 800dce2:	bfb8      	it	lt
 800dce4:	9204      	strlt	r2, [sp, #16]
 800dce6:	7823      	ldrb	r3, [r4, #0]
 800dce8:	2b2e      	cmp	r3, #46	@ 0x2e
 800dcea:	d10a      	bne.n	800dd02 <_vfiprintf_r+0x156>
 800dcec:	7863      	ldrb	r3, [r4, #1]
 800dcee:	2b2a      	cmp	r3, #42	@ 0x2a
 800dcf0:	d132      	bne.n	800dd58 <_vfiprintf_r+0x1ac>
 800dcf2:	9b03      	ldr	r3, [sp, #12]
 800dcf4:	1d1a      	adds	r2, r3, #4
 800dcf6:	681b      	ldr	r3, [r3, #0]
 800dcf8:	9203      	str	r2, [sp, #12]
 800dcfa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800dcfe:	3402      	adds	r4, #2
 800dd00:	9305      	str	r3, [sp, #20]
 800dd02:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ddd8 <_vfiprintf_r+0x22c>
 800dd06:	7821      	ldrb	r1, [r4, #0]
 800dd08:	2203      	movs	r2, #3
 800dd0a:	4650      	mov	r0, sl
 800dd0c:	f7f2 fae8 	bl	80002e0 <memchr>
 800dd10:	b138      	cbz	r0, 800dd22 <_vfiprintf_r+0x176>
 800dd12:	9b04      	ldr	r3, [sp, #16]
 800dd14:	eba0 000a 	sub.w	r0, r0, sl
 800dd18:	2240      	movs	r2, #64	@ 0x40
 800dd1a:	4082      	lsls	r2, r0
 800dd1c:	4313      	orrs	r3, r2
 800dd1e:	3401      	adds	r4, #1
 800dd20:	9304      	str	r3, [sp, #16]
 800dd22:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dd26:	4829      	ldr	r0, [pc, #164]	@ (800ddcc <_vfiprintf_r+0x220>)
 800dd28:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800dd2c:	2206      	movs	r2, #6
 800dd2e:	f7f2 fad7 	bl	80002e0 <memchr>
 800dd32:	2800      	cmp	r0, #0
 800dd34:	d03f      	beq.n	800ddb6 <_vfiprintf_r+0x20a>
 800dd36:	4b26      	ldr	r3, [pc, #152]	@ (800ddd0 <_vfiprintf_r+0x224>)
 800dd38:	bb1b      	cbnz	r3, 800dd82 <_vfiprintf_r+0x1d6>
 800dd3a:	9b03      	ldr	r3, [sp, #12]
 800dd3c:	3307      	adds	r3, #7
 800dd3e:	f023 0307 	bic.w	r3, r3, #7
 800dd42:	3308      	adds	r3, #8
 800dd44:	9303      	str	r3, [sp, #12]
 800dd46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dd48:	443b      	add	r3, r7
 800dd4a:	9309      	str	r3, [sp, #36]	@ 0x24
 800dd4c:	e76a      	b.n	800dc24 <_vfiprintf_r+0x78>
 800dd4e:	fb0c 3202 	mla	r2, ip, r2, r3
 800dd52:	460c      	mov	r4, r1
 800dd54:	2001      	movs	r0, #1
 800dd56:	e7a8      	b.n	800dcaa <_vfiprintf_r+0xfe>
 800dd58:	2300      	movs	r3, #0
 800dd5a:	3401      	adds	r4, #1
 800dd5c:	9305      	str	r3, [sp, #20]
 800dd5e:	4619      	mov	r1, r3
 800dd60:	f04f 0c0a 	mov.w	ip, #10
 800dd64:	4620      	mov	r0, r4
 800dd66:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dd6a:	3a30      	subs	r2, #48	@ 0x30
 800dd6c:	2a09      	cmp	r2, #9
 800dd6e:	d903      	bls.n	800dd78 <_vfiprintf_r+0x1cc>
 800dd70:	2b00      	cmp	r3, #0
 800dd72:	d0c6      	beq.n	800dd02 <_vfiprintf_r+0x156>
 800dd74:	9105      	str	r1, [sp, #20]
 800dd76:	e7c4      	b.n	800dd02 <_vfiprintf_r+0x156>
 800dd78:	fb0c 2101 	mla	r1, ip, r1, r2
 800dd7c:	4604      	mov	r4, r0
 800dd7e:	2301      	movs	r3, #1
 800dd80:	e7f0      	b.n	800dd64 <_vfiprintf_r+0x1b8>
 800dd82:	ab03      	add	r3, sp, #12
 800dd84:	9300      	str	r3, [sp, #0]
 800dd86:	462a      	mov	r2, r5
 800dd88:	4b12      	ldr	r3, [pc, #72]	@ (800ddd4 <_vfiprintf_r+0x228>)
 800dd8a:	a904      	add	r1, sp, #16
 800dd8c:	4630      	mov	r0, r6
 800dd8e:	f3af 8000 	nop.w
 800dd92:	4607      	mov	r7, r0
 800dd94:	1c78      	adds	r0, r7, #1
 800dd96:	d1d6      	bne.n	800dd46 <_vfiprintf_r+0x19a>
 800dd98:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800dd9a:	07d9      	lsls	r1, r3, #31
 800dd9c:	d405      	bmi.n	800ddaa <_vfiprintf_r+0x1fe>
 800dd9e:	89ab      	ldrh	r3, [r5, #12]
 800dda0:	059a      	lsls	r2, r3, #22
 800dda2:	d402      	bmi.n	800ddaa <_vfiprintf_r+0x1fe>
 800dda4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800dda6:	f7fe fee5 	bl	800cb74 <__retarget_lock_release_recursive>
 800ddaa:	89ab      	ldrh	r3, [r5, #12]
 800ddac:	065b      	lsls	r3, r3, #25
 800ddae:	f53f af1f 	bmi.w	800dbf0 <_vfiprintf_r+0x44>
 800ddb2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ddb4:	e71e      	b.n	800dbf4 <_vfiprintf_r+0x48>
 800ddb6:	ab03      	add	r3, sp, #12
 800ddb8:	9300      	str	r3, [sp, #0]
 800ddba:	462a      	mov	r2, r5
 800ddbc:	4b05      	ldr	r3, [pc, #20]	@ (800ddd4 <_vfiprintf_r+0x228>)
 800ddbe:	a904      	add	r1, sp, #16
 800ddc0:	4630      	mov	r0, r6
 800ddc2:	f000 f879 	bl	800deb8 <_printf_i>
 800ddc6:	e7e4      	b.n	800dd92 <_vfiprintf_r+0x1e6>
 800ddc8:	0801bc71 	.word	0x0801bc71
 800ddcc:	0801bc7b 	.word	0x0801bc7b
 800ddd0:	00000000 	.word	0x00000000
 800ddd4:	0800db87 	.word	0x0800db87
 800ddd8:	0801bc77 	.word	0x0801bc77

0800dddc <_printf_common>:
 800dddc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dde0:	4616      	mov	r6, r2
 800dde2:	4698      	mov	r8, r3
 800dde4:	688a      	ldr	r2, [r1, #8]
 800dde6:	690b      	ldr	r3, [r1, #16]
 800dde8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ddec:	4293      	cmp	r3, r2
 800ddee:	bfb8      	it	lt
 800ddf0:	4613      	movlt	r3, r2
 800ddf2:	6033      	str	r3, [r6, #0]
 800ddf4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ddf8:	4607      	mov	r7, r0
 800ddfa:	460c      	mov	r4, r1
 800ddfc:	b10a      	cbz	r2, 800de02 <_printf_common+0x26>
 800ddfe:	3301      	adds	r3, #1
 800de00:	6033      	str	r3, [r6, #0]
 800de02:	6823      	ldr	r3, [r4, #0]
 800de04:	0699      	lsls	r1, r3, #26
 800de06:	bf42      	ittt	mi
 800de08:	6833      	ldrmi	r3, [r6, #0]
 800de0a:	3302      	addmi	r3, #2
 800de0c:	6033      	strmi	r3, [r6, #0]
 800de0e:	6825      	ldr	r5, [r4, #0]
 800de10:	f015 0506 	ands.w	r5, r5, #6
 800de14:	d106      	bne.n	800de24 <_printf_common+0x48>
 800de16:	f104 0a19 	add.w	sl, r4, #25
 800de1a:	68e3      	ldr	r3, [r4, #12]
 800de1c:	6832      	ldr	r2, [r6, #0]
 800de1e:	1a9b      	subs	r3, r3, r2
 800de20:	42ab      	cmp	r3, r5
 800de22:	dc26      	bgt.n	800de72 <_printf_common+0x96>
 800de24:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800de28:	6822      	ldr	r2, [r4, #0]
 800de2a:	3b00      	subs	r3, #0
 800de2c:	bf18      	it	ne
 800de2e:	2301      	movne	r3, #1
 800de30:	0692      	lsls	r2, r2, #26
 800de32:	d42b      	bmi.n	800de8c <_printf_common+0xb0>
 800de34:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800de38:	4641      	mov	r1, r8
 800de3a:	4638      	mov	r0, r7
 800de3c:	47c8      	blx	r9
 800de3e:	3001      	adds	r0, #1
 800de40:	d01e      	beq.n	800de80 <_printf_common+0xa4>
 800de42:	6823      	ldr	r3, [r4, #0]
 800de44:	6922      	ldr	r2, [r4, #16]
 800de46:	f003 0306 	and.w	r3, r3, #6
 800de4a:	2b04      	cmp	r3, #4
 800de4c:	bf02      	ittt	eq
 800de4e:	68e5      	ldreq	r5, [r4, #12]
 800de50:	6833      	ldreq	r3, [r6, #0]
 800de52:	1aed      	subeq	r5, r5, r3
 800de54:	68a3      	ldr	r3, [r4, #8]
 800de56:	bf0c      	ite	eq
 800de58:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800de5c:	2500      	movne	r5, #0
 800de5e:	4293      	cmp	r3, r2
 800de60:	bfc4      	itt	gt
 800de62:	1a9b      	subgt	r3, r3, r2
 800de64:	18ed      	addgt	r5, r5, r3
 800de66:	2600      	movs	r6, #0
 800de68:	341a      	adds	r4, #26
 800de6a:	42b5      	cmp	r5, r6
 800de6c:	d11a      	bne.n	800dea4 <_printf_common+0xc8>
 800de6e:	2000      	movs	r0, #0
 800de70:	e008      	b.n	800de84 <_printf_common+0xa8>
 800de72:	2301      	movs	r3, #1
 800de74:	4652      	mov	r2, sl
 800de76:	4641      	mov	r1, r8
 800de78:	4638      	mov	r0, r7
 800de7a:	47c8      	blx	r9
 800de7c:	3001      	adds	r0, #1
 800de7e:	d103      	bne.n	800de88 <_printf_common+0xac>
 800de80:	f04f 30ff 	mov.w	r0, #4294967295
 800de84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800de88:	3501      	adds	r5, #1
 800de8a:	e7c6      	b.n	800de1a <_printf_common+0x3e>
 800de8c:	18e1      	adds	r1, r4, r3
 800de8e:	1c5a      	adds	r2, r3, #1
 800de90:	2030      	movs	r0, #48	@ 0x30
 800de92:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800de96:	4422      	add	r2, r4
 800de98:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800de9c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800dea0:	3302      	adds	r3, #2
 800dea2:	e7c7      	b.n	800de34 <_printf_common+0x58>
 800dea4:	2301      	movs	r3, #1
 800dea6:	4622      	mov	r2, r4
 800dea8:	4641      	mov	r1, r8
 800deaa:	4638      	mov	r0, r7
 800deac:	47c8      	blx	r9
 800deae:	3001      	adds	r0, #1
 800deb0:	d0e6      	beq.n	800de80 <_printf_common+0xa4>
 800deb2:	3601      	adds	r6, #1
 800deb4:	e7d9      	b.n	800de6a <_printf_common+0x8e>
	...

0800deb8 <_printf_i>:
 800deb8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800debc:	7e0f      	ldrb	r7, [r1, #24]
 800debe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800dec0:	2f78      	cmp	r7, #120	@ 0x78
 800dec2:	4691      	mov	r9, r2
 800dec4:	4680      	mov	r8, r0
 800dec6:	460c      	mov	r4, r1
 800dec8:	469a      	mov	sl, r3
 800deca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800dece:	d807      	bhi.n	800dee0 <_printf_i+0x28>
 800ded0:	2f62      	cmp	r7, #98	@ 0x62
 800ded2:	d80a      	bhi.n	800deea <_printf_i+0x32>
 800ded4:	2f00      	cmp	r7, #0
 800ded6:	f000 80d2 	beq.w	800e07e <_printf_i+0x1c6>
 800deda:	2f58      	cmp	r7, #88	@ 0x58
 800dedc:	f000 80b9 	beq.w	800e052 <_printf_i+0x19a>
 800dee0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800dee4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800dee8:	e03a      	b.n	800df60 <_printf_i+0xa8>
 800deea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800deee:	2b15      	cmp	r3, #21
 800def0:	d8f6      	bhi.n	800dee0 <_printf_i+0x28>
 800def2:	a101      	add	r1, pc, #4	@ (adr r1, 800def8 <_printf_i+0x40>)
 800def4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800def8:	0800df51 	.word	0x0800df51
 800defc:	0800df65 	.word	0x0800df65
 800df00:	0800dee1 	.word	0x0800dee1
 800df04:	0800dee1 	.word	0x0800dee1
 800df08:	0800dee1 	.word	0x0800dee1
 800df0c:	0800dee1 	.word	0x0800dee1
 800df10:	0800df65 	.word	0x0800df65
 800df14:	0800dee1 	.word	0x0800dee1
 800df18:	0800dee1 	.word	0x0800dee1
 800df1c:	0800dee1 	.word	0x0800dee1
 800df20:	0800dee1 	.word	0x0800dee1
 800df24:	0800e065 	.word	0x0800e065
 800df28:	0800df8f 	.word	0x0800df8f
 800df2c:	0800e01f 	.word	0x0800e01f
 800df30:	0800dee1 	.word	0x0800dee1
 800df34:	0800dee1 	.word	0x0800dee1
 800df38:	0800e087 	.word	0x0800e087
 800df3c:	0800dee1 	.word	0x0800dee1
 800df40:	0800df8f 	.word	0x0800df8f
 800df44:	0800dee1 	.word	0x0800dee1
 800df48:	0800dee1 	.word	0x0800dee1
 800df4c:	0800e027 	.word	0x0800e027
 800df50:	6833      	ldr	r3, [r6, #0]
 800df52:	1d1a      	adds	r2, r3, #4
 800df54:	681b      	ldr	r3, [r3, #0]
 800df56:	6032      	str	r2, [r6, #0]
 800df58:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800df5c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800df60:	2301      	movs	r3, #1
 800df62:	e09d      	b.n	800e0a0 <_printf_i+0x1e8>
 800df64:	6833      	ldr	r3, [r6, #0]
 800df66:	6820      	ldr	r0, [r4, #0]
 800df68:	1d19      	adds	r1, r3, #4
 800df6a:	6031      	str	r1, [r6, #0]
 800df6c:	0606      	lsls	r6, r0, #24
 800df6e:	d501      	bpl.n	800df74 <_printf_i+0xbc>
 800df70:	681d      	ldr	r5, [r3, #0]
 800df72:	e003      	b.n	800df7c <_printf_i+0xc4>
 800df74:	0645      	lsls	r5, r0, #25
 800df76:	d5fb      	bpl.n	800df70 <_printf_i+0xb8>
 800df78:	f9b3 5000 	ldrsh.w	r5, [r3]
 800df7c:	2d00      	cmp	r5, #0
 800df7e:	da03      	bge.n	800df88 <_printf_i+0xd0>
 800df80:	232d      	movs	r3, #45	@ 0x2d
 800df82:	426d      	negs	r5, r5
 800df84:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800df88:	4859      	ldr	r0, [pc, #356]	@ (800e0f0 <_printf_i+0x238>)
 800df8a:	230a      	movs	r3, #10
 800df8c:	e011      	b.n	800dfb2 <_printf_i+0xfa>
 800df8e:	6821      	ldr	r1, [r4, #0]
 800df90:	6833      	ldr	r3, [r6, #0]
 800df92:	0608      	lsls	r0, r1, #24
 800df94:	f853 5b04 	ldr.w	r5, [r3], #4
 800df98:	d402      	bmi.n	800dfa0 <_printf_i+0xe8>
 800df9a:	0649      	lsls	r1, r1, #25
 800df9c:	bf48      	it	mi
 800df9e:	b2ad      	uxthmi	r5, r5
 800dfa0:	2f6f      	cmp	r7, #111	@ 0x6f
 800dfa2:	4853      	ldr	r0, [pc, #332]	@ (800e0f0 <_printf_i+0x238>)
 800dfa4:	6033      	str	r3, [r6, #0]
 800dfa6:	bf14      	ite	ne
 800dfa8:	230a      	movne	r3, #10
 800dfaa:	2308      	moveq	r3, #8
 800dfac:	2100      	movs	r1, #0
 800dfae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800dfb2:	6866      	ldr	r6, [r4, #4]
 800dfb4:	60a6      	str	r6, [r4, #8]
 800dfb6:	2e00      	cmp	r6, #0
 800dfb8:	bfa2      	ittt	ge
 800dfba:	6821      	ldrge	r1, [r4, #0]
 800dfbc:	f021 0104 	bicge.w	r1, r1, #4
 800dfc0:	6021      	strge	r1, [r4, #0]
 800dfc2:	b90d      	cbnz	r5, 800dfc8 <_printf_i+0x110>
 800dfc4:	2e00      	cmp	r6, #0
 800dfc6:	d04b      	beq.n	800e060 <_printf_i+0x1a8>
 800dfc8:	4616      	mov	r6, r2
 800dfca:	fbb5 f1f3 	udiv	r1, r5, r3
 800dfce:	fb03 5711 	mls	r7, r3, r1, r5
 800dfd2:	5dc7      	ldrb	r7, [r0, r7]
 800dfd4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800dfd8:	462f      	mov	r7, r5
 800dfda:	42bb      	cmp	r3, r7
 800dfdc:	460d      	mov	r5, r1
 800dfde:	d9f4      	bls.n	800dfca <_printf_i+0x112>
 800dfe0:	2b08      	cmp	r3, #8
 800dfe2:	d10b      	bne.n	800dffc <_printf_i+0x144>
 800dfe4:	6823      	ldr	r3, [r4, #0]
 800dfe6:	07df      	lsls	r7, r3, #31
 800dfe8:	d508      	bpl.n	800dffc <_printf_i+0x144>
 800dfea:	6923      	ldr	r3, [r4, #16]
 800dfec:	6861      	ldr	r1, [r4, #4]
 800dfee:	4299      	cmp	r1, r3
 800dff0:	bfde      	ittt	le
 800dff2:	2330      	movle	r3, #48	@ 0x30
 800dff4:	f806 3c01 	strble.w	r3, [r6, #-1]
 800dff8:	f106 36ff 	addle.w	r6, r6, #4294967295
 800dffc:	1b92      	subs	r2, r2, r6
 800dffe:	6122      	str	r2, [r4, #16]
 800e000:	f8cd a000 	str.w	sl, [sp]
 800e004:	464b      	mov	r3, r9
 800e006:	aa03      	add	r2, sp, #12
 800e008:	4621      	mov	r1, r4
 800e00a:	4640      	mov	r0, r8
 800e00c:	f7ff fee6 	bl	800dddc <_printf_common>
 800e010:	3001      	adds	r0, #1
 800e012:	d14a      	bne.n	800e0aa <_printf_i+0x1f2>
 800e014:	f04f 30ff 	mov.w	r0, #4294967295
 800e018:	b004      	add	sp, #16
 800e01a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e01e:	6823      	ldr	r3, [r4, #0]
 800e020:	f043 0320 	orr.w	r3, r3, #32
 800e024:	6023      	str	r3, [r4, #0]
 800e026:	4833      	ldr	r0, [pc, #204]	@ (800e0f4 <_printf_i+0x23c>)
 800e028:	2778      	movs	r7, #120	@ 0x78
 800e02a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800e02e:	6823      	ldr	r3, [r4, #0]
 800e030:	6831      	ldr	r1, [r6, #0]
 800e032:	061f      	lsls	r7, r3, #24
 800e034:	f851 5b04 	ldr.w	r5, [r1], #4
 800e038:	d402      	bmi.n	800e040 <_printf_i+0x188>
 800e03a:	065f      	lsls	r7, r3, #25
 800e03c:	bf48      	it	mi
 800e03e:	b2ad      	uxthmi	r5, r5
 800e040:	6031      	str	r1, [r6, #0]
 800e042:	07d9      	lsls	r1, r3, #31
 800e044:	bf44      	itt	mi
 800e046:	f043 0320 	orrmi.w	r3, r3, #32
 800e04a:	6023      	strmi	r3, [r4, #0]
 800e04c:	b11d      	cbz	r5, 800e056 <_printf_i+0x19e>
 800e04e:	2310      	movs	r3, #16
 800e050:	e7ac      	b.n	800dfac <_printf_i+0xf4>
 800e052:	4827      	ldr	r0, [pc, #156]	@ (800e0f0 <_printf_i+0x238>)
 800e054:	e7e9      	b.n	800e02a <_printf_i+0x172>
 800e056:	6823      	ldr	r3, [r4, #0]
 800e058:	f023 0320 	bic.w	r3, r3, #32
 800e05c:	6023      	str	r3, [r4, #0]
 800e05e:	e7f6      	b.n	800e04e <_printf_i+0x196>
 800e060:	4616      	mov	r6, r2
 800e062:	e7bd      	b.n	800dfe0 <_printf_i+0x128>
 800e064:	6833      	ldr	r3, [r6, #0]
 800e066:	6825      	ldr	r5, [r4, #0]
 800e068:	6961      	ldr	r1, [r4, #20]
 800e06a:	1d18      	adds	r0, r3, #4
 800e06c:	6030      	str	r0, [r6, #0]
 800e06e:	062e      	lsls	r6, r5, #24
 800e070:	681b      	ldr	r3, [r3, #0]
 800e072:	d501      	bpl.n	800e078 <_printf_i+0x1c0>
 800e074:	6019      	str	r1, [r3, #0]
 800e076:	e002      	b.n	800e07e <_printf_i+0x1c6>
 800e078:	0668      	lsls	r0, r5, #25
 800e07a:	d5fb      	bpl.n	800e074 <_printf_i+0x1bc>
 800e07c:	8019      	strh	r1, [r3, #0]
 800e07e:	2300      	movs	r3, #0
 800e080:	6123      	str	r3, [r4, #16]
 800e082:	4616      	mov	r6, r2
 800e084:	e7bc      	b.n	800e000 <_printf_i+0x148>
 800e086:	6833      	ldr	r3, [r6, #0]
 800e088:	1d1a      	adds	r2, r3, #4
 800e08a:	6032      	str	r2, [r6, #0]
 800e08c:	681e      	ldr	r6, [r3, #0]
 800e08e:	6862      	ldr	r2, [r4, #4]
 800e090:	2100      	movs	r1, #0
 800e092:	4630      	mov	r0, r6
 800e094:	f7f2 f924 	bl	80002e0 <memchr>
 800e098:	b108      	cbz	r0, 800e09e <_printf_i+0x1e6>
 800e09a:	1b80      	subs	r0, r0, r6
 800e09c:	6060      	str	r0, [r4, #4]
 800e09e:	6863      	ldr	r3, [r4, #4]
 800e0a0:	6123      	str	r3, [r4, #16]
 800e0a2:	2300      	movs	r3, #0
 800e0a4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e0a8:	e7aa      	b.n	800e000 <_printf_i+0x148>
 800e0aa:	6923      	ldr	r3, [r4, #16]
 800e0ac:	4632      	mov	r2, r6
 800e0ae:	4649      	mov	r1, r9
 800e0b0:	4640      	mov	r0, r8
 800e0b2:	47d0      	blx	sl
 800e0b4:	3001      	adds	r0, #1
 800e0b6:	d0ad      	beq.n	800e014 <_printf_i+0x15c>
 800e0b8:	6823      	ldr	r3, [r4, #0]
 800e0ba:	079b      	lsls	r3, r3, #30
 800e0bc:	d413      	bmi.n	800e0e6 <_printf_i+0x22e>
 800e0be:	68e0      	ldr	r0, [r4, #12]
 800e0c0:	9b03      	ldr	r3, [sp, #12]
 800e0c2:	4298      	cmp	r0, r3
 800e0c4:	bfb8      	it	lt
 800e0c6:	4618      	movlt	r0, r3
 800e0c8:	e7a6      	b.n	800e018 <_printf_i+0x160>
 800e0ca:	2301      	movs	r3, #1
 800e0cc:	4632      	mov	r2, r6
 800e0ce:	4649      	mov	r1, r9
 800e0d0:	4640      	mov	r0, r8
 800e0d2:	47d0      	blx	sl
 800e0d4:	3001      	adds	r0, #1
 800e0d6:	d09d      	beq.n	800e014 <_printf_i+0x15c>
 800e0d8:	3501      	adds	r5, #1
 800e0da:	68e3      	ldr	r3, [r4, #12]
 800e0dc:	9903      	ldr	r1, [sp, #12]
 800e0de:	1a5b      	subs	r3, r3, r1
 800e0e0:	42ab      	cmp	r3, r5
 800e0e2:	dcf2      	bgt.n	800e0ca <_printf_i+0x212>
 800e0e4:	e7eb      	b.n	800e0be <_printf_i+0x206>
 800e0e6:	2500      	movs	r5, #0
 800e0e8:	f104 0619 	add.w	r6, r4, #25
 800e0ec:	e7f5      	b.n	800e0da <_printf_i+0x222>
 800e0ee:	bf00      	nop
 800e0f0:	0801bc82 	.word	0x0801bc82
 800e0f4:	0801bc93 	.word	0x0801bc93

0800e0f8 <__sflush_r>:
 800e0f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e0fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e100:	0716      	lsls	r6, r2, #28
 800e102:	4605      	mov	r5, r0
 800e104:	460c      	mov	r4, r1
 800e106:	d454      	bmi.n	800e1b2 <__sflush_r+0xba>
 800e108:	684b      	ldr	r3, [r1, #4]
 800e10a:	2b00      	cmp	r3, #0
 800e10c:	dc02      	bgt.n	800e114 <__sflush_r+0x1c>
 800e10e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800e110:	2b00      	cmp	r3, #0
 800e112:	dd48      	ble.n	800e1a6 <__sflush_r+0xae>
 800e114:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e116:	2e00      	cmp	r6, #0
 800e118:	d045      	beq.n	800e1a6 <__sflush_r+0xae>
 800e11a:	2300      	movs	r3, #0
 800e11c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800e120:	682f      	ldr	r7, [r5, #0]
 800e122:	6a21      	ldr	r1, [r4, #32]
 800e124:	602b      	str	r3, [r5, #0]
 800e126:	d030      	beq.n	800e18a <__sflush_r+0x92>
 800e128:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800e12a:	89a3      	ldrh	r3, [r4, #12]
 800e12c:	0759      	lsls	r1, r3, #29
 800e12e:	d505      	bpl.n	800e13c <__sflush_r+0x44>
 800e130:	6863      	ldr	r3, [r4, #4]
 800e132:	1ad2      	subs	r2, r2, r3
 800e134:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800e136:	b10b      	cbz	r3, 800e13c <__sflush_r+0x44>
 800e138:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800e13a:	1ad2      	subs	r2, r2, r3
 800e13c:	2300      	movs	r3, #0
 800e13e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e140:	6a21      	ldr	r1, [r4, #32]
 800e142:	4628      	mov	r0, r5
 800e144:	47b0      	blx	r6
 800e146:	1c43      	adds	r3, r0, #1
 800e148:	89a3      	ldrh	r3, [r4, #12]
 800e14a:	d106      	bne.n	800e15a <__sflush_r+0x62>
 800e14c:	6829      	ldr	r1, [r5, #0]
 800e14e:	291d      	cmp	r1, #29
 800e150:	d82b      	bhi.n	800e1aa <__sflush_r+0xb2>
 800e152:	4a2a      	ldr	r2, [pc, #168]	@ (800e1fc <__sflush_r+0x104>)
 800e154:	410a      	asrs	r2, r1
 800e156:	07d6      	lsls	r6, r2, #31
 800e158:	d427      	bmi.n	800e1aa <__sflush_r+0xb2>
 800e15a:	2200      	movs	r2, #0
 800e15c:	6062      	str	r2, [r4, #4]
 800e15e:	04d9      	lsls	r1, r3, #19
 800e160:	6922      	ldr	r2, [r4, #16]
 800e162:	6022      	str	r2, [r4, #0]
 800e164:	d504      	bpl.n	800e170 <__sflush_r+0x78>
 800e166:	1c42      	adds	r2, r0, #1
 800e168:	d101      	bne.n	800e16e <__sflush_r+0x76>
 800e16a:	682b      	ldr	r3, [r5, #0]
 800e16c:	b903      	cbnz	r3, 800e170 <__sflush_r+0x78>
 800e16e:	6560      	str	r0, [r4, #84]	@ 0x54
 800e170:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e172:	602f      	str	r7, [r5, #0]
 800e174:	b1b9      	cbz	r1, 800e1a6 <__sflush_r+0xae>
 800e176:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e17a:	4299      	cmp	r1, r3
 800e17c:	d002      	beq.n	800e184 <__sflush_r+0x8c>
 800e17e:	4628      	mov	r0, r5
 800e180:	f7fe fd0e 	bl	800cba0 <_free_r>
 800e184:	2300      	movs	r3, #0
 800e186:	6363      	str	r3, [r4, #52]	@ 0x34
 800e188:	e00d      	b.n	800e1a6 <__sflush_r+0xae>
 800e18a:	2301      	movs	r3, #1
 800e18c:	4628      	mov	r0, r5
 800e18e:	47b0      	blx	r6
 800e190:	4602      	mov	r2, r0
 800e192:	1c50      	adds	r0, r2, #1
 800e194:	d1c9      	bne.n	800e12a <__sflush_r+0x32>
 800e196:	682b      	ldr	r3, [r5, #0]
 800e198:	2b00      	cmp	r3, #0
 800e19a:	d0c6      	beq.n	800e12a <__sflush_r+0x32>
 800e19c:	2b1d      	cmp	r3, #29
 800e19e:	d001      	beq.n	800e1a4 <__sflush_r+0xac>
 800e1a0:	2b16      	cmp	r3, #22
 800e1a2:	d11e      	bne.n	800e1e2 <__sflush_r+0xea>
 800e1a4:	602f      	str	r7, [r5, #0]
 800e1a6:	2000      	movs	r0, #0
 800e1a8:	e022      	b.n	800e1f0 <__sflush_r+0xf8>
 800e1aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e1ae:	b21b      	sxth	r3, r3
 800e1b0:	e01b      	b.n	800e1ea <__sflush_r+0xf2>
 800e1b2:	690f      	ldr	r7, [r1, #16]
 800e1b4:	2f00      	cmp	r7, #0
 800e1b6:	d0f6      	beq.n	800e1a6 <__sflush_r+0xae>
 800e1b8:	0793      	lsls	r3, r2, #30
 800e1ba:	680e      	ldr	r6, [r1, #0]
 800e1bc:	bf08      	it	eq
 800e1be:	694b      	ldreq	r3, [r1, #20]
 800e1c0:	600f      	str	r7, [r1, #0]
 800e1c2:	bf18      	it	ne
 800e1c4:	2300      	movne	r3, #0
 800e1c6:	eba6 0807 	sub.w	r8, r6, r7
 800e1ca:	608b      	str	r3, [r1, #8]
 800e1cc:	f1b8 0f00 	cmp.w	r8, #0
 800e1d0:	dde9      	ble.n	800e1a6 <__sflush_r+0xae>
 800e1d2:	6a21      	ldr	r1, [r4, #32]
 800e1d4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800e1d6:	4643      	mov	r3, r8
 800e1d8:	463a      	mov	r2, r7
 800e1da:	4628      	mov	r0, r5
 800e1dc:	47b0      	blx	r6
 800e1de:	2800      	cmp	r0, #0
 800e1e0:	dc08      	bgt.n	800e1f4 <__sflush_r+0xfc>
 800e1e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e1e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e1ea:	81a3      	strh	r3, [r4, #12]
 800e1ec:	f04f 30ff 	mov.w	r0, #4294967295
 800e1f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e1f4:	4407      	add	r7, r0
 800e1f6:	eba8 0800 	sub.w	r8, r8, r0
 800e1fa:	e7e7      	b.n	800e1cc <__sflush_r+0xd4>
 800e1fc:	dfbffffe 	.word	0xdfbffffe

0800e200 <_fflush_r>:
 800e200:	b538      	push	{r3, r4, r5, lr}
 800e202:	690b      	ldr	r3, [r1, #16]
 800e204:	4605      	mov	r5, r0
 800e206:	460c      	mov	r4, r1
 800e208:	b913      	cbnz	r3, 800e210 <_fflush_r+0x10>
 800e20a:	2500      	movs	r5, #0
 800e20c:	4628      	mov	r0, r5
 800e20e:	bd38      	pop	{r3, r4, r5, pc}
 800e210:	b118      	cbz	r0, 800e21a <_fflush_r+0x1a>
 800e212:	6a03      	ldr	r3, [r0, #32]
 800e214:	b90b      	cbnz	r3, 800e21a <_fflush_r+0x1a>
 800e216:	f7fe fa6b 	bl	800c6f0 <__sinit>
 800e21a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e21e:	2b00      	cmp	r3, #0
 800e220:	d0f3      	beq.n	800e20a <_fflush_r+0xa>
 800e222:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800e224:	07d0      	lsls	r0, r2, #31
 800e226:	d404      	bmi.n	800e232 <_fflush_r+0x32>
 800e228:	0599      	lsls	r1, r3, #22
 800e22a:	d402      	bmi.n	800e232 <_fflush_r+0x32>
 800e22c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e22e:	f7fe fca0 	bl	800cb72 <__retarget_lock_acquire_recursive>
 800e232:	4628      	mov	r0, r5
 800e234:	4621      	mov	r1, r4
 800e236:	f7ff ff5f 	bl	800e0f8 <__sflush_r>
 800e23a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e23c:	07da      	lsls	r2, r3, #31
 800e23e:	4605      	mov	r5, r0
 800e240:	d4e4      	bmi.n	800e20c <_fflush_r+0xc>
 800e242:	89a3      	ldrh	r3, [r4, #12]
 800e244:	059b      	lsls	r3, r3, #22
 800e246:	d4e1      	bmi.n	800e20c <_fflush_r+0xc>
 800e248:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e24a:	f7fe fc93 	bl	800cb74 <__retarget_lock_release_recursive>
 800e24e:	e7dd      	b.n	800e20c <_fflush_r+0xc>

0800e250 <__swhatbuf_r>:
 800e250:	b570      	push	{r4, r5, r6, lr}
 800e252:	460c      	mov	r4, r1
 800e254:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e258:	2900      	cmp	r1, #0
 800e25a:	b096      	sub	sp, #88	@ 0x58
 800e25c:	4615      	mov	r5, r2
 800e25e:	461e      	mov	r6, r3
 800e260:	da0d      	bge.n	800e27e <__swhatbuf_r+0x2e>
 800e262:	89a3      	ldrh	r3, [r4, #12]
 800e264:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e268:	f04f 0100 	mov.w	r1, #0
 800e26c:	bf14      	ite	ne
 800e26e:	2340      	movne	r3, #64	@ 0x40
 800e270:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800e274:	2000      	movs	r0, #0
 800e276:	6031      	str	r1, [r6, #0]
 800e278:	602b      	str	r3, [r5, #0]
 800e27a:	b016      	add	sp, #88	@ 0x58
 800e27c:	bd70      	pop	{r4, r5, r6, pc}
 800e27e:	466a      	mov	r2, sp
 800e280:	f000 f85a 	bl	800e338 <_fstat_r>
 800e284:	2800      	cmp	r0, #0
 800e286:	dbec      	blt.n	800e262 <__swhatbuf_r+0x12>
 800e288:	9901      	ldr	r1, [sp, #4]
 800e28a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e28e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e292:	4259      	negs	r1, r3
 800e294:	4159      	adcs	r1, r3
 800e296:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e29a:	e7eb      	b.n	800e274 <__swhatbuf_r+0x24>

0800e29c <__smakebuf_r>:
 800e29c:	898b      	ldrh	r3, [r1, #12]
 800e29e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e2a0:	079d      	lsls	r5, r3, #30
 800e2a2:	4606      	mov	r6, r0
 800e2a4:	460c      	mov	r4, r1
 800e2a6:	d507      	bpl.n	800e2b8 <__smakebuf_r+0x1c>
 800e2a8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e2ac:	6023      	str	r3, [r4, #0]
 800e2ae:	6123      	str	r3, [r4, #16]
 800e2b0:	2301      	movs	r3, #1
 800e2b2:	6163      	str	r3, [r4, #20]
 800e2b4:	b003      	add	sp, #12
 800e2b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e2b8:	ab01      	add	r3, sp, #4
 800e2ba:	466a      	mov	r2, sp
 800e2bc:	f7ff ffc8 	bl	800e250 <__swhatbuf_r>
 800e2c0:	9f00      	ldr	r7, [sp, #0]
 800e2c2:	4605      	mov	r5, r0
 800e2c4:	4639      	mov	r1, r7
 800e2c6:	4630      	mov	r0, r6
 800e2c8:	f7fd fec0 	bl	800c04c <_malloc_r>
 800e2cc:	b948      	cbnz	r0, 800e2e2 <__smakebuf_r+0x46>
 800e2ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e2d2:	059a      	lsls	r2, r3, #22
 800e2d4:	d4ee      	bmi.n	800e2b4 <__smakebuf_r+0x18>
 800e2d6:	f023 0303 	bic.w	r3, r3, #3
 800e2da:	f043 0302 	orr.w	r3, r3, #2
 800e2de:	81a3      	strh	r3, [r4, #12]
 800e2e0:	e7e2      	b.n	800e2a8 <__smakebuf_r+0xc>
 800e2e2:	89a3      	ldrh	r3, [r4, #12]
 800e2e4:	6020      	str	r0, [r4, #0]
 800e2e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e2ea:	81a3      	strh	r3, [r4, #12]
 800e2ec:	9b01      	ldr	r3, [sp, #4]
 800e2ee:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e2f2:	b15b      	cbz	r3, 800e30c <__smakebuf_r+0x70>
 800e2f4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e2f8:	4630      	mov	r0, r6
 800e2fa:	f000 f82f 	bl	800e35c <_isatty_r>
 800e2fe:	b128      	cbz	r0, 800e30c <__smakebuf_r+0x70>
 800e300:	89a3      	ldrh	r3, [r4, #12]
 800e302:	f023 0303 	bic.w	r3, r3, #3
 800e306:	f043 0301 	orr.w	r3, r3, #1
 800e30a:	81a3      	strh	r3, [r4, #12]
 800e30c:	89a3      	ldrh	r3, [r4, #12]
 800e30e:	431d      	orrs	r5, r3
 800e310:	81a5      	strh	r5, [r4, #12]
 800e312:	e7cf      	b.n	800e2b4 <__smakebuf_r+0x18>

0800e314 <strncmp>:
 800e314:	b510      	push	{r4, lr}
 800e316:	b16a      	cbz	r2, 800e334 <strncmp+0x20>
 800e318:	3901      	subs	r1, #1
 800e31a:	1884      	adds	r4, r0, r2
 800e31c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e320:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800e324:	429a      	cmp	r2, r3
 800e326:	d103      	bne.n	800e330 <strncmp+0x1c>
 800e328:	42a0      	cmp	r0, r4
 800e32a:	d001      	beq.n	800e330 <strncmp+0x1c>
 800e32c:	2a00      	cmp	r2, #0
 800e32e:	d1f5      	bne.n	800e31c <strncmp+0x8>
 800e330:	1ad0      	subs	r0, r2, r3
 800e332:	bd10      	pop	{r4, pc}
 800e334:	4610      	mov	r0, r2
 800e336:	e7fc      	b.n	800e332 <strncmp+0x1e>

0800e338 <_fstat_r>:
 800e338:	b538      	push	{r3, r4, r5, lr}
 800e33a:	4d07      	ldr	r5, [pc, #28]	@ (800e358 <_fstat_r+0x20>)
 800e33c:	2300      	movs	r3, #0
 800e33e:	4604      	mov	r4, r0
 800e340:	4608      	mov	r0, r1
 800e342:	4611      	mov	r1, r2
 800e344:	602b      	str	r3, [r5, #0]
 800e346:	f001 f8c3 	bl	800f4d0 <_fstat>
 800e34a:	1c43      	adds	r3, r0, #1
 800e34c:	d102      	bne.n	800e354 <_fstat_r+0x1c>
 800e34e:	682b      	ldr	r3, [r5, #0]
 800e350:	b103      	cbz	r3, 800e354 <_fstat_r+0x1c>
 800e352:	6023      	str	r3, [r4, #0]
 800e354:	bd38      	pop	{r3, r4, r5, pc}
 800e356:	bf00      	nop
 800e358:	2403bf70 	.word	0x2403bf70

0800e35c <_isatty_r>:
 800e35c:	b538      	push	{r3, r4, r5, lr}
 800e35e:	4d06      	ldr	r5, [pc, #24]	@ (800e378 <_isatty_r+0x1c>)
 800e360:	2300      	movs	r3, #0
 800e362:	4604      	mov	r4, r0
 800e364:	4608      	mov	r0, r1
 800e366:	602b      	str	r3, [r5, #0]
 800e368:	f001 f8c2 	bl	800f4f0 <_isatty>
 800e36c:	1c43      	adds	r3, r0, #1
 800e36e:	d102      	bne.n	800e376 <_isatty_r+0x1a>
 800e370:	682b      	ldr	r3, [r5, #0]
 800e372:	b103      	cbz	r3, 800e376 <_isatty_r+0x1a>
 800e374:	6023      	str	r3, [r4, #0]
 800e376:	bd38      	pop	{r3, r4, r5, pc}
 800e378:	2403bf70 	.word	0x2403bf70
 800e37c:	00000000 	.word	0x00000000

0800e380 <nan>:
 800e380:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800e388 <nan+0x8>
 800e384:	4770      	bx	lr
 800e386:	bf00      	nop
 800e388:	00000000 	.word	0x00000000
 800e38c:	7ff80000 	.word	0x7ff80000

0800e390 <rshift>:
 800e390:	6903      	ldr	r3, [r0, #16]
 800e392:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800e396:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e39a:	ea4f 1261 	mov.w	r2, r1, asr #5
 800e39e:	f100 0414 	add.w	r4, r0, #20
 800e3a2:	dd45      	ble.n	800e430 <rshift+0xa0>
 800e3a4:	f011 011f 	ands.w	r1, r1, #31
 800e3a8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800e3ac:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800e3b0:	d10c      	bne.n	800e3cc <rshift+0x3c>
 800e3b2:	f100 0710 	add.w	r7, r0, #16
 800e3b6:	4629      	mov	r1, r5
 800e3b8:	42b1      	cmp	r1, r6
 800e3ba:	d334      	bcc.n	800e426 <rshift+0x96>
 800e3bc:	1a9b      	subs	r3, r3, r2
 800e3be:	009b      	lsls	r3, r3, #2
 800e3c0:	1eea      	subs	r2, r5, #3
 800e3c2:	4296      	cmp	r6, r2
 800e3c4:	bf38      	it	cc
 800e3c6:	2300      	movcc	r3, #0
 800e3c8:	4423      	add	r3, r4
 800e3ca:	e015      	b.n	800e3f8 <rshift+0x68>
 800e3cc:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800e3d0:	f1c1 0820 	rsb	r8, r1, #32
 800e3d4:	40cf      	lsrs	r7, r1
 800e3d6:	f105 0e04 	add.w	lr, r5, #4
 800e3da:	46a1      	mov	r9, r4
 800e3dc:	4576      	cmp	r6, lr
 800e3de:	46f4      	mov	ip, lr
 800e3e0:	d815      	bhi.n	800e40e <rshift+0x7e>
 800e3e2:	1a9a      	subs	r2, r3, r2
 800e3e4:	0092      	lsls	r2, r2, #2
 800e3e6:	3a04      	subs	r2, #4
 800e3e8:	3501      	adds	r5, #1
 800e3ea:	42ae      	cmp	r6, r5
 800e3ec:	bf38      	it	cc
 800e3ee:	2200      	movcc	r2, #0
 800e3f0:	18a3      	adds	r3, r4, r2
 800e3f2:	50a7      	str	r7, [r4, r2]
 800e3f4:	b107      	cbz	r7, 800e3f8 <rshift+0x68>
 800e3f6:	3304      	adds	r3, #4
 800e3f8:	1b1a      	subs	r2, r3, r4
 800e3fa:	42a3      	cmp	r3, r4
 800e3fc:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800e400:	bf08      	it	eq
 800e402:	2300      	moveq	r3, #0
 800e404:	6102      	str	r2, [r0, #16]
 800e406:	bf08      	it	eq
 800e408:	6143      	streq	r3, [r0, #20]
 800e40a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e40e:	f8dc c000 	ldr.w	ip, [ip]
 800e412:	fa0c fc08 	lsl.w	ip, ip, r8
 800e416:	ea4c 0707 	orr.w	r7, ip, r7
 800e41a:	f849 7b04 	str.w	r7, [r9], #4
 800e41e:	f85e 7b04 	ldr.w	r7, [lr], #4
 800e422:	40cf      	lsrs	r7, r1
 800e424:	e7da      	b.n	800e3dc <rshift+0x4c>
 800e426:	f851 cb04 	ldr.w	ip, [r1], #4
 800e42a:	f847 cf04 	str.w	ip, [r7, #4]!
 800e42e:	e7c3      	b.n	800e3b8 <rshift+0x28>
 800e430:	4623      	mov	r3, r4
 800e432:	e7e1      	b.n	800e3f8 <rshift+0x68>

0800e434 <__hexdig_fun>:
 800e434:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800e438:	2b09      	cmp	r3, #9
 800e43a:	d802      	bhi.n	800e442 <__hexdig_fun+0xe>
 800e43c:	3820      	subs	r0, #32
 800e43e:	b2c0      	uxtb	r0, r0
 800e440:	4770      	bx	lr
 800e442:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800e446:	2b05      	cmp	r3, #5
 800e448:	d801      	bhi.n	800e44e <__hexdig_fun+0x1a>
 800e44a:	3847      	subs	r0, #71	@ 0x47
 800e44c:	e7f7      	b.n	800e43e <__hexdig_fun+0xa>
 800e44e:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800e452:	2b05      	cmp	r3, #5
 800e454:	d801      	bhi.n	800e45a <__hexdig_fun+0x26>
 800e456:	3827      	subs	r0, #39	@ 0x27
 800e458:	e7f1      	b.n	800e43e <__hexdig_fun+0xa>
 800e45a:	2000      	movs	r0, #0
 800e45c:	4770      	bx	lr
	...

0800e460 <__gethex>:
 800e460:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e464:	b085      	sub	sp, #20
 800e466:	468a      	mov	sl, r1
 800e468:	9302      	str	r3, [sp, #8]
 800e46a:	680b      	ldr	r3, [r1, #0]
 800e46c:	9001      	str	r0, [sp, #4]
 800e46e:	4690      	mov	r8, r2
 800e470:	1c9c      	adds	r4, r3, #2
 800e472:	46a1      	mov	r9, r4
 800e474:	f814 0b01 	ldrb.w	r0, [r4], #1
 800e478:	2830      	cmp	r0, #48	@ 0x30
 800e47a:	d0fa      	beq.n	800e472 <__gethex+0x12>
 800e47c:	eba9 0303 	sub.w	r3, r9, r3
 800e480:	f1a3 0b02 	sub.w	fp, r3, #2
 800e484:	f7ff ffd6 	bl	800e434 <__hexdig_fun>
 800e488:	4605      	mov	r5, r0
 800e48a:	2800      	cmp	r0, #0
 800e48c:	d168      	bne.n	800e560 <__gethex+0x100>
 800e48e:	49a0      	ldr	r1, [pc, #640]	@ (800e710 <__gethex+0x2b0>)
 800e490:	2201      	movs	r2, #1
 800e492:	4648      	mov	r0, r9
 800e494:	f7ff ff3e 	bl	800e314 <strncmp>
 800e498:	4607      	mov	r7, r0
 800e49a:	2800      	cmp	r0, #0
 800e49c:	d167      	bne.n	800e56e <__gethex+0x10e>
 800e49e:	f899 0001 	ldrb.w	r0, [r9, #1]
 800e4a2:	4626      	mov	r6, r4
 800e4a4:	f7ff ffc6 	bl	800e434 <__hexdig_fun>
 800e4a8:	2800      	cmp	r0, #0
 800e4aa:	d062      	beq.n	800e572 <__gethex+0x112>
 800e4ac:	4623      	mov	r3, r4
 800e4ae:	7818      	ldrb	r0, [r3, #0]
 800e4b0:	2830      	cmp	r0, #48	@ 0x30
 800e4b2:	4699      	mov	r9, r3
 800e4b4:	f103 0301 	add.w	r3, r3, #1
 800e4b8:	d0f9      	beq.n	800e4ae <__gethex+0x4e>
 800e4ba:	f7ff ffbb 	bl	800e434 <__hexdig_fun>
 800e4be:	fab0 f580 	clz	r5, r0
 800e4c2:	096d      	lsrs	r5, r5, #5
 800e4c4:	f04f 0b01 	mov.w	fp, #1
 800e4c8:	464a      	mov	r2, r9
 800e4ca:	4616      	mov	r6, r2
 800e4cc:	3201      	adds	r2, #1
 800e4ce:	7830      	ldrb	r0, [r6, #0]
 800e4d0:	f7ff ffb0 	bl	800e434 <__hexdig_fun>
 800e4d4:	2800      	cmp	r0, #0
 800e4d6:	d1f8      	bne.n	800e4ca <__gethex+0x6a>
 800e4d8:	498d      	ldr	r1, [pc, #564]	@ (800e710 <__gethex+0x2b0>)
 800e4da:	2201      	movs	r2, #1
 800e4dc:	4630      	mov	r0, r6
 800e4de:	f7ff ff19 	bl	800e314 <strncmp>
 800e4e2:	2800      	cmp	r0, #0
 800e4e4:	d13f      	bne.n	800e566 <__gethex+0x106>
 800e4e6:	b944      	cbnz	r4, 800e4fa <__gethex+0x9a>
 800e4e8:	1c74      	adds	r4, r6, #1
 800e4ea:	4622      	mov	r2, r4
 800e4ec:	4616      	mov	r6, r2
 800e4ee:	3201      	adds	r2, #1
 800e4f0:	7830      	ldrb	r0, [r6, #0]
 800e4f2:	f7ff ff9f 	bl	800e434 <__hexdig_fun>
 800e4f6:	2800      	cmp	r0, #0
 800e4f8:	d1f8      	bne.n	800e4ec <__gethex+0x8c>
 800e4fa:	1ba4      	subs	r4, r4, r6
 800e4fc:	00a7      	lsls	r7, r4, #2
 800e4fe:	7833      	ldrb	r3, [r6, #0]
 800e500:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800e504:	2b50      	cmp	r3, #80	@ 0x50
 800e506:	d13e      	bne.n	800e586 <__gethex+0x126>
 800e508:	7873      	ldrb	r3, [r6, #1]
 800e50a:	2b2b      	cmp	r3, #43	@ 0x2b
 800e50c:	d033      	beq.n	800e576 <__gethex+0x116>
 800e50e:	2b2d      	cmp	r3, #45	@ 0x2d
 800e510:	d034      	beq.n	800e57c <__gethex+0x11c>
 800e512:	1c71      	adds	r1, r6, #1
 800e514:	2400      	movs	r4, #0
 800e516:	7808      	ldrb	r0, [r1, #0]
 800e518:	f7ff ff8c 	bl	800e434 <__hexdig_fun>
 800e51c:	1e43      	subs	r3, r0, #1
 800e51e:	b2db      	uxtb	r3, r3
 800e520:	2b18      	cmp	r3, #24
 800e522:	d830      	bhi.n	800e586 <__gethex+0x126>
 800e524:	f1a0 0210 	sub.w	r2, r0, #16
 800e528:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800e52c:	f7ff ff82 	bl	800e434 <__hexdig_fun>
 800e530:	f100 3cff 	add.w	ip, r0, #4294967295
 800e534:	fa5f fc8c 	uxtb.w	ip, ip
 800e538:	f1bc 0f18 	cmp.w	ip, #24
 800e53c:	f04f 030a 	mov.w	r3, #10
 800e540:	d91e      	bls.n	800e580 <__gethex+0x120>
 800e542:	b104      	cbz	r4, 800e546 <__gethex+0xe6>
 800e544:	4252      	negs	r2, r2
 800e546:	4417      	add	r7, r2
 800e548:	f8ca 1000 	str.w	r1, [sl]
 800e54c:	b1ed      	cbz	r5, 800e58a <__gethex+0x12a>
 800e54e:	f1bb 0f00 	cmp.w	fp, #0
 800e552:	bf0c      	ite	eq
 800e554:	2506      	moveq	r5, #6
 800e556:	2500      	movne	r5, #0
 800e558:	4628      	mov	r0, r5
 800e55a:	b005      	add	sp, #20
 800e55c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e560:	2500      	movs	r5, #0
 800e562:	462c      	mov	r4, r5
 800e564:	e7b0      	b.n	800e4c8 <__gethex+0x68>
 800e566:	2c00      	cmp	r4, #0
 800e568:	d1c7      	bne.n	800e4fa <__gethex+0x9a>
 800e56a:	4627      	mov	r7, r4
 800e56c:	e7c7      	b.n	800e4fe <__gethex+0x9e>
 800e56e:	464e      	mov	r6, r9
 800e570:	462f      	mov	r7, r5
 800e572:	2501      	movs	r5, #1
 800e574:	e7c3      	b.n	800e4fe <__gethex+0x9e>
 800e576:	2400      	movs	r4, #0
 800e578:	1cb1      	adds	r1, r6, #2
 800e57a:	e7cc      	b.n	800e516 <__gethex+0xb6>
 800e57c:	2401      	movs	r4, #1
 800e57e:	e7fb      	b.n	800e578 <__gethex+0x118>
 800e580:	fb03 0002 	mla	r0, r3, r2, r0
 800e584:	e7ce      	b.n	800e524 <__gethex+0xc4>
 800e586:	4631      	mov	r1, r6
 800e588:	e7de      	b.n	800e548 <__gethex+0xe8>
 800e58a:	eba6 0309 	sub.w	r3, r6, r9
 800e58e:	3b01      	subs	r3, #1
 800e590:	4629      	mov	r1, r5
 800e592:	2b07      	cmp	r3, #7
 800e594:	dc0a      	bgt.n	800e5ac <__gethex+0x14c>
 800e596:	9801      	ldr	r0, [sp, #4]
 800e598:	f000 fa46 	bl	800ea28 <_Balloc>
 800e59c:	4604      	mov	r4, r0
 800e59e:	b940      	cbnz	r0, 800e5b2 <__gethex+0x152>
 800e5a0:	4b5c      	ldr	r3, [pc, #368]	@ (800e714 <__gethex+0x2b4>)
 800e5a2:	4602      	mov	r2, r0
 800e5a4:	21e4      	movs	r1, #228	@ 0xe4
 800e5a6:	485c      	ldr	r0, [pc, #368]	@ (800e718 <__gethex+0x2b8>)
 800e5a8:	f000 fefa 	bl	800f3a0 <__assert_func>
 800e5ac:	3101      	adds	r1, #1
 800e5ae:	105b      	asrs	r3, r3, #1
 800e5b0:	e7ef      	b.n	800e592 <__gethex+0x132>
 800e5b2:	f100 0a14 	add.w	sl, r0, #20
 800e5b6:	2300      	movs	r3, #0
 800e5b8:	4655      	mov	r5, sl
 800e5ba:	469b      	mov	fp, r3
 800e5bc:	45b1      	cmp	r9, r6
 800e5be:	d337      	bcc.n	800e630 <__gethex+0x1d0>
 800e5c0:	f845 bb04 	str.w	fp, [r5], #4
 800e5c4:	eba5 050a 	sub.w	r5, r5, sl
 800e5c8:	10ad      	asrs	r5, r5, #2
 800e5ca:	6125      	str	r5, [r4, #16]
 800e5cc:	4658      	mov	r0, fp
 800e5ce:	f000 fb1d 	bl	800ec0c <__hi0bits>
 800e5d2:	016d      	lsls	r5, r5, #5
 800e5d4:	f8d8 6000 	ldr.w	r6, [r8]
 800e5d8:	1a2d      	subs	r5, r5, r0
 800e5da:	42b5      	cmp	r5, r6
 800e5dc:	dd54      	ble.n	800e688 <__gethex+0x228>
 800e5de:	1bad      	subs	r5, r5, r6
 800e5e0:	4629      	mov	r1, r5
 800e5e2:	4620      	mov	r0, r4
 800e5e4:	f000 feae 	bl	800f344 <__any_on>
 800e5e8:	4681      	mov	r9, r0
 800e5ea:	b178      	cbz	r0, 800e60c <__gethex+0x1ac>
 800e5ec:	1e6b      	subs	r3, r5, #1
 800e5ee:	1159      	asrs	r1, r3, #5
 800e5f0:	f003 021f 	and.w	r2, r3, #31
 800e5f4:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800e5f8:	f04f 0901 	mov.w	r9, #1
 800e5fc:	fa09 f202 	lsl.w	r2, r9, r2
 800e600:	420a      	tst	r2, r1
 800e602:	d003      	beq.n	800e60c <__gethex+0x1ac>
 800e604:	454b      	cmp	r3, r9
 800e606:	dc36      	bgt.n	800e676 <__gethex+0x216>
 800e608:	f04f 0902 	mov.w	r9, #2
 800e60c:	4629      	mov	r1, r5
 800e60e:	4620      	mov	r0, r4
 800e610:	f7ff febe 	bl	800e390 <rshift>
 800e614:	442f      	add	r7, r5
 800e616:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e61a:	42bb      	cmp	r3, r7
 800e61c:	da42      	bge.n	800e6a4 <__gethex+0x244>
 800e61e:	9801      	ldr	r0, [sp, #4]
 800e620:	4621      	mov	r1, r4
 800e622:	f000 fa41 	bl	800eaa8 <_Bfree>
 800e626:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e628:	2300      	movs	r3, #0
 800e62a:	6013      	str	r3, [r2, #0]
 800e62c:	25a3      	movs	r5, #163	@ 0xa3
 800e62e:	e793      	b.n	800e558 <__gethex+0xf8>
 800e630:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800e634:	2a2e      	cmp	r2, #46	@ 0x2e
 800e636:	d012      	beq.n	800e65e <__gethex+0x1fe>
 800e638:	2b20      	cmp	r3, #32
 800e63a:	d104      	bne.n	800e646 <__gethex+0x1e6>
 800e63c:	f845 bb04 	str.w	fp, [r5], #4
 800e640:	f04f 0b00 	mov.w	fp, #0
 800e644:	465b      	mov	r3, fp
 800e646:	7830      	ldrb	r0, [r6, #0]
 800e648:	9303      	str	r3, [sp, #12]
 800e64a:	f7ff fef3 	bl	800e434 <__hexdig_fun>
 800e64e:	9b03      	ldr	r3, [sp, #12]
 800e650:	f000 000f 	and.w	r0, r0, #15
 800e654:	4098      	lsls	r0, r3
 800e656:	ea4b 0b00 	orr.w	fp, fp, r0
 800e65a:	3304      	adds	r3, #4
 800e65c:	e7ae      	b.n	800e5bc <__gethex+0x15c>
 800e65e:	45b1      	cmp	r9, r6
 800e660:	d8ea      	bhi.n	800e638 <__gethex+0x1d8>
 800e662:	492b      	ldr	r1, [pc, #172]	@ (800e710 <__gethex+0x2b0>)
 800e664:	9303      	str	r3, [sp, #12]
 800e666:	2201      	movs	r2, #1
 800e668:	4630      	mov	r0, r6
 800e66a:	f7ff fe53 	bl	800e314 <strncmp>
 800e66e:	9b03      	ldr	r3, [sp, #12]
 800e670:	2800      	cmp	r0, #0
 800e672:	d1e1      	bne.n	800e638 <__gethex+0x1d8>
 800e674:	e7a2      	b.n	800e5bc <__gethex+0x15c>
 800e676:	1ea9      	subs	r1, r5, #2
 800e678:	4620      	mov	r0, r4
 800e67a:	f000 fe63 	bl	800f344 <__any_on>
 800e67e:	2800      	cmp	r0, #0
 800e680:	d0c2      	beq.n	800e608 <__gethex+0x1a8>
 800e682:	f04f 0903 	mov.w	r9, #3
 800e686:	e7c1      	b.n	800e60c <__gethex+0x1ac>
 800e688:	da09      	bge.n	800e69e <__gethex+0x23e>
 800e68a:	1b75      	subs	r5, r6, r5
 800e68c:	4621      	mov	r1, r4
 800e68e:	9801      	ldr	r0, [sp, #4]
 800e690:	462a      	mov	r2, r5
 800e692:	f000 fc21 	bl	800eed8 <__lshift>
 800e696:	1b7f      	subs	r7, r7, r5
 800e698:	4604      	mov	r4, r0
 800e69a:	f100 0a14 	add.w	sl, r0, #20
 800e69e:	f04f 0900 	mov.w	r9, #0
 800e6a2:	e7b8      	b.n	800e616 <__gethex+0x1b6>
 800e6a4:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800e6a8:	42bd      	cmp	r5, r7
 800e6aa:	dd6f      	ble.n	800e78c <__gethex+0x32c>
 800e6ac:	1bed      	subs	r5, r5, r7
 800e6ae:	42ae      	cmp	r6, r5
 800e6b0:	dc34      	bgt.n	800e71c <__gethex+0x2bc>
 800e6b2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e6b6:	2b02      	cmp	r3, #2
 800e6b8:	d022      	beq.n	800e700 <__gethex+0x2a0>
 800e6ba:	2b03      	cmp	r3, #3
 800e6bc:	d024      	beq.n	800e708 <__gethex+0x2a8>
 800e6be:	2b01      	cmp	r3, #1
 800e6c0:	d115      	bne.n	800e6ee <__gethex+0x28e>
 800e6c2:	42ae      	cmp	r6, r5
 800e6c4:	d113      	bne.n	800e6ee <__gethex+0x28e>
 800e6c6:	2e01      	cmp	r6, #1
 800e6c8:	d10b      	bne.n	800e6e2 <__gethex+0x282>
 800e6ca:	9a02      	ldr	r2, [sp, #8]
 800e6cc:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800e6d0:	6013      	str	r3, [r2, #0]
 800e6d2:	2301      	movs	r3, #1
 800e6d4:	6123      	str	r3, [r4, #16]
 800e6d6:	f8ca 3000 	str.w	r3, [sl]
 800e6da:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e6dc:	2562      	movs	r5, #98	@ 0x62
 800e6de:	601c      	str	r4, [r3, #0]
 800e6e0:	e73a      	b.n	800e558 <__gethex+0xf8>
 800e6e2:	1e71      	subs	r1, r6, #1
 800e6e4:	4620      	mov	r0, r4
 800e6e6:	f000 fe2d 	bl	800f344 <__any_on>
 800e6ea:	2800      	cmp	r0, #0
 800e6ec:	d1ed      	bne.n	800e6ca <__gethex+0x26a>
 800e6ee:	9801      	ldr	r0, [sp, #4]
 800e6f0:	4621      	mov	r1, r4
 800e6f2:	f000 f9d9 	bl	800eaa8 <_Bfree>
 800e6f6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e6f8:	2300      	movs	r3, #0
 800e6fa:	6013      	str	r3, [r2, #0]
 800e6fc:	2550      	movs	r5, #80	@ 0x50
 800e6fe:	e72b      	b.n	800e558 <__gethex+0xf8>
 800e700:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e702:	2b00      	cmp	r3, #0
 800e704:	d1f3      	bne.n	800e6ee <__gethex+0x28e>
 800e706:	e7e0      	b.n	800e6ca <__gethex+0x26a>
 800e708:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e70a:	2b00      	cmp	r3, #0
 800e70c:	d1dd      	bne.n	800e6ca <__gethex+0x26a>
 800e70e:	e7ee      	b.n	800e6ee <__gethex+0x28e>
 800e710:	0801bb0d 	.word	0x0801bb0d
 800e714:	0801bcac 	.word	0x0801bcac
 800e718:	0801bcbd 	.word	0x0801bcbd
 800e71c:	1e6f      	subs	r7, r5, #1
 800e71e:	f1b9 0f00 	cmp.w	r9, #0
 800e722:	d130      	bne.n	800e786 <__gethex+0x326>
 800e724:	b127      	cbz	r7, 800e730 <__gethex+0x2d0>
 800e726:	4639      	mov	r1, r7
 800e728:	4620      	mov	r0, r4
 800e72a:	f000 fe0b 	bl	800f344 <__any_on>
 800e72e:	4681      	mov	r9, r0
 800e730:	117a      	asrs	r2, r7, #5
 800e732:	2301      	movs	r3, #1
 800e734:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800e738:	f007 071f 	and.w	r7, r7, #31
 800e73c:	40bb      	lsls	r3, r7
 800e73e:	4213      	tst	r3, r2
 800e740:	4629      	mov	r1, r5
 800e742:	4620      	mov	r0, r4
 800e744:	bf18      	it	ne
 800e746:	f049 0902 	orrne.w	r9, r9, #2
 800e74a:	f7ff fe21 	bl	800e390 <rshift>
 800e74e:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800e752:	1b76      	subs	r6, r6, r5
 800e754:	2502      	movs	r5, #2
 800e756:	f1b9 0f00 	cmp.w	r9, #0
 800e75a:	d047      	beq.n	800e7ec <__gethex+0x38c>
 800e75c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e760:	2b02      	cmp	r3, #2
 800e762:	d015      	beq.n	800e790 <__gethex+0x330>
 800e764:	2b03      	cmp	r3, #3
 800e766:	d017      	beq.n	800e798 <__gethex+0x338>
 800e768:	2b01      	cmp	r3, #1
 800e76a:	d109      	bne.n	800e780 <__gethex+0x320>
 800e76c:	f019 0f02 	tst.w	r9, #2
 800e770:	d006      	beq.n	800e780 <__gethex+0x320>
 800e772:	f8da 3000 	ldr.w	r3, [sl]
 800e776:	ea49 0903 	orr.w	r9, r9, r3
 800e77a:	f019 0f01 	tst.w	r9, #1
 800e77e:	d10e      	bne.n	800e79e <__gethex+0x33e>
 800e780:	f045 0510 	orr.w	r5, r5, #16
 800e784:	e032      	b.n	800e7ec <__gethex+0x38c>
 800e786:	f04f 0901 	mov.w	r9, #1
 800e78a:	e7d1      	b.n	800e730 <__gethex+0x2d0>
 800e78c:	2501      	movs	r5, #1
 800e78e:	e7e2      	b.n	800e756 <__gethex+0x2f6>
 800e790:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e792:	f1c3 0301 	rsb	r3, r3, #1
 800e796:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e798:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e79a:	2b00      	cmp	r3, #0
 800e79c:	d0f0      	beq.n	800e780 <__gethex+0x320>
 800e79e:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800e7a2:	f104 0314 	add.w	r3, r4, #20
 800e7a6:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800e7aa:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800e7ae:	f04f 0c00 	mov.w	ip, #0
 800e7b2:	4618      	mov	r0, r3
 800e7b4:	f853 2b04 	ldr.w	r2, [r3], #4
 800e7b8:	f1b2 3fff 	cmp.w	r2, #4294967295
 800e7bc:	d01b      	beq.n	800e7f6 <__gethex+0x396>
 800e7be:	3201      	adds	r2, #1
 800e7c0:	6002      	str	r2, [r0, #0]
 800e7c2:	2d02      	cmp	r5, #2
 800e7c4:	f104 0314 	add.w	r3, r4, #20
 800e7c8:	d13c      	bne.n	800e844 <__gethex+0x3e4>
 800e7ca:	f8d8 2000 	ldr.w	r2, [r8]
 800e7ce:	3a01      	subs	r2, #1
 800e7d0:	42b2      	cmp	r2, r6
 800e7d2:	d109      	bne.n	800e7e8 <__gethex+0x388>
 800e7d4:	1171      	asrs	r1, r6, #5
 800e7d6:	2201      	movs	r2, #1
 800e7d8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e7dc:	f006 061f 	and.w	r6, r6, #31
 800e7e0:	fa02 f606 	lsl.w	r6, r2, r6
 800e7e4:	421e      	tst	r6, r3
 800e7e6:	d13a      	bne.n	800e85e <__gethex+0x3fe>
 800e7e8:	f045 0520 	orr.w	r5, r5, #32
 800e7ec:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e7ee:	601c      	str	r4, [r3, #0]
 800e7f0:	9b02      	ldr	r3, [sp, #8]
 800e7f2:	601f      	str	r7, [r3, #0]
 800e7f4:	e6b0      	b.n	800e558 <__gethex+0xf8>
 800e7f6:	4299      	cmp	r1, r3
 800e7f8:	f843 cc04 	str.w	ip, [r3, #-4]
 800e7fc:	d8d9      	bhi.n	800e7b2 <__gethex+0x352>
 800e7fe:	68a3      	ldr	r3, [r4, #8]
 800e800:	459b      	cmp	fp, r3
 800e802:	db17      	blt.n	800e834 <__gethex+0x3d4>
 800e804:	6861      	ldr	r1, [r4, #4]
 800e806:	9801      	ldr	r0, [sp, #4]
 800e808:	3101      	adds	r1, #1
 800e80a:	f000 f90d 	bl	800ea28 <_Balloc>
 800e80e:	4681      	mov	r9, r0
 800e810:	b918      	cbnz	r0, 800e81a <__gethex+0x3ba>
 800e812:	4b1a      	ldr	r3, [pc, #104]	@ (800e87c <__gethex+0x41c>)
 800e814:	4602      	mov	r2, r0
 800e816:	2184      	movs	r1, #132	@ 0x84
 800e818:	e6c5      	b.n	800e5a6 <__gethex+0x146>
 800e81a:	6922      	ldr	r2, [r4, #16]
 800e81c:	3202      	adds	r2, #2
 800e81e:	f104 010c 	add.w	r1, r4, #12
 800e822:	0092      	lsls	r2, r2, #2
 800e824:	300c      	adds	r0, #12
 800e826:	f7fe f9a6 	bl	800cb76 <memcpy>
 800e82a:	4621      	mov	r1, r4
 800e82c:	9801      	ldr	r0, [sp, #4]
 800e82e:	f000 f93b 	bl	800eaa8 <_Bfree>
 800e832:	464c      	mov	r4, r9
 800e834:	6923      	ldr	r3, [r4, #16]
 800e836:	1c5a      	adds	r2, r3, #1
 800e838:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e83c:	6122      	str	r2, [r4, #16]
 800e83e:	2201      	movs	r2, #1
 800e840:	615a      	str	r2, [r3, #20]
 800e842:	e7be      	b.n	800e7c2 <__gethex+0x362>
 800e844:	6922      	ldr	r2, [r4, #16]
 800e846:	455a      	cmp	r2, fp
 800e848:	dd0b      	ble.n	800e862 <__gethex+0x402>
 800e84a:	2101      	movs	r1, #1
 800e84c:	4620      	mov	r0, r4
 800e84e:	f7ff fd9f 	bl	800e390 <rshift>
 800e852:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e856:	3701      	adds	r7, #1
 800e858:	42bb      	cmp	r3, r7
 800e85a:	f6ff aee0 	blt.w	800e61e <__gethex+0x1be>
 800e85e:	2501      	movs	r5, #1
 800e860:	e7c2      	b.n	800e7e8 <__gethex+0x388>
 800e862:	f016 061f 	ands.w	r6, r6, #31
 800e866:	d0fa      	beq.n	800e85e <__gethex+0x3fe>
 800e868:	4453      	add	r3, sl
 800e86a:	f1c6 0620 	rsb	r6, r6, #32
 800e86e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800e872:	f000 f9cb 	bl	800ec0c <__hi0bits>
 800e876:	42b0      	cmp	r0, r6
 800e878:	dbe7      	blt.n	800e84a <__gethex+0x3ea>
 800e87a:	e7f0      	b.n	800e85e <__gethex+0x3fe>
 800e87c:	0801bcac 	.word	0x0801bcac

0800e880 <L_shift>:
 800e880:	f1c2 0208 	rsb	r2, r2, #8
 800e884:	0092      	lsls	r2, r2, #2
 800e886:	b570      	push	{r4, r5, r6, lr}
 800e888:	f1c2 0620 	rsb	r6, r2, #32
 800e88c:	6843      	ldr	r3, [r0, #4]
 800e88e:	6804      	ldr	r4, [r0, #0]
 800e890:	fa03 f506 	lsl.w	r5, r3, r6
 800e894:	432c      	orrs	r4, r5
 800e896:	40d3      	lsrs	r3, r2
 800e898:	6004      	str	r4, [r0, #0]
 800e89a:	f840 3f04 	str.w	r3, [r0, #4]!
 800e89e:	4288      	cmp	r0, r1
 800e8a0:	d3f4      	bcc.n	800e88c <L_shift+0xc>
 800e8a2:	bd70      	pop	{r4, r5, r6, pc}

0800e8a4 <__match>:
 800e8a4:	b530      	push	{r4, r5, lr}
 800e8a6:	6803      	ldr	r3, [r0, #0]
 800e8a8:	3301      	adds	r3, #1
 800e8aa:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e8ae:	b914      	cbnz	r4, 800e8b6 <__match+0x12>
 800e8b0:	6003      	str	r3, [r0, #0]
 800e8b2:	2001      	movs	r0, #1
 800e8b4:	bd30      	pop	{r4, r5, pc}
 800e8b6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e8ba:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800e8be:	2d19      	cmp	r5, #25
 800e8c0:	bf98      	it	ls
 800e8c2:	3220      	addls	r2, #32
 800e8c4:	42a2      	cmp	r2, r4
 800e8c6:	d0f0      	beq.n	800e8aa <__match+0x6>
 800e8c8:	2000      	movs	r0, #0
 800e8ca:	e7f3      	b.n	800e8b4 <__match+0x10>

0800e8cc <__hexnan>:
 800e8cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e8d0:	680b      	ldr	r3, [r1, #0]
 800e8d2:	6801      	ldr	r1, [r0, #0]
 800e8d4:	115e      	asrs	r6, r3, #5
 800e8d6:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800e8da:	f013 031f 	ands.w	r3, r3, #31
 800e8de:	b087      	sub	sp, #28
 800e8e0:	bf18      	it	ne
 800e8e2:	3604      	addne	r6, #4
 800e8e4:	2500      	movs	r5, #0
 800e8e6:	1f37      	subs	r7, r6, #4
 800e8e8:	4682      	mov	sl, r0
 800e8ea:	4690      	mov	r8, r2
 800e8ec:	9301      	str	r3, [sp, #4]
 800e8ee:	f846 5c04 	str.w	r5, [r6, #-4]
 800e8f2:	46b9      	mov	r9, r7
 800e8f4:	463c      	mov	r4, r7
 800e8f6:	9502      	str	r5, [sp, #8]
 800e8f8:	46ab      	mov	fp, r5
 800e8fa:	784a      	ldrb	r2, [r1, #1]
 800e8fc:	1c4b      	adds	r3, r1, #1
 800e8fe:	9303      	str	r3, [sp, #12]
 800e900:	b342      	cbz	r2, 800e954 <__hexnan+0x88>
 800e902:	4610      	mov	r0, r2
 800e904:	9105      	str	r1, [sp, #20]
 800e906:	9204      	str	r2, [sp, #16]
 800e908:	f7ff fd94 	bl	800e434 <__hexdig_fun>
 800e90c:	2800      	cmp	r0, #0
 800e90e:	d151      	bne.n	800e9b4 <__hexnan+0xe8>
 800e910:	9a04      	ldr	r2, [sp, #16]
 800e912:	9905      	ldr	r1, [sp, #20]
 800e914:	2a20      	cmp	r2, #32
 800e916:	d818      	bhi.n	800e94a <__hexnan+0x7e>
 800e918:	9b02      	ldr	r3, [sp, #8]
 800e91a:	459b      	cmp	fp, r3
 800e91c:	dd13      	ble.n	800e946 <__hexnan+0x7a>
 800e91e:	454c      	cmp	r4, r9
 800e920:	d206      	bcs.n	800e930 <__hexnan+0x64>
 800e922:	2d07      	cmp	r5, #7
 800e924:	dc04      	bgt.n	800e930 <__hexnan+0x64>
 800e926:	462a      	mov	r2, r5
 800e928:	4649      	mov	r1, r9
 800e92a:	4620      	mov	r0, r4
 800e92c:	f7ff ffa8 	bl	800e880 <L_shift>
 800e930:	4544      	cmp	r4, r8
 800e932:	d952      	bls.n	800e9da <__hexnan+0x10e>
 800e934:	2300      	movs	r3, #0
 800e936:	f1a4 0904 	sub.w	r9, r4, #4
 800e93a:	f844 3c04 	str.w	r3, [r4, #-4]
 800e93e:	f8cd b008 	str.w	fp, [sp, #8]
 800e942:	464c      	mov	r4, r9
 800e944:	461d      	mov	r5, r3
 800e946:	9903      	ldr	r1, [sp, #12]
 800e948:	e7d7      	b.n	800e8fa <__hexnan+0x2e>
 800e94a:	2a29      	cmp	r2, #41	@ 0x29
 800e94c:	d157      	bne.n	800e9fe <__hexnan+0x132>
 800e94e:	3102      	adds	r1, #2
 800e950:	f8ca 1000 	str.w	r1, [sl]
 800e954:	f1bb 0f00 	cmp.w	fp, #0
 800e958:	d051      	beq.n	800e9fe <__hexnan+0x132>
 800e95a:	454c      	cmp	r4, r9
 800e95c:	d206      	bcs.n	800e96c <__hexnan+0xa0>
 800e95e:	2d07      	cmp	r5, #7
 800e960:	dc04      	bgt.n	800e96c <__hexnan+0xa0>
 800e962:	462a      	mov	r2, r5
 800e964:	4649      	mov	r1, r9
 800e966:	4620      	mov	r0, r4
 800e968:	f7ff ff8a 	bl	800e880 <L_shift>
 800e96c:	4544      	cmp	r4, r8
 800e96e:	d936      	bls.n	800e9de <__hexnan+0x112>
 800e970:	f1a8 0204 	sub.w	r2, r8, #4
 800e974:	4623      	mov	r3, r4
 800e976:	f853 1b04 	ldr.w	r1, [r3], #4
 800e97a:	f842 1f04 	str.w	r1, [r2, #4]!
 800e97e:	429f      	cmp	r7, r3
 800e980:	d2f9      	bcs.n	800e976 <__hexnan+0xaa>
 800e982:	1b3b      	subs	r3, r7, r4
 800e984:	f023 0303 	bic.w	r3, r3, #3
 800e988:	3304      	adds	r3, #4
 800e98a:	3401      	adds	r4, #1
 800e98c:	3e03      	subs	r6, #3
 800e98e:	42b4      	cmp	r4, r6
 800e990:	bf88      	it	hi
 800e992:	2304      	movhi	r3, #4
 800e994:	4443      	add	r3, r8
 800e996:	2200      	movs	r2, #0
 800e998:	f843 2b04 	str.w	r2, [r3], #4
 800e99c:	429f      	cmp	r7, r3
 800e99e:	d2fb      	bcs.n	800e998 <__hexnan+0xcc>
 800e9a0:	683b      	ldr	r3, [r7, #0]
 800e9a2:	b91b      	cbnz	r3, 800e9ac <__hexnan+0xe0>
 800e9a4:	4547      	cmp	r7, r8
 800e9a6:	d128      	bne.n	800e9fa <__hexnan+0x12e>
 800e9a8:	2301      	movs	r3, #1
 800e9aa:	603b      	str	r3, [r7, #0]
 800e9ac:	2005      	movs	r0, #5
 800e9ae:	b007      	add	sp, #28
 800e9b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e9b4:	3501      	adds	r5, #1
 800e9b6:	2d08      	cmp	r5, #8
 800e9b8:	f10b 0b01 	add.w	fp, fp, #1
 800e9bc:	dd06      	ble.n	800e9cc <__hexnan+0x100>
 800e9be:	4544      	cmp	r4, r8
 800e9c0:	d9c1      	bls.n	800e946 <__hexnan+0x7a>
 800e9c2:	2300      	movs	r3, #0
 800e9c4:	f844 3c04 	str.w	r3, [r4, #-4]
 800e9c8:	2501      	movs	r5, #1
 800e9ca:	3c04      	subs	r4, #4
 800e9cc:	6822      	ldr	r2, [r4, #0]
 800e9ce:	f000 000f 	and.w	r0, r0, #15
 800e9d2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800e9d6:	6020      	str	r0, [r4, #0]
 800e9d8:	e7b5      	b.n	800e946 <__hexnan+0x7a>
 800e9da:	2508      	movs	r5, #8
 800e9dc:	e7b3      	b.n	800e946 <__hexnan+0x7a>
 800e9de:	9b01      	ldr	r3, [sp, #4]
 800e9e0:	2b00      	cmp	r3, #0
 800e9e2:	d0dd      	beq.n	800e9a0 <__hexnan+0xd4>
 800e9e4:	f1c3 0320 	rsb	r3, r3, #32
 800e9e8:	f04f 32ff 	mov.w	r2, #4294967295
 800e9ec:	40da      	lsrs	r2, r3
 800e9ee:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800e9f2:	4013      	ands	r3, r2
 800e9f4:	f846 3c04 	str.w	r3, [r6, #-4]
 800e9f8:	e7d2      	b.n	800e9a0 <__hexnan+0xd4>
 800e9fa:	3f04      	subs	r7, #4
 800e9fc:	e7d0      	b.n	800e9a0 <__hexnan+0xd4>
 800e9fe:	2004      	movs	r0, #4
 800ea00:	e7d5      	b.n	800e9ae <__hexnan+0xe2>

0800ea02 <__ascii_mbtowc>:
 800ea02:	b082      	sub	sp, #8
 800ea04:	b901      	cbnz	r1, 800ea08 <__ascii_mbtowc+0x6>
 800ea06:	a901      	add	r1, sp, #4
 800ea08:	b142      	cbz	r2, 800ea1c <__ascii_mbtowc+0x1a>
 800ea0a:	b14b      	cbz	r3, 800ea20 <__ascii_mbtowc+0x1e>
 800ea0c:	7813      	ldrb	r3, [r2, #0]
 800ea0e:	600b      	str	r3, [r1, #0]
 800ea10:	7812      	ldrb	r2, [r2, #0]
 800ea12:	1e10      	subs	r0, r2, #0
 800ea14:	bf18      	it	ne
 800ea16:	2001      	movne	r0, #1
 800ea18:	b002      	add	sp, #8
 800ea1a:	4770      	bx	lr
 800ea1c:	4610      	mov	r0, r2
 800ea1e:	e7fb      	b.n	800ea18 <__ascii_mbtowc+0x16>
 800ea20:	f06f 0001 	mvn.w	r0, #1
 800ea24:	e7f8      	b.n	800ea18 <__ascii_mbtowc+0x16>
	...

0800ea28 <_Balloc>:
 800ea28:	b570      	push	{r4, r5, r6, lr}
 800ea2a:	69c6      	ldr	r6, [r0, #28]
 800ea2c:	4604      	mov	r4, r0
 800ea2e:	460d      	mov	r5, r1
 800ea30:	b976      	cbnz	r6, 800ea50 <_Balloc+0x28>
 800ea32:	2010      	movs	r0, #16
 800ea34:	f7fd fae0 	bl	800bff8 <malloc>
 800ea38:	4602      	mov	r2, r0
 800ea3a:	61e0      	str	r0, [r4, #28]
 800ea3c:	b920      	cbnz	r0, 800ea48 <_Balloc+0x20>
 800ea3e:	4b18      	ldr	r3, [pc, #96]	@ (800eaa0 <_Balloc+0x78>)
 800ea40:	4818      	ldr	r0, [pc, #96]	@ (800eaa4 <_Balloc+0x7c>)
 800ea42:	216b      	movs	r1, #107	@ 0x6b
 800ea44:	f000 fcac 	bl	800f3a0 <__assert_func>
 800ea48:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ea4c:	6006      	str	r6, [r0, #0]
 800ea4e:	60c6      	str	r6, [r0, #12]
 800ea50:	69e6      	ldr	r6, [r4, #28]
 800ea52:	68f3      	ldr	r3, [r6, #12]
 800ea54:	b183      	cbz	r3, 800ea78 <_Balloc+0x50>
 800ea56:	69e3      	ldr	r3, [r4, #28]
 800ea58:	68db      	ldr	r3, [r3, #12]
 800ea5a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ea5e:	b9b8      	cbnz	r0, 800ea90 <_Balloc+0x68>
 800ea60:	2101      	movs	r1, #1
 800ea62:	fa01 f605 	lsl.w	r6, r1, r5
 800ea66:	1d72      	adds	r2, r6, #5
 800ea68:	0092      	lsls	r2, r2, #2
 800ea6a:	4620      	mov	r0, r4
 800ea6c:	f000 fcb6 	bl	800f3dc <_calloc_r>
 800ea70:	b160      	cbz	r0, 800ea8c <_Balloc+0x64>
 800ea72:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ea76:	e00e      	b.n	800ea96 <_Balloc+0x6e>
 800ea78:	2221      	movs	r2, #33	@ 0x21
 800ea7a:	2104      	movs	r1, #4
 800ea7c:	4620      	mov	r0, r4
 800ea7e:	f000 fcad 	bl	800f3dc <_calloc_r>
 800ea82:	69e3      	ldr	r3, [r4, #28]
 800ea84:	60f0      	str	r0, [r6, #12]
 800ea86:	68db      	ldr	r3, [r3, #12]
 800ea88:	2b00      	cmp	r3, #0
 800ea8a:	d1e4      	bne.n	800ea56 <_Balloc+0x2e>
 800ea8c:	2000      	movs	r0, #0
 800ea8e:	bd70      	pop	{r4, r5, r6, pc}
 800ea90:	6802      	ldr	r2, [r0, #0]
 800ea92:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ea96:	2300      	movs	r3, #0
 800ea98:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ea9c:	e7f7      	b.n	800ea8e <_Balloc+0x66>
 800ea9e:	bf00      	nop
 800eaa0:	0801bd1d 	.word	0x0801bd1d
 800eaa4:	0801bd34 	.word	0x0801bd34

0800eaa8 <_Bfree>:
 800eaa8:	b570      	push	{r4, r5, r6, lr}
 800eaaa:	69c6      	ldr	r6, [r0, #28]
 800eaac:	4605      	mov	r5, r0
 800eaae:	460c      	mov	r4, r1
 800eab0:	b976      	cbnz	r6, 800ead0 <_Bfree+0x28>
 800eab2:	2010      	movs	r0, #16
 800eab4:	f7fd faa0 	bl	800bff8 <malloc>
 800eab8:	4602      	mov	r2, r0
 800eaba:	61e8      	str	r0, [r5, #28]
 800eabc:	b920      	cbnz	r0, 800eac8 <_Bfree+0x20>
 800eabe:	4b09      	ldr	r3, [pc, #36]	@ (800eae4 <_Bfree+0x3c>)
 800eac0:	4809      	ldr	r0, [pc, #36]	@ (800eae8 <_Bfree+0x40>)
 800eac2:	218f      	movs	r1, #143	@ 0x8f
 800eac4:	f000 fc6c 	bl	800f3a0 <__assert_func>
 800eac8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800eacc:	6006      	str	r6, [r0, #0]
 800eace:	60c6      	str	r6, [r0, #12]
 800ead0:	b13c      	cbz	r4, 800eae2 <_Bfree+0x3a>
 800ead2:	69eb      	ldr	r3, [r5, #28]
 800ead4:	6862      	ldr	r2, [r4, #4]
 800ead6:	68db      	ldr	r3, [r3, #12]
 800ead8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800eadc:	6021      	str	r1, [r4, #0]
 800eade:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800eae2:	bd70      	pop	{r4, r5, r6, pc}
 800eae4:	0801bd1d 	.word	0x0801bd1d
 800eae8:	0801bd34 	.word	0x0801bd34

0800eaec <__multadd>:
 800eaec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eaf0:	690d      	ldr	r5, [r1, #16]
 800eaf2:	4607      	mov	r7, r0
 800eaf4:	460c      	mov	r4, r1
 800eaf6:	461e      	mov	r6, r3
 800eaf8:	f101 0c14 	add.w	ip, r1, #20
 800eafc:	2000      	movs	r0, #0
 800eafe:	f8dc 3000 	ldr.w	r3, [ip]
 800eb02:	b299      	uxth	r1, r3
 800eb04:	fb02 6101 	mla	r1, r2, r1, r6
 800eb08:	0c1e      	lsrs	r6, r3, #16
 800eb0a:	0c0b      	lsrs	r3, r1, #16
 800eb0c:	fb02 3306 	mla	r3, r2, r6, r3
 800eb10:	b289      	uxth	r1, r1
 800eb12:	3001      	adds	r0, #1
 800eb14:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800eb18:	4285      	cmp	r5, r0
 800eb1a:	f84c 1b04 	str.w	r1, [ip], #4
 800eb1e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800eb22:	dcec      	bgt.n	800eafe <__multadd+0x12>
 800eb24:	b30e      	cbz	r6, 800eb6a <__multadd+0x7e>
 800eb26:	68a3      	ldr	r3, [r4, #8]
 800eb28:	42ab      	cmp	r3, r5
 800eb2a:	dc19      	bgt.n	800eb60 <__multadd+0x74>
 800eb2c:	6861      	ldr	r1, [r4, #4]
 800eb2e:	4638      	mov	r0, r7
 800eb30:	3101      	adds	r1, #1
 800eb32:	f7ff ff79 	bl	800ea28 <_Balloc>
 800eb36:	4680      	mov	r8, r0
 800eb38:	b928      	cbnz	r0, 800eb46 <__multadd+0x5a>
 800eb3a:	4602      	mov	r2, r0
 800eb3c:	4b0c      	ldr	r3, [pc, #48]	@ (800eb70 <__multadd+0x84>)
 800eb3e:	480d      	ldr	r0, [pc, #52]	@ (800eb74 <__multadd+0x88>)
 800eb40:	21ba      	movs	r1, #186	@ 0xba
 800eb42:	f000 fc2d 	bl	800f3a0 <__assert_func>
 800eb46:	6922      	ldr	r2, [r4, #16]
 800eb48:	3202      	adds	r2, #2
 800eb4a:	f104 010c 	add.w	r1, r4, #12
 800eb4e:	0092      	lsls	r2, r2, #2
 800eb50:	300c      	adds	r0, #12
 800eb52:	f7fe f810 	bl	800cb76 <memcpy>
 800eb56:	4621      	mov	r1, r4
 800eb58:	4638      	mov	r0, r7
 800eb5a:	f7ff ffa5 	bl	800eaa8 <_Bfree>
 800eb5e:	4644      	mov	r4, r8
 800eb60:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800eb64:	3501      	adds	r5, #1
 800eb66:	615e      	str	r6, [r3, #20]
 800eb68:	6125      	str	r5, [r4, #16]
 800eb6a:	4620      	mov	r0, r4
 800eb6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eb70:	0801bcac 	.word	0x0801bcac
 800eb74:	0801bd34 	.word	0x0801bd34

0800eb78 <__s2b>:
 800eb78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800eb7c:	460c      	mov	r4, r1
 800eb7e:	4615      	mov	r5, r2
 800eb80:	461f      	mov	r7, r3
 800eb82:	2209      	movs	r2, #9
 800eb84:	3308      	adds	r3, #8
 800eb86:	4606      	mov	r6, r0
 800eb88:	fb93 f3f2 	sdiv	r3, r3, r2
 800eb8c:	2100      	movs	r1, #0
 800eb8e:	2201      	movs	r2, #1
 800eb90:	429a      	cmp	r2, r3
 800eb92:	db09      	blt.n	800eba8 <__s2b+0x30>
 800eb94:	4630      	mov	r0, r6
 800eb96:	f7ff ff47 	bl	800ea28 <_Balloc>
 800eb9a:	b940      	cbnz	r0, 800ebae <__s2b+0x36>
 800eb9c:	4602      	mov	r2, r0
 800eb9e:	4b19      	ldr	r3, [pc, #100]	@ (800ec04 <__s2b+0x8c>)
 800eba0:	4819      	ldr	r0, [pc, #100]	@ (800ec08 <__s2b+0x90>)
 800eba2:	21d3      	movs	r1, #211	@ 0xd3
 800eba4:	f000 fbfc 	bl	800f3a0 <__assert_func>
 800eba8:	0052      	lsls	r2, r2, #1
 800ebaa:	3101      	adds	r1, #1
 800ebac:	e7f0      	b.n	800eb90 <__s2b+0x18>
 800ebae:	9b08      	ldr	r3, [sp, #32]
 800ebb0:	6143      	str	r3, [r0, #20]
 800ebb2:	2d09      	cmp	r5, #9
 800ebb4:	f04f 0301 	mov.w	r3, #1
 800ebb8:	6103      	str	r3, [r0, #16]
 800ebba:	dd16      	ble.n	800ebea <__s2b+0x72>
 800ebbc:	f104 0909 	add.w	r9, r4, #9
 800ebc0:	46c8      	mov	r8, r9
 800ebc2:	442c      	add	r4, r5
 800ebc4:	f818 3b01 	ldrb.w	r3, [r8], #1
 800ebc8:	4601      	mov	r1, r0
 800ebca:	3b30      	subs	r3, #48	@ 0x30
 800ebcc:	220a      	movs	r2, #10
 800ebce:	4630      	mov	r0, r6
 800ebd0:	f7ff ff8c 	bl	800eaec <__multadd>
 800ebd4:	45a0      	cmp	r8, r4
 800ebd6:	d1f5      	bne.n	800ebc4 <__s2b+0x4c>
 800ebd8:	f1a5 0408 	sub.w	r4, r5, #8
 800ebdc:	444c      	add	r4, r9
 800ebde:	1b2d      	subs	r5, r5, r4
 800ebe0:	1963      	adds	r3, r4, r5
 800ebe2:	42bb      	cmp	r3, r7
 800ebe4:	db04      	blt.n	800ebf0 <__s2b+0x78>
 800ebe6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ebea:	340a      	adds	r4, #10
 800ebec:	2509      	movs	r5, #9
 800ebee:	e7f6      	b.n	800ebde <__s2b+0x66>
 800ebf0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800ebf4:	4601      	mov	r1, r0
 800ebf6:	3b30      	subs	r3, #48	@ 0x30
 800ebf8:	220a      	movs	r2, #10
 800ebfa:	4630      	mov	r0, r6
 800ebfc:	f7ff ff76 	bl	800eaec <__multadd>
 800ec00:	e7ee      	b.n	800ebe0 <__s2b+0x68>
 800ec02:	bf00      	nop
 800ec04:	0801bcac 	.word	0x0801bcac
 800ec08:	0801bd34 	.word	0x0801bd34

0800ec0c <__hi0bits>:
 800ec0c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800ec10:	4603      	mov	r3, r0
 800ec12:	bf36      	itet	cc
 800ec14:	0403      	lslcc	r3, r0, #16
 800ec16:	2000      	movcs	r0, #0
 800ec18:	2010      	movcc	r0, #16
 800ec1a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ec1e:	bf3c      	itt	cc
 800ec20:	021b      	lslcc	r3, r3, #8
 800ec22:	3008      	addcc	r0, #8
 800ec24:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ec28:	bf3c      	itt	cc
 800ec2a:	011b      	lslcc	r3, r3, #4
 800ec2c:	3004      	addcc	r0, #4
 800ec2e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ec32:	bf3c      	itt	cc
 800ec34:	009b      	lslcc	r3, r3, #2
 800ec36:	3002      	addcc	r0, #2
 800ec38:	2b00      	cmp	r3, #0
 800ec3a:	db05      	blt.n	800ec48 <__hi0bits+0x3c>
 800ec3c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800ec40:	f100 0001 	add.w	r0, r0, #1
 800ec44:	bf08      	it	eq
 800ec46:	2020      	moveq	r0, #32
 800ec48:	4770      	bx	lr

0800ec4a <__lo0bits>:
 800ec4a:	6803      	ldr	r3, [r0, #0]
 800ec4c:	4602      	mov	r2, r0
 800ec4e:	f013 0007 	ands.w	r0, r3, #7
 800ec52:	d00b      	beq.n	800ec6c <__lo0bits+0x22>
 800ec54:	07d9      	lsls	r1, r3, #31
 800ec56:	d421      	bmi.n	800ec9c <__lo0bits+0x52>
 800ec58:	0798      	lsls	r0, r3, #30
 800ec5a:	bf49      	itett	mi
 800ec5c:	085b      	lsrmi	r3, r3, #1
 800ec5e:	089b      	lsrpl	r3, r3, #2
 800ec60:	2001      	movmi	r0, #1
 800ec62:	6013      	strmi	r3, [r2, #0]
 800ec64:	bf5c      	itt	pl
 800ec66:	6013      	strpl	r3, [r2, #0]
 800ec68:	2002      	movpl	r0, #2
 800ec6a:	4770      	bx	lr
 800ec6c:	b299      	uxth	r1, r3
 800ec6e:	b909      	cbnz	r1, 800ec74 <__lo0bits+0x2a>
 800ec70:	0c1b      	lsrs	r3, r3, #16
 800ec72:	2010      	movs	r0, #16
 800ec74:	b2d9      	uxtb	r1, r3
 800ec76:	b909      	cbnz	r1, 800ec7c <__lo0bits+0x32>
 800ec78:	3008      	adds	r0, #8
 800ec7a:	0a1b      	lsrs	r3, r3, #8
 800ec7c:	0719      	lsls	r1, r3, #28
 800ec7e:	bf04      	itt	eq
 800ec80:	091b      	lsreq	r3, r3, #4
 800ec82:	3004      	addeq	r0, #4
 800ec84:	0799      	lsls	r1, r3, #30
 800ec86:	bf04      	itt	eq
 800ec88:	089b      	lsreq	r3, r3, #2
 800ec8a:	3002      	addeq	r0, #2
 800ec8c:	07d9      	lsls	r1, r3, #31
 800ec8e:	d403      	bmi.n	800ec98 <__lo0bits+0x4e>
 800ec90:	085b      	lsrs	r3, r3, #1
 800ec92:	f100 0001 	add.w	r0, r0, #1
 800ec96:	d003      	beq.n	800eca0 <__lo0bits+0x56>
 800ec98:	6013      	str	r3, [r2, #0]
 800ec9a:	4770      	bx	lr
 800ec9c:	2000      	movs	r0, #0
 800ec9e:	4770      	bx	lr
 800eca0:	2020      	movs	r0, #32
 800eca2:	4770      	bx	lr

0800eca4 <__i2b>:
 800eca4:	b510      	push	{r4, lr}
 800eca6:	460c      	mov	r4, r1
 800eca8:	2101      	movs	r1, #1
 800ecaa:	f7ff febd 	bl	800ea28 <_Balloc>
 800ecae:	4602      	mov	r2, r0
 800ecb0:	b928      	cbnz	r0, 800ecbe <__i2b+0x1a>
 800ecb2:	4b05      	ldr	r3, [pc, #20]	@ (800ecc8 <__i2b+0x24>)
 800ecb4:	4805      	ldr	r0, [pc, #20]	@ (800eccc <__i2b+0x28>)
 800ecb6:	f240 1145 	movw	r1, #325	@ 0x145
 800ecba:	f000 fb71 	bl	800f3a0 <__assert_func>
 800ecbe:	2301      	movs	r3, #1
 800ecc0:	6144      	str	r4, [r0, #20]
 800ecc2:	6103      	str	r3, [r0, #16]
 800ecc4:	bd10      	pop	{r4, pc}
 800ecc6:	bf00      	nop
 800ecc8:	0801bcac 	.word	0x0801bcac
 800eccc:	0801bd34 	.word	0x0801bd34

0800ecd0 <__multiply>:
 800ecd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ecd4:	4614      	mov	r4, r2
 800ecd6:	690a      	ldr	r2, [r1, #16]
 800ecd8:	6923      	ldr	r3, [r4, #16]
 800ecda:	429a      	cmp	r2, r3
 800ecdc:	bfa8      	it	ge
 800ecde:	4623      	movge	r3, r4
 800ece0:	460f      	mov	r7, r1
 800ece2:	bfa4      	itt	ge
 800ece4:	460c      	movge	r4, r1
 800ece6:	461f      	movge	r7, r3
 800ece8:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800ecec:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800ecf0:	68a3      	ldr	r3, [r4, #8]
 800ecf2:	6861      	ldr	r1, [r4, #4]
 800ecf4:	eb0a 0609 	add.w	r6, sl, r9
 800ecf8:	42b3      	cmp	r3, r6
 800ecfa:	b085      	sub	sp, #20
 800ecfc:	bfb8      	it	lt
 800ecfe:	3101      	addlt	r1, #1
 800ed00:	f7ff fe92 	bl	800ea28 <_Balloc>
 800ed04:	b930      	cbnz	r0, 800ed14 <__multiply+0x44>
 800ed06:	4602      	mov	r2, r0
 800ed08:	4b44      	ldr	r3, [pc, #272]	@ (800ee1c <__multiply+0x14c>)
 800ed0a:	4845      	ldr	r0, [pc, #276]	@ (800ee20 <__multiply+0x150>)
 800ed0c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800ed10:	f000 fb46 	bl	800f3a0 <__assert_func>
 800ed14:	f100 0514 	add.w	r5, r0, #20
 800ed18:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800ed1c:	462b      	mov	r3, r5
 800ed1e:	2200      	movs	r2, #0
 800ed20:	4543      	cmp	r3, r8
 800ed22:	d321      	bcc.n	800ed68 <__multiply+0x98>
 800ed24:	f107 0114 	add.w	r1, r7, #20
 800ed28:	f104 0214 	add.w	r2, r4, #20
 800ed2c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800ed30:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800ed34:	9302      	str	r3, [sp, #8]
 800ed36:	1b13      	subs	r3, r2, r4
 800ed38:	3b15      	subs	r3, #21
 800ed3a:	f023 0303 	bic.w	r3, r3, #3
 800ed3e:	3304      	adds	r3, #4
 800ed40:	f104 0715 	add.w	r7, r4, #21
 800ed44:	42ba      	cmp	r2, r7
 800ed46:	bf38      	it	cc
 800ed48:	2304      	movcc	r3, #4
 800ed4a:	9301      	str	r3, [sp, #4]
 800ed4c:	9b02      	ldr	r3, [sp, #8]
 800ed4e:	9103      	str	r1, [sp, #12]
 800ed50:	428b      	cmp	r3, r1
 800ed52:	d80c      	bhi.n	800ed6e <__multiply+0x9e>
 800ed54:	2e00      	cmp	r6, #0
 800ed56:	dd03      	ble.n	800ed60 <__multiply+0x90>
 800ed58:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ed5c:	2b00      	cmp	r3, #0
 800ed5e:	d05b      	beq.n	800ee18 <__multiply+0x148>
 800ed60:	6106      	str	r6, [r0, #16]
 800ed62:	b005      	add	sp, #20
 800ed64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed68:	f843 2b04 	str.w	r2, [r3], #4
 800ed6c:	e7d8      	b.n	800ed20 <__multiply+0x50>
 800ed6e:	f8b1 a000 	ldrh.w	sl, [r1]
 800ed72:	f1ba 0f00 	cmp.w	sl, #0
 800ed76:	d024      	beq.n	800edc2 <__multiply+0xf2>
 800ed78:	f104 0e14 	add.w	lr, r4, #20
 800ed7c:	46a9      	mov	r9, r5
 800ed7e:	f04f 0c00 	mov.w	ip, #0
 800ed82:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ed86:	f8d9 3000 	ldr.w	r3, [r9]
 800ed8a:	fa1f fb87 	uxth.w	fp, r7
 800ed8e:	b29b      	uxth	r3, r3
 800ed90:	fb0a 330b 	mla	r3, sl, fp, r3
 800ed94:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800ed98:	f8d9 7000 	ldr.w	r7, [r9]
 800ed9c:	4463      	add	r3, ip
 800ed9e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800eda2:	fb0a c70b 	mla	r7, sl, fp, ip
 800eda6:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800edaa:	b29b      	uxth	r3, r3
 800edac:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800edb0:	4572      	cmp	r2, lr
 800edb2:	f849 3b04 	str.w	r3, [r9], #4
 800edb6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800edba:	d8e2      	bhi.n	800ed82 <__multiply+0xb2>
 800edbc:	9b01      	ldr	r3, [sp, #4]
 800edbe:	f845 c003 	str.w	ip, [r5, r3]
 800edc2:	9b03      	ldr	r3, [sp, #12]
 800edc4:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800edc8:	3104      	adds	r1, #4
 800edca:	f1b9 0f00 	cmp.w	r9, #0
 800edce:	d021      	beq.n	800ee14 <__multiply+0x144>
 800edd0:	682b      	ldr	r3, [r5, #0]
 800edd2:	f104 0c14 	add.w	ip, r4, #20
 800edd6:	46ae      	mov	lr, r5
 800edd8:	f04f 0a00 	mov.w	sl, #0
 800eddc:	f8bc b000 	ldrh.w	fp, [ip]
 800ede0:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800ede4:	fb09 770b 	mla	r7, r9, fp, r7
 800ede8:	4457      	add	r7, sl
 800edea:	b29b      	uxth	r3, r3
 800edec:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800edf0:	f84e 3b04 	str.w	r3, [lr], #4
 800edf4:	f85c 3b04 	ldr.w	r3, [ip], #4
 800edf8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800edfc:	f8be 3000 	ldrh.w	r3, [lr]
 800ee00:	fb09 330a 	mla	r3, r9, sl, r3
 800ee04:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800ee08:	4562      	cmp	r2, ip
 800ee0a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ee0e:	d8e5      	bhi.n	800eddc <__multiply+0x10c>
 800ee10:	9f01      	ldr	r7, [sp, #4]
 800ee12:	51eb      	str	r3, [r5, r7]
 800ee14:	3504      	adds	r5, #4
 800ee16:	e799      	b.n	800ed4c <__multiply+0x7c>
 800ee18:	3e01      	subs	r6, #1
 800ee1a:	e79b      	b.n	800ed54 <__multiply+0x84>
 800ee1c:	0801bcac 	.word	0x0801bcac
 800ee20:	0801bd34 	.word	0x0801bd34

0800ee24 <__pow5mult>:
 800ee24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ee28:	4615      	mov	r5, r2
 800ee2a:	f012 0203 	ands.w	r2, r2, #3
 800ee2e:	4607      	mov	r7, r0
 800ee30:	460e      	mov	r6, r1
 800ee32:	d007      	beq.n	800ee44 <__pow5mult+0x20>
 800ee34:	4c25      	ldr	r4, [pc, #148]	@ (800eecc <__pow5mult+0xa8>)
 800ee36:	3a01      	subs	r2, #1
 800ee38:	2300      	movs	r3, #0
 800ee3a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ee3e:	f7ff fe55 	bl	800eaec <__multadd>
 800ee42:	4606      	mov	r6, r0
 800ee44:	10ad      	asrs	r5, r5, #2
 800ee46:	d03d      	beq.n	800eec4 <__pow5mult+0xa0>
 800ee48:	69fc      	ldr	r4, [r7, #28]
 800ee4a:	b97c      	cbnz	r4, 800ee6c <__pow5mult+0x48>
 800ee4c:	2010      	movs	r0, #16
 800ee4e:	f7fd f8d3 	bl	800bff8 <malloc>
 800ee52:	4602      	mov	r2, r0
 800ee54:	61f8      	str	r0, [r7, #28]
 800ee56:	b928      	cbnz	r0, 800ee64 <__pow5mult+0x40>
 800ee58:	4b1d      	ldr	r3, [pc, #116]	@ (800eed0 <__pow5mult+0xac>)
 800ee5a:	481e      	ldr	r0, [pc, #120]	@ (800eed4 <__pow5mult+0xb0>)
 800ee5c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800ee60:	f000 fa9e 	bl	800f3a0 <__assert_func>
 800ee64:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ee68:	6004      	str	r4, [r0, #0]
 800ee6a:	60c4      	str	r4, [r0, #12]
 800ee6c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800ee70:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ee74:	b94c      	cbnz	r4, 800ee8a <__pow5mult+0x66>
 800ee76:	f240 2171 	movw	r1, #625	@ 0x271
 800ee7a:	4638      	mov	r0, r7
 800ee7c:	f7ff ff12 	bl	800eca4 <__i2b>
 800ee80:	2300      	movs	r3, #0
 800ee82:	f8c8 0008 	str.w	r0, [r8, #8]
 800ee86:	4604      	mov	r4, r0
 800ee88:	6003      	str	r3, [r0, #0]
 800ee8a:	f04f 0900 	mov.w	r9, #0
 800ee8e:	07eb      	lsls	r3, r5, #31
 800ee90:	d50a      	bpl.n	800eea8 <__pow5mult+0x84>
 800ee92:	4631      	mov	r1, r6
 800ee94:	4622      	mov	r2, r4
 800ee96:	4638      	mov	r0, r7
 800ee98:	f7ff ff1a 	bl	800ecd0 <__multiply>
 800ee9c:	4631      	mov	r1, r6
 800ee9e:	4680      	mov	r8, r0
 800eea0:	4638      	mov	r0, r7
 800eea2:	f7ff fe01 	bl	800eaa8 <_Bfree>
 800eea6:	4646      	mov	r6, r8
 800eea8:	106d      	asrs	r5, r5, #1
 800eeaa:	d00b      	beq.n	800eec4 <__pow5mult+0xa0>
 800eeac:	6820      	ldr	r0, [r4, #0]
 800eeae:	b938      	cbnz	r0, 800eec0 <__pow5mult+0x9c>
 800eeb0:	4622      	mov	r2, r4
 800eeb2:	4621      	mov	r1, r4
 800eeb4:	4638      	mov	r0, r7
 800eeb6:	f7ff ff0b 	bl	800ecd0 <__multiply>
 800eeba:	6020      	str	r0, [r4, #0]
 800eebc:	f8c0 9000 	str.w	r9, [r0]
 800eec0:	4604      	mov	r4, r0
 800eec2:	e7e4      	b.n	800ee8e <__pow5mult+0x6a>
 800eec4:	4630      	mov	r0, r6
 800eec6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800eeca:	bf00      	nop
 800eecc:	0801bd90 	.word	0x0801bd90
 800eed0:	0801bd1d 	.word	0x0801bd1d
 800eed4:	0801bd34 	.word	0x0801bd34

0800eed8 <__lshift>:
 800eed8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eedc:	460c      	mov	r4, r1
 800eede:	6849      	ldr	r1, [r1, #4]
 800eee0:	6923      	ldr	r3, [r4, #16]
 800eee2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800eee6:	68a3      	ldr	r3, [r4, #8]
 800eee8:	4607      	mov	r7, r0
 800eeea:	4691      	mov	r9, r2
 800eeec:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800eef0:	f108 0601 	add.w	r6, r8, #1
 800eef4:	42b3      	cmp	r3, r6
 800eef6:	db0b      	blt.n	800ef10 <__lshift+0x38>
 800eef8:	4638      	mov	r0, r7
 800eefa:	f7ff fd95 	bl	800ea28 <_Balloc>
 800eefe:	4605      	mov	r5, r0
 800ef00:	b948      	cbnz	r0, 800ef16 <__lshift+0x3e>
 800ef02:	4602      	mov	r2, r0
 800ef04:	4b28      	ldr	r3, [pc, #160]	@ (800efa8 <__lshift+0xd0>)
 800ef06:	4829      	ldr	r0, [pc, #164]	@ (800efac <__lshift+0xd4>)
 800ef08:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800ef0c:	f000 fa48 	bl	800f3a0 <__assert_func>
 800ef10:	3101      	adds	r1, #1
 800ef12:	005b      	lsls	r3, r3, #1
 800ef14:	e7ee      	b.n	800eef4 <__lshift+0x1c>
 800ef16:	2300      	movs	r3, #0
 800ef18:	f100 0114 	add.w	r1, r0, #20
 800ef1c:	f100 0210 	add.w	r2, r0, #16
 800ef20:	4618      	mov	r0, r3
 800ef22:	4553      	cmp	r3, sl
 800ef24:	db33      	blt.n	800ef8e <__lshift+0xb6>
 800ef26:	6920      	ldr	r0, [r4, #16]
 800ef28:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ef2c:	f104 0314 	add.w	r3, r4, #20
 800ef30:	f019 091f 	ands.w	r9, r9, #31
 800ef34:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ef38:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ef3c:	d02b      	beq.n	800ef96 <__lshift+0xbe>
 800ef3e:	f1c9 0e20 	rsb	lr, r9, #32
 800ef42:	468a      	mov	sl, r1
 800ef44:	2200      	movs	r2, #0
 800ef46:	6818      	ldr	r0, [r3, #0]
 800ef48:	fa00 f009 	lsl.w	r0, r0, r9
 800ef4c:	4310      	orrs	r0, r2
 800ef4e:	f84a 0b04 	str.w	r0, [sl], #4
 800ef52:	f853 2b04 	ldr.w	r2, [r3], #4
 800ef56:	459c      	cmp	ip, r3
 800ef58:	fa22 f20e 	lsr.w	r2, r2, lr
 800ef5c:	d8f3      	bhi.n	800ef46 <__lshift+0x6e>
 800ef5e:	ebac 0304 	sub.w	r3, ip, r4
 800ef62:	3b15      	subs	r3, #21
 800ef64:	f023 0303 	bic.w	r3, r3, #3
 800ef68:	3304      	adds	r3, #4
 800ef6a:	f104 0015 	add.w	r0, r4, #21
 800ef6e:	4584      	cmp	ip, r0
 800ef70:	bf38      	it	cc
 800ef72:	2304      	movcc	r3, #4
 800ef74:	50ca      	str	r2, [r1, r3]
 800ef76:	b10a      	cbz	r2, 800ef7c <__lshift+0xa4>
 800ef78:	f108 0602 	add.w	r6, r8, #2
 800ef7c:	3e01      	subs	r6, #1
 800ef7e:	4638      	mov	r0, r7
 800ef80:	612e      	str	r6, [r5, #16]
 800ef82:	4621      	mov	r1, r4
 800ef84:	f7ff fd90 	bl	800eaa8 <_Bfree>
 800ef88:	4628      	mov	r0, r5
 800ef8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ef8e:	f842 0f04 	str.w	r0, [r2, #4]!
 800ef92:	3301      	adds	r3, #1
 800ef94:	e7c5      	b.n	800ef22 <__lshift+0x4a>
 800ef96:	3904      	subs	r1, #4
 800ef98:	f853 2b04 	ldr.w	r2, [r3], #4
 800ef9c:	f841 2f04 	str.w	r2, [r1, #4]!
 800efa0:	459c      	cmp	ip, r3
 800efa2:	d8f9      	bhi.n	800ef98 <__lshift+0xc0>
 800efa4:	e7ea      	b.n	800ef7c <__lshift+0xa4>
 800efa6:	bf00      	nop
 800efa8:	0801bcac 	.word	0x0801bcac
 800efac:	0801bd34 	.word	0x0801bd34

0800efb0 <__mcmp>:
 800efb0:	690a      	ldr	r2, [r1, #16]
 800efb2:	4603      	mov	r3, r0
 800efb4:	6900      	ldr	r0, [r0, #16]
 800efb6:	1a80      	subs	r0, r0, r2
 800efb8:	b530      	push	{r4, r5, lr}
 800efba:	d10e      	bne.n	800efda <__mcmp+0x2a>
 800efbc:	3314      	adds	r3, #20
 800efbe:	3114      	adds	r1, #20
 800efc0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800efc4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800efc8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800efcc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800efd0:	4295      	cmp	r5, r2
 800efd2:	d003      	beq.n	800efdc <__mcmp+0x2c>
 800efd4:	d205      	bcs.n	800efe2 <__mcmp+0x32>
 800efd6:	f04f 30ff 	mov.w	r0, #4294967295
 800efda:	bd30      	pop	{r4, r5, pc}
 800efdc:	42a3      	cmp	r3, r4
 800efde:	d3f3      	bcc.n	800efc8 <__mcmp+0x18>
 800efe0:	e7fb      	b.n	800efda <__mcmp+0x2a>
 800efe2:	2001      	movs	r0, #1
 800efe4:	e7f9      	b.n	800efda <__mcmp+0x2a>
	...

0800efe8 <__mdiff>:
 800efe8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800efec:	4689      	mov	r9, r1
 800efee:	4606      	mov	r6, r0
 800eff0:	4611      	mov	r1, r2
 800eff2:	4648      	mov	r0, r9
 800eff4:	4614      	mov	r4, r2
 800eff6:	f7ff ffdb 	bl	800efb0 <__mcmp>
 800effa:	1e05      	subs	r5, r0, #0
 800effc:	d112      	bne.n	800f024 <__mdiff+0x3c>
 800effe:	4629      	mov	r1, r5
 800f000:	4630      	mov	r0, r6
 800f002:	f7ff fd11 	bl	800ea28 <_Balloc>
 800f006:	4602      	mov	r2, r0
 800f008:	b928      	cbnz	r0, 800f016 <__mdiff+0x2e>
 800f00a:	4b3f      	ldr	r3, [pc, #252]	@ (800f108 <__mdiff+0x120>)
 800f00c:	f240 2137 	movw	r1, #567	@ 0x237
 800f010:	483e      	ldr	r0, [pc, #248]	@ (800f10c <__mdiff+0x124>)
 800f012:	f000 f9c5 	bl	800f3a0 <__assert_func>
 800f016:	2301      	movs	r3, #1
 800f018:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f01c:	4610      	mov	r0, r2
 800f01e:	b003      	add	sp, #12
 800f020:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f024:	bfbc      	itt	lt
 800f026:	464b      	movlt	r3, r9
 800f028:	46a1      	movlt	r9, r4
 800f02a:	4630      	mov	r0, r6
 800f02c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800f030:	bfba      	itte	lt
 800f032:	461c      	movlt	r4, r3
 800f034:	2501      	movlt	r5, #1
 800f036:	2500      	movge	r5, #0
 800f038:	f7ff fcf6 	bl	800ea28 <_Balloc>
 800f03c:	4602      	mov	r2, r0
 800f03e:	b918      	cbnz	r0, 800f048 <__mdiff+0x60>
 800f040:	4b31      	ldr	r3, [pc, #196]	@ (800f108 <__mdiff+0x120>)
 800f042:	f240 2145 	movw	r1, #581	@ 0x245
 800f046:	e7e3      	b.n	800f010 <__mdiff+0x28>
 800f048:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800f04c:	6926      	ldr	r6, [r4, #16]
 800f04e:	60c5      	str	r5, [r0, #12]
 800f050:	f109 0310 	add.w	r3, r9, #16
 800f054:	f109 0514 	add.w	r5, r9, #20
 800f058:	f104 0e14 	add.w	lr, r4, #20
 800f05c:	f100 0b14 	add.w	fp, r0, #20
 800f060:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800f064:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800f068:	9301      	str	r3, [sp, #4]
 800f06a:	46d9      	mov	r9, fp
 800f06c:	f04f 0c00 	mov.w	ip, #0
 800f070:	9b01      	ldr	r3, [sp, #4]
 800f072:	f85e 0b04 	ldr.w	r0, [lr], #4
 800f076:	f853 af04 	ldr.w	sl, [r3, #4]!
 800f07a:	9301      	str	r3, [sp, #4]
 800f07c:	fa1f f38a 	uxth.w	r3, sl
 800f080:	4619      	mov	r1, r3
 800f082:	b283      	uxth	r3, r0
 800f084:	1acb      	subs	r3, r1, r3
 800f086:	0c00      	lsrs	r0, r0, #16
 800f088:	4463      	add	r3, ip
 800f08a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800f08e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800f092:	b29b      	uxth	r3, r3
 800f094:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800f098:	4576      	cmp	r6, lr
 800f09a:	f849 3b04 	str.w	r3, [r9], #4
 800f09e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f0a2:	d8e5      	bhi.n	800f070 <__mdiff+0x88>
 800f0a4:	1b33      	subs	r3, r6, r4
 800f0a6:	3b15      	subs	r3, #21
 800f0a8:	f023 0303 	bic.w	r3, r3, #3
 800f0ac:	3415      	adds	r4, #21
 800f0ae:	3304      	adds	r3, #4
 800f0b0:	42a6      	cmp	r6, r4
 800f0b2:	bf38      	it	cc
 800f0b4:	2304      	movcc	r3, #4
 800f0b6:	441d      	add	r5, r3
 800f0b8:	445b      	add	r3, fp
 800f0ba:	461e      	mov	r6, r3
 800f0bc:	462c      	mov	r4, r5
 800f0be:	4544      	cmp	r4, r8
 800f0c0:	d30e      	bcc.n	800f0e0 <__mdiff+0xf8>
 800f0c2:	f108 0103 	add.w	r1, r8, #3
 800f0c6:	1b49      	subs	r1, r1, r5
 800f0c8:	f021 0103 	bic.w	r1, r1, #3
 800f0cc:	3d03      	subs	r5, #3
 800f0ce:	45a8      	cmp	r8, r5
 800f0d0:	bf38      	it	cc
 800f0d2:	2100      	movcc	r1, #0
 800f0d4:	440b      	add	r3, r1
 800f0d6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f0da:	b191      	cbz	r1, 800f102 <__mdiff+0x11a>
 800f0dc:	6117      	str	r7, [r2, #16]
 800f0de:	e79d      	b.n	800f01c <__mdiff+0x34>
 800f0e0:	f854 1b04 	ldr.w	r1, [r4], #4
 800f0e4:	46e6      	mov	lr, ip
 800f0e6:	0c08      	lsrs	r0, r1, #16
 800f0e8:	fa1c fc81 	uxtah	ip, ip, r1
 800f0ec:	4471      	add	r1, lr
 800f0ee:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800f0f2:	b289      	uxth	r1, r1
 800f0f4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800f0f8:	f846 1b04 	str.w	r1, [r6], #4
 800f0fc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f100:	e7dd      	b.n	800f0be <__mdiff+0xd6>
 800f102:	3f01      	subs	r7, #1
 800f104:	e7e7      	b.n	800f0d6 <__mdiff+0xee>
 800f106:	bf00      	nop
 800f108:	0801bcac 	.word	0x0801bcac
 800f10c:	0801bd34 	.word	0x0801bd34

0800f110 <__ulp>:
 800f110:	b082      	sub	sp, #8
 800f112:	ed8d 0b00 	vstr	d0, [sp]
 800f116:	9a01      	ldr	r2, [sp, #4]
 800f118:	4b0f      	ldr	r3, [pc, #60]	@ (800f158 <__ulp+0x48>)
 800f11a:	4013      	ands	r3, r2
 800f11c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800f120:	2b00      	cmp	r3, #0
 800f122:	dc08      	bgt.n	800f136 <__ulp+0x26>
 800f124:	425b      	negs	r3, r3
 800f126:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800f12a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800f12e:	da04      	bge.n	800f13a <__ulp+0x2a>
 800f130:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800f134:	4113      	asrs	r3, r2
 800f136:	2200      	movs	r2, #0
 800f138:	e008      	b.n	800f14c <__ulp+0x3c>
 800f13a:	f1a2 0314 	sub.w	r3, r2, #20
 800f13e:	2b1e      	cmp	r3, #30
 800f140:	bfda      	itte	le
 800f142:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800f146:	40da      	lsrle	r2, r3
 800f148:	2201      	movgt	r2, #1
 800f14a:	2300      	movs	r3, #0
 800f14c:	4619      	mov	r1, r3
 800f14e:	4610      	mov	r0, r2
 800f150:	ec41 0b10 	vmov	d0, r0, r1
 800f154:	b002      	add	sp, #8
 800f156:	4770      	bx	lr
 800f158:	7ff00000 	.word	0x7ff00000

0800f15c <__b2d>:
 800f15c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f160:	6906      	ldr	r6, [r0, #16]
 800f162:	f100 0814 	add.w	r8, r0, #20
 800f166:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800f16a:	1f37      	subs	r7, r6, #4
 800f16c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800f170:	4610      	mov	r0, r2
 800f172:	f7ff fd4b 	bl	800ec0c <__hi0bits>
 800f176:	f1c0 0320 	rsb	r3, r0, #32
 800f17a:	280a      	cmp	r0, #10
 800f17c:	600b      	str	r3, [r1, #0]
 800f17e:	491b      	ldr	r1, [pc, #108]	@ (800f1ec <__b2d+0x90>)
 800f180:	dc15      	bgt.n	800f1ae <__b2d+0x52>
 800f182:	f1c0 0c0b 	rsb	ip, r0, #11
 800f186:	fa22 f30c 	lsr.w	r3, r2, ip
 800f18a:	45b8      	cmp	r8, r7
 800f18c:	ea43 0501 	orr.w	r5, r3, r1
 800f190:	bf34      	ite	cc
 800f192:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800f196:	2300      	movcs	r3, #0
 800f198:	3015      	adds	r0, #21
 800f19a:	fa02 f000 	lsl.w	r0, r2, r0
 800f19e:	fa23 f30c 	lsr.w	r3, r3, ip
 800f1a2:	4303      	orrs	r3, r0
 800f1a4:	461c      	mov	r4, r3
 800f1a6:	ec45 4b10 	vmov	d0, r4, r5
 800f1aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f1ae:	45b8      	cmp	r8, r7
 800f1b0:	bf3a      	itte	cc
 800f1b2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800f1b6:	f1a6 0708 	subcc.w	r7, r6, #8
 800f1ba:	2300      	movcs	r3, #0
 800f1bc:	380b      	subs	r0, #11
 800f1be:	d012      	beq.n	800f1e6 <__b2d+0x8a>
 800f1c0:	f1c0 0120 	rsb	r1, r0, #32
 800f1c4:	fa23 f401 	lsr.w	r4, r3, r1
 800f1c8:	4082      	lsls	r2, r0
 800f1ca:	4322      	orrs	r2, r4
 800f1cc:	4547      	cmp	r7, r8
 800f1ce:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800f1d2:	bf8c      	ite	hi
 800f1d4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800f1d8:	2200      	movls	r2, #0
 800f1da:	4083      	lsls	r3, r0
 800f1dc:	40ca      	lsrs	r2, r1
 800f1de:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800f1e2:	4313      	orrs	r3, r2
 800f1e4:	e7de      	b.n	800f1a4 <__b2d+0x48>
 800f1e6:	ea42 0501 	orr.w	r5, r2, r1
 800f1ea:	e7db      	b.n	800f1a4 <__b2d+0x48>
 800f1ec:	3ff00000 	.word	0x3ff00000

0800f1f0 <__d2b>:
 800f1f0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f1f4:	460f      	mov	r7, r1
 800f1f6:	2101      	movs	r1, #1
 800f1f8:	ec59 8b10 	vmov	r8, r9, d0
 800f1fc:	4616      	mov	r6, r2
 800f1fe:	f7ff fc13 	bl	800ea28 <_Balloc>
 800f202:	4604      	mov	r4, r0
 800f204:	b930      	cbnz	r0, 800f214 <__d2b+0x24>
 800f206:	4602      	mov	r2, r0
 800f208:	4b23      	ldr	r3, [pc, #140]	@ (800f298 <__d2b+0xa8>)
 800f20a:	4824      	ldr	r0, [pc, #144]	@ (800f29c <__d2b+0xac>)
 800f20c:	f240 310f 	movw	r1, #783	@ 0x30f
 800f210:	f000 f8c6 	bl	800f3a0 <__assert_func>
 800f214:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800f218:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f21c:	b10d      	cbz	r5, 800f222 <__d2b+0x32>
 800f21e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800f222:	9301      	str	r3, [sp, #4]
 800f224:	f1b8 0300 	subs.w	r3, r8, #0
 800f228:	d023      	beq.n	800f272 <__d2b+0x82>
 800f22a:	4668      	mov	r0, sp
 800f22c:	9300      	str	r3, [sp, #0]
 800f22e:	f7ff fd0c 	bl	800ec4a <__lo0bits>
 800f232:	e9dd 1200 	ldrd	r1, r2, [sp]
 800f236:	b1d0      	cbz	r0, 800f26e <__d2b+0x7e>
 800f238:	f1c0 0320 	rsb	r3, r0, #32
 800f23c:	fa02 f303 	lsl.w	r3, r2, r3
 800f240:	430b      	orrs	r3, r1
 800f242:	40c2      	lsrs	r2, r0
 800f244:	6163      	str	r3, [r4, #20]
 800f246:	9201      	str	r2, [sp, #4]
 800f248:	9b01      	ldr	r3, [sp, #4]
 800f24a:	61a3      	str	r3, [r4, #24]
 800f24c:	2b00      	cmp	r3, #0
 800f24e:	bf0c      	ite	eq
 800f250:	2201      	moveq	r2, #1
 800f252:	2202      	movne	r2, #2
 800f254:	6122      	str	r2, [r4, #16]
 800f256:	b1a5      	cbz	r5, 800f282 <__d2b+0x92>
 800f258:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800f25c:	4405      	add	r5, r0
 800f25e:	603d      	str	r5, [r7, #0]
 800f260:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800f264:	6030      	str	r0, [r6, #0]
 800f266:	4620      	mov	r0, r4
 800f268:	b003      	add	sp, #12
 800f26a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f26e:	6161      	str	r1, [r4, #20]
 800f270:	e7ea      	b.n	800f248 <__d2b+0x58>
 800f272:	a801      	add	r0, sp, #4
 800f274:	f7ff fce9 	bl	800ec4a <__lo0bits>
 800f278:	9b01      	ldr	r3, [sp, #4]
 800f27a:	6163      	str	r3, [r4, #20]
 800f27c:	3020      	adds	r0, #32
 800f27e:	2201      	movs	r2, #1
 800f280:	e7e8      	b.n	800f254 <__d2b+0x64>
 800f282:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f286:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800f28a:	6038      	str	r0, [r7, #0]
 800f28c:	6918      	ldr	r0, [r3, #16]
 800f28e:	f7ff fcbd 	bl	800ec0c <__hi0bits>
 800f292:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800f296:	e7e5      	b.n	800f264 <__d2b+0x74>
 800f298:	0801bcac 	.word	0x0801bcac
 800f29c:	0801bd34 	.word	0x0801bd34

0800f2a0 <__ratio>:
 800f2a0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f2a4:	4688      	mov	r8, r1
 800f2a6:	4669      	mov	r1, sp
 800f2a8:	4681      	mov	r9, r0
 800f2aa:	f7ff ff57 	bl	800f15c <__b2d>
 800f2ae:	a901      	add	r1, sp, #4
 800f2b0:	4640      	mov	r0, r8
 800f2b2:	ec55 4b10 	vmov	r4, r5, d0
 800f2b6:	f7ff ff51 	bl	800f15c <__b2d>
 800f2ba:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800f2be:	f8d9 2010 	ldr.w	r2, [r9, #16]
 800f2c2:	1ad2      	subs	r2, r2, r3
 800f2c4:	e9dd 3100 	ldrd	r3, r1, [sp]
 800f2c8:	1a5b      	subs	r3, r3, r1
 800f2ca:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 800f2ce:	ec57 6b10 	vmov	r6, r7, d0
 800f2d2:	2b00      	cmp	r3, #0
 800f2d4:	bfd6      	itet	le
 800f2d6:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800f2da:	462a      	movgt	r2, r5
 800f2dc:	463a      	movle	r2, r7
 800f2de:	46ab      	mov	fp, r5
 800f2e0:	46a2      	mov	sl, r4
 800f2e2:	bfce      	itee	gt
 800f2e4:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800f2e8:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 800f2ec:	ee00 3a90 	vmovle	s1, r3
 800f2f0:	ec4b ab17 	vmov	d7, sl, fp
 800f2f4:	ee87 0b00 	vdiv.f64	d0, d7, d0
 800f2f8:	b003      	add	sp, #12
 800f2fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800f2fe <__copybits>:
 800f2fe:	3901      	subs	r1, #1
 800f300:	b570      	push	{r4, r5, r6, lr}
 800f302:	1149      	asrs	r1, r1, #5
 800f304:	6914      	ldr	r4, [r2, #16]
 800f306:	3101      	adds	r1, #1
 800f308:	f102 0314 	add.w	r3, r2, #20
 800f30c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800f310:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800f314:	1f05      	subs	r5, r0, #4
 800f316:	42a3      	cmp	r3, r4
 800f318:	d30c      	bcc.n	800f334 <__copybits+0x36>
 800f31a:	1aa3      	subs	r3, r4, r2
 800f31c:	3b11      	subs	r3, #17
 800f31e:	f023 0303 	bic.w	r3, r3, #3
 800f322:	3211      	adds	r2, #17
 800f324:	42a2      	cmp	r2, r4
 800f326:	bf88      	it	hi
 800f328:	2300      	movhi	r3, #0
 800f32a:	4418      	add	r0, r3
 800f32c:	2300      	movs	r3, #0
 800f32e:	4288      	cmp	r0, r1
 800f330:	d305      	bcc.n	800f33e <__copybits+0x40>
 800f332:	bd70      	pop	{r4, r5, r6, pc}
 800f334:	f853 6b04 	ldr.w	r6, [r3], #4
 800f338:	f845 6f04 	str.w	r6, [r5, #4]!
 800f33c:	e7eb      	b.n	800f316 <__copybits+0x18>
 800f33e:	f840 3b04 	str.w	r3, [r0], #4
 800f342:	e7f4      	b.n	800f32e <__copybits+0x30>

0800f344 <__any_on>:
 800f344:	f100 0214 	add.w	r2, r0, #20
 800f348:	6900      	ldr	r0, [r0, #16]
 800f34a:	114b      	asrs	r3, r1, #5
 800f34c:	4298      	cmp	r0, r3
 800f34e:	b510      	push	{r4, lr}
 800f350:	db11      	blt.n	800f376 <__any_on+0x32>
 800f352:	dd0a      	ble.n	800f36a <__any_on+0x26>
 800f354:	f011 011f 	ands.w	r1, r1, #31
 800f358:	d007      	beq.n	800f36a <__any_on+0x26>
 800f35a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800f35e:	fa24 f001 	lsr.w	r0, r4, r1
 800f362:	fa00 f101 	lsl.w	r1, r0, r1
 800f366:	428c      	cmp	r4, r1
 800f368:	d10b      	bne.n	800f382 <__any_on+0x3e>
 800f36a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f36e:	4293      	cmp	r3, r2
 800f370:	d803      	bhi.n	800f37a <__any_on+0x36>
 800f372:	2000      	movs	r0, #0
 800f374:	bd10      	pop	{r4, pc}
 800f376:	4603      	mov	r3, r0
 800f378:	e7f7      	b.n	800f36a <__any_on+0x26>
 800f37a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f37e:	2900      	cmp	r1, #0
 800f380:	d0f5      	beq.n	800f36e <__any_on+0x2a>
 800f382:	2001      	movs	r0, #1
 800f384:	e7f6      	b.n	800f374 <__any_on+0x30>

0800f386 <__ascii_wctomb>:
 800f386:	4603      	mov	r3, r0
 800f388:	4608      	mov	r0, r1
 800f38a:	b141      	cbz	r1, 800f39e <__ascii_wctomb+0x18>
 800f38c:	2aff      	cmp	r2, #255	@ 0xff
 800f38e:	d904      	bls.n	800f39a <__ascii_wctomb+0x14>
 800f390:	228a      	movs	r2, #138	@ 0x8a
 800f392:	601a      	str	r2, [r3, #0]
 800f394:	f04f 30ff 	mov.w	r0, #4294967295
 800f398:	4770      	bx	lr
 800f39a:	700a      	strb	r2, [r1, #0]
 800f39c:	2001      	movs	r0, #1
 800f39e:	4770      	bx	lr

0800f3a0 <__assert_func>:
 800f3a0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f3a2:	4614      	mov	r4, r2
 800f3a4:	461a      	mov	r2, r3
 800f3a6:	4b09      	ldr	r3, [pc, #36]	@ (800f3cc <__assert_func+0x2c>)
 800f3a8:	681b      	ldr	r3, [r3, #0]
 800f3aa:	4605      	mov	r5, r0
 800f3ac:	68d8      	ldr	r0, [r3, #12]
 800f3ae:	b954      	cbnz	r4, 800f3c6 <__assert_func+0x26>
 800f3b0:	4b07      	ldr	r3, [pc, #28]	@ (800f3d0 <__assert_func+0x30>)
 800f3b2:	461c      	mov	r4, r3
 800f3b4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f3b8:	9100      	str	r1, [sp, #0]
 800f3ba:	462b      	mov	r3, r5
 800f3bc:	4905      	ldr	r1, [pc, #20]	@ (800f3d4 <__assert_func+0x34>)
 800f3be:	f000 f821 	bl	800f404 <fiprintf>
 800f3c2:	f000 f831 	bl	800f428 <abort>
 800f3c6:	4b04      	ldr	r3, [pc, #16]	@ (800f3d8 <__assert_func+0x38>)
 800f3c8:	e7f4      	b.n	800f3b4 <__assert_func+0x14>
 800f3ca:	bf00      	nop
 800f3cc:	240012ac 	.word	0x240012ac
 800f3d0:	0801becb 	.word	0x0801becb
 800f3d4:	0801be9d 	.word	0x0801be9d
 800f3d8:	0801be90 	.word	0x0801be90

0800f3dc <_calloc_r>:
 800f3dc:	b570      	push	{r4, r5, r6, lr}
 800f3de:	fba1 5402 	umull	r5, r4, r1, r2
 800f3e2:	b93c      	cbnz	r4, 800f3f4 <_calloc_r+0x18>
 800f3e4:	4629      	mov	r1, r5
 800f3e6:	f7fc fe31 	bl	800c04c <_malloc_r>
 800f3ea:	4606      	mov	r6, r0
 800f3ec:	b928      	cbnz	r0, 800f3fa <_calloc_r+0x1e>
 800f3ee:	2600      	movs	r6, #0
 800f3f0:	4630      	mov	r0, r6
 800f3f2:	bd70      	pop	{r4, r5, r6, pc}
 800f3f4:	220c      	movs	r2, #12
 800f3f6:	6002      	str	r2, [r0, #0]
 800f3f8:	e7f9      	b.n	800f3ee <_calloc_r+0x12>
 800f3fa:	462a      	mov	r2, r5
 800f3fc:	4621      	mov	r1, r4
 800f3fe:	f7fd fb2f 	bl	800ca60 <memset>
 800f402:	e7f5      	b.n	800f3f0 <_calloc_r+0x14>

0800f404 <fiprintf>:
 800f404:	b40e      	push	{r1, r2, r3}
 800f406:	b503      	push	{r0, r1, lr}
 800f408:	4601      	mov	r1, r0
 800f40a:	ab03      	add	r3, sp, #12
 800f40c:	4805      	ldr	r0, [pc, #20]	@ (800f424 <fiprintf+0x20>)
 800f40e:	f853 2b04 	ldr.w	r2, [r3], #4
 800f412:	6800      	ldr	r0, [r0, #0]
 800f414:	9301      	str	r3, [sp, #4]
 800f416:	f7fe fbc9 	bl	800dbac <_vfiprintf_r>
 800f41a:	b002      	add	sp, #8
 800f41c:	f85d eb04 	ldr.w	lr, [sp], #4
 800f420:	b003      	add	sp, #12
 800f422:	4770      	bx	lr
 800f424:	240012ac 	.word	0x240012ac

0800f428 <abort>:
 800f428:	b508      	push	{r3, lr}
 800f42a:	2006      	movs	r0, #6
 800f42c:	f000 f82c 	bl	800f488 <raise>
 800f430:	2001      	movs	r0, #1
 800f432:	f000 f885 	bl	800f540 <_exit>

0800f436 <_raise_r>:
 800f436:	291f      	cmp	r1, #31
 800f438:	b538      	push	{r3, r4, r5, lr}
 800f43a:	4605      	mov	r5, r0
 800f43c:	460c      	mov	r4, r1
 800f43e:	d904      	bls.n	800f44a <_raise_r+0x14>
 800f440:	2316      	movs	r3, #22
 800f442:	6003      	str	r3, [r0, #0]
 800f444:	f04f 30ff 	mov.w	r0, #4294967295
 800f448:	bd38      	pop	{r3, r4, r5, pc}
 800f44a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800f44c:	b112      	cbz	r2, 800f454 <_raise_r+0x1e>
 800f44e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f452:	b94b      	cbnz	r3, 800f468 <_raise_r+0x32>
 800f454:	4628      	mov	r0, r5
 800f456:	f000 f831 	bl	800f4bc <_getpid_r>
 800f45a:	4622      	mov	r2, r4
 800f45c:	4601      	mov	r1, r0
 800f45e:	4628      	mov	r0, r5
 800f460:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f464:	f000 b818 	b.w	800f498 <_kill_r>
 800f468:	2b01      	cmp	r3, #1
 800f46a:	d00a      	beq.n	800f482 <_raise_r+0x4c>
 800f46c:	1c59      	adds	r1, r3, #1
 800f46e:	d103      	bne.n	800f478 <_raise_r+0x42>
 800f470:	2316      	movs	r3, #22
 800f472:	6003      	str	r3, [r0, #0]
 800f474:	2001      	movs	r0, #1
 800f476:	e7e7      	b.n	800f448 <_raise_r+0x12>
 800f478:	2100      	movs	r1, #0
 800f47a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800f47e:	4620      	mov	r0, r4
 800f480:	4798      	blx	r3
 800f482:	2000      	movs	r0, #0
 800f484:	e7e0      	b.n	800f448 <_raise_r+0x12>
	...

0800f488 <raise>:
 800f488:	4b02      	ldr	r3, [pc, #8]	@ (800f494 <raise+0xc>)
 800f48a:	4601      	mov	r1, r0
 800f48c:	6818      	ldr	r0, [r3, #0]
 800f48e:	f7ff bfd2 	b.w	800f436 <_raise_r>
 800f492:	bf00      	nop
 800f494:	240012ac 	.word	0x240012ac

0800f498 <_kill_r>:
 800f498:	b538      	push	{r3, r4, r5, lr}
 800f49a:	4d07      	ldr	r5, [pc, #28]	@ (800f4b8 <_kill_r+0x20>)
 800f49c:	2300      	movs	r3, #0
 800f49e:	4604      	mov	r4, r0
 800f4a0:	4608      	mov	r0, r1
 800f4a2:	4611      	mov	r1, r2
 800f4a4:	602b      	str	r3, [r5, #0]
 800f4a6:	f000 f82b 	bl	800f500 <_kill>
 800f4aa:	1c43      	adds	r3, r0, #1
 800f4ac:	d102      	bne.n	800f4b4 <_kill_r+0x1c>
 800f4ae:	682b      	ldr	r3, [r5, #0]
 800f4b0:	b103      	cbz	r3, 800f4b4 <_kill_r+0x1c>
 800f4b2:	6023      	str	r3, [r4, #0]
 800f4b4:	bd38      	pop	{r3, r4, r5, pc}
 800f4b6:	bf00      	nop
 800f4b8:	2403bf70 	.word	0x2403bf70

0800f4bc <_getpid_r>:
 800f4bc:	f000 b810 	b.w	800f4e0 <_getpid>

0800f4c0 <_close>:
 800f4c0:	4b02      	ldr	r3, [pc, #8]	@ (800f4cc <_close+0xc>)
 800f4c2:	2258      	movs	r2, #88	@ 0x58
 800f4c4:	601a      	str	r2, [r3, #0]
 800f4c6:	f04f 30ff 	mov.w	r0, #4294967295
 800f4ca:	4770      	bx	lr
 800f4cc:	2403bf70 	.word	0x2403bf70

0800f4d0 <_fstat>:
 800f4d0:	4b02      	ldr	r3, [pc, #8]	@ (800f4dc <_fstat+0xc>)
 800f4d2:	2258      	movs	r2, #88	@ 0x58
 800f4d4:	601a      	str	r2, [r3, #0]
 800f4d6:	f04f 30ff 	mov.w	r0, #4294967295
 800f4da:	4770      	bx	lr
 800f4dc:	2403bf70 	.word	0x2403bf70

0800f4e0 <_getpid>:
 800f4e0:	4b02      	ldr	r3, [pc, #8]	@ (800f4ec <_getpid+0xc>)
 800f4e2:	2258      	movs	r2, #88	@ 0x58
 800f4e4:	601a      	str	r2, [r3, #0]
 800f4e6:	f04f 30ff 	mov.w	r0, #4294967295
 800f4ea:	4770      	bx	lr
 800f4ec:	2403bf70 	.word	0x2403bf70

0800f4f0 <_isatty>:
 800f4f0:	4b02      	ldr	r3, [pc, #8]	@ (800f4fc <_isatty+0xc>)
 800f4f2:	2258      	movs	r2, #88	@ 0x58
 800f4f4:	601a      	str	r2, [r3, #0]
 800f4f6:	2000      	movs	r0, #0
 800f4f8:	4770      	bx	lr
 800f4fa:	bf00      	nop
 800f4fc:	2403bf70 	.word	0x2403bf70

0800f500 <_kill>:
 800f500:	4b02      	ldr	r3, [pc, #8]	@ (800f50c <_kill+0xc>)
 800f502:	2258      	movs	r2, #88	@ 0x58
 800f504:	601a      	str	r2, [r3, #0]
 800f506:	f04f 30ff 	mov.w	r0, #4294967295
 800f50a:	4770      	bx	lr
 800f50c:	2403bf70 	.word	0x2403bf70

0800f510 <_lseek>:
 800f510:	4b02      	ldr	r3, [pc, #8]	@ (800f51c <_lseek+0xc>)
 800f512:	2258      	movs	r2, #88	@ 0x58
 800f514:	601a      	str	r2, [r3, #0]
 800f516:	f04f 30ff 	mov.w	r0, #4294967295
 800f51a:	4770      	bx	lr
 800f51c:	2403bf70 	.word	0x2403bf70

0800f520 <_read>:
 800f520:	4b02      	ldr	r3, [pc, #8]	@ (800f52c <_read+0xc>)
 800f522:	2258      	movs	r2, #88	@ 0x58
 800f524:	601a      	str	r2, [r3, #0]
 800f526:	f04f 30ff 	mov.w	r0, #4294967295
 800f52a:	4770      	bx	lr
 800f52c:	2403bf70 	.word	0x2403bf70

0800f530 <_write>:
 800f530:	4b02      	ldr	r3, [pc, #8]	@ (800f53c <_write+0xc>)
 800f532:	2258      	movs	r2, #88	@ 0x58
 800f534:	601a      	str	r2, [r3, #0]
 800f536:	f04f 30ff 	mov.w	r0, #4294967295
 800f53a:	4770      	bx	lr
 800f53c:	2403bf70 	.word	0x2403bf70

0800f540 <_exit>:
 800f540:	e7fe      	b.n	800f540 <_exit>
	...

0800f544 <_init>:
 800f544:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f546:	bf00      	nop
 800f548:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f54a:	bc08      	pop	{r3}
 800f54c:	469e      	mov	lr, r3
 800f54e:	4770      	bx	lr

0800f550 <_fini>:
 800f550:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f552:	bf00      	nop
 800f554:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f556:	bc08      	pop	{r3}
 800f558:	469e      	mov	lr, r3
 800f55a:	4770      	bx	lr
