Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Dec 12 09:53:29 2025
| Host         : DESKTOP-0RHA5GL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    65 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               4 |            1 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              27 |           13 |
| Yes          | Yes                   | No                     |               8 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------+---------------------+------------------+----------------+--------------+
|  Clock Signal  |               Enable Signal               |   Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------------+---------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | receiver_inst/rx_byte[6]_i_1_n_0          | receiver_inst/SR[0] |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | receiver_inst/rx_byte[7]_i_1_n_0          | receiver_inst/SR[0] |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | receiver_inst/rx_byte[1]_i_1_n_0          | receiver_inst/SR[0] |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | receiver_inst/rx_byte[0]_i_1_n_0          | receiver_inst/SR[0] |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | receiver_inst/rx_byte[4]_i_1_n_0          | receiver_inst/SR[0] |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | receiver_inst/rx_byte[2]_i_1_n_0          | receiver_inst/SR[0] |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | receiver_inst/rx_byte[5]_i_1_n_0          | receiver_inst/SR[0] |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | receiver_inst/rx_byte[3]_i_1_n_0          | receiver_inst/SR[0] |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                                           | receiver_inst/SR[0] |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | receiver_inst/FSM_onehot_state[4]_i_1_n_0 | receiver_inst/SR[0] |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | receiver_inst/E[0]                        | receiver_inst/SR[0] |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | receiver_inst/clk_count                   | receiver_inst/SR[0] |                4 |             14 |         3.50 |
+----------------+-------------------------------------------+---------------------+------------------+----------------+--------------+


