[INFO ODB-0227] LEF file: asap7/asap7_tech_1x_201209.lef, created 30 layers, 9 vias
[INFO ODB-0227] LEF file: asap7/asap7sc7p5t_28_R_1x_220121a.lef, created 212 library cells
[INFO ODB-0394] Duplicate site asap7sc7p5t in asap7sc7p5t_28_L_1x_220121a already seen in asap7sc7p5t_28_R_1x_220121a
[INFO ODB-0227] LEF file: asap7/asap7sc7p5t_28_L_1x_220121a.lef, created 212 library cells
[INFO ODB-0394] Duplicate site asap7sc7p5t in asap7sc7p5t_28_SL_1x_220121a already seen in asap7sc7p5t_28_R_1x_220121a
[INFO ODB-0227] LEF file: asap7/asap7sc7p5t_28_SL_1x_220121a.lef, created 212 library cells
[INFO ODB-0128] Design: gcd
[INFO ODB-0130]     Created 54 pins.
[INFO ODB-0131]     Created 470 components and 2159 component-terminals.
[INFO ODB-0133]     Created 416 nets and 1216 connections.
[INFO RSZ-0100] Repair move sequence: UnbufferMove VTSwapSpeed SizeUpMove SwapPinsMove BufferMove CloneMove SplitLoadMove 
[INFO RSZ-0094] Found 46 endpoints with setup violations.
[INFO RSZ-0099] Repairing 46 out of 46 (100.00%) violating endpoints...
   Iter   | Removed | Resized | Inserted | Cloned |  Pin  |   Area   |    WNS   |   TNS      |  Viol  | Worst
          | Buffers |  Gates  | Buffers  |  Gates | Swaps |          |          |            | Endpts | Endpt
--------------------------------------------------------------------------------------------------------------
        0 |       0 |       0 |        0 |      0 |     0 |    +0.0% |  -66.849 |    -1781.1 |     46 | resp_msg[13]
       10 |       0 |       9 |        0 |      0 |     0 |    +0.0% |  -46.919 |    -1069.3 |     46 | resp_msg[15]
       20 |       0 |      13 |        5 |      0 |     2 |    +1.0% |  -31.243 |     -580.2 |     46 | resp_msg[13]
       30 |       0 |      15 |       10 |      0 |     5 |    +2.1% |  -25.690 |     -438.3 |     46 | resp_msg[13]
       40 |       0 |      20 |       14 |      0 |     6 |    +2.9% |  -22.682 |     -324.2 |     46 | resp_msg[13]
       50 |       0 |      27 |       15 |      0 |     8 |    +3.1% |  -20.106 |     -246.0 |     46 | resp_msg[15]
       60 |       0 |      34 |       16 |      0 |    10 |    +3.4% |  -17.245 |     -226.8 |     46 | resp_msg[14]
       70 |       0 |      42 |       17 |      0 |    11 |    +3.7% |  -14.674 |     -169.5 |     46 | resp_msg[13]
       80 |       0 |      45 |       19 |      0 |    16 |    +4.2% |  -13.421 |     -149.8 |     46 | resp_msg[13]
       90 |       0 |      49 |       24 |      0 |    17 |    +5.3% |  -11.286 |     -109.6 |     46 | resp_msg[15]
      100 |       0 |      55 |       26 |      0 |    19 |    +5.8% |   -9.250 |      -96.0 |     46 | resp_msg[13]
      110 |       0 |      61 |       29 |      0 |    20 |    +6.5% |   -7.204 |      -81.2 |     46 | resp_msg[12]
      111 |       0 |      62 |       29 |      0 |    20 |    +6.5% |   -6.969 |      -74.0 |     44 | resp_msg[15]
      118 |       0 |      62 |       30 |      0 |    22 |    +6.7% |   -6.613 |      -72.9 |     43 | dpath.a_reg.out[15]$_DFFE_PP_/D
      120 |       0 |      63 |       30 |      0 |    22 |    +6.7% |   -6.613 |      -71.2 |     43 | dpath.a_reg.out[15]$_DFFE_PP_/D
      121 |       0 |      63 |       30 |      0 |    22 |    +6.7% |   -6.613 |      -71.2 |     42 | dpath.a_reg.out[15]$_DFFE_PP_/D
      122 |       0 |      63 |       30 |      0 |    22 |    +6.7% |   -6.613 |      -71.2 |     41 | dpath.a_reg.out[15]$_DFFE_PP_/D
      124 |       0 |      63 |       30 |      0 |    22 |    +6.7% |   -6.613 |      -71.2 |     40 | dpath.a_reg.out[15]$_DFFE_PP_/D
      130 |       0 |      67 |       31 |      0 |    22 |    +6.9% |   -6.613 |      -56.4 |     40 | dpath.a_reg.out[15]$_DFFE_PP_/D
      133 |       0 |      68 |       31 |      0 |    23 |    +6.9% |   -6.613 |      -55.5 |     39 | dpath.a_reg.out[15]$_DFFE_PP_/D
      136 |       0 |      68 |       33 |      1 |    23 |    +7.9% |   -6.505 |      -34.5 |     37 | resp_msg[13]
      137 |       0 |      68 |       33 |      1 |    23 |    +7.9% |   -6.505 |      -34.5 |     36 | resp_msg[13]
      138 |       0 |      68 |       33 |      1 |    23 |    +7.9% |   -6.505 |      -34.5 |     35 | resp_msg[13]
      139 |       0 |      68 |       33 |      1 |    23 |    +7.9% |   -6.505 |      -34.5 |     34 | resp_msg[13]
      140 |       0 |      68 |       33 |      1 |    23 |    +7.9% |   -6.505 |      -34.5 |     34 | resp_msg[13]
      141 |       0 |      69 |       33 |      1 |    23 |    +7.9% |   -6.505 |      -27.3 |     32 | resp_msg[13]
      142 |       0 |      69 |       33 |      1 |    23 |    +7.9% |   -6.505 |      -27.3 |     31 | resp_msg[13]
      143 |       0 |      69 |       33 |      1 |    23 |    +7.9% |   -6.505 |      -27.3 |     30 | resp_msg[13]
      145 |       0 |      70 |       33 |      1 |    23 |    +7.9% |   -6.505 |      -25.7 |     28 | resp_msg[13]
      146 |       0 |      70 |       33 |      1 |    23 |    +7.9% |   -6.505 |      -25.7 |     27 | resp_msg[13]
      147 |       0 |      70 |       33 |      1 |    23 |    +7.9% |   -6.505 |      -25.7 |     26 | resp_msg[13]
      150 |       0 |      71 |       34 |      1 |    23 |    +8.1% |   -6.175 |      -22.8 |     26 | resp_msg[13]
      151 |       0 |      72 |       34 |      1 |    23 |    +8.1% |   -6.175 |      -19.5 |     24 | resp_msg[13]
      152 |       0 |      72 |       34 |      1 |    23 |    +8.1% |   -6.175 |      -19.5 |     23 | resp_msg[13]
      154 |       0 |      73 |       34 |      1 |    23 |    +8.1% |   -6.175 |      -19.1 |     21 | resp_msg[13]
      155 |       0 |      73 |       34 |      1 |    23 |    +8.1% |   -6.175 |      -19.1 |     20 | resp_msg[13]
      160 |       0 |      76 |       35 |      1 |    23 |    +8.3% |   -6.175 |      -15.7 |     19 | resp_msg[13]
      160 |       0 |      76 |       35 |      1 |    23 |    +8.3% |   -6.175 |      -15.7 |     18 | resp_msg[13]
      161 |       0 |      76 |       35 |      1 |    23 |    +8.3% |   -6.175 |      -15.7 |     17 | resp_msg[13]
      162 |       0 |      76 |       35 |      1 |    23 |    +8.3% |   -6.175 |      -15.7 |     16 | resp_msg[13]
      164 |       0 |      77 |       35 |      1 |    23 |    +8.3% |   -6.175 |      -14.4 |     14 | resp_msg[13]
      165 |       0 |      77 |       35 |      1 |    23 |    +8.3% |   -6.175 |      -14.4 |     13 | resp_msg[13]
      166 |       0 |      77 |       35 |      1 |    23 |    +8.3% |   -6.175 |      -14.4 |     12 | resp_msg[13]
      167 |       0 |      77 |       35 |      1 |    23 |    +8.3% |   -6.175 |      -14.4 |     11 | resp_msg[13]
      168 |       0 |      77 |       35 |      1 |    23 |    +8.3% |   -6.175 |      -14.4 |     10 | resp_msg[13]
      169 |       0 |      77 |       35 |      1 |    23 |    +8.3% |   -6.175 |      -14.4 |      9 | resp_msg[13]
      170 |       0 |      77 |       35 |      1 |    23 |    +8.3% |   -6.175 |      -14.4 |      9 | resp_msg[13]
      170 |       0 |      77 |       35 |      1 |    23 |    +8.3% |   -6.175 |      -14.4 |      8 | resp_msg[13]
      171 |       0 |      77 |       35 |      1 |    23 |    +8.3% |   -6.175 |      -14.4 |      7 | resp_msg[13]
      172 |       0 |      77 |       35 |      1 |    23 |    +8.3% |   -6.175 |      -14.4 |      6 | resp_msg[13]
      173 |       0 |      77 |       35 |      1 |    23 |    +8.3% |   -6.175 |      -14.4 |      5 | resp_msg[13]
      174 |       0 |      77 |       35 |      1 |    23 |    +8.3% |   -6.175 |      -14.4 |      4 | resp_msg[13]
      175 |       0 |      77 |       35 |      1 |    23 |    +8.3% |   -6.175 |      -14.4 |      3 | resp_msg[13]
      176 |       0 |      77 |       35 |      1 |    23 |    +8.3% |   -6.175 |      -14.4 |      2 | resp_msg[13]
      177 |       0 |      77 |       35 |      1 |    23 |    +8.3% |   -6.175 |      -14.4 |      1 | resp_msg[13]
      178 |       0 |      77 |       35 |      1 |    23 |    +8.3% |   -6.175 |      -14.4 |      0 | resp_msg[13]
      179 |       0 |      77 |       35 |      1 |    23 |    +8.3% |   -6.175 |      -14.4 |      0 | resp_msg[13]
      180 |       0 |      77 |       35 |      1 |    23 |    +8.3% |   -6.175 |      -14.4 |      0 | resp_msg[13]
      180 |       0 |      77 |       35 |      1 |    23 |    +8.3% |   -6.175 |      -14.4 |      0 | resp_msg[13]
      181 |       0 |      77 |       35 |      1 |    23 |    +8.3% |   -6.175 |      -14.4 |      0 | resp_msg[13]
      182 |       0 |      77 |       35 |      1 |    23 |    +8.3% |   -6.175 |      -14.4 |      0 | resp_msg[13]
      183 |       0 |      77 |       35 |      1 |    23 |    +8.3% |   -6.175 |      -14.4 |      0 | resp_msg[13]
      184 |       0 |      77 |       35 |      1 |    23 |    +8.3% |   -6.175 |      -14.4 |      0 | resp_msg[13]
      185 |       0 |      77 |       35 |      1 |    23 |    +8.3% |   -6.175 |      -14.4 |      0 | resp_msg[13]
      186 |       0 |      77 |       35 |      1 |    23 |    +8.3% |   -6.175 |      -14.4 |      0 | resp_msg[13]
    final |       0 |      94 |       35 |      1 |    23 |    +8.3% |   -6.676 |       -6.7 |      1 | resp_msg[13]
--------------------------------------------------------------------------------------------------------------
[INFO RSZ-0040] Inserted 35 buffers.
[INFO RSZ-0051] Resized 94 instances: 15 up, 0 up match, 0 down, 79 VT
[INFO RSZ-0043] Swapped pins on 23 instances.
[INFO RSZ-0049] Cloned 1 instances.
[WARNING RSZ-0062] Unable to repair all setup violations.
Startpoint: dpath.a_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_SL)
  26.45   26.45 ^ dpath.a_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_SL)
   6.12   32.57 v _355_/Y (INVx2_ASAP7_75t_SL)
   9.08   41.65 ^ _572_/CON (HAxp5_ASAP7_75t_SL)
  11.90   53.55 v _572_/SN (HAxp5_ASAP7_75t_SL)
  13.29   66.83 v place85/Y (BUFx3_ASAP7_75t_SL)
  12.69   79.52 v _312_/Y (OA21x2_ASAP7_75t_SL)
  22.17  101.70 v _395_/Y (OA211x2_ASAP7_75t_SL)
  16.62  118.31 v _400_/Y (OA21x2_ASAP7_75t_SL)
  16.18  134.49 v _402_/Y (AO21x2_ASAP7_75t_SL)
  17.84  152.33 v _417_/Y (AO32x1_ASAP7_75t_SL)
  19.50  171.83 ^ _418_/Y (XOR2x2_ASAP7_75t_SL)
  10.42  182.26 ^ output41/Y (BUFx3_ASAP7_75t_SL)
   0.42  182.68 ^ resp_msg[13] (out)
         182.68   data arrival time

 220.00  220.00   clock core_clock (rise edge)
   0.00  220.00   clock network delay (ideal)
   0.00  220.00   clock reconvergence pessimism
 -44.00  176.00   output external delay
         176.00   data required time
---------------------------------------------------------
         176.00   data required time
        -182.68   data arrival time
---------------------------------------------------------
          -6.68   slack (VIOLATED)


Startpoint: dpath.a_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_SL)
  26.45   26.45 ^ dpath.a_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_SL)
   6.12   32.57 v _355_/Y (INVx2_ASAP7_75t_SL)
   9.08   41.65 ^ _572_/CON (HAxp5_ASAP7_75t_SL)
  11.90   53.55 v _572_/SN (HAxp5_ASAP7_75t_SL)
  13.29   66.83 v place85/Y (BUFx3_ASAP7_75t_SL)
  12.69   79.52 v _312_/Y (OA21x2_ASAP7_75t_SL)
  22.17  101.70 v _395_/Y (OA211x2_ASAP7_75t_SL)
  16.62  118.31 v _400_/Y (OA21x2_ASAP7_75t_SL)
  16.18  134.49 v _402_/Y (AO21x2_ASAP7_75t_SL)
  17.84  152.33 v _417_/Y (AO32x1_ASAP7_75t_SL)
  19.50  171.83 ^ _418_/Y (XOR2x2_ASAP7_75t_SL)
  10.42  182.26 ^ output41/Y (BUFx3_ASAP7_75t_SL)
   0.42  182.68 ^ resp_msg[13] (out)
         182.68   data arrival time

 220.00  220.00   clock core_clock (rise edge)
   0.00  220.00   clock network delay (ideal)
   0.00  220.00   clock reconvergence pessimism
 -44.00  176.00   output external delay
         176.00   data required time
---------------------------------------------------------
         176.00   data required time
        -182.68   data arrival time
---------------------------------------------------------
          -6.68   slack (VIOLATED)


Startpoint: dpath.a_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_SL)
  26.45   26.45 ^ dpath.a_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_SL)
   6.12   32.57 v _355_/Y (INVx2_ASAP7_75t_SL)
   9.08   41.65 ^ _572_/CON (HAxp5_ASAP7_75t_SL)
  11.90   53.55 v _572_/SN (HAxp5_ASAP7_75t_SL)
  13.29   66.83 v place85/Y (BUFx3_ASAP7_75t_SL)
  12.69   79.52 v _312_/Y (OA21x2_ASAP7_75t_SL)
  22.17  101.70 v _395_/Y (OA211x2_ASAP7_75t_SL)
  16.62  118.31 v _400_/Y (OA21x2_ASAP7_75t_SL)
  16.18  134.49 v _402_/Y (AO21x2_ASAP7_75t_SL)
  17.84  152.33 v _417_/Y (AO32x1_ASAP7_75t_SL)
  19.50  171.83 ^ _418_/Y (XOR2x2_ASAP7_75t_SL)
  10.42  182.26 ^ output41/Y (BUFx3_ASAP7_75t_SL)
   0.42  182.68 ^ resp_msg[13] (out)
         182.68   data arrival time

 220.00  220.00   clock core_clock (rise edge)
   0.00  220.00   clock network delay (ideal)
   0.00  220.00   clock reconvergence pessimism
 -44.00  176.00   output external delay
         176.00   data required time
---------------------------------------------------------
         176.00   data required time
        -182.68   data arrival time
---------------------------------------------------------
          -6.68   slack (VIOLATED)


Startpoint: dpath.a_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_SL)
  26.45   26.45 ^ dpath.a_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_SL)
   6.12   32.57 v _355_/Y (INVx2_ASAP7_75t_SL)
   9.08   41.65 ^ _572_/CON (HAxp5_ASAP7_75t_SL)
  11.90   53.55 v _572_/SN (HAxp5_ASAP7_75t_SL)
  13.29   66.83 v place85/Y (BUFx3_ASAP7_75t_SL)
  12.69   79.52 v _312_/Y (OA21x2_ASAP7_75t_SL)
  22.17  101.70 v _395_/Y (OA211x2_ASAP7_75t_SL)
  16.62  118.31 v _400_/Y (OA21x2_ASAP7_75t_SL)
  16.18  134.49 v _402_/Y (AO21x2_ASAP7_75t_SL)
  17.84  152.33 v _417_/Y (AO32x1_ASAP7_75t_SL)
  19.50  171.83 ^ _418_/Y (XOR2x2_ASAP7_75t_SL)
  10.42  182.26 ^ output41/Y (BUFx3_ASAP7_75t_SL)
   0.42  182.68 ^ resp_msg[13] (out)
         182.68   data arrival time

 220.00  220.00   clock core_clock (rise edge)
   0.00  220.00   clock network delay (ideal)
   0.00  220.00   clock reconvergence pessimism
 -44.00  176.00   output external delay
         176.00   data required time
---------------------------------------------------------
         176.00   data required time
        -182.68   data arrival time
---------------------------------------------------------
          -6.68   slack (VIOLATED)


Startpoint: dpath.a_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_SL)
  26.45   26.45 ^ dpath.a_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_SL)
   6.12   32.57 v _355_/Y (INVx2_ASAP7_75t_SL)
   9.08   41.65 ^ _572_/CON (HAxp5_ASAP7_75t_SL)
  11.90   53.55 v _572_/SN (HAxp5_ASAP7_75t_SL)
  13.29   66.83 v place85/Y (BUFx3_ASAP7_75t_SL)
  12.69   79.52 v _312_/Y (OA21x2_ASAP7_75t_SL)
  21.64  101.16 v _395_/Y (OA211x2_ASAP7_75t_SL)
  16.62  117.78 v _400_/Y (OA21x2_ASAP7_75t_SL)
  16.18  133.95 v _402_/Y (AO21x2_ASAP7_75t_SL)
  17.84  151.80 v _417_/Y (AO32x1_ASAP7_75t_SL)
  19.50  171.30 ^ _418_/Y (XOR2x2_ASAP7_75t_SL)
  10.42  181.72 ^ output41/Y (BUFx3_ASAP7_75t_SL)
   0.42  182.14 ^ resp_msg[13] (out)
         182.14   data arrival time

 220.00  220.00   clock core_clock (rise edge)
   0.00  220.00   clock network delay (ideal)
   0.00  220.00   clock reconvergence pessimism
 -44.00  176.00   output external delay
         176.00   data required time
---------------------------------------------------------
         176.00   data required time
        -182.14   data arrival time
---------------------------------------------------------
          -6.14   slack (VIOLATED)


Startpoint: dpath.a_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_SL)
  26.45   26.45 ^ dpath.a_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_SL)
   6.12   32.57 v _355_/Y (INVx2_ASAP7_75t_SL)
   9.08   41.65 ^ _572_/CON (HAxp5_ASAP7_75t_SL)
  11.90   53.55 v _572_/SN (HAxp5_ASAP7_75t_SL)
  13.29   66.83 v place85/Y (BUFx3_ASAP7_75t_SL)
  12.69   79.52 v _312_/Y (OA21x2_ASAP7_75t_SL)
  21.64  101.16 v _395_/Y (OA211x2_ASAP7_75t_SL)
  16.62  117.78 v _400_/Y (OA21x2_ASAP7_75t_SL)
  16.18  133.95 v _402_/Y (AO21x2_ASAP7_75t_SL)
  17.84  151.80 v _417_/Y (AO32x1_ASAP7_75t_SL)
  19.50  171.30 ^ _418_/Y (XOR2x2_ASAP7_75t_SL)
  10.42  181.72 ^ output41/Y (BUFx3_ASAP7_75t_SL)
   0.42  182.14 ^ resp_msg[13] (out)
         182.14   data arrival time

 220.00  220.00   clock core_clock (rise edge)
   0.00  220.00   clock network delay (ideal)
   0.00  220.00   clock reconvergence pessimism
 -44.00  176.00   output external delay
         176.00   data required time
---------------------------------------------------------
         176.00   data required time
        -182.14   data arrival time
---------------------------------------------------------
          -6.14   slack (VIOLATED)


Startpoint: dpath.a_reg.out[3]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[3]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_SL)
  26.39   26.39 ^ dpath.a_reg.out[3]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_SL)
   4.70   31.09 v _356_/Y (INVx2_ASAP7_75t_SL)
  11.24   42.33 ^ _573_/CON (HAxp5_ASAP7_75t_SL)
  11.56   53.89 v _573_/SN (HAxp5_ASAP7_75t_SL)
  12.79   66.68 v place84/Y (BUFx3_ASAP7_75t_SL)
  13.31   79.99 v _394_/Y (OR3x1_ASAP7_75t_SL)
  20.90  100.89 v _395_/Y (OA211x2_ASAP7_75t_SL)
  16.62  117.51 v _400_/Y (OA21x2_ASAP7_75t_SL)
  16.18  133.69 v _402_/Y (AO21x2_ASAP7_75t_SL)
  17.84  151.53 v _417_/Y (AO32x1_ASAP7_75t_SL)
  19.50  171.03 ^ _418_/Y (XOR2x2_ASAP7_75t_SL)
  10.42  181.45 ^ output41/Y (BUFx3_ASAP7_75t_SL)
   0.42  181.87 ^ resp_msg[13] (out)
         181.87   data arrival time

 220.00  220.00   clock core_clock (rise edge)
   0.00  220.00   clock network delay (ideal)
   0.00  220.00   clock reconvergence pessimism
 -44.00  176.00   output external delay
         176.00   data required time
---------------------------------------------------------
         176.00   data required time
        -181.87   data arrival time
---------------------------------------------------------
          -5.87   slack (VIOLATED)


Startpoint: dpath.a_reg.out[3]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[3]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_SL)
  26.39   26.39 ^ dpath.a_reg.out[3]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_SL)
   4.70   31.09 v _356_/Y (INVx2_ASAP7_75t_SL)
  11.24   42.33 ^ _573_/CON (HAxp5_ASAP7_75t_SL)
  11.56   53.89 v _573_/SN (HAxp5_ASAP7_75t_SL)
  12.79   66.68 v place84/Y (BUFx3_ASAP7_75t_SL)
  13.31   79.99 v _394_/Y (OR3x1_ASAP7_75t_SL)
  20.90  100.89 v _395_/Y (OA211x2_ASAP7_75t_SL)
  16.62  117.51 v _400_/Y (OA21x2_ASAP7_75t_SL)
  16.18  133.69 v _402_/Y (AO21x2_ASAP7_75t_SL)
  17.84  151.53 v _417_/Y (AO32x1_ASAP7_75t_SL)
  19.50  171.03 ^ _418_/Y (XOR2x2_ASAP7_75t_SL)
  10.42  181.45 ^ output41/Y (BUFx3_ASAP7_75t_SL)
   0.42  181.87 ^ resp_msg[13] (out)
         181.87   data arrival time

 220.00  220.00   clock core_clock (rise edge)
   0.00  220.00   clock network delay (ideal)
   0.00  220.00   clock reconvergence pessimism
 -44.00  176.00   output external delay
         176.00   data required time
---------------------------------------------------------
         176.00   data required time
        -181.87   data arrival time
---------------------------------------------------------
          -5.87   slack (VIOLATED)


Startpoint: dpath.a_reg.out[3]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[3]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_SL)
  26.39   26.39 ^ dpath.a_reg.out[3]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_SL)
   4.70   31.09 v _356_/Y (INVx2_ASAP7_75t_SL)
  11.24   42.33 ^ _573_/CON (HAxp5_ASAP7_75t_SL)
  11.56   53.89 v _573_/SN (HAxp5_ASAP7_75t_SL)
  12.79   66.68 v place84/Y (BUFx3_ASAP7_75t_SL)
  13.31   79.99 v _394_/Y (OR3x1_ASAP7_75t_SL)
  20.90  100.89 v _395_/Y (OA211x2_ASAP7_75t_SL)
  16.62  117.51 v _400_/Y (OA21x2_ASAP7_75t_SL)
  16.18  133.69 v _402_/Y (AO21x2_ASAP7_75t_SL)
  17.84  151.53 v _417_/Y (AO32x1_ASAP7_75t_SL)
  19.50  171.03 ^ _418_/Y (XOR2x2_ASAP7_75t_SL)
  10.42  181.45 ^ output41/Y (BUFx3_ASAP7_75t_SL)
   0.42  181.87 ^ resp_msg[13] (out)
         181.87   data arrival time

 220.00  220.00   clock core_clock (rise edge)
   0.00  220.00   clock network delay (ideal)
   0.00  220.00   clock reconvergence pessimism
 -44.00  176.00   output external delay
         176.00   data required time
---------------------------------------------------------
         176.00   data required time
        -181.87   data arrival time
---------------------------------------------------------
          -5.87   slack (VIOLATED)


Startpoint: dpath.a_reg.out[3]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[3]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_SL)
  26.39   26.39 ^ dpath.a_reg.out[3]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_SL)
   4.70   31.09 v _356_/Y (INVx2_ASAP7_75t_SL)
  11.24   42.33 ^ _573_/CON (HAxp5_ASAP7_75t_SL)
  11.56   53.89 v _573_/SN (HAxp5_ASAP7_75t_SL)
  12.79   66.68 v place84/Y (BUFx3_ASAP7_75t_SL)
  13.31   79.99 v _394_/Y (OR3x1_ASAP7_75t_SL)
  20.90  100.89 v _395_/Y (OA211x2_ASAP7_75t_SL)
  16.62  117.51 v _400_/Y (OA21x2_ASAP7_75t_SL)
  16.18  133.69 v _402_/Y (AO21x2_ASAP7_75t_SL)
  17.84  151.53 v _417_/Y (AO32x1_ASAP7_75t_SL)
  19.50  171.03 ^ _418_/Y (XOR2x2_ASAP7_75t_SL)
  10.42  181.45 ^ output41/Y (BUFx3_ASAP7_75t_SL)
   0.42  181.87 ^ resp_msg[13] (out)
         181.87   data arrival time

 220.00  220.00   clock core_clock (rise edge)
   0.00  220.00   clock network delay (ideal)
   0.00  220.00   clock reconvergence pessimism
 -44.00  176.00   output external delay
         176.00   data required time
---------------------------------------------------------
         176.00   data required time
        -181.87   data arrival time
---------------------------------------------------------
          -5.87   slack (VIOLATED)


