Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Nov 25 22:01:32 2022
| Host         : DESKTOP-PT5ER2J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file arctan_top_timing_summary_routed.rpt -pb arctan_top_timing_summary_routed.pb -rpx arctan_top_timing_summary_routed.rpx -warn_on_violation
| Design       : arctan_top
| Device       : 7a200t-fbg676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (29)
6. checking no_output_delay (44)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (29)
-------------------------------
 There are 29 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (44)
--------------------------------
 There are 44 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.330        0.000                      0                  559        0.160        0.000                      0                  559        9.500        0.000                       0                   589  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                13.330        0.000                      0                  559        0.160        0.000                      0                  559        9.500        0.000                       0                   589  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       13.330ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.330ns  (required time - arrival time)
  Source:                 x_11s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            xout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.785ns  (logic 2.959ns (43.611%)  route 3.826ns (56.389%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.661ns = ( 24.661 - 20.000 ) 
    Source Clock Delay      (SCD):    4.948ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.980     0.980 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.094    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.758     4.948    clk_IBUF_BUFG
    SLICE_X13Y121        FDCE                                         r  x_11s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y121        FDCE (Prop_fdce_C_Q)         0.456     5.404 r  x_11s_reg[1]/Q
                         net (fo=20, routed)          2.337     7.741    dft14/Q[12]
    SLICE_X5Y118         LUT4 (Prop_lut4_I1_O)        0.124     7.865 r  dft14/xout__1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.865    dft14/xout__1_carry_i_6_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.415 r  dft14/xout__1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.415    dft14/xout__1_carry_n_0
    SLICE_X5Y119         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.728 r  dft14/xout__1_carry__0/O[3]
                         net (fo=5, routed)           0.826     9.554    dft14/xout__1_carry__0_n_4
    SLICE_X7Y119         LUT3 (Prop_lut3_I0_O)        0.334     9.888 r  dft14/xout__43_carry__1_i_9/O
                         net (fo=1, routed)           0.663    10.551    dft14/xout__43_carry__1_i_9_n_0
    SLICE_X6Y120         LUT6 (Prop_lut6_I0_O)        0.326    10.877 r  dft14/xout__43_carry__1_i_7/O
                         net (fo=1, routed)           0.000    10.877    dft14/xout__43_carry__1_i_7_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.410 r  dft14/xout__43_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.410    dft14/xout__43_carry__1_n_0
    SLICE_X6Y121         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.733 r  dft14/xout__43_carry__2/O[1]
                         net (fo=1, routed)           0.000    11.733    x_out[13]
    SLICE_X6Y121         FDCE                                         r  xout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M2                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.846    20.846 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    22.850    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.941 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.719    24.661    clk_IBUF_BUFG
    SLICE_X6Y121         FDCE                                         r  xout_reg[1]/C
                         clock pessimism              0.328    24.989    
                         clock uncertainty           -0.035    24.954    
    SLICE_X6Y121         FDCE (Setup_fdce_C_D)        0.109    25.063    xout_reg[1]
  -------------------------------------------------------------------
                         required time                         25.063    
                         arrival time                         -11.733    
  -------------------------------------------------------------------
                         slack                                 13.330    

Slack (MET) :             13.414ns  (required time - arrival time)
  Source:                 x_11s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            xout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.701ns  (logic 2.875ns (42.904%)  route 3.826ns (57.096%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.661ns = ( 24.661 - 20.000 ) 
    Source Clock Delay      (SCD):    4.948ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.980     0.980 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.094    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.758     4.948    clk_IBUF_BUFG
    SLICE_X13Y121        FDCE                                         r  x_11s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y121        FDCE (Prop_fdce_C_Q)         0.456     5.404 r  x_11s_reg[1]/Q
                         net (fo=20, routed)          2.337     7.741    dft14/Q[12]
    SLICE_X5Y118         LUT4 (Prop_lut4_I1_O)        0.124     7.865 r  dft14/xout__1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.865    dft14/xout__1_carry_i_6_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.415 r  dft14/xout__1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.415    dft14/xout__1_carry_n_0
    SLICE_X5Y119         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.728 r  dft14/xout__1_carry__0/O[3]
                         net (fo=5, routed)           0.826     9.554    dft14/xout__1_carry__0_n_4
    SLICE_X7Y119         LUT3 (Prop_lut3_I0_O)        0.334     9.888 r  dft14/xout__43_carry__1_i_9/O
                         net (fo=1, routed)           0.663    10.551    dft14/xout__43_carry__1_i_9_n_0
    SLICE_X6Y120         LUT6 (Prop_lut6_I0_O)        0.326    10.877 r  dft14/xout__43_carry__1_i_7/O
                         net (fo=1, routed)           0.000    10.877    dft14/xout__43_carry__1_i_7_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.410 r  dft14/xout__43_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.410    dft14/xout__43_carry__1_n_0
    SLICE_X6Y121         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.649 r  dft14/xout__43_carry__2/O[2]
                         net (fo=1, routed)           0.000    11.649    x_out[14]
    SLICE_X6Y121         FDCE                                         r  xout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M2                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.846    20.846 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    22.850    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.941 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.719    24.661    clk_IBUF_BUFG
    SLICE_X6Y121         FDCE                                         r  xout_reg[0]/C
                         clock pessimism              0.328    24.989    
                         clock uncertainty           -0.035    24.954    
    SLICE_X6Y121         FDCE (Setup_fdce_C_D)        0.109    25.063    xout_reg[0]
  -------------------------------------------------------------------
                         required time                         25.063    
                         arrival time                         -11.649    
  -------------------------------------------------------------------
                         slack                                 13.414    

Slack (MET) :             13.434ns  (required time - arrival time)
  Source:                 x_11s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            xout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.681ns  (logic 2.855ns (42.733%)  route 3.826ns (57.267%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.661ns = ( 24.661 - 20.000 ) 
    Source Clock Delay      (SCD):    4.948ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.980     0.980 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.094    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.758     4.948    clk_IBUF_BUFG
    SLICE_X13Y121        FDCE                                         r  x_11s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y121        FDCE (Prop_fdce_C_Q)         0.456     5.404 r  x_11s_reg[1]/Q
                         net (fo=20, routed)          2.337     7.741    dft14/Q[12]
    SLICE_X5Y118         LUT4 (Prop_lut4_I1_O)        0.124     7.865 r  dft14/xout__1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.865    dft14/xout__1_carry_i_6_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.415 r  dft14/xout__1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.415    dft14/xout__1_carry_n_0
    SLICE_X5Y119         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.728 r  dft14/xout__1_carry__0/O[3]
                         net (fo=5, routed)           0.826     9.554    dft14/xout__1_carry__0_n_4
    SLICE_X7Y119         LUT3 (Prop_lut3_I0_O)        0.334     9.888 r  dft14/xout__43_carry__1_i_9/O
                         net (fo=1, routed)           0.663    10.551    dft14/xout__43_carry__1_i_9_n_0
    SLICE_X6Y120         LUT6 (Prop_lut6_I0_O)        0.326    10.877 r  dft14/xout__43_carry__1_i_7/O
                         net (fo=1, routed)           0.000    10.877    dft14/xout__43_carry__1_i_7_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.410 r  dft14/xout__43_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.410    dft14/xout__43_carry__1_n_0
    SLICE_X6Y121         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.629 r  dft14/xout__43_carry__2/O[0]
                         net (fo=1, routed)           0.000    11.629    x_out[12]
    SLICE_X6Y121         FDCE                                         r  xout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M2                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.846    20.846 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    22.850    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.941 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.719    24.661    clk_IBUF_BUFG
    SLICE_X6Y121         FDCE                                         r  xout_reg[2]/C
                         clock pessimism              0.328    24.989    
                         clock uncertainty           -0.035    24.954    
    SLICE_X6Y121         FDCE (Setup_fdce_C_D)        0.109    25.063    xout_reg[2]
  -------------------------------------------------------------------
                         required time                         25.063    
                         arrival time                         -11.629    
  -------------------------------------------------------------------
                         slack                                 13.434    

Slack (MET) :             13.544ns  (required time - arrival time)
  Source:                 x_11s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            xout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.572ns  (logic 2.746ns (41.783%)  route 3.826ns (58.217%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.662ns = ( 24.662 - 20.000 ) 
    Source Clock Delay      (SCD):    4.948ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.980     0.980 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.094    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.758     4.948    clk_IBUF_BUFG
    SLICE_X13Y121        FDCE                                         r  x_11s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y121        FDCE (Prop_fdce_C_Q)         0.456     5.404 r  x_11s_reg[1]/Q
                         net (fo=20, routed)          2.337     7.741    dft14/Q[12]
    SLICE_X5Y118         LUT4 (Prop_lut4_I1_O)        0.124     7.865 r  dft14/xout__1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.865    dft14/xout__1_carry_i_6_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.415 r  dft14/xout__1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.415    dft14/xout__1_carry_n_0
    SLICE_X5Y119         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.728 r  dft14/xout__1_carry__0/O[3]
                         net (fo=5, routed)           0.826     9.554    dft14/xout__1_carry__0_n_4
    SLICE_X7Y119         LUT3 (Prop_lut3_I0_O)        0.334     9.888 r  dft14/xout__43_carry__1_i_9/O
                         net (fo=1, routed)           0.663    10.551    dft14/xout__43_carry__1_i_9_n_0
    SLICE_X6Y120         LUT6 (Prop_lut6_I0_O)        0.326    10.877 r  dft14/xout__43_carry__1_i_7/O
                         net (fo=1, routed)           0.000    10.877    dft14/xout__43_carry__1_i_7_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.520 r  dft14/xout__43_carry__1/O[3]
                         net (fo=1, routed)           0.000    11.520    x_out[11]
    SLICE_X6Y120         FDCE                                         r  xout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M2                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.846    20.846 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    22.850    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.941 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.720    24.662    clk_IBUF_BUFG
    SLICE_X6Y120         FDCE                                         r  xout_reg[3]/C
                         clock pessimism              0.328    24.990    
                         clock uncertainty           -0.035    24.955    
    SLICE_X6Y120         FDCE (Setup_fdce_C_D)        0.109    25.064    xout_reg[3]
  -------------------------------------------------------------------
                         required time                         25.064    
                         arrival time                         -11.520    
  -------------------------------------------------------------------
                         slack                                 13.544    

Slack (MET) :             13.574ns  (required time - arrival time)
  Source:                 x_11s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            xout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.541ns  (logic 2.731ns (41.750%)  route 3.810ns (58.250%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.662ns = ( 24.662 - 20.000 ) 
    Source Clock Delay      (SCD):    4.948ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.980     0.980 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.094    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.758     4.948    clk_IBUF_BUFG
    SLICE_X13Y121        FDCE                                         r  x_11s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y121        FDCE (Prop_fdce_C_Q)         0.456     5.404 r  x_11s_reg[1]/Q
                         net (fo=20, routed)          2.337     7.741    dft14/Q[12]
    SLICE_X5Y118         LUT4 (Prop_lut4_I1_O)        0.124     7.865 r  dft14/xout__1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.865    dft14/xout__1_carry_i_6_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.415 r  dft14/xout__1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.415    dft14/xout__1_carry_n_0
    SLICE_X5Y119         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.654 r  dft14/xout__1_carry__0/O[2]
                         net (fo=4, routed)           0.812     9.466    dft14/xout__1_carry__0_n_5
    SLICE_X7Y119         LUT3 (Prop_lut3_I1_O)        0.332     9.798 r  dft14/xout__43_carry__0_i_10/O
                         net (fo=1, routed)           0.662    10.459    dft14/xout__43_carry__0_i_10_n_0
    SLICE_X6Y119         LUT5 (Prop_lut5_I1_O)        0.327    10.786 r  dft14/xout__43_carry__0_i_6/O
                         net (fo=1, routed)           0.000    10.786    dft14/xout__43_carry__0_i_6_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.166 r  dft14/xout__43_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.166    dft14/xout__43_carry__0_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.489 r  dft14/xout__43_carry__1/O[1]
                         net (fo=1, routed)           0.000    11.489    x_out[9]
    SLICE_X6Y120         FDCE                                         r  xout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M2                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.846    20.846 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    22.850    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.941 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.720    24.662    clk_IBUF_BUFG
    SLICE_X6Y120         FDCE                                         r  xout_reg[5]/C
                         clock pessimism              0.328    24.990    
                         clock uncertainty           -0.035    24.955    
    SLICE_X6Y120         FDCE (Setup_fdce_C_D)        0.109    25.064    xout_reg[5]
  -------------------------------------------------------------------
                         required time                         25.064    
                         arrival time                         -11.489    
  -------------------------------------------------------------------
                         slack                                 13.574    

Slack (MET) :             13.609ns  (required time - arrival time)
  Source:                 x_11s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            xout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.507ns  (logic 2.681ns (41.202%)  route 3.826ns (58.798%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.662ns = ( 24.662 - 20.000 ) 
    Source Clock Delay      (SCD):    4.948ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.980     0.980 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.094    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.758     4.948    clk_IBUF_BUFG
    SLICE_X13Y121        FDCE                                         r  x_11s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y121        FDCE (Prop_fdce_C_Q)         0.456     5.404 r  x_11s_reg[1]/Q
                         net (fo=20, routed)          2.337     7.741    dft14/Q[12]
    SLICE_X5Y118         LUT4 (Prop_lut4_I1_O)        0.124     7.865 r  dft14/xout__1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.865    dft14/xout__1_carry_i_6_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.415 r  dft14/xout__1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.415    dft14/xout__1_carry_n_0
    SLICE_X5Y119         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.728 r  dft14/xout__1_carry__0/O[3]
                         net (fo=5, routed)           0.826     9.554    dft14/xout__1_carry__0_n_4
    SLICE_X7Y119         LUT3 (Prop_lut3_I0_O)        0.334     9.888 r  dft14/xout__43_carry__1_i_9/O
                         net (fo=1, routed)           0.663    10.551    dft14/xout__43_carry__1_i_9_n_0
    SLICE_X6Y120         LUT6 (Prop_lut6_I0_O)        0.326    10.877 r  dft14/xout__43_carry__1_i_7/O
                         net (fo=1, routed)           0.000    10.877    dft14/xout__43_carry__1_i_7_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.455 r  dft14/xout__43_carry__1/O[2]
                         net (fo=1, routed)           0.000    11.455    x_out[10]
    SLICE_X6Y120         FDCE                                         r  xout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M2                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.846    20.846 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    22.850    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.941 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.720    24.662    clk_IBUF_BUFG
    SLICE_X6Y120         FDCE                                         r  xout_reg[4]/C
                         clock pessimism              0.328    24.990    
                         clock uncertainty           -0.035    24.955    
    SLICE_X6Y120         FDCE (Setup_fdce_C_D)        0.109    25.064    xout_reg[4]
  -------------------------------------------------------------------
                         required time                         25.064    
                         arrival time                         -11.455    
  -------------------------------------------------------------------
                         slack                                 13.609    

Slack (MET) :             13.678ns  (required time - arrival time)
  Source:                 x_11s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            xout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.437ns  (logic 2.627ns (40.809%)  route 3.810ns (59.191%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.662ns = ( 24.662 - 20.000 ) 
    Source Clock Delay      (SCD):    4.948ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.980     0.980 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.094    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.758     4.948    clk_IBUF_BUFG
    SLICE_X13Y121        FDCE                                         r  x_11s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y121        FDCE (Prop_fdce_C_Q)         0.456     5.404 r  x_11s_reg[1]/Q
                         net (fo=20, routed)          2.337     7.741    dft14/Q[12]
    SLICE_X5Y118         LUT4 (Prop_lut4_I1_O)        0.124     7.865 r  dft14/xout__1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.865    dft14/xout__1_carry_i_6_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.415 r  dft14/xout__1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.415    dft14/xout__1_carry_n_0
    SLICE_X5Y119         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.654 r  dft14/xout__1_carry__0/O[2]
                         net (fo=4, routed)           0.812     9.466    dft14/xout__1_carry__0_n_5
    SLICE_X7Y119         LUT3 (Prop_lut3_I1_O)        0.332     9.798 r  dft14/xout__43_carry__0_i_10/O
                         net (fo=1, routed)           0.662    10.459    dft14/xout__43_carry__0_i_10_n_0
    SLICE_X6Y119         LUT5 (Prop_lut5_I1_O)        0.327    10.786 r  dft14/xout__43_carry__0_i_6/O
                         net (fo=1, routed)           0.000    10.786    dft14/xout__43_carry__0_i_6_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.166 r  dft14/xout__43_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.166    dft14/xout__43_carry__0_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.385 r  dft14/xout__43_carry__1/O[0]
                         net (fo=1, routed)           0.000    11.385    x_out[8]
    SLICE_X6Y120         FDCE                                         r  xout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M2                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.846    20.846 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    22.850    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.941 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.720    24.662    clk_IBUF_BUFG
    SLICE_X6Y120         FDCE                                         r  xout_reg[6]/C
                         clock pessimism              0.328    24.990    
                         clock uncertainty           -0.035    24.955    
    SLICE_X6Y120         FDCE (Setup_fdce_C_D)        0.109    25.064    xout_reg[6]
  -------------------------------------------------------------------
                         required time                         25.064    
                         arrival time                         -11.385    
  -------------------------------------------------------------------
                         slack                                 13.678    

Slack (MET) :             13.795ns  (required time - arrival time)
  Source:                 x_11s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            xout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.321ns  (logic 2.770ns (43.824%)  route 3.551ns (56.176%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.662ns = ( 24.662 - 20.000 ) 
    Source Clock Delay      (SCD):    4.948ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.980     0.980 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.094    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.758     4.948    clk_IBUF_BUFG
    SLICE_X13Y121        FDCE                                         r  x_11s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y121        FDCE (Prop_fdce_C_Q)         0.456     5.404 r  x_11s_reg[1]/Q
                         net (fo=20, routed)          2.337     7.741    dft14/Q[12]
    SLICE_X5Y118         LUT4 (Prop_lut4_I1_O)        0.124     7.865 r  dft14/xout__1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.865    dft14/xout__1_carry_i_6_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.415 r  dft14/xout__1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.415    dft14/xout__1_carry_n_0
    SLICE_X5Y119         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.749 r  dft14/xout__1_carry__0/O[1]
                         net (fo=4, routed)           0.859     9.608    dft14/xout__1_carry__0_n_6
    SLICE_X7Y119         LUT3 (Prop_lut3_I1_O)        0.331     9.939 r  dft14/xout__43_carry__0_i_11/O
                         net (fo=1, routed)           0.355    10.294    dft14/xout__43_carry__0_i_11_n_0
    SLICE_X6Y119         LUT5 (Prop_lut5_I1_O)        0.332    10.626 r  dft14/xout__43_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.626    dft14/xout__43_carry__0_i_7_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.269 r  dft14/xout__43_carry__0/O[3]
                         net (fo=1, routed)           0.000    11.269    x_out[7]
    SLICE_X6Y119         FDCE                                         r  xout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M2                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.846    20.846 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    22.850    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.941 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.720    24.662    clk_IBUF_BUFG
    SLICE_X6Y119         FDCE                                         r  xout_reg[7]/C
                         clock pessimism              0.328    24.990    
                         clock uncertainty           -0.035    24.955    
    SLICE_X6Y119         FDCE (Setup_fdce_C_D)        0.109    25.064    xout_reg[7]
  -------------------------------------------------------------------
                         required time                         25.064    
                         arrival time                         -11.269    
  -------------------------------------------------------------------
                         slack                                 13.795    

Slack (MET) :             13.842ns  (required time - arrival time)
  Source:                 x_11s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            xout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.274ns  (logic 2.285ns (36.419%)  route 3.989ns (63.581%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=2)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.662ns = ( 24.662 - 20.000 ) 
    Source Clock Delay      (SCD):    4.948ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.980     0.980 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.094    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.758     4.948    clk_IBUF_BUFG
    SLICE_X13Y121        FDCE                                         r  x_11s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y121        FDCE (Prop_fdce_C_Q)         0.456     5.404 r  x_11s_reg[1]/Q
                         net (fo=20, routed)          2.337     7.741    dft14/Q[12]
    SLICE_X5Y118         LUT4 (Prop_lut4_I1_O)        0.124     7.865 r  dft14/xout__1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.865    dft14/xout__1_carry_i_6_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.445 r  dft14/xout__1_carry/O[2]
                         net (fo=4, routed)           0.834     9.279    dft14/xout__1_carry_n_5
    SLICE_X7Y118         LUT5 (Prop_lut5_I1_O)        0.302     9.581 r  dft14/xout__43_carry_i_1/O
                         net (fo=2, routed)           0.818    10.399    dft14/xout__43_carry_i_1_n_0
    SLICE_X6Y118         LUT5 (Prop_lut5_I0_O)        0.124    10.523 r  dft14/xout__43_carry_i_5/O
                         net (fo=1, routed)           0.000    10.523    dft14/xout__43_carry_i_5_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.899 r  dft14/xout__43_carry/CO[3]
                         net (fo=1, routed)           0.000    10.899    dft14/xout__43_carry_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.222 r  dft14/xout__43_carry__0/O[1]
                         net (fo=1, routed)           0.000    11.222    x_out[5]
    SLICE_X6Y119         FDCE                                         r  xout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M2                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.846    20.846 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    22.850    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.941 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.720    24.662    clk_IBUF_BUFG
    SLICE_X6Y119         FDCE                                         r  xout_reg[9]/C
                         clock pessimism              0.328    24.990    
                         clock uncertainty           -0.035    24.955    
    SLICE_X6Y119         FDCE (Setup_fdce_C_D)        0.109    25.064    xout_reg[9]
  -------------------------------------------------------------------
                         required time                         25.064    
                         arrival time                         -11.222    
  -------------------------------------------------------------------
                         slack                                 13.842    

Slack (MET) :             13.860ns  (required time - arrival time)
  Source:                 x_11s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            xout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.256ns  (logic 2.705ns (43.240%)  route 3.551ns (56.760%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.662ns = ( 24.662 - 20.000 ) 
    Source Clock Delay      (SCD):    4.948ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.980     0.980 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.094    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.758     4.948    clk_IBUF_BUFG
    SLICE_X13Y121        FDCE                                         r  x_11s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y121        FDCE (Prop_fdce_C_Q)         0.456     5.404 r  x_11s_reg[1]/Q
                         net (fo=20, routed)          2.337     7.741    dft14/Q[12]
    SLICE_X5Y118         LUT4 (Prop_lut4_I1_O)        0.124     7.865 r  dft14/xout__1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.865    dft14/xout__1_carry_i_6_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.415 r  dft14/xout__1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.415    dft14/xout__1_carry_n_0
    SLICE_X5Y119         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.749 r  dft14/xout__1_carry__0/O[1]
                         net (fo=4, routed)           0.859     9.608    dft14/xout__1_carry__0_n_6
    SLICE_X7Y119         LUT3 (Prop_lut3_I1_O)        0.331     9.939 r  dft14/xout__43_carry__0_i_11/O
                         net (fo=1, routed)           0.355    10.294    dft14/xout__43_carry__0_i_11_n_0
    SLICE_X6Y119         LUT5 (Prop_lut5_I1_O)        0.332    10.626 r  dft14/xout__43_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.626    dft14/xout__43_carry__0_i_7_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.204 r  dft14/xout__43_carry__0/O[2]
                         net (fo=1, routed)           0.000    11.204    x_out[6]
    SLICE_X6Y119         FDCE                                         r  xout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M2                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.846    20.846 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    22.850    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.941 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.720    24.662    clk_IBUF_BUFG
    SLICE_X6Y119         FDCE                                         r  xout_reg[8]/C
                         clock pessimism              0.328    24.990    
                         clock uncertainty           -0.035    24.955    
    SLICE_X6Y119         FDCE (Setup_fdce_C_D)        0.109    25.064    xout_reg[8]
  -------------------------------------------------------------------
                         required time                         25.064    
                         arrival time                         -11.204    
  -------------------------------------------------------------------
                         slack                                 13.860    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ang_910_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ang_1011_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.624     1.535    clk_IBUF_BUFG
    SLICE_X17Y107        FDCE                                         r  ang_910_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y107        FDCE (Prop_fdce_C_Q)         0.141     1.676 r  ang_910_reg[13]/Q
                         net (fo=1, routed)           0.110     1.786    ang_910[13]
    SLICE_X17Y108        FDCE                                         r  ang_1011_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.897     2.057    clk_IBUF_BUFG
    SLICE_X17Y108        FDCE                                         r  ang_1011_reg[13]/C
                         clock pessimism             -0.507     1.551    
    SLICE_X17Y108        FDCE (Hold_fdce_C_D)         0.075     1.626    ang_1011_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 ang_1011_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ang_11s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.250ns (79.557%)  route 0.064ns (20.443%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.621     1.532    clk_IBUF_BUFG
    SLICE_X17Y114        FDCE                                         r  ang_1011_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y114        FDCE (Prop_fdce_C_Q)         0.141     1.673 r  ang_1011_reg[3]/Q
                         net (fo=3, routed)           0.064     1.737    dft13/ang_11s_reg[0][10]
    SLICE_X16Y114        LUT2 (Prop_lut2_I1_O)        0.045     1.782 r  dft13/ang_out0_carry__1_i_1__7/O
                         net (fo=1, routed)           0.000     1.782    dft13/ang_out0_carry__1_i_1__7_n_0
    SLICE_X16Y114        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.846 r  dft13/ang_out0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.846    dft13_n_3
    SLICE_X16Y114        FDCE                                         r  ang_11s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.893     2.053    clk_IBUF_BUFG
    SLICE_X16Y114        FDCE                                         r  ang_11s_reg[3]/C
                         clock pessimism             -0.509     1.545    
    SLICE_X16Y114        FDCE (Hold_fdce_C_D)         0.134     1.679    ang_11s_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ang_1011_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ang_11s_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.250ns (76.599%)  route 0.076ns (23.401%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.621     1.532    clk_IBUF_BUFG
    SLICE_X17Y113        FDCE                                         r  ang_1011_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y113        FDCE (Prop_fdce_C_Q)         0.141     1.673 r  ang_1011_reg[7]/Q
                         net (fo=3, routed)           0.076     1.749    dft13/ang_11s_reg[0][6]
    SLICE_X16Y113        LUT2 (Prop_lut2_I1_O)        0.045     1.794 r  dft13/ang_out0_carry__0_i_1__8/O
                         net (fo=1, routed)           0.000     1.794    dft13/ang_out0_carry__0_i_1__8_n_0
    SLICE_X16Y113        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.858 r  dft13/ang_out0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.858    dft13_n_7
    SLICE_X16Y113        FDCE                                         r  ang_11s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.893     2.053    clk_IBUF_BUFG
    SLICE_X16Y113        FDCE                                         r  ang_11s_reg[7]/C
                         clock pessimism             -0.509     1.545    
    SLICE_X16Y113        FDCE (Hold_fdce_C_D)         0.134     1.679    ang_11s_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 y_11s_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            yout_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.746%)  route 0.115ns (41.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.621     1.532    clk_IBUF_BUFG
    SLICE_X10Y117        FDCE                                         r  y_11s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y117        FDCE (Prop_fdce_C_Q)         0.164     1.696 r  y_11s_reg[10]/Q
                         net (fo=1, routed)           0.115     1.811    y_11s[10]
    SLICE_X8Y116         FDCE                                         r  yout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.892     2.052    clk_IBUF_BUFG
    SLICE_X8Y116         FDCE                                         r  yout_reg[10]/C
                         clock pessimism             -0.484     1.569    
    SLICE_X8Y116         FDCE (Hold_fdce_C_D)         0.059     1.628    yout_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ang_11s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ang_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.621     1.532    clk_IBUF_BUFG
    SLICE_X16Y115        FDCE                                         r  ang_11s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y115        FDCE (Prop_fdce_C_Q)         0.164     1.696 r  ang_11s_reg[2]/Q
                         net (fo=1, routed)           0.112     1.808    ang_11s[2]
    SLICE_X17Y114        FDCE                                         r  ang_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.893     2.053    clk_IBUF_BUFG
    SLICE_X17Y114        FDCE                                         r  ang_out_reg[2]/C
                         clock pessimism             -0.507     1.547    
    SLICE_X17Y114        FDCE (Hold_fdce_C_D)         0.076     1.623    ang_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 ang_23_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ang_34_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.251ns (82.578%)  route 0.053ns (17.422%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.649     1.560    clk_IBUF_BUFG
    SLICE_X4Y116         FDCE                                         r  ang_23_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDCE (Prop_fdce_C_Q)         0.141     1.701 r  ang_23_reg[0]/Q
                         net (fo=1, routed)           0.053     1.754    dft5/Q[13]
    SLICE_X5Y116         LUT2 (Prop_lut2_I1_O)        0.045     1.799 r  dft5/ang_out0_carry__2_i_1__0/O
                         net (fo=1, routed)           0.000     1.799    dft5/ang_out0_carry__2_i_1__0_n_0
    SLICE_X5Y116         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.864 r  dft5/ang_out0_carry__2/O[1]
                         net (fo=1, routed)           0.000     1.864    dft5_n_0
    SLICE_X5Y116         FDCE                                         r  ang_34_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.921     2.081    clk_IBUF_BUFG
    SLICE_X5Y116         FDCE                                         r  ang_34_reg[0]/C
                         clock pessimism             -0.509     1.573    
    SLICE_X5Y116         FDCE (Hold_fdce_C_D)         0.105     1.678    ang_34_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 ang_23_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ang_34_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.251ns (82.578%)  route 0.053ns (17.422%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.650     1.561    clk_IBUF_BUFG
    SLICE_X4Y115         FDCE                                         r  ang_23_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y115         FDCE (Prop_fdce_C_Q)         0.141     1.702 r  ang_23_reg[4]/Q
                         net (fo=1, routed)           0.053     1.755    dft5/Q[9]
    SLICE_X5Y115         LUT2 (Prop_lut2_I1_O)        0.045     1.800 r  dft5/ang_out0_carry__1_i_4/O
                         net (fo=1, routed)           0.000     1.800    dft5/ang_out0_carry__1_i_4_n_0
    SLICE_X5Y115         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.865 r  dft5/ang_out0_carry__1/O[1]
                         net (fo=1, routed)           0.000     1.865    dft5_n_4
    SLICE_X5Y115         FDCE                                         r  ang_34_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.922     2.082    clk_IBUF_BUFG
    SLICE_X5Y115         FDCE                                         r  ang_34_reg[4]/C
                         clock pessimism             -0.509     1.574    
    SLICE_X5Y115         FDCE (Hold_fdce_C_D)         0.105     1.679    ang_34_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 ang_11s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ang_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.621     1.532    clk_IBUF_BUFG
    SLICE_X16Y115        FDCE                                         r  ang_11s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y115        FDCE (Prop_fdce_C_Q)         0.164     1.696 r  ang_11s_reg[1]/Q
                         net (fo=1, routed)           0.110     1.806    ang_11s[1]
    SLICE_X17Y114        FDCE                                         r  ang_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.893     2.053    clk_IBUF_BUFG
    SLICE_X17Y114        FDCE                                         r  ang_out_reg[1]/C
                         clock pessimism             -0.507     1.547    
    SLICE_X17Y114        FDCE (Hold_fdce_C_D)         0.071     1.618    ang_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ang_34_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ang_45_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.251ns (68.914%)  route 0.113ns (31.087%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.649     1.560    clk_IBUF_BUFG
    SLICE_X5Y116         FDCE                                         r  ang_34_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDCE (Prop_fdce_C_Q)         0.141     1.701 r  ang_34_reg[0]/Q
                         net (fo=1, routed)           0.113     1.814    dft6/ang_45_reg[0][6]
    SLICE_X2Y115         LUT2 (Prop_lut2_I1_O)        0.045     1.859 r  dft6/ang_out0_carry__0_i_1__5/O
                         net (fo=1, routed)           0.000     1.859    dft6/ang_out0_carry__0_i_1__5_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.924 r  dft6/ang_out0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.924    dft6_n_0
    SLICE_X2Y115         FDCE                                         r  ang_45_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.923     2.083    clk_IBUF_BUFG
    SLICE_X2Y115         FDCE                                         r  ang_45_reg[0]/C
                         clock pessimism             -0.484     1.600    
    SLICE_X2Y115         FDCE (Hold_fdce_C_D)         0.134     1.734    ang_45_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ang_34_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ang_45_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.251ns (68.913%)  route 0.113ns (31.087%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.650     1.561    clk_IBUF_BUFG
    SLICE_X5Y115         FDCE                                         r  ang_34_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y115         FDCE (Prop_fdce_C_Q)         0.141     1.702 r  ang_34_reg[4]/Q
                         net (fo=1, routed)           0.113     1.815    dft6/ang_45_reg[0][2]
    SLICE_X2Y114         LUT2 (Prop_lut2_I1_O)        0.045     1.860 r  dft6/ang_out0_carry_i_3__2/O
                         net (fo=1, routed)           0.000     1.860    dft6/ang_out0_carry_i_3__2_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.925 r  dft6/ang_out0_carry/O[2]
                         net (fo=1, routed)           0.000     1.925    dft6_n_4
    SLICE_X2Y114         FDCE                                         r  ang_45_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.924     2.084    clk_IBUF_BUFG
    SLICE_X2Y114         FDCE                                         r  ang_45_reg[4]/C
                         clock pessimism             -0.484     1.601    
    SLICE_X2Y114         FDCE (Hold_fdce_C_D)         0.134     1.735    ang_45_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X3Y115   ang_01_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X4Y111   ang_01_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X2Y116   ang_01_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X17Y115  ang_1011_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X17Y112  ang_1011_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X17Y112  ang_1011_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X17Y112  ang_1011_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X17Y108  ang_1011_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X17Y114  ang_1011_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y116   ang_01_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X15Y115  x_89_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X15Y115  x_89_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X15Y115  x_89_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X14Y115  y_89_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X14Y115  y_89_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X14Y115  y_89_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X3Y116   ang_12_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X3Y116   ang_12_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X3Y116   ang_12_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X13Y104  x_56_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X13Y104  x_56_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X13Y104  x_56_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X13Y106  x_56_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X13Y106  x_56_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X13Y106  x_56_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X13Y106  x_56_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X13Y105  x_56_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X13Y105  x_56_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X13Y105  x_56_reg[9]/C



