-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\combinedTxRx_StandardIQ\CombinedT_ip_src_Configuration_Variables.vhd
-- Created: 2018-02-01 11:49:53
-- 
-- Generated by MATLAB 9.3 and HDL Coder 3.11
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: CombinedT_ip_src_Configuration_Variables
-- Source Path: combinedTxRx_StandardIQ/Combined TX and RX/Configuration Variables
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY CombinedT_ip_src_Configuration_Variables IS
  PORT( Out1                              :   OUT   std_logic_vector(15 DOWNTO 0);  -- int16
        Out2                              :   OUT   std_logic_vector(15 DOWNTO 0);  -- int16
        Out3                              :   OUT   std_logic_vector(7 DOWNTO 0);  -- int8
        Out4                              :   OUT   std_logic_vector(7 DOWNTO 0)  -- int8
        );
END CombinedT_ip_src_Configuration_Variables;


ARCHITECTURE rtl OF CombinedT_ip_src_Configuration_Variables IS

  -- Signals
  SIGNAL Index_of_LBW_Lookup_out1         : signed(15 DOWNTO 0);  -- int16
  SIGNAL alpha1_mu_out1                   : signed(15 DOWNTO 0);  -- int16
  SIGNAL Constant4_out1                   : signed(7 DOWNTO 0);  -- int8
  SIGNAL Constant1_out1                   : signed(7 DOWNTO 0);  -- int8

BEGIN
  Index_of_LBW_Lookup_out1 <= to_signed(16#0028#, 16);

  Out1 <= std_logic_vector(Index_of_LBW_Lookup_out1);

  alpha1_mu_out1 <= to_signed(16#00C8#, 16);

  Out2 <= std_logic_vector(alpha1_mu_out1);

  Constant4_out1 <= to_signed(16#01#, 8);

  Out3 <= std_logic_vector(Constant4_out1);

  Constant1_out1 <= to_signed(16#01#, 8);

  Out4 <= std_logic_vector(Constant1_out1);

END rtl;

