# CY_CKIT_TEST
# 2025-12-02 07:43:49Z

# IO_0@[IOP=(1)][IoId=(0)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 0
# IO_1@[IOP=(1)][IoId=(1)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 1
# IO_3@[IOP=(1)][IoId=(3)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 3
set_io "\ADC_SAR_1:Bypass(0)\" iocell 0 2
set_io "IN_B2(0)" iocell 1 6
set_io "ADC1_input(0)" iocell 6 5
set_io "IN_A2(0)" iocell 1 7
set_io "PWM2_output_1(0)" iocell 2 1
set_io "PWM1_output_1(0)" iocell 4 0
set_io "IN_A1(0)" iocell 4 2
set_io "IN_B1(0)" iocell 4 1
set_io "PWM2_output_2(0)" iocell 4 4
set_io "PWM1_output_2(0)" iocell 5 0
set_io "IN_A2_1(0)" iocell 4 6
set_io "IN_B2_1(0)" iocell 4 7
set_io "IN_A1_1(0)" iocell 5 1
set_io "IN_B1_1(0)" iocell 5 2
set_io "Rx_1(0)" iocell 6 0
set_location "\ADC_SAR_1:ADC_SAR\" sarcell -1 -1 1
