@line:65    Cycle @2.00: [Fetcher_Impl]	IF: Final Current PC=0x0
@line:103   Cycle @2.00: [Fetcher_Impl]	BTB: MISS at PC=0x0, Index=0
@line:132   Cycle @2.00: [Fetcher_Impl]	IF: Next PC=0x4  Next Last PC=0
@line:64    Cycle @3.00: [Decoder]	ID: Fetched Instruction=0x100513 at PC=0x0
@line:5764  Cycle @3.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa
@line:5767  Cycle @3.00: [Decoder]	Forwarding data: imm=0x1 pc=0x0 rs1_data=0x0 rs2_data=0x0
@line:65    Cycle @3.00: [Fetcher_Impl]	IF: Final Current PC=0x4
@line:103   Cycle @3.00: [Fetcher_Impl]	BTB: MISS at PC=0x4, Index=1
@line:132   Cycle @3.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=4
@line:375   Cycle @3.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:64    Cycle @4.00: [Decoder]	ID: Fetched Instruction=0x100793 at PC=0x4
@line:5764  Cycle @4.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf
@line:5767  Cycle @4.00: [Decoder]	Forwarding data: imm=0x1 pc=0x4 rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @4.00: [Executor]	Input: pc=0x0 rs1_data=0x0 rs2_data=0x0 Imm=0x1
@line:162   Cycle @4.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @4.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @4.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:376   Cycle @4.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:3945  Cycle @4.00: [Executor]	EX: ALU Operation: ADD
@line:4237  Cycle @4.00: [Executor]	EX: ALU Result: 0x1
@line:4240  Cycle @4.00: [Executor]	EX: Bypass Update: 0x1
@line:4260  Cycle @4.00: [Executor]	EX: Branch Immediate: 0x1
@line:4264  Cycle @4.00: [Executor]	EX: Branch Target Base: 0x0
@line:4433  Cycle @4.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @4.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:65    Cycle @4.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:103   Cycle @4.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:132   Cycle @4.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:375   Cycle @4.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:64    Cycle @5.00: [Decoder]	ID: Fetched Instruction=0xb00693 at PC=0x8
@line:5764  Cycle @5.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd
@line:5767  Cycle @5.00: [Decoder]	Forwarding data: imm=0xb pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @5.00: [Executor]	Input: pc=0x4 rs1_data=0x0 rs2_data=0x0 Imm=0x1
@line:162   Cycle @5.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @5.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @5.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:376   Cycle @5.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:3945  Cycle @5.00: [Executor]	EX: ALU Operation: ADD
@line:4237  Cycle @5.00: [Executor]	EX: ALU Result: 0x1
@line:4240  Cycle @5.00: [Executor]	EX: Bypass Update: 0x1
@line:4260  Cycle @5.00: [Executor]	EX: Branch Immediate: 0x1
@line:4264  Cycle @5.00: [Executor]	EX: Branch Target Base: 0x4
@line:4433  Cycle @5.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @5.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:64    Cycle @5.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @5.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @5.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @5.00: [MEM]	MEM: Bypass <= 0x1
@line:65    Cycle @5.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:103   Cycle @5.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:132   Cycle @5.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:375   Cycle @5.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:64    Cycle @6.00: [Decoder]	ID: Fetched Instruction=0x2f50533 at PC=0xc
@line:5764  Cycle @6.00: [Decoder]	Control signals: alu_func=0x800 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa
@line:5767  Cycle @6.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @6.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0xb
@line:162   Cycle @6.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @6.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @6.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:376   Cycle @6.00: [Executor]	EX: ALU Op2 source: IMM (0xb)
@line:3945  Cycle @6.00: [Executor]	EX: ALU Operation: ADD
@line:4237  Cycle @6.00: [Executor]	EX: ALU Result: 0xb
@line:4240  Cycle @6.00: [Executor]	EX: Bypass Update: 0xb
@line:4260  Cycle @6.00: [Executor]	EX: Branch Immediate: 0xb
@line:4264  Cycle @6.00: [Executor]	EX: Branch Target Base: 0x8
@line:4433  Cycle @6.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @6.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:64    Cycle @6.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @6.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @6.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @6.00: [MEM]	MEM: Bypass <= 0x1
@line:46    Cycle @6.00: [WB]	Input: rd=x10 wdata=0x1
@line:51    Cycle @6.00: [WB]	WB: Write x10 <= 0x1
@line:303   Cycle @6.00: [HazardUnit]	HazardUnit: rs1_sel=8 rs2_sel=4 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:65    Cycle @6.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:103   Cycle @6.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:132   Cycle @6.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:375   Cycle @6.00: [Decoder_Impl]	Output: alu_func=0x800 rs1_sel=0x8 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:64    Cycle @7.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5764  Cycle @7.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf
@line:5767  Cycle @7.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @7.00: [Executor]	Input: pc=0xc rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:204   Cycle @7.00: [Executor]	EX: RS1 source: WB Bypass (0x1)
@line:246   Cycle @7.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x1)
@line:297   Cycle @7.00: [Executor]	EX: ALU Op1 source: RS1 (0x1)
@line:362   Cycle @7.00: [Executor]	EX: ALU Op2 source: RS2 (0x1)
@line:545   Cycle @7.00: [Executor]	EX: Starting MUL operation, op1=0x1, op2=0x1
@line:4110  Cycle @7.00: [Executor]	EX: ALU Operation: MUL
@line:4237  Cycle @7.00: [Executor]	EX: ALU Result: 0x0
@line:4240  Cycle @7.00: [Executor]	EX: Bypass Update: 0x0
@line:4260  Cycle @7.00: [Executor]	EX: Branch Immediate: 0x0
@line:4264  Cycle @7.00: [Executor]	EX: Branch Target Base: 0xc
@line:4433  Cycle @7.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @7.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:64    Cycle @7.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @7.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @7.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @7.00: [MEM]	MEM: Bypass <= 0xb
@line:46    Cycle @7.00: [WB]	Input: rd=x15 wdata=0x1
@line:51    Cycle @7.00: [WB]	WB: Write x15 <= 0x1
@line:303   Cycle @7.00: [HazardUnit]	HazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:65    Cycle @7.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:103   Cycle @7.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:132   Cycle @7.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:375   Cycle @7.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:64    Cycle @8.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5764  Cycle @8.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:5767  Cycle @8.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x1 rs2_data=0x0
@line:83    Cycle @8.00: [Executor]	Input: pc=0x10 rs1_data=0x0 rs2_data=0x0 Imm=0x1
@line:204   Cycle @8.00: [Executor]	EX: RS1 source: WB Bypass (0x1)
@line:218   Cycle @8.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @8.00: [Executor]	EX: ALU Op1 source: RS1 (0x1)
@line:376   Cycle @8.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:673   Cycle @8.00: [Executor]	EX_M1: Generating 32 partial products (Cycle 1/3)
@line:676   Cycle @8.00: [Executor]	EX_M1:   Op1=0x1 (signed=1), Op2=0x1 (signed=1)
@line:3068  Cycle @8.00: [Executor]	EX_M1: Wallace Tree complete, product_low=0x1, product_high=0x0
@line:3945  Cycle @8.00: [Executor]	EX: ALU Operation: ADD
@line:4237  Cycle @8.00: [Executor]	EX: ALU Result: 0x2
@line:4240  Cycle @8.00: [Executor]	EX: Bypass Update: 0x2
@line:4260  Cycle @8.00: [Executor]	EX: Branch Immediate: 0x1
@line:4264  Cycle @8.00: [Executor]	EX: Branch Target Base: 0x10
@line:4433  Cycle @8.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @8.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:64    Cycle @8.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @8.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @8.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @8.00: [MEM]	MEM: Bypass <= 0x0
@line:46    Cycle @8.00: [WB]	Input: rd=x13 wdata=0xb
@line:51    Cycle @8.00: [WB]	WB: Write x13 <= 0xb
@line:303   Cycle @8.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=8 stall_if=1 mul_busy_hazard=1 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:27    Cycle @8.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @8.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:103   Cycle @8.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:132   Cycle @8.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:186   Cycle @8.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:375   Cycle @8.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @9.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5764  Cycle @9.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:5767  Cycle @9.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x1 rs2_data=0xb
@line:83    Cycle @9.00: [Executor]	Input: pc=0x14 rs1_data=0x1 rs2_data=0x0 Imm=0xfffffff4
@line:162   Cycle @9.00: [Executor]	EX: RS1 source: No Bypass
@line:260   Cycle @9.00: [Executor]	EX: RS2 source: WB Bypass (0xb)
@line:297   Cycle @9.00: [Executor]	EX: ALU Op1 source: RS1 (0x1)
@line:362   Cycle @9.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:3110  Cycle @9.00: [Executor]	EX_M2: Wallace Tree compression (Cycle 2/3)
@line:3123  Cycle @9.00: [Executor]	EX_M2: Compression complete, advancing to EX_M3
@line:4170  Cycle @9.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4237  Cycle @9.00: [Executor]	EX: ALU Result: 0x0
@line:4240  Cycle @9.00: [Executor]	EX: Bypass Update: 0x0
@line:4260  Cycle @9.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4264  Cycle @9.00: [Executor]	EX: Branch Target Base: 0x14
@line:4433  Cycle @9.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @9.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @9.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @9.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @9.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @9.00: [MEM]	MEM: Bypass <= 0x2
@line:46    Cycle @9.00: [WB]	Input: rd=x10 wdata=0x0
@line:51    Cycle @9.00: [WB]	WB: Write x10 <= 0x0
@line:303   Cycle @9.00: [HazardUnit]	HazardUnit: rs1_sel=4 rs2_sel=1 stall_if=1 mul_busy_hazard=1 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:27    Cycle @9.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @9.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:103   Cycle @9.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:132   Cycle @9.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:186   Cycle @9.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:375   Cycle @9.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @10.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5764  Cycle @10.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:5767  Cycle @10.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x1 rs2_data=0xb
@line:83    Cycle @10.00: [Executor]	Input: pc=0x14 rs1_data=0x1 rs2_data=0xb Imm=0xfffffff4
@line:190   Cycle @10.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x2)
@line:218   Cycle @10.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @10.00: [Executor]	EX: ALU Op1 source: RS1 (0x2)
@line:362   Cycle @10.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:3149  Cycle @10.00: [Executor]	EX_M3: Result ready (Cycle 3/3)
@line:3153  Cycle @10.00: [Executor]	EX_M3:   Final result: 0x1
@line:3853  Cycle @10.00: [Executor]	EX: MUL result ready: 0x1
@line:4170  Cycle @10.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4237  Cycle @10.00: [Executor]	EX: ALU Result: 0x1
@line:4240  Cycle @10.00: [Executor]	EX: Bypass Update: 0x1
@line:4260  Cycle @10.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4264  Cycle @10.00: [Executor]	EX: Branch Target Base: 0x14
@line:4433  Cycle @10.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @10.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @10.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @10.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @10.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @10.00: [MEM]	MEM: Bypass <= 0x0
@line:46    Cycle @10.00: [WB]	Input: rd=x15 wdata=0x2
@line:51    Cycle @10.00: [WB]	WB: Write x15 <= 0x2
@line:303   Cycle @10.00: [HazardUnit]	HazardUnit: rs1_sel=8 rs2_sel=1 stall_if=1 mul_busy_hazard=1 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:27    Cycle @10.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @10.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:103   Cycle @10.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:132   Cycle @10.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:186   Cycle @10.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:375   Cycle @10.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @11.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5764  Cycle @11.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:5767  Cycle @11.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x2 rs2_data=0xb
@line:83    Cycle @11.00: [Executor]	Input: pc=0x14 rs1_data=0x1 rs2_data=0xb Imm=0xfffffff4
@line:204   Cycle @11.00: [Executor]	EX: RS1 source: WB Bypass (0x2)
@line:218   Cycle @11.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @11.00: [Executor]	EX: ALU Op1 source: RS1 (0x2)
@line:362   Cycle @11.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4170  Cycle @11.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4237  Cycle @11.00: [Executor]	EX: ALU Result: 0x0
@line:4240  Cycle @11.00: [Executor]	EX: Bypass Update: 0x0
@line:4260  Cycle @11.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4264  Cycle @11.00: [Executor]	EX: Branch Target Base: 0x14
@line:4433  Cycle @11.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @11.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @11.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @11.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @11.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @11.00: [MEM]	MEM: Bypass <= 0x1
@line:46    Cycle @11.00: [WB]	Input: rd=x0 wdata=0x0
@line:65    Cycle @11.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:103   Cycle @11.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:132   Cycle @11.00: [Fetcher_Impl]	IF: Next PC=0x1c  Next Last PC=18
@line:375   Cycle @11.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:64    Cycle @12.00: [Decoder]	ID: Fetched Instruction=0x100073 at PC=0x18
@line:76    Cycle @12.00: [Decoder]	ID: Halt If = 1
@line:5764  Cycle @12.00: [Decoder]	Control signals: alu_func=0x400 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:5767  Cycle @12.00: [Decoder]	Forwarding data: imm=0x1 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @12.00: [Executor]	Input: pc=0x14 rs1_data=0x2 rs2_data=0xb Imm=0xfffffff4
@line:162   Cycle @12.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @12.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @12.00: [Executor]	EX: ALU Op1 source: RS1 (0x2)
@line:362   Cycle @12.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:3960  Cycle @12.00: [Executor]	EX: ALU Operation: SUB
@line:4237  Cycle @12.00: [Executor]	EX: ALU Result: 0xfffffff7
@line:4240  Cycle @12.00: [Executor]	EX: Bypass Update: 0xfffffff7
@line:4260  Cycle @12.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4264  Cycle @12.00: [Executor]	EX: Branch Target Base: 0x14
@line:4328  Cycle @12.00: [Executor]	EX: Branch Type: BNE
@line:4607  Cycle @12.00: [Executor]	EX: Branch Target: 0x8
@line:4612  Cycle @12.00: [Executor]	EX: Branch Taken: 1
@line:4636  Cycle @12.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:4710  Cycle @12.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @12.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @12.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @12.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @12.00: [MEM]	MEM: Bypass <= 0x0
@line:46    Cycle @12.00: [WB]	Input: rd=x0 wdata=0x1
@line:65    Cycle @12.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:103   Cycle @12.00: [Fetcher_Impl]	BTB: MISS at PC=0x1c, Index=7
@line:132   Cycle @12.00: [Fetcher_Impl]	IF: Next PC=0x20  Next Last PC=1c
@line:375   Cycle @12.00: [Decoder_Impl]	Output: alu_func=0x400 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @13.00: [Decoder]	ID: Fetched Instruction=0x33 at PC=0x1c
@line:5764  Cycle @13.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:5767  Cycle @13.00: [Decoder]	Forwarding data: imm=0x0 pc=0x1c rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @13.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x1
@line:94    Cycle @13.00: [Executor]	EX: Flush
@line:162   Cycle @13.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @13.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @13.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:376   Cycle @13.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:4095  Cycle @13.00: [Executor]	EX: ALU Operation: SYS
@line:4237  Cycle @13.00: [Executor]	EX: ALU Result: 0x1
@line:4240  Cycle @13.00: [Executor]	EX: Bypass Update: 0x1
@line:4260  Cycle @13.00: [Executor]	EX: Branch Immediate: 0x1
@line:4264  Cycle @13.00: [Executor]	EX: Branch Target Base: 0x18
@line:4433  Cycle @13.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @13.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @13.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @13.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @13.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @13.00: [MEM]	MEM: Bypass <= 0xfffffff7
@line:46    Cycle @13.00: [WB]	Input: rd=x0 wdata=0x0
@line:53    Cycle @13.00: [Fetcher_Impl]	IF: Flush to 0x8
@line:65    Cycle @13.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:103   Cycle @13.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:132   Cycle @13.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:186   Cycle @13.00: [Decoder_Impl]	ID: Inserting NOP (Stall=0 Flush=1)
@line:375   Cycle @13.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @14.00: [Decoder]	ID: Fetched Instruction=0xb00693 at PC=0x8
@line:5764  Cycle @14.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd
@line:5767  Cycle @14.00: [Decoder]	Forwarding data: imm=0xb pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @14.00: [Executor]	Input: pc=0x1c rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:162   Cycle @14.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @14.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @14.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:362   Cycle @14.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:4170  Cycle @14.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4237  Cycle @14.00: [Executor]	EX: ALU Result: 0x0
@line:4240  Cycle @14.00: [Executor]	EX: Bypass Update: 0x0
@line:4260  Cycle @14.00: [Executor]	EX: Branch Immediate: 0x0
@line:4264  Cycle @14.00: [Executor]	EX: Branch Target Base: 0x1c
@line:4433  Cycle @14.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @14.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @14.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @14.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @14.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @14.00: [MEM]	MEM: Bypass <= 0x1
@line:46    Cycle @14.00: [WB]	Input: rd=x0 wdata=0xfffffff7
@line:65    Cycle @14.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:103   Cycle @14.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:132   Cycle @14.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:375   Cycle @14.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:64    Cycle @15.00: [Decoder]	ID: Fetched Instruction=0x2f50533 at PC=0xc
@line:5764  Cycle @15.00: [Decoder]	Control signals: alu_func=0x800 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa
@line:5767  Cycle @15.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x0 rs2_data=0x2
@line:83    Cycle @15.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0xb
@line:162   Cycle @15.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @15.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @15.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:376   Cycle @15.00: [Executor]	EX: ALU Op2 source: IMM (0xb)
@line:3945  Cycle @15.00: [Executor]	EX: ALU Operation: ADD
@line:4237  Cycle @15.00: [Executor]	EX: ALU Result: 0xb
@line:4240  Cycle @15.00: [Executor]	EX: Bypass Update: 0xb
@line:4260  Cycle @15.00: [Executor]	EX: Branch Immediate: 0xb
@line:4264  Cycle @15.00: [Executor]	EX: Branch Target Base: 0x8
@line:4433  Cycle @15.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @15.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:64    Cycle @15.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @15.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @15.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @15.00: [MEM]	MEM: Bypass <= 0x0
@line:46    Cycle @15.00: [WB]	Input: rd=x0 wdata=0x1
@line:65    Cycle @15.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:103   Cycle @15.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:132   Cycle @15.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:375   Cycle @15.00: [Decoder_Impl]	Output: alu_func=0x800 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:64    Cycle @16.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5764  Cycle @16.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf
@line:5767  Cycle @16.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x2 rs2_data=0x0
@line:83    Cycle @16.00: [Executor]	Input: pc=0xc rs1_data=0x0 rs2_data=0x2 Imm=0x0
@line:162   Cycle @16.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @16.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @16.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:362   Cycle @16.00: [Executor]	EX: ALU Op2 source: RS2 (0x2)
@line:545   Cycle @16.00: [Executor]	EX: Starting MUL operation, op1=0x0, op2=0x2
@line:4110  Cycle @16.00: [Executor]	EX: ALU Operation: MUL
@line:4237  Cycle @16.00: [Executor]	EX: ALU Result: 0x0
@line:4240  Cycle @16.00: [Executor]	EX: Bypass Update: 0x0
@line:4260  Cycle @16.00: [Executor]	EX: Branch Immediate: 0x0
@line:4264  Cycle @16.00: [Executor]	EX: Branch Target Base: 0xc
@line:4433  Cycle @16.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @16.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:64    Cycle @16.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @16.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @16.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @16.00: [MEM]	MEM: Bypass <= 0xb
@line:46    Cycle @16.00: [WB]	Input: rd=x0 wdata=0x0
@line:65    Cycle @16.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:93    Cycle @16.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:132   Cycle @16.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:375   Cycle @16.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:64    Cycle @17.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5764  Cycle @17.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:5767  Cycle @17.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x2 rs2_data=0xb
@line:83    Cycle @17.00: [Executor]	Input: pc=0x10 rs1_data=0x2 rs2_data=0x0 Imm=0x1
@line:162   Cycle @17.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @17.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @17.00: [Executor]	EX: ALU Op1 source: RS1 (0x2)
@line:376   Cycle @17.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:673   Cycle @17.00: [Executor]	EX_M1: Generating 32 partial products (Cycle 1/3)
@line:676   Cycle @17.00: [Executor]	EX_M1:   Op1=0x0 (signed=1), Op2=0x2 (signed=1)
@line:3068  Cycle @17.00: [Executor]	EX_M1: Wallace Tree complete, product_low=0x0, product_high=0x0
@line:3945  Cycle @17.00: [Executor]	EX: ALU Operation: ADD
@line:4237  Cycle @17.00: [Executor]	EX: ALU Result: 0x3
@line:4240  Cycle @17.00: [Executor]	EX: Bypass Update: 0x3
@line:4260  Cycle @17.00: [Executor]	EX: Branch Immediate: 0x1
@line:4264  Cycle @17.00: [Executor]	EX: Branch Target Base: 0x10
@line:4433  Cycle @17.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @17.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:64    Cycle @17.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @17.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @17.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @17.00: [MEM]	MEM: Bypass <= 0x0
@line:46    Cycle @17.00: [WB]	Input: rd=x13 wdata=0xb
@line:51    Cycle @17.00: [WB]	WB: Write x13 <= 0xb
@line:303   Cycle @17.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=8 stall_if=1 mul_busy_hazard=1 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:27    Cycle @17.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @17.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:93    Cycle @17.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:132   Cycle @17.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:186   Cycle @17.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:375   Cycle @17.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @18.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5764  Cycle @18.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:5767  Cycle @18.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x2 rs2_data=0xb
@line:83    Cycle @18.00: [Executor]	Input: pc=0x14 rs1_data=0x2 rs2_data=0xb Imm=0xfffffff4
@line:162   Cycle @18.00: [Executor]	EX: RS1 source: No Bypass
@line:260   Cycle @18.00: [Executor]	EX: RS2 source: WB Bypass (0xb)
@line:297   Cycle @18.00: [Executor]	EX: ALU Op1 source: RS1 (0x2)
@line:362   Cycle @18.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:3110  Cycle @18.00: [Executor]	EX_M2: Wallace Tree compression (Cycle 2/3)
@line:3123  Cycle @18.00: [Executor]	EX_M2: Compression complete, advancing to EX_M3
@line:4170  Cycle @18.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4237  Cycle @18.00: [Executor]	EX: ALU Result: 0x0
@line:4240  Cycle @18.00: [Executor]	EX: Bypass Update: 0x0
@line:4260  Cycle @18.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4264  Cycle @18.00: [Executor]	EX: Branch Target Base: 0x14
@line:4433  Cycle @18.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @18.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @18.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @18.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @18.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @18.00: [MEM]	MEM: Bypass <= 0x3
@line:46    Cycle @18.00: [WB]	Input: rd=x10 wdata=0x0
@line:51    Cycle @18.00: [WB]	WB: Write x10 <= 0x0
@line:303   Cycle @18.00: [HazardUnit]	HazardUnit: rs1_sel=4 rs2_sel=1 stall_if=1 mul_busy_hazard=1 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:27    Cycle @18.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @18.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:93    Cycle @18.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:132   Cycle @18.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:186   Cycle @18.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:375   Cycle @18.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @19.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5764  Cycle @19.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:5767  Cycle @19.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x2 rs2_data=0xb
@line:83    Cycle @19.00: [Executor]	Input: pc=0x14 rs1_data=0x2 rs2_data=0xb Imm=0xfffffff4
@line:190   Cycle @19.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x3)
@line:218   Cycle @19.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @19.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:362   Cycle @19.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:3149  Cycle @19.00: [Executor]	EX_M3: Result ready (Cycle 3/3)
@line:3153  Cycle @19.00: [Executor]	EX_M3:   Final result: 0x0
@line:3853  Cycle @19.00: [Executor]	EX: MUL result ready: 0x0
@line:4170  Cycle @19.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4237  Cycle @19.00: [Executor]	EX: ALU Result: 0x0
@line:4240  Cycle @19.00: [Executor]	EX: Bypass Update: 0x0
@line:4260  Cycle @19.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4264  Cycle @19.00: [Executor]	EX: Branch Target Base: 0x14
@line:4433  Cycle @19.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @19.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @19.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @19.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @19.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @19.00: [MEM]	MEM: Bypass <= 0x0
@line:46    Cycle @19.00: [WB]	Input: rd=x15 wdata=0x3
@line:51    Cycle @19.00: [WB]	WB: Write x15 <= 0x3
@line:303   Cycle @19.00: [HazardUnit]	HazardUnit: rs1_sel=8 rs2_sel=1 stall_if=1 mul_busy_hazard=1 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:27    Cycle @19.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @19.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:93    Cycle @19.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:132   Cycle @19.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:186   Cycle @19.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:375   Cycle @19.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @20.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5764  Cycle @20.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:5767  Cycle @20.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x3 rs2_data=0xb
@line:83    Cycle @20.00: [Executor]	Input: pc=0x14 rs1_data=0x2 rs2_data=0xb Imm=0xfffffff4
@line:204   Cycle @20.00: [Executor]	EX: RS1 source: WB Bypass (0x3)
@line:218   Cycle @20.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @20.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:362   Cycle @20.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4170  Cycle @20.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4237  Cycle @20.00: [Executor]	EX: ALU Result: 0x0
@line:4240  Cycle @20.00: [Executor]	EX: Bypass Update: 0x0
@line:4260  Cycle @20.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4264  Cycle @20.00: [Executor]	EX: Branch Target Base: 0x14
@line:4433  Cycle @20.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @20.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @20.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @20.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @20.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @20.00: [MEM]	MEM: Bypass <= 0x0
@line:46    Cycle @20.00: [WB]	Input: rd=x0 wdata=0x0
@line:65    Cycle @20.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:103   Cycle @20.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:132   Cycle @20.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:375   Cycle @20.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:64    Cycle @21.00: [Decoder]	ID: Fetched Instruction=0xb00693 at PC=0x8
@line:5764  Cycle @21.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd
@line:5767  Cycle @21.00: [Decoder]	Forwarding data: imm=0xb pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @21.00: [Executor]	Input: pc=0x14 rs1_data=0x3 rs2_data=0xb Imm=0xfffffff4
@line:162   Cycle @21.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @21.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @21.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:362   Cycle @21.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:3960  Cycle @21.00: [Executor]	EX: ALU Operation: SUB
@line:4237  Cycle @21.00: [Executor]	EX: ALU Result: 0xfffffff8
@line:4240  Cycle @21.00: [Executor]	EX: Bypass Update: 0xfffffff8
@line:4260  Cycle @21.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4264  Cycle @21.00: [Executor]	EX: Branch Target Base: 0x14
@line:4328  Cycle @21.00: [Executor]	EX: Branch Type: BNE
@line:4607  Cycle @21.00: [Executor]	EX: Branch Target: 0x8
@line:4612  Cycle @21.00: [Executor]	EX: Branch Taken: 1
@line:4636  Cycle @21.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:4710  Cycle @21.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @21.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @21.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @21.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @21.00: [MEM]	MEM: Bypass <= 0x0
@line:46    Cycle @21.00: [WB]	Input: rd=x0 wdata=0x0
@line:65    Cycle @21.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:103   Cycle @21.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:132   Cycle @21.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:375   Cycle @21.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:64    Cycle @22.00: [Decoder]	ID: Fetched Instruction=0x2f50533 at PC=0xc
@line:5764  Cycle @22.00: [Decoder]	Control signals: alu_func=0x800 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa
@line:5767  Cycle @22.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x0 rs2_data=0x3
@line:83    Cycle @22.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0xb
@line:162   Cycle @22.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @22.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @22.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:376   Cycle @22.00: [Executor]	EX: ALU Op2 source: IMM (0xb)
@line:3945  Cycle @22.00: [Executor]	EX: ALU Operation: ADD
@line:4237  Cycle @22.00: [Executor]	EX: ALU Result: 0xb
@line:4240  Cycle @22.00: [Executor]	EX: Bypass Update: 0xb
@line:4260  Cycle @22.00: [Executor]	EX: Branch Immediate: 0xb
@line:4264  Cycle @22.00: [Executor]	EX: Branch Target Base: 0x8
@line:4433  Cycle @22.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @22.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:64    Cycle @22.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @22.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @22.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @22.00: [MEM]	MEM: Bypass <= 0xfffffff8
@line:46    Cycle @22.00: [WB]	Input: rd=x0 wdata=0x0
@line:65    Cycle @22.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:103   Cycle @22.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:132   Cycle @22.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:375   Cycle @22.00: [Decoder_Impl]	Output: alu_func=0x800 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:64    Cycle @23.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5764  Cycle @23.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf
@line:5767  Cycle @23.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x3 rs2_data=0x0
@line:83    Cycle @23.00: [Executor]	Input: pc=0xc rs1_data=0x0 rs2_data=0x3 Imm=0x0
@line:162   Cycle @23.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @23.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @23.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:362   Cycle @23.00: [Executor]	EX: ALU Op2 source: RS2 (0x3)
@line:545   Cycle @23.00: [Executor]	EX: Starting MUL operation, op1=0x0, op2=0x3
@line:4110  Cycle @23.00: [Executor]	EX: ALU Operation: MUL
@line:4237  Cycle @23.00: [Executor]	EX: ALU Result: 0x0
@line:4240  Cycle @23.00: [Executor]	EX: Bypass Update: 0x0
@line:4260  Cycle @23.00: [Executor]	EX: Branch Immediate: 0x0
@line:4264  Cycle @23.00: [Executor]	EX: Branch Target Base: 0xc
@line:4433  Cycle @23.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @23.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:64    Cycle @23.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @23.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @23.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @23.00: [MEM]	MEM: Bypass <= 0xb
@line:46    Cycle @23.00: [WB]	Input: rd=x0 wdata=0xfffffff8
@line:65    Cycle @23.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:93    Cycle @23.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:132   Cycle @23.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:375   Cycle @23.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:64    Cycle @24.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5764  Cycle @24.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:5767  Cycle @24.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x3 rs2_data=0xb
@line:83    Cycle @24.00: [Executor]	Input: pc=0x10 rs1_data=0x3 rs2_data=0x0 Imm=0x1
@line:162   Cycle @24.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @24.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @24.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:376   Cycle @24.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:673   Cycle @24.00: [Executor]	EX_M1: Generating 32 partial products (Cycle 1/3)
@line:676   Cycle @24.00: [Executor]	EX_M1:   Op1=0x0 (signed=1), Op2=0x3 (signed=1)
@line:3068  Cycle @24.00: [Executor]	EX_M1: Wallace Tree complete, product_low=0x0, product_high=0x0
@line:3945  Cycle @24.00: [Executor]	EX: ALU Operation: ADD
@line:4237  Cycle @24.00: [Executor]	EX: ALU Result: 0x4
@line:4240  Cycle @24.00: [Executor]	EX: Bypass Update: 0x4
@line:4260  Cycle @24.00: [Executor]	EX: Branch Immediate: 0x1
@line:4264  Cycle @24.00: [Executor]	EX: Branch Target Base: 0x10
@line:4433  Cycle @24.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @24.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:64    Cycle @24.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @24.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @24.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @24.00: [MEM]	MEM: Bypass <= 0x0
@line:46    Cycle @24.00: [WB]	Input: rd=x13 wdata=0xb
@line:51    Cycle @24.00: [WB]	WB: Write x13 <= 0xb
@line:303   Cycle @24.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=8 stall_if=1 mul_busy_hazard=1 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:27    Cycle @24.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @24.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:93    Cycle @24.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:132   Cycle @24.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:186   Cycle @24.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:375   Cycle @24.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @25.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5764  Cycle @25.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:5767  Cycle @25.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x3 rs2_data=0xb
@line:83    Cycle @25.00: [Executor]	Input: pc=0x14 rs1_data=0x3 rs2_data=0xb Imm=0xfffffff4
@line:162   Cycle @25.00: [Executor]	EX: RS1 source: No Bypass
@line:260   Cycle @25.00: [Executor]	EX: RS2 source: WB Bypass (0xb)
@line:297   Cycle @25.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:362   Cycle @25.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:3110  Cycle @25.00: [Executor]	EX_M2: Wallace Tree compression (Cycle 2/3)
@line:3123  Cycle @25.00: [Executor]	EX_M2: Compression complete, advancing to EX_M3
@line:4170  Cycle @25.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4237  Cycle @25.00: [Executor]	EX: ALU Result: 0x0
@line:4240  Cycle @25.00: [Executor]	EX: Bypass Update: 0x0
@line:4260  Cycle @25.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4264  Cycle @25.00: [Executor]	EX: Branch Target Base: 0x14
@line:4433  Cycle @25.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @25.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @25.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @25.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @25.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @25.00: [MEM]	MEM: Bypass <= 0x4
@line:46    Cycle @25.00: [WB]	Input: rd=x10 wdata=0x0
@line:51    Cycle @25.00: [WB]	WB: Write x10 <= 0x0
@line:303   Cycle @25.00: [HazardUnit]	HazardUnit: rs1_sel=4 rs2_sel=1 stall_if=1 mul_busy_hazard=1 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:27    Cycle @25.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @25.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:93    Cycle @25.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:132   Cycle @25.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:186   Cycle @25.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:375   Cycle @25.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @26.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5764  Cycle @26.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:5767  Cycle @26.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x3 rs2_data=0xb
@line:83    Cycle @26.00: [Executor]	Input: pc=0x14 rs1_data=0x3 rs2_data=0xb Imm=0xfffffff4
@line:190   Cycle @26.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x4)
@line:218   Cycle @26.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @26.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:362   Cycle @26.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:3149  Cycle @26.00: [Executor]	EX_M3: Result ready (Cycle 3/3)
@line:3153  Cycle @26.00: [Executor]	EX_M3:   Final result: 0x0
@line:3853  Cycle @26.00: [Executor]	EX: MUL result ready: 0x0
@line:4170  Cycle @26.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4237  Cycle @26.00: [Executor]	EX: ALU Result: 0x0
@line:4240  Cycle @26.00: [Executor]	EX: Bypass Update: 0x0
@line:4260  Cycle @26.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4264  Cycle @26.00: [Executor]	EX: Branch Target Base: 0x14
@line:4433  Cycle @26.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @26.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @26.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @26.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @26.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @26.00: [MEM]	MEM: Bypass <= 0x0
@line:46    Cycle @26.00: [WB]	Input: rd=x15 wdata=0x4
@line:51    Cycle @26.00: [WB]	WB: Write x15 <= 0x4
@line:303   Cycle @26.00: [HazardUnit]	HazardUnit: rs1_sel=8 rs2_sel=1 stall_if=1 mul_busy_hazard=1 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:27    Cycle @26.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @26.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:93    Cycle @26.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:132   Cycle @26.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:186   Cycle @26.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:375   Cycle @26.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @27.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5764  Cycle @27.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:5767  Cycle @27.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x4 rs2_data=0xb
@line:83    Cycle @27.00: [Executor]	Input: pc=0x14 rs1_data=0x3 rs2_data=0xb Imm=0xfffffff4
@line:204   Cycle @27.00: [Executor]	EX: RS1 source: WB Bypass (0x4)
@line:218   Cycle @27.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @27.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:362   Cycle @27.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4170  Cycle @27.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4237  Cycle @27.00: [Executor]	EX: ALU Result: 0x0
@line:4240  Cycle @27.00: [Executor]	EX: Bypass Update: 0x0
@line:4260  Cycle @27.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4264  Cycle @27.00: [Executor]	EX: Branch Target Base: 0x14
@line:4433  Cycle @27.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @27.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @27.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @27.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @27.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @27.00: [MEM]	MEM: Bypass <= 0x0
@line:46    Cycle @27.00: [WB]	Input: rd=x0 wdata=0x0
@line:65    Cycle @27.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:103   Cycle @27.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:132   Cycle @27.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:375   Cycle @27.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:64    Cycle @28.00: [Decoder]	ID: Fetched Instruction=0xb00693 at PC=0x8
@line:5764  Cycle @28.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd
@line:5767  Cycle @28.00: [Decoder]	Forwarding data: imm=0xb pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @28.00: [Executor]	Input: pc=0x14 rs1_data=0x4 rs2_data=0xb Imm=0xfffffff4
@line:162   Cycle @28.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @28.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @28.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:362   Cycle @28.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:3960  Cycle @28.00: [Executor]	EX: ALU Operation: SUB
@line:4237  Cycle @28.00: [Executor]	EX: ALU Result: 0xfffffff9
@line:4240  Cycle @28.00: [Executor]	EX: Bypass Update: 0xfffffff9
@line:4260  Cycle @28.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4264  Cycle @28.00: [Executor]	EX: Branch Target Base: 0x14
@line:4328  Cycle @28.00: [Executor]	EX: Branch Type: BNE
@line:4607  Cycle @28.00: [Executor]	EX: Branch Target: 0x8
@line:4612  Cycle @28.00: [Executor]	EX: Branch Taken: 1
@line:4636  Cycle @28.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:4710  Cycle @28.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @28.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @28.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @28.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @28.00: [MEM]	MEM: Bypass <= 0x0
@line:46    Cycle @28.00: [WB]	Input: rd=x0 wdata=0x0
@line:65    Cycle @28.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:103   Cycle @28.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:132   Cycle @28.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:375   Cycle @28.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:64    Cycle @29.00: [Decoder]	ID: Fetched Instruction=0x2f50533 at PC=0xc
@line:5764  Cycle @29.00: [Decoder]	Control signals: alu_func=0x800 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa
@line:5767  Cycle @29.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x0 rs2_data=0x4
@line:83    Cycle @29.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0xb
@line:162   Cycle @29.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @29.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @29.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:376   Cycle @29.00: [Executor]	EX: ALU Op2 source: IMM (0xb)
@line:3945  Cycle @29.00: [Executor]	EX: ALU Operation: ADD
@line:4237  Cycle @29.00: [Executor]	EX: ALU Result: 0xb
@line:4240  Cycle @29.00: [Executor]	EX: Bypass Update: 0xb
@line:4260  Cycle @29.00: [Executor]	EX: Branch Immediate: 0xb
@line:4264  Cycle @29.00: [Executor]	EX: Branch Target Base: 0x8
@line:4433  Cycle @29.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @29.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:64    Cycle @29.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @29.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @29.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @29.00: [MEM]	MEM: Bypass <= 0xfffffff9
@line:46    Cycle @29.00: [WB]	Input: rd=x0 wdata=0x0
@line:65    Cycle @29.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:103   Cycle @29.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:132   Cycle @29.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:375   Cycle @29.00: [Decoder_Impl]	Output: alu_func=0x800 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:64    Cycle @30.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5764  Cycle @30.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf
@line:5767  Cycle @30.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x4 rs2_data=0x0
@line:83    Cycle @30.00: [Executor]	Input: pc=0xc rs1_data=0x0 rs2_data=0x4 Imm=0x0
@line:162   Cycle @30.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @30.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @30.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:362   Cycle @30.00: [Executor]	EX: ALU Op2 source: RS2 (0x4)
@line:545   Cycle @30.00: [Executor]	EX: Starting MUL operation, op1=0x0, op2=0x4
@line:4110  Cycle @30.00: [Executor]	EX: ALU Operation: MUL
@line:4237  Cycle @30.00: [Executor]	EX: ALU Result: 0x0
@line:4240  Cycle @30.00: [Executor]	EX: Bypass Update: 0x0
@line:4260  Cycle @30.00: [Executor]	EX: Branch Immediate: 0x0
@line:4264  Cycle @30.00: [Executor]	EX: Branch Target Base: 0xc
@line:4433  Cycle @30.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @30.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:64    Cycle @30.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @30.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @30.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @30.00: [MEM]	MEM: Bypass <= 0xb
@line:46    Cycle @30.00: [WB]	Input: rd=x0 wdata=0xfffffff9
@line:65    Cycle @30.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:93    Cycle @30.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:132   Cycle @30.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:375   Cycle @30.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:64    Cycle @31.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5764  Cycle @31.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:5767  Cycle @31.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x4 rs2_data=0xb
@line:83    Cycle @31.00: [Executor]	Input: pc=0x10 rs1_data=0x4 rs2_data=0x0 Imm=0x1
@line:162   Cycle @31.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @31.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @31.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:376   Cycle @31.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:673   Cycle @31.00: [Executor]	EX_M1: Generating 32 partial products (Cycle 1/3)
@line:676   Cycle @31.00: [Executor]	EX_M1:   Op1=0x0 (signed=1), Op2=0x4 (signed=1)
@line:3068  Cycle @31.00: [Executor]	EX_M1: Wallace Tree complete, product_low=0x0, product_high=0x0
@line:3945  Cycle @31.00: [Executor]	EX: ALU Operation: ADD
@line:4237  Cycle @31.00: [Executor]	EX: ALU Result: 0x5
@line:4240  Cycle @31.00: [Executor]	EX: Bypass Update: 0x5
@line:4260  Cycle @31.00: [Executor]	EX: Branch Immediate: 0x1
@line:4264  Cycle @31.00: [Executor]	EX: Branch Target Base: 0x10
@line:4433  Cycle @31.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @31.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:64    Cycle @31.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @31.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @31.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @31.00: [MEM]	MEM: Bypass <= 0x0
@line:46    Cycle @31.00: [WB]	Input: rd=x13 wdata=0xb
@line:51    Cycle @31.00: [WB]	WB: Write x13 <= 0xb
@line:303   Cycle @31.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=8 stall_if=1 mul_busy_hazard=1 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:27    Cycle @31.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @31.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:93    Cycle @31.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:132   Cycle @31.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:186   Cycle @31.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:375   Cycle @31.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @32.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5764  Cycle @32.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:5767  Cycle @32.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x4 rs2_data=0xb
@line:83    Cycle @32.00: [Executor]	Input: pc=0x14 rs1_data=0x4 rs2_data=0xb Imm=0xfffffff4
@line:162   Cycle @32.00: [Executor]	EX: RS1 source: No Bypass
@line:260   Cycle @32.00: [Executor]	EX: RS2 source: WB Bypass (0xb)
@line:297   Cycle @32.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:362   Cycle @32.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:3110  Cycle @32.00: [Executor]	EX_M2: Wallace Tree compression (Cycle 2/3)
@line:3123  Cycle @32.00: [Executor]	EX_M2: Compression complete, advancing to EX_M3
@line:4170  Cycle @32.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4237  Cycle @32.00: [Executor]	EX: ALU Result: 0x0
@line:4240  Cycle @32.00: [Executor]	EX: Bypass Update: 0x0
@line:4260  Cycle @32.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4264  Cycle @32.00: [Executor]	EX: Branch Target Base: 0x14
@line:4433  Cycle @32.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @32.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @32.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @32.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @32.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @32.00: [MEM]	MEM: Bypass <= 0x5
@line:46    Cycle @32.00: [WB]	Input: rd=x10 wdata=0x0
@line:51    Cycle @32.00: [WB]	WB: Write x10 <= 0x0
@line:303   Cycle @32.00: [HazardUnit]	HazardUnit: rs1_sel=4 rs2_sel=1 stall_if=1 mul_busy_hazard=1 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:27    Cycle @32.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @32.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:93    Cycle @32.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:132   Cycle @32.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:186   Cycle @32.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:375   Cycle @32.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @33.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5764  Cycle @33.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:5767  Cycle @33.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x4 rs2_data=0xb
@line:83    Cycle @33.00: [Executor]	Input: pc=0x14 rs1_data=0x4 rs2_data=0xb Imm=0xfffffff4
@line:190   Cycle @33.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x5)
@line:218   Cycle @33.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @33.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:362   Cycle @33.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:3149  Cycle @33.00: [Executor]	EX_M3: Result ready (Cycle 3/3)
@line:3153  Cycle @33.00: [Executor]	EX_M3:   Final result: 0x0
@line:3853  Cycle @33.00: [Executor]	EX: MUL result ready: 0x0
@line:4170  Cycle @33.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4237  Cycle @33.00: [Executor]	EX: ALU Result: 0x0
@line:4240  Cycle @33.00: [Executor]	EX: Bypass Update: 0x0
@line:4260  Cycle @33.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4264  Cycle @33.00: [Executor]	EX: Branch Target Base: 0x14
@line:4433  Cycle @33.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @33.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @33.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @33.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @33.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @33.00: [MEM]	MEM: Bypass <= 0x0
@line:46    Cycle @33.00: [WB]	Input: rd=x15 wdata=0x5
@line:51    Cycle @33.00: [WB]	WB: Write x15 <= 0x5
@line:303   Cycle @33.00: [HazardUnit]	HazardUnit: rs1_sel=8 rs2_sel=1 stall_if=1 mul_busy_hazard=1 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:27    Cycle @33.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @33.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:93    Cycle @33.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:132   Cycle @33.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:186   Cycle @33.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:375   Cycle @33.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @34.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5764  Cycle @34.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:5767  Cycle @34.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x5 rs2_data=0xb
@line:83    Cycle @34.00: [Executor]	Input: pc=0x14 rs1_data=0x4 rs2_data=0xb Imm=0xfffffff4
@line:204   Cycle @34.00: [Executor]	EX: RS1 source: WB Bypass (0x5)
@line:218   Cycle @34.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @34.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:362   Cycle @34.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4170  Cycle @34.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4237  Cycle @34.00: [Executor]	EX: ALU Result: 0x0
@line:4240  Cycle @34.00: [Executor]	EX: Bypass Update: 0x0
@line:4260  Cycle @34.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4264  Cycle @34.00: [Executor]	EX: Branch Target Base: 0x14
@line:4433  Cycle @34.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @34.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @34.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @34.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @34.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @34.00: [MEM]	MEM: Bypass <= 0x0
@line:46    Cycle @34.00: [WB]	Input: rd=x0 wdata=0x0
@line:65    Cycle @34.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:103   Cycle @34.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:132   Cycle @34.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:375   Cycle @34.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:64    Cycle @35.00: [Decoder]	ID: Fetched Instruction=0xb00693 at PC=0x8
@line:5764  Cycle @35.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd
@line:5767  Cycle @35.00: [Decoder]	Forwarding data: imm=0xb pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @35.00: [Executor]	Input: pc=0x14 rs1_data=0x5 rs2_data=0xb Imm=0xfffffff4
@line:162   Cycle @35.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @35.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @35.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:362   Cycle @35.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:3960  Cycle @35.00: [Executor]	EX: ALU Operation: SUB
@line:4237  Cycle @35.00: [Executor]	EX: ALU Result: 0xfffffffa
@line:4240  Cycle @35.00: [Executor]	EX: Bypass Update: 0xfffffffa
@line:4260  Cycle @35.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4264  Cycle @35.00: [Executor]	EX: Branch Target Base: 0x14
@line:4328  Cycle @35.00: [Executor]	EX: Branch Type: BNE
@line:4607  Cycle @35.00: [Executor]	EX: Branch Target: 0x8
@line:4612  Cycle @35.00: [Executor]	EX: Branch Taken: 1
@line:4636  Cycle @35.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:4710  Cycle @35.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @35.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @35.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @35.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @35.00: [MEM]	MEM: Bypass <= 0x0
@line:46    Cycle @35.00: [WB]	Input: rd=x0 wdata=0x0
@line:65    Cycle @35.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:103   Cycle @35.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:132   Cycle @35.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:375   Cycle @35.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:64    Cycle @36.00: [Decoder]	ID: Fetched Instruction=0x2f50533 at PC=0xc
@line:5764  Cycle @36.00: [Decoder]	Control signals: alu_func=0x800 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa
@line:5767  Cycle @36.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x0 rs2_data=0x5
@line:83    Cycle @36.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0xb
@line:162   Cycle @36.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @36.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @36.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:376   Cycle @36.00: [Executor]	EX: ALU Op2 source: IMM (0xb)
@line:3945  Cycle @36.00: [Executor]	EX: ALU Operation: ADD
@line:4237  Cycle @36.00: [Executor]	EX: ALU Result: 0xb
@line:4240  Cycle @36.00: [Executor]	EX: Bypass Update: 0xb
@line:4260  Cycle @36.00: [Executor]	EX: Branch Immediate: 0xb
@line:4264  Cycle @36.00: [Executor]	EX: Branch Target Base: 0x8
@line:4433  Cycle @36.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @36.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:64    Cycle @36.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @36.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @36.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @36.00: [MEM]	MEM: Bypass <= 0xfffffffa
@line:46    Cycle @36.00: [WB]	Input: rd=x0 wdata=0x0
@line:65    Cycle @36.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:103   Cycle @36.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:132   Cycle @36.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:375   Cycle @36.00: [Decoder_Impl]	Output: alu_func=0x800 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:64    Cycle @37.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5764  Cycle @37.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf
@line:5767  Cycle @37.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x5 rs2_data=0x0
@line:83    Cycle @37.00: [Executor]	Input: pc=0xc rs1_data=0x0 rs2_data=0x5 Imm=0x0
@line:162   Cycle @37.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @37.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @37.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:362   Cycle @37.00: [Executor]	EX: ALU Op2 source: RS2 (0x5)
@line:545   Cycle @37.00: [Executor]	EX: Starting MUL operation, op1=0x0, op2=0x5
@line:4110  Cycle @37.00: [Executor]	EX: ALU Operation: MUL
@line:4237  Cycle @37.00: [Executor]	EX: ALU Result: 0x0
@line:4240  Cycle @37.00: [Executor]	EX: Bypass Update: 0x0
@line:4260  Cycle @37.00: [Executor]	EX: Branch Immediate: 0x0
@line:4264  Cycle @37.00: [Executor]	EX: Branch Target Base: 0xc
@line:4433  Cycle @37.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @37.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:64    Cycle @37.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @37.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @37.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @37.00: [MEM]	MEM: Bypass <= 0xb
@line:46    Cycle @37.00: [WB]	Input: rd=x0 wdata=0xfffffffa
@line:65    Cycle @37.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:93    Cycle @37.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:132   Cycle @37.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:375   Cycle @37.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:64    Cycle @38.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5764  Cycle @38.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:5767  Cycle @38.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x5 rs2_data=0xb
@line:83    Cycle @38.00: [Executor]	Input: pc=0x10 rs1_data=0x5 rs2_data=0x0 Imm=0x1
@line:162   Cycle @38.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @38.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @38.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:376   Cycle @38.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:673   Cycle @38.00: [Executor]	EX_M1: Generating 32 partial products (Cycle 1/3)
@line:676   Cycle @38.00: [Executor]	EX_M1:   Op1=0x0 (signed=1), Op2=0x5 (signed=1)
@line:3068  Cycle @38.00: [Executor]	EX_M1: Wallace Tree complete, product_low=0x0, product_high=0x0
@line:3945  Cycle @38.00: [Executor]	EX: ALU Operation: ADD
@line:4237  Cycle @38.00: [Executor]	EX: ALU Result: 0x6
@line:4240  Cycle @38.00: [Executor]	EX: Bypass Update: 0x6
@line:4260  Cycle @38.00: [Executor]	EX: Branch Immediate: 0x1
@line:4264  Cycle @38.00: [Executor]	EX: Branch Target Base: 0x10
@line:4433  Cycle @38.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @38.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:64    Cycle @38.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @38.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @38.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @38.00: [MEM]	MEM: Bypass <= 0x0
@line:46    Cycle @38.00: [WB]	Input: rd=x13 wdata=0xb
@line:51    Cycle @38.00: [WB]	WB: Write x13 <= 0xb
@line:303   Cycle @38.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=8 stall_if=1 mul_busy_hazard=1 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:27    Cycle @38.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @38.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:93    Cycle @38.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:132   Cycle @38.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:186   Cycle @38.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:375   Cycle @38.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @39.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5764  Cycle @39.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:5767  Cycle @39.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x5 rs2_data=0xb
@line:83    Cycle @39.00: [Executor]	Input: pc=0x14 rs1_data=0x5 rs2_data=0xb Imm=0xfffffff4
@line:162   Cycle @39.00: [Executor]	EX: RS1 source: No Bypass
@line:260   Cycle @39.00: [Executor]	EX: RS2 source: WB Bypass (0xb)
@line:297   Cycle @39.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:362   Cycle @39.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:3110  Cycle @39.00: [Executor]	EX_M2: Wallace Tree compression (Cycle 2/3)
@line:3123  Cycle @39.00: [Executor]	EX_M2: Compression complete, advancing to EX_M3
@line:4170  Cycle @39.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4237  Cycle @39.00: [Executor]	EX: ALU Result: 0x0
@line:4240  Cycle @39.00: [Executor]	EX: Bypass Update: 0x0
@line:4260  Cycle @39.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4264  Cycle @39.00: [Executor]	EX: Branch Target Base: 0x14
@line:4433  Cycle @39.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @39.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @39.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @39.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @39.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @39.00: [MEM]	MEM: Bypass <= 0x6
@line:46    Cycle @39.00: [WB]	Input: rd=x10 wdata=0x0
@line:51    Cycle @39.00: [WB]	WB: Write x10 <= 0x0
@line:303   Cycle @39.00: [HazardUnit]	HazardUnit: rs1_sel=4 rs2_sel=1 stall_if=1 mul_busy_hazard=1 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:27    Cycle @39.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @39.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:93    Cycle @39.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:132   Cycle @39.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:186   Cycle @39.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:375   Cycle @39.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @40.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5764  Cycle @40.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:5767  Cycle @40.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x5 rs2_data=0xb
@line:83    Cycle @40.00: [Executor]	Input: pc=0x14 rs1_data=0x5 rs2_data=0xb Imm=0xfffffff4
@line:190   Cycle @40.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x6)
@line:218   Cycle @40.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @40.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:362   Cycle @40.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:3149  Cycle @40.00: [Executor]	EX_M3: Result ready (Cycle 3/3)
@line:3153  Cycle @40.00: [Executor]	EX_M3:   Final result: 0x0
@line:3853  Cycle @40.00: [Executor]	EX: MUL result ready: 0x0
@line:4170  Cycle @40.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4237  Cycle @40.00: [Executor]	EX: ALU Result: 0x0
@line:4240  Cycle @40.00: [Executor]	EX: Bypass Update: 0x0
@line:4260  Cycle @40.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4264  Cycle @40.00: [Executor]	EX: Branch Target Base: 0x14
@line:4433  Cycle @40.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @40.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @40.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @40.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @40.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @40.00: [MEM]	MEM: Bypass <= 0x0
@line:46    Cycle @40.00: [WB]	Input: rd=x15 wdata=0x6
@line:51    Cycle @40.00: [WB]	WB: Write x15 <= 0x6
@line:303   Cycle @40.00: [HazardUnit]	HazardUnit: rs1_sel=8 rs2_sel=1 stall_if=1 mul_busy_hazard=1 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:27    Cycle @40.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @40.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:93    Cycle @40.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:132   Cycle @40.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:186   Cycle @40.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:375   Cycle @40.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @41.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5764  Cycle @41.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:5767  Cycle @41.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x6 rs2_data=0xb
@line:83    Cycle @41.00: [Executor]	Input: pc=0x14 rs1_data=0x5 rs2_data=0xb Imm=0xfffffff4
@line:204   Cycle @41.00: [Executor]	EX: RS1 source: WB Bypass (0x6)
@line:218   Cycle @41.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @41.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:362   Cycle @41.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4170  Cycle @41.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4237  Cycle @41.00: [Executor]	EX: ALU Result: 0x0
@line:4240  Cycle @41.00: [Executor]	EX: Bypass Update: 0x0
@line:4260  Cycle @41.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4264  Cycle @41.00: [Executor]	EX: Branch Target Base: 0x14
@line:4433  Cycle @41.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @41.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @41.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @41.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @41.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @41.00: [MEM]	MEM: Bypass <= 0x0
@line:46    Cycle @41.00: [WB]	Input: rd=x0 wdata=0x0
@line:65    Cycle @41.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:103   Cycle @41.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:132   Cycle @41.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:375   Cycle @41.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:64    Cycle @42.00: [Decoder]	ID: Fetched Instruction=0xb00693 at PC=0x8
@line:5764  Cycle @42.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd
@line:5767  Cycle @42.00: [Decoder]	Forwarding data: imm=0xb pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @42.00: [Executor]	Input: pc=0x14 rs1_data=0x6 rs2_data=0xb Imm=0xfffffff4
@line:162   Cycle @42.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @42.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @42.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:362   Cycle @42.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:3960  Cycle @42.00: [Executor]	EX: ALU Operation: SUB
@line:4237  Cycle @42.00: [Executor]	EX: ALU Result: 0xfffffffb
@line:4240  Cycle @42.00: [Executor]	EX: Bypass Update: 0xfffffffb
@line:4260  Cycle @42.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4264  Cycle @42.00: [Executor]	EX: Branch Target Base: 0x14
@line:4328  Cycle @42.00: [Executor]	EX: Branch Type: BNE
@line:4607  Cycle @42.00: [Executor]	EX: Branch Target: 0x8
@line:4612  Cycle @42.00: [Executor]	EX: Branch Taken: 1
@line:4636  Cycle @42.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:4710  Cycle @42.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @42.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @42.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @42.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @42.00: [MEM]	MEM: Bypass <= 0x0
@line:46    Cycle @42.00: [WB]	Input: rd=x0 wdata=0x0
@line:65    Cycle @42.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:103   Cycle @42.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:132   Cycle @42.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:375   Cycle @42.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:64    Cycle @43.00: [Decoder]	ID: Fetched Instruction=0x2f50533 at PC=0xc
@line:5764  Cycle @43.00: [Decoder]	Control signals: alu_func=0x800 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa
@line:5767  Cycle @43.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x0 rs2_data=0x6
@line:83    Cycle @43.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0xb
@line:162   Cycle @43.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @43.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @43.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:376   Cycle @43.00: [Executor]	EX: ALU Op2 source: IMM (0xb)
@line:3945  Cycle @43.00: [Executor]	EX: ALU Operation: ADD
@line:4237  Cycle @43.00: [Executor]	EX: ALU Result: 0xb
@line:4240  Cycle @43.00: [Executor]	EX: Bypass Update: 0xb
@line:4260  Cycle @43.00: [Executor]	EX: Branch Immediate: 0xb
@line:4264  Cycle @43.00: [Executor]	EX: Branch Target Base: 0x8
@line:4433  Cycle @43.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @43.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:64    Cycle @43.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @43.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @43.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @43.00: [MEM]	MEM: Bypass <= 0xfffffffb
@line:46    Cycle @43.00: [WB]	Input: rd=x0 wdata=0x0
@line:65    Cycle @43.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:103   Cycle @43.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:132   Cycle @43.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:375   Cycle @43.00: [Decoder_Impl]	Output: alu_func=0x800 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:64    Cycle @44.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5764  Cycle @44.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf
@line:5767  Cycle @44.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x6 rs2_data=0x0
@line:83    Cycle @44.00: [Executor]	Input: pc=0xc rs1_data=0x0 rs2_data=0x6 Imm=0x0
@line:162   Cycle @44.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @44.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @44.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:362   Cycle @44.00: [Executor]	EX: ALU Op2 source: RS2 (0x6)
@line:545   Cycle @44.00: [Executor]	EX: Starting MUL operation, op1=0x0, op2=0x6
@line:4110  Cycle @44.00: [Executor]	EX: ALU Operation: MUL
@line:4237  Cycle @44.00: [Executor]	EX: ALU Result: 0x0
@line:4240  Cycle @44.00: [Executor]	EX: Bypass Update: 0x0
@line:4260  Cycle @44.00: [Executor]	EX: Branch Immediate: 0x0
@line:4264  Cycle @44.00: [Executor]	EX: Branch Target Base: 0xc
@line:4433  Cycle @44.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @44.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:64    Cycle @44.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @44.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @44.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @44.00: [MEM]	MEM: Bypass <= 0xb
@line:46    Cycle @44.00: [WB]	Input: rd=x0 wdata=0xfffffffb
@line:65    Cycle @44.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:93    Cycle @44.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:132   Cycle @44.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:375   Cycle @44.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:64    Cycle @45.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5764  Cycle @45.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:5767  Cycle @45.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x6 rs2_data=0xb
@line:83    Cycle @45.00: [Executor]	Input: pc=0x10 rs1_data=0x6 rs2_data=0x0 Imm=0x1
@line:162   Cycle @45.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @45.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @45.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:376   Cycle @45.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:673   Cycle @45.00: [Executor]	EX_M1: Generating 32 partial products (Cycle 1/3)
@line:676   Cycle @45.00: [Executor]	EX_M1:   Op1=0x0 (signed=1), Op2=0x6 (signed=1)
@line:3068  Cycle @45.00: [Executor]	EX_M1: Wallace Tree complete, product_low=0x0, product_high=0x0
@line:3945  Cycle @45.00: [Executor]	EX: ALU Operation: ADD
@line:4237  Cycle @45.00: [Executor]	EX: ALU Result: 0x7
@line:4240  Cycle @45.00: [Executor]	EX: Bypass Update: 0x7
@line:4260  Cycle @45.00: [Executor]	EX: Branch Immediate: 0x1
@line:4264  Cycle @45.00: [Executor]	EX: Branch Target Base: 0x10
@line:4433  Cycle @45.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @45.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:64    Cycle @45.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @45.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @45.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @45.00: [MEM]	MEM: Bypass <= 0x0
@line:46    Cycle @45.00: [WB]	Input: rd=x13 wdata=0xb
@line:51    Cycle @45.00: [WB]	WB: Write x13 <= 0xb
@line:303   Cycle @45.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=8 stall_if=1 mul_busy_hazard=1 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:27    Cycle @45.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @45.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:93    Cycle @45.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:132   Cycle @45.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:186   Cycle @45.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:375   Cycle @45.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @46.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5764  Cycle @46.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:5767  Cycle @46.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x6 rs2_data=0xb
@line:83    Cycle @46.00: [Executor]	Input: pc=0x14 rs1_data=0x6 rs2_data=0xb Imm=0xfffffff4
@line:162   Cycle @46.00: [Executor]	EX: RS1 source: No Bypass
@line:260   Cycle @46.00: [Executor]	EX: RS2 source: WB Bypass (0xb)
@line:297   Cycle @46.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:362   Cycle @46.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:3110  Cycle @46.00: [Executor]	EX_M2: Wallace Tree compression (Cycle 2/3)
@line:3123  Cycle @46.00: [Executor]	EX_M2: Compression complete, advancing to EX_M3
@line:4170  Cycle @46.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4237  Cycle @46.00: [Executor]	EX: ALU Result: 0x0
@line:4240  Cycle @46.00: [Executor]	EX: Bypass Update: 0x0
@line:4260  Cycle @46.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4264  Cycle @46.00: [Executor]	EX: Branch Target Base: 0x14
@line:4433  Cycle @46.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @46.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @46.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @46.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @46.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @46.00: [MEM]	MEM: Bypass <= 0x7
@line:46    Cycle @46.00: [WB]	Input: rd=x10 wdata=0x0
@line:51    Cycle @46.00: [WB]	WB: Write x10 <= 0x0
@line:303   Cycle @46.00: [HazardUnit]	HazardUnit: rs1_sel=4 rs2_sel=1 stall_if=1 mul_busy_hazard=1 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:27    Cycle @46.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @46.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:93    Cycle @46.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:132   Cycle @46.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:186   Cycle @46.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:375   Cycle @46.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @47.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5764  Cycle @47.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:5767  Cycle @47.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x6 rs2_data=0xb
@line:83    Cycle @47.00: [Executor]	Input: pc=0x14 rs1_data=0x6 rs2_data=0xb Imm=0xfffffff4
@line:190   Cycle @47.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x7)
@line:218   Cycle @47.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @47.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:362   Cycle @47.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:3149  Cycle @47.00: [Executor]	EX_M3: Result ready (Cycle 3/3)
@line:3153  Cycle @47.00: [Executor]	EX_M3:   Final result: 0x0
@line:3853  Cycle @47.00: [Executor]	EX: MUL result ready: 0x0
@line:4170  Cycle @47.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4237  Cycle @47.00: [Executor]	EX: ALU Result: 0x0
@line:4240  Cycle @47.00: [Executor]	EX: Bypass Update: 0x0
@line:4260  Cycle @47.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4264  Cycle @47.00: [Executor]	EX: Branch Target Base: 0x14
@line:4433  Cycle @47.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @47.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @47.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @47.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @47.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @47.00: [MEM]	MEM: Bypass <= 0x0
@line:46    Cycle @47.00: [WB]	Input: rd=x15 wdata=0x7
@line:51    Cycle @47.00: [WB]	WB: Write x15 <= 0x7
@line:303   Cycle @47.00: [HazardUnit]	HazardUnit: rs1_sel=8 rs2_sel=1 stall_if=1 mul_busy_hazard=1 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:27    Cycle @47.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @47.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:93    Cycle @47.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:132   Cycle @47.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:186   Cycle @47.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:375   Cycle @47.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @48.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5764  Cycle @48.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:5767  Cycle @48.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x7 rs2_data=0xb
@line:83    Cycle @48.00: [Executor]	Input: pc=0x14 rs1_data=0x6 rs2_data=0xb Imm=0xfffffff4
@line:204   Cycle @48.00: [Executor]	EX: RS1 source: WB Bypass (0x7)
@line:218   Cycle @48.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @48.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:362   Cycle @48.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4170  Cycle @48.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4237  Cycle @48.00: [Executor]	EX: ALU Result: 0x0
@line:4240  Cycle @48.00: [Executor]	EX: Bypass Update: 0x0
@line:4260  Cycle @48.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4264  Cycle @48.00: [Executor]	EX: Branch Target Base: 0x14
@line:4433  Cycle @48.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @48.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @48.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @48.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @48.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @48.00: [MEM]	MEM: Bypass <= 0x0
@line:46    Cycle @48.00: [WB]	Input: rd=x0 wdata=0x0
@line:65    Cycle @48.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:103   Cycle @48.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:132   Cycle @48.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:375   Cycle @48.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:64    Cycle @49.00: [Decoder]	ID: Fetched Instruction=0xb00693 at PC=0x8
@line:5764  Cycle @49.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd
@line:5767  Cycle @49.00: [Decoder]	Forwarding data: imm=0xb pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @49.00: [Executor]	Input: pc=0x14 rs1_data=0x7 rs2_data=0xb Imm=0xfffffff4
@line:162   Cycle @49.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @49.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @49.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:362   Cycle @49.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:3960  Cycle @49.00: [Executor]	EX: ALU Operation: SUB
@line:4237  Cycle @49.00: [Executor]	EX: ALU Result: 0xfffffffc
@line:4240  Cycle @49.00: [Executor]	EX: Bypass Update: 0xfffffffc
@line:4260  Cycle @49.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4264  Cycle @49.00: [Executor]	EX: Branch Target Base: 0x14
@line:4328  Cycle @49.00: [Executor]	EX: Branch Type: BNE
@line:4607  Cycle @49.00: [Executor]	EX: Branch Target: 0x8
@line:4612  Cycle @49.00: [Executor]	EX: Branch Taken: 1
@line:4636  Cycle @49.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:4710  Cycle @49.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @49.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @49.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @49.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @49.00: [MEM]	MEM: Bypass <= 0x0
@line:46    Cycle @49.00: [WB]	Input: rd=x0 wdata=0x0
@line:65    Cycle @49.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:103   Cycle @49.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:132   Cycle @49.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:375   Cycle @49.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:64    Cycle @50.00: [Decoder]	ID: Fetched Instruction=0x2f50533 at PC=0xc
@line:5764  Cycle @50.00: [Decoder]	Control signals: alu_func=0x800 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa
@line:5767  Cycle @50.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x0 rs2_data=0x7
@line:83    Cycle @50.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0xb
@line:162   Cycle @50.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @50.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @50.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:376   Cycle @50.00: [Executor]	EX: ALU Op2 source: IMM (0xb)
@line:3945  Cycle @50.00: [Executor]	EX: ALU Operation: ADD
@line:4237  Cycle @50.00: [Executor]	EX: ALU Result: 0xb
@line:4240  Cycle @50.00: [Executor]	EX: Bypass Update: 0xb
@line:4260  Cycle @50.00: [Executor]	EX: Branch Immediate: 0xb
@line:4264  Cycle @50.00: [Executor]	EX: Branch Target Base: 0x8
@line:4433  Cycle @50.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @50.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:64    Cycle @50.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @50.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @50.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @50.00: [MEM]	MEM: Bypass <= 0xfffffffc
@line:46    Cycle @50.00: [WB]	Input: rd=x0 wdata=0x0
@line:65    Cycle @50.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:103   Cycle @50.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:132   Cycle @50.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:375   Cycle @50.00: [Decoder_Impl]	Output: alu_func=0x800 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:64    Cycle @51.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5764  Cycle @51.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf
@line:5767  Cycle @51.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x7 rs2_data=0x0
@line:83    Cycle @51.00: [Executor]	Input: pc=0xc rs1_data=0x0 rs2_data=0x7 Imm=0x0
@line:162   Cycle @51.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @51.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @51.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:362   Cycle @51.00: [Executor]	EX: ALU Op2 source: RS2 (0x7)
@line:545   Cycle @51.00: [Executor]	EX: Starting MUL operation, op1=0x0, op2=0x7
@line:4110  Cycle @51.00: [Executor]	EX: ALU Operation: MUL
@line:4237  Cycle @51.00: [Executor]	EX: ALU Result: 0x0
@line:4240  Cycle @51.00: [Executor]	EX: Bypass Update: 0x0
@line:4260  Cycle @51.00: [Executor]	EX: Branch Immediate: 0x0
@line:4264  Cycle @51.00: [Executor]	EX: Branch Target Base: 0xc
@line:4433  Cycle @51.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @51.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:64    Cycle @51.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @51.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @51.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @51.00: [MEM]	MEM: Bypass <= 0xb
@line:46    Cycle @51.00: [WB]	Input: rd=x0 wdata=0xfffffffc
@line:65    Cycle @51.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:93    Cycle @51.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:132   Cycle @51.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:375   Cycle @51.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:64    Cycle @52.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5764  Cycle @52.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:5767  Cycle @52.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x7 rs2_data=0xb
@line:83    Cycle @52.00: [Executor]	Input: pc=0x10 rs1_data=0x7 rs2_data=0x0 Imm=0x1
@line:162   Cycle @52.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @52.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @52.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:376   Cycle @52.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:673   Cycle @52.00: [Executor]	EX_M1: Generating 32 partial products (Cycle 1/3)
@line:676   Cycle @52.00: [Executor]	EX_M1:   Op1=0x0 (signed=1), Op2=0x7 (signed=1)
@line:3068  Cycle @52.00: [Executor]	EX_M1: Wallace Tree complete, product_low=0x0, product_high=0x0
@line:3945  Cycle @52.00: [Executor]	EX: ALU Operation: ADD
@line:4237  Cycle @52.00: [Executor]	EX: ALU Result: 0x8
@line:4240  Cycle @52.00: [Executor]	EX: Bypass Update: 0x8
@line:4260  Cycle @52.00: [Executor]	EX: Branch Immediate: 0x1
@line:4264  Cycle @52.00: [Executor]	EX: Branch Target Base: 0x10
@line:4433  Cycle @52.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @52.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:64    Cycle @52.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @52.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @52.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @52.00: [MEM]	MEM: Bypass <= 0x0
@line:46    Cycle @52.00: [WB]	Input: rd=x13 wdata=0xb
@line:51    Cycle @52.00: [WB]	WB: Write x13 <= 0xb
@line:303   Cycle @52.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=8 stall_if=1 mul_busy_hazard=1 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:27    Cycle @52.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @52.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:93    Cycle @52.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:132   Cycle @52.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:186   Cycle @52.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:375   Cycle @52.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @53.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5764  Cycle @53.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:5767  Cycle @53.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x7 rs2_data=0xb
@line:83    Cycle @53.00: [Executor]	Input: pc=0x14 rs1_data=0x7 rs2_data=0xb Imm=0xfffffff4
@line:162   Cycle @53.00: [Executor]	EX: RS1 source: No Bypass
@line:260   Cycle @53.00: [Executor]	EX: RS2 source: WB Bypass (0xb)
@line:297   Cycle @53.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:362   Cycle @53.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:3110  Cycle @53.00: [Executor]	EX_M2: Wallace Tree compression (Cycle 2/3)
@line:3123  Cycle @53.00: [Executor]	EX_M2: Compression complete, advancing to EX_M3
@line:4170  Cycle @53.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4237  Cycle @53.00: [Executor]	EX: ALU Result: 0x0
@line:4240  Cycle @53.00: [Executor]	EX: Bypass Update: 0x0
@line:4260  Cycle @53.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4264  Cycle @53.00: [Executor]	EX: Branch Target Base: 0x14
@line:4433  Cycle @53.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @53.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @53.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @53.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @53.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @53.00: [MEM]	MEM: Bypass <= 0x8
@line:46    Cycle @53.00: [WB]	Input: rd=x10 wdata=0x0
@line:51    Cycle @53.00: [WB]	WB: Write x10 <= 0x0
@line:303   Cycle @53.00: [HazardUnit]	HazardUnit: rs1_sel=4 rs2_sel=1 stall_if=1 mul_busy_hazard=1 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:27    Cycle @53.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @53.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:93    Cycle @53.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:132   Cycle @53.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:186   Cycle @53.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:375   Cycle @53.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @54.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5764  Cycle @54.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:5767  Cycle @54.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x7 rs2_data=0xb
@line:83    Cycle @54.00: [Executor]	Input: pc=0x14 rs1_data=0x7 rs2_data=0xb Imm=0xfffffff4
@line:190   Cycle @54.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x8)
@line:218   Cycle @54.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @54.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:362   Cycle @54.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:3149  Cycle @54.00: [Executor]	EX_M3: Result ready (Cycle 3/3)
@line:3153  Cycle @54.00: [Executor]	EX_M3:   Final result: 0x0
@line:3853  Cycle @54.00: [Executor]	EX: MUL result ready: 0x0
@line:4170  Cycle @54.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4237  Cycle @54.00: [Executor]	EX: ALU Result: 0x0
@line:4240  Cycle @54.00: [Executor]	EX: Bypass Update: 0x0
@line:4260  Cycle @54.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4264  Cycle @54.00: [Executor]	EX: Branch Target Base: 0x14
@line:4433  Cycle @54.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @54.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @54.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @54.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @54.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @54.00: [MEM]	MEM: Bypass <= 0x0
@line:46    Cycle @54.00: [WB]	Input: rd=x15 wdata=0x8
@line:51    Cycle @54.00: [WB]	WB: Write x15 <= 0x8
@line:303   Cycle @54.00: [HazardUnit]	HazardUnit: rs1_sel=8 rs2_sel=1 stall_if=1 mul_busy_hazard=1 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:27    Cycle @54.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @54.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:93    Cycle @54.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:132   Cycle @54.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:186   Cycle @54.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:375   Cycle @54.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @55.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5764  Cycle @55.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:5767  Cycle @55.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x8 rs2_data=0xb
@line:83    Cycle @55.00: [Executor]	Input: pc=0x14 rs1_data=0x7 rs2_data=0xb Imm=0xfffffff4
@line:204   Cycle @55.00: [Executor]	EX: RS1 source: WB Bypass (0x8)
@line:218   Cycle @55.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @55.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:362   Cycle @55.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4170  Cycle @55.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4237  Cycle @55.00: [Executor]	EX: ALU Result: 0x0
@line:4240  Cycle @55.00: [Executor]	EX: Bypass Update: 0x0
@line:4260  Cycle @55.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4264  Cycle @55.00: [Executor]	EX: Branch Target Base: 0x14
@line:4433  Cycle @55.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @55.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @55.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @55.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @55.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @55.00: [MEM]	MEM: Bypass <= 0x0
@line:46    Cycle @55.00: [WB]	Input: rd=x0 wdata=0x0
@line:65    Cycle @55.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:103   Cycle @55.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:132   Cycle @55.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:375   Cycle @55.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:64    Cycle @56.00: [Decoder]	ID: Fetched Instruction=0xb00693 at PC=0x8
@line:5764  Cycle @56.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd
@line:5767  Cycle @56.00: [Decoder]	Forwarding data: imm=0xb pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @56.00: [Executor]	Input: pc=0x14 rs1_data=0x8 rs2_data=0xb Imm=0xfffffff4
@line:162   Cycle @56.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @56.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @56.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:362   Cycle @56.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:3960  Cycle @56.00: [Executor]	EX: ALU Operation: SUB
@line:4237  Cycle @56.00: [Executor]	EX: ALU Result: 0xfffffffd
@line:4240  Cycle @56.00: [Executor]	EX: Bypass Update: 0xfffffffd
@line:4260  Cycle @56.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4264  Cycle @56.00: [Executor]	EX: Branch Target Base: 0x14
@line:4328  Cycle @56.00: [Executor]	EX: Branch Type: BNE
@line:4607  Cycle @56.00: [Executor]	EX: Branch Target: 0x8
@line:4612  Cycle @56.00: [Executor]	EX: Branch Taken: 1
@line:4636  Cycle @56.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:4710  Cycle @56.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @56.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @56.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @56.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @56.00: [MEM]	MEM: Bypass <= 0x0
@line:46    Cycle @56.00: [WB]	Input: rd=x0 wdata=0x0
@line:65    Cycle @56.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:103   Cycle @56.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:132   Cycle @56.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:375   Cycle @56.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:64    Cycle @57.00: [Decoder]	ID: Fetched Instruction=0x2f50533 at PC=0xc
@line:5764  Cycle @57.00: [Decoder]	Control signals: alu_func=0x800 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa
@line:5767  Cycle @57.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x0 rs2_data=0x8
@line:83    Cycle @57.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0xb
@line:162   Cycle @57.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @57.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @57.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:376   Cycle @57.00: [Executor]	EX: ALU Op2 source: IMM (0xb)
@line:3945  Cycle @57.00: [Executor]	EX: ALU Operation: ADD
@line:4237  Cycle @57.00: [Executor]	EX: ALU Result: 0xb
@line:4240  Cycle @57.00: [Executor]	EX: Bypass Update: 0xb
@line:4260  Cycle @57.00: [Executor]	EX: Branch Immediate: 0xb
@line:4264  Cycle @57.00: [Executor]	EX: Branch Target Base: 0x8
@line:4433  Cycle @57.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @57.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:64    Cycle @57.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @57.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @57.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @57.00: [MEM]	MEM: Bypass <= 0xfffffffd
@line:46    Cycle @57.00: [WB]	Input: rd=x0 wdata=0x0
@line:65    Cycle @57.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:103   Cycle @57.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:132   Cycle @57.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:375   Cycle @57.00: [Decoder_Impl]	Output: alu_func=0x800 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:64    Cycle @58.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5764  Cycle @58.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf
@line:5767  Cycle @58.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x8 rs2_data=0x0
@line:83    Cycle @58.00: [Executor]	Input: pc=0xc rs1_data=0x0 rs2_data=0x8 Imm=0x0
@line:162   Cycle @58.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @58.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @58.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:362   Cycle @58.00: [Executor]	EX: ALU Op2 source: RS2 (0x8)
@line:545   Cycle @58.00: [Executor]	EX: Starting MUL operation, op1=0x0, op2=0x8
@line:4110  Cycle @58.00: [Executor]	EX: ALU Operation: MUL
@line:4237  Cycle @58.00: [Executor]	EX: ALU Result: 0x0
@line:4240  Cycle @58.00: [Executor]	EX: Bypass Update: 0x0
@line:4260  Cycle @58.00: [Executor]	EX: Branch Immediate: 0x0
@line:4264  Cycle @58.00: [Executor]	EX: Branch Target Base: 0xc
@line:4433  Cycle @58.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @58.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:64    Cycle @58.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @58.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @58.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @58.00: [MEM]	MEM: Bypass <= 0xb
@line:46    Cycle @58.00: [WB]	Input: rd=x0 wdata=0xfffffffd
@line:65    Cycle @58.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:93    Cycle @58.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:132   Cycle @58.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:375   Cycle @58.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:64    Cycle @59.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5764  Cycle @59.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:5767  Cycle @59.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x8 rs2_data=0xb
@line:83    Cycle @59.00: [Executor]	Input: pc=0x10 rs1_data=0x8 rs2_data=0x0 Imm=0x1
@line:162   Cycle @59.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @59.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @59.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:376   Cycle @59.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:673   Cycle @59.00: [Executor]	EX_M1: Generating 32 partial products (Cycle 1/3)
@line:676   Cycle @59.00: [Executor]	EX_M1:   Op1=0x0 (signed=1), Op2=0x8 (signed=1)
@line:3068  Cycle @59.00: [Executor]	EX_M1: Wallace Tree complete, product_low=0x0, product_high=0x0
@line:3945  Cycle @59.00: [Executor]	EX: ALU Operation: ADD
@line:4237  Cycle @59.00: [Executor]	EX: ALU Result: 0x9
@line:4240  Cycle @59.00: [Executor]	EX: Bypass Update: 0x9
@line:4260  Cycle @59.00: [Executor]	EX: Branch Immediate: 0x1
@line:4264  Cycle @59.00: [Executor]	EX: Branch Target Base: 0x10
@line:4433  Cycle @59.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @59.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:64    Cycle @59.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @59.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @59.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @59.00: [MEM]	MEM: Bypass <= 0x0
@line:46    Cycle @59.00: [WB]	Input: rd=x13 wdata=0xb
@line:51    Cycle @59.00: [WB]	WB: Write x13 <= 0xb
@line:303   Cycle @59.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=8 stall_if=1 mul_busy_hazard=1 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:27    Cycle @59.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @59.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:93    Cycle @59.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:132   Cycle @59.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:186   Cycle @59.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:375   Cycle @59.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @60.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5764  Cycle @60.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:5767  Cycle @60.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x8 rs2_data=0xb
@line:83    Cycle @60.00: [Executor]	Input: pc=0x14 rs1_data=0x8 rs2_data=0xb Imm=0xfffffff4
@line:162   Cycle @60.00: [Executor]	EX: RS1 source: No Bypass
@line:260   Cycle @60.00: [Executor]	EX: RS2 source: WB Bypass (0xb)
@line:297   Cycle @60.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:362   Cycle @60.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:3110  Cycle @60.00: [Executor]	EX_M2: Wallace Tree compression (Cycle 2/3)
@line:3123  Cycle @60.00: [Executor]	EX_M2: Compression complete, advancing to EX_M3
@line:4170  Cycle @60.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4237  Cycle @60.00: [Executor]	EX: ALU Result: 0x0
@line:4240  Cycle @60.00: [Executor]	EX: Bypass Update: 0x0
@line:4260  Cycle @60.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4264  Cycle @60.00: [Executor]	EX: Branch Target Base: 0x14
@line:4433  Cycle @60.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @60.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @60.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @60.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @60.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @60.00: [MEM]	MEM: Bypass <= 0x9
@line:46    Cycle @60.00: [WB]	Input: rd=x10 wdata=0x0
@line:51    Cycle @60.00: [WB]	WB: Write x10 <= 0x0
@line:303   Cycle @60.00: [HazardUnit]	HazardUnit: rs1_sel=4 rs2_sel=1 stall_if=1 mul_busy_hazard=1 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:27    Cycle @60.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @60.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:93    Cycle @60.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:132   Cycle @60.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:186   Cycle @60.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:375   Cycle @60.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @61.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5764  Cycle @61.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:5767  Cycle @61.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x8 rs2_data=0xb
@line:83    Cycle @61.00: [Executor]	Input: pc=0x14 rs1_data=0x8 rs2_data=0xb Imm=0xfffffff4
@line:190   Cycle @61.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x9)
@line:218   Cycle @61.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @61.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:362   Cycle @61.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:3149  Cycle @61.00: [Executor]	EX_M3: Result ready (Cycle 3/3)
@line:3153  Cycle @61.00: [Executor]	EX_M3:   Final result: 0x0
@line:3853  Cycle @61.00: [Executor]	EX: MUL result ready: 0x0
@line:4170  Cycle @61.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4237  Cycle @61.00: [Executor]	EX: ALU Result: 0x0
@line:4240  Cycle @61.00: [Executor]	EX: Bypass Update: 0x0
@line:4260  Cycle @61.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4264  Cycle @61.00: [Executor]	EX: Branch Target Base: 0x14
@line:4433  Cycle @61.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @61.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @61.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @61.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @61.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @61.00: [MEM]	MEM: Bypass <= 0x0
@line:46    Cycle @61.00: [WB]	Input: rd=x15 wdata=0x9
@line:51    Cycle @61.00: [WB]	WB: Write x15 <= 0x9
@line:303   Cycle @61.00: [HazardUnit]	HazardUnit: rs1_sel=8 rs2_sel=1 stall_if=1 mul_busy_hazard=1 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:27    Cycle @61.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @61.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:93    Cycle @61.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:132   Cycle @61.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:186   Cycle @61.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:375   Cycle @61.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @62.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5764  Cycle @62.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:5767  Cycle @62.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x9 rs2_data=0xb
@line:83    Cycle @62.00: [Executor]	Input: pc=0x14 rs1_data=0x8 rs2_data=0xb Imm=0xfffffff4
@line:204   Cycle @62.00: [Executor]	EX: RS1 source: WB Bypass (0x9)
@line:218   Cycle @62.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @62.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:362   Cycle @62.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4170  Cycle @62.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4237  Cycle @62.00: [Executor]	EX: ALU Result: 0x0
@line:4240  Cycle @62.00: [Executor]	EX: Bypass Update: 0x0
@line:4260  Cycle @62.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4264  Cycle @62.00: [Executor]	EX: Branch Target Base: 0x14
@line:4433  Cycle @62.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @62.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @62.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @62.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @62.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @62.00: [MEM]	MEM: Bypass <= 0x0
@line:46    Cycle @62.00: [WB]	Input: rd=x0 wdata=0x0
@line:65    Cycle @62.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:103   Cycle @62.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:132   Cycle @62.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:375   Cycle @62.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:64    Cycle @63.00: [Decoder]	ID: Fetched Instruction=0xb00693 at PC=0x8
@line:5764  Cycle @63.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd
@line:5767  Cycle @63.00: [Decoder]	Forwarding data: imm=0xb pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @63.00: [Executor]	Input: pc=0x14 rs1_data=0x9 rs2_data=0xb Imm=0xfffffff4
@line:162   Cycle @63.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @63.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @63.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:362   Cycle @63.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:3960  Cycle @63.00: [Executor]	EX: ALU Operation: SUB
@line:4237  Cycle @63.00: [Executor]	EX: ALU Result: 0xfffffffe
@line:4240  Cycle @63.00: [Executor]	EX: Bypass Update: 0xfffffffe
@line:4260  Cycle @63.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4264  Cycle @63.00: [Executor]	EX: Branch Target Base: 0x14
@line:4328  Cycle @63.00: [Executor]	EX: Branch Type: BNE
@line:4607  Cycle @63.00: [Executor]	EX: Branch Target: 0x8
@line:4612  Cycle @63.00: [Executor]	EX: Branch Taken: 1
@line:4636  Cycle @63.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:4710  Cycle @63.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @63.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @63.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @63.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @63.00: [MEM]	MEM: Bypass <= 0x0
@line:46    Cycle @63.00: [WB]	Input: rd=x0 wdata=0x0
@line:65    Cycle @63.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:103   Cycle @63.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:132   Cycle @63.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:375   Cycle @63.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:64    Cycle @64.00: [Decoder]	ID: Fetched Instruction=0x2f50533 at PC=0xc
@line:5764  Cycle @64.00: [Decoder]	Control signals: alu_func=0x800 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa
@line:5767  Cycle @64.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x0 rs2_data=0x9
@line:83    Cycle @64.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0xb
@line:162   Cycle @64.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @64.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @64.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:376   Cycle @64.00: [Executor]	EX: ALU Op2 source: IMM (0xb)
@line:3945  Cycle @64.00: [Executor]	EX: ALU Operation: ADD
@line:4237  Cycle @64.00: [Executor]	EX: ALU Result: 0xb
@line:4240  Cycle @64.00: [Executor]	EX: Bypass Update: 0xb
@line:4260  Cycle @64.00: [Executor]	EX: Branch Immediate: 0xb
@line:4264  Cycle @64.00: [Executor]	EX: Branch Target Base: 0x8
@line:4433  Cycle @64.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @64.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:64    Cycle @64.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @64.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @64.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @64.00: [MEM]	MEM: Bypass <= 0xfffffffe
@line:46    Cycle @64.00: [WB]	Input: rd=x0 wdata=0x0
@line:65    Cycle @64.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:103   Cycle @64.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:132   Cycle @64.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:375   Cycle @64.00: [Decoder_Impl]	Output: alu_func=0x800 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:64    Cycle @65.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5764  Cycle @65.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf
@line:5767  Cycle @65.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x9 rs2_data=0x0
@line:83    Cycle @65.00: [Executor]	Input: pc=0xc rs1_data=0x0 rs2_data=0x9 Imm=0x0
@line:162   Cycle @65.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @65.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @65.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:362   Cycle @65.00: [Executor]	EX: ALU Op2 source: RS2 (0x9)
@line:545   Cycle @65.00: [Executor]	EX: Starting MUL operation, op1=0x0, op2=0x9
@line:4110  Cycle @65.00: [Executor]	EX: ALU Operation: MUL
@line:4237  Cycle @65.00: [Executor]	EX: ALU Result: 0x0
@line:4240  Cycle @65.00: [Executor]	EX: Bypass Update: 0x0
@line:4260  Cycle @65.00: [Executor]	EX: Branch Immediate: 0x0
@line:4264  Cycle @65.00: [Executor]	EX: Branch Target Base: 0xc
@line:4433  Cycle @65.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @65.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:64    Cycle @65.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @65.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @65.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @65.00: [MEM]	MEM: Bypass <= 0xb
@line:46    Cycle @65.00: [WB]	Input: rd=x0 wdata=0xfffffffe
@line:65    Cycle @65.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:93    Cycle @65.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:132   Cycle @65.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:375   Cycle @65.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:64    Cycle @66.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5764  Cycle @66.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:5767  Cycle @66.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x9 rs2_data=0xb
@line:83    Cycle @66.00: [Executor]	Input: pc=0x10 rs1_data=0x9 rs2_data=0x0 Imm=0x1
@line:162   Cycle @66.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @66.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @66.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:376   Cycle @66.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:673   Cycle @66.00: [Executor]	EX_M1: Generating 32 partial products (Cycle 1/3)
@line:676   Cycle @66.00: [Executor]	EX_M1:   Op1=0x0 (signed=1), Op2=0x9 (signed=1)
@line:3068  Cycle @66.00: [Executor]	EX_M1: Wallace Tree complete, product_low=0x0, product_high=0x0
@line:3945  Cycle @66.00: [Executor]	EX: ALU Operation: ADD
@line:4237  Cycle @66.00: [Executor]	EX: ALU Result: 0xa
@line:4240  Cycle @66.00: [Executor]	EX: Bypass Update: 0xa
@line:4260  Cycle @66.00: [Executor]	EX: Branch Immediate: 0x1
@line:4264  Cycle @66.00: [Executor]	EX: Branch Target Base: 0x10
@line:4433  Cycle @66.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @66.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:64    Cycle @66.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @66.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @66.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @66.00: [MEM]	MEM: Bypass <= 0x0
@line:46    Cycle @66.00: [WB]	Input: rd=x13 wdata=0xb
@line:51    Cycle @66.00: [WB]	WB: Write x13 <= 0xb
@line:303   Cycle @66.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=8 stall_if=1 mul_busy_hazard=1 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:27    Cycle @66.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @66.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:93    Cycle @66.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:132   Cycle @66.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:186   Cycle @66.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:375   Cycle @66.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @67.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5764  Cycle @67.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:5767  Cycle @67.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x9 rs2_data=0xb
@line:83    Cycle @67.00: [Executor]	Input: pc=0x14 rs1_data=0x9 rs2_data=0xb Imm=0xfffffff4
@line:162   Cycle @67.00: [Executor]	EX: RS1 source: No Bypass
@line:260   Cycle @67.00: [Executor]	EX: RS2 source: WB Bypass (0xb)
@line:297   Cycle @67.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:362   Cycle @67.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:3110  Cycle @67.00: [Executor]	EX_M2: Wallace Tree compression (Cycle 2/3)
@line:3123  Cycle @67.00: [Executor]	EX_M2: Compression complete, advancing to EX_M3
@line:4170  Cycle @67.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4237  Cycle @67.00: [Executor]	EX: ALU Result: 0x0
@line:4240  Cycle @67.00: [Executor]	EX: Bypass Update: 0x0
@line:4260  Cycle @67.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4264  Cycle @67.00: [Executor]	EX: Branch Target Base: 0x14
@line:4433  Cycle @67.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @67.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @67.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @67.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @67.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @67.00: [MEM]	MEM: Bypass <= 0xa
@line:46    Cycle @67.00: [WB]	Input: rd=x10 wdata=0x0
@line:51    Cycle @67.00: [WB]	WB: Write x10 <= 0x0
@line:303   Cycle @67.00: [HazardUnit]	HazardUnit: rs1_sel=4 rs2_sel=1 stall_if=1 mul_busy_hazard=1 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:27    Cycle @67.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @67.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:93    Cycle @67.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:132   Cycle @67.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:186   Cycle @67.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:375   Cycle @67.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @68.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5764  Cycle @68.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:5767  Cycle @68.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x9 rs2_data=0xb
@line:83    Cycle @68.00: [Executor]	Input: pc=0x14 rs1_data=0x9 rs2_data=0xb Imm=0xfffffff4
@line:190   Cycle @68.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0xa)
@line:218   Cycle @68.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @68.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:362   Cycle @68.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:3149  Cycle @68.00: [Executor]	EX_M3: Result ready (Cycle 3/3)
@line:3153  Cycle @68.00: [Executor]	EX_M3:   Final result: 0x0
@line:3853  Cycle @68.00: [Executor]	EX: MUL result ready: 0x0
@line:4170  Cycle @68.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4237  Cycle @68.00: [Executor]	EX: ALU Result: 0x0
@line:4240  Cycle @68.00: [Executor]	EX: Bypass Update: 0x0
@line:4260  Cycle @68.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4264  Cycle @68.00: [Executor]	EX: Branch Target Base: 0x14
@line:4433  Cycle @68.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @68.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @68.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @68.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @68.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @68.00: [MEM]	MEM: Bypass <= 0x0
@line:46    Cycle @68.00: [WB]	Input: rd=x15 wdata=0xa
@line:51    Cycle @68.00: [WB]	WB: Write x15 <= 0xa
@line:303   Cycle @68.00: [HazardUnit]	HazardUnit: rs1_sel=8 rs2_sel=1 stall_if=1 mul_busy_hazard=1 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:27    Cycle @68.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @68.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:93    Cycle @68.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:132   Cycle @68.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:186   Cycle @68.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:375   Cycle @68.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @69.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5764  Cycle @69.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:5767  Cycle @69.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0xa rs2_data=0xb
@line:83    Cycle @69.00: [Executor]	Input: pc=0x14 rs1_data=0x9 rs2_data=0xb Imm=0xfffffff4
@line:204   Cycle @69.00: [Executor]	EX: RS1 source: WB Bypass (0xa)
@line:218   Cycle @69.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @69.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:362   Cycle @69.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4170  Cycle @69.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4237  Cycle @69.00: [Executor]	EX: ALU Result: 0x0
@line:4240  Cycle @69.00: [Executor]	EX: Bypass Update: 0x0
@line:4260  Cycle @69.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4264  Cycle @69.00: [Executor]	EX: Branch Target Base: 0x14
@line:4433  Cycle @69.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @69.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @69.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @69.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @69.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @69.00: [MEM]	MEM: Bypass <= 0x0
@line:46    Cycle @69.00: [WB]	Input: rd=x0 wdata=0x0
@line:65    Cycle @69.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:103   Cycle @69.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:132   Cycle @69.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:375   Cycle @69.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:64    Cycle @70.00: [Decoder]	ID: Fetched Instruction=0xb00693 at PC=0x8
@line:5764  Cycle @70.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd
@line:5767  Cycle @70.00: [Decoder]	Forwarding data: imm=0xb pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @70.00: [Executor]	Input: pc=0x14 rs1_data=0xa rs2_data=0xb Imm=0xfffffff4
@line:162   Cycle @70.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @70.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @70.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:362   Cycle @70.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:3960  Cycle @70.00: [Executor]	EX: ALU Operation: SUB
@line:4237  Cycle @70.00: [Executor]	EX: ALU Result: 0xffffffff
@line:4240  Cycle @70.00: [Executor]	EX: Bypass Update: 0xffffffff
@line:4260  Cycle @70.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4264  Cycle @70.00: [Executor]	EX: Branch Target Base: 0x14
@line:4328  Cycle @70.00: [Executor]	EX: Branch Type: BNE
@line:4607  Cycle @70.00: [Executor]	EX: Branch Target: 0x8
@line:4612  Cycle @70.00: [Executor]	EX: Branch Taken: 1
@line:4636  Cycle @70.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:4710  Cycle @70.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @70.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @70.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @70.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @70.00: [MEM]	MEM: Bypass <= 0x0
@line:46    Cycle @70.00: [WB]	Input: rd=x0 wdata=0x0
@line:65    Cycle @70.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:103   Cycle @70.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:132   Cycle @70.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:375   Cycle @70.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:64    Cycle @71.00: [Decoder]	ID: Fetched Instruction=0x2f50533 at PC=0xc
@line:5764  Cycle @71.00: [Decoder]	Control signals: alu_func=0x800 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa
@line:5767  Cycle @71.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x0 rs2_data=0xa
@line:83    Cycle @71.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0xb
@line:162   Cycle @71.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @71.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @71.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:376   Cycle @71.00: [Executor]	EX: ALU Op2 source: IMM (0xb)
@line:3945  Cycle @71.00: [Executor]	EX: ALU Operation: ADD
@line:4237  Cycle @71.00: [Executor]	EX: ALU Result: 0xb
@line:4240  Cycle @71.00: [Executor]	EX: Bypass Update: 0xb
@line:4260  Cycle @71.00: [Executor]	EX: Branch Immediate: 0xb
@line:4264  Cycle @71.00: [Executor]	EX: Branch Target Base: 0x8
@line:4433  Cycle @71.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @71.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:64    Cycle @71.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @71.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @71.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @71.00: [MEM]	MEM: Bypass <= 0xffffffff
@line:46    Cycle @71.00: [WB]	Input: rd=x0 wdata=0x0
@line:65    Cycle @71.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:103   Cycle @71.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:132   Cycle @71.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:375   Cycle @71.00: [Decoder_Impl]	Output: alu_func=0x800 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:64    Cycle @72.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5764  Cycle @72.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf
@line:5767  Cycle @72.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0xa rs2_data=0x0
@line:83    Cycle @72.00: [Executor]	Input: pc=0xc rs1_data=0x0 rs2_data=0xa Imm=0x0
@line:162   Cycle @72.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @72.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @72.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:362   Cycle @72.00: [Executor]	EX: ALU Op2 source: RS2 (0xa)
@line:545   Cycle @72.00: [Executor]	EX: Starting MUL operation, op1=0x0, op2=0xa
@line:4110  Cycle @72.00: [Executor]	EX: ALU Operation: MUL
@line:4237  Cycle @72.00: [Executor]	EX: ALU Result: 0x0
@line:4240  Cycle @72.00: [Executor]	EX: Bypass Update: 0x0
@line:4260  Cycle @72.00: [Executor]	EX: Branch Immediate: 0x0
@line:4264  Cycle @72.00: [Executor]	EX: Branch Target Base: 0xc
@line:4433  Cycle @72.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @72.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:64    Cycle @72.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @72.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @72.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @72.00: [MEM]	MEM: Bypass <= 0xb
@line:46    Cycle @72.00: [WB]	Input: rd=x0 wdata=0xffffffff
@line:65    Cycle @72.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:93    Cycle @72.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:132   Cycle @72.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:375   Cycle @72.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:64    Cycle @73.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5764  Cycle @73.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:5767  Cycle @73.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0xa rs2_data=0xb
@line:83    Cycle @73.00: [Executor]	Input: pc=0x10 rs1_data=0xa rs2_data=0x0 Imm=0x1
@line:162   Cycle @73.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @73.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @73.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:376   Cycle @73.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:673   Cycle @73.00: [Executor]	EX_M1: Generating 32 partial products (Cycle 1/3)
@line:676   Cycle @73.00: [Executor]	EX_M1:   Op1=0x0 (signed=1), Op2=0xa (signed=1)
@line:3068  Cycle @73.00: [Executor]	EX_M1: Wallace Tree complete, product_low=0x0, product_high=0x0
@line:3945  Cycle @73.00: [Executor]	EX: ALU Operation: ADD
@line:4237  Cycle @73.00: [Executor]	EX: ALU Result: 0xb
@line:4240  Cycle @73.00: [Executor]	EX: Bypass Update: 0xb
@line:4260  Cycle @73.00: [Executor]	EX: Branch Immediate: 0x1
@line:4264  Cycle @73.00: [Executor]	EX: Branch Target Base: 0x10
@line:4433  Cycle @73.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @73.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:64    Cycle @73.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @73.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @73.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @73.00: [MEM]	MEM: Bypass <= 0x0
@line:46    Cycle @73.00: [WB]	Input: rd=x13 wdata=0xb
@line:51    Cycle @73.00: [WB]	WB: Write x13 <= 0xb
@line:303   Cycle @73.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=8 stall_if=1 mul_busy_hazard=1 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:27    Cycle @73.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @73.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:93    Cycle @73.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:132   Cycle @73.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:186   Cycle @73.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:375   Cycle @73.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @74.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5764  Cycle @74.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:5767  Cycle @74.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0xa rs2_data=0xb
@line:83    Cycle @74.00: [Executor]	Input: pc=0x14 rs1_data=0xa rs2_data=0xb Imm=0xfffffff4
@line:162   Cycle @74.00: [Executor]	EX: RS1 source: No Bypass
@line:260   Cycle @74.00: [Executor]	EX: RS2 source: WB Bypass (0xb)
@line:297   Cycle @74.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:362   Cycle @74.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:3110  Cycle @74.00: [Executor]	EX_M2: Wallace Tree compression (Cycle 2/3)
@line:3123  Cycle @74.00: [Executor]	EX_M2: Compression complete, advancing to EX_M3
@line:4170  Cycle @74.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4237  Cycle @74.00: [Executor]	EX: ALU Result: 0x0
@line:4240  Cycle @74.00: [Executor]	EX: Bypass Update: 0x0
@line:4260  Cycle @74.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4264  Cycle @74.00: [Executor]	EX: Branch Target Base: 0x14
@line:4433  Cycle @74.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @74.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @74.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @74.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @74.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @74.00: [MEM]	MEM: Bypass <= 0xb
@line:46    Cycle @74.00: [WB]	Input: rd=x10 wdata=0x0
@line:51    Cycle @74.00: [WB]	WB: Write x10 <= 0x0
@line:303   Cycle @74.00: [HazardUnit]	HazardUnit: rs1_sel=4 rs2_sel=1 stall_if=1 mul_busy_hazard=1 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:27    Cycle @74.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @74.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:93    Cycle @74.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:132   Cycle @74.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:186   Cycle @74.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:375   Cycle @74.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @75.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5764  Cycle @75.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:5767  Cycle @75.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0xa rs2_data=0xb
@line:83    Cycle @75.00: [Executor]	Input: pc=0x14 rs1_data=0xa rs2_data=0xb Imm=0xfffffff4
@line:190   Cycle @75.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0xb)
@line:218   Cycle @75.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @75.00: [Executor]	EX: ALU Op1 source: RS1 (0xb)
@line:362   Cycle @75.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:3149  Cycle @75.00: [Executor]	EX_M3: Result ready (Cycle 3/3)
@line:3153  Cycle @75.00: [Executor]	EX_M3:   Final result: 0x0
@line:3853  Cycle @75.00: [Executor]	EX: MUL result ready: 0x0
@line:4170  Cycle @75.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4237  Cycle @75.00: [Executor]	EX: ALU Result: 0x0
@line:4240  Cycle @75.00: [Executor]	EX: Bypass Update: 0x0
@line:4260  Cycle @75.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4264  Cycle @75.00: [Executor]	EX: Branch Target Base: 0x14
@line:4433  Cycle @75.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @75.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @75.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @75.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @75.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @75.00: [MEM]	MEM: Bypass <= 0x0
@line:46    Cycle @75.00: [WB]	Input: rd=x15 wdata=0xb
@line:51    Cycle @75.00: [WB]	WB: Write x15 <= 0xb
@line:303   Cycle @75.00: [HazardUnit]	HazardUnit: rs1_sel=8 rs2_sel=1 stall_if=1 mul_busy_hazard=1 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:27    Cycle @75.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @75.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:93    Cycle @75.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:132   Cycle @75.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:186   Cycle @75.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:375   Cycle @75.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @76.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5764  Cycle @76.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:5767  Cycle @76.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0xb rs2_data=0xb
@line:83    Cycle @76.00: [Executor]	Input: pc=0x14 rs1_data=0xa rs2_data=0xb Imm=0xfffffff4
@line:204   Cycle @76.00: [Executor]	EX: RS1 source: WB Bypass (0xb)
@line:218   Cycle @76.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @76.00: [Executor]	EX: ALU Op1 source: RS1 (0xb)
@line:362   Cycle @76.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4170  Cycle @76.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4237  Cycle @76.00: [Executor]	EX: ALU Result: 0x0
@line:4240  Cycle @76.00: [Executor]	EX: Bypass Update: 0x0
@line:4260  Cycle @76.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4264  Cycle @76.00: [Executor]	EX: Branch Target Base: 0x14
@line:4433  Cycle @76.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @76.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @76.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @76.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @76.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @76.00: [MEM]	MEM: Bypass <= 0x0
@line:46    Cycle @76.00: [WB]	Input: rd=x0 wdata=0x0
@line:65    Cycle @76.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:103   Cycle @76.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:132   Cycle @76.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:375   Cycle @76.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:64    Cycle @77.00: [Decoder]	ID: Fetched Instruction=0xb00693 at PC=0x8
@line:5764  Cycle @77.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd
@line:5767  Cycle @77.00: [Decoder]	Forwarding data: imm=0xb pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @77.00: [Executor]	Input: pc=0x14 rs1_data=0xb rs2_data=0xb Imm=0xfffffff4
@line:162   Cycle @77.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @77.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @77.00: [Executor]	EX: ALU Op1 source: RS1 (0xb)
@line:362   Cycle @77.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:3960  Cycle @77.00: [Executor]	EX: ALU Operation: SUB
@line:4237  Cycle @77.00: [Executor]	EX: ALU Result: 0x0
@line:4240  Cycle @77.00: [Executor]	EX: Bypass Update: 0x0
@line:4260  Cycle @77.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:4264  Cycle @77.00: [Executor]	EX: Branch Target Base: 0x14
@line:4328  Cycle @77.00: [Executor]	EX: Branch Type: BNE
@line:4607  Cycle @77.00: [Executor]	EX: Branch Target: 0x8
@line:4612  Cycle @77.00: [Executor]	EX: Branch Taken: 0
@line:4710  Cycle @77.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @77.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @77.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @77.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @77.00: [MEM]	MEM: Bypass <= 0x0
@line:46    Cycle @77.00: [WB]	Input: rd=x0 wdata=0x0
@line:65    Cycle @77.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:103   Cycle @77.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:132   Cycle @77.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:375   Cycle @77.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:64    Cycle @78.00: [Decoder]	ID: Fetched Instruction=0x2f50533 at PC=0xc
@line:5764  Cycle @78.00: [Decoder]	Control signals: alu_func=0x800 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa
@line:5767  Cycle @78.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x0 rs2_data=0xb
@line:83    Cycle @78.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0xb
@line:94    Cycle @78.00: [Executor]	EX: Flush
@line:162   Cycle @78.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @78.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @78.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:376   Cycle @78.00: [Executor]	EX: ALU Op2 source: IMM (0xb)
@line:3945  Cycle @78.00: [Executor]	EX: ALU Operation: ADD
@line:4237  Cycle @78.00: [Executor]	EX: ALU Result: 0xb
@line:4240  Cycle @78.00: [Executor]	EX: Bypass Update: 0xb
@line:4260  Cycle @78.00: [Executor]	EX: Branch Immediate: 0xb
@line:4264  Cycle @78.00: [Executor]	EX: Branch Target Base: 0x8
@line:4433  Cycle @78.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @78.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @78.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @78.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @78.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @78.00: [MEM]	MEM: Bypass <= 0x0
@line:46    Cycle @78.00: [WB]	Input: rd=x0 wdata=0x0
@line:53    Cycle @78.00: [Fetcher_Impl]	IF: Flush to 0x18
@line:65    Cycle @78.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:103   Cycle @78.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:132   Cycle @78.00: [Fetcher_Impl]	IF: Next PC=0x1c  Next Last PC=18
@line:186   Cycle @78.00: [Decoder_Impl]	ID: Inserting NOP (Stall=0 Flush=1)
@line:375   Cycle @78.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @79.00: [Decoder]	ID: Fetched Instruction=0x100073 at PC=0x18
@line:76    Cycle @79.00: [Decoder]	ID: Halt If = 1
@line:5764  Cycle @79.00: [Decoder]	Control signals: alu_func=0x400 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:5767  Cycle @79.00: [Decoder]	Forwarding data: imm=0x1 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @79.00: [Executor]	Input: pc=0xc rs1_data=0x0 rs2_data=0xb Imm=0x0
@line:162   Cycle @79.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @79.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @79.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:362   Cycle @79.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:4170  Cycle @79.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:4237  Cycle @79.00: [Executor]	EX: ALU Result: 0x0
@line:4240  Cycle @79.00: [Executor]	EX: Bypass Update: 0x0
@line:4260  Cycle @79.00: [Executor]	EX: Branch Immediate: 0x0
@line:4264  Cycle @79.00: [Executor]	EX: Branch Target Base: 0xc
@line:4433  Cycle @79.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @79.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @79.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @79.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @79.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @79.00: [MEM]	MEM: Bypass <= 0xb
@line:46    Cycle @79.00: [WB]	Input: rd=x0 wdata=0x0
@line:65    Cycle @79.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:103   Cycle @79.00: [Fetcher_Impl]	BTB: MISS at PC=0x1c, Index=7
@line:132   Cycle @79.00: [Fetcher_Impl]	IF: Next PC=0x20  Next Last PC=1c
@line:375   Cycle @79.00: [Decoder_Impl]	Output: alu_func=0x400 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @80.00: [Decoder]	ID: Fetched Instruction=0x33 at PC=0x1c
@line:5764  Cycle @80.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:5767  Cycle @80.00: [Decoder]	Forwarding data: imm=0x0 pc=0x1c rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @80.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x1
@line:162   Cycle @80.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @80.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @80.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:376   Cycle @80.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:4095  Cycle @80.00: [Executor]	EX: ALU Operation: SYS
@line:4237  Cycle @80.00: [Executor]	EX: ALU Result: 0x1
@line:4240  Cycle @80.00: [Executor]	EX: Bypass Update: 0x1
@line:4260  Cycle @80.00: [Executor]	EX: Branch Immediate: 0x1
@line:4264  Cycle @80.00: [Executor]	EX: Branch Target Base: 0x18
@line:4433  Cycle @80.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @80.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @80.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @80.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @80.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @80.00: [MEM]	MEM: Bypass <= 0x0
@line:46    Cycle @80.00: [WB]	Input: rd=x0 wdata=0xb
@line:65    Cycle @80.00: [Fetcher_Impl]	IF: Final Current PC=0x20
@line:103   Cycle @80.00: [Fetcher_Impl]	BTB: MISS at PC=0x20, Index=8
@line:132   Cycle @80.00: [Fetcher_Impl]	IF: Next PC=0x24  Next Last PC=20
@line:375   Cycle @80.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @81.00: [Decoder]	ID: Fetched Instruction=0x33 at PC=0x20
@line:5764  Cycle @81.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:5767  Cycle @81.00: [Decoder]	Forwarding data: imm=0x0 pc=0x20 rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @81.00: [Executor]	Input: pc=0x1c rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:162   Cycle @81.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @81.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @81.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:362   Cycle @81.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:3945  Cycle @81.00: [Executor]	EX: ALU Operation: ADD
@line:4237  Cycle @81.00: [Executor]	EX: ALU Result: 0x0
@line:4240  Cycle @81.00: [Executor]	EX: Bypass Update: 0x0
@line:4260  Cycle @81.00: [Executor]	EX: Branch Immediate: 0x0
@line:4264  Cycle @81.00: [Executor]	EX: Branch Target Base: 0x1c
@line:4433  Cycle @81.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @81.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @81.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @81.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @81.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @81.00: [MEM]	MEM: Bypass <= 0x1
@line:46    Cycle @81.00: [WB]	Input: rd=x0 wdata=0x0
@line:65    Cycle @81.00: [Fetcher_Impl]	IF: Final Current PC=0x24
@line:103   Cycle @81.00: [Fetcher_Impl]	BTB: MISS at PC=0x24, Index=9
@line:132   Cycle @81.00: [Fetcher_Impl]	IF: Next PC=0x28  Next Last PC=24
@line:375   Cycle @81.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @82.00: [Decoder]	ID: Fetched Instruction=0x33 at PC=0x24
@line:5764  Cycle @82.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:5767  Cycle @82.00: [Decoder]	Forwarding data: imm=0x0 pc=0x24 rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @82.00: [Executor]	Input: pc=0x20 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:162   Cycle @82.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @82.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @82.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:362   Cycle @82.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:3945  Cycle @82.00: [Executor]	EX: ALU Operation: ADD
@line:4237  Cycle @82.00: [Executor]	EX: ALU Result: 0x0
@line:4240  Cycle @82.00: [Executor]	EX: Bypass Update: 0x0
@line:4260  Cycle @82.00: [Executor]	EX: Branch Immediate: 0x0
@line:4264  Cycle @82.00: [Executor]	EX: Branch Target Base: 0x20
@line:4433  Cycle @82.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:4710  Cycle @82.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @82.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @82.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @82.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @82.00: [MEM]	MEM: Bypass <= 0x0
@line:46    Cycle @82.00: [WB]	Input: rd=x0 wdata=0x1
@line:69    Cycle @82.00: [WB]	WB: HALT triggered!
@line:72    Cycle @82.00: [WB]	Final register file state:
@line:76    Cycle @82.00: [WB]	  x0 = 0x0
@line:80    Cycle @82.00: [WB]	  x1 = 0x0
@line:84    Cycle @82.00: [WB]	  x2 = 0x0
@line:88    Cycle @82.00: [WB]	  x3 = 0x0
@line:92    Cycle @82.00: [WB]	  x4 = 0x0
@line:96    Cycle @82.00: [WB]	  x5 = 0x0
@line:100   Cycle @82.00: [WB]	  x6 = 0x0
@line:104   Cycle @82.00: [WB]	  x7 = 0x0
@line:108   Cycle @82.00: [WB]	  x8 = 0x0
@line:112   Cycle @82.00: [WB]	  x9 = 0x0
@line:116   Cycle @82.00: [WB]	  x10 = 0x0
@line:120   Cycle @82.00: [WB]	  x11 = 0x0
@line:124   Cycle @82.00: [WB]	  x12 = 0x0
@line:128   Cycle @82.00: [WB]	  x13 = 0xb
@line:132   Cycle @82.00: [WB]	  x14 = 0x0
@line:136   Cycle @82.00: [WB]	  x15 = 0xb
@line:140   Cycle @82.00: [WB]	  x16 = 0x0
@line:144   Cycle @82.00: [WB]	  x17 = 0x0
@line:148   Cycle @82.00: [WB]	  x18 = 0x0
@line:152   Cycle @82.00: [WB]	  x19 = 0x0
@line:156   Cycle @82.00: [WB]	  x20 = 0x0
@line:160   Cycle @82.00: [WB]	  x21 = 0x0
@line:164   Cycle @82.00: [WB]	  x22 = 0x0
@line:168   Cycle @82.00: [WB]	  x23 = 0x0
@line:172   Cycle @82.00: [WB]	  x24 = 0x0
@line:176   Cycle @82.00: [WB]	  x25 = 0x0
@line:180   Cycle @82.00: [WB]	  x26 = 0x0
@line:184   Cycle @82.00: [WB]	  x27 = 0x0
@line:188   Cycle @82.00: [WB]	  x28 = 0x0
@line:192   Cycle @82.00: [WB]	  x29 = 0x0
@line:196   Cycle @82.00: [WB]	  x30 = 0x0
@line:200   Cycle @82.00: [WB]	  x31 = 0x0

