
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.606410                       # Number of seconds simulated
sim_ticks                                1606409777500                       # Number of ticks simulated
final_tick                               1606409777500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  29780                       # Simulator instruction rate (inst/s)
host_op_rate                                    52193                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               95677577                       # Simulator tick rate (ticks/s)
host_mem_usage                                 826272                       # Number of bytes of host memory used
host_seconds                                 16789.83                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313791                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           43456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       405865984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          405909440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        43456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     71109888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        71109888                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              679                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          6341656                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6342335                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1111092                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1111092                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              27052                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          252654080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             252681131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         27052                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            27052                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        44266344                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             44266344                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        44266344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             27052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         252654080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            296947475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     6342335                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1111092                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6342335                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1111092                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              405565888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  343552                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                71108544                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               405909440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             71109888                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   5368                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      5214117                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            406895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            396616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            393056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            396777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            388221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            390196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            389858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            386579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            394681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            389393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           390840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           397180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           402343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           405847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           404993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           403492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             71609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             71255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             71180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             72440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             68260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             66337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             67578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             66336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             67147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             66335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            66403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            69470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            72004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            71759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            71385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            71573                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1606392873500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6342335                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1111092                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6336967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  30424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  31391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  65301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  65680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  65548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  65530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  65519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  65604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  65585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  65512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  65605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  65533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  66006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  65816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  65508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  65513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  65490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  65490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5439109                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     87.638330                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    72.333318                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   116.795913                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4882682     89.77%     89.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       387806      7.13%     96.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        46392      0.85%     97.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        21097      0.39%     98.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        14019      0.26%     98.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        12446      0.23%     98.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        13505      0.25%     98.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8252      0.15%     99.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        52910      0.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5439109                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        65490                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      96.760773                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     51.555686                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    164.820848                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        65387     99.84%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047          102      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-19455            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         65490                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        65490                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.965506                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.934711                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.025794                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            34112     52.09%     52.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              942      1.44%     53.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            29101     44.44%     97.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1263      1.93%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               64      0.10%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         65490                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 142926952750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            261745084000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                31684835000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     22554.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41304.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       252.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        44.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    252.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     44.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.32                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.67                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1397859                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  611070                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 22.06                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                55.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     215524.06                       # Average gap between requests
system.mem_ctrls.pageHitRate                    26.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              20415129840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              11139207750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             24555944400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             3596367600                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         104922539280                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         818960547870                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         245456460000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1229046196740                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            765.091193                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 403519717000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   53641380000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  1149243759250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              20704534200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              11297116875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             24872398200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             3603372480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         104922539280                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         817878323070                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         246405780000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1229684064105                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            765.488270                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 404832527000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   53641380000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  1147930949250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.numCycles                       3212819555                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313791                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966650                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882295                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981001                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966650                       # number of integer instructions
system.cpu.num_fp_insts                       2882295                       # number of float instructions
system.cpu.num_int_register_reads          1835046799                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076403                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386181                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464451                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654653                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505530                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763540                       # number of memory refs
system.cpu.num_load_insts                   221284996                       # Number of load instructions
system.cpu.num_store_insts                   72478544                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3212819555                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97900991                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939429      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420275     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283432      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221284996     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478544      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313791                       # Class of executed instruction
system.cpu.dcache.tags.replacements          10214979                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2047.301413                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           283566706                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10217027                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             27.754327                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1262801500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2047.301413                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999659                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999659                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          607                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1253                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          184                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         597784493                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        597784493                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    211420403                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       211420403                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     72146303                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       72146303                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     283566706                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        283566706                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    283566706                       # number of overall hits
system.cpu.dcache.overall_hits::total       283566706                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      9878722                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       9878722                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       338305                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       338305                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     10217027                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10217027                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     10217027                       # number of overall misses
system.cpu.dcache.overall_misses::total      10217027                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 626601218000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 626601218000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  18880461000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  18880461000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 645481679000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 645481679000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 645481679000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 645481679000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221299125                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221299125                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72484608                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72484608                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293783733                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293783733                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293783733                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293783733                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.044640                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.044640                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.004667                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004667                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.034777                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034777                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.034777                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.034777                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 63429.380643                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63429.380643                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 55808.991886                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55808.991886                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 63177.055224                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63177.055224                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 63177.055224                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63177.055224                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      2699994                       # number of writebacks
system.cpu.dcache.writebacks::total           2699994                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      9878722                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      9878722                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       338305                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       338305                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     10217027                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     10217027                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     10217027                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     10217027                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 616722496000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 616722496000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  18542156000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  18542156000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 635264652000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 635264652000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 635264652000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 635264652000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.044640                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.044640                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.004667                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004667                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.034777                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.034777                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.034777                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.034777                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 62429.380643                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62429.380643                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 54808.991886                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54808.991886                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 62177.055224                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62177.055224                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 62177.055224                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62177.055224                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                23                       # number of replacements
system.cpu.icache.tags.tagsinuse           619.889361                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677317254                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               680                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          996054.785294                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   619.889361                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.302680                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.302680                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          657                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          657                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.320801                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1354636548                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1354636548                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    677317254                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677317254                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677317254                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677317254                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677317254                       # number of overall hits
system.cpu.icache.overall_hits::total       677317254                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          680                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           680                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          680                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            680                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          680                       # number of overall misses
system.cpu.icache.overall_misses::total           680                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     54246500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54246500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     54246500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54246500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     54246500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54246500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317934                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317934                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317934                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317934                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317934                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317934                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 79774.264706                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79774.264706                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 79774.264706                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79774.264706                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 79774.264706                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79774.264706                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks           23                       # number of writebacks
system.cpu.icache.writebacks::total                23                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          680                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          680                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          680                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          680                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          680                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          680                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     53566500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53566500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     53566500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53566500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     53566500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53566500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 78774.264706                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78774.264706                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 78774.264706                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78774.264706                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 78774.264706                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78774.264706                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   6337886                       # number of replacements
system.l2.tags.tagsinuse                 16330.956630                       # Cycle average of tags in use
system.l2.tags.total_refs                    13726459                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6354268                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.160195                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                9754620000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2977.412086                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          3.523806                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      13350.020738                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.181727                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000215                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.814821                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996762                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16382                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          367                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3579                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        11478                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          958                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999878                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses              167391436509                       # Number of tag accesses
system.l2.tags.data_accesses             167391436509                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      2699994                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2699994                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           23                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               23                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             128011                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                128011                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        3747360                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3747360                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               3875371                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3875372                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data              3875371                       # number of overall hits
system.l2.overall_hits::total                 3875372                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           210294                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              210294                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           679                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              679                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      6131362                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6131362                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 679                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             6341656                       # number of demand (read+write) misses
system.l2.demand_misses::total                6342335                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                679                       # number of overall misses
system.l2.overall_misses::cpu.data            6341656                       # number of overall misses
system.l2.overall_misses::total               6342335                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  16690582000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   16690582000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     52533500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52533500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 562557133000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 562557133000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      52533500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  579247715000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     579300248500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     52533500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 579247715000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    579300248500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      2699994                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2699994                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           23                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           23                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         338305                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            338305                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          680                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            680                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      9878722                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9878722                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               680                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          10217027                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             10217707                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              680                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         10217027                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            10217707                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.621611                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.621611                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.998529                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998529                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.620663                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.620663                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.998529                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.620695                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.620720                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.998529                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.620695                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.620720                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 79367.846919                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79367.846919                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 77368.924890                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77368.924890                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 91750.761576                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91750.761576                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 77368.924890                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 91340.134974                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91338.639239                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 77368.924890                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 91340.134974                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91338.639239                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1111092                       # number of writebacks
system.l2.writebacks::total                   1111092                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        13674                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         13674                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       210294                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         210294                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          679                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          679                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      6131362                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6131362                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            679                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        6341656                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6342335                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           679                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       6341656                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6342335                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  14587642000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  14587642000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     45743500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45743500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 501243513000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 501243513000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     45743500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 515831155000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 515876898500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     45743500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 515831155000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 515876898500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.621611                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.621611                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.998529                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998529                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.620663                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.620663                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.998529                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.620695                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.620720                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.998529                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.620695                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.620720                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 69367.846919                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69367.846919                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 67368.924890                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67368.924890                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 81750.761576                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81750.761576                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 67368.924890                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 81340.134974                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81338.639239                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 67368.924890                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 81340.134974                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81338.639239                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp            6132041                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1111092                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5214117                       # Transaction distribution
system.membus.trans_dist::ReadExReq            210294                       # Transaction distribution
system.membus.trans_dist::ReadExResp           210294                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6132041                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     19009879                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     19009879                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19009879                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    477019328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    477019328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               477019328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          12667544                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                12667544    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            12667544                       # Request fanout histogram
system.membus.reqLayer2.occupancy         17120609000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        35360096000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     20432709                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     10215002                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          26351                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        26351                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           9879402                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3811086                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           23                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        12741778                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           338305                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          338305                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           680                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9878722                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1383                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     30649032                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              30650415                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        44992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    826689344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              826734336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6337886                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         16555593                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001592                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039865                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               16529241     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  26352      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           16555593                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        12916371500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1020000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       15325540500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
