14:51:50 DEBUG : Logs will be stored at '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/IDE.log'.
14:51:51 INFO  : Launching XSCT server: xsct -n  -interactive /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/temp_xsdb_launch_script.tcl
14:51:51 INFO  : Registering command handlers for Vitis TCF services
14:51:51 INFO  : Platform repository initialization has completed.
14:51:53 INFO  : XSCT server has started successfully.
14:51:53 INFO  : plnx-install-location is set to ''
14:51:53 INFO  : Successfully done setting XSCT server connection channel  
14:51:53 INFO  : Successfully done query RDI_DATADIR 
14:51:53 INFO  : Successfully done setting workspace for the tool. 
14:53:46 INFO  : Result from executing command 'getProjects': Example_Template
14:53:46 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202210_1|/mnt/hdd1/tools/xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|/mnt/hdd1/tools/xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|/mnt/hdd1/tools/xilinx/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|/mnt/hdd1/tools/xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|/mnt/hdd1/tools/xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|/mnt/hdd1/tools/xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
14:53:46 WARN  : An unexpected exception occurred in the module 'platform project logging'
14:53:47 INFO  : Platform 'Example_Template' is added to custom repositories.
14:53:59 INFO  : Platform 'Example_Template' is added to custom repositories.
14:54:58 INFO  : Result from executing command 'getProjects': Example_Template
14:54:58 INFO  : Result from executing command 'getPlatforms': Example_Template|/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/Example_Template.xpfm;xilinx_vck190_base_202210_1|/mnt/hdd1/tools/xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|/mnt/hdd1/tools/xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|/mnt/hdd1/tools/xilinx/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|/mnt/hdd1/tools/xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|/mnt/hdd1/tools/xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|/mnt/hdd1/tools/xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
14:55:02 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
14:55:16 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
14:55:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:55:32 INFO  : Jtag cable 'Digilent JTAG-HS2 210249B884D9' is selected.
14:55:32 INFO  : 'jtag frequency' command is executed.
14:55:32 INFO  : Sourcing of '/mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:55:32 INFO  : Context for 'APU' is selected.
14:55:33 INFO  : System reset is completed.
14:55:36 INFO  : 'after 3000' command is executed.
14:55:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}' command is executed.
14:55:41 INFO  : Device configured successfully with "/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit"
14:55:41 INFO  : Context for 'APU' is selected.
14:55:41 INFO  : Hardware design and registers information is loaded from '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa'.
14:55:41 INFO  : 'configparams force-mem-access 1' command is executed.
14:55:41 INFO  : Context for 'APU' is selected.
14:55:41 INFO  : Boot mode is read from the target.
14:55:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:55:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:55:42 INFO  : The application '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:55:42 INFO  : 'set bp_55_42_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:55:42 INFO  : 'con -block -timeout 60' command is executed.
14:55:42 INFO  : 'bpremove $bp_55_42_fsbl_bp' command is executed.
14:55:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:55:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:55:43 INFO  : The application '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf' is downloaded to processor 'psu_cortexa53_0'.
14:55:43 INFO  : 'configparams force-mem-access 0' command is executed.
14:55:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}
fpga -file /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf
set bp_55_42_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_55_42_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

14:55:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:55:43 INFO  : 'con' command is executed.
14:55:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:55:43 INFO  : Launch script is exported to file '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw_system/_ide/scripts/debugger_example_s_axi_rw-default.tcl'
14:56:24 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
14:56:33 INFO  : Disconnected from the channel tcfchan#2.
14:56:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:56:44 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:56:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:47 INFO  : Jtag cable 'Digilent JTAG-HS2 210249B884D9' is selected.
14:56:47 INFO  : 'jtag frequency' command is executed.
14:56:47 INFO  : Sourcing of '/mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:56:47 INFO  : Context for 'APU' is selected.
14:56:47 INFO  : System reset is completed.
14:56:50 INFO  : 'after 3000' command is executed.
14:56:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}' command is executed.
14:56:55 INFO  : Device configured successfully with "/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit"
14:56:55 INFO  : Context for 'APU' is selected.
14:56:55 INFO  : Hardware design and registers information is loaded from '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa'.
14:56:55 INFO  : 'configparams force-mem-access 1' command is executed.
14:56:55 INFO  : Context for 'APU' is selected.
14:56:55 INFO  : Boot mode is read from the target.
14:56:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:56:55 INFO  : Jtag cable 'Digilent JTAG-HS2 210249B884D9' is selected.
14:56:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:56:55 INFO  : 'jtag frequency' command is executed.
14:56:56 INFO  : The application '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:56:56 INFO  : Sourcing of '/mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:56:56 INFO  : 'set bp_56_56_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:56:56 INFO  : Context for 'APU' is selected.
14:57:16 WARN  : Exit breakpoint of FSBL (XFsbl_Exit) is not hit within allocated wait time of '60' seconds.
Note: To wait for a fixed amount of time specify the FSBL function as empty in launch configuration. Use 'IDE_FSBL_BP_HIT_WAIT_TIME' environment variable in launch configuration to modify the wait time (seconds).
Reason: 'con -block -timeout 60' is cancelled.
14:57:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}
fpga -file /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf
set bp_56_56_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_56_56_fsbl_bp
----------------End of Script----------------

14:57:17 ERROR : 'rst -system' is cancelled.
14:57:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

14:57:17 ERROR : 'rst -system' is cancelled.
14:57:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:57 INFO  : Jtag cable 'Digilent JTAG-HS2 210249B884D9' is selected.
14:57:57 INFO  : 'jtag frequency' command is executed.
14:57:57 INFO  : Sourcing of '/mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:57:57 INFO  : Context for 'APU' is selected.
14:57:57 INFO  : System reset is completed.
14:58:00 INFO  : 'after 3000' command is executed.
14:58:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}' command is executed.
14:58:05 INFO  : Device configured successfully with "/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit"
14:58:05 INFO  : Context for 'APU' is selected.
14:58:05 INFO  : Hardware design and registers information is loaded from '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa'.
14:58:05 INFO  : 'configparams force-mem-access 1' command is executed.
14:58:05 INFO  : Context for 'APU' is selected.
14:58:05 INFO  : Boot mode is read from the target.
14:58:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:58:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:58:05 INFO  : The application '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:58:05 INFO  : 'set bp_58_5_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:58:06 INFO  : 'con -block -timeout 60' command is executed.
14:58:06 INFO  : 'bpremove $bp_58_5_fsbl_bp' command is executed.
14:58:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:58:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:58:07 INFO  : The application '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf' is downloaded to processor 'psu_cortexa53_0'.
14:58:07 INFO  : 'configparams force-mem-access 0' command is executed.
14:58:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}
fpga -file /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf
set bp_58_5_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_58_5_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

14:58:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:58:07 INFO  : 'con' command is executed.
14:58:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:58:07 INFO  : Launch script is exported to file '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw_system/_ide/scripts/debugger_example_s_axi_rw-default.tcl'
15:03:47 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
15:03:58 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
15:04:35 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
15:05:29 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
15:05:53 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
15:06:20 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
15:06:25 INFO  : Disconnected from the channel tcfchan#3.
15:06:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:06:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:06:35 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:06:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:06:41 INFO  : Jtag cable 'Digilent JTAG-HS2 210249B884D9' is selected.
15:06:41 INFO  : 'jtag frequency' command is executed.
15:06:41 INFO  : Sourcing of '/mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:06:41 INFO  : Context for 'APU' is selected.
15:06:41 INFO  : System reset is completed.
15:06:44 INFO  : 'after 3000' command is executed.
15:06:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}' command is executed.
15:06:49 INFO  : Device configured successfully with "/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit"
15:06:49 INFO  : Context for 'APU' is selected.
15:06:49 INFO  : Hardware design and registers information is loaded from '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa'.
15:06:49 INFO  : 'configparams force-mem-access 1' command is executed.
15:06:49 INFO  : Context for 'APU' is selected.
15:06:49 INFO  : Boot mode is read from the target.
15:06:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:06:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:06:49 INFO  : The application '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:06:49 INFO  : 'set bp_6_49_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:06:49 INFO  : 'con -block -timeout 60' command is executed.
15:06:49 INFO  : 'bpremove $bp_6_49_fsbl_bp' command is executed.
15:06:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:06:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:06:50 INFO  : The application '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf' is downloaded to processor 'psu_cortexa53_0'.
15:06:50 INFO  : 'configparams force-mem-access 0' command is executed.
15:06:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}
fpga -file /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf
set bp_6_49_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_6_49_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:06:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:06:50 INFO  : 'con' command is executed.
15:06:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:06:50 INFO  : Launch script is exported to file '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw_system/_ide/scripts/debugger_example_s_axi_rw-default.tcl'
15:07:58 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
15:08:02 INFO  : Disconnected from the channel tcfchan#4.
15:08:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:03 INFO  : Jtag cable 'Digilent JTAG-HS2 210249B884D9' is selected.
15:08:03 INFO  : 'jtag frequency' command is executed.
15:08:03 INFO  : Sourcing of '/mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:08:03 INFO  : Context for 'APU' is selected.
15:08:03 INFO  : System reset is completed.
15:08:07 INFO  : 'after 3000' command is executed.
15:08:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}' command is executed.
15:08:11 INFO  : Device configured successfully with "/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit"
15:08:11 INFO  : Context for 'APU' is selected.
15:08:11 INFO  : Hardware design and registers information is loaded from '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa'.
15:08:11 INFO  : 'configparams force-mem-access 1' command is executed.
15:08:11 INFO  : Context for 'APU' is selected.
15:08:11 INFO  : Boot mode is read from the target.
15:08:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:08:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:08:12 INFO  : The application '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:08:12 INFO  : 'set bp_8_12_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:08:12 INFO  : 'con -block -timeout 60' command is executed.
15:08:12 INFO  : 'bpremove $bp_8_12_fsbl_bp' command is executed.
15:08:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:08:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:08:13 INFO  : The application '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf' is downloaded to processor 'psu_cortexa53_0'.
15:08:13 INFO  : 'configparams force-mem-access 0' command is executed.
15:08:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}
fpga -file /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf
set bp_8_12_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_8_12_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:08:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:08:13 INFO  : 'con' command is executed.
15:08:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:08:13 INFO  : Launch script is exported to file '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw_system/_ide/scripts/debugger_example_s_axi_rw-default.tcl'
15:08:29 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
15:08:34 INFO  : Disconnected from the channel tcfchan#5.
15:08:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:08:44 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:08:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:47 INFO  : Jtag cable 'Digilent JTAG-HS2 210249B884D9' is selected.
15:08:47 INFO  : 'jtag frequency' command is executed.
15:08:47 INFO  : Sourcing of '/mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:08:47 INFO  : Context for 'APU' is selected.
15:08:47 INFO  : System reset is completed.
15:08:50 INFO  : 'after 3000' command is executed.
15:08:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}' command is executed.
15:08:55 INFO  : Device configured successfully with "/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit"
15:08:55 INFO  : Context for 'APU' is selected.
15:08:55 INFO  : Hardware design and registers information is loaded from '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa'.
15:08:55 INFO  : 'configparams force-mem-access 1' command is executed.
15:08:55 INFO  : Context for 'APU' is selected.
15:08:55 INFO  : Boot mode is read from the target.
15:08:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:08:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:08:56 INFO  : The application '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:08:56 INFO  : 'set bp_8_56_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:08:56 INFO  : 'con -block -timeout 60' command is executed.
15:08:56 INFO  : 'bpremove $bp_8_56_fsbl_bp' command is executed.
15:08:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:08:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:08:57 INFO  : The application '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf' is downloaded to processor 'psu_cortexa53_0'.
15:08:57 INFO  : 'configparams force-mem-access 0' command is executed.
15:08:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}
fpga -file /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf
set bp_8_56_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_8_56_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:08:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:08:57 INFO  : 'con' command is executed.
15:08:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:08:57 INFO  : Launch script is exported to file '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw_system/_ide/scripts/debugger_example_s_axi_rw-default.tcl'
15:10:07 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
15:11:13 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
15:11:16 INFO  : Disconnected from the channel tcfchan#6.
15:11:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:20 INFO  : Jtag cable 'Digilent JTAG-HS2 210249B884D9' is selected.
15:11:20 INFO  : 'jtag frequency' command is executed.
15:11:20 INFO  : Sourcing of '/mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:11:20 INFO  : Context for 'APU' is selected.
15:11:20 INFO  : System reset is completed.
15:11:23 INFO  : 'after 3000' command is executed.
15:11:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:11:26 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:11:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}' command is executed.
15:11:31 INFO  : Device configured successfully with "/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit"
15:11:31 INFO  : Context for 'APU' is selected.
15:11:31 INFO  : Hardware design and registers information is loaded from '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa'.
15:11:31 INFO  : 'configparams force-mem-access 1' command is executed.
15:11:31 INFO  : Context for 'APU' is selected.
15:11:31 INFO  : Boot mode is read from the target.
15:11:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:11:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:11:32 INFO  : The application '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:11:32 INFO  : 'set bp_11_32_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:11:32 INFO  : 'con -block -timeout 60' command is executed.
15:11:32 INFO  : 'bpremove $bp_11_32_fsbl_bp' command is executed.
15:11:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:11:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:11:33 INFO  : The application '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf' is downloaded to processor 'psu_cortexa53_0'.
15:11:33 INFO  : 'configparams force-mem-access 0' command is executed.
15:11:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}
fpga -file /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf
set bp_11_32_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_11_32_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:11:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:11:33 INFO  : 'con' command is executed.
15:11:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:11:33 INFO  : Launch script is exported to file '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw_system/_ide/scripts/debugger_example_s_axi_rw-default.tcl'
15:13:21 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
15:13:28 INFO  : Disconnected from the channel tcfchan#7.
15:13:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:13:29 INFO  : Jtag cable 'Digilent JTAG-HS2 210249B884D9' is selected.
15:13:29 INFO  : 'jtag frequency' command is executed.
15:13:29 INFO  : Sourcing of '/mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:13:29 INFO  : Context for 'APU' is selected.
15:13:29 INFO  : System reset is completed.
15:13:32 INFO  : 'after 3000' command is executed.
15:13:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}' command is executed.
15:13:37 INFO  : Device configured successfully with "/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit"
15:13:37 INFO  : Context for 'APU' is selected.
15:13:37 INFO  : Hardware design and registers information is loaded from '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa'.
15:13:37 INFO  : 'configparams force-mem-access 1' command is executed.
15:13:37 INFO  : Context for 'APU' is selected.
15:13:37 INFO  : Boot mode is read from the target.
15:13:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:13:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:13:38 INFO  : The application '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:13:38 INFO  : 'set bp_13_38_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:13:38 INFO  : 'con -block -timeout 60' command is executed.
15:13:38 INFO  : 'bpremove $bp_13_38_fsbl_bp' command is executed.
15:13:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:13:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:13:39 INFO  : The application '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf' is downloaded to processor 'psu_cortexa53_0'.
15:13:39 INFO  : 'configparams force-mem-access 0' command is executed.
15:13:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}
fpga -file /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf
set bp_13_38_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_13_38_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:13:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:13:39 INFO  : 'con' command is executed.
15:13:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:13:39 INFO  : Launch script is exported to file '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw_system/_ide/scripts/debugger_example_s_axi_rw-default.tcl'
15:18:03 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
15:18:08 INFO  : Disconnected from the channel tcfchan#8.
15:18:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:09 INFO  : Jtag cable 'Digilent JTAG-HS2 210249B884D9' is selected.
15:18:09 INFO  : 'jtag frequency' command is executed.
15:18:09 INFO  : Sourcing of '/mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:18:09 INFO  : Context for 'APU' is selected.
15:18:09 INFO  : System reset is completed.
15:18:12 INFO  : 'after 3000' command is executed.
15:18:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}' command is executed.
15:18:14 ERROR : 'fpga -file /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit' is cancelled.
15:18:14 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: 'fpga -file /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit' is cancelled.
15:18:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

15:18:14 ERROR : 'fpga -file /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit' is cancelled.
15:18:17 INFO  : Jtag cable 'Digilent JTAG-HS2 210249B884D9' is selected.
15:18:17 INFO  : 'jtag frequency' command is executed.
15:18:17 INFO  : Sourcing of '/mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:18:17 INFO  : Context for 'APU' is selected.
15:18:17 INFO  : System reset is completed.
15:18:20 INFO  : 'after 3000' command is executed.
15:18:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}' command is executed.
15:18:23 ERROR : 'fpga -file /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit' is cancelled.
15:18:23 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: 'fpga -file /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit' is cancelled.
15:18:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

15:18:23 ERROR : 'fpga -file /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit' is cancelled.
15:19:43 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
15:19:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:19:45 INFO  : Jtag cable 'Digilent JTAG-HS2 210249B884D9' is selected.
15:19:45 INFO  : 'jtag frequency' command is executed.
15:19:45 INFO  : Sourcing of '/mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:19:45 INFO  : Context for 'APU' is selected.
15:19:45 INFO  : System reset is completed.
15:19:48 INFO  : 'after 3000' command is executed.
15:19:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}' command is executed.
15:19:53 INFO  : Device configured successfully with "/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit"
15:19:53 INFO  : Context for 'APU' is selected.
15:19:53 INFO  : Hardware design and registers information is loaded from '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa'.
15:19:53 INFO  : 'configparams force-mem-access 1' command is executed.
15:19:53 INFO  : Context for 'APU' is selected.
15:19:53 INFO  : Boot mode is read from the target.
15:19:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:19:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:19:54 INFO  : The application '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:19:54 INFO  : 'set bp_19_54_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:19:55 INFO  : 'con -block -timeout 60' command is executed.
15:19:55 INFO  : 'bpremove $bp_19_54_fsbl_bp' command is executed.
15:19:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:19:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:19:56 INFO  : The application '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf' is downloaded to processor 'psu_cortexa53_0'.
15:19:56 INFO  : 'configparams force-mem-access 0' command is executed.
15:19:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}
fpga -file /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf
set bp_19_54_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_19_54_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:19:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:19:56 INFO  : 'con' command is executed.
15:19:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:19:56 INFO  : Launch script is exported to file '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw_system/_ide/scripts/debugger_example_s_axi_rw-default.tcl'
15:24:44 INFO  : Disconnected from the channel tcfchan#9.
15:24:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:24:54 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:24:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:56 INFO  : Jtag cable 'Digilent JTAG-HS2 210249B884D9' is selected.
15:24:56 INFO  : 'jtag frequency' command is executed.
15:24:56 INFO  : Sourcing of '/mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:24:56 INFO  : Context for 'APU' is selected.
15:24:56 INFO  : System reset is completed.
15:24:59 INFO  : 'after 3000' command is executed.
15:24:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}' command is executed.
15:25:04 INFO  : Device configured successfully with "/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit"
15:25:04 INFO  : Context for 'APU' is selected.
15:25:04 INFO  : Hardware design and registers information is loaded from '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa'.
15:25:04 INFO  : 'configparams force-mem-access 1' command is executed.
15:25:04 INFO  : Context for 'APU' is selected.
15:25:04 INFO  : Boot mode is read from the target.
15:25:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:25:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:25:05 INFO  : The application '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:25:05 INFO  : 'set bp_25_5_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:25:06 INFO  : 'con -block -timeout 60' command is executed.
15:25:06 INFO  : 'bpremove $bp_25_5_fsbl_bp' command is executed.
15:25:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:25:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:25:07 INFO  : The application '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf' is downloaded to processor 'psu_cortexa53_0'.
15:25:07 INFO  : 'configparams force-mem-access 0' command is executed.
15:25:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}
fpga -file /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf
set bp_25_5_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_25_5_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:25:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:25:07 INFO  : 'con' command is executed.
15:25:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:25:07 INFO  : Launch script is exported to file '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw_system/_ide/scripts/debugger_example_s_axi_rw-default.tcl'
15:33:43 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
15:34:23 INFO  : Disconnected from the channel tcfchan#10.
15:34:46 DEBUG : Logs will be stored at '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/IDE.log'.
15:34:47 INFO  : Launching XSCT server: xsct -n  -interactive /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/temp_xsdb_launch_script.tcl
15:34:48 INFO  : Registering command handlers for Vitis TCF services
15:34:48 INFO  : Platform repository initialization has completed.
15:34:49 INFO  : XSCT server has started successfully.
15:34:49 INFO  : plnx-install-location is set to ''
15:34:49 INFO  : Successfully done setting XSCT server connection channel  
15:34:49 INFO  : Successfully done setting workspace for the tool. 
15:34:49 INFO  : Successfully done query RDI_DATADIR 
15:37:06 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
15:37:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:37:22 INFO  : Jtag cable 'Digilent JTAG-HS2 210249B884D9' is selected.
15:37:22 INFO  : 'jtag frequency' command is executed.
15:37:22 INFO  : Sourcing of '/mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:37:22 INFO  : Context for 'APU' is selected.
15:37:22 INFO  : System reset is completed.
15:37:25 INFO  : 'after 3000' command is executed.
15:37:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}' command is executed.
15:37:30 INFO  : Device configured successfully with "/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit"
15:37:30 INFO  : Context for 'APU' is selected.
15:37:30 INFO  : Hardware design and registers information is loaded from '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa'.
15:37:30 INFO  : 'configparams force-mem-access 1' command is executed.
15:37:30 INFO  : Context for 'APU' is selected.
15:37:30 INFO  : Boot mode is read from the target.
15:37:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:37:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:37:31 INFO  : The application '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:37:31 INFO  : 'set bp_37_31_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:37:31 INFO  : 'con -block -timeout 60' command is executed.
15:37:31 INFO  : 'bpremove $bp_37_31_fsbl_bp' command is executed.
15:37:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:37:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:37:32 INFO  : The application '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf' is downloaded to processor 'psu_cortexa53_0'.
15:37:32 INFO  : 'configparams force-mem-access 0' command is executed.
15:37:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}
fpga -file /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf
set bp_37_31_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_37_31_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:37:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:37:32 INFO  : 'con' command is executed.
15:37:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:37:32 INFO  : Launch script is exported to file '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw_system/_ide/scripts/debugger_example_s_axi_rw-default.tcl'
15:44:51 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
15:45:11 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
15:45:13 INFO  : Disconnected from the channel tcfchan#1.
15:45:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:45:15 INFO  : Jtag cable 'Digilent JTAG-HS2 210249B884D9' is selected.
15:45:15 INFO  : 'jtag frequency' command is executed.
15:45:15 INFO  : Sourcing of '/mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:45:15 INFO  : Context for 'APU' is selected.
15:45:15 INFO  : System reset is completed.
15:45:18 INFO  : 'after 3000' command is executed.
15:45:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}' command is executed.
15:45:23 INFO  : Device configured successfully with "/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit"
15:45:23 INFO  : Context for 'APU' is selected.
15:45:33 INFO  : Hardware design and registers information is loaded from '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa'.
15:45:33 INFO  : 'configparams force-mem-access 1' command is executed.
15:45:33 INFO  : Context for 'APU' is selected.
15:45:33 INFO  : Boot mode is read from the target.
15:45:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:45:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:45:34 INFO  : The application '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:45:34 INFO  : 'set bp_45_34_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:45:34 INFO  : 'con -block -timeout 60' command is executed.
15:45:34 INFO  : 'bpremove $bp_45_34_fsbl_bp' command is executed.
15:45:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:45:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:45:35 INFO  : The application '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf' is downloaded to processor 'psu_cortexa53_0'.
15:45:35 INFO  : 'configparams force-mem-access 0' command is executed.
15:45:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}
fpga -file /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf
set bp_45_34_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_45_34_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:45:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:45:35 INFO  : 'con' command is executed.
15:45:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:45:35 INFO  : Launch script is exported to file '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw_system/_ide/scripts/debugger_example_s_axi_rw-default.tcl'
15:46:34 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
15:47:00 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
15:47:24 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
15:47:35 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
15:48:28 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
15:48:51 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
15:48:53 INFO  : Disconnected from the channel tcfchan#2.
15:48:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:58 INFO  : Jtag cable 'Digilent JTAG-HS2 210249B884D9' is selected.
15:48:58 INFO  : 'jtag frequency' command is executed.
15:48:58 INFO  : Sourcing of '/mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:48:58 INFO  : Context for 'APU' is selected.
15:48:58 INFO  : System reset is completed.
15:49:01 INFO  : 'after 3000' command is executed.
15:49:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:49:04 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:49:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}' command is executed.
15:49:09 INFO  : Device configured successfully with "/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit"
15:49:09 INFO  : Context for 'APU' is selected.
15:49:19 INFO  : Hardware design and registers information is loaded from '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa'.
15:49:19 INFO  : 'configparams force-mem-access 1' command is executed.
15:49:19 INFO  : Context for 'APU' is selected.
15:49:19 INFO  : Boot mode is read from the target.
15:49:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:49:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:49:19 INFO  : The application '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:49:19 INFO  : 'set bp_49_19_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:49:20 INFO  : 'con -block -timeout 60' command is executed.
15:49:20 INFO  : 'bpremove $bp_49_19_fsbl_bp' command is executed.
15:49:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:49:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:49:21 INFO  : The application '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf' is downloaded to processor 'psu_cortexa53_0'.
15:49:21 INFO  : 'configparams force-mem-access 0' command is executed.
15:49:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}
fpga -file /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf
set bp_49_19_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_49_19_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:49:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:49:21 INFO  : 'con' command is executed.
15:49:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:49:21 INFO  : Launch script is exported to file '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw_system/_ide/scripts/debugger_example_s_axi_rw-default.tcl'
15:50:01 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
15:50:47 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
15:50:50 INFO  : Disconnected from the channel tcfchan#3.
15:50:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:51:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:51:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:51:01 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:51:01 INFO  : Jtag cable 'Digilent JTAG-HS2 210249B884D9' is selected.
15:51:01 INFO  : 'jtag frequency' command is executed.
15:51:01 INFO  : Sourcing of '/mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:51:01 INFO  : Context for 'APU' is selected.
15:51:01 INFO  : System reset is completed.
15:51:04 INFO  : 'after 3000' command is executed.
15:51:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}' command is executed.
15:51:09 INFO  : Device configured successfully with "/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit"
15:51:09 INFO  : Context for 'APU' is selected.
15:51:19 INFO  : Hardware design and registers information is loaded from '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa'.
15:51:19 INFO  : 'configparams force-mem-access 1' command is executed.
15:51:19 INFO  : Context for 'APU' is selected.
15:51:19 INFO  : Boot mode is read from the target.
15:51:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:51:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:51:20 INFO  : The application '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:51:20 INFO  : 'set bp_51_20_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:51:20 INFO  : 'con -block -timeout 60' command is executed.
15:51:20 INFO  : 'bpremove $bp_51_20_fsbl_bp' command is executed.
15:51:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:51:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:51:21 INFO  : The application '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf' is downloaded to processor 'psu_cortexa53_0'.
15:51:21 INFO  : 'configparams force-mem-access 0' command is executed.
15:51:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}
fpga -file /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf
set bp_51_20_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_51_20_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:51:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:51:21 INFO  : 'con' command is executed.
15:51:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:51:21 INFO  : Launch script is exported to file '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw_system/_ide/scripts/debugger_example_s_axi_rw-default.tcl'
15:51:39 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
15:51:42 INFO  : Disconnected from the channel tcfchan#4.
15:51:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:51:44 INFO  : Jtag cable 'Digilent JTAG-HS2 210249B884D9' is selected.
15:51:44 INFO  : 'jtag frequency' command is executed.
15:51:44 INFO  : Sourcing of '/mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:51:44 INFO  : Context for 'APU' is selected.
15:51:44 INFO  : System reset is completed.
15:51:47 INFO  : 'after 3000' command is executed.
15:51:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}' command is executed.
15:51:52 INFO  : Device configured successfully with "/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit"
15:51:52 INFO  : Context for 'APU' is selected.
15:52:01 INFO  : Hardware design and registers information is loaded from '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa'.
15:52:01 INFO  : 'configparams force-mem-access 1' command is executed.
15:52:01 INFO  : Context for 'APU' is selected.
15:52:01 INFO  : Boot mode is read from the target.
15:52:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:52:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:52:02 INFO  : The application '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:52:02 INFO  : 'set bp_52_2_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:52:02 INFO  : 'con -block -timeout 60' command is executed.
15:52:02 INFO  : 'bpremove $bp_52_2_fsbl_bp' command is executed.
15:52:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:52:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:52:03 INFO  : The application '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf' is downloaded to processor 'psu_cortexa53_0'.
15:52:03 INFO  : 'configparams force-mem-access 0' command is executed.
15:52:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}
fpga -file /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf
set bp_52_2_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_52_2_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:52:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:52:03 INFO  : 'con' command is executed.
15:52:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:52:03 INFO  : Launch script is exported to file '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw_system/_ide/scripts/debugger_example_s_axi_rw-default.tcl'
15:55:45 INFO  : Projects exported to '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis_export_archive.ide.zip'
16:01:15 INFO  : Disconnected from the channel tcfchan#5.
13:49:29 DEBUG : Logs will be stored at 'C:/Users/ilili/Downloads/template2/template/vitis/IDE.log'.
13:49:30 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\ilili\Downloads\template2\template\vitis\temp_xsdb_launch_script.tcl
13:49:36 WARN  : Failed to identify the type of project 'RemoteSystemsTempFiles'. Skipping...
13:49:36 WARN  : The following projects could not be identified as Vitis projects and will not be managed by the tool:
	RemoteSystemsTempFiles
13:49:36 INFO  : XSCT server has started successfully.
13:49:36 INFO  : plnx-install-location is set to ''
13:49:36 INFO  : Successfully done setting XSCT server connection channel  
13:49:37 INFO  : Platform repository initialization has completed.
13:49:37 INFO  : Registering command handlers for Vitis TCF services
13:49:38 INFO  : Successfully done setting workspace for the tool. 
13:49:38 INFO  : Successfully done query RDI_DATADIR 
13:54:10 INFO  : Result from executing command 'getProjects': Example_Template
13:54:10 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
13:54:12 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
13:54:31 INFO  : Updating application flags with new BSP settings...
13:54:31 ERROR : Failed to update application flags from BSP for 'Example_s_axi_rw'. Reason:  Os Description not found for standalone  7.7
java.lang.RuntimeException:  Os Description not found for standalone  7.7
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:806) ~[com.xilinx.sdk.sw_1.0.0.202210132147.jar:?]
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1160) ~[com.xilinx.sdx.sw_1.0.0.202210132147.jar:?]
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54) ~[com.xilinx.sdx.sdk.core_1.0.0.202210132147.jar:?]
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46) ~[com.xilinx.sdx.sdk.core_1.0.0.202210132147.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215) ~[com.xilinx.sdx.sdk.core_1.0.0.202210132147.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99) [com.xilinx.sdx.sdk.core_1.0.0.202210132147.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48) [com.xilinx.sdx.sdk.core_1.0.0.202210132147.jar:?]
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91) [com.xilinx.sdk.managedbuilder_1.0.0.202210132147.jar:?]
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40) [com.xilinx.sdk.managedbuilder_1.0.0.202210132147.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) [org.eclipse.equinox.common_3.11.0.v20200206-0817.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) [org.eclipse.equinox.common_3.11.0.v20200206-0817.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291) [org.eclipse.ui.ide_3.17.0.v20200217-1511.jar:?]
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63) [org.eclipse.core.jobs_3.10.700.v20200106-1020.jar:?]
13:54:44 INFO  : The hardware specification used by project 'Example_s_axi_rw' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
13:54:44 INFO  : The file 'C:\Users\ilili\Downloads\template2\template\vitis\Example_s_axi_rw\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
13:54:44 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\ilili\Downloads\template2\template\vitis\Example_s_axi_rw\_ide\bitstream' in project 'Example_s_axi_rw'.
13:54:44 INFO  : The file 'C:\Users\ilili\Downloads\template2\template\vitis\Example_s_axi_rw\_ide\psinit\psu_init.tcl' stored in project is removed.
13:54:45 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\ilili\Downloads\template2\template\vitis\Example_s_axi_rw\_ide\psinit' in project 'Example_s_axi_rw'.
13:54:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:54:50 INFO  : Jtag cable 'Digilent JTAG-HS2 210249BAA111' is selected.
13:54:50 INFO  : 'jtag frequency' command is executed.
13:54:50 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:54:50 INFO  : Context for 'APU' is selected.
13:54:50 INFO  : System reset is completed.
13:54:53 INFO  : 'after 3000' command is executed.
13:54:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BAA111" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BAA111-14710093-0"}' command is executed.
13:54:58 INFO  : Device configured successfully with "C:/Users/ilili/Downloads/template2/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit"
13:54:59 INFO  : Context for 'APU' is selected.
13:54:59 INFO  : Hardware design and registers information is loaded from 'C:/Users/ilili/Downloads/template2/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa'.
13:54:59 INFO  : 'configparams force-mem-access 1' command is executed.
13:54:59 INFO  : Context for 'APU' is selected.
13:54:59 INFO  : Boot mode is read from the target.
13:54:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:54:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:55:00 INFO  : The application 'C:/Users/ilili/Downloads/template2/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:55:01 INFO  : 'set bp_55_0_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:55:01 INFO  : 'con -block -timeout 60' command is executed.
13:55:01 INFO  : 'bpremove $bp_55_0_fsbl_bp' command is executed.
13:55:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:55:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:55:02 INFO  : The application 'C:/Users/ilili/Downloads/template2/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf' is downloaded to processor 'psu_cortexa53_0'.
13:55:02 INFO  : 'configparams force-mem-access 0' command is executed.
13:55:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BAA111" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BAA111-14710093-0"}
fpga -file C:/Users/ilili/Downloads/template2/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ilili/Downloads/template2/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ilili/Downloads/template2/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf
set bp_55_0_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_55_0_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ilili/Downloads/template2/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:55:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:55:03 INFO  : 'con' command is executed.
13:55:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:55:03 INFO  : Launch script is exported to file 'C:\Users\ilili\Downloads\template2\template\vitis\Example_s_axi_rw_system\_ide\scripts\debugger_example_s_axi_rw-default.tcl'
13:55:50 INFO  : Disconnected from the channel tcfchan#2.
13:55:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:56:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:56:00 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:56:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:56:33 INFO  : Jtag cable 'Digilent JTAG-HS2 210249BAA111' is selected.
13:56:33 INFO  : 'jtag frequency' command is executed.
13:56:33 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:56:33 INFO  : Context for 'APU' is selected.
13:56:34 INFO  : System reset is completed.
13:56:37 INFO  : 'after 3000' command is executed.
13:56:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BAA111" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BAA111-14710093-0"}' command is executed.
13:56:41 INFO  : Device configured successfully with "C:/Users/ilili/Downloads/template2/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit"
13:56:41 INFO  : Context for 'APU' is selected.
13:56:42 INFO  : Hardware design and registers information is loaded from 'C:/Users/ilili/Downloads/template2/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa'.
13:56:42 INFO  : 'configparams force-mem-access 1' command is executed.
13:56:42 INFO  : Context for 'APU' is selected.
13:56:42 INFO  : Boot mode is read from the target.
13:56:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:56:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:56:42 INFO  : The application 'C:/Users/ilili/Downloads/template2/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:56:42 INFO  : 'set bp_56_42_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:56:43 INFO  : 'con -block -timeout 60' command is executed.
13:56:43 INFO  : 'bpremove $bp_56_42_fsbl_bp' command is executed.
13:56:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:56:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:56:45 INFO  : The application 'C:/Users/ilili/Downloads/template2/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf' is downloaded to processor 'psu_cortexa53_0'.
13:56:45 INFO  : 'configparams force-mem-access 0' command is executed.
13:56:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BAA111" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BAA111-14710093-0"}
fpga -file C:/Users/ilili/Downloads/template2/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ilili/Downloads/template2/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ilili/Downloads/template2/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf
set bp_56_42_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_56_42_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/ilili/Downloads/template2/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:56:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:56:45 INFO  : 'con' command is executed.
13:56:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:56:45 INFO  : Launch script is exported to file 'C:\Users\ilili\Downloads\template2\template\vitis\Example_s_axi_rw_system\_ide\scripts\debugger_example_s_axi_rw-default.tcl'
13:59:24 INFO  : Disconnected from the channel tcfchan#3.
12:46:17 DEBUG : Logs will be stored at 'C:/SoCDesign/09Final/vitis/IDE.log'.
12:46:17 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\SoCDesign\09Final\vitis\temp_xsdb_launch_script.tcl
12:46:21 INFO  : XSCT server has started successfully.
12:46:21 INFO  : plnx-install-location is set to ''
12:46:21 INFO  : Successfully done setting XSCT server connection channel  
12:46:21 INFO  : Successfully done setting workspace for the tool. 
12:47:40 DEBUG : Logs will be stored at 'C:/SoCDesign/09Final/vitis/IDE.log'.
12:50:00 DEBUG : Logs will be stored at 'C:/SoCDesign/09Final/vitis/IDE.log'.
12:52:36 DEBUG : Logs will be stored at 'C:/SoCDesign/Final/vitis/IDE.log'.
12:52:36 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\SoCDesign\Final\vitis\temp_xsdb_launch_script.tcl
12:52:42 INFO  : XSCT server has started successfully.
12:52:42 INFO  : Successfully done setting XSCT server connection channel  
12:52:42 INFO  : plnx-install-location is set to ''
12:52:42 INFO  : Successfully done setting workspace for the tool. 
12:52:43 INFO  : Platform repository initialization has completed.
12:52:43 INFO  : Successfully done query RDI_DATADIR 
12:52:43 INFO  : Registering command handlers for Vitis TCF services
12:54:08 INFO  : Result from executing command 'getProjects': Example_Template
12:54:08 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202220_1|C:/Xilinx2022/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx2022/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx2022/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
12:54:09 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
12:54:17 INFO  : Updating application flags with new BSP settings...
12:54:17 ERROR : Failed to update application flags from BSP for 'Example_s_axi_rw'. Reason:  Os Description not found for standalone  7.7
java.lang.RuntimeException:  Os Description not found for standalone  7.7
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:806) ~[com.xilinx.sdk.sw_1.0.0.202210132147.jar:?]
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1160) ~[com.xilinx.sdx.sw_1.0.0.202210132147.jar:?]
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54) ~[com.xilinx.sdx.sdk.core_1.0.0.202210132147.jar:?]
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46) ~[com.xilinx.sdx.sdk.core_1.0.0.202210132147.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215) ~[com.xilinx.sdx.sdk.core_1.0.0.202210132147.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99) [com.xilinx.sdx.sdk.core_1.0.0.202210132147.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48) [com.xilinx.sdx.sdk.core_1.0.0.202210132147.jar:?]
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91) [com.xilinx.sdk.managedbuilder_1.0.0.202210132147.jar:?]
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40) [com.xilinx.sdk.managedbuilder_1.0.0.202210132147.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) [org.eclipse.equinox.common_3.11.0.v20200206-0817.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) [org.eclipse.equinox.common_3.11.0.v20200206-0817.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291) [org.eclipse.ui.ide_3.17.0.v20200217-1511.jar:?]
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63) [org.eclipse.core.jobs_3.10.700.v20200106-1020.jar:?]
12:54:48 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
12:54:48 INFO  : Updating application flags with new BSP settings...
12:54:48 ERROR : Failed to update application flags from BSP for 'Example_s_axi_rw'. Reason:  Os Description not found for standalone  7.7
java.lang.RuntimeException:  Os Description not found for standalone  7.7
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:806) ~[com.xilinx.sdk.sw_1.0.0.202210132147.jar:?]
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1160) ~[com.xilinx.sdx.sw_1.0.0.202210132147.jar:?]
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54) ~[com.xilinx.sdx.sdk.core_1.0.0.202210132147.jar:?]
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46) ~[com.xilinx.sdx.sdk.core_1.0.0.202210132147.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215) ~[com.xilinx.sdx.sdk.core_1.0.0.202210132147.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99) [com.xilinx.sdx.sdk.core_1.0.0.202210132147.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48) [com.xilinx.sdx.sdk.core_1.0.0.202210132147.jar:?]
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91) [com.xilinx.sdk.managedbuilder_1.0.0.202210132147.jar:?]
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40) [com.xilinx.sdk.managedbuilder_1.0.0.202210132147.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) [org.eclipse.equinox.common_3.11.0.v20200206-0817.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) [org.eclipse.equinox.common_3.11.0.v20200206-0817.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291) [org.eclipse.ui.ide_3.17.0.v20200217-1511.jar:?]
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63) [org.eclipse.core.jobs_3.10.700.v20200106-1020.jar:?]
