# Generated by Yosys 0.21+10 (git sha1 558018522, clang 14.0.0 -fPIC -Os)
autoidx 150
attribute \src "verilog/bsg_multiply_array_pipelined.v:68.1-84.10"
module \bsg_adder_ripple_carry_width_p16
  attribute \src "verilog/bsg_multiply_array_pipelined.v:76.16-76.19"
  wire width 16 input 1 \a_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:77.16-77.19"
  wire width 16 input 2 \b_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:79.10-79.13"
  wire output 4 \c_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:78.17-78.20"
  wire width 16 output 3 \s_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:82.25-82.34"
  cell $add $add$verilog/bsg_multiply_array_pipelined.v:82$17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 17
    connect \A \a_i
    connect \B \b_i
    connect \Y { \c_o \s_o }
  end
end
attribute \src "verilog/bsg_multiply_array_pipelined.v:36.1-64.10"
module \bsg_and_width_p16
  attribute \src "verilog/bsg_multiply_array_pipelined.v:43.16-43.19"
  wire width 16 input 1 \a_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:44.16-44.19"
  wire width 16 input 2 \b_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:45.17-45.18"
  wire width 16 output 3 \o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:47.18-47.35"
  cell $and $and$verilog/bsg_multiply_array_pipelined.v:47$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [15]
    connect \B \b_i [15]
    connect \Y \o [15]
  end
  attribute \src "verilog/bsg_multiply_array_pipelined.v:48.18-48.35"
  cell $and $and$verilog/bsg_multiply_array_pipelined.v:48$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [14]
    connect \B \b_i [14]
    connect \Y \o [14]
  end
  attribute \src "verilog/bsg_multiply_array_pipelined.v:49.18-49.35"
  cell $and $and$verilog/bsg_multiply_array_pipelined.v:49$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [13]
    connect \B \b_i [13]
    connect \Y \o [13]
  end
  attribute \src "verilog/bsg_multiply_array_pipelined.v:50.18-50.35"
  cell $and $and$verilog/bsg_multiply_array_pipelined.v:50$4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [12]
    connect \B \b_i [12]
    connect \Y \o [12]
  end
  attribute \src "verilog/bsg_multiply_array_pipelined.v:51.18-51.35"
  cell $and $and$verilog/bsg_multiply_array_pipelined.v:51$5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [11]
    connect \B \b_i [11]
    connect \Y \o [11]
  end
  attribute \src "verilog/bsg_multiply_array_pipelined.v:52.18-52.35"
  cell $and $and$verilog/bsg_multiply_array_pipelined.v:52$6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [10]
    connect \B \b_i [10]
    connect \Y \o [10]
  end
  attribute \src "verilog/bsg_multiply_array_pipelined.v:53.17-53.32"
  cell $and $and$verilog/bsg_multiply_array_pipelined.v:53$7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [9]
    connect \B \b_i [9]
    connect \Y \o [9]
  end
  attribute \src "verilog/bsg_multiply_array_pipelined.v:54.17-54.32"
  cell $and $and$verilog/bsg_multiply_array_pipelined.v:54$8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [8]
    connect \B \b_i [8]
    connect \Y \o [8]
  end
  attribute \src "verilog/bsg_multiply_array_pipelined.v:55.17-55.32"
  cell $and $and$verilog/bsg_multiply_array_pipelined.v:55$9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [7]
    connect \B \b_i [7]
    connect \Y \o [7]
  end
  attribute \src "verilog/bsg_multiply_array_pipelined.v:56.17-56.32"
  cell $and $and$verilog/bsg_multiply_array_pipelined.v:56$10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [6]
    connect \B \b_i [6]
    connect \Y \o [6]
  end
  attribute \src "verilog/bsg_multiply_array_pipelined.v:57.17-57.32"
  cell $and $and$verilog/bsg_multiply_array_pipelined.v:57$11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [5]
    connect \B \b_i [5]
    connect \Y \o [5]
  end
  attribute \src "verilog/bsg_multiply_array_pipelined.v:58.17-58.32"
  cell $and $and$verilog/bsg_multiply_array_pipelined.v:58$12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [4]
    connect \B \b_i [4]
    connect \Y \o [4]
  end
  attribute \src "verilog/bsg_multiply_array_pipelined.v:59.17-59.32"
  cell $and $and$verilog/bsg_multiply_array_pipelined.v:59$13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [3]
    connect \B \b_i [3]
    connect \Y \o [3]
  end
  attribute \src "verilog/bsg_multiply_array_pipelined.v:60.17-60.32"
  cell $and $and$verilog/bsg_multiply_array_pipelined.v:60$14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [2]
    connect \B \b_i [2]
    connect \Y \o [2]
  end
  attribute \src "verilog/bsg_multiply_array_pipelined.v:61.17-61.32"
  cell $and $and$verilog/bsg_multiply_array_pipelined.v:61$15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [1]
    connect \B \b_i [1]
    connect \Y \o [1]
  end
  attribute \src "verilog/bsg_multiply_array_pipelined.v:62.17-62.32"
  cell $and $and$verilog/bsg_multiply_array_pipelined.v:62$16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [0]
    connect \B \b_i [0]
    connect \Y \o [0]
  end
end
attribute \src "verilog/bsg_multiply_array_pipelined.v:1529.1-1910.10"
module \bsg_mul_array
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1602.37-1602.59"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_1
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1605.3-1605.26"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_10
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1605.27-1605.50"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_11
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1605.51-1605.74"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_12
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1606.3-1606.26"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_13
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1606.27-1606.50"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_14
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1606.51-1606.74"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_15
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1606.75-1606.98"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_16
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1607.3-1607.26"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_17
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1607.27-1607.50"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_18
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1607.51-1607.74"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_19
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1602.60-1602.82"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_2
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1608.3-1608.26"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_20
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1608.27-1608.50"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_21
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1608.51-1608.74"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_22
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1609.3-1609.26"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_23
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1609.27-1609.50"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_24
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1609.51-1609.74"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_25
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1609.75-1609.98"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_26
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1610.3-1610.26"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_27
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1610.27-1610.50"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_28
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1610.51-1610.74"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_29
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1603.3-1603.25"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_3
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1611.3-1611.26"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_30
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1611.27-1611.50"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_31
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1611.51-1611.74"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_32
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1603.26-1603.48"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_4
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1603.49-1603.71"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_5
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1603.72-1603.94"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_6
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1604.3-1604.25"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_7
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1604.26-1604.48"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_8
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1604.49-1604.71"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_9
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1539.16-1539.19"
  wire width 16 input 4 \a_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1613.16-1613.19"
  wire width 224 \a_r
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1540.16-1540.19"
  wire width 16 input 5 \b_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1613.20-1613.23"
  wire width 224 \b_r
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1614.15-1614.18"
  wire width 14 \c_r
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1542.9-1542.14"
  wire input 1 \clk_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1541.17-1541.18"
  wire width 32 output 6 \o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1612.15-1612.18"
  wire width 16 \pp0
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1602.20-1602.36"
  wire \prod_accum_0__0_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1602.3-1602.19"
  wire \prod_accum_0__1_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1588.21-1588.38"
  wire \prod_accum_10__0_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1586.3-1586.21"
  wire \prod_accum_10__10_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1585.75-1585.93"
  wire \prod_accum_10__11_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1588.3-1588.20"
  wire \prod_accum_10__1_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1587.75-1587.92"
  wire \prod_accum_10__2_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1587.57-1587.74"
  wire \prod_accum_10__3_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1587.39-1587.56"
  wire \prod_accum_10__4_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1587.21-1587.38"
  wire \prod_accum_10__5_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1587.3-1587.20"
  wire \prod_accum_10__6_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1586.58-1586.75"
  wire \prod_accum_10__7_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1586.40-1586.57"
  wire \prod_accum_10__8_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1586.22-1586.39"
  wire \prod_accum_10__9_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1585.57-1585.74"
  wire \prod_accum_11__0_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1583.22-1583.40"
  wire \prod_accum_11__10_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1583.3-1583.21"
  wire \prod_accum_11__11_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1582.75-1582.93"
  wire \prod_accum_11__12_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1585.39-1585.56"
  wire \prod_accum_11__1_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1585.21-1585.38"
  wire \prod_accum_11__2_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1585.3-1585.20"
  wire \prod_accum_11__3_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1584.57-1584.74"
  wire \prod_accum_11__4_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1584.39-1584.56"
  wire \prod_accum_11__5_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1584.21-1584.38"
  wire \prod_accum_11__6_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1584.3-1584.20"
  wire \prod_accum_11__7_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1583.59-1583.76"
  wire \prod_accum_11__8_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1583.41-1583.58"
  wire \prod_accum_11__9_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1582.57-1582.74"
  wire \prod_accum_12__0_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1580.22-1580.40"
  wire \prod_accum_12__10_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1580.3-1580.21"
  wire \prod_accum_12__11_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1579.76-1579.94"
  wire \prod_accum_12__12_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1579.57-1579.75"
  wire \prod_accum_12__13_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1582.39-1582.56"
  wire \prod_accum_12__1_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1582.21-1582.38"
  wire \prod_accum_12__2_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1582.3-1582.20"
  wire \prod_accum_12__3_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1581.57-1581.74"
  wire \prod_accum_12__4_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1581.39-1581.56"
  wire \prod_accum_12__5_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1581.21-1581.38"
  wire \prod_accum_12__6_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1581.3-1581.20"
  wire \prod_accum_12__7_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1580.59-1580.76"
  wire \prod_accum_12__8_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1580.41-1580.58"
  wire \prod_accum_12__9_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1579.39-1579.56"
  wire \prod_accum_13__0_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1577.22-1577.40"
  wire \prod_accum_13__10_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1577.3-1577.21"
  wire \prod_accum_13__11_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1576.60-1576.78"
  wire \prod_accum_13__12_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1576.41-1576.59"
  wire \prod_accum_13__13_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1576.22-1576.40"
  wire \prod_accum_13__14_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1579.21-1579.38"
  wire \prod_accum_13__1_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1579.3-1579.20"
  wire \prod_accum_13__2_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1578.57-1578.74"
  wire \prod_accum_13__3_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1578.39-1578.56"
  wire \prod_accum_13__4_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1578.21-1578.38"
  wire \prod_accum_13__5_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1578.3-1578.20"
  wire \prod_accum_13__6_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1577.77-1577.94"
  wire \prod_accum_13__7_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1577.59-1577.76"
  wire \prod_accum_13__8_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1577.41-1577.58"
  wire \prod_accum_13__9_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1576.3-1576.21"
  attribute \unused_bits "0"
  wire \prod_accum_14__15_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1601.54-1601.70"
  wire \prod_accum_1__0_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1601.37-1601.53"
  wire \prod_accum_1__1_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1601.20-1601.36"
  wire \prod_accum_1__2_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1601.3-1601.19"
  wire \prod_accum_2__0_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1600.71-1600.87"
  wire \prod_accum_2__1_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1600.54-1600.70"
  wire \prod_accum_2__2_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1600.37-1600.53"
  wire \prod_accum_2__3_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1600.20-1600.36"
  wire \prod_accum_3__0_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1600.3-1600.19"
  wire \prod_accum_3__1_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1599.71-1599.87"
  wire \prod_accum_3__2_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1599.54-1599.70"
  wire \prod_accum_3__3_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1599.37-1599.53"
  wire \prod_accum_3__4_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1599.20-1599.36"
  wire \prod_accum_4__0_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1599.3-1599.19"
  wire \prod_accum_4__1_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1598.54-1598.70"
  wire \prod_accum_4__2_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1598.37-1598.53"
  wire \prod_accum_4__3_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1598.20-1598.36"
  wire \prod_accum_4__4_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1598.3-1598.19"
  wire \prod_accum_4__5_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1597.71-1597.87"
  wire \prod_accum_5__0_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1597.54-1597.70"
  wire \prod_accum_5__1_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1597.37-1597.53"
  wire \prod_accum_5__2_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1597.20-1597.36"
  wire \prod_accum_5__3_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1597.3-1597.19"
  wire \prod_accum_5__4_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1596.71-1596.87"
  wire \prod_accum_5__5_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1596.54-1596.70"
  wire \prod_accum_5__6_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1596.37-1596.53"
  wire \prod_accum_6__0_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1596.20-1596.36"
  wire \prod_accum_6__1_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1596.3-1596.19"
  wire \prod_accum_6__2_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1595.71-1595.87"
  wire \prod_accum_6__3_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1595.54-1595.70"
  wire \prod_accum_6__4_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1595.37-1595.53"
  wire \prod_accum_6__5_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1595.20-1595.36"
  wire \prod_accum_6__6_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1595.3-1595.19"
  wire \prod_accum_6__7_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1594.54-1594.70"
  wire \prod_accum_7__0_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1594.37-1594.53"
  wire \prod_accum_7__1_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1594.20-1594.36"
  wire \prod_accum_7__2_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1594.3-1594.19"
  wire \prod_accum_7__3_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1593.71-1593.87"
  wire \prod_accum_7__4_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1593.54-1593.70"
  wire \prod_accum_7__5_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1593.37-1593.53"
  wire \prod_accum_7__6_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1593.20-1593.36"
  wire \prod_accum_7__7_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1593.3-1593.19"
  wire \prod_accum_7__8_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1592.71-1592.87"
  wire \prod_accum_8__0_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1592.54-1592.70"
  wire \prod_accum_8__1_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1592.37-1592.53"
  wire \prod_accum_8__2_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1592.20-1592.36"
  wire \prod_accum_8__3_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1592.3-1592.19"
  wire \prod_accum_8__4_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1591.54-1591.70"
  wire \prod_accum_8__5_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1591.37-1591.53"
  wire \prod_accum_8__6_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1591.20-1591.36"
  wire \prod_accum_8__7_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1591.3-1591.19"
  wire \prod_accum_8__8_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1590.71-1590.87"
  wire \prod_accum_8__9_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1590.54-1590.70"
  wire \prod_accum_9__0_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1588.39-1588.56"
  wire \prod_accum_9__10_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1590.37-1590.53"
  wire \prod_accum_9__1_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1590.20-1590.36"
  wire \prod_accum_9__2_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1590.3-1590.19"
  wire \prod_accum_9__3_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1589.71-1589.87"
  wire \prod_accum_9__4_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1589.54-1589.70"
  wire \prod_accum_9__5_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1589.37-1589.53"
  wire \prod_accum_9__6_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1589.20-1589.36"
  wire \prod_accum_9__7_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1589.3-1589.19"
  wire \prod_accum_9__8_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1588.57-1588.73"
  wire \prod_accum_9__9_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1543.9-1543.14"
  wire input 2 \rst_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1575.63-1575.72"
  wire \s_r_0__0_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1574.47-1574.57"
  wire \s_r_0__10_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1574.36-1574.46"
  wire \s_r_0__11_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1574.25-1574.35"
  wire \s_r_0__12_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1574.14-1574.24"
  wire \s_r_0__13_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1574.3-1574.13"
  wire \s_r_0__14_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1573.73-1573.83"
  wire \s_r_0__15_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1575.53-1575.62"
  wire \s_r_0__1_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1575.43-1575.52"
  wire \s_r_0__2_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1575.33-1575.42"
  wire \s_r_0__3_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1575.23-1575.32"
  wire \s_r_0__4_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1575.13-1575.22"
  wire \s_r_0__5_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1575.3-1575.12"
  wire \s_r_0__6_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1574.78-1574.87"
  wire \s_r_0__7_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1574.68-1574.77"
  wire \s_r_0__8_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1574.58-1574.67"
  wire \s_r_0__9_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1555.3-1555.13"
  wire \s_r_10__0_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1553.51-1553.62"
  wire \s_r_10__10_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1553.39-1553.50"
  wire \s_r_10__11_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1553.27-1553.38"
  wire \s_r_10__12_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1553.15-1553.26"
  wire \s_r_10__13_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1553.3-1553.14"
  wire \s_r_10__14_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1552.69-1552.80"
  wire \s_r_10__15_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1554.69-1554.79"
  wire \s_r_10__1_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1554.58-1554.68"
  wire \s_r_10__2_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1554.47-1554.57"
  wire \s_r_10__3_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1554.36-1554.46"
  wire \s_r_10__4_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1554.25-1554.35"
  wire \s_r_10__5_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1554.14-1554.24"
  wire \s_r_10__6_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1554.3-1554.13"
  wire \s_r_10__7_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1553.74-1553.84"
  wire \s_r_10__8_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1553.63-1553.73"
  wire \s_r_10__9_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1552.58-1552.68"
  wire \s_r_11__0_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1551.27-1551.38"
  wire \s_r_11__10_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1551.15-1551.26"
  wire \s_r_11__11_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1551.3-1551.14"
  wire \s_r_11__12_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1550.71-1550.82"
  wire \s_r_11__13_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1550.59-1550.70"
  wire \s_r_11__14_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1550.47-1550.58"
  wire \s_r_11__15_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1552.47-1552.57"
  wire \s_r_11__1_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1552.36-1552.46"
  wire \s_r_11__2_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1552.25-1552.35"
  wire \s_r_11__3_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1552.14-1552.24"
  wire \s_r_11__4_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1552.3-1552.13"
  wire \s_r_11__5_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1551.72-1551.82"
  wire \s_r_11__6_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1551.61-1551.71"
  wire \s_r_11__7_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1551.50-1551.60"
  wire \s_r_11__8_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1551.39-1551.49"
  wire \s_r_11__9_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1550.36-1550.46"
  wire \s_r_12__0_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1549.15-1549.26"
  wire \s_r_12__10_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1549.3-1549.14"
  wire \s_r_12__11_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1548.61-1548.72"
  wire \s_r_12__12_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1548.49-1548.60"
  wire \s_r_12__13_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1548.37-1548.48"
  wire \s_r_12__14_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1548.25-1548.36"
  wire \s_r_12__15_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1550.25-1550.35"
  wire \s_r_12__1_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1550.14-1550.24"
  wire \s_r_12__2_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1550.3-1550.13"
  wire \s_r_12__3_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1549.82-1549.92"
  wire \s_r_12__4_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1549.71-1549.81"
  wire \s_r_12__5_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1549.60-1549.70"
  wire \s_r_12__6_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1549.49-1549.59"
  wire \s_r_12__7_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1549.38-1549.48"
  wire \s_r_12__8_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1549.27-1549.37"
  wire \s_r_12__9_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1548.14-1548.24"
  wire \s_r_13__0_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1546.68-1546.79"
  wire \s_r_13__10_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1546.56-1546.67"
  wire \s_r_13__11_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1546.44-1546.55"
  wire \s_r_13__12_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1546.32-1546.43"
  wire \s_r_13__13_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1546.20-1546.31"
  wire \s_r_13__14_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1546.8-1546.19"
  wire \s_r_13__15_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1548.3-1548.13"
  wire \s_r_13__1_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1547.80-1547.90"
  wire \s_r_13__2_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1547.69-1547.79"
  wire \s_r_13__3_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1547.58-1547.68"
  wire \s_r_13__4_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1547.47-1547.57"
  wire \s_r_13__5_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1547.36-1547.46"
  wire \s_r_13__6_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1547.25-1547.35"
  wire \s_r_13__7_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1547.14-1547.24"
  wire \s_r_13__8_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1547.3-1547.13"
  wire \s_r_13__9_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1573.63-1573.72"
  wire \s_r_1__0_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1572.36-1572.46"
  wire \s_r_1__10_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1572.25-1572.35"
  wire \s_r_1__11_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1572.14-1572.24"
  wire \s_r_1__12_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1572.3-1572.13"
  wire \s_r_1__13_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1571.74-1571.84"
  wire \s_r_1__14_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1571.63-1571.73"
  wire \s_r_1__15_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1573.53-1573.62"
  wire \s_r_1__1_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1573.43-1573.52"
  wire \s_r_1__2_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1573.33-1573.42"
  wire \s_r_1__3_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1573.23-1573.32"
  wire \s_r_1__4_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1573.13-1573.22"
  wire \s_r_1__5_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1573.3-1573.12"
  wire \s_r_1__6_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1572.67-1572.76"
  wire \s_r_1__7_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1572.57-1572.66"
  wire \s_r_1__8_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1572.47-1572.56"
  wire \s_r_1__9_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1571.53-1571.62"
  wire \s_r_2__0_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1570.36-1570.46"
  wire \s_r_2__10_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1570.25-1570.35"
  wire \s_r_2__11_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1570.14-1570.24"
  wire \s_r_2__12_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1570.3-1570.13"
  wire \s_r_2__13_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1569.64-1569.74"
  wire \s_r_2__14_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1569.53-1569.63"
  wire \s_r_2__15_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1571.43-1571.52"
  wire \s_r_2__1_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1571.33-1571.42"
  wire \s_r_2__2_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1571.23-1571.32"
  wire \s_r_2__3_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1571.13-1571.22"
  wire \s_r_2__4_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1571.3-1571.12"
  wire \s_r_2__5_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1570.77-1570.86"
  wire \s_r_2__6_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1570.67-1570.76"
  wire \s_r_2__7_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1570.57-1570.66"
  wire \s_r_2__8_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1570.47-1570.56"
  wire \s_r_2__9_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1569.43-1569.52"
  wire \s_r_3__0_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1568.25-1568.35"
  wire \s_r_3__10_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1568.14-1568.24"
  wire \s_r_3__11_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1568.3-1568.13"
  wire \s_r_3__12_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1567.75-1567.85"
  wire \s_r_3__13_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1567.64-1567.74"
  wire \s_r_3__14_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1567.53-1567.63"
  wire \s_r_3__15_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1569.33-1569.42"
  wire \s_r_3__1_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1569.23-1569.32"
  wire \s_r_3__2_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1569.13-1569.22"
  wire \s_r_3__3_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1569.3-1569.12"
  wire \s_r_3__4_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1568.76-1568.85"
  wire \s_r_3__5_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1568.66-1568.75"
  wire \s_r_3__6_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1568.56-1568.65"
  wire \s_r_3__7_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1568.46-1568.55"
  wire \s_r_3__8_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1568.36-1568.45"
  wire \s_r_3__9_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1567.43-1567.52"
  wire \s_r_4__0_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1566.25-1566.35"
  wire \s_r_4__10_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1566.14-1566.24"
  wire \s_r_4__11_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1566.3-1566.13"
  wire \s_r_4__12_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1565.65-1565.75"
  wire \s_r_4__13_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1565.54-1565.64"
  wire \s_r_4__14_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1565.43-1565.53"
  wire \s_r_4__15_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1567.33-1567.42"
  wire \s_r_4__1_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1567.23-1567.32"
  wire \s_r_4__2_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1567.13-1567.22"
  wire \s_r_4__3_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1567.3-1567.12"
  wire \s_r_4__4_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1566.76-1566.85"
  wire \s_r_4__5_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1566.66-1566.75"
  wire \s_r_4__6_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1566.56-1566.65"
  wire \s_r_4__7_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1566.46-1566.55"
  wire \s_r_4__8_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1566.36-1566.45"
  wire \s_r_4__9_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1565.33-1565.42"
  wire \s_r_5__0_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1564.14-1564.24"
  wire \s_r_5__10_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1564.3-1564.13"
  wire \s_r_5__11_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1563.76-1563.86"
  wire \s_r_5__12_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1563.65-1563.75"
  wire \s_r_5__13_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1563.54-1563.64"
  wire \s_r_5__14_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1563.43-1563.53"
  wire \s_r_5__15_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1565.23-1565.32"
  wire \s_r_5__1_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1565.13-1565.22"
  wire \s_r_5__2_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1565.3-1565.12"
  wire \s_r_5__3_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1564.75-1564.84"
  wire \s_r_5__4_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1564.65-1564.74"
  wire \s_r_5__5_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1564.55-1564.64"
  wire \s_r_5__6_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1564.45-1564.54"
  wire \s_r_5__7_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1564.35-1564.44"
  wire \s_r_5__8_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1564.25-1564.34"
  wire \s_r_5__9_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1563.33-1563.42"
  wire \s_r_6__0_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1562.14-1562.24"
  wire \s_r_6__10_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1562.3-1562.13"
  wire \s_r_6__11_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1561.66-1561.76"
  wire \s_r_6__12_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1561.55-1561.65"
  wire \s_r_6__13_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1561.44-1561.54"
  wire \s_r_6__14_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1561.33-1561.43"
  wire \s_r_6__15_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1563.23-1563.32"
  wire \s_r_6__1_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1563.13-1563.22"
  wire \s_r_6__2_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1563.3-1563.12"
  wire \s_r_6__3_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1562.75-1562.84"
  wire \s_r_6__4_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1562.65-1562.74"
  wire \s_r_6__5_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1562.55-1562.64"
  wire \s_r_6__6_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1562.45-1562.54"
  wire \s_r_6__7_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1562.35-1562.44"
  wire \s_r_6__8_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1562.25-1562.34"
  wire \s_r_6__9_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1561.23-1561.32"
  wire \s_r_7__0_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1560.3-1560.13"
  wire \s_r_7__10_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1559.67-1559.77"
  wire \s_r_7__11_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1559.56-1559.66"
  wire \s_r_7__12_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1559.45-1559.55"
  wire \s_r_7__13_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1559.34-1559.44"
  wire \s_r_7__14_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1559.23-1559.33"
  wire \s_r_7__15_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1561.13-1561.22"
  wire \s_r_7__1_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1561.3-1561.12"
  wire \s_r_7__2_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1560.74-1560.83"
  wire \s_r_7__3_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1560.64-1560.73"
  wire \s_r_7__4_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1560.54-1560.63"
  wire \s_r_7__5_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1560.44-1560.53"
  wire \s_r_7__6_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1560.34-1560.43"
  wire \s_r_7__7_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1560.24-1560.33"
  wire \s_r_7__8_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1560.14-1560.23"
  wire \s_r_7__9_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1559.13-1559.22"
  wire \s_r_8__0_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1557.78-1557.88"
  wire \s_r_8__10_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1557.67-1557.77"
  wire \s_r_8__11_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1557.56-1557.66"
  wire \s_r_8__12_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1557.45-1557.55"
  wire \s_r_8__13_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1557.34-1557.44"
  wire \s_r_8__14_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1557.23-1557.33"
  wire \s_r_8__15_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1559.3-1559.12"
  wire \s_r_8__1_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1558.73-1558.82"
  wire \s_r_8__2_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1558.63-1558.72"
  wire \s_r_8__3_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1558.53-1558.62"
  wire \s_r_8__4_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1558.43-1558.52"
  wire \s_r_8__5_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1558.33-1558.42"
  wire \s_r_8__6_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1558.23-1558.32"
  wire \s_r_8__7_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1558.13-1558.22"
  wire \s_r_8__8_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1558.3-1558.12"
  wire \s_r_8__9_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1557.13-1557.22"
  wire \s_r_9__0_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1555.69-1555.79"
  wire \s_r_9__10_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1555.58-1555.68"
  wire \s_r_9__11_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1555.47-1555.57"
  wire \s_r_9__12_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1555.36-1555.46"
  wire \s_r_9__13_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1555.25-1555.35"
  wire \s_r_9__14_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1555.14-1555.24"
  wire \s_r_9__15_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1557.3-1557.12"
  wire \s_r_9__1_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1556.73-1556.82"
  wire \s_r_9__2_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1556.63-1556.72"
  wire \s_r_9__3_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1556.53-1556.62"
  wire \s_r_9__4_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1556.43-1556.52"
  wire \s_r_9__5_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1556.33-1556.42"
  wire \s_r_9__6_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1556.23-1556.32"
  wire \s_r_9__7_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1556.13-1556.22"
  wire \s_r_9__8_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1556.3-1556.12"
  wire \s_r_9__9_
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1544.9-1544.12"
  wire input 3 \v_i
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1617.3-1622.4"
  cell \bsg_and_width_p16 \and0
    connect \a_i \a_i
    connect \b_i { \b_i [0] \b_i [0] \b_i [0] \b_i [0] \b_i [0] \b_i [0] \b_i [0] \b_i [0] \b_i [0] \b_i [0] \b_i [0] \b_i [0] \b_i [0] \b_i [0] \b_i [0] \b_i [0] }
    connect \o \pp0
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1626.3-1641.4"
  cell \bsg_mul_array_row_16_0_0 \genblk1_0__genblk1_first_row
    connect \a_i \a_i
    connect \a_o \a_r [15:0]
    connect \b_i \b_i
    connect \b_o \b_r [15:0]
    connect \c_i 1'0
    connect \c_o \c_r [0]
    connect \clk_i \clk_i
    connect \prod_accum_i \pp0 [0]
    connect \prod_accum_o { \prod_accum_0__1_ \prod_accum_0__0_ }
    connect \rst_i \rst_i
    connect \s_i \pp0
    connect \s_o { \s_r_0__15_ \s_r_0__14_ \s_r_0__13_ \s_r_0__12_ \s_r_0__11_ \s_r_0__10_ \s_r_0__9_ \s_r_0__8_ \s_r_0__7_ \s_r_0__6_ \s_r_0__5_ \s_r_0__4_ \s_r_0__3_ \s_r_0__2_ \s_r_0__1_ \s_r_0__0_ }
    connect \v_i \v_i
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1816.3-1831.4"
  cell \bsg_mul_array_row_16_10_0 \genblk1_10__genblk1_mid_row
    connect \a_i \a_r [159:144]
    connect \a_o \a_r [175:160]
    connect \b_i \b_r [159:144]
    connect \b_o \b_r [175:160]
    connect \c_i \c_r [9]
    connect \c_o \c_r [10]
    connect \clk_i \clk_i
    connect \prod_accum_i { \prod_accum_9__10_ \prod_accum_9__9_ \prod_accum_9__8_ \prod_accum_9__7_ \prod_accum_9__6_ \prod_accum_9__5_ \prod_accum_9__4_ \prod_accum_9__3_ \prod_accum_9__2_ \prod_accum_9__1_ \prod_accum_9__0_ }
    connect \prod_accum_o { \prod_accum_10__11_ \prod_accum_10__10_ \prod_accum_10__9_ \prod_accum_10__8_ \prod_accum_10__7_ \prod_accum_10__6_ \prod_accum_10__5_ \prod_accum_10__4_ \prod_accum_10__3_ \prod_accum_10__2_ \prod_accum_10__1_ \prod_accum_10__0_ }
    connect \rst_i \rst_i
    connect \s_i { \s_r_9__15_ \s_r_9__14_ \s_r_9__13_ \s_r_9__12_ \s_r_9__11_ \s_r_9__10_ \s_r_9__9_ \s_r_9__8_ \s_r_9__7_ \s_r_9__6_ \s_r_9__5_ \s_r_9__4_ \s_r_9__3_ \s_r_9__2_ \s_r_9__1_ \s_r_9__0_ }
    connect \s_o { \s_r_10__15_ \s_r_10__14_ \s_r_10__13_ \s_r_10__12_ \s_r_10__11_ \s_r_10__10_ \s_r_10__9_ \s_r_10__8_ \s_r_10__7_ \s_r_10__6_ \s_r_10__5_ \s_r_10__4_ \s_r_10__3_ \s_r_10__2_ \s_r_10__1_ \s_r_10__0_ }
    connect \v_i \v_i
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1835.3-1850.4"
  cell \bsg_mul_array_row_16_11_1 \genblk1_11__genblk1_mid_row
    connect \a_i \a_r [175:160]
    connect \a_o \a_r [191:176]
    connect \b_i \b_r [175:160]
    connect \b_o \b_r [191:176]
    connect \c_i \c_r [10]
    connect \c_o \c_r [11]
    connect \clk_i \clk_i
    connect \prod_accum_i { \prod_accum_10__11_ \prod_accum_10__10_ \prod_accum_10__9_ \prod_accum_10__8_ \prod_accum_10__7_ \prod_accum_10__6_ \prod_accum_10__5_ \prod_accum_10__4_ \prod_accum_10__3_ \prod_accum_10__2_ \prod_accum_10__1_ \prod_accum_10__0_ }
    connect \prod_accum_o { \prod_accum_11__12_ \prod_accum_11__11_ \prod_accum_11__10_ \prod_accum_11__9_ \prod_accum_11__8_ \prod_accum_11__7_ \prod_accum_11__6_ \prod_accum_11__5_ \prod_accum_11__4_ \prod_accum_11__3_ \prod_accum_11__2_ \prod_accum_11__1_ \prod_accum_11__0_ }
    connect \rst_i \rst_i
    connect \s_i { \s_r_10__15_ \s_r_10__14_ \s_r_10__13_ \s_r_10__12_ \s_r_10__11_ \s_r_10__10_ \s_r_10__9_ \s_r_10__8_ \s_r_10__7_ \s_r_10__6_ \s_r_10__5_ \s_r_10__4_ \s_r_10__3_ \s_r_10__2_ \s_r_10__1_ \s_r_10__0_ }
    connect \s_o { \s_r_11__15_ \s_r_11__14_ \s_r_11__13_ \s_r_11__12_ \s_r_11__11_ \s_r_11__10_ \s_r_11__9_ \s_r_11__8_ \s_r_11__7_ \s_r_11__6_ \s_r_11__5_ \s_r_11__4_ \s_r_11__3_ \s_r_11__2_ \s_r_11__1_ \s_r_11__0_ }
    connect \v_i \v_i
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1854.3-1869.4"
  cell \bsg_mul_array_row_16_12_0 \genblk1_12__genblk1_mid_row
    connect \a_i \a_r [191:176]
    connect \a_o \a_r [207:192]
    connect \b_i \b_r [191:176]
    connect \b_o \b_r [207:192]
    connect \c_i \c_r [11]
    connect \c_o \c_r [12]
    connect \clk_i \clk_i
    connect \prod_accum_i { \prod_accum_11__12_ \prod_accum_11__11_ \prod_accum_11__10_ \prod_accum_11__9_ \prod_accum_11__8_ \prod_accum_11__7_ \prod_accum_11__6_ \prod_accum_11__5_ \prod_accum_11__4_ \prod_accum_11__3_ \prod_accum_11__2_ \prod_accum_11__1_ \prod_accum_11__0_ }
    connect \prod_accum_o { \prod_accum_12__13_ \prod_accum_12__12_ \prod_accum_12__11_ \prod_accum_12__10_ \prod_accum_12__9_ \prod_accum_12__8_ \prod_accum_12__7_ \prod_accum_12__6_ \prod_accum_12__5_ \prod_accum_12__4_ \prod_accum_12__3_ \prod_accum_12__2_ \prod_accum_12__1_ \prod_accum_12__0_ }
    connect \rst_i \rst_i
    connect \s_i { \s_r_11__15_ \s_r_11__14_ \s_r_11__13_ \s_r_11__12_ \s_r_11__11_ \s_r_11__10_ \s_r_11__9_ \s_r_11__8_ \s_r_11__7_ \s_r_11__6_ \s_r_11__5_ \s_r_11__4_ \s_r_11__3_ \s_r_11__2_ \s_r_11__1_ \s_r_11__0_ }
    connect \s_o { \s_r_12__15_ \s_r_12__14_ \s_r_12__13_ \s_r_12__12_ \s_r_12__11_ \s_r_12__10_ \s_r_12__9_ \s_r_12__8_ \s_r_12__7_ \s_r_12__6_ \s_r_12__5_ \s_r_12__4_ \s_r_12__3_ \s_r_12__2_ \s_r_12__1_ \s_r_12__0_ }
    connect \v_i \v_i
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1873.3-1888.4"
  cell \bsg_mul_array_row_16_13_0 \genblk1_13__genblk1_mid_row
    connect \a_i \a_r [207:192]
    connect \a_o \a_r [223:208]
    connect \b_i \b_r [207:192]
    connect \b_o \b_r [223:208]
    connect \c_i \c_r [12]
    connect \c_o \c_r [13]
    connect \clk_i \clk_i
    connect \prod_accum_i { \prod_accum_12__13_ \prod_accum_12__12_ \prod_accum_12__11_ \prod_accum_12__10_ \prod_accum_12__9_ \prod_accum_12__8_ \prod_accum_12__7_ \prod_accum_12__6_ \prod_accum_12__5_ \prod_accum_12__4_ \prod_accum_12__3_ \prod_accum_12__2_ \prod_accum_12__1_ \prod_accum_12__0_ }
    connect \prod_accum_o { \prod_accum_13__14_ \prod_accum_13__13_ \prod_accum_13__12_ \prod_accum_13__11_ \prod_accum_13__10_ \prod_accum_13__9_ \prod_accum_13__8_ \prod_accum_13__7_ \prod_accum_13__6_ \prod_accum_13__5_ \prod_accum_13__4_ \prod_accum_13__3_ \prod_accum_13__2_ \prod_accum_13__1_ \prod_accum_13__0_ }
    connect \rst_i \rst_i
    connect \s_i { \s_r_12__15_ \s_r_12__14_ \s_r_12__13_ \s_r_12__12_ \s_r_12__11_ \s_r_12__10_ \s_r_12__9_ \s_r_12__8_ \s_r_12__7_ \s_r_12__6_ \s_r_12__5_ \s_r_12__4_ \s_r_12__3_ \s_r_12__2_ \s_r_12__1_ \s_r_12__0_ }
    connect \s_o { \s_r_13__15_ \s_r_13__14_ \s_r_13__13_ \s_r_13__12_ \s_r_13__11_ \s_r_13__10_ \s_r_13__9_ \s_r_13__8_ \s_r_13__7_ \s_r_13__6_ \s_r_13__5_ \s_r_13__4_ \s_r_13__3_ \s_r_13__2_ \s_r_13__1_ \s_r_13__0_ }
    connect \v_i \v_i
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1892.3-1907.4"
  cell \bsg_mul_array_row_16_14_0 \genblk1_14__genblk1_last_row
    connect \a_i \a_r [223:208]
    connect \a_o { \SYNOPSYS_UNCONNECTED_1 \SYNOPSYS_UNCONNECTED_2 \SYNOPSYS_UNCONNECTED_3 \SYNOPSYS_UNCONNECTED_4 \SYNOPSYS_UNCONNECTED_5 \SYNOPSYS_UNCONNECTED_6 \SYNOPSYS_UNCONNECTED_7 \SYNOPSYS_UNCONNECTED_8 \SYNOPSYS_UNCONNECTED_9 \SYNOPSYS_UNCONNECTED_10 \SYNOPSYS_UNCONNECTED_11 \SYNOPSYS_UNCONNECTED_12 \SYNOPSYS_UNCONNECTED_13 \SYNOPSYS_UNCONNECTED_14 \SYNOPSYS_UNCONNECTED_15 \SYNOPSYS_UNCONNECTED_16 }
    connect \b_i \b_r [223:208]
    connect \b_o { \SYNOPSYS_UNCONNECTED_17 \SYNOPSYS_UNCONNECTED_18 \SYNOPSYS_UNCONNECTED_19 \SYNOPSYS_UNCONNECTED_20 \SYNOPSYS_UNCONNECTED_21 \SYNOPSYS_UNCONNECTED_22 \SYNOPSYS_UNCONNECTED_23 \SYNOPSYS_UNCONNECTED_24 \SYNOPSYS_UNCONNECTED_25 \SYNOPSYS_UNCONNECTED_26 \SYNOPSYS_UNCONNECTED_27 \SYNOPSYS_UNCONNECTED_28 \SYNOPSYS_UNCONNECTED_29 \SYNOPSYS_UNCONNECTED_30 \SYNOPSYS_UNCONNECTED_31 \SYNOPSYS_UNCONNECTED_32 }
    connect \c_i \c_r [13]
    connect \c_o \o [31]
    connect \clk_i \clk_i
    connect \prod_accum_i { \prod_accum_13__14_ \prod_accum_13__13_ \prod_accum_13__12_ \prod_accum_13__11_ \prod_accum_13__10_ \prod_accum_13__9_ \prod_accum_13__8_ \prod_accum_13__7_ \prod_accum_13__6_ \prod_accum_13__5_ \prod_accum_13__4_ \prod_accum_13__3_ \prod_accum_13__2_ \prod_accum_13__1_ \prod_accum_13__0_ }
    connect \prod_accum_o { \prod_accum_14__15_ \o [14:0] }
    connect \rst_i \rst_i
    connect \s_i { \s_r_13__15_ \s_r_13__14_ \s_r_13__13_ \s_r_13__12_ \s_r_13__11_ \s_r_13__10_ \s_r_13__9_ \s_r_13__8_ \s_r_13__7_ \s_r_13__6_ \s_r_13__5_ \s_r_13__4_ \s_r_13__3_ \s_r_13__2_ \s_r_13__1_ \s_r_13__0_ }
    connect \s_o \o [30:15]
    connect \v_i \v_i
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1645.3-1660.4"
  cell \bsg_mul_array_row_16_1_0 \genblk1_1__genblk1_mid_row
    connect \a_i \a_r [15:0]
    connect \a_o \a_r [31:16]
    connect \b_i \b_r [15:0]
    connect \b_o \b_r [31:16]
    connect \c_i \c_r [0]
    connect \c_o \c_r [1]
    connect \clk_i \clk_i
    connect \prod_accum_i { \prod_accum_0__1_ \prod_accum_0__0_ }
    connect \prod_accum_o { \prod_accum_1__2_ \prod_accum_1__1_ \prod_accum_1__0_ }
    connect \rst_i \rst_i
    connect \s_i { \s_r_0__15_ \s_r_0__14_ \s_r_0__13_ \s_r_0__12_ \s_r_0__11_ \s_r_0__10_ \s_r_0__9_ \s_r_0__8_ \s_r_0__7_ \s_r_0__6_ \s_r_0__5_ \s_r_0__4_ \s_r_0__3_ \s_r_0__2_ \s_r_0__1_ \s_r_0__0_ }
    connect \s_o { \s_r_1__15_ \s_r_1__14_ \s_r_1__13_ \s_r_1__12_ \s_r_1__11_ \s_r_1__10_ \s_r_1__9_ \s_r_1__8_ \s_r_1__7_ \s_r_1__6_ \s_r_1__5_ \s_r_1__4_ \s_r_1__3_ \s_r_1__2_ \s_r_1__1_ \s_r_1__0_ }
    connect \v_i \v_i
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1664.3-1679.4"
  cell \bsg_mul_array_row_16_2_0 \genblk1_2__genblk1_mid_row
    connect \a_i \a_r [31:16]
    connect \a_o \a_r [47:32]
    connect \b_i \b_r [31:16]
    connect \b_o \b_r [47:32]
    connect \c_i \c_r [1]
    connect \c_o \c_r [2]
    connect \clk_i \clk_i
    connect \prod_accum_i { \prod_accum_1__2_ \prod_accum_1__1_ \prod_accum_1__0_ }
    connect \prod_accum_o { \prod_accum_2__3_ \prod_accum_2__2_ \prod_accum_2__1_ \prod_accum_2__0_ }
    connect \rst_i \rst_i
    connect \s_i { \s_r_1__15_ \s_r_1__14_ \s_r_1__13_ \s_r_1__12_ \s_r_1__11_ \s_r_1__10_ \s_r_1__9_ \s_r_1__8_ \s_r_1__7_ \s_r_1__6_ \s_r_1__5_ \s_r_1__4_ \s_r_1__3_ \s_r_1__2_ \s_r_1__1_ \s_r_1__0_ }
    connect \s_o { \s_r_2__15_ \s_r_2__14_ \s_r_2__13_ \s_r_2__12_ \s_r_2__11_ \s_r_2__10_ \s_r_2__9_ \s_r_2__8_ \s_r_2__7_ \s_r_2__6_ \s_r_2__5_ \s_r_2__4_ \s_r_2__3_ \s_r_2__2_ \s_r_2__1_ \s_r_2__0_ }
    connect \v_i \v_i
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1683.3-1698.4"
  cell \bsg_mul_array_row_16_3_1 \genblk1_3__genblk1_mid_row
    connect \a_i \a_r [47:32]
    connect \a_o \a_r [63:48]
    connect \b_i \b_r [47:32]
    connect \b_o \b_r [63:48]
    connect \c_i \c_r [2]
    connect \c_o \c_r [3]
    connect \clk_i \clk_i
    connect \prod_accum_i { \prod_accum_2__3_ \prod_accum_2__2_ \prod_accum_2__1_ \prod_accum_2__0_ }
    connect \prod_accum_o { \prod_accum_3__4_ \prod_accum_3__3_ \prod_accum_3__2_ \prod_accum_3__1_ \prod_accum_3__0_ }
    connect \rst_i \rst_i
    connect \s_i { \s_r_2__15_ \s_r_2__14_ \s_r_2__13_ \s_r_2__12_ \s_r_2__11_ \s_r_2__10_ \s_r_2__9_ \s_r_2__8_ \s_r_2__7_ \s_r_2__6_ \s_r_2__5_ \s_r_2__4_ \s_r_2__3_ \s_r_2__2_ \s_r_2__1_ \s_r_2__0_ }
    connect \s_o { \s_r_3__15_ \s_r_3__14_ \s_r_3__13_ \s_r_3__12_ \s_r_3__11_ \s_r_3__10_ \s_r_3__9_ \s_r_3__8_ \s_r_3__7_ \s_r_3__6_ \s_r_3__5_ \s_r_3__4_ \s_r_3__3_ \s_r_3__2_ \s_r_3__1_ \s_r_3__0_ }
    connect \v_i \v_i
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1702.3-1717.4"
  cell \bsg_mul_array_row_16_4_0 \genblk1_4__genblk1_mid_row
    connect \a_i \a_r [63:48]
    connect \a_o \a_r [79:64]
    connect \b_i \b_r [63:48]
    connect \b_o \b_r [79:64]
    connect \c_i \c_r [3]
    connect \c_o \c_r [4]
    connect \clk_i \clk_i
    connect \prod_accum_i { \prod_accum_3__4_ \prod_accum_3__3_ \prod_accum_3__2_ \prod_accum_3__1_ \prod_accum_3__0_ }
    connect \prod_accum_o { \prod_accum_4__5_ \prod_accum_4__4_ \prod_accum_4__3_ \prod_accum_4__2_ \prod_accum_4__1_ \prod_accum_4__0_ }
    connect \rst_i \rst_i
    connect \s_i { \s_r_3__15_ \s_r_3__14_ \s_r_3__13_ \s_r_3__12_ \s_r_3__11_ \s_r_3__10_ \s_r_3__9_ \s_r_3__8_ \s_r_3__7_ \s_r_3__6_ \s_r_3__5_ \s_r_3__4_ \s_r_3__3_ \s_r_3__2_ \s_r_3__1_ \s_r_3__0_ }
    connect \s_o { \s_r_4__15_ \s_r_4__14_ \s_r_4__13_ \s_r_4__12_ \s_r_4__11_ \s_r_4__10_ \s_r_4__9_ \s_r_4__8_ \s_r_4__7_ \s_r_4__6_ \s_r_4__5_ \s_r_4__4_ \s_r_4__3_ \s_r_4__2_ \s_r_4__1_ \s_r_4__0_ }
    connect \v_i \v_i
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1721.3-1736.4"
  cell \bsg_mul_array_row_16_5_0 \genblk1_5__genblk1_mid_row
    connect \a_i \a_r [79:64]
    connect \a_o \a_r [95:80]
    connect \b_i \b_r [79:64]
    connect \b_o \b_r [95:80]
    connect \c_i \c_r [4]
    connect \c_o \c_r [5]
    connect \clk_i \clk_i
    connect \prod_accum_i { \prod_accum_4__5_ \prod_accum_4__4_ \prod_accum_4__3_ \prod_accum_4__2_ \prod_accum_4__1_ \prod_accum_4__0_ }
    connect \prod_accum_o { \prod_accum_5__6_ \prod_accum_5__5_ \prod_accum_5__4_ \prod_accum_5__3_ \prod_accum_5__2_ \prod_accum_5__1_ \prod_accum_5__0_ }
    connect \rst_i \rst_i
    connect \s_i { \s_r_4__15_ \s_r_4__14_ \s_r_4__13_ \s_r_4__12_ \s_r_4__11_ \s_r_4__10_ \s_r_4__9_ \s_r_4__8_ \s_r_4__7_ \s_r_4__6_ \s_r_4__5_ \s_r_4__4_ \s_r_4__3_ \s_r_4__2_ \s_r_4__1_ \s_r_4__0_ }
    connect \s_o { \s_r_5__15_ \s_r_5__14_ \s_r_5__13_ \s_r_5__12_ \s_r_5__11_ \s_r_5__10_ \s_r_5__9_ \s_r_5__8_ \s_r_5__7_ \s_r_5__6_ \s_r_5__5_ \s_r_5__4_ \s_r_5__3_ \s_r_5__2_ \s_r_5__1_ \s_r_5__0_ }
    connect \v_i \v_i
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1740.3-1755.4"
  cell \bsg_mul_array_row_16_6_0 \genblk1_6__genblk1_mid_row
    connect \a_i \a_r [95:80]
    connect \a_o \a_r [111:96]
    connect \b_i \b_r [95:80]
    connect \b_o \b_r [111:96]
    connect \c_i \c_r [5]
    connect \c_o \c_r [6]
    connect \clk_i \clk_i
    connect \prod_accum_i { \prod_accum_5__6_ \prod_accum_5__5_ \prod_accum_5__4_ \prod_accum_5__3_ \prod_accum_5__2_ \prod_accum_5__1_ \prod_accum_5__0_ }
    connect \prod_accum_o { \prod_accum_6__7_ \prod_accum_6__6_ \prod_accum_6__5_ \prod_accum_6__4_ \prod_accum_6__3_ \prod_accum_6__2_ \prod_accum_6__1_ \prod_accum_6__0_ }
    connect \rst_i \rst_i
    connect \s_i { \s_r_5__15_ \s_r_5__14_ \s_r_5__13_ \s_r_5__12_ \s_r_5__11_ \s_r_5__10_ \s_r_5__9_ \s_r_5__8_ \s_r_5__7_ \s_r_5__6_ \s_r_5__5_ \s_r_5__4_ \s_r_5__3_ \s_r_5__2_ \s_r_5__1_ \s_r_5__0_ }
    connect \s_o { \s_r_6__15_ \s_r_6__14_ \s_r_6__13_ \s_r_6__12_ \s_r_6__11_ \s_r_6__10_ \s_r_6__9_ \s_r_6__8_ \s_r_6__7_ \s_r_6__6_ \s_r_6__5_ \s_r_6__4_ \s_r_6__3_ \s_r_6__2_ \s_r_6__1_ \s_r_6__0_ }
    connect \v_i \v_i
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1759.3-1774.4"
  cell \bsg_mul_array_row_16_7_1 \genblk1_7__genblk1_mid_row
    connect \a_i \a_r [111:96]
    connect \a_o \a_r [127:112]
    connect \b_i \b_r [111:96]
    connect \b_o \b_r [127:112]
    connect \c_i \c_r [6]
    connect \c_o \c_r [7]
    connect \clk_i \clk_i
    connect \prod_accum_i { \prod_accum_6__7_ \prod_accum_6__6_ \prod_accum_6__5_ \prod_accum_6__4_ \prod_accum_6__3_ \prod_accum_6__2_ \prod_accum_6__1_ \prod_accum_6__0_ }
    connect \prod_accum_o { \prod_accum_7__8_ \prod_accum_7__7_ \prod_accum_7__6_ \prod_accum_7__5_ \prod_accum_7__4_ \prod_accum_7__3_ \prod_accum_7__2_ \prod_accum_7__1_ \prod_accum_7__0_ }
    connect \rst_i \rst_i
    connect \s_i { \s_r_6__15_ \s_r_6__14_ \s_r_6__13_ \s_r_6__12_ \s_r_6__11_ \s_r_6__10_ \s_r_6__9_ \s_r_6__8_ \s_r_6__7_ \s_r_6__6_ \s_r_6__5_ \s_r_6__4_ \s_r_6__3_ \s_r_6__2_ \s_r_6__1_ \s_r_6__0_ }
    connect \s_o { \s_r_7__15_ \s_r_7__14_ \s_r_7__13_ \s_r_7__12_ \s_r_7__11_ \s_r_7__10_ \s_r_7__9_ \s_r_7__8_ \s_r_7__7_ \s_r_7__6_ \s_r_7__5_ \s_r_7__4_ \s_r_7__3_ \s_r_7__2_ \s_r_7__1_ \s_r_7__0_ }
    connect \v_i \v_i
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1778.3-1793.4"
  cell \bsg_mul_array_row_16_8_0 \genblk1_8__genblk1_mid_row
    connect \a_i \a_r [127:112]
    connect \a_o \a_r [143:128]
    connect \b_i \b_r [127:112]
    connect \b_o \b_r [143:128]
    connect \c_i \c_r [7]
    connect \c_o \c_r [8]
    connect \clk_i \clk_i
    connect \prod_accum_i { \prod_accum_7__8_ \prod_accum_7__7_ \prod_accum_7__6_ \prod_accum_7__5_ \prod_accum_7__4_ \prod_accum_7__3_ \prod_accum_7__2_ \prod_accum_7__1_ \prod_accum_7__0_ }
    connect \prod_accum_o { \prod_accum_8__9_ \prod_accum_8__8_ \prod_accum_8__7_ \prod_accum_8__6_ \prod_accum_8__5_ \prod_accum_8__4_ \prod_accum_8__3_ \prod_accum_8__2_ \prod_accum_8__1_ \prod_accum_8__0_ }
    connect \rst_i \rst_i
    connect \s_i { \s_r_7__15_ \s_r_7__14_ \s_r_7__13_ \s_r_7__12_ \s_r_7__11_ \s_r_7__10_ \s_r_7__9_ \s_r_7__8_ \s_r_7__7_ \s_r_7__6_ \s_r_7__5_ \s_r_7__4_ \s_r_7__3_ \s_r_7__2_ \s_r_7__1_ \s_r_7__0_ }
    connect \s_o { \s_r_8__15_ \s_r_8__14_ \s_r_8__13_ \s_r_8__12_ \s_r_8__11_ \s_r_8__10_ \s_r_8__9_ \s_r_8__8_ \s_r_8__7_ \s_r_8__6_ \s_r_8__5_ \s_r_8__4_ \s_r_8__3_ \s_r_8__2_ \s_r_8__1_ \s_r_8__0_ }
    connect \v_i \v_i
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1797.3-1812.4"
  cell \bsg_mul_array_row_16_9_0 \genblk1_9__genblk1_mid_row
    connect \a_i \a_r [143:128]
    connect \a_o \a_r [159:144]
    connect \b_i \b_r [143:128]
    connect \b_o \b_r [159:144]
    connect \c_i \c_r [8]
    connect \c_o \c_r [9]
    connect \clk_i \clk_i
    connect \prod_accum_i { \prod_accum_8__9_ \prod_accum_8__8_ \prod_accum_8__7_ \prod_accum_8__6_ \prod_accum_8__5_ \prod_accum_8__4_ \prod_accum_8__3_ \prod_accum_8__2_ \prod_accum_8__1_ \prod_accum_8__0_ }
    connect \prod_accum_o { \prod_accum_9__10_ \prod_accum_9__9_ \prod_accum_9__8_ \prod_accum_9__7_ \prod_accum_9__6_ \prod_accum_9__5_ \prod_accum_9__4_ \prod_accum_9__3_ \prod_accum_9__2_ \prod_accum_9__1_ \prod_accum_9__0_ }
    connect \rst_i \rst_i
    connect \s_i { \s_r_8__15_ \s_r_8__14_ \s_r_8__13_ \s_r_8__12_ \s_r_8__11_ \s_r_8__10_ \s_r_8__9_ \s_r_8__8_ \s_r_8__7_ \s_r_8__6_ \s_r_8__5_ \s_r_8__4_ \s_r_8__3_ \s_r_8__2_ \s_r_8__1_ \s_r_8__0_ }
    connect \s_o { \s_r_9__15_ \s_r_9__14_ \s_r_9__13_ \s_r_9__12_ \s_r_9__11_ \s_r_9__10_ \s_r_9__9_ \s_r_9__8_ \s_r_9__7_ \s_r_9__6_ \s_r_9__5_ \s_r_9__4_ \s_r_9__3_ \s_r_9__2_ \s_r_9__1_ \s_r_9__0_ }
    connect \v_i \v_i
  end
end
attribute \src "verilog/bsg_multiply_array_pipelined.v:88.1-175.10"
module \bsg_mul_array_row_16_0_0
  attribute \src "verilog/bsg_multiply_array_pipelined.v:105.16-105.19"
  wire width 16 input 4 \a_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:109.17-109.20"
  wire width 16 output 9 \a_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:106.16-106.19"
  wire width 16 input 5 \b_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:110.17-110.20"
  wire width 16 output 10 \b_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:116.9-116.12"
  wire input 7 \c_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:117.10-117.13"
  wire output 12 \c_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:113.9-113.14"
  wire input 1 \clk_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:118.27-118.29"
  wire width 16 \pp
  attribute \src "verilog/bsg_multiply_array_pipelined.v:108.15-108.27"
  wire input 8 \prod_accum_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:112.16-112.28"
  wire width 2 output 13 \prod_accum_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:114.9-114.14"
  wire input 2 \rst_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:107.16-107.19"
  wire width 16 input 6 \s_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:111.17-111.20"
  wire width 16 output 11 \s_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:115.9-115.12"
  wire input 3 \v_i
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_array_pipelined.v:166.3-172.4"
  cell \bsg_adder_ripple_carry_width_p16 \adder0
    connect \a_i \pp
    connect \b_i { \c_i \s_i [15:1] }
    connect \c_o \c_o
    connect \s_o \s_o
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_array_pipelined.v:157.3-162.4"
  cell \bsg_and_width_p16 \and0
    connect \a_i \a_i
    connect \b_i { \b_i [1] \b_i [1] \b_i [1] \b_i [1] \b_i [1] \b_i [1] \b_i [1] \b_i [1] \b_i [1] \b_i [1] \b_i [1] \b_i [1] \b_i [1] \b_i [1] \b_i [1] \b_i [1] }
    connect \o \pp
  end
  connect \a_o \a_i
  connect \b_o \b_i
  connect \prod_accum_o { \s_o [0] \prod_accum_i }
end
attribute \src "verilog/bsg_multiply_array_pipelined.v:1028.1-1125.10"
module \bsg_mul_array_row_16_10_0
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1045.16-1045.19"
  wire width 16 input 4 \a_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1049.17-1049.20"
  wire width 16 output 9 \a_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1046.16-1046.19"
  wire width 16 input 5 \b_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1050.17-1050.20"
  wire width 16 output 10 \b_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1056.9-1056.12"
  wire input 7 \c_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1057.10-1057.13"
  wire output 12 \c_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1053.9-1053.14"
  wire input 1 \clk_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1058.27-1058.29"
  wire width 16 \pp
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1048.16-1048.28"
  wire width 11 input 8 \prod_accum_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1052.17-1052.29"
  wire width 12 output 13 \prod_accum_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1054.9-1054.14"
  wire input 2 \rst_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1047.16-1047.19"
  wire width 16 input 6 \s_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1051.17-1051.20"
  wire width 16 output 11 \s_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1055.9-1055.12"
  wire input 3 \v_i
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1116.3-1122.4"
  cell \bsg_adder_ripple_carry_width_p16 \adder0
    connect \a_i \pp
    connect \b_i { \c_i \s_i [15:1] }
    connect \c_o \c_o
    connect \s_o \s_o
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1107.3-1112.4"
  cell \bsg_and_width_p16 \and0
    connect \a_i \a_i
    connect \b_i { \b_i [11] \b_i [11] \b_i [11] \b_i [11] \b_i [11] \b_i [11] \b_i [11] \b_i [11] \b_i [11] \b_i [11] \b_i [11] \b_i [11] \b_i [11] \b_i [11] \b_i [11] \b_i [11] }
    connect \o \pp
  end
  connect \a_o \a_i
  connect \b_o \b_i
  connect \prod_accum_o { \s_o [0] \prod_accum_i }
end
attribute \src "verilog/bsg_multiply_array_pipelined.v:1129.1-1214.10"
module \bsg_mul_array_row_16_11_1
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1159.11-1159.13"
  wire \N1
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1162.19-1162.22"
  wire \N65
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1162.23-1162.26"
  wire \N66
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1146.16-1146.19"
  wire width 16 input 4 \a_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1150.17-1150.20"
  wire width 16 output 9 \a_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1147.16-1147.19"
  wire width 16 input 5 \b_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1151.17-1151.20"
  wire width 16 output 10 \b_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1157.9-1157.12"
  wire input 7 \c_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1158.10-1158.13"
  wire output 12 \c_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1154.9-1154.14"
  wire input 1 \clk_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1159.14-1159.16"
  wire \pc
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1163.15-1163.17"
  wire width 16 \pp
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1149.16-1149.28"
  wire width 12 input 8 \prod_accum_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1153.17-1153.29"
  wire width 13 output 13 \prod_accum_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1163.18-1163.20"
  wire width 16 \ps
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1155.9-1155.14"
  wire input 2 \rst_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1148.16-1148.19"
  wire width 16 input 6 \s_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1152.17-1152.20"
  wire width 16 output 11 \s_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1156.9-1156.12"
  wire input 3 \v_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1200.16-1200.24"
  cell $and $and$verilog/bsg_multiply_array_pipelined.v:1200$72
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N65
    connect \B \N1
    connect \Y \N66
  end
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1203.3-1211.6"
  cell $sdffce $auto$ff.cc:266:slice$121
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 0
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 13'0000000000000
    parameter \WIDTH 13
    connect \CLK \clk_i
    connect \D { \ps [0] \prod_accum_i }
    connect \EN \N66
    connect \Q \prod_accum_o
    connect \SRST \rst_i
  end
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1203.3-1211.6"
  cell $sdffce $auto$ff.cc:266:slice$123
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 0
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 16'0000000000000000
    parameter \WIDTH 16
    connect \CLK \clk_i
    connect \D \b_i
    connect \EN \N66
    connect \Q \b_o
    connect \SRST \rst_i
  end
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1203.3-1211.6"
  cell $sdffce $auto$ff.cc:266:slice$125
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 0
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 16'0000000000000000
    parameter \WIDTH 16
    connect \CLK \clk_i
    connect \D \a_i
    connect \EN \N66
    connect \Q \a_o
    connect \SRST \rst_i
  end
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1203.3-1211.6"
  cell $sdffce $auto$ff.cc:266:slice$127
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 0
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \pc
    connect \EN \N66
    connect \Q \c_o
    connect \SRST \rst_i
  end
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1203.3-1211.6"
  cell $sdffce $auto$ff.cc:266:slice$129
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 0
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 16'0000000000000000
    parameter \WIDTH 16
    connect \CLK \clk_i
    connect \D \ps
    connect \EN \N66
    connect \Q \s_o
    connect \SRST \rst_i
  end
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1198.15-1198.21"
  cell $not $not$verilog/bsg_multiply_array_pipelined.v:1198$70
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_i
    connect \Y \N1
  end
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1199.16-1199.20"
  cell $not $not$verilog/bsg_multiply_array_pipelined.v:1199$71
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \v_i
    connect \Y \N65
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1178.3-1184.4"
  cell \bsg_adder_ripple_carry_width_p16 \adder0
    connect \a_i \pp
    connect \b_i { \c_i \s_i [15:1] }
    connect \c_o \pc
    connect \s_o \ps
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1169.3-1174.4"
  cell \bsg_and_width_p16 \and0
    connect \a_i \a_i
    connect \b_i { \b_i [12] \b_i [12] \b_i [12] \b_i [12] \b_i [12] \b_i [12] \b_i [12] \b_i [12] \b_i [12] \b_i [12] \b_i [12] \b_i [12] \b_i [12] \b_i [12] \b_i [12] \b_i [12] }
    connect \o \pp
  end
end
attribute \src "verilog/bsg_multiply_array_pipelined.v:1218.1-1317.10"
module \bsg_mul_array_row_16_12_0
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1235.16-1235.19"
  wire width 16 input 4 \a_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1239.17-1239.20"
  wire width 16 output 9 \a_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1236.16-1236.19"
  wire width 16 input 5 \b_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1240.17-1240.20"
  wire width 16 output 10 \b_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1246.9-1246.12"
  wire input 7 \c_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1247.10-1247.13"
  wire output 12 \c_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1243.9-1243.14"
  wire input 1 \clk_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1248.27-1248.29"
  wire width 16 \pp
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1238.16-1238.28"
  wire width 13 input 8 \prod_accum_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1242.17-1242.29"
  wire width 14 output 13 \prod_accum_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1244.9-1244.14"
  wire input 2 \rst_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1237.16-1237.19"
  wire width 16 input 6 \s_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1241.17-1241.20"
  wire width 16 output 11 \s_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1245.9-1245.12"
  wire input 3 \v_i
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1308.3-1314.4"
  cell \bsg_adder_ripple_carry_width_p16 \adder0
    connect \a_i \pp
    connect \b_i { \c_i \s_i [15:1] }
    connect \c_o \c_o
    connect \s_o \s_o
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1299.3-1304.4"
  cell \bsg_and_width_p16 \and0
    connect \a_i \a_i
    connect \b_i { \b_i [13] \b_i [13] \b_i [13] \b_i [13] \b_i [13] \b_i [13] \b_i [13] \b_i [13] \b_i [13] \b_i [13] \b_i [13] \b_i [13] \b_i [13] \b_i [13] \b_i [13] \b_i [13] }
    connect \o \pp
  end
  connect \a_o \a_i
  connect \b_o \b_i
  connect \prod_accum_o { \s_o [0] \prod_accum_i }
end
attribute \src "verilog/bsg_multiply_array_pipelined.v:1321.1-1421.10"
module \bsg_mul_array_row_16_13_0
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1338.16-1338.19"
  wire width 16 input 4 \a_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1342.17-1342.20"
  wire width 16 output 9 \a_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1339.16-1339.19"
  wire width 16 input 5 \b_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1343.17-1343.20"
  wire width 16 output 10 \b_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1349.9-1349.12"
  wire input 7 \c_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1350.10-1350.13"
  wire output 12 \c_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1346.9-1346.14"
  wire input 1 \clk_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1351.27-1351.29"
  wire width 16 \pp
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1341.16-1341.28"
  wire width 14 input 8 \prod_accum_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1345.17-1345.29"
  wire width 15 output 13 \prod_accum_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1347.9-1347.14"
  wire input 2 \rst_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1340.16-1340.19"
  wire width 16 input 6 \s_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1344.17-1344.20"
  wire width 16 output 11 \s_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1348.9-1348.12"
  wire input 3 \v_i
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1412.3-1418.4"
  cell \bsg_adder_ripple_carry_width_p16 \adder0
    connect \a_i \pp
    connect \b_i { \c_i \s_i [15:1] }
    connect \c_o \c_o
    connect \s_o \s_o
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1403.3-1408.4"
  cell \bsg_and_width_p16 \and0
    connect \a_i \a_i
    connect \b_i { \b_i [14] \b_i [14] \b_i [14] \b_i [14] \b_i [14] \b_i [14] \b_i [14] \b_i [14] \b_i [14] \b_i [14] \b_i [14] \b_i [14] \b_i [14] \b_i [14] \b_i [14] \b_i [14] }
    connect \o \pp
  end
  connect \a_o \a_i
  connect \b_o \b_i
  connect \prod_accum_o { \s_o [0] \prod_accum_i }
end
attribute \src "verilog/bsg_multiply_array_pipelined.v:1425.1-1525.10"
module \bsg_mul_array_row_16_14_0
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1442.16-1442.19"
  wire width 16 input 4 \a_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1446.17-1446.20"
  wire width 16 output 9 \a_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1443.16-1443.19"
  wire width 16 input 5 \b_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1447.17-1447.20"
  wire width 16 output 10 \b_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1453.9-1453.12"
  wire input 7 \c_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1454.10-1454.13"
  wire output 12 \c_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1450.9-1450.14"
  wire input 1 \clk_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1455.40-1455.42"
  wire width 16 \pp
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1445.16-1445.28"
  wire width 15 input 8 \prod_accum_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1449.17-1449.29"
  wire width 16 output 13 \prod_accum_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1451.9-1451.14"
  wire input 2 \rst_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1444.16-1444.19"
  wire width 16 input 6 \s_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1448.17-1448.20"
  wire width 16 output 11 \s_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1452.9-1452.12"
  wire input 3 \v_i
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1516.3-1522.4"
  cell \bsg_adder_ripple_carry_width_p16 \adder0
    connect \a_i \pp
    connect \b_i { \c_i \s_i [15:1] }
    connect \c_o \c_o
    connect \s_o \s_o
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1507.3-1512.4"
  cell \bsg_and_width_p16 \and0
    connect \a_i \a_i
    connect \b_i { \b_i [15] \b_i [15] \b_i [15] \b_i [15] \b_i [15] \b_i [15] \b_i [15] \b_i [15] \b_i [15] \b_i [15] \b_i [15] \b_i [15] \b_i [15] \b_i [15] \b_i [15] \b_i [15] }
    connect \o \pp
  end
  connect \a_o \a_i
  connect \b_o \b_i
  connect \prod_accum_o { \s_o [0] \prod_accum_i }
end
attribute \src "verilog/bsg_multiply_array_pipelined.v:179.1-267.10"
module \bsg_mul_array_row_16_1_0
  attribute \src "verilog/bsg_multiply_array_pipelined.v:196.16-196.19"
  wire width 16 input 4 \a_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:200.17-200.20"
  wire width 16 output 9 \a_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:197.16-197.19"
  wire width 16 input 5 \b_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:201.17-201.20"
  wire width 16 output 10 \b_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:207.9-207.12"
  wire input 7 \c_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:208.10-208.13"
  wire output 12 \c_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:204.9-204.14"
  wire input 1 \clk_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:209.27-209.29"
  wire width 16 \pp
  attribute \src "verilog/bsg_multiply_array_pipelined.v:199.15-199.27"
  wire width 2 input 8 \prod_accum_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:203.16-203.28"
  wire width 3 output 13 \prod_accum_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:205.9-205.14"
  wire input 2 \rst_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:198.16-198.19"
  wire width 16 input 6 \s_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:202.17-202.20"
  wire width 16 output 11 \s_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:206.9-206.12"
  wire input 3 \v_i
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_array_pipelined.v:258.3-264.4"
  cell \bsg_adder_ripple_carry_width_p16 \adder0
    connect \a_i \pp
    connect \b_i { \c_i \s_i [15:1] }
    connect \c_o \c_o
    connect \s_o \s_o
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_array_pipelined.v:249.3-254.4"
  cell \bsg_and_width_p16 \and0
    connect \a_i \a_i
    connect \b_i { \b_i [2] \b_i [2] \b_i [2] \b_i [2] \b_i [2] \b_i [2] \b_i [2] \b_i [2] \b_i [2] \b_i [2] \b_i [2] \b_i [2] \b_i [2] \b_i [2] \b_i [2] \b_i [2] }
    connect \o \pp
  end
  connect \a_o \a_i
  connect \b_o \b_i
  connect \prod_accum_o { \s_o [0] \prod_accum_i }
end
attribute \src "verilog/bsg_multiply_array_pipelined.v:271.1-360.10"
module \bsg_mul_array_row_16_2_0
  attribute \src "verilog/bsg_multiply_array_pipelined.v:288.16-288.19"
  wire width 16 input 4 \a_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:292.17-292.20"
  wire width 16 output 9 \a_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:289.16-289.19"
  wire width 16 input 5 \b_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:293.17-293.20"
  wire width 16 output 10 \b_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:299.9-299.12"
  wire input 7 \c_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:300.10-300.13"
  wire output 12 \c_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:296.9-296.14"
  wire input 1 \clk_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:301.27-301.29"
  wire width 16 \pp
  attribute \src "verilog/bsg_multiply_array_pipelined.v:291.15-291.27"
  wire width 3 input 8 \prod_accum_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:295.16-295.28"
  wire width 4 output 13 \prod_accum_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:297.9-297.14"
  wire input 2 \rst_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:290.16-290.19"
  wire width 16 input 6 \s_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:294.17-294.20"
  wire width 16 output 11 \s_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:298.9-298.12"
  wire input 3 \v_i
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_array_pipelined.v:351.3-357.4"
  cell \bsg_adder_ripple_carry_width_p16 \adder0
    connect \a_i \pp
    connect \b_i { \c_i \s_i [15:1] }
    connect \c_o \c_o
    connect \s_o \s_o
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_array_pipelined.v:342.3-347.4"
  cell \bsg_and_width_p16 \and0
    connect \a_i \a_i
    connect \b_i { \b_i [3] \b_i [3] \b_i [3] \b_i [3] \b_i [3] \b_i [3] \b_i [3] \b_i [3] \b_i [3] \b_i [3] \b_i [3] \b_i [3] \b_i [3] \b_i [3] \b_i [3] \b_i [3] }
    connect \o \pp
  end
  connect \a_o \a_i
  connect \b_o \b_i
  connect \prod_accum_o { \s_o [0] \prod_accum_i }
end
attribute \src "verilog/bsg_multiply_array_pipelined.v:364.1-448.10"
module \bsg_mul_array_row_16_3_1
  attribute \src "verilog/bsg_multiply_array_pipelined.v:394.11-394.13"
  wire \N1
  attribute \src "verilog/bsg_multiply_array_pipelined.v:396.67-396.70"
  wire \N57
  attribute \src "verilog/bsg_multiply_array_pipelined.v:396.71-396.74"
  wire \N58
  attribute \src "verilog/bsg_multiply_array_pipelined.v:381.16-381.19"
  wire width 16 input 4 \a_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:385.17-385.20"
  wire width 16 output 9 \a_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:382.16-382.19"
  wire width 16 input 5 \b_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:386.17-386.20"
  wire width 16 output 10 \b_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:392.9-392.12"
  wire input 7 \c_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:393.10-393.13"
  wire output 12 \c_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:389.9-389.14"
  wire input 1 \clk_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:394.14-394.16"
  wire \pc
  attribute \src "verilog/bsg_multiply_array_pipelined.v:397.15-397.17"
  wire width 16 \pp
  attribute \src "verilog/bsg_multiply_array_pipelined.v:384.15-384.27"
  wire width 4 input 8 \prod_accum_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:388.16-388.28"
  wire width 5 output 13 \prod_accum_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:397.18-397.20"
  wire width 16 \ps
  attribute \src "verilog/bsg_multiply_array_pipelined.v:390.9-390.14"
  wire input 2 \rst_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:383.16-383.19"
  wire width 16 input 6 \s_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:387.17-387.20"
  wire width 16 output 11 \s_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:391.9-391.12"
  wire input 3 \v_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:434.16-434.24"
  cell $and $and$verilog/bsg_multiply_array_pipelined.v:434$34
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N57
    connect \B \N1
    connect \Y \N58
  end
  attribute \src "verilog/bsg_multiply_array_pipelined.v:437.3-445.6"
  cell $sdffce $auto$ff.cc:266:slice$141
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 0
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 5'00000
    parameter \WIDTH 5
    connect \CLK \clk_i
    connect \D { \ps [0] \prod_accum_i }
    connect \EN \N58
    connect \Q \prod_accum_o
    connect \SRST \rst_i
  end
  attribute \src "verilog/bsg_multiply_array_pipelined.v:437.3-445.6"
  cell $sdffce $auto$ff.cc:266:slice$143
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 0
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 16'0000000000000000
    parameter \WIDTH 16
    connect \CLK \clk_i
    connect \D \b_i
    connect \EN \N58
    connect \Q \b_o
    connect \SRST \rst_i
  end
  attribute \src "verilog/bsg_multiply_array_pipelined.v:437.3-445.6"
  cell $sdffce $auto$ff.cc:266:slice$145
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 0
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 16'0000000000000000
    parameter \WIDTH 16
    connect \CLK \clk_i
    connect \D \a_i
    connect \EN \N58
    connect \Q \a_o
    connect \SRST \rst_i
  end
  attribute \src "verilog/bsg_multiply_array_pipelined.v:437.3-445.6"
  cell $sdffce $auto$ff.cc:266:slice$147
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 0
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \pc
    connect \EN \N58
    connect \Q \c_o
    connect \SRST \rst_i
  end
  attribute \src "verilog/bsg_multiply_array_pipelined.v:437.3-445.6"
  cell $sdffce $auto$ff.cc:266:slice$149
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 0
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 16'0000000000000000
    parameter \WIDTH 16
    connect \CLK \clk_i
    connect \D \ps
    connect \EN \N58
    connect \Q \s_o
    connect \SRST \rst_i
  end
  attribute \src "verilog/bsg_multiply_array_pipelined.v:432.15-432.21"
  cell $not $not$verilog/bsg_multiply_array_pipelined.v:432$32
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_i
    connect \Y \N1
  end
  attribute \src "verilog/bsg_multiply_array_pipelined.v:433.16-433.20"
  cell $not $not$verilog/bsg_multiply_array_pipelined.v:433$33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \v_i
    connect \Y \N57
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_array_pipelined.v:412.3-418.4"
  cell \bsg_adder_ripple_carry_width_p16 \adder0
    connect \a_i \pp
    connect \b_i { \c_i \s_i [15:1] }
    connect \c_o \pc
    connect \s_o \ps
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_array_pipelined.v:403.3-408.4"
  cell \bsg_and_width_p16 \and0
    connect \a_i \a_i
    connect \b_i { \b_i [4] \b_i [4] \b_i [4] \b_i [4] \b_i [4] \b_i [4] \b_i [4] \b_i [4] \b_i [4] \b_i [4] \b_i [4] \b_i [4] \b_i [4] \b_i [4] \b_i [4] \b_i [4] }
    connect \o \pp
  end
end
attribute \src "verilog/bsg_multiply_array_pipelined.v:452.1-543.10"
module \bsg_mul_array_row_16_4_0
  attribute \src "verilog/bsg_multiply_array_pipelined.v:469.16-469.19"
  wire width 16 input 4 \a_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:473.17-473.20"
  wire width 16 output 9 \a_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:470.16-470.19"
  wire width 16 input 5 \b_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:474.17-474.20"
  wire width 16 output 10 \b_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:480.9-480.12"
  wire input 7 \c_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:481.10-481.13"
  wire output 12 \c_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:477.9-477.14"
  wire input 1 \clk_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:482.27-482.29"
  wire width 16 \pp
  attribute \src "verilog/bsg_multiply_array_pipelined.v:472.15-472.27"
  wire width 5 input 8 \prod_accum_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:476.16-476.28"
  wire width 6 output 13 \prod_accum_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:478.9-478.14"
  wire input 2 \rst_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:471.16-471.19"
  wire width 16 input 6 \s_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:475.17-475.20"
  wire width 16 output 11 \s_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:479.9-479.12"
  wire input 3 \v_i
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_array_pipelined.v:534.3-540.4"
  cell \bsg_adder_ripple_carry_width_p16 \adder0
    connect \a_i \pp
    connect \b_i { \c_i \s_i [15:1] }
    connect \c_o \c_o
    connect \s_o \s_o
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_array_pipelined.v:525.3-530.4"
  cell \bsg_and_width_p16 \and0
    connect \a_i \a_i
    connect \b_i { \b_i [5] \b_i [5] \b_i [5] \b_i [5] \b_i [5] \b_i [5] \b_i [5] \b_i [5] \b_i [5] \b_i [5] \b_i [5] \b_i [5] \b_i [5] \b_i [5] \b_i [5] \b_i [5] }
    connect \o \pp
  end
  connect \a_o \a_i
  connect \b_o \b_i
  connect \prod_accum_o { \s_o [0] \prod_accum_i }
end
attribute \src "verilog/bsg_multiply_array_pipelined.v:547.1-639.10"
module \bsg_mul_array_row_16_5_0
  attribute \src "verilog/bsg_multiply_array_pipelined.v:564.16-564.19"
  wire width 16 input 4 \a_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:568.17-568.20"
  wire width 16 output 9 \a_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:565.16-565.19"
  wire width 16 input 5 \b_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:569.17-569.20"
  wire width 16 output 10 \b_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:575.9-575.12"
  wire input 7 \c_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:576.10-576.13"
  wire output 12 \c_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:572.9-572.14"
  wire input 1 \clk_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:577.27-577.29"
  wire width 16 \pp
  attribute \src "verilog/bsg_multiply_array_pipelined.v:567.15-567.27"
  wire width 6 input 8 \prod_accum_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:571.16-571.28"
  wire width 7 output 13 \prod_accum_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:573.9-573.14"
  wire input 2 \rst_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:566.16-566.19"
  wire width 16 input 6 \s_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:570.17-570.20"
  wire width 16 output 11 \s_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:574.9-574.12"
  wire input 3 \v_i
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_array_pipelined.v:630.3-636.4"
  cell \bsg_adder_ripple_carry_width_p16 \adder0
    connect \a_i \pp
    connect \b_i { \c_i \s_i [15:1] }
    connect \c_o \c_o
    connect \s_o \s_o
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_array_pipelined.v:621.3-626.4"
  cell \bsg_and_width_p16 \and0
    connect \a_i \a_i
    connect \b_i { \b_i [6] \b_i [6] \b_i [6] \b_i [6] \b_i [6] \b_i [6] \b_i [6] \b_i [6] \b_i [6] \b_i [6] \b_i [6] \b_i [6] \b_i [6] \b_i [6] \b_i [6] \b_i [6] }
    connect \o \pp
  end
  connect \a_o \a_i
  connect \b_o \b_i
  connect \prod_accum_o { \s_o [0] \prod_accum_i }
end
attribute \src "verilog/bsg_multiply_array_pipelined.v:643.1-736.10"
module \bsg_mul_array_row_16_6_0
  attribute \src "verilog/bsg_multiply_array_pipelined.v:660.16-660.19"
  wire width 16 input 4 \a_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:664.17-664.20"
  wire width 16 output 9 \a_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:661.16-661.19"
  wire width 16 input 5 \b_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:665.17-665.20"
  wire width 16 output 10 \b_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:671.9-671.12"
  wire input 7 \c_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:672.10-672.13"
  wire output 12 \c_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:668.9-668.14"
  wire input 1 \clk_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:673.27-673.29"
  wire width 16 \pp
  attribute \src "verilog/bsg_multiply_array_pipelined.v:663.15-663.27"
  wire width 7 input 8 \prod_accum_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:667.16-667.28"
  wire width 8 output 13 \prod_accum_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:669.9-669.14"
  wire input 2 \rst_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:662.16-662.19"
  wire width 16 input 6 \s_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:666.17-666.20"
  wire width 16 output 11 \s_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:670.9-670.12"
  wire input 3 \v_i
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_array_pipelined.v:727.3-733.4"
  cell \bsg_adder_ripple_carry_width_p16 \adder0
    connect \a_i \pp
    connect \b_i { \c_i \s_i [15:1] }
    connect \c_o \c_o
    connect \s_o \s_o
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_array_pipelined.v:718.3-723.4"
  cell \bsg_and_width_p16 \and0
    connect \a_i \a_i
    connect \b_i { \b_i [7] \b_i [7] \b_i [7] \b_i [7] \b_i [7] \b_i [7] \b_i [7] \b_i [7] \b_i [7] \b_i [7] \b_i [7] \b_i [7] \b_i [7] \b_i [7] \b_i [7] \b_i [7] }
    connect \o \pp
  end
  connect \a_o \a_i
  connect \b_o \b_i
  connect \prod_accum_o { \s_o [0] \prod_accum_i }
end
attribute \src "verilog/bsg_multiply_array_pipelined.v:740.1-825.10"
module \bsg_mul_array_row_16_7_1
  attribute \src "verilog/bsg_multiply_array_pipelined.v:770.11-770.13"
  wire \N1
  attribute \src "verilog/bsg_multiply_array_pipelined.v:773.3-773.6"
  wire \N61
  attribute \src "verilog/bsg_multiply_array_pipelined.v:773.7-773.10"
  wire \N62
  attribute \src "verilog/bsg_multiply_array_pipelined.v:757.16-757.19"
  wire width 16 input 4 \a_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:761.17-761.20"
  wire width 16 output 9 \a_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:758.16-758.19"
  wire width 16 input 5 \b_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:762.17-762.20"
  wire width 16 output 10 \b_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:768.9-768.12"
  wire input 7 \c_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:769.10-769.13"
  wire output 12 \c_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:765.9-765.14"
  wire input 1 \clk_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:770.14-770.16"
  wire \pc
  attribute \src "verilog/bsg_multiply_array_pipelined.v:774.15-774.17"
  wire width 16 \pp
  attribute \src "verilog/bsg_multiply_array_pipelined.v:760.15-760.27"
  wire width 8 input 8 \prod_accum_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:764.16-764.28"
  wire width 9 output 13 \prod_accum_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:774.18-774.20"
  wire width 16 \ps
  attribute \src "verilog/bsg_multiply_array_pipelined.v:766.9-766.14"
  wire input 2 \rst_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:759.16-759.19"
  wire width 16 input 6 \s_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:763.17-763.20"
  wire width 16 output 11 \s_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:767.9-767.12"
  wire input 3 \v_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:811.16-811.24"
  cell $and $and$verilog/bsg_multiply_array_pipelined.v:811$53
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N61
    connect \B \N1
    connect \Y \N62
  end
  attribute \src "verilog/bsg_multiply_array_pipelined.v:814.3-822.6"
  cell $sdffce $auto$ff.cc:266:slice$131
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 0
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 9'000000000
    parameter \WIDTH 9
    connect \CLK \clk_i
    connect \D { \ps [0] \prod_accum_i }
    connect \EN \N62
    connect \Q \prod_accum_o
    connect \SRST \rst_i
  end
  attribute \src "verilog/bsg_multiply_array_pipelined.v:814.3-822.6"
  cell $sdffce $auto$ff.cc:266:slice$133
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 0
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 16'0000000000000000
    parameter \WIDTH 16
    connect \CLK \clk_i
    connect \D \b_i
    connect \EN \N62
    connect \Q \b_o
    connect \SRST \rst_i
  end
  attribute \src "verilog/bsg_multiply_array_pipelined.v:814.3-822.6"
  cell $sdffce $auto$ff.cc:266:slice$135
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 0
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 16'0000000000000000
    parameter \WIDTH 16
    connect \CLK \clk_i
    connect \D \a_i
    connect \EN \N62
    connect \Q \a_o
    connect \SRST \rst_i
  end
  attribute \src "verilog/bsg_multiply_array_pipelined.v:814.3-822.6"
  cell $sdffce $auto$ff.cc:266:slice$137
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 0
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \pc
    connect \EN \N62
    connect \Q \c_o
    connect \SRST \rst_i
  end
  attribute \src "verilog/bsg_multiply_array_pipelined.v:814.3-822.6"
  cell $sdffce $auto$ff.cc:266:slice$139
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 0
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 16'0000000000000000
    parameter \WIDTH 16
    connect \CLK \clk_i
    connect \D \ps
    connect \EN \N62
    connect \Q \s_o
    connect \SRST \rst_i
  end
  attribute \src "verilog/bsg_multiply_array_pipelined.v:809.15-809.21"
  cell $not $not$verilog/bsg_multiply_array_pipelined.v:809$51
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_i
    connect \Y \N1
  end
  attribute \src "verilog/bsg_multiply_array_pipelined.v:810.16-810.20"
  cell $not $not$verilog/bsg_multiply_array_pipelined.v:810$52
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \v_i
    connect \Y \N61
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_array_pipelined.v:789.3-795.4"
  cell \bsg_adder_ripple_carry_width_p16 \adder0
    connect \a_i \pp
    connect \b_i { \c_i \s_i [15:1] }
    connect \c_o \pc
    connect \s_o \ps
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_array_pipelined.v:780.3-785.4"
  cell \bsg_and_width_p16 \and0
    connect \a_i \a_i
    connect \b_i { \b_i [8] \b_i [8] \b_i [8] \b_i [8] \b_i [8] \b_i [8] \b_i [8] \b_i [8] \b_i [8] \b_i [8] \b_i [8] \b_i [8] \b_i [8] \b_i [8] \b_i [8] \b_i [8] }
    connect \o \pp
  end
end
attribute \src "verilog/bsg_multiply_array_pipelined.v:829.1-924.10"
module \bsg_mul_array_row_16_8_0
  attribute \src "verilog/bsg_multiply_array_pipelined.v:846.16-846.19"
  wire width 16 input 4 \a_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:850.17-850.20"
  wire width 16 output 9 \a_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:847.16-847.19"
  wire width 16 input 5 \b_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:851.17-851.20"
  wire width 16 output 10 \b_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:857.9-857.12"
  wire input 7 \c_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:858.10-858.13"
  wire output 12 \c_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:854.9-854.14"
  wire input 1 \clk_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:859.27-859.29"
  wire width 16 \pp
  attribute \src "verilog/bsg_multiply_array_pipelined.v:849.15-849.27"
  wire width 9 input 8 \prod_accum_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:853.16-853.28"
  wire width 10 output 13 \prod_accum_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:855.9-855.14"
  wire input 2 \rst_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:848.16-848.19"
  wire width 16 input 6 \s_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:852.17-852.20"
  wire width 16 output 11 \s_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:856.9-856.12"
  wire input 3 \v_i
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_array_pipelined.v:915.3-921.4"
  cell \bsg_adder_ripple_carry_width_p16 \adder0
    connect \a_i \pp
    connect \b_i { \c_i \s_i [15:1] }
    connect \c_o \c_o
    connect \s_o \s_o
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_array_pipelined.v:906.3-911.4"
  cell \bsg_and_width_p16 \and0
    connect \a_i \a_i
    connect \b_i { \b_i [9] \b_i [9] \b_i [9] \b_i [9] \b_i [9] \b_i [9] \b_i [9] \b_i [9] \b_i [9] \b_i [9] \b_i [9] \b_i [9] \b_i [9] \b_i [9] \b_i [9] \b_i [9] }
    connect \o \pp
  end
  connect \a_o \a_i
  connect \b_o \b_i
  connect \prod_accum_o { \s_o [0] \prod_accum_i }
end
attribute \src "verilog/bsg_multiply_array_pipelined.v:928.1-1024.10"
module \bsg_mul_array_row_16_9_0
  attribute \src "verilog/bsg_multiply_array_pipelined.v:945.16-945.19"
  wire width 16 input 4 \a_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:949.17-949.20"
  wire width 16 output 9 \a_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:946.16-946.19"
  wire width 16 input 5 \b_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:950.17-950.20"
  wire width 16 output 10 \b_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:956.9-956.12"
  wire input 7 \c_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:957.10-957.13"
  wire output 12 \c_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:953.9-953.14"
  wire input 1 \clk_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:958.27-958.29"
  wire width 16 \pp
  attribute \src "verilog/bsg_multiply_array_pipelined.v:948.15-948.27"
  wire width 10 input 8 \prod_accum_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:952.17-952.29"
  wire width 11 output 13 \prod_accum_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:954.9-954.14"
  wire input 2 \rst_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:947.16-947.19"
  wire width 16 input 6 \s_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:951.17-951.20"
  wire width 16 output 11 \s_o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:955.9-955.12"
  wire input 3 \v_i
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1015.3-1021.4"
  cell \bsg_adder_ripple_carry_width_p16 \adder0
    connect \a_i \pp
    connect \b_i { \c_i \s_i [15:1] }
    connect \c_o \c_o
    connect \s_o \s_o
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_array_pipelined.v:1006.3-1011.4"
  cell \bsg_and_width_p16 \and0
    connect \a_i \a_i
    connect \b_i { \b_i [10] \b_i [10] \b_i [10] \b_i [10] \b_i [10] \b_i [10] \b_i [10] \b_i [10] \b_i [10] \b_i [10] \b_i [10] \b_i [10] \b_i [10] \b_i [10] \b_i [10] \b_i [10] }
    connect \o \pp
  end
  connect \a_o \a_i
  connect \b_o \b_i
  connect \prod_accum_o { \s_o [0] \prod_accum_i }
end
attribute \top 1
attribute \src "verilog/bsg_multiply_array_pipelined.v:3.1-32.10"
module \top
  attribute \src "verilog/bsg_multiply_array_pipelined.v:13.16-13.19"
  wire width 16 input 4 \a_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:14.16-14.19"
  wire width 16 input 5 \b_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:16.9-16.14"
  wire input 1 \clk_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:15.17-15.18"
  wire width 32 output 6 \o
  attribute \src "verilog/bsg_multiply_array_pipelined.v:17.9-17.14"
  wire input 2 \rst_i
  attribute \src "verilog/bsg_multiply_array_pipelined.v:18.9-18.12"
  wire input 3 \v_i
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_multiply_array_pipelined.v:21.3-29.4"
  cell \bsg_mul_array \wrapper
    connect \a_i \a_i
    connect \b_i \b_i
    connect \clk_i \clk_i
    connect \o \o
    connect \rst_i \rst_i
    connect \v_i \v_i
  end
end

6. Printing statistics.

=== bsg_adder_ripple_carry_width_p16 ===

   Number of wires:                  4
   Number of wire bits:             49
   Number of public wires:           4
   Number of public wire bits:      49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $add_17                         1

=== bsg_and_width_p16 ===

   Number of wires:                  3
   Number of wire bits:             48
   Number of public wires:           3
   Number of public wire bits:      48
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     $and_1                         16

=== bsg_mul_array ===

   Number of wires:                386
   Number of wire bits:            921
   Number of public wires:         386
   Number of public wire bits:     921
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     bsg_and_width_p16               1
     bsg_mul_array_row_16_0_0        1
     bsg_mul_array_row_16_10_0       1
     bsg_mul_array_row_16_11_1       1
     bsg_mul_array_row_16_12_0       1
     bsg_mul_array_row_16_13_0       1
     bsg_mul_array_row_16_14_0       1
     bsg_mul_array_row_16_1_0        1
     bsg_mul_array_row_16_2_0        1
     bsg_mul_array_row_16_3_1        1
     bsg_mul_array_row_16_4_0        1
     bsg_mul_array_row_16_5_0        1
     bsg_mul_array_row_16_6_0        1
     bsg_mul_array_row_16_7_1        1
     bsg_mul_array_row_16_8_0        1
     bsg_mul_array_row_16_9_0        1

=== bsg_mul_array_row_16_0_0 ===

   Number of wires:                 14
   Number of wire bits:            120
   Number of public wires:          14
   Number of public wire bits:     120
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     bsg_adder_ripple_carry_width_p16      1
     bsg_and_width_p16               1

=== bsg_mul_array_row_16_10_0 ===

   Number of wires:                 14
   Number of wire bits:            140
   Number of public wires:          14
   Number of public wire bits:     140
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     bsg_adder_ripple_carry_width_p16      1
     bsg_and_width_p16               1

=== bsg_mul_array_row_16_11_1 ===

   Number of wires:                 19
   Number of wire bits:            162
   Number of public wires:          19
   Number of public wire bits:     162
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $and_1                          1
     $not_1                          2
     $sdffce_1                       1
     $sdffce_13                      1
     $sdffce_16                      3
     bsg_adder_ripple_carry_width_p16      1
     bsg_and_width_p16               1

=== bsg_mul_array_row_16_12_0 ===

   Number of wires:                 14
   Number of wire bits:            144
   Number of public wires:          14
   Number of public wire bits:     144
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     bsg_adder_ripple_carry_width_p16      1
     bsg_and_width_p16               1

=== bsg_mul_array_row_16_13_0 ===

   Number of wires:                 14
   Number of wire bits:            146
   Number of public wires:          14
   Number of public wire bits:     146
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     bsg_adder_ripple_carry_width_p16      1
     bsg_and_width_p16               1

=== bsg_mul_array_row_16_14_0 ===

   Number of wires:                 14
   Number of wire bits:            148
   Number of public wires:          14
   Number of public wire bits:     148
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     bsg_adder_ripple_carry_width_p16      1
     bsg_and_width_p16               1

=== bsg_mul_array_row_16_1_0 ===

   Number of wires:                 14
   Number of wire bits:            122
   Number of public wires:          14
   Number of public wire bits:     122
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     bsg_adder_ripple_carry_width_p16      1
     bsg_and_width_p16               1

=== bsg_mul_array_row_16_2_0 ===

   Number of wires:                 14
   Number of wire bits:            124
   Number of public wires:          14
   Number of public wire bits:     124
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     bsg_adder_ripple_carry_width_p16      1
     bsg_and_width_p16               1

=== bsg_mul_array_row_16_3_1 ===

   Number of wires:                 19
   Number of wire bits:            146
   Number of public wires:          19
   Number of public wire bits:     146
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $and_1                          1
     $not_1                          2
     $sdffce_1                       1
     $sdffce_16                      3
     $sdffce_5                       1
     bsg_adder_ripple_carry_width_p16      1
     bsg_and_width_p16               1

=== bsg_mul_array_row_16_4_0 ===

   Number of wires:                 14
   Number of wire bits:            128
   Number of public wires:          14
   Number of public wire bits:     128
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     bsg_adder_ripple_carry_width_p16      1
     bsg_and_width_p16               1

=== bsg_mul_array_row_16_5_0 ===

   Number of wires:                 14
   Number of wire bits:            130
   Number of public wires:          14
   Number of public wire bits:     130
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     bsg_adder_ripple_carry_width_p16      1
     bsg_and_width_p16               1

=== bsg_mul_array_row_16_6_0 ===

   Number of wires:                 14
   Number of wire bits:            132
   Number of public wires:          14
   Number of public wire bits:     132
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     bsg_adder_ripple_carry_width_p16      1
     bsg_and_width_p16               1

=== bsg_mul_array_row_16_7_1 ===

   Number of wires:                 19
   Number of wire bits:            154
   Number of public wires:          19
   Number of public wire bits:     154
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $and_1                          1
     $not_1                          2
     $sdffce_1                       1
     $sdffce_16                      3
     $sdffce_9                       1
     bsg_adder_ripple_carry_width_p16      1
     bsg_and_width_p16               1

=== bsg_mul_array_row_16_8_0 ===

   Number of wires:                 14
   Number of wire bits:            136
   Number of public wires:          14
   Number of public wire bits:     136
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     bsg_adder_ripple_carry_width_p16      1
     bsg_and_width_p16               1

=== bsg_mul_array_row_16_9_0 ===

   Number of wires:                 14
   Number of wire bits:            138
   Number of public wires:          14
   Number of public wire bits:     138
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     bsg_adder_ripple_carry_width_p16      1
     bsg_and_width_p16               1

=== top ===

   Number of wires:                  6
   Number of wire bits:             67
   Number of public wires:           6
   Number of public wire bits:      67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     bsg_mul_array                   1

=== design hierarchy ===

   top                               1
     bsg_mul_array                   1
       bsg_and_width_p16             1
       bsg_mul_array_row_16_0_0      1
         bsg_adder_ripple_carry_width_p16      1
         bsg_and_width_p16           1
       bsg_mul_array_row_16_10_0      1
         bsg_adder_ripple_carry_width_p16      1
         bsg_and_width_p16           1
       bsg_mul_array_row_16_11_1      1
         bsg_adder_ripple_carry_width_p16      1
         bsg_and_width_p16           1
       bsg_mul_array_row_16_12_0      1
         bsg_adder_ripple_carry_width_p16      1
         bsg_and_width_p16           1
       bsg_mul_array_row_16_13_0      1
         bsg_adder_ripple_carry_width_p16      1
         bsg_and_width_p16           1
       bsg_mul_array_row_16_14_0      1
         bsg_adder_ripple_carry_width_p16      1
         bsg_and_width_p16           1
       bsg_mul_array_row_16_1_0      1
         bsg_adder_ripple_carry_width_p16      1
         bsg_and_width_p16           1
       bsg_mul_array_row_16_2_0      1
         bsg_adder_ripple_carry_width_p16      1
         bsg_and_width_p16           1
       bsg_mul_array_row_16_3_1      1
         bsg_adder_ripple_carry_width_p16      1
         bsg_and_width_p16           1
       bsg_mul_array_row_16_4_0      1
         bsg_adder_ripple_carry_width_p16      1
         bsg_and_width_p16           1
       bsg_mul_array_row_16_5_0      1
         bsg_adder_ripple_carry_width_p16      1
         bsg_and_width_p16           1
       bsg_mul_array_row_16_6_0      1
         bsg_adder_ripple_carry_width_p16      1
         bsg_and_width_p16           1
       bsg_mul_array_row_16_7_1      1
         bsg_adder_ripple_carry_width_p16      1
         bsg_and_width_p16           1
       bsg_mul_array_row_16_8_0      1
         bsg_adder_ripple_carry_width_p16      1
         bsg_and_width_p16           1
       bsg_mul_array_row_16_9_0      1
         bsg_adder_ripple_carry_width_p16      1
         bsg_and_width_p16           1

   Number of wires:                725
   Number of wire bits:           4561
   Number of public wires:         725
   Number of public wire bits:    4561
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                295
     $add_17                        15
     $and_1                        259
     $not_1                          6
     $sdffce_1                       3
     $sdffce_13                      1
     $sdffce_16                      9
     $sdffce_5                       1
     $sdffce_9                       1

