# FSM Reduction and mapping (C) Univ. of Colorado VLSI
#
# JEDI, official release 1.2
#
# States.S0 101
# States.S1 000
# States.S2 111
# States.S3 110
# States.S4 100
# States.S5 001
# States.S6 011
#
.type fr
.i 7
.o 7
.ilb v.0 v.1 v.2 v.3 v.4.0 v.4.1 v.4.2
.ob v.5.0 v.5.1 v.5.2 v.6 v.7 v.8 v.9
.p 60
1-0-00- ~~~1~~~
000-1-0 ~1~~11~
0-1-0-0 ~~~~~11
00-011- 11~~11~
-00--10 ~~~~11~
1---111 1~~1~~~
--0-101 1~1~~~~
1-1--01 ~~111~~
--1-001 ~~111~~
1--1--1 1~~1~~~
0-0-0-1 ~11~1~~
0--1-0- ~~1~~11
0-1-1-1 1~1~~11
--0--1- ~1~~~~~
0---0-0 1~1~~~~
1-0---1 ~~1~1~~
----1-0 1~~~~~~
0---01- ~11~1~~
---111- 1~111~~
-1----- 1111~~~
0000101 ~0~0000
0000000 ~0~0000
0000111 ~~00~~0
0000110 ~~00~~0
0000100 ~~00~~0
0001101 ~0~00~~
0001000 ~0~00~~
0001111 ~~~~~00
0010101 ~0~00~~
0010000 ~0~00~~
0010110 ~~00~~0
0010100 ~000000
0011101 ~0~00~~
0011000 ~0~00~~
0011100 ~0~00~~
0100101 ~~~~000
0100111 ~~~~000
0100110 ~~~~000
0100100 ~~~~000
1000101 ~0~0~00
1000000 000~000
1000111 ~~~~~00
1000110 ~~00~~0
1000100 ~000000
1001111 ~~~~~00
1010101 00~~~00
1010000 0000000
1010110 ~000000
1010100 ~000000
1011100 ~000000
0000001 0~~0~00
1010001 00~~~00
1000001 00~~~00
0010001 00~~~00
1010011 0000000
1001011 ~~~~~00
0000011 0~~0~00
0010011 0~~0~00
1000011 0~~0~00
0001011 0~~0~00
.end
