{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 24 15:55:21 2012 " "Info: Processing started: Mon Sep 24 15:55:21 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off FrameLengthCounter -c FrameLengthCounter --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FrameLengthCounter -c FrameLengthCounter --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "byte_count\[0\]\$latch " "Warning: Node \"byte_count\[0\]\$latch\" is a latch" {  } { { "FrameLengthCounter.vhd" "" { Text "C:/Users/Andy/Documents/ECE251/FrameLengthCounter/FrameLengthCounter.vhd" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "byte_count\[1\]\$latch " "Warning: Node \"byte_count\[1\]\$latch\" is a latch" {  } { { "FrameLengthCounter.vhd" "" { Text "C:/Users/Andy/Documents/ECE251/FrameLengthCounter/FrameLengthCounter.vhd" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "byte_count\[2\]\$latch " "Warning: Node \"byte_count\[2\]\$latch\" is a latch" {  } { { "FrameLengthCounter.vhd" "" { Text "C:/Users/Andy/Documents/ECE251/FrameLengthCounter/FrameLengthCounter.vhd" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "byte_count\[3\]\$latch " "Warning: Node \"byte_count\[3\]\$latch\" is a latch" {  } { { "FrameLengthCounter.vhd" "" { Text "C:/Users/Andy/Documents/ECE251/FrameLengthCounter/FrameLengthCounter.vhd" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "byte_count\[4\]\$latch " "Warning: Node \"byte_count\[4\]\$latch\" is a latch" {  } { { "FrameLengthCounter.vhd" "" { Text "C:/Users/Andy/Documents/ECE251/FrameLengthCounter/FrameLengthCounter.vhd" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "byte_count\[5\]\$latch " "Warning: Node \"byte_count\[5\]\$latch\" is a latch" {  } { { "FrameLengthCounter.vhd" "" { Text "C:/Users/Andy/Documents/ECE251/FrameLengthCounter/FrameLengthCounter.vhd" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "byte_count\[6\]\$latch " "Warning: Node \"byte_count\[6\]\$latch\" is a latch" {  } { { "FrameLengthCounter.vhd" "" { Text "C:/Users/Andy/Documents/ECE251/FrameLengthCounter/FrameLengthCounter.vhd" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "byte_count\[7\]\$latch " "Warning: Node \"byte_count\[7\]\$latch\" is a latch" {  } { { "FrameLengthCounter.vhd" "" { Text "C:/Users/Andy/Documents/ECE251/FrameLengthCounter/FrameLengthCounter.vhd" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "second_byte\[0\]\$latch " "Warning: Node \"second_byte\[0\]\$latch\" is a latch" {  } { { "FrameLengthCounter.vhd" "" { Text "C:/Users/Andy/Documents/ECE251/FrameLengthCounter/FrameLengthCounter.vhd" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "second_byte\[1\]\$latch " "Warning: Node \"second_byte\[1\]\$latch\" is a latch" {  } { { "FrameLengthCounter.vhd" "" { Text "C:/Users/Andy/Documents/ECE251/FrameLengthCounter/FrameLengthCounter.vhd" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "second_byte\[2\]\$latch " "Warning: Node \"second_byte\[2\]\$latch\" is a latch" {  } { { "FrameLengthCounter.vhd" "" { Text "C:/Users/Andy/Documents/ECE251/FrameLengthCounter/FrameLengthCounter.vhd" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "second_byte\[3\]\$latch " "Warning: Node \"second_byte\[3\]\$latch\" is a latch" {  } { { "FrameLengthCounter.vhd" "" { Text "C:/Users/Andy/Documents/ECE251/FrameLengthCounter/FrameLengthCounter.vhd" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "second_byte\[4\]\$latch " "Warning: Node \"second_byte\[4\]\$latch\" is a latch" {  } { { "FrameLengthCounter.vhd" "" { Text "C:/Users/Andy/Documents/ECE251/FrameLengthCounter/FrameLengthCounter.vhd" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "second_byte\[5\]\$latch " "Warning: Node \"second_byte\[5\]\$latch\" is a latch" {  } { { "FrameLengthCounter.vhd" "" { Text "C:/Users/Andy/Documents/ECE251/FrameLengthCounter/FrameLengthCounter.vhd" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "second_byte\[6\]\$latch " "Warning: Node \"second_byte\[6\]\$latch\" is a latch" {  } { { "FrameLengthCounter.vhd" "" { Text "C:/Users/Andy/Documents/ECE251/FrameLengthCounter/FrameLengthCounter.vhd" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "second_byte\[7\]\$latch " "Warning: Node \"second_byte\[7\]\$latch\" is a latch" {  } { { "FrameLengthCounter.vhd" "" { Text "C:/Users/Andy/Documents/ECE251/FrameLengthCounter/FrameLengthCounter.vhd" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "FrameLengthCounter.vhd" "" { Text "C:/Users/Andy/Documents/ECE251/FrameLengthCounter/FrameLengthCounter.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "data_valid " "Info: Assuming node \"data_valid\" is a latch enable. Will not compute fmax for this pin." {  } { { "FrameLengthCounter.vhd" "" { Text "C:/Users/Andy/Documents/ECE251/FrameLengthCounter/FrameLengthCounter.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "process_0~0 " "Info: Detected gated clock \"process_0~0\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "process_0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "data_valid_buffer " "Info: Detected ripple clock \"data_valid_buffer\" as buffer" {  } { { "FrameLengthCounter.vhd" "" { Text "C:/Users/Andy/Documents/ECE251/FrameLengthCounter/FrameLengthCounter.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_valid_buffer" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register counter\[0\] register second_byte_temp\[5\] 397.93 MHz 2.513 ns Internal " "Info: Clock \"clock\" has Internal fmax of 397.93 MHz between source register \"counter\[0\]\" and destination register \"second_byte_temp\[5\]\" (period= 2.513 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.347 ns + Longest register register " "Info: + Longest register to register delay is 2.347 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter\[0\] 1 REG LCFF_X22_Y18_N21 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y18_N21; Fanout = 5; REG Node = 'counter\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[0] } "NODE_NAME" } } { "FrameLengthCounter.vhd" "" { Text "C:/Users/Andy/Documents/ECE251/FrameLengthCounter/FrameLengthCounter.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.230 ns) + CELL(0.053 ns) 1.283 ns second_byte_temp\[7\]~2 2 COMB LCCOMB_X26_Y5_N30 4 " "Info: 2: + IC(1.230 ns) + CELL(0.053 ns) = 1.283 ns; Loc. = LCCOMB_X26_Y5_N30; Fanout = 4; COMB Node = 'second_byte_temp\[7\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { counter[0] second_byte_temp[7]~2 } "NODE_NAME" } } { "FrameLengthCounter.vhd" "" { Text "C:/Users/Andy/Documents/ECE251/FrameLengthCounter/FrameLengthCounter.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.746 ns) 2.347 ns second_byte_temp\[5\] 3 REG LCFF_X27_Y5_N25 1 " "Info: 3: + IC(0.318 ns) + CELL(0.746 ns) = 2.347 ns; Loc. = LCFF_X27_Y5_N25; Fanout = 1; REG Node = 'second_byte_temp\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.064 ns" { second_byte_temp[7]~2 second_byte_temp[5] } "NODE_NAME" } } { "FrameLengthCounter.vhd" "" { Text "C:/Users/Andy/Documents/ECE251/FrameLengthCounter/FrameLengthCounter.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.799 ns ( 34.04 % ) " "Info: Total cell delay = 0.799 ns ( 34.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.548 ns ( 65.96 % ) " "Info: Total interconnect delay = 1.548 ns ( 65.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.347 ns" { counter[0] second_byte_temp[7]~2 second_byte_temp[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.347 ns" { counter[0] {} second_byte_temp[7]~2 {} second_byte_temp[5] {} } { 0.000ns 1.230ns 0.318ns } { 0.000ns 0.053ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.018 ns - Smallest " "Info: - Smallest clock skew is 0.018 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.485 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.485 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "FrameLengthCounter.vhd" "" { Text "C:/Users/Andy/Documents/ECE251/FrameLengthCounter/FrameLengthCounter.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 17 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 17; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "FrameLengthCounter.vhd" "" { Text "C:/Users/Andy/Documents/ECE251/FrameLengthCounter/FrameLengthCounter.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.618 ns) 2.485 ns second_byte_temp\[5\] 3 REG LCFF_X27_Y5_N25 1 " "Info: 3: + IC(0.670 ns) + CELL(0.618 ns) = 2.485 ns; Loc. = LCFF_X27_Y5_N25; Fanout = 1; REG Node = 'second_byte_temp\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { clock~clkctrl second_byte_temp[5] } "NODE_NAME" } } { "FrameLengthCounter.vhd" "" { Text "C:/Users/Andy/Documents/ECE251/FrameLengthCounter/FrameLengthCounter.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.24 % ) " "Info: Total cell delay = 1.472 ns ( 59.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.013 ns ( 40.76 % ) " "Info: Total interconnect delay = 1.013 ns ( 40.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { clock clock~clkctrl second_byte_temp[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { clock {} clock~combout {} clock~clkctrl {} second_byte_temp[5] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.467 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "FrameLengthCounter.vhd" "" { Text "C:/Users/Andy/Documents/ECE251/FrameLengthCounter/FrameLengthCounter.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 17 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 17; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "FrameLengthCounter.vhd" "" { Text "C:/Users/Andy/Documents/ECE251/FrameLengthCounter/FrameLengthCounter.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.618 ns) 2.467 ns counter\[0\] 3 REG LCFF_X22_Y18_N21 5 " "Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X22_Y18_N21; Fanout = 5; REG Node = 'counter\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { clock~clkctrl counter[0] } "NODE_NAME" } } { "FrameLengthCounter.vhd" "" { Text "C:/Users/Andy/Documents/ECE251/FrameLengthCounter/FrameLengthCounter.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.67 % ) " "Info: Total cell delay = 1.472 ns ( 59.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 40.33 % ) " "Info: Total interconnect delay = 0.995 ns ( 40.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clock clock~clkctrl counter[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clock {} clock~combout {} clock~clkctrl {} counter[0] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { clock clock~clkctrl second_byte_temp[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { clock {} clock~combout {} clock~clkctrl {} second_byte_temp[5] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clock clock~clkctrl counter[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clock {} clock~combout {} clock~clkctrl {} counter[0] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "FrameLengthCounter.vhd" "" { Text "C:/Users/Andy/Documents/ECE251/FrameLengthCounter/FrameLengthCounter.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "FrameLengthCounter.vhd" "" { Text "C:/Users/Andy/Documents/ECE251/FrameLengthCounter/FrameLengthCounter.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.347 ns" { counter[0] second_byte_temp[7]~2 second_byte_temp[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.347 ns" { counter[0] {} second_byte_temp[7]~2 {} second_byte_temp[5] {} } { 0.000ns 1.230ns 0.318ns } { 0.000ns 0.053ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { clock clock~clkctrl second_byte_temp[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { clock {} clock~combout {} clock~clkctrl {} second_byte_temp[5] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clock clock~clkctrl counter[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clock {} clock~combout {} clock~clkctrl {} counter[0] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 16 " "Warning: Circuit may not operate. Detected 16 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "second_byte_temp\[2\] second_byte\[2\]\$latch clock 3.014 ns " "Info: Found hold time violation between source  pin or register \"second_byte_temp\[2\]\" and destination pin or register \"second_byte\[2\]\$latch\" for clock \"clock\" (Hold time is 3.014 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.349 ns + Largest " "Info: + Largest clock skew is 3.349 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 5.834 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 5.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "FrameLengthCounter.vhd" "" { Text "C:/Users/Andy/Documents/ECE251/FrameLengthCounter/FrameLengthCounter.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.614 ns) + CELL(0.712 ns) 3.180 ns data_valid_buffer 2 REG LCFF_X22_Y18_N25 1 " "Info: 2: + IC(1.614 ns) + CELL(0.712 ns) = 3.180 ns; Loc. = LCFF_X22_Y18_N25; Fanout = 1; REG Node = 'data_valid_buffer'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.326 ns" { clock data_valid_buffer } "NODE_NAME" } } { "FrameLengthCounter.vhd" "" { Text "C:/Users/Andy/Documents/ECE251/FrameLengthCounter/FrameLengthCounter.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 3.421 ns process_0~0 3 COMB LCCOMB_X22_Y18_N24 1 " "Info: 3: + IC(0.000 ns) + CELL(0.241 ns) = 3.421 ns; Loc. = LCCOMB_X22_Y18_N24; Fanout = 1; COMB Node = 'process_0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.241 ns" { data_valid_buffer process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.446 ns) + CELL(0.000 ns) 4.867 ns process_0~0clkctrl 4 COMB CLKCTRL_G12 16 " "Info: 4: + IC(1.446 ns) + CELL(0.000 ns) = 4.867 ns; Loc. = CLKCTRL_G12; Fanout = 16; COMB Node = 'process_0~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.446 ns" { process_0~0 process_0~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.053 ns) 5.834 ns second_byte\[2\]\$latch 5 REG LCCOMB_X27_Y5_N16 1 " "Info: 5: + IC(0.914 ns) + CELL(0.053 ns) = 5.834 ns; Loc. = LCCOMB_X27_Y5_N16; Fanout = 1; REG Node = 'second_byte\[2\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.967 ns" { process_0~0clkctrl second_byte[2]$latch } "NODE_NAME" } } { "FrameLengthCounter.vhd" "" { Text "C:/Users/Andy/Documents/ECE251/FrameLengthCounter/FrameLengthCounter.vhd" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.860 ns ( 31.88 % ) " "Info: Total cell delay = 1.860 ns ( 31.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.974 ns ( 68.12 % ) " "Info: Total interconnect delay = 3.974 ns ( 68.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.834 ns" { clock data_valid_buffer process_0~0 process_0~0clkctrl second_byte[2]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.834 ns" { clock {} clock~combout {} data_valid_buffer {} process_0~0 {} process_0~0clkctrl {} second_byte[2]$latch {} } { 0.000ns 0.000ns 1.614ns 0.000ns 1.446ns 0.914ns } { 0.000ns 0.854ns 0.712ns 0.241ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.485 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.485 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "FrameLengthCounter.vhd" "" { Text "C:/Users/Andy/Documents/ECE251/FrameLengthCounter/FrameLengthCounter.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 17 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 17; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "FrameLengthCounter.vhd" "" { Text "C:/Users/Andy/Documents/ECE251/FrameLengthCounter/FrameLengthCounter.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.618 ns) 2.485 ns second_byte_temp\[2\] 3 REG LCFF_X27_Y5_N17 1 " "Info: 3: + IC(0.670 ns) + CELL(0.618 ns) = 2.485 ns; Loc. = LCFF_X27_Y5_N17; Fanout = 1; REG Node = 'second_byte_temp\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { clock~clkctrl second_byte_temp[2] } "NODE_NAME" } } { "FrameLengthCounter.vhd" "" { Text "C:/Users/Andy/Documents/ECE251/FrameLengthCounter/FrameLengthCounter.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.24 % ) " "Info: Total cell delay = 1.472 ns ( 59.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.013 ns ( 40.76 % ) " "Info: Total interconnect delay = 1.013 ns ( 40.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { clock clock~clkctrl second_byte_temp[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { clock {} clock~combout {} clock~clkctrl {} second_byte_temp[2] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.834 ns" { clock data_valid_buffer process_0~0 process_0~0clkctrl second_byte[2]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.834 ns" { clock {} clock~combout {} data_valid_buffer {} process_0~0 {} process_0~0clkctrl {} second_byte[2]$latch {} } { 0.000ns 0.000ns 1.614ns 0.000ns 1.446ns 0.914ns } { 0.000ns 0.854ns 0.712ns 0.241ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { clock clock~clkctrl second_byte_temp[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { clock {} clock~combout {} clock~clkctrl {} second_byte_temp[2] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "FrameLengthCounter.vhd" "" { Text "C:/Users/Andy/Documents/ECE251/FrameLengthCounter/FrameLengthCounter.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.241 ns - Shortest register register " "Info: - Shortest register to register delay is 0.241 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns second_byte_temp\[2\] 1 REG LCFF_X27_Y5_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y5_N17; Fanout = 1; REG Node = 'second_byte_temp\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { second_byte_temp[2] } "NODE_NAME" } } { "FrameLengthCounter.vhd" "" { Text "C:/Users/Andy/Documents/ECE251/FrameLengthCounter/FrameLengthCounter.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 0.241 ns second_byte\[2\]\$latch 2 REG LCCOMB_X27_Y5_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X27_Y5_N16; Fanout = 1; REG Node = 'second_byte\[2\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.241 ns" { second_byte_temp[2] second_byte[2]$latch } "NODE_NAME" } } { "FrameLengthCounter.vhd" "" { Text "C:/Users/Andy/Documents/ECE251/FrameLengthCounter/FrameLengthCounter.vhd" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.241 ns ( 100.00 % ) " "Info: Total cell delay = 0.241 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.241 ns" { second_byte_temp[2] second_byte[2]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.241 ns" { second_byte_temp[2] {} second_byte[2]$latch {} } { 0.000ns 0.000ns } { 0.000ns 0.241ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "FrameLengthCounter.vhd" "" { Text "C:/Users/Andy/Documents/ECE251/FrameLengthCounter/FrameLengthCounter.vhd" 18 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "FrameLengthCounter.vhd" "" { Text "C:/Users/Andy/Documents/ECE251/FrameLengthCounter/FrameLengthCounter.vhd" 20 -1 0 } } { "FrameLengthCounter.vhd" "" { Text "C:/Users/Andy/Documents/ECE251/FrameLengthCounter/FrameLengthCounter.vhd" 18 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.834 ns" { clock data_valid_buffer process_0~0 process_0~0clkctrl second_byte[2]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.834 ns" { clock {} clock~combout {} data_valid_buffer {} process_0~0 {} process_0~0clkctrl {} second_byte[2]$latch {} } { 0.000ns 0.000ns 1.614ns 0.000ns 1.446ns 0.914ns } { 0.000ns 0.854ns 0.712ns 0.241ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { clock clock~clkctrl second_byte_temp[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { clock {} clock~combout {} clock~clkctrl {} second_byte_temp[2] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.241 ns" { second_byte_temp[2] second_byte[2]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.241 ns" { second_byte_temp[2] {} second_byte[2]$latch {} } { 0.000ns 0.000ns } { 0.000ns 0.241ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "second_byte_temp\[5\] data_valid clock 4.694 ns register " "Info: tsu for register \"second_byte_temp\[5\]\" (data pin = \"data_valid\", clock pin = \"clock\") is 4.694 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.089 ns + Longest pin register " "Info: + Longest pin to register delay is 7.089 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns data_valid 1 CLK PIN_C12 13 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C12; Fanout = 13; CLK Node = 'data_valid'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_valid } "NODE_NAME" } } { "FrameLengthCounter.vhd" "" { Text "C:/Users/Andy/Documents/ECE251/FrameLengthCounter/FrameLengthCounter.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.838 ns) + CELL(0.378 ns) 6.025 ns second_byte_temp\[7\]~2 2 COMB LCCOMB_X26_Y5_N30 4 " "Info: 2: + IC(4.838 ns) + CELL(0.378 ns) = 6.025 ns; Loc. = LCCOMB_X26_Y5_N30; Fanout = 4; COMB Node = 'second_byte_temp\[7\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.216 ns" { data_valid second_byte_temp[7]~2 } "NODE_NAME" } } { "FrameLengthCounter.vhd" "" { Text "C:/Users/Andy/Documents/ECE251/FrameLengthCounter/FrameLengthCounter.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.746 ns) 7.089 ns second_byte_temp\[5\] 3 REG LCFF_X27_Y5_N25 1 " "Info: 3: + IC(0.318 ns) + CELL(0.746 ns) = 7.089 ns; Loc. = LCFF_X27_Y5_N25; Fanout = 1; REG Node = 'second_byte_temp\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.064 ns" { second_byte_temp[7]~2 second_byte_temp[5] } "NODE_NAME" } } { "FrameLengthCounter.vhd" "" { Text "C:/Users/Andy/Documents/ECE251/FrameLengthCounter/FrameLengthCounter.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.933 ns ( 27.27 % ) " "Info: Total cell delay = 1.933 ns ( 27.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.156 ns ( 72.73 % ) " "Info: Total interconnect delay = 5.156 ns ( 72.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.089 ns" { data_valid second_byte_temp[7]~2 second_byte_temp[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.089 ns" { data_valid {} data_valid~combout {} second_byte_temp[7]~2 {} second_byte_temp[5] {} } { 0.000ns 0.000ns 4.838ns 0.318ns } { 0.000ns 0.809ns 0.378ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "FrameLengthCounter.vhd" "" { Text "C:/Users/Andy/Documents/ECE251/FrameLengthCounter/FrameLengthCounter.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.485 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.485 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "FrameLengthCounter.vhd" "" { Text "C:/Users/Andy/Documents/ECE251/FrameLengthCounter/FrameLengthCounter.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 17 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 17; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "FrameLengthCounter.vhd" "" { Text "C:/Users/Andy/Documents/ECE251/FrameLengthCounter/FrameLengthCounter.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.618 ns) 2.485 ns second_byte_temp\[5\] 3 REG LCFF_X27_Y5_N25 1 " "Info: 3: + IC(0.670 ns) + CELL(0.618 ns) = 2.485 ns; Loc. = LCFF_X27_Y5_N25; Fanout = 1; REG Node = 'second_byte_temp\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { clock~clkctrl second_byte_temp[5] } "NODE_NAME" } } { "FrameLengthCounter.vhd" "" { Text "C:/Users/Andy/Documents/ECE251/FrameLengthCounter/FrameLengthCounter.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.24 % ) " "Info: Total cell delay = 1.472 ns ( 59.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.013 ns ( 40.76 % ) " "Info: Total interconnect delay = 1.013 ns ( 40.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { clock clock~clkctrl second_byte_temp[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { clock {} clock~combout {} clock~clkctrl {} second_byte_temp[5] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.089 ns" { data_valid second_byte_temp[7]~2 second_byte_temp[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.089 ns" { data_valid {} data_valid~combout {} second_byte_temp[7]~2 {} second_byte_temp[5] {} } { 0.000ns 0.000ns 4.838ns 0.318ns } { 0.000ns 0.809ns 0.378ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { clock clock~clkctrl second_byte_temp[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { clock {} clock~combout {} clock~clkctrl {} second_byte_temp[5] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock byte_count\[0\] byte_count\[0\]\$latch 10.082 ns register " "Info: tco from clock \"clock\" to destination pin \"byte_count\[0\]\" through register \"byte_count\[0\]\$latch\" is 10.082 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 5.807 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 5.807 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "FrameLengthCounter.vhd" "" { Text "C:/Users/Andy/Documents/ECE251/FrameLengthCounter/FrameLengthCounter.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.614 ns) + CELL(0.712 ns) 3.180 ns data_valid_buffer 2 REG LCFF_X22_Y18_N25 1 " "Info: 2: + IC(1.614 ns) + CELL(0.712 ns) = 3.180 ns; Loc. = LCFF_X22_Y18_N25; Fanout = 1; REG Node = 'data_valid_buffer'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.326 ns" { clock data_valid_buffer } "NODE_NAME" } } { "FrameLengthCounter.vhd" "" { Text "C:/Users/Andy/Documents/ECE251/FrameLengthCounter/FrameLengthCounter.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 3.421 ns process_0~0 3 COMB LCCOMB_X22_Y18_N24 1 " "Info: 3: + IC(0.000 ns) + CELL(0.241 ns) = 3.421 ns; Loc. = LCCOMB_X22_Y18_N24; Fanout = 1; COMB Node = 'process_0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.241 ns" { data_valid_buffer process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.446 ns) + CELL(0.000 ns) 4.867 ns process_0~0clkctrl 4 COMB CLKCTRL_G12 16 " "Info: 4: + IC(1.446 ns) + CELL(0.000 ns) = 4.867 ns; Loc. = CLKCTRL_G12; Fanout = 16; COMB Node = 'process_0~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.446 ns" { process_0~0 process_0~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.053 ns) 5.807 ns byte_count\[0\]\$latch 5 REG LCCOMB_X10_Y5_N16 1 " "Info: 5: + IC(0.887 ns) + CELL(0.053 ns) = 5.807 ns; Loc. = LCCOMB_X10_Y5_N16; Fanout = 1; REG Node = 'byte_count\[0\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.940 ns" { process_0~0clkctrl byte_count[0]$latch } "NODE_NAME" } } { "FrameLengthCounter.vhd" "" { Text "C:/Users/Andy/Documents/ECE251/FrameLengthCounter/FrameLengthCounter.vhd" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.860 ns ( 32.03 % ) " "Info: Total cell delay = 1.860 ns ( 32.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.947 ns ( 67.97 % ) " "Info: Total interconnect delay = 3.947 ns ( 67.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.807 ns" { clock data_valid_buffer process_0~0 process_0~0clkctrl byte_count[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.807 ns" { clock {} clock~combout {} data_valid_buffer {} process_0~0 {} process_0~0clkctrl {} byte_count[0]$latch {} } { 0.000ns 0.000ns 1.614ns 0.000ns 1.446ns 0.887ns } { 0.000ns 0.854ns 0.712ns 0.241ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "FrameLengthCounter.vhd" "" { Text "C:/Users/Andy/Documents/ECE251/FrameLengthCounter/FrameLengthCounter.vhd" 18 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.275 ns + Longest register pin " "Info: + Longest register to pin delay is 4.275 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns byte_count\[0\]\$latch 1 REG LCCOMB_X10_Y5_N16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X10_Y5_N16; Fanout = 1; REG Node = 'byte_count\[0\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { byte_count[0]$latch } "NODE_NAME" } } { "FrameLengthCounter.vhd" "" { Text "C:/Users/Andy/Documents/ECE251/FrameLengthCounter/FrameLengthCounter.vhd" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.333 ns) + CELL(1.942 ns) 4.275 ns byte_count\[0\] 2 PIN PIN_F15 0 " "Info: 2: + IC(2.333 ns) + CELL(1.942 ns) = 4.275 ns; Loc. = PIN_F15; Fanout = 0; PIN Node = 'byte_count\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.275 ns" { byte_count[0]$latch byte_count[0] } "NODE_NAME" } } { "FrameLengthCounter.vhd" "" { Text "C:/Users/Andy/Documents/ECE251/FrameLengthCounter/FrameLengthCounter.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.942 ns ( 45.43 % ) " "Info: Total cell delay = 1.942 ns ( 45.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.333 ns ( 54.57 % ) " "Info: Total interconnect delay = 2.333 ns ( 54.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.275 ns" { byte_count[0]$latch byte_count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.275 ns" { byte_count[0]$latch {} byte_count[0] {} } { 0.000ns 2.333ns } { 0.000ns 1.942ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.807 ns" { clock data_valid_buffer process_0~0 process_0~0clkctrl byte_count[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.807 ns" { clock {} clock~combout {} data_valid_buffer {} process_0~0 {} process_0~0clkctrl {} byte_count[0]$latch {} } { 0.000ns 0.000ns 1.614ns 0.000ns 1.446ns 0.887ns } { 0.000ns 0.854ns 0.712ns 0.241ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.275 ns" { byte_count[0]$latch byte_count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.275 ns" { byte_count[0]$latch {} byte_count[0] {} } { 0.000ns 2.333ns } { 0.000ns 1.942ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "data_valid_buffer data_valid clock -2.088 ns register " "Info: th for register \"data_valid_buffer\" (data pin = \"data_valid\", clock pin = \"clock\") is -2.088 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.086 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 3.086 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "FrameLengthCounter.vhd" "" { Text "C:/Users/Andy/Documents/ECE251/FrameLengthCounter/FrameLengthCounter.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.614 ns) + CELL(0.618 ns) 3.086 ns data_valid_buffer 2 REG LCFF_X22_Y18_N25 1 " "Info: 2: + IC(1.614 ns) + CELL(0.618 ns) = 3.086 ns; Loc. = LCFF_X22_Y18_N25; Fanout = 1; REG Node = 'data_valid_buffer'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.232 ns" { clock data_valid_buffer } "NODE_NAME" } } { "FrameLengthCounter.vhd" "" { Text "C:/Users/Andy/Documents/ECE251/FrameLengthCounter/FrameLengthCounter.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 47.70 % ) " "Info: Total cell delay = 1.472 ns ( 47.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.614 ns ( 52.30 % ) " "Info: Total interconnect delay = 1.614 ns ( 52.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.086 ns" { clock data_valid_buffer } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.086 ns" { clock {} clock~combout {} data_valid_buffer {} } { 0.000ns 0.000ns 1.614ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "FrameLengthCounter.vhd" "" { Text "C:/Users/Andy/Documents/ECE251/FrameLengthCounter/FrameLengthCounter.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.323 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns data_valid 1 CLK PIN_C12 13 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C12; Fanout = 13; CLK Node = 'data_valid'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_valid } "NODE_NAME" } } { "FrameLengthCounter.vhd" "" { Text "C:/Users/Andy/Documents/ECE251/FrameLengthCounter/FrameLengthCounter.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.205 ns) + CELL(0.309 ns) 5.323 ns data_valid_buffer 2 REG LCFF_X22_Y18_N25 1 " "Info: 2: + IC(4.205 ns) + CELL(0.309 ns) = 5.323 ns; Loc. = LCFF_X22_Y18_N25; Fanout = 1; REG Node = 'data_valid_buffer'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.514 ns" { data_valid data_valid_buffer } "NODE_NAME" } } { "FrameLengthCounter.vhd" "" { Text "C:/Users/Andy/Documents/ECE251/FrameLengthCounter/FrameLengthCounter.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.118 ns ( 21.00 % ) " "Info: Total cell delay = 1.118 ns ( 21.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.205 ns ( 79.00 % ) " "Info: Total interconnect delay = 4.205 ns ( 79.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.323 ns" { data_valid data_valid_buffer } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.323 ns" { data_valid {} data_valid~combout {} data_valid_buffer {} } { 0.000ns 0.000ns 4.205ns } { 0.000ns 0.809ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.086 ns" { clock data_valid_buffer } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.086 ns" { clock {} clock~combout {} data_valid_buffer {} } { 0.000ns 0.000ns 1.614ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.323 ns" { data_valid data_valid_buffer } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.323 ns" { data_valid {} data_valid~combout {} data_valid_buffer {} } { 0.000ns 0.000ns 4.205ns } { 0.000ns 0.809ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 20 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "185 " "Info: Peak virtual memory: 185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 24 15:55:22 2012 " "Info: Processing ended: Mon Sep 24 15:55:22 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
