// Seed: 1877320698
module module_0 (
    input id_0,
    output reg id_1,
    output id_2,
    input id_3,
    input id_4,
    input reg id_5
);
  initial begin
    id_1 = id_4;
    id_1 <= 1'b0;
  end
  initial begin
    if ({id_0{id_5}}) begin
      id_2 <= id_5 ? id_3 : id_3;
      id_1 <= #id_5 1;
      id_2 <= #1 id_5;
    end
    if (id_5) id_2 <= 1'b0;
    else id_2 <= id_0;
    id_1 = 1;
  end
  logic id_6;
  tri1  id_7;
  assign id_1 = 1;
  logic id_8;
  assign id_8 = 1'b0 - 1'b0 ? id_6 : id_6;
  assign id_7[1] = id_8;
  logic id_9;
  logic id_10 = 1;
endmodule
