# system-verilog-Full adder
design a adder using the system verilog using the eda playground.
code.txt file (layers of codes for a adder)
example: environment
scorecard
monitor in /out
rtl design 
