init memory 2048
set cache l1 512 64 4 lru
access 0
stats
exit
