Analysis & Synthesis report for mce2vga
Fri Dec 08 21:16:50 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |schematic|sram:mda_sram|SramRoutine
 11. State Machine - |schematic|sram:hgc_sram|SramRoutine
 12. State Machine - |schematic|sram:cga_sram|SramRoutine
 13. State Machine - |schematic|sram:ega_sram|SramRoutine
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Physical Synthesis Netlist Optimizations
 19. Registers Packed Into Inferred Megafunctions
 20. Multiplexer Restructuring Statistics (No Restructuring Performed)
 21. Source assignments for dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated
 22. Source assignments for dual_ram_out:hgc_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated
 23. Source assignments for dual_ram_out:cga_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated
 24. Source assignments for dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated
 25. Source assignments for dual_ram_in:ega_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated
 26. Source assignments for dual_ram_in:ega_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated
 27. Source assignments for dual_ram_in:cga_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated
 28. Source assignments for dual_ram_in:cga_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated
 29. Source assignments for dual_ram_in:hgc_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated
 30. Source assignments for dual_ram_in:hgc_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated
 31. Source assignments for dual_ram_in:mda_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated
 32. Source assignments for dual_ram_in:mda_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated
 33. Parameter Settings for User Entity Instance: sram:ega_sram
 34. Parameter Settings for User Entity Instance: pll2:pll2|altpll:altpll_component
 35. Parameter Settings for User Entity Instance: sync_level:ega_sync_level
 36. Parameter Settings for User Entity Instance: pll1:pll1|altpll:altpll_component
 37. Parameter Settings for User Entity Instance: vga_video:ega_vga_video
 38. Parameter Settings for User Entity Instance: ega_genlock:ega_genlock
 39. Parameter Settings for User Entity Instance: sram:cga_sram
 40. Parameter Settings for User Entity Instance: sync_level:cga_sync_level
 41. Parameter Settings for User Entity Instance: cga_genlock:cga_genlock
 42. Parameter Settings for User Entity Instance: vga_video:cga_vga_video
 43. Parameter Settings for User Entity Instance: sram:hgc_sram
 44. Parameter Settings for User Entity Instance: sync_level:hgc_sync_level
 45. Parameter Settings for User Entity Instance: hgc_genlock:hgc_genlock
 46. Parameter Settings for User Entity Instance: vga_video:hgc_vga_video
 47. Parameter Settings for User Entity Instance: sram:mda_sram
 48. Parameter Settings for User Entity Instance: sync_level:mda_sync_level
 49. Parameter Settings for User Entity Instance: mda_genlock:mda_genlock
 50. Parameter Settings for User Entity Instance: vga_video:mda_vga_video
 51. Parameter Settings for Inferred Entity Instance: dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0
 52. Parameter Settings for Inferred Entity Instance: dual_ram_out:hgc_ram_out|altsyncram:ram_rtl_0
 53. Parameter Settings for Inferred Entity Instance: dual_ram_out:cga_ram_out|altsyncram:ram_rtl_0
 54. Parameter Settings for Inferred Entity Instance: dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0
 55. Parameter Settings for Inferred Entity Instance: dual_ram_in:ega_ram_in|altsyncram:ram_rtl_0
 56. Parameter Settings for Inferred Entity Instance: dual_ram_in:ega_ram_in|altsyncram:ram_rtl_1
 57. Parameter Settings for Inferred Entity Instance: dual_ram_in:cga_ram_in|altsyncram:ram_rtl_0
 58. Parameter Settings for Inferred Entity Instance: dual_ram_in:cga_ram_in|altsyncram:ram_rtl_1
 59. Parameter Settings for Inferred Entity Instance: dual_ram_in:hgc_ram_in|altsyncram:ram_rtl_0
 60. Parameter Settings for Inferred Entity Instance: dual_ram_in:hgc_ram_in|altsyncram:ram_rtl_1
 61. Parameter Settings for Inferred Entity Instance: dual_ram_in:mda_ram_in|altsyncram:ram_rtl_0
 62. Parameter Settings for Inferred Entity Instance: dual_ram_in:mda_ram_in|altsyncram:ram_rtl_1
 63. altpll Parameter Settings by Entity Instance
 64. altsyncram Parameter Settings by Entity Instance
 65. Post-Synthesis Netlist Statistics for Top Partition
 66. Elapsed Time Per Partition
 67. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Dec 08 21:16:50 2017       ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; mce2vga                                     ;
; Top-level Entity Name              ; schematic                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,235                                       ;
;     Total combinational functions  ; 3,847                                       ;
;     Dedicated logic registers      ; 2,205                                       ;
; Total registers                    ; 2205                                        ;
; Total pins                         ; 75                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 71,392                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 2                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                                      ; schematic          ; mce2vga            ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                        ; All                ;                    ;
; Restructure Multiplexers                                                   ; Off                ; Auto               ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                           ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------+---------+
; schematic.bdf                    ; yes             ; User Block Diagram/Schematic File  ; C:/src/mce2vga2/schematic.bdf                                                ;         ;
; pll1.vhd                         ; yes             ; User Wizard-Generated File         ; C:/src/mce2vga2/pll1.vhd                                                     ;         ;
; pll2.vhd                         ; yes             ; User Wizard-Generated File         ; C:/src/mce2vga2/pll2.vhd                                                     ;         ;
; sync_level.vhd                   ; yes             ; User VHDL File                     ; C:/src/mce2vga2/sync_level.vhd                                               ;         ;
; mda_genlock.vhd                  ; yes             ; User VHDL File                     ; C:/src/mce2vga2/mda_genlock.vhd                                              ;         ;
; sram.vhd                         ; yes             ; User VHDL File                     ; C:/src/mce2vga2/sram.vhd                                                     ;         ;
; vga_video.vhd                    ; yes             ; User VHDL File                     ; C:/src/mce2vga2/vga_video.vhd                                                ;         ;
; cga_genlock.vhd                  ; yes             ; User VHDL File                     ; C:/src/mce2vga2/cga_genlock.vhd                                              ;         ;
; ega_genlock.vhd                  ; yes             ; User VHDL File                     ; C:/src/mce2vga2/ega_genlock.vhd                                              ;         ;
; dual_ram_out.vhd                 ; yes             ; User VHDL File                     ; C:/src/mce2vga2/dual_ram_out.vhd                                             ;         ;
; dual_ram_in.vhd                  ; yes             ; User VHDL File                     ; C:/src/mce2vga2/dual_ram_in.vhd                                              ;         ;
; hgc_genlock.vhd                  ; yes             ; User VHDL File                     ; C:/src/mce2vga2/hgc_genlock.vhd                                              ;         ;
; altpll.tdf                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal170.inc                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc        ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/pll2_altpll.v                 ; yes             ; Auto-Generated Megafunction        ; C:/src/mce2vga2/db/pll2_altpll.v                                             ;         ;
; db/pll1_altpll.v                 ; yes             ; Auto-Generated Megafunction        ; C:/src/mce2vga2/db/pll1_altpll.v                                             ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_23d1.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/src/mce2vga2/db/altsyncram_23d1.tdf                                       ;         ;
; db/altsyncram_csd1.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/src/mce2vga2/db/altsyncram_csd1.tdf                                       ;         ;
; db/altsyncram_3ie1.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/src/mce2vga2/db/altsyncram_3ie1.tdf                                       ;         ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                 ;
+---------------------------------------------+-------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                         ;
+---------------------------------------------+-------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 4,235                                                                         ;
;                                             ;                                                                               ;
; Total combinational functions               ; 3847                                                                          ;
; Logic element usage by number of LUT inputs ;                                                                               ;
;     -- 4 input functions                    ; 1239                                                                          ;
;     -- 3 input functions                    ; 712                                                                           ;
;     -- <=2 input functions                  ; 1896                                                                          ;
;                                             ;                                                                               ;
; Logic elements by mode                      ;                                                                               ;
;     -- normal mode                          ; 2541                                                                          ;
;     -- arithmetic mode                      ; 1306                                                                          ;
;                                             ;                                                                               ;
; Total registers                             ; 2205                                                                          ;
;     -- Dedicated logic registers            ; 2205                                                                          ;
;     -- I/O registers                        ; 0                                                                             ;
;                                             ;                                                                               ;
; I/O pins                                    ; 75                                                                            ;
; Total memory bits                           ; 71392                                                                         ;
;                                             ;                                                                               ;
; Embedded Multiplier 9-bit elements          ; 0                                                                             ;
;                                             ;                                                                               ;
; Total PLLs                                  ; 2                                                                             ;
;     -- PLLs                                 ; 2                                                                             ;
;                                             ;                                                                               ;
; Maximum fan-out node                        ; pll2:pll2|altpll:altpll_component|pll2_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 1210                                                                          ;
; Total fan-out                               ; 20216                                                                         ;
; Average fan-out                             ; 3.19                                                                          ;
+---------------------------------------------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                             ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                     ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------+-----------------+--------------+
; |schematic                                ; 3847 (1)            ; 2205 (0)                  ; 71392       ; 0            ; 0       ; 0         ; 75   ; 0            ; |schematic                                                                              ; schematic       ; work         ;
;    |cga_genlock:cga_genlock|              ; 375 (375)           ; 226 (226)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|cga_genlock:cga_genlock                                                      ; cga_genlock     ; work         ;
;    |dual_ram_in:cga_ram_in|               ; 6 (6)               ; 8 (8)                     ; 12976       ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|dual_ram_in:cga_ram_in                                                       ; dual_ram_in     ; work         ;
;       |altsyncram:ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 6488        ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|dual_ram_in:cga_ram_in|altsyncram:ram_rtl_0                                  ; altsyncram      ; work         ;
;          |altsyncram_csd1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 6488        ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|dual_ram_in:cga_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated   ; altsyncram_csd1 ; work         ;
;       |altsyncram:ram_rtl_1|              ; 0 (0)               ; 0 (0)                     ; 6488        ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|dual_ram_in:cga_ram_in|altsyncram:ram_rtl_1                                  ; altsyncram      ; work         ;
;          |altsyncram_3ie1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 6488        ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|dual_ram_in:cga_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated   ; altsyncram_3ie1 ; work         ;
;    |dual_ram_in:ega_ram_in|               ; 6 (6)               ; 8 (8)                     ; 12976       ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|dual_ram_in:ega_ram_in                                                       ; dual_ram_in     ; work         ;
;       |altsyncram:ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 6488        ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|dual_ram_in:ega_ram_in|altsyncram:ram_rtl_0                                  ; altsyncram      ; work         ;
;          |altsyncram_csd1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 6488        ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|dual_ram_in:ega_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated   ; altsyncram_csd1 ; work         ;
;       |altsyncram:ram_rtl_1|              ; 0 (0)               ; 0 (0)                     ; 6488        ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|dual_ram_in:ega_ram_in|altsyncram:ram_rtl_1                                  ; altsyncram      ; work         ;
;          |altsyncram_3ie1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 6488        ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|dual_ram_in:ega_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated   ; altsyncram_3ie1 ; work         ;
;    |dual_ram_in:hgc_ram_in|               ; 7 (7)               ; 8 (8)                     ; 12976       ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|dual_ram_in:hgc_ram_in                                                       ; dual_ram_in     ; work         ;
;       |altsyncram:ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 6488        ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|dual_ram_in:hgc_ram_in|altsyncram:ram_rtl_0                                  ; altsyncram      ; work         ;
;          |altsyncram_csd1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 6488        ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|dual_ram_in:hgc_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated   ; altsyncram_csd1 ; work         ;
;       |altsyncram:ram_rtl_1|              ; 0 (0)               ; 0 (0)                     ; 6488        ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|dual_ram_in:hgc_ram_in|altsyncram:ram_rtl_1                                  ; altsyncram      ; work         ;
;          |altsyncram_3ie1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 6488        ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|dual_ram_in:hgc_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated   ; altsyncram_3ie1 ; work         ;
;    |dual_ram_in:mda_ram_in|               ; 7 (7)               ; 8 (8)                     ; 12976       ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|dual_ram_in:mda_ram_in                                                       ; dual_ram_in     ; work         ;
;       |altsyncram:ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 6488        ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|dual_ram_in:mda_ram_in|altsyncram:ram_rtl_0                                  ; altsyncram      ; work         ;
;          |altsyncram_csd1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 6488        ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|dual_ram_in:mda_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated   ; altsyncram_csd1 ; work         ;
;       |altsyncram:ram_rtl_1|              ; 0 (0)               ; 0 (0)                     ; 6488        ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|dual_ram_in:mda_ram_in|altsyncram:ram_rtl_1                                  ; altsyncram      ; work         ;
;          |altsyncram_3ie1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 6488        ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|dual_ram_in:mda_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated   ; altsyncram_3ie1 ; work         ;
;    |dual_ram_out:cga_ram_out|             ; 12 (12)             ; 6 (6)                     ; 4872        ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|dual_ram_out:cga_ram_out                                                     ; dual_ram_out    ; work         ;
;       |altsyncram:ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 4872        ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|dual_ram_out:cga_ram_out|altsyncram:ram_rtl_0                                ; altsyncram      ; work         ;
;          |altsyncram_23d1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4872        ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|dual_ram_out:cga_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated ; altsyncram_23d1 ; work         ;
;    |dual_ram_out:ega_ram_out|             ; 12 (12)             ; 6 (6)                     ; 4872        ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|dual_ram_out:ega_ram_out                                                     ; dual_ram_out    ; work         ;
;       |altsyncram:ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 4872        ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0                                ; altsyncram      ; work         ;
;          |altsyncram_23d1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4872        ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated ; altsyncram_23d1 ; work         ;
;    |dual_ram_out:hgc_ram_out|             ; 12 (12)             ; 6 (6)                     ; 4872        ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|dual_ram_out:hgc_ram_out                                                     ; dual_ram_out    ; work         ;
;       |altsyncram:ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 4872        ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|dual_ram_out:hgc_ram_out|altsyncram:ram_rtl_0                                ; altsyncram      ; work         ;
;          |altsyncram_23d1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4872        ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|dual_ram_out:hgc_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated ; altsyncram_23d1 ; work         ;
;    |dual_ram_out:mda_ram_out|             ; 12 (12)             ; 6 (6)                     ; 4872        ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|dual_ram_out:mda_ram_out                                                     ; dual_ram_out    ; work         ;
;       |altsyncram:ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 4872        ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0                                ; altsyncram      ; work         ;
;          |altsyncram_23d1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4872        ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated ; altsyncram_23d1 ; work         ;
;    |ega_genlock:ega_genlock|              ; 392 (392)           ; 231 (231)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|ega_genlock:ega_genlock                                                      ; ega_genlock     ; work         ;
;    |hgc_genlock:hgc_genlock|              ; 386 (386)           ; 219 (219)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|hgc_genlock:hgc_genlock                                                      ; hgc_genlock     ; work         ;
;    |mda_genlock:mda_genlock|              ; 379 (379)           ; 213 (213)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|mda_genlock:mda_genlock                                                      ; mda_genlock     ; work         ;
;    |pll1:pll1|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|pll1:pll1                                                                    ; pll1            ; work         ;
;       |altpll:altpll_component|           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|pll1:pll1|altpll:altpll_component                                            ; altpll          ; work         ;
;          |pll1_altpll:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|pll1:pll1|altpll:altpll_component|pll1_altpll:auto_generated                 ; pll1_altpll     ; work         ;
;    |pll2:pll2|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|pll2:pll2                                                                    ; pll2            ; work         ;
;       |altpll:altpll_component|           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|pll2:pll2|altpll:altpll_component                                            ; altpll          ; work         ;
;          |pll2_altpll:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|pll2:pll2|altpll:altpll_component|pll2_altpll:auto_generated                 ; pll2_altpll     ; work         ;
;    |sram:cga_sram|                        ; 167 (167)           ; 112 (112)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|sram:cga_sram                                                                ; sram            ; work         ;
;    |sram:ega_sram|                        ; 287 (287)           ; 112 (112)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|sram:ega_sram                                                                ; sram            ; work         ;
;    |sram:hgc_sram|                        ; 167 (167)           ; 108 (108)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|sram:hgc_sram                                                                ; sram            ; work         ;
;    |sram:mda_sram|                        ; 171 (171)           ; 112 (112)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|sram:mda_sram                                                                ; sram            ; work         ;
;    |sync_level:cga_sync_level|            ; 316 (316)           ; 188 (188)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|sync_level:cga_sync_level                                                    ; sync_level      ; work         ;
;    |sync_level:ega_sync_level|            ; 297 (297)           ; 185 (185)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|sync_level:ega_sync_level                                                    ; sync_level      ; work         ;
;    |sync_level:hgc_sync_level|            ; 48 (48)             ; 31 (31)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|sync_level:hgc_sync_level                                                    ; sync_level      ; work         ;
;    |sync_level:mda_sync_level|            ; 79 (79)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|sync_level:mda_sync_level                                                    ; sync_level      ; work         ;
;    |vga_video:cga_vga_video|              ; 163 (163)           ; 95 (95)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|vga_video:cga_vga_video                                                      ; vga_video       ; work         ;
;    |vga_video:ega_vga_video|              ; 161 (161)           ; 95 (95)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|vga_video:ega_vga_video                                                      ; vga_video       ; work         ;
;    |vga_video:hgc_vga_video|              ; 163 (163)           ; 95 (95)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|vga_video:hgc_vga_video                                                      ; vga_video       ; work         ;
;    |vga_video:mda_vga_video|              ; 221 (221)           ; 95 (95)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|vga_video:mda_vga_video                                                      ; vga_video       ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; dual_ram_in:cga_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 811          ; 8            ; 811          ; 8            ; 6488 ; None ;
; dual_ram_in:cga_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 811          ; 8            ; 811          ; 8            ; 6488 ; None ;
; dual_ram_in:ega_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 811          ; 8            ; 811          ; 8            ; 6488 ; None ;
; dual_ram_in:ega_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 811          ; 8            ; 811          ; 8            ; 6488 ; None ;
; dual_ram_in:hgc_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 811          ; 8            ; 811          ; 8            ; 6488 ; None ;
; dual_ram_in:hgc_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 811          ; 8            ; 811          ; 8            ; 6488 ; None ;
; dual_ram_in:mda_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 811          ; 8            ; 811          ; 8            ; 6488 ; None ;
; dual_ram_in:mda_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 811          ; 8            ; 811          ; 8            ; 6488 ; None ;
; dual_ram_out:cga_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 406          ; 12           ; 406          ; 12           ; 4872 ; None ;
; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 406          ; 12           ; 406          ; 12           ; 4872 ; None ;
; dual_ram_out:hgc_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 406          ; 12           ; 406          ; 12           ; 4872 ; None ;
; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 406          ; 12           ; 406          ; 12           ; 4872 ; None ;
+-----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                  ;
+--------+--------------+---------+--------------+--------------+----------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance      ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------+-----------------+
; Altera ; ALTPLL       ; 17.0    ; N/A          ; N/A          ; |schematic|pll1:pll1 ; pll1.vhd        ;
; Altera ; ALTPLL       ; 17.0    ; N/A          ; N/A          ; |schematic|pll2:pll2 ; pll2.vhd        ;
+--------+--------------+---------+--------------+--------------+----------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |schematic|sram:mda_sram|SramRoutine                                                                        ;
+-------------------------------+-------------------------------+------------------------------+------------------------------+
; Name                          ; SramRoutine.SramRoutine_Store ; SramRoutine.SramRoutine_Load ; SramRoutine.SramRoutine_Idle ;
+-------------------------------+-------------------------------+------------------------------+------------------------------+
; SramRoutine.SramRoutine_Idle  ; 0                             ; 0                            ; 0                            ;
; SramRoutine.SramRoutine_Load  ; 0                             ; 1                            ; 1                            ;
; SramRoutine.SramRoutine_Store ; 1                             ; 0                            ; 1                            ;
+-------------------------------+-------------------------------+------------------------------+------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |schematic|sram:hgc_sram|SramRoutine                                                                        ;
+-------------------------------+-------------------------------+------------------------------+------------------------------+
; Name                          ; SramRoutine.SramRoutine_Store ; SramRoutine.SramRoutine_Load ; SramRoutine.SramRoutine_Idle ;
+-------------------------------+-------------------------------+------------------------------+------------------------------+
; SramRoutine.SramRoutine_Idle  ; 0                             ; 0                            ; 0                            ;
; SramRoutine.SramRoutine_Load  ; 0                             ; 1                            ; 1                            ;
; SramRoutine.SramRoutine_Store ; 1                             ; 0                            ; 1                            ;
+-------------------------------+-------------------------------+------------------------------+------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |schematic|sram:cga_sram|SramRoutine                                                                        ;
+-------------------------------+-------------------------------+------------------------------+------------------------------+
; Name                          ; SramRoutine.SramRoutine_Store ; SramRoutine.SramRoutine_Load ; SramRoutine.SramRoutine_Idle ;
+-------------------------------+-------------------------------+------------------------------+------------------------------+
; SramRoutine.SramRoutine_Idle  ; 0                             ; 0                            ; 0                            ;
; SramRoutine.SramRoutine_Load  ; 0                             ; 1                            ; 1                            ;
; SramRoutine.SramRoutine_Store ; 1                             ; 0                            ; 1                            ;
+-------------------------------+-------------------------------+------------------------------+------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |schematic|sram:ega_sram|SramRoutine                                                                        ;
+-------------------------------+-------------------------------+------------------------------+------------------------------+
; Name                          ; SramRoutine.SramRoutine_Store ; SramRoutine.SramRoutine_Load ; SramRoutine.SramRoutine_Idle ;
+-------------------------------+-------------------------------+------------------------------+------------------------------+
; SramRoutine.SramRoutine_Idle  ; 0                             ; 0                            ; 0                            ;
; SramRoutine.SramRoutine_Load  ; 0                             ; 1                            ; 1                            ;
; SramRoutine.SramRoutine_Store ; 1                             ; 0                            ; 1                            ;
+-------------------------------+-------------------------------+------------------------------+------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                           ;
+--------------------------------------------------+-----------------------------------------------------------+
; Register name                                    ; Reason for Removal                                        ;
+--------------------------------------------------+-----------------------------------------------------------+
; vga_video:mda_vga_video|start_col[5]             ; Stuck at GND due to stuck port data_in                    ;
; vga_video:mda_vga_video|start_col[6]             ; Stuck at VCC due to stuck port data_in                    ;
; vga_video:mda_vga_video|start_col[7..9]          ; Stuck at GND due to stuck port data_in                    ;
; vga_video:mda_vga_video|start_row[5..9]          ; Stuck at GND due to stuck port data_in                    ;
; mda_genlock:mda_genlock|sample_adj[2]            ; Stuck at GND due to stuck port data_in                    ;
; sync_level:mda_sync_level|hsync_adjust[5]        ; Stuck at GND due to stuck port data_in                    ;
; sram:mda_sram|SramLB                             ; Stuck at GND due to stuck port data_in                    ;
; sram:mda_sram|SramUB                             ; Stuck at GND due to stuck port data_in                    ;
; vga_video:hgc_vga_video|start_col[5]             ; Stuck at GND due to stuck port data_in                    ;
; vga_video:hgc_vga_video|start_col[6]             ; Stuck at VCC due to stuck port data_in                    ;
; vga_video:hgc_vga_video|start_col[7..9]          ; Stuck at GND due to stuck port data_in                    ;
; vga_video:hgc_vga_video|start_row[5..9]          ; Stuck at GND due to stuck port data_in                    ;
; hgc_genlock:hgc_genlock|sample_adj[2]            ; Stuck at GND due to stuck port data_in                    ;
; sync_level:hgc_sync_level|hsync_adjust[5,6]      ; Stuck at GND due to stuck port data_in                    ;
; sram:hgc_sram|SramLB                             ; Stuck at GND due to stuck port data_in                    ;
; sram:hgc_sram|SramUB                             ; Stuck at GND due to stuck port data_in                    ;
; vga_video:cga_vga_video|start_col[5]             ; Stuck at GND due to stuck port data_in                    ;
; vga_video:cga_vga_video|start_col[6]             ; Stuck at VCC due to stuck port data_in                    ;
; vga_video:cga_vga_video|start_col[7..9]          ; Stuck at GND due to stuck port data_in                    ;
; vga_video:cga_vga_video|start_row[5..9]          ; Stuck at GND due to stuck port data_in                    ;
; cga_genlock:cga_genlock|sample_adj[2]            ; Stuck at GND due to stuck port data_in                    ;
; sync_level:cga_sync_level|hsync_adjust[4,6,7]    ; Stuck at GND due to stuck port data_in                    ;
; sram:cga_sram|SramLB                             ; Stuck at GND due to stuck port data_in                    ;
; sram:cga_sram|SramUB                             ; Stuck at GND due to stuck port data_in                    ;
; ega_genlock:ega_genlock|sample_adj[2]            ; Stuck at GND due to stuck port data_in                    ;
; vga_video:ega_vga_video|start_col[5]             ; Stuck at GND due to stuck port data_in                    ;
; vga_video:ega_vga_video|start_col[6]             ; Stuck at VCC due to stuck port data_in                    ;
; vga_video:ega_vga_video|start_col[7..9]          ; Stuck at GND due to stuck port data_in                    ;
; vga_video:ega_vga_video|start_row[5..9]          ; Stuck at GND due to stuck port data_in                    ;
; sync_level:ega_sync_level|hsync_adjust[0,1,4..6] ; Stuck at GND due to stuck port data_in                    ;
; sram:ega_sram|SramLB                             ; Stuck at GND due to stuck port data_in                    ;
; sram:ega_sram|SramUB                             ; Stuck at GND due to stuck port data_in                    ;
; sram:mda_sram|pixel_out[6,7,14,15]               ; Lost fanout                                               ;
; sram:hgc_sram|pixel_out[6,7,14,15]               ; Lost fanout                                               ;
; sram:cga_sram|pixel_out[6,7,14,15]               ; Lost fanout                                               ;
; sram:ega_sram|pixel_out[6,7,14,15]               ; Lost fanout                                               ;
; sync_level:ega_sync_level|hsync_adjust[3]        ; Stuck at GND due to stuck port data_in                    ;
; sync_level:ega_sync_level|hsync_adjust[7]        ; Merged with sync_level:ega_sync_level|hsync_adjust[2]     ;
; sync_level:ega_sync_level|hsync_adjust[2]        ; Merged with sync_level:hgc_sync_level|hsync_adjust[7]     ;
; sync_level:hgc_sync_level|hsync_adjust[7]        ; Merged with sync_level:hgc_sync_level|hsync_adjust[4]     ;
; sync_level:hgc_sync_level|hsync_adjust[4]        ; Merged with sync_level:hgc_sync_level|hsync_adjust[3]     ;
; sync_level:hgc_sync_level|hsync_adjust[3]        ; Merged with sync_level:mda_sync_level|hsync_adjust[7]     ;
; sync_level:mda_sync_level|hsync_adjust[7]        ; Merged with sync_level:mda_sync_level|hsync_adjust[6]     ;
; sync_level:mda_sync_level|hsync_adjust[6]        ; Merged with sync_level:mda_sync_level|hsync_adjust[4]     ;
; sync_level:mda_sync_level|hsync_adjust[4]        ; Merged with sync_level:mda_sync_level|hsync_adjust[3]     ;
; mda_genlock:mda_genlock|pixel[1,3]               ; Merged with mda_genlock:mda_genlock|pixel[5]              ;
; mda_genlock:mda_genlock|pixel[0,2]               ; Merged with mda_genlock:mda_genlock|pixel[4]              ;
; hgc_genlock:hgc_genlock|pixel[1,3]               ; Merged with hgc_genlock:hgc_genlock|pixel[5]              ;
; hgc_genlock:hgc_genlock|pixel[0,2]               ; Merged with hgc_genlock:hgc_genlock|pixel[4]              ;
; cga_genlock:cga_genlock|pixel[0]                 ; Merged with cga_genlock:cga_genlock|pixel[4]              ;
; sync_level:hgc_sync_level|vsync_lo[27]           ; Merged with sync_level:ega_sync_level|vsync_lo[27]        ;
; sync_level:mda_sync_level|vsync_lo[27]           ; Merged with sync_level:ega_sync_level|vsync_lo[27]        ;
; sync_level:hgc_sync_level|vsync_lo[26]           ; Merged with sync_level:ega_sync_level|vsync_lo[26]        ;
; sync_level:mda_sync_level|vsync_lo[26]           ; Merged with sync_level:ega_sync_level|vsync_lo[26]        ;
; sync_level:hgc_sync_level|vsync_lo[25]           ; Merged with sync_level:ega_sync_level|vsync_lo[25]        ;
; sync_level:mda_sync_level|vsync_lo[25]           ; Merged with sync_level:ega_sync_level|vsync_lo[25]        ;
; sync_level:hgc_sync_level|vsync_lo[24]           ; Merged with sync_level:ega_sync_level|vsync_lo[24]        ;
; sync_level:mda_sync_level|vsync_lo[24]           ; Merged with sync_level:ega_sync_level|vsync_lo[24]        ;
; sync_level:hgc_sync_level|vsync_lo[23]           ; Merged with sync_level:ega_sync_level|vsync_lo[23]        ;
; sync_level:mda_sync_level|vsync_lo[23]           ; Merged with sync_level:ega_sync_level|vsync_lo[23]        ;
; sync_level:hgc_sync_level|vsync_lo[22]           ; Merged with sync_level:ega_sync_level|vsync_lo[22]        ;
; sync_level:mda_sync_level|vsync_lo[22]           ; Merged with sync_level:ega_sync_level|vsync_lo[22]        ;
; sync_level:hgc_sync_level|vsync_lo[21]           ; Merged with sync_level:ega_sync_level|vsync_lo[21]        ;
; sync_level:mda_sync_level|vsync_lo[21]           ; Merged with sync_level:ega_sync_level|vsync_lo[21]        ;
; sync_level:hgc_sync_level|vsync_lo[20]           ; Merged with sync_level:ega_sync_level|vsync_lo[20]        ;
; sync_level:mda_sync_level|vsync_lo[20]           ; Merged with sync_level:ega_sync_level|vsync_lo[20]        ;
; sync_level:hgc_sync_level|vsync_lo[19]           ; Merged with sync_level:ega_sync_level|vsync_lo[19]        ;
; sync_level:mda_sync_level|vsync_lo[19]           ; Merged with sync_level:ega_sync_level|vsync_lo[19]        ;
; sync_level:hgc_sync_level|vsync_lo[18]           ; Merged with sync_level:ega_sync_level|vsync_lo[18]        ;
; sync_level:mda_sync_level|vsync_lo[18]           ; Merged with sync_level:ega_sync_level|vsync_lo[18]        ;
; sync_level:hgc_sync_level|vsync_lo[17]           ; Merged with sync_level:ega_sync_level|vsync_lo[17]        ;
; sync_level:mda_sync_level|vsync_lo[17]           ; Merged with sync_level:ega_sync_level|vsync_lo[17]        ;
; sync_level:hgc_sync_level|vsync_lo[16]           ; Merged with sync_level:ega_sync_level|vsync_lo[16]        ;
; sync_level:mda_sync_level|vsync_lo[16]           ; Merged with sync_level:ega_sync_level|vsync_lo[16]        ;
; sync_level:hgc_sync_level|vsync_lo[15]           ; Merged with sync_level:ega_sync_level|vsync_lo[15]        ;
; sync_level:mda_sync_level|vsync_lo[15]           ; Merged with sync_level:ega_sync_level|vsync_lo[15]        ;
; sync_level:hgc_sync_level|vsync_lo[14]           ; Merged with sync_level:ega_sync_level|vsync_lo[14]        ;
; sync_level:mda_sync_level|vsync_lo[14]           ; Merged with sync_level:ega_sync_level|vsync_lo[14]        ;
; sync_level:hgc_sync_level|vsync_lo[13]           ; Merged with sync_level:ega_sync_level|vsync_lo[13]        ;
; sync_level:mda_sync_level|vsync_lo[13]           ; Merged with sync_level:ega_sync_level|vsync_lo[13]        ;
; sync_level:hgc_sync_level|vsync_lo[12]           ; Merged with sync_level:ega_sync_level|vsync_lo[12]        ;
; sync_level:mda_sync_level|vsync_lo[12]           ; Merged with sync_level:ega_sync_level|vsync_lo[12]        ;
; sync_level:hgc_sync_level|vsync_lo[11]           ; Merged with sync_level:ega_sync_level|vsync_lo[11]        ;
; sync_level:mda_sync_level|vsync_lo[11]           ; Merged with sync_level:ega_sync_level|vsync_lo[11]        ;
; sync_level:hgc_sync_level|vsync_lo[10]           ; Merged with sync_level:ega_sync_level|vsync_lo[10]        ;
; sync_level:mda_sync_level|vsync_lo[10]           ; Merged with sync_level:ega_sync_level|vsync_lo[10]        ;
; sync_level:hgc_sync_level|vsync_lo[9]            ; Merged with sync_level:ega_sync_level|vsync_lo[9]         ;
; sync_level:mda_sync_level|vsync_lo[9]            ; Merged with sync_level:ega_sync_level|vsync_lo[9]         ;
; sync_level:hgc_sync_level|vsync_lo[8]            ; Merged with sync_level:ega_sync_level|vsync_lo[8]         ;
; sync_level:mda_sync_level|vsync_lo[8]            ; Merged with sync_level:ega_sync_level|vsync_lo[8]         ;
; sync_level:hgc_sync_level|vsync_lo[7]            ; Merged with sync_level:ega_sync_level|vsync_lo[7]         ;
; sync_level:mda_sync_level|vsync_lo[7]            ; Merged with sync_level:ega_sync_level|vsync_lo[7]         ;
; sync_level:hgc_sync_level|vsync_lo[6]            ; Merged with sync_level:ega_sync_level|vsync_lo[6]         ;
; sync_level:mda_sync_level|vsync_lo[6]            ; Merged with sync_level:ega_sync_level|vsync_lo[6]         ;
; sync_level:hgc_sync_level|vsync_lo[5]            ; Merged with sync_level:ega_sync_level|vsync_lo[5]         ;
; sync_level:mda_sync_level|vsync_lo[5]            ; Merged with sync_level:ega_sync_level|vsync_lo[5]         ;
; sync_level:hgc_sync_level|vsync_lo[4]            ; Merged with sync_level:ega_sync_level|vsync_lo[4]         ;
; sync_level:mda_sync_level|vsync_lo[4]            ; Merged with sync_level:ega_sync_level|vsync_lo[4]         ;
; sync_level:hgc_sync_level|vsync_lo[3]            ; Merged with sync_level:ega_sync_level|vsync_lo[3]         ;
; sync_level:mda_sync_level|vsync_lo[3]            ; Merged with sync_level:ega_sync_level|vsync_lo[3]         ;
; sync_level:hgc_sync_level|vsync_lo[2]            ; Merged with sync_level:ega_sync_level|vsync_lo[2]         ;
; sync_level:mda_sync_level|vsync_lo[2]            ; Merged with sync_level:ega_sync_level|vsync_lo[2]         ;
; sync_level:hgc_sync_level|vsync_lo[1]            ; Merged with sync_level:ega_sync_level|vsync_lo[1]         ;
; sync_level:mda_sync_level|vsync_lo[1]            ; Merged with sync_level:ega_sync_level|vsync_lo[1]         ;
; sync_level:hgc_sync_level|vsync_lo[0]            ; Merged with sync_level:ega_sync_level|vsync_lo[0]         ;
; sync_level:mda_sync_level|vsync_lo[0]            ; Merged with sync_level:ega_sync_level|vsync_lo[0]         ;
; sync_level:hgc_sync_level|vsync_hi[27]           ; Merged with sync_level:ega_sync_level|vsync_hi[27]        ;
; sync_level:mda_sync_level|vsync_hi[27]           ; Merged with sync_level:ega_sync_level|vsync_hi[27]        ;
; sync_level:hgc_sync_level|vsync_hi[26]           ; Merged with sync_level:ega_sync_level|vsync_hi[26]        ;
; sync_level:mda_sync_level|vsync_hi[26]           ; Merged with sync_level:ega_sync_level|vsync_hi[26]        ;
; sync_level:hgc_sync_level|vsync_hi[25]           ; Merged with sync_level:ega_sync_level|vsync_hi[25]        ;
; sync_level:mda_sync_level|vsync_hi[25]           ; Merged with sync_level:ega_sync_level|vsync_hi[25]        ;
; sync_level:hgc_sync_level|vsync_hi[24]           ; Merged with sync_level:ega_sync_level|vsync_hi[24]        ;
; sync_level:mda_sync_level|vsync_hi[24]           ; Merged with sync_level:ega_sync_level|vsync_hi[24]        ;
; sync_level:hgc_sync_level|vsync_hi[23]           ; Merged with sync_level:ega_sync_level|vsync_hi[23]        ;
; sync_level:mda_sync_level|vsync_hi[23]           ; Merged with sync_level:ega_sync_level|vsync_hi[23]        ;
; sync_level:hgc_sync_level|vsync_hi[22]           ; Merged with sync_level:ega_sync_level|vsync_hi[22]        ;
; sync_level:mda_sync_level|vsync_hi[22]           ; Merged with sync_level:ega_sync_level|vsync_hi[22]        ;
; sync_level:hgc_sync_level|vsync_hi[21]           ; Merged with sync_level:ega_sync_level|vsync_hi[21]        ;
; sync_level:mda_sync_level|vsync_hi[21]           ; Merged with sync_level:ega_sync_level|vsync_hi[21]        ;
; sync_level:hgc_sync_level|vsync_hi[20]           ; Merged with sync_level:ega_sync_level|vsync_hi[20]        ;
; sync_level:mda_sync_level|vsync_hi[20]           ; Merged with sync_level:ega_sync_level|vsync_hi[20]        ;
; sync_level:hgc_sync_level|vsync_hi[19]           ; Merged with sync_level:ega_sync_level|vsync_hi[19]        ;
; sync_level:mda_sync_level|vsync_hi[19]           ; Merged with sync_level:ega_sync_level|vsync_hi[19]        ;
; sync_level:hgc_sync_level|vsync_hi[18]           ; Merged with sync_level:ega_sync_level|vsync_hi[18]        ;
; sync_level:mda_sync_level|vsync_hi[18]           ; Merged with sync_level:ega_sync_level|vsync_hi[18]        ;
; sync_level:hgc_sync_level|vsync_hi[17]           ; Merged with sync_level:ega_sync_level|vsync_hi[17]        ;
; sync_level:mda_sync_level|vsync_hi[17]           ; Merged with sync_level:ega_sync_level|vsync_hi[17]        ;
; sync_level:hgc_sync_level|vsync_hi[16]           ; Merged with sync_level:ega_sync_level|vsync_hi[16]        ;
; sync_level:mda_sync_level|vsync_hi[16]           ; Merged with sync_level:ega_sync_level|vsync_hi[16]        ;
; sync_level:hgc_sync_level|vsync_hi[15]           ; Merged with sync_level:ega_sync_level|vsync_hi[15]        ;
; sync_level:mda_sync_level|vsync_hi[15]           ; Merged with sync_level:ega_sync_level|vsync_hi[15]        ;
; sync_level:hgc_sync_level|vsync_hi[14]           ; Merged with sync_level:ega_sync_level|vsync_hi[14]        ;
; sync_level:mda_sync_level|vsync_hi[14]           ; Merged with sync_level:ega_sync_level|vsync_hi[14]        ;
; sync_level:hgc_sync_level|vsync_hi[13]           ; Merged with sync_level:ega_sync_level|vsync_hi[13]        ;
; sync_level:mda_sync_level|vsync_hi[13]           ; Merged with sync_level:ega_sync_level|vsync_hi[13]        ;
; sync_level:hgc_sync_level|vsync_hi[12]           ; Merged with sync_level:ega_sync_level|vsync_hi[12]        ;
; sync_level:mda_sync_level|vsync_hi[12]           ; Merged with sync_level:ega_sync_level|vsync_hi[12]        ;
; sync_level:hgc_sync_level|vsync_hi[11]           ; Merged with sync_level:ega_sync_level|vsync_hi[11]        ;
; sync_level:mda_sync_level|vsync_hi[11]           ; Merged with sync_level:ega_sync_level|vsync_hi[11]        ;
; sync_level:hgc_sync_level|vsync_hi[10]           ; Merged with sync_level:ega_sync_level|vsync_hi[10]        ;
; sync_level:mda_sync_level|vsync_hi[10]           ; Merged with sync_level:ega_sync_level|vsync_hi[10]        ;
; sync_level:hgc_sync_level|vsync_hi[9]            ; Merged with sync_level:ega_sync_level|vsync_hi[9]         ;
; sync_level:mda_sync_level|vsync_hi[9]            ; Merged with sync_level:ega_sync_level|vsync_hi[9]         ;
; sync_level:hgc_sync_level|vsync_hi[8]            ; Merged with sync_level:ega_sync_level|vsync_hi[8]         ;
; sync_level:mda_sync_level|vsync_hi[8]            ; Merged with sync_level:ega_sync_level|vsync_hi[8]         ;
; sync_level:hgc_sync_level|vsync_hi[7]            ; Merged with sync_level:ega_sync_level|vsync_hi[7]         ;
; sync_level:mda_sync_level|vsync_hi[7]            ; Merged with sync_level:ega_sync_level|vsync_hi[7]         ;
; sync_level:hgc_sync_level|vsync_hi[6]            ; Merged with sync_level:ega_sync_level|vsync_hi[6]         ;
; sync_level:mda_sync_level|vsync_hi[6]            ; Merged with sync_level:ega_sync_level|vsync_hi[6]         ;
; sync_level:hgc_sync_level|vsync_hi[5]            ; Merged with sync_level:ega_sync_level|vsync_hi[5]         ;
; sync_level:mda_sync_level|vsync_hi[5]            ; Merged with sync_level:ega_sync_level|vsync_hi[5]         ;
; sync_level:hgc_sync_level|vsync_hi[4]            ; Merged with sync_level:ega_sync_level|vsync_hi[4]         ;
; sync_level:mda_sync_level|vsync_hi[4]            ; Merged with sync_level:ega_sync_level|vsync_hi[4]         ;
; sync_level:hgc_sync_level|vsync_hi[3]            ; Merged with sync_level:ega_sync_level|vsync_hi[3]         ;
; sync_level:mda_sync_level|vsync_hi[3]            ; Merged with sync_level:ega_sync_level|vsync_hi[3]         ;
; sync_level:hgc_sync_level|vsync_hi[2]            ; Merged with sync_level:ega_sync_level|vsync_hi[2]         ;
; sync_level:mda_sync_level|vsync_hi[2]            ; Merged with sync_level:ega_sync_level|vsync_hi[2]         ;
; sync_level:hgc_sync_level|vsync_hi[1]            ; Merged with sync_level:ega_sync_level|vsync_hi[1]         ;
; sync_level:mda_sync_level|vsync_hi[1]            ; Merged with sync_level:ega_sync_level|vsync_hi[1]         ;
; sync_level:hgc_sync_level|vsync_hi[0]            ; Merged with sync_level:ega_sync_level|vsync_hi[0]         ;
; sync_level:mda_sync_level|vsync_hi[0]            ; Merged with sync_level:ega_sync_level|vsync_hi[0]         ;
; sync_level:hgc_sync_level|video_trg              ; Merged with sync_level:ega_sync_level|video_trg           ;
; sync_level:mda_sync_level|video_trg              ; Merged with sync_level:ega_sync_level|video_trg           ;
; sync_level:hgc_sync_level|peak_lo[27]            ; Merged with sync_level:ega_sync_level|peak_lo[27]         ;
; sync_level:mda_sync_level|peak_lo[27]            ; Merged with sync_level:ega_sync_level|peak_lo[27]         ;
; sync_level:hgc_sync_level|peak_lo[26]            ; Merged with sync_level:ega_sync_level|peak_lo[26]         ;
; sync_level:mda_sync_level|peak_lo[26]            ; Merged with sync_level:ega_sync_level|peak_lo[26]         ;
; sync_level:hgc_sync_level|peak_lo[25]            ; Merged with sync_level:ega_sync_level|peak_lo[25]         ;
; sync_level:mda_sync_level|peak_lo[25]            ; Merged with sync_level:ega_sync_level|peak_lo[25]         ;
; sync_level:hgc_sync_level|peak_lo[24]            ; Merged with sync_level:ega_sync_level|peak_lo[24]         ;
; sync_level:mda_sync_level|peak_lo[24]            ; Merged with sync_level:ega_sync_level|peak_lo[24]         ;
; sync_level:hgc_sync_level|peak_lo[23]            ; Merged with sync_level:ega_sync_level|peak_lo[23]         ;
; sync_level:mda_sync_level|peak_lo[23]            ; Merged with sync_level:ega_sync_level|peak_lo[23]         ;
; sync_level:hgc_sync_level|peak_lo[22]            ; Merged with sync_level:ega_sync_level|peak_lo[22]         ;
; sync_level:mda_sync_level|peak_lo[22]            ; Merged with sync_level:ega_sync_level|peak_lo[22]         ;
; sync_level:hgc_sync_level|peak_lo[21]            ; Merged with sync_level:ega_sync_level|peak_lo[21]         ;
; sync_level:mda_sync_level|peak_lo[21]            ; Merged with sync_level:ega_sync_level|peak_lo[21]         ;
; sync_level:hgc_sync_level|peak_lo[20]            ; Merged with sync_level:ega_sync_level|peak_lo[20]         ;
; sync_level:mda_sync_level|peak_lo[20]            ; Merged with sync_level:ega_sync_level|peak_lo[20]         ;
; sync_level:hgc_sync_level|peak_lo[19]            ; Merged with sync_level:ega_sync_level|peak_lo[19]         ;
; sync_level:mda_sync_level|peak_lo[19]            ; Merged with sync_level:ega_sync_level|peak_lo[19]         ;
; sync_level:hgc_sync_level|peak_lo[18]            ; Merged with sync_level:ega_sync_level|peak_lo[18]         ;
; sync_level:mda_sync_level|peak_lo[18]            ; Merged with sync_level:ega_sync_level|peak_lo[18]         ;
; sync_level:hgc_sync_level|peak_lo[17]            ; Merged with sync_level:ega_sync_level|peak_lo[17]         ;
; sync_level:mda_sync_level|peak_lo[17]            ; Merged with sync_level:ega_sync_level|peak_lo[17]         ;
; sync_level:hgc_sync_level|peak_lo[16]            ; Merged with sync_level:ega_sync_level|peak_lo[16]         ;
; sync_level:mda_sync_level|peak_lo[16]            ; Merged with sync_level:ega_sync_level|peak_lo[16]         ;
; sync_level:hgc_sync_level|peak_lo[15]            ; Merged with sync_level:ega_sync_level|peak_lo[15]         ;
; sync_level:mda_sync_level|peak_lo[15]            ; Merged with sync_level:ega_sync_level|peak_lo[15]         ;
; sync_level:hgc_sync_level|peak_lo[14]            ; Merged with sync_level:ega_sync_level|peak_lo[14]         ;
; sync_level:mda_sync_level|peak_lo[14]            ; Merged with sync_level:ega_sync_level|peak_lo[14]         ;
; sync_level:hgc_sync_level|peak_lo[13]            ; Merged with sync_level:ega_sync_level|peak_lo[13]         ;
; sync_level:mda_sync_level|peak_lo[13]            ; Merged with sync_level:ega_sync_level|peak_lo[13]         ;
; sync_level:hgc_sync_level|peak_lo[12]            ; Merged with sync_level:ega_sync_level|peak_lo[12]         ;
; sync_level:mda_sync_level|peak_lo[12]            ; Merged with sync_level:ega_sync_level|peak_lo[12]         ;
; sync_level:hgc_sync_level|peak_lo[11]            ; Merged with sync_level:ega_sync_level|peak_lo[11]         ;
; sync_level:mda_sync_level|peak_lo[11]            ; Merged with sync_level:ega_sync_level|peak_lo[11]         ;
; sync_level:hgc_sync_level|peak_lo[10]            ; Merged with sync_level:ega_sync_level|peak_lo[10]         ;
; sync_level:mda_sync_level|peak_lo[10]            ; Merged with sync_level:ega_sync_level|peak_lo[10]         ;
; sync_level:hgc_sync_level|peak_lo[9]             ; Merged with sync_level:ega_sync_level|peak_lo[9]          ;
; sync_level:mda_sync_level|peak_lo[9]             ; Merged with sync_level:ega_sync_level|peak_lo[9]          ;
; sync_level:hgc_sync_level|peak_lo[8]             ; Merged with sync_level:ega_sync_level|peak_lo[8]          ;
; sync_level:mda_sync_level|peak_lo[8]             ; Merged with sync_level:ega_sync_level|peak_lo[8]          ;
; sync_level:hgc_sync_level|peak_lo[7]             ; Merged with sync_level:ega_sync_level|peak_lo[7]          ;
; sync_level:mda_sync_level|peak_lo[7]             ; Merged with sync_level:ega_sync_level|peak_lo[7]          ;
; sync_level:hgc_sync_level|peak_lo[6]             ; Merged with sync_level:ega_sync_level|peak_lo[6]          ;
; sync_level:mda_sync_level|peak_lo[6]             ; Merged with sync_level:ega_sync_level|peak_lo[6]          ;
; sync_level:hgc_sync_level|peak_lo[5]             ; Merged with sync_level:ega_sync_level|peak_lo[5]          ;
; sync_level:mda_sync_level|peak_lo[5]             ; Merged with sync_level:ega_sync_level|peak_lo[5]          ;
; sync_level:hgc_sync_level|peak_lo[4]             ; Merged with sync_level:ega_sync_level|peak_lo[4]          ;
; sync_level:mda_sync_level|peak_lo[4]             ; Merged with sync_level:ega_sync_level|peak_lo[4]          ;
; sync_level:hgc_sync_level|peak_lo[3]             ; Merged with sync_level:ega_sync_level|peak_lo[3]          ;
; sync_level:mda_sync_level|peak_lo[3]             ; Merged with sync_level:ega_sync_level|peak_lo[3]          ;
; sync_level:hgc_sync_level|peak_lo[2]             ; Merged with sync_level:ega_sync_level|peak_lo[2]          ;
; sync_level:mda_sync_level|peak_lo[2]             ; Merged with sync_level:ega_sync_level|peak_lo[2]          ;
; sync_level:hgc_sync_level|peak_lo[1]             ; Merged with sync_level:ega_sync_level|peak_lo[1]          ;
; sync_level:mda_sync_level|peak_lo[1]             ; Merged with sync_level:ega_sync_level|peak_lo[1]          ;
; sync_level:hgc_sync_level|peak_lo[0]             ; Merged with sync_level:ega_sync_level|peak_lo[0]          ;
; sync_level:mda_sync_level|peak_lo[0]             ; Merged with sync_level:ega_sync_level|peak_lo[0]          ;
; sync_level:hgc_sync_level|vchange                ; Merged with sync_level:ega_sync_level|vchange             ;
; sync_level:mda_sync_level|vchange                ; Merged with sync_level:ega_sync_level|vchange             ;
; sync_level:hgc_sync_level|peak_hi[27]            ; Merged with sync_level:ega_sync_level|peak_hi[27]         ;
; sync_level:mda_sync_level|peak_hi[27]            ; Merged with sync_level:ega_sync_level|peak_hi[27]         ;
; sync_level:hgc_sync_level|peak_hi[26]            ; Merged with sync_level:ega_sync_level|peak_hi[26]         ;
; sync_level:mda_sync_level|peak_hi[26]            ; Merged with sync_level:ega_sync_level|peak_hi[26]         ;
; sync_level:hgc_sync_level|peak_hi[25]            ; Merged with sync_level:ega_sync_level|peak_hi[25]         ;
; sync_level:mda_sync_level|peak_hi[25]            ; Merged with sync_level:ega_sync_level|peak_hi[25]         ;
; sync_level:hgc_sync_level|peak_hi[24]            ; Merged with sync_level:ega_sync_level|peak_hi[24]         ;
; sync_level:mda_sync_level|peak_hi[24]            ; Merged with sync_level:ega_sync_level|peak_hi[24]         ;
; sync_level:hgc_sync_level|peak_hi[23]            ; Merged with sync_level:ega_sync_level|peak_hi[23]         ;
; sync_level:mda_sync_level|peak_hi[23]            ; Merged with sync_level:ega_sync_level|peak_hi[23]         ;
; sync_level:hgc_sync_level|peak_hi[22]            ; Merged with sync_level:ega_sync_level|peak_hi[22]         ;
; sync_level:mda_sync_level|peak_hi[22]            ; Merged with sync_level:ega_sync_level|peak_hi[22]         ;
; sync_level:hgc_sync_level|peak_hi[21]            ; Merged with sync_level:ega_sync_level|peak_hi[21]         ;
; sync_level:mda_sync_level|peak_hi[21]            ; Merged with sync_level:ega_sync_level|peak_hi[21]         ;
; sync_level:hgc_sync_level|peak_hi[20]            ; Merged with sync_level:ega_sync_level|peak_hi[20]         ;
; sync_level:mda_sync_level|peak_hi[20]            ; Merged with sync_level:ega_sync_level|peak_hi[20]         ;
; sync_level:hgc_sync_level|peak_hi[19]            ; Merged with sync_level:ega_sync_level|peak_hi[19]         ;
; sync_level:mda_sync_level|peak_hi[19]            ; Merged with sync_level:ega_sync_level|peak_hi[19]         ;
; sync_level:hgc_sync_level|peak_hi[18]            ; Merged with sync_level:ega_sync_level|peak_hi[18]         ;
; sync_level:mda_sync_level|peak_hi[18]            ; Merged with sync_level:ega_sync_level|peak_hi[18]         ;
; sync_level:hgc_sync_level|peak_hi[17]            ; Merged with sync_level:ega_sync_level|peak_hi[17]         ;
; sync_level:mda_sync_level|peak_hi[17]            ; Merged with sync_level:ega_sync_level|peak_hi[17]         ;
; sync_level:hgc_sync_level|peak_hi[16]            ; Merged with sync_level:ega_sync_level|peak_hi[16]         ;
; sync_level:mda_sync_level|peak_hi[16]            ; Merged with sync_level:ega_sync_level|peak_hi[16]         ;
; sync_level:hgc_sync_level|peak_hi[15]            ; Merged with sync_level:ega_sync_level|peak_hi[15]         ;
; sync_level:mda_sync_level|peak_hi[15]            ; Merged with sync_level:ega_sync_level|peak_hi[15]         ;
; sync_level:hgc_sync_level|peak_hi[14]            ; Merged with sync_level:ega_sync_level|peak_hi[14]         ;
; sync_level:mda_sync_level|peak_hi[14]            ; Merged with sync_level:ega_sync_level|peak_hi[14]         ;
; sync_level:hgc_sync_level|peak_hi[13]            ; Merged with sync_level:ega_sync_level|peak_hi[13]         ;
; sync_level:mda_sync_level|peak_hi[13]            ; Merged with sync_level:ega_sync_level|peak_hi[13]         ;
; sync_level:hgc_sync_level|peak_hi[12]            ; Merged with sync_level:ega_sync_level|peak_hi[12]         ;
; sync_level:mda_sync_level|peak_hi[12]            ; Merged with sync_level:ega_sync_level|peak_hi[12]         ;
; sync_level:hgc_sync_level|peak_hi[11]            ; Merged with sync_level:ega_sync_level|peak_hi[11]         ;
; sync_level:mda_sync_level|peak_hi[11]            ; Merged with sync_level:ega_sync_level|peak_hi[11]         ;
; sync_level:hgc_sync_level|peak_hi[10]            ; Merged with sync_level:ega_sync_level|peak_hi[10]         ;
; sync_level:mda_sync_level|peak_hi[10]            ; Merged with sync_level:ega_sync_level|peak_hi[10]         ;
; sync_level:hgc_sync_level|peak_hi[9]             ; Merged with sync_level:ega_sync_level|peak_hi[9]          ;
; sync_level:mda_sync_level|peak_hi[9]             ; Merged with sync_level:ega_sync_level|peak_hi[9]          ;
; sync_level:hgc_sync_level|peak_hi[8]             ; Merged with sync_level:ega_sync_level|peak_hi[8]          ;
; sync_level:mda_sync_level|peak_hi[8]             ; Merged with sync_level:ega_sync_level|peak_hi[8]          ;
; sync_level:hgc_sync_level|peak_hi[7]             ; Merged with sync_level:ega_sync_level|peak_hi[7]          ;
; sync_level:mda_sync_level|peak_hi[7]             ; Merged with sync_level:ega_sync_level|peak_hi[7]          ;
; sync_level:hgc_sync_level|peak_hi[6]             ; Merged with sync_level:ega_sync_level|peak_hi[6]          ;
; sync_level:mda_sync_level|peak_hi[6]             ; Merged with sync_level:ega_sync_level|peak_hi[6]          ;
; sync_level:hgc_sync_level|peak_hi[5]             ; Merged with sync_level:ega_sync_level|peak_hi[5]          ;
; sync_level:mda_sync_level|peak_hi[5]             ; Merged with sync_level:ega_sync_level|peak_hi[5]          ;
; sync_level:hgc_sync_level|peak_hi[4]             ; Merged with sync_level:ega_sync_level|peak_hi[4]          ;
; sync_level:mda_sync_level|peak_hi[4]             ; Merged with sync_level:ega_sync_level|peak_hi[4]          ;
; sync_level:hgc_sync_level|peak_hi[3]             ; Merged with sync_level:ega_sync_level|peak_hi[3]          ;
; sync_level:mda_sync_level|peak_hi[3]             ; Merged with sync_level:ega_sync_level|peak_hi[3]          ;
; sync_level:hgc_sync_level|peak_hi[2]             ; Merged with sync_level:ega_sync_level|peak_hi[2]          ;
; sync_level:mda_sync_level|peak_hi[2]             ; Merged with sync_level:ega_sync_level|peak_hi[2]          ;
; sync_level:hgc_sync_level|peak_hi[1]             ; Merged with sync_level:ega_sync_level|peak_hi[1]          ;
; sync_level:mda_sync_level|peak_hi[1]             ; Merged with sync_level:ega_sync_level|peak_hi[1]          ;
; sync_level:hgc_sync_level|peak_hi[0]             ; Merged with sync_level:ega_sync_level|peak_hi[0]          ;
; sync_level:mda_sync_level|peak_hi[0]             ; Merged with sync_level:ega_sync_level|peak_hi[0]          ;
; sync_level:hgc_sync_level|video_cnt[27]          ; Merged with sync_level:ega_sync_level|video_cnt[27]       ;
; sync_level:mda_sync_level|video_cnt[27]          ; Merged with sync_level:ega_sync_level|video_cnt[27]       ;
; sync_level:hgc_sync_level|video_cnt[26]          ; Merged with sync_level:ega_sync_level|video_cnt[26]       ;
; sync_level:mda_sync_level|video_cnt[26]          ; Merged with sync_level:ega_sync_level|video_cnt[26]       ;
; sync_level:hgc_sync_level|video_cnt[25]          ; Merged with sync_level:ega_sync_level|video_cnt[25]       ;
; sync_level:mda_sync_level|video_cnt[25]          ; Merged with sync_level:ega_sync_level|video_cnt[25]       ;
; sync_level:hgc_sync_level|video_cnt[24]          ; Merged with sync_level:ega_sync_level|video_cnt[24]       ;
; sync_level:mda_sync_level|video_cnt[24]          ; Merged with sync_level:ega_sync_level|video_cnt[24]       ;
; sync_level:hgc_sync_level|video_cnt[23]          ; Merged with sync_level:ega_sync_level|video_cnt[23]       ;
; sync_level:mda_sync_level|video_cnt[23]          ; Merged with sync_level:ega_sync_level|video_cnt[23]       ;
; sync_level:hgc_sync_level|video_cnt[22]          ; Merged with sync_level:ega_sync_level|video_cnt[22]       ;
; sync_level:mda_sync_level|video_cnt[22]          ; Merged with sync_level:ega_sync_level|video_cnt[22]       ;
; sync_level:hgc_sync_level|video_cnt[21]          ; Merged with sync_level:ega_sync_level|video_cnt[21]       ;
; sync_level:mda_sync_level|video_cnt[21]          ; Merged with sync_level:ega_sync_level|video_cnt[21]       ;
; sync_level:hgc_sync_level|video_cnt[20]          ; Merged with sync_level:ega_sync_level|video_cnt[20]       ;
; sync_level:mda_sync_level|video_cnt[20]          ; Merged with sync_level:ega_sync_level|video_cnt[20]       ;
; sync_level:hgc_sync_level|video_cnt[19]          ; Merged with sync_level:ega_sync_level|video_cnt[19]       ;
; sync_level:mda_sync_level|video_cnt[19]          ; Merged with sync_level:ega_sync_level|video_cnt[19]       ;
; sync_level:hgc_sync_level|video_cnt[18]          ; Merged with sync_level:ega_sync_level|video_cnt[18]       ;
; sync_level:mda_sync_level|video_cnt[18]          ; Merged with sync_level:ega_sync_level|video_cnt[18]       ;
; sync_level:hgc_sync_level|video_cnt[17]          ; Merged with sync_level:ega_sync_level|video_cnt[17]       ;
; sync_level:mda_sync_level|video_cnt[17]          ; Merged with sync_level:ega_sync_level|video_cnt[17]       ;
; sync_level:hgc_sync_level|video_cnt[16]          ; Merged with sync_level:ega_sync_level|video_cnt[16]       ;
; sync_level:mda_sync_level|video_cnt[16]          ; Merged with sync_level:ega_sync_level|video_cnt[16]       ;
; sync_level:hgc_sync_level|video_cnt[15]          ; Merged with sync_level:ega_sync_level|video_cnt[15]       ;
; sync_level:mda_sync_level|video_cnt[15]          ; Merged with sync_level:ega_sync_level|video_cnt[15]       ;
; sync_level:hgc_sync_level|video_cnt[14]          ; Merged with sync_level:ega_sync_level|video_cnt[14]       ;
; sync_level:mda_sync_level|video_cnt[14]          ; Merged with sync_level:ega_sync_level|video_cnt[14]       ;
; sync_level:hgc_sync_level|video_cnt[13]          ; Merged with sync_level:ega_sync_level|video_cnt[13]       ;
; sync_level:mda_sync_level|video_cnt[13]          ; Merged with sync_level:ega_sync_level|video_cnt[13]       ;
; sync_level:hgc_sync_level|video_cnt[12]          ; Merged with sync_level:ega_sync_level|video_cnt[12]       ;
; sync_level:mda_sync_level|video_cnt[12]          ; Merged with sync_level:ega_sync_level|video_cnt[12]       ;
; sync_level:hgc_sync_level|video_cnt[11]          ; Merged with sync_level:ega_sync_level|video_cnt[11]       ;
; sync_level:mda_sync_level|video_cnt[11]          ; Merged with sync_level:ega_sync_level|video_cnt[11]       ;
; sync_level:hgc_sync_level|video_cnt[10]          ; Merged with sync_level:ega_sync_level|video_cnt[10]       ;
; sync_level:mda_sync_level|video_cnt[10]          ; Merged with sync_level:ega_sync_level|video_cnt[10]       ;
; sync_level:hgc_sync_level|video_cnt[9]           ; Merged with sync_level:ega_sync_level|video_cnt[9]        ;
; sync_level:mda_sync_level|video_cnt[9]           ; Merged with sync_level:ega_sync_level|video_cnt[9]        ;
; sync_level:hgc_sync_level|video_cnt[8]           ; Merged with sync_level:ega_sync_level|video_cnt[8]        ;
; sync_level:mda_sync_level|video_cnt[8]           ; Merged with sync_level:ega_sync_level|video_cnt[8]        ;
; sync_level:hgc_sync_level|video_cnt[7]           ; Merged with sync_level:ega_sync_level|video_cnt[7]        ;
; sync_level:mda_sync_level|video_cnt[7]           ; Merged with sync_level:ega_sync_level|video_cnt[7]        ;
; sync_level:hgc_sync_level|video_cnt[6]           ; Merged with sync_level:ega_sync_level|video_cnt[6]        ;
; sync_level:mda_sync_level|video_cnt[6]           ; Merged with sync_level:ega_sync_level|video_cnt[6]        ;
; sync_level:hgc_sync_level|video_cnt[5]           ; Merged with sync_level:ega_sync_level|video_cnt[5]        ;
; sync_level:mda_sync_level|video_cnt[5]           ; Merged with sync_level:ega_sync_level|video_cnt[5]        ;
; sync_level:hgc_sync_level|video_cnt[4]           ; Merged with sync_level:ega_sync_level|video_cnt[4]        ;
; sync_level:mda_sync_level|video_cnt[4]           ; Merged with sync_level:ega_sync_level|video_cnt[4]        ;
; sync_level:hgc_sync_level|video_cnt[3]           ; Merged with sync_level:ega_sync_level|video_cnt[3]        ;
; sync_level:mda_sync_level|video_cnt[3]           ; Merged with sync_level:ega_sync_level|video_cnt[3]        ;
; sync_level:hgc_sync_level|video_cnt[2]           ; Merged with sync_level:ega_sync_level|video_cnt[2]        ;
; sync_level:mda_sync_level|video_cnt[2]           ; Merged with sync_level:ega_sync_level|video_cnt[2]        ;
; sync_level:hgc_sync_level|video_cnt[1]           ; Merged with sync_level:ega_sync_level|video_cnt[1]        ;
; sync_level:mda_sync_level|video_cnt[1]           ; Merged with sync_level:ega_sync_level|video_cnt[1]        ;
; sync_level:hgc_sync_level|video_cnt[0]           ; Merged with sync_level:ega_sync_level|video_cnt[0]        ;
; sync_level:mda_sync_level|video_cnt[0]           ; Merged with sync_level:ega_sync_level|video_cnt[0]        ;
; sync_level:hgc_sync_level|\process_3:peak[15]    ; Merged with sync_level:ega_sync_level|\process_3:peak[15] ;
; sync_level:mda_sync_level|\process_3:peak[15]    ; Merged with sync_level:ega_sync_level|\process_3:peak[15] ;
; sync_level:hgc_sync_level|\process_3:peak[14]    ; Merged with sync_level:ega_sync_level|\process_3:peak[14] ;
; sync_level:mda_sync_level|\process_3:peak[14]    ; Merged with sync_level:ega_sync_level|\process_3:peak[14] ;
; sync_level:hgc_sync_level|\process_3:peak[13]    ; Merged with sync_level:ega_sync_level|\process_3:peak[13] ;
; sync_level:mda_sync_level|\process_3:peak[13]    ; Merged with sync_level:ega_sync_level|\process_3:peak[13] ;
; sync_level:hgc_sync_level|\process_3:peak[12]    ; Merged with sync_level:ega_sync_level|\process_3:peak[12] ;
; sync_level:mda_sync_level|\process_3:peak[12]    ; Merged with sync_level:ega_sync_level|\process_3:peak[12] ;
; sync_level:hgc_sync_level|\process_3:peak[11]    ; Merged with sync_level:ega_sync_level|\process_3:peak[11] ;
; sync_level:mda_sync_level|\process_3:peak[11]    ; Merged with sync_level:ega_sync_level|\process_3:peak[11] ;
; sync_level:hgc_sync_level|\process_3:peak[10]    ; Merged with sync_level:ega_sync_level|\process_3:peak[10] ;
; sync_level:mda_sync_level|\process_3:peak[10]    ; Merged with sync_level:ega_sync_level|\process_3:peak[10] ;
; sync_level:hgc_sync_level|\process_3:peak[9]     ; Merged with sync_level:ega_sync_level|\process_3:peak[9]  ;
; sync_level:mda_sync_level|\process_3:peak[9]     ; Merged with sync_level:ega_sync_level|\process_3:peak[9]  ;
; sync_level:hgc_sync_level|\process_3:peak[8]     ; Merged with sync_level:ega_sync_level|\process_3:peak[8]  ;
; sync_level:mda_sync_level|\process_3:peak[8]     ; Merged with sync_level:ega_sync_level|\process_3:peak[8]  ;
; sync_level:hgc_sync_level|\process_3:peak[7]     ; Merged with sync_level:ega_sync_level|\process_3:peak[7]  ;
; sync_level:mda_sync_level|\process_3:peak[7]     ; Merged with sync_level:ega_sync_level|\process_3:peak[7]  ;
; sync_level:hgc_sync_level|\process_3:peak[6]     ; Merged with sync_level:ega_sync_level|\process_3:peak[6]  ;
; sync_level:mda_sync_level|\process_3:peak[6]     ; Merged with sync_level:ega_sync_level|\process_3:peak[6]  ;
; sync_level:hgc_sync_level|\process_3:peak[5]     ; Merged with sync_level:ega_sync_level|\process_3:peak[5]  ;
; sync_level:mda_sync_level|\process_3:peak[5]     ; Merged with sync_level:ega_sync_level|\process_3:peak[5]  ;
; sync_level:hgc_sync_level|\process_3:peak[4]     ; Merged with sync_level:ega_sync_level|\process_3:peak[4]  ;
; sync_level:mda_sync_level|\process_3:peak[4]     ; Merged with sync_level:ega_sync_level|\process_3:peak[4]  ;
; sync_level:hgc_sync_level|\process_3:peak[3]     ; Merged with sync_level:ega_sync_level|\process_3:peak[3]  ;
; sync_level:mda_sync_level|\process_3:peak[3]     ; Merged with sync_level:ega_sync_level|\process_3:peak[3]  ;
; sync_level:hgc_sync_level|\process_3:peak[2]     ; Merged with sync_level:ega_sync_level|\process_3:peak[2]  ;
; sync_level:mda_sync_level|\process_3:peak[2]     ; Merged with sync_level:ega_sync_level|\process_3:peak[2]  ;
; sync_level:hgc_sync_level|\process_3:peak[1]     ; Merged with sync_level:ega_sync_level|\process_3:peak[1]  ;
; sync_level:mda_sync_level|\process_3:peak[1]     ; Merged with sync_level:ega_sync_level|\process_3:peak[1]  ;
; sync_level:hgc_sync_level|\process_3:peak[0]     ; Merged with sync_level:ega_sync_level|\process_3:peak[0]  ;
; sync_level:mda_sync_level|\process_3:peak[0]     ; Merged with sync_level:ega_sync_level|\process_3:peak[0]  ;
; sync_level:hgc_sync_level|\process_3:sync        ; Merged with sync_level:ega_sync_level|\process_3:sync     ;
; sync_level:mda_sync_level|\process_3:sync        ; Merged with sync_level:ega_sync_level|\process_3:sync     ;
; sync_level:hgc_sync_level|vblank                 ; Merged with sync_level:ega_sync_level|vblank              ;
; sync_level:mda_sync_level|vblank                 ; Merged with sync_level:ega_sync_level|vblank              ;
; sync_level:mda_sync_level|peak[14,15]            ; Stuck at GND due to stuck port data_in                    ;
; sync_level:cga_sync_level|peak[14,15]            ; Stuck at GND due to stuck port data_in                    ;
; sync_level:ega_sync_level|peak[14,15]            ; Stuck at GND due to stuck port data_in                    ;
; sync_level:hgc_sync_level|peak[14,15]            ; Stuck at GND due to stuck port data_in                    ;
; sync_level:ega_sync_level|\process_3:peak[14,15] ; Stuck at GND due to stuck port data_in                    ;
; sync_level:cga_sync_level|\process_3:peak[14,15] ; Stuck at GND due to stuck port data_in                    ;
; sync_level:mda_sync_level|peak[12,13]            ; Stuck at GND due to stuck port data_in                    ;
; sync_level:cga_sync_level|peak[12,13]            ; Stuck at GND due to stuck port data_in                    ;
; sync_level:ega_sync_level|peak[12,13]            ; Stuck at GND due to stuck port data_in                    ;
; sync_level:hgc_sync_level|peak[12,13]            ; Stuck at GND due to stuck port data_in                    ;
; sync_level:ega_sync_level|\process_3:peak[13]    ; Stuck at GND due to stuck port data_in                    ;
; sync_level:cga_sync_level|\process_3:peak[13]    ; Stuck at GND due to stuck port data_in                    ;
; sync_level:mda_sync_level|peak[9..11]            ; Stuck at GND due to stuck port data_in                    ;
; sync_level:cga_sync_level|peak[9..11]            ; Stuck at GND due to stuck port data_in                    ;
; sync_level:ega_sync_level|peak[9..11]            ; Stuck at GND due to stuck port data_in                    ;
; sync_level:hgc_sync_level|peak[9..11]            ; Stuck at GND due to stuck port data_in                    ;
; sync_level:mda_sync_level|peak[8]                ; Stuck at GND due to stuck port data_in                    ;
; sync_level:cga_sync_level|peak[7,8]              ; Stuck at GND due to stuck port data_in                    ;
; sync_level:ega_sync_level|peak[8]                ; Stuck at GND due to stuck port data_in                    ;
; sync_level:hgc_sync_level|peak[8]                ; Stuck at GND due to stuck port data_in                    ;
; ega_genlock:ega_genlock|sample_ticks[2..4]       ; Lost fanout                                               ;
; sram:hgc_sram|SramAdr[7]~en                      ; Merged with sram:hgc_sram|SramAdr[17]~en                  ;
; sram:hgc_sram|SramAdr[17]~en                     ; Merged with sram:hgc_sram|SramAdr[11]~en                  ;
; sram:hgc_sram|SramAdr[11]~en                     ; Merged with sram:hgc_sram|SramAdr[8]~en                   ;
; sram:hgc_sram|SramAdr[8]~en                      ; Merged with sram:hgc_sram|SramAdr[16]~en                  ;
; sram:hgc_sram|SramAdr[16]~en                     ; Merged with sram:hgc_sram|SramAdr[0]~en                   ;
; sram:hgc_sram|SramAdr[0]~en                      ; Merged with sram:hgc_sram|SramAdr[9]~en                   ;
; sram:hgc_sram|SramAdr[9]~en                      ; Merged with sram:hgc_sram|SramAdr[1]~en                   ;
; sram:hgc_sram|SramAdr[1]~en                      ; Merged with sram:hgc_sram|SramAdr[15]~en                  ;
; sram:hgc_sram|SramAdr[15]~en                     ; Merged with sram:hgc_sram|SramAdr[2]~en                   ;
; sram:hgc_sram|SramAdr[2]~en                      ; Merged with sram:hgc_sram|SramAdr[3]~en                   ;
; sram:hgc_sram|SramAdr[3]~en                      ; Merged with sram:hgc_sram|SramAdr[14]~en                  ;
; sram:hgc_sram|SramAdr[14]~en                     ; Merged with sram:hgc_sram|SramAdr[4]~en                   ;
; sram:hgc_sram|SramAdr[4]~en                      ; Merged with sram:hgc_sram|SramAdr[13]~en                  ;
; sram:hgc_sram|SramAdr[13]~en                     ; Merged with sram:hgc_sram|SramAdr[5]~en                   ;
; sram:hgc_sram|SramAdr[5]~en                      ; Merged with sram:hgc_sram|SramAdr[10]~en                  ;
; sram:hgc_sram|SramAdr[10]~en                     ; Merged with sram:hgc_sram|SramAdr[6]~en                   ;
; sram:hgc_sram|SramAdr[6]~en                      ; Merged with sram:hgc_sram|SramAdr[12]~en                  ;
; sram:ega_sram|SramAdr[3]~en                      ; Merged with sram:ega_sram|SramAdr[0]~en                   ;
; sram:ega_sram|SramAdr[0]~en                      ; Merged with sram:ega_sram|SramAdr[2]~en                   ;
; sram:ega_sram|SramAdr[2]~en                      ; Merged with sram:ega_sram|SramAdr[17]~en                  ;
; sram:ega_sram|SramAdr[17]~en                     ; Merged with sram:ega_sram|SramAdr[1]~en                   ;
; sram:ega_sram|SramAdr[1]~en                      ; Merged with sram:ega_sram|SramAdr[16]~en                  ;
; sram:ega_sram|SramAdr[16]~en                     ; Merged with sram:ega_sram|SramAdr[15]~en                  ;
; sram:ega_sram|SramAdr[15]~en                     ; Merged with sram:ega_sram|SramAdr[13]~en                  ;
; sram:ega_sram|SramAdr[13]~en                     ; Merged with sram:ega_sram|SramAdr[11]~en                  ;
; sram:ega_sram|SramAdr[11]~en                     ; Merged with sram:ega_sram|SramAdr[10]~en                  ;
; sram:ega_sram|SramAdr[10]~en                     ; Merged with sram:ega_sram|SramAdr[12]~en                  ;
; sram:ega_sram|SramAdr[12]~en                     ; Merged with sram:ega_sram|SramAdr[9]~en                   ;
; sram:ega_sram|SramAdr[9]~en                      ; Merged with sram:ega_sram|SramAdr[7]~en                   ;
; sram:ega_sram|SramAdr[7]~en                      ; Merged with sram:ega_sram|SramAdr[6]~en                   ;
; sram:ega_sram|SramAdr[6]~en                      ; Merged with sram:ega_sram|SramAdr[5]~en                   ;
; sram:ega_sram|SramAdr[5]~en                      ; Merged with sram:ega_sram|SramAdr[4]~en                   ;
; sram:cga_sram|SramAdr[4]~en                      ; Merged with sram:cga_sram|SramAdr[2]~en                   ;
; sram:cga_sram|SramAdr[2]~en                      ; Merged with sram:cga_sram|SramAdr[17]~en                  ;
; sram:cga_sram|SramAdr[17]~en                     ; Merged with sram:cga_sram|SramAdr[11]~en                  ;
; sram:cga_sram|SramAdr[11]~en                     ; Merged with sram:cga_sram|SramAdr[7]~en                   ;
; sram:cga_sram|SramAdr[7]~en                      ; Merged with sram:cga_sram|SramAdr[9]~en                   ;
; sram:cga_sram|SramAdr[9]~en                      ; Merged with sram:cga_sram|SramAdr[3]~en                   ;
; sram:cga_sram|SramAdr[3]~en                      ; Merged with sram:cga_sram|SramAdr[15]~en                  ;
; sram:cga_sram|SramAdr[15]~en                     ; Merged with sram:cga_sram|SramAdr[6]~en                   ;
; sram:cga_sram|SramAdr[6]~en                      ; Merged with sram:cga_sram|SramAdr[10]~en                  ;
; sram:cga_sram|SramAdr[10]~en                     ; Merged with sram:cga_sram|SramAdr[12]~en                  ;
; sram:cga_sram|SramAdr[12]~en                     ; Merged with sram:cga_sram|SramAdr[13]~en                  ;
; sram:cga_sram|SramAdr[13]~en                     ; Merged with sram:cga_sram|SramAdr[5]~en                   ;
; sram:cga_sram|SramAdr[5]~en                      ; Merged with sram:cga_sram|SramAdr[1]~en                   ;
; sram:cga_sram|SramAdr[1]~en                      ; Merged with sram:cga_sram|SramAdr[16]~en                  ;
; sram:cga_sram|SramAdr[16]~en                     ; Merged with sram:cga_sram|SramAdr[0]~en                   ;
; sram:mda_sram|SramAdr[17]~en                     ; Merged with sram:mda_sram|SramAdr[16]~en                  ;
; sram:mda_sram|SramAdr[16]~en                     ; Merged with sram:mda_sram|SramAdr[6]~en                   ;
; sram:mda_sram|SramAdr[6]~en                      ; Merged with sram:mda_sram|SramAdr[12]~en                  ;
; sram:mda_sram|SramAdr[12]~en                     ; Merged with sram:mda_sram|SramAdr[5]~en                   ;
; sram:mda_sram|SramAdr[5]~en                      ; Merged with sram:mda_sram|SramAdr[10]~en                  ;
; sram:mda_sram|SramAdr[10]~en                     ; Merged with sram:mda_sram|SramAdr[4]~en                   ;
; sram:mda_sram|SramAdr[4]~en                      ; Merged with sram:mda_sram|SramAdr[13]~en                  ;
; sram:mda_sram|SramAdr[13]~en                     ; Merged with sram:mda_sram|SramAdr[3]~en                   ;
; sram:mda_sram|SramAdr[3]~en                      ; Merged with sram:mda_sram|SramAdr[7]~en                   ;
; sram:mda_sram|SramAdr[7]~en                      ; Merged with sram:mda_sram|SramAdr[1]~en                   ;
; sram:mda_sram|SramAdr[1]~en                      ; Merged with sram:mda_sram|SramAdr[15]~en                  ;
; sram:mda_sram|SramAdr[15]~en                     ; Merged with sram:mda_sram|SramAdr[11]~en                  ;
; sram:mda_sram|SramAdr[11]~en                     ; Merged with sram:mda_sram|SramAdr[9]~en                   ;
; sram:mda_sram|SramAdr[9]~en                      ; Merged with sram:mda_sram|SramAdr[0]~en                   ;
; sram:mda_sram|SramAdr[0]~en                      ; Merged with sram:mda_sram|SramAdr[2]~en                   ;
; sram:ega_sram|SramWe~en                          ; Merged with sram:ega_sram|SramOe~en                       ;
; sram:cga_sram|SramWe~en                          ; Merged with sram:cga_sram|SramOe~en                       ;
; sram:hgc_sram|SramWe                             ; Merged with sram:hgc_sram|SramOe                          ;
; sram:hgc_sram|SramWe~en                          ; Merged with sram:hgc_sram|SramOe~en                       ;
; sram:mda_sram|SramWe~en                          ; Merged with sram:mda_sram|SramOe~en                       ;
; sram:ega_sram|SramDat[1]~en                      ; Merged with sram:ega_sram|SramDat[15]~en                  ;
; sram:ega_sram|SramDat[2]~en                      ; Merged with sram:ega_sram|SramDat[15]~en                  ;
; sram:ega_sram|SramDat[3]~en                      ; Merged with sram:ega_sram|SramDat[15]~en                  ;
; sram:ega_sram|SramDat[4]~en                      ; Merged with sram:ega_sram|SramDat[15]~en                  ;
; sram:ega_sram|SramDat[5]~en                      ; Merged with sram:ega_sram|SramDat[15]~en                  ;
; sram:ega_sram|SramDat[6]~en                      ; Merged with sram:ega_sram|SramDat[15]~en                  ;
; sram:ega_sram|SramDat[7]~en                      ; Merged with sram:ega_sram|SramDat[15]~en                  ;
; sram:ega_sram|SramDat[8]~en                      ; Merged with sram:ega_sram|SramDat[15]~en                  ;
; sram:ega_sram|SramDat[9]~en                      ; Merged with sram:ega_sram|SramDat[15]~en                  ;
; sram:ega_sram|SramDat[10]~en                     ; Merged with sram:ega_sram|SramDat[15]~en                  ;
; sram:ega_sram|SramDat[11]~en                     ; Merged with sram:ega_sram|SramDat[15]~en                  ;
; sram:ega_sram|SramDat[12]~en                     ; Merged with sram:ega_sram|SramDat[15]~en                  ;
; sram:ega_sram|SramDat[13]~en                     ; Merged with sram:ega_sram|SramDat[15]~en                  ;
; sram:ega_sram|SramDat[14]~en                     ; Merged with sram:ega_sram|SramDat[15]~en                  ;
; sram:cga_sram|SramDat[1]~en                      ; Merged with sram:cga_sram|SramDat[15]~en                  ;
; sram:cga_sram|SramDat[2]~en                      ; Merged with sram:cga_sram|SramDat[15]~en                  ;
; sram:cga_sram|SramDat[3]~en                      ; Merged with sram:cga_sram|SramDat[15]~en                  ;
; sram:cga_sram|SramDat[4]~en                      ; Merged with sram:cga_sram|SramDat[15]~en                  ;
; sram:cga_sram|SramDat[5]~en                      ; Merged with sram:cga_sram|SramDat[15]~en                  ;
; sram:cga_sram|SramDat[6]~en                      ; Merged with sram:cga_sram|SramDat[15]~en                  ;
; sram:cga_sram|SramDat[7]~en                      ; Merged with sram:cga_sram|SramDat[15]~en                  ;
; sram:cga_sram|SramDat[8]~en                      ; Merged with sram:cga_sram|SramDat[15]~en                  ;
; sram:cga_sram|SramDat[9]~en                      ; Merged with sram:cga_sram|SramDat[15]~en                  ;
; sram:cga_sram|SramDat[10]~en                     ; Merged with sram:cga_sram|SramDat[15]~en                  ;
; sram:cga_sram|SramDat[11]~en                     ; Merged with sram:cga_sram|SramDat[15]~en                  ;
; sram:cga_sram|SramDat[12]~en                     ; Merged with sram:cga_sram|SramDat[15]~en                  ;
; sram:cga_sram|SramDat[13]~en                     ; Merged with sram:cga_sram|SramDat[15]~en                  ;
; sram:cga_sram|SramDat[14]~en                     ; Merged with sram:cga_sram|SramDat[15]~en                  ;
; sram:hgc_sram|SramDat[0]~en                      ; Merged with sram:hgc_sram|SramDat[15]~en                  ;
; sram:hgc_sram|SramDat[1]~en                      ; Merged with sram:hgc_sram|SramDat[15]~en                  ;
; sram:hgc_sram|SramDat[2]~en                      ; Merged with sram:hgc_sram|SramDat[15]~en                  ;
; sram:hgc_sram|SramDat[3]~en                      ; Merged with sram:hgc_sram|SramDat[15]~en                  ;
; sram:hgc_sram|SramDat[4]~en                      ; Merged with sram:hgc_sram|SramDat[15]~en                  ;
; sram:hgc_sram|SramDat[5]~en                      ; Merged with sram:hgc_sram|SramDat[15]~en                  ;
; sram:hgc_sram|SramDat[6]~en                      ; Merged with sram:hgc_sram|SramDat[15]~en                  ;
; sram:hgc_sram|SramDat[7]~en                      ; Merged with sram:hgc_sram|SramDat[15]~en                  ;
; sram:hgc_sram|SramDat[8]~en                      ; Merged with sram:hgc_sram|SramDat[15]~en                  ;
; sram:hgc_sram|SramDat[9]~en                      ; Merged with sram:hgc_sram|SramDat[15]~en                  ;
; sram:hgc_sram|SramDat[10]~en                     ; Merged with sram:hgc_sram|SramDat[15]~en                  ;
; sram:hgc_sram|SramDat[11]~en                     ; Merged with sram:hgc_sram|SramDat[15]~en                  ;
; sram:hgc_sram|SramDat[12]~en                     ; Merged with sram:hgc_sram|SramDat[15]~en                  ;
; sram:hgc_sram|SramDat[13]~en                     ; Merged with sram:hgc_sram|SramDat[15]~en                  ;
; sram:hgc_sram|SramDat[14]~en                     ; Merged with sram:hgc_sram|SramDat[15]~en                  ;
; sram:mda_sram|SramDat[1]~en                      ; Merged with sram:mda_sram|SramDat[15]~en                  ;
; sram:mda_sram|SramDat[2]~en                      ; Merged with sram:mda_sram|SramDat[15]~en                  ;
; sram:mda_sram|SramDat[3]~en                      ; Merged with sram:mda_sram|SramDat[15]~en                  ;
; sram:mda_sram|SramDat[4]~en                      ; Merged with sram:mda_sram|SramDat[15]~en                  ;
; sram:mda_sram|SramDat[5]~en                      ; Merged with sram:mda_sram|SramDat[15]~en                  ;
; sram:mda_sram|SramDat[6]~en                      ; Merged with sram:mda_sram|SramDat[15]~en                  ;
; sram:mda_sram|SramDat[7]~en                      ; Merged with sram:mda_sram|SramDat[15]~en                  ;
; sram:mda_sram|SramDat[8]~en                      ; Merged with sram:mda_sram|SramDat[15]~en                  ;
; sram:mda_sram|SramDat[9]~en                      ; Merged with sram:mda_sram|SramDat[15]~en                  ;
; sram:mda_sram|SramDat[10]~en                     ; Merged with sram:mda_sram|SramDat[15]~en                  ;
; sram:mda_sram|SramDat[11]~en                     ; Merged with sram:mda_sram|SramDat[15]~en                  ;
; sram:mda_sram|SramDat[12]~en                     ; Merged with sram:mda_sram|SramDat[15]~en                  ;
; sram:mda_sram|SramDat[13]~en                     ; Merged with sram:mda_sram|SramDat[15]~en                  ;
; sram:mda_sram|SramDat[14]~en                     ; Merged with sram:mda_sram|SramDat[15]~en                  ;
; sync_level:cga_sync_level|peak[6]                ; Stuck at GND due to stuck port data_in                    ;
; Total Number of Removed Registers = 584          ;                                                           ;
+--------------------------------------------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                     ;
+-------------------------------------------+---------------------------+-------------------------------------------------------------------------+
; Register name                             ; Reason for Removal        ; Registers Removed due to This Register                                  ;
+-------------------------------------------+---------------------------+-------------------------------------------------------------------------+
; sync_level:cga_sync_level|hsync_adjust[4] ; Stuck at GND              ; sync_level:cga_sync_level|peak[15], sync_level:cga_sync_level|peak[14], ;
;                                           ; due to stuck port data_in ; sync_level:cga_sync_level|peak[13], sync_level:cga_sync_level|peak[12], ;
;                                           ;                           ; sync_level:cga_sync_level|peak[11], sync_level:cga_sync_level|peak[10], ;
;                                           ;                           ; sync_level:cga_sync_level|peak[9], sync_level:cga_sync_level|peak[8],   ;
;                                           ;                           ; sync_level:cga_sync_level|peak[7], sync_level:cga_sync_level|peak[6]    ;
; sync_level:mda_sync_level|hsync_adjust[5] ; Stuck at GND              ; sync_level:mda_sync_level|peak[15], sync_level:mda_sync_level|peak[14], ;
;                                           ; due to stuck port data_in ; sync_level:mda_sync_level|peak[13], sync_level:mda_sync_level|peak[12], ;
;                                           ;                           ; sync_level:mda_sync_level|peak[11], sync_level:mda_sync_level|peak[10], ;
;                                           ;                           ; sync_level:mda_sync_level|peak[9], sync_level:mda_sync_level|peak[8]    ;
; sync_level:hgc_sync_level|hsync_adjust[5] ; Stuck at GND              ; sync_level:hgc_sync_level|peak[15], sync_level:hgc_sync_level|peak[14], ;
;                                           ; due to stuck port data_in ; sync_level:hgc_sync_level|peak[13], sync_level:hgc_sync_level|peak[12], ;
;                                           ;                           ; sync_level:hgc_sync_level|peak[11], sync_level:hgc_sync_level|peak[10], ;
;                                           ;                           ; sync_level:hgc_sync_level|peak[9], sync_level:hgc_sync_level|peak[8]    ;
; sync_level:ega_sync_level|hsync_adjust[0] ; Stuck at GND              ; sync_level:ega_sync_level|peak[15], sync_level:ega_sync_level|peak[14], ;
;                                           ; due to stuck port data_in ; sync_level:ega_sync_level|peak[13], sync_level:ega_sync_level|peak[12], ;
;                                           ;                           ; sync_level:ega_sync_level|peak[11], sync_level:ega_sync_level|peak[10], ;
;                                           ;                           ; sync_level:ega_sync_level|peak[9], sync_level:ega_sync_level|peak[8]    ;
+-------------------------------------------+---------------------------+-------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2205  ;
; Number of registers using Synchronous Clear  ; 338   ;
; Number of registers using Synchronous Load   ; 232   ;
; Number of registers using Asynchronous Clear ; 169   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1405  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------+
; Inverted Register Statistics                          ;
+---------------------------------------------+---------+
; Inverted Register                           ; Fan out ;
+---------------------------------------------+---------+
; mda_genlock:mda_genlock|sample_ticks[2]     ; 2       ;
; cga_genlock:cga_genlock|sample_ticks[2]     ; 2       ;
; mda_genlock:mda_genlock|sample_ticks[1]     ; 2       ;
; cga_genlock:cga_genlock|sample_ticks[1]     ; 2       ;
; hgc_genlock:hgc_genlock|sample_ticks[4]     ; 2       ;
; hgc_genlock:hgc_genlock|sample_ticks[3]     ; 2       ;
; ega_genlock:ega_genlock|adj_y[1]            ; 3       ;
; ega_genlock:ega_genlock|adj_y[2]            ; 3       ;
; ega_genlock:ega_genlock|adj_y[3]            ; 3       ;
; hgc_genlock:hgc_genlock|adj_y[4]            ; 3       ;
; cga_genlock:cga_genlock|adj_y[4]            ; 3       ;
; mda_genlock:mda_genlock|adj_y[4]            ; 3       ;
; cga_genlock:cga_genlock|adj_x[3]            ; 3       ;
; hgc_genlock:hgc_genlock|adj_x[3]            ; 3       ;
; mda_genlock:mda_genlock|adj_x[1]            ; 3       ;
; mda_genlock:mda_genlock|adj_x[2]            ; 3       ;
; mda_genlock:mda_genlock|adj_x[0]            ; 4       ;
; ega_genlock:ega_genlock|adj_x[4]            ; 3       ;
; mda_genlock:mda_genlock|peak[17]            ; 3       ;
; cga_genlock:cga_genlock|peak[17]            ; 3       ;
; hgc_genlock:hgc_genlock|sample_adj[0]       ; 2       ;
; cga_genlock:cga_genlock|sample_adj[0]       ; 4       ;
; ega_genlock:ega_genlock|sample_adj[0]       ; 6       ;
; mda_genlock:mda_genlock|sample_adj[0]       ; 2       ;
; hgc_genlock:hgc_genlock|sample_ticks[1]     ; 2       ;
; ega_genlock:ega_genlock|sample_ticks[1]     ; 2       ;
; hgc_genlock:hgc_genlock|peak[17]            ; 3       ;
; hgc_genlock:hgc_genlock|\process_4:peak[17] ; 3       ;
; hgc_genlock:hgc_genlock|\process_3:peak[17] ; 3       ;
; cga_genlock:cga_genlock|\process_4:peak[17] ; 3       ;
; cga_genlock:cga_genlock|\process_3:peak[17] ; 3       ;
; ega_genlock:ega_genlock|\process_4:peak[17] ; 3       ;
; ega_genlock:ega_genlock|\process_3:peak[17] ; 3       ;
; mda_genlock:mda_genlock|\process_4:peak[17] ; 3       ;
; mda_genlock:mda_genlock|\process_3:peak[17] ; 3       ;
; cga_genlock:cga_genlock|\process_1:peak[17] ; 3       ;
; cga_genlock:cga_genlock|\process_2:peak[17] ; 3       ;
; hgc_genlock:hgc_genlock|\process_1:peak[17] ; 3       ;
; hgc_genlock:hgc_genlock|\process_2:peak[17] ; 3       ;
; mda_genlock:mda_genlock|\process_1:peak[17] ; 3       ;
; mda_genlock:mda_genlock|\process_2:peak[17] ; 3       ;
; ega_genlock:ega_genlock|\process_1:peak[17] ; 3       ;
; ega_genlock:ega_genlock|\process_2:peak[17] ; 3       ;
; ega_genlock:ega_genlock|peak[17]            ; 3       ;
; Total number of inverted registers = 44     ;         ;
+---------------------------------------------+---------+


+-------------------------------------------------------------------------------------+
; Physical Synthesis Netlist Optimizations                                            ;
+----------------------------------------------------+----------+---------------------+
; Node                                               ; Action   ; Reason              ;
+----------------------------------------------------+----------+---------------------+
; cga_genlock:cga_genlock|Add0~1                     ; Modified ; Timing optimization ;
; cga_genlock:cga_genlock|Add0~38                    ; Modified ; Timing optimization ;
; cga_genlock:cga_genlock|Add1~1                     ; Modified ; Timing optimization ;
; cga_genlock:cga_genlock|Add1~38                    ; Modified ; Timing optimization ;
; cga_genlock:cga_genlock|Add2~1                     ; Modified ; Timing optimization ;
; cga_genlock:cga_genlock|Add2~38                    ; Modified ; Timing optimization ;
; cga_genlock:cga_genlock|Add3~1                     ; Modified ; Timing optimization ;
; cga_genlock:cga_genlock|Add3~38                    ; Modified ; Timing optimization ;
; cga_genlock:cga_genlock|Add4~1                     ; Modified ; Timing optimization ;
; cga_genlock:cga_genlock|Add4~38                    ; Modified ; Timing optimization ;
; ega_genlock:ega_genlock|Add0~1                     ; Modified ; Timing optimization ;
; ega_genlock:ega_genlock|Add0~38                    ; Modified ; Timing optimization ;
; ega_genlock:ega_genlock|Add1~1                     ; Modified ; Timing optimization ;
; ega_genlock:ega_genlock|Add1~38                    ; Modified ; Timing optimization ;
; ega_genlock:ega_genlock|Add2~1                     ; Modified ; Timing optimization ;
; ega_genlock:ega_genlock|Add2~38                    ; Modified ; Timing optimization ;
; ega_genlock:ega_genlock|Add3~1                     ; Modified ; Timing optimization ;
; ega_genlock:ega_genlock|Add3~38                    ; Modified ; Timing optimization ;
; ega_genlock:ega_genlock|Add4~1                     ; Modified ; Timing optimization ;
; ega_genlock:ega_genlock|Add4~38                    ; Modified ; Timing optimization ;
; ega_genlock:ega_genlock|LessThan12~0               ; Deleted  ; Timing optimization ;
; ega_genlock:ega_genlock|LessThan12~1               ; Deleted  ; Timing optimization ;
; ega_genlock:ega_genlock|LessThan12~2               ; Deleted  ; Timing optimization ;
; ega_genlock:ega_genlock|LessThan13~0               ; Deleted  ; Timing optimization ;
; ega_genlock:ega_genlock|LessThan13~1               ; Deleted  ; Timing optimization ;
; ega_genlock:ega_genlock|LessThan13~2               ; Deleted  ; Timing optimization ;
; ega_genlock:ega_genlock|process_11~0               ; Modified ; Timing optimization ;
; ega_genlock:ega_genlock|process_11~0_RESYN6_BDD7   ; Created  ; Timing optimization ;
; ega_genlock:ega_genlock|process_11~0_RESYN8_BDD9   ; Created  ; Timing optimization ;
; ega_genlock:ega_genlock|process_11~0_RESYN10_BDD11 ; Created  ; Timing optimization ;
; ega_genlock:ega_genlock|process_11~0_RESYN12_BDD13 ; Created  ; Timing optimization ;
; hgc_genlock:hgc_genlock|Add0~1                     ; Modified ; Timing optimization ;
; hgc_genlock:hgc_genlock|Add0~38                    ; Modified ; Timing optimization ;
; hgc_genlock:hgc_genlock|Add1~1                     ; Modified ; Timing optimization ;
; hgc_genlock:hgc_genlock|Add1~38                    ; Modified ; Timing optimization ;
; hgc_genlock:hgc_genlock|Add2~1                     ; Modified ; Timing optimization ;
; hgc_genlock:hgc_genlock|Add2~38                    ; Modified ; Timing optimization ;
; hgc_genlock:hgc_genlock|Add3~1                     ; Modified ; Timing optimization ;
; hgc_genlock:hgc_genlock|Add3~38                    ; Modified ; Timing optimization ;
; hgc_genlock:hgc_genlock|Add4~1                     ; Modified ; Timing optimization ;
; hgc_genlock:hgc_genlock|Add4~38                    ; Modified ; Timing optimization ;
; hgc_genlock:hgc_genlock|Add15~0                    ; Modified ; Timing optimization ;
; hgc_genlock:hgc_genlock|Add16~0                    ; Modified ; Timing optimization ;
; hgc_genlock:hgc_genlock|Add16~1                    ; Modified ; Timing optimization ;
; hgc_genlock:hgc_genlock|col_number~10              ; Modified ; Timing optimization ;
; hgc_genlock:hgc_genlock|max_col~9                  ; Modified ; Timing optimization ;
; hgc_genlock:hgc_genlock|row_number~0               ; Modified ; Timing optimization ;
; mda_genlock:mda_genlock|Add0~1                     ; Modified ; Timing optimization ;
; mda_genlock:mda_genlock|Add0~38                    ; Modified ; Timing optimization ;
; mda_genlock:mda_genlock|Add1~1                     ; Modified ; Timing optimization ;
; mda_genlock:mda_genlock|Add1~38                    ; Modified ; Timing optimization ;
; mda_genlock:mda_genlock|Add2~1                     ; Modified ; Timing optimization ;
; mda_genlock:mda_genlock|Add2~38                    ; Modified ; Timing optimization ;
; mda_genlock:mda_genlock|Add3~1                     ; Modified ; Timing optimization ;
; mda_genlock:mda_genlock|Add3~38                    ; Modified ; Timing optimization ;
; mda_genlock:mda_genlock|Add4~1                     ; Modified ; Timing optimization ;
; mda_genlock:mda_genlock|Add4~38                    ; Modified ; Timing optimization ;
; mda_genlock:mda_genlock|Add8~1                     ; Modified ; Timing optimization ;
; mda_genlock:mda_genlock|Add14~0                    ; Modified ; Timing optimization ;
; mda_genlock:mda_genlock|Add15~0                    ; Modified ; Timing optimization ;
; mda_genlock:mda_genlock|Add15~1                    ; Modified ; Timing optimization ;
; mda_genlock:mda_genlock|adj_x[0]~5                 ; Modified ; Timing optimization ;
; mda_genlock:mda_genlock|col_number~9               ; Modified ; Timing optimization ;
; mda_genlock:mda_genlock|max_col~9                  ; Modified ; Timing optimization ;
; mda_genlock:mda_genlock|row_number~0               ; Modified ; Timing optimization ;
; sram:cga_sram|Add0~1                               ; Modified ; Timing optimization ;
; sram:cga_sram|Add1~0                               ; Modified ; Timing optimization ;
; sram:cga_sram|Add1~1                               ; Modified ; Timing optimization ;
; sram:cga_sram|Selector11~1                         ; Modified ; Timing optimization ;
; sram:cga_sram|SramAddress[0]~18                    ; Modified ; Timing optimization ;
; sram:cga_sram|SramAddress~27                       ; Deleted  ; Timing optimization ;
; sram:cga_sram|SramAdr[0]~0                         ; Modified ; Timing optimization ;
; sram:cga_sram|SramRoutine.SramRoutine_Idle~0       ; Modified ; Timing optimization ;
; sram:cga_sram|store_col~2                          ; Deleted  ; Timing optimization ;
; sram:cga_sram|store_col~3                          ; Modified ; Timing optimization ;
; sram:ega_sram|Add0~1                               ; Modified ; Timing optimization ;
; sram:ega_sram|Add1~0                               ; Modified ; Timing optimization ;
; sram:ega_sram|Add1~1                               ; Modified ; Timing optimization ;
; sram:ega_sram|Selector11~1                         ; Modified ; Timing optimization ;
; sram:ega_sram|SramAddress[0]~18                    ; Modified ; Timing optimization ;
; sram:ega_sram|SramAddress~27                       ; Deleted  ; Timing optimization ;
; sram:ega_sram|SramAdr[0]~0                         ; Modified ; Timing optimization ;
; sram:ega_sram|SramRoutine.SramRoutine_Idle~0       ; Modified ; Timing optimization ;
; sram:ega_sram|store_col~2                          ; Deleted  ; Timing optimization ;
; sram:ega_sram|store_col~3                          ; Modified ; Timing optimization ;
; sram:hgc_sram|Add0~1                               ; Modified ; Timing optimization ;
; sram:hgc_sram|Add1~0                               ; Modified ; Timing optimization ;
; sram:hgc_sram|Add1~1                               ; Modified ; Timing optimization ;
; sram:hgc_sram|Selector11~2                         ; Modified ; Timing optimization ;
; sram:hgc_sram|SramAddress[0]~15                    ; Modified ; Timing optimization ;
; sram:hgc_sram|SramAddress~24                       ; Deleted  ; Timing optimization ;
; sram:hgc_sram|SramAdr[0]~0                         ; Modified ; Timing optimization ;
; sram:hgc_sram|SramRoutine.SramRoutine_Idle~0       ; Modified ; Timing optimization ;
; sram:hgc_sram|store_col~19                         ; Deleted  ; Timing optimization ;
; sram:hgc_sram|store_col~29                         ; Modified ; Timing optimization ;
; sram:mda_sram|Add0~1                               ; Modified ; Timing optimization ;
; sram:mda_sram|Add1~0                               ; Modified ; Timing optimization ;
; sram:mda_sram|Add1~1                               ; Modified ; Timing optimization ;
; sram:mda_sram|Selector11~2                         ; Modified ; Timing optimization ;
; sram:mda_sram|SramAddress[0]~16                    ; Modified ; Timing optimization ;
; sram:mda_sram|SramAdr[0]~0                         ; Modified ; Timing optimization ;
; sram:mda_sram|store_col~2                          ; Modified ; Timing optimization ;
; sync_level:cga_sync_level|Add2~0                   ; Modified ; Timing optimization ;
; sync_level:cga_sync_level|Add2~1                   ; Modified ; Timing optimization ;
; sync_level:cga_sync_level|Add3~0                   ; Modified ; Timing optimization ;
; sync_level:cga_sync_level|Add3~1                   ; Modified ; Timing optimization ;
; sync_level:cga_sync_level|Add4~0                   ; Modified ; Timing optimization ;
; sync_level:cga_sync_level|Add4~1                   ; Modified ; Timing optimization ;
; sync_level:cga_sync_level|Add4~83                  ; Modified ; Timing optimization ;
; sync_level:cga_sync_level|Add5~0                   ; Modified ; Timing optimization ;
; sync_level:cga_sync_level|Add5~1                   ; Modified ; Timing optimization ;
; sync_level:cga_sync_level|Add5~83                  ; Modified ; Timing optimization ;
; sync_level:cga_sync_level|LessThan1~0              ; Modified ; Timing optimization ;
; sync_level:cga_sync_level|LessThan2~0              ; Modified ; Timing optimization ;
; sync_level:cga_sync_level|peak_hi~27               ; Modified ; Timing optimization ;
; sync_level:cga_sync_level|peak_lo~27               ; Modified ; Timing optimization ;
; sync_level:cga_sync_level|peak~31                  ; Modified ; Timing optimization ;
; sync_level:cga_sync_level|peak~44                  ; Modified ; Timing optimization ;
; sync_level:ega_sync_level|Add2~0                   ; Modified ; Timing optimization ;
; sync_level:ega_sync_level|Add3~0                   ; Modified ; Timing optimization ;
; sync_level:ega_sync_level|Add3~1                   ; Modified ; Timing optimization ;
; sync_level:ega_sync_level|Add4~0                   ; Modified ; Timing optimization ;
; sync_level:ega_sync_level|Add4~1                   ; Modified ; Timing optimization ;
; sync_level:ega_sync_level|Add4~83                  ; Modified ; Timing optimization ;
; sync_level:ega_sync_level|Add5~0                   ; Modified ; Timing optimization ;
; sync_level:ega_sync_level|Add5~1                   ; Modified ; Timing optimization ;
; sync_level:ega_sync_level|Add5~83                  ; Modified ; Timing optimization ;
; sync_level:ega_sync_level|LessThan1~0              ; Modified ; Timing optimization ;
; sync_level:ega_sync_level|LessThan1~4              ; Deleted  ; Timing optimization ;
; sync_level:ega_sync_level|LessThan1~5              ; Modified ; Timing optimization ;
; sync_level:ega_sync_level|LessThan1~5_RESYN0_BDD1  ; Created  ; Timing optimization ;
; sync_level:ega_sync_level|LessThan2~0              ; Deleted  ; Timing optimization ;
; sync_level:ega_sync_level|LessThan2~1              ; Deleted  ; Timing optimization ;
; sync_level:ega_sync_level|LessThan2~2              ; Modified ; Timing optimization ;
; sync_level:ega_sync_level|LessThan2~2_RESYN2_BDD3  ; Created  ; Timing optimization ;
; sync_level:ega_sync_level|LessThan2~2_RESYN4_BDD5  ; Created  ; Timing optimization ;
; sync_level:ega_sync_level|hcount~18                ; Modified ; Timing optimization ;
; sync_level:ega_sync_level|hcount~18_RESYN14_BDD15  ; Created  ; Timing optimization ;
; sync_level:ega_sync_level|peak_hi~27               ; Modified ; Timing optimization ;
; sync_level:ega_sync_level|peak_lo~27               ; Modified ; Timing optimization ;
; sync_level:ega_sync_level|peak~8                   ; Modified ; Timing optimization ;
; sync_level:ega_sync_level|peak~9                   ; Modified ; Timing optimization ;
; sync_level:ega_sync_level|peak~9_RESYN16_BDD17     ; Created  ; Timing optimization ;
; sync_level:ega_sync_level|peak~9_RESYN18_BDD19     ; Created  ; Timing optimization ;
; sync_level:ega_sync_level|peak~22                  ; Modified ; Timing optimization ;
; sync_level:hgc_sync_level|Add1~0                   ; Modified ; Timing optimization ;
; sync_level:hgc_sync_level|Add1~1                   ; Modified ; Timing optimization ;
; sync_level:hgc_sync_level|LessThan1~0              ; Modified ; Timing optimization ;
; sync_level:hgc_sync_level|peak~7                   ; Modified ; Timing optimization ;
; sync_level:mda_sync_level|Add1~0                   ; Modified ; Timing optimization ;
; sync_level:mda_sync_level|Add1~1                   ; Modified ; Timing optimization ;
; sync_level:mda_sync_level|LessThan1~3              ; Modified ; Timing optimization ;
; sync_level:mda_sync_level|peak~7                   ; Modified ; Timing optimization ;
; vga_video:cga_vga_video|Add1~1                     ; Modified ; Timing optimization ;
; vga_video:cga_vga_video|Add2~1                     ; Modified ; Timing optimization ;
; vga_video:cga_vga_video|Add2~29                    ; Modified ; Timing optimization ;
; vga_video:cga_vga_video|hcount~2                   ; Modified ; Timing optimization ;
; vga_video:ega_vga_video|Add2~1                     ; Modified ; Timing optimization ;
; vga_video:ega_vga_video|Add2~29                    ; Modified ; Timing optimization ;
; vga_video:ega_vga_video|Add3~1                     ; Modified ; Timing optimization ;
; vga_video:ega_vga_video|row_number[0]~1            ; Modified ; Timing optimization ;
; vga_video:hgc_vga_video|Add1~1                     ; Modified ; Timing optimization ;
; vga_video:hgc_vga_video|Add2~1                     ; Modified ; Timing optimization ;
; vga_video:hgc_vga_video|Add2~29                    ; Modified ; Timing optimization ;
; vga_video:hgc_vga_video|Add3~1                     ; Modified ; Timing optimization ;
; vga_video:hgc_vga_video|hcount~3                   ; Modified ; Timing optimization ;
; vga_video:hgc_vga_video|row_number[0]~1            ; Modified ; Timing optimization ;
; vga_video:mda_vga_video|Add1~1                     ; Modified ; Timing optimization ;
; vga_video:mda_vga_video|Add2~1                     ; Modified ; Timing optimization ;
; vga_video:mda_vga_video|Add2~29                    ; Modified ; Timing optimization ;
; vga_video:mda_vga_video|Add3~1                     ; Modified ; Timing optimization ;
; vga_video:mda_vga_video|hcount~3                   ; Modified ; Timing optimization ;
; vga_video:mda_vga_video|row_number[0]~1            ; Modified ; Timing optimization ;
+----------------------------------------------------+----------+---------------------+


+---------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                              ;
+---------------------------------+----------------------------------+------+
; Register Name                   ; Megafunction                     ; Type ;
+---------------------------------+----------------------------------+------+
; dual_ram_in:ega_ram_in|q[8..15] ; dual_ram_in:ega_ram_in|ram_rtl_0 ; RAM  ;
; dual_ram_in:cga_ram_in|q[8..15] ; dual_ram_in:cga_ram_in|ram_rtl_0 ; RAM  ;
; dual_ram_in:hgc_ram_in|q[8..15] ; dual_ram_in:hgc_ram_in|ram_rtl_0 ; RAM  ;
; dual_ram_in:mda_ram_in|q[8..15] ; dual_ram_in:mda_ram_in|ram_rtl_0 ; RAM  ;
+---------------------------------+----------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |schematic|sram:mda_sram|rd_ack                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |schematic|sram:hgc_sram|rd_ack                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |schematic|sram:cga_sram|wren                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |schematic|sram:ega_sram|rd_ack                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |schematic|sync_level:ega_sync_level|no_video           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |schematic|mda_genlock:mda_genlock|row_number[9]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |schematic|vga_video:mda_vga_video|vcount[10]           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |schematic|hgc_genlock:hgc_genlock|row_number[1]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |schematic|vga_video:hgc_vga_video|vcount[1]            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |schematic|cga_genlock:cga_genlock|row_number[9]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |schematic|vga_video:cga_vga_video|vcount[2]            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |schematic|ega_genlock:ega_genlock|row_number[5]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |schematic|vga_video:ega_vga_video|vcount[10]           ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |schematic|mda_genlock:mda_genlock|vcount[9]            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |schematic|hgc_genlock:hgc_genlock|vcount[3]            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |schematic|ega_genlock:ega_genlock|vcount[6]            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |schematic|cga_genlock:cga_genlock|vcount[10]           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |schematic|mda_genlock:mda_genlock|col_number[4]        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |schematic|hgc_genlock:hgc_genlock|col_number[4]        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |schematic|cga_genlock:cga_genlock|col_number[6]        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |schematic|ega_genlock:ega_genlock|col_number[7]        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |schematic|ega_genlock:ega_genlock|adj_y[4]             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |schematic|cga_genlock:cga_genlock|adj_y[3]             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |schematic|hgc_genlock:hgc_genlock|adj_y[3]             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |schematic|mda_genlock:mda_genlock|adj_y[3]             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |schematic|mda_genlock:mda_genlock|adj_x[4]             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |schematic|hgc_genlock:hgc_genlock|adj_x[0]             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |schematic|cga_genlock:cga_genlock|adj_x[0]             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |schematic|ega_genlock:ega_genlock|adj_x[1]             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |schematic|ega_genlock:ega_genlock|\process_17:i[0]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |schematic|ega_genlock:ega_genlock|\process_18:i[2]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |schematic|ega_genlock:ega_genlock|\process_16:i[2]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |schematic|ega_genlock:ega_genlock|\process_15:i[3]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |schematic|ega_genlock:ega_genlock|i[0]                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |schematic|cga_genlock:cga_genlock|\process_17:i[1]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |schematic|cga_genlock:cga_genlock|\process_16:i[0]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |schematic|cga_genlock:cga_genlock|\process_15:i[1]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |schematic|cga_genlock:cga_genlock|i[2]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |schematic|sync_level:mda_sync_level|hcount[2]          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |schematic|sync_level:cga_sync_level|hcount[9]          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |schematic|sync_level:ega_sync_level|hcount[0]          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |schematic|sync_level:hgc_sync_level|hcount[2]          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |schematic|sync_level:ega_sync_level|\process_3:peak[0] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |schematic|sync_level:cga_sync_level|\process_3:peak[1] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |schematic|vga_video:ega_vga_video|row_number[6]        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |schematic|vga_video:ega_vga_video|row_number[1]        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |schematic|vga_video:cga_vga_video|row_number[9]        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |schematic|vga_video:cga_vga_video|row_number[4]        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |schematic|vga_video:hgc_vga_video|row_number[9]        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |schematic|vga_video:hgc_vga_video|row_number[0]        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |schematic|vga_video:mda_vga_video|row_number[7]        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |schematic|vga_video:mda_vga_video|row_number[3]        ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |schematic|mda_genlock:mda_genlock|peak[13]             ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |schematic|cga_genlock:cga_genlock|peak[8]              ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |schematic|hgc_genlock:hgc_genlock|peak[1]              ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |schematic|ega_genlock:ega_genlock|\process_3:peak[0]   ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |schematic|ega_genlock:ega_genlock|\process_4:peak[10]  ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |schematic|cga_genlock:cga_genlock|\process_3:peak[15]  ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |schematic|cga_genlock:cga_genlock|\process_4:peak[14]  ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |schematic|hgc_genlock:hgc_genlock|\process_3:peak[7]   ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |schematic|hgc_genlock:hgc_genlock|\process_4:peak[16]  ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |schematic|mda_genlock:mda_genlock|\process_3:peak[7]   ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |schematic|mda_genlock:mda_genlock|\process_4:peak[7]   ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |schematic|mda_genlock:mda_genlock|\process_1:peak[7]   ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |schematic|mda_genlock:mda_genlock|\process_2:peak[7]   ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |schematic|hgc_genlock:hgc_genlock|\process_1:peak[7]   ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |schematic|hgc_genlock:hgc_genlock|\process_2:peak[7]   ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |schematic|cga_genlock:cga_genlock|\process_1:peak[16]  ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |schematic|cga_genlock:cga_genlock|\process_2:peak[7]   ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |schematic|ega_genlock:ega_genlock|\process_1:peak[7]   ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |schematic|ega_genlock:ega_genlock|\process_2:peak[7]   ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |schematic|ega_genlock:ega_genlock|peak[11]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |schematic|sync_level:mda_sync_level|peak[14]           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |schematic|sync_level:cga_sync_level|peak[15]           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |schematic|sync_level:hgc_sync_level|peak[13]           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |schematic|sync_level:ega_sync_level|peak[11]           ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |schematic|hgc_genlock:hgc_genlock|hcount[0]            ;
; 7:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |schematic|sram:ega_sram|SramAddress[4]                 ;
; 7:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |schematic|sram:ega_sram|SramAddress[16]                ;
; 7:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |schematic|sram:cga_sram|SramAddress[1]                 ;
; 7:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |schematic|sram:cga_sram|SramAddress[13]                ;
; 7:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |schematic|sram:hgc_sram|SramAddress[5]                 ;
; 7:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |schematic|sram:hgc_sram|SramAddress[17]                ;
; 7:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |schematic|sram:mda_sram|SramAddress[8]                 ;
; 7:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |schematic|sram:mda_sram|SramAddress[16]                ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |schematic|sram:mda_sram|SramAdr[0]                     ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |schematic|sram:hgc_sram|SramAdr[15]                    ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |schematic|sram:cga_sram|SramAdr[17]                    ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |schematic|sram:ega_sram|SramAdr[14]                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |schematic|ega_genlock:ega_genlock|adj_y[3]             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |schematic|mda_genlock:mda_genlock|adj_x[2]             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |schematic|vga_video:mda_vga_video|blue_pixel           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |schematic|vga_video:mda_vga_video|red_pixel            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |schematic|vga_video:hgc_vga_video|blue_pixel           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |schematic|vga_video:hgc_vga_video|red_pixel            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |schematic|sram:mda_sram|store_col                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |schematic|sram:hgc_sram|store_col                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |schematic|sram:cga_sram|store_col                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |schematic|sram:ega_sram|store_col                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |schematic|vga_video:mda_vga_video|col_number           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |schematic|vga_video:mda_vga_video|col_number           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |schematic|vga_video:hgc_vga_video|col_number           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |schematic|vga_video:hgc_vga_video|col_number           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |schematic|vga_video:cga_vga_video|col_number           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |schematic|vga_video:cga_vga_video|col_number           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |schematic|vga_video:ega_vga_video|col_number           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |schematic|vga_video:ega_vga_video|col_number           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |schematic|vga_video:hgc_vga_video|green_pixel          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |schematic|sram:mda_sram|Selector74                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |schematic|sram:hgc_sram|Selector74                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |schematic|sram:cga_sram|Selector74                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |schematic|sram:ega_sram|Selector74                     ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |schematic|sram:mda_sram|Selector31                     ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |schematic|sram:hgc_sram|Selector32                     ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |schematic|sram:cga_sram|Selector31                     ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |schematic|sram:ega_sram|Selector30                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for dual_ram_out:hgc_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for dual_ram_out:cga_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for dual_ram_in:ega_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for dual_ram_in:ega_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for dual_ram_in:cga_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for dual_ram_in:cga_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for dual_ram_in:hgc_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for dual_ram_in:hgc_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for dual_ram_in:mda_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for dual_ram_in:mda_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram:ega_sram ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; row_width      ; 380   ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll2:pll2|altpll:altpll_component ;
+-------------------------------+------------------------+-----------------------+
; Parameter Name                ; Value                  ; Type                  ;
+-------------------------------+------------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped               ;
; PLL_TYPE                      ; AUTO                   ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll2 ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped               ;
; SCAN_CHAIN                    ; LONG                   ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                  ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped               ;
; LOCK_HIGH                     ; 1                      ; Untyped               ;
; LOCK_LOW                      ; 1                      ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped               ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped               ;
; SKIP_VCO                      ; OFF                    ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped               ;
; BANDWIDTH                     ; 0                      ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped               ;
; DOWN_SPREAD                   ; 0                      ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 227                    ; Signed Integer        ;
; CLK1_MULTIPLY_BY              ; 63                     ; Signed Integer        ;
; CLK0_MULTIPLY_BY              ; 126                    ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped               ;
; CLK2_DIVIDE_BY                ; 99                     ; Signed Integer        ;
; CLK1_DIVIDE_BY                ; 125                    ; Signed Integer        ;
; CLK0_DIVIDE_BY                ; 55                     ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                     ; Signed Integer        ;
; CLK1_DUTY_CYCLE               ; 50                     ; Signed Integer        ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped               ;
; DPA_DIVIDER                   ; 0                      ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped               ;
; VCO_MIN                       ; 0                      ; Untyped               ;
; VCO_MAX                       ; 0                      ; Untyped               ;
; VCO_CENTER                    ; 0                      ; Untyped               ;
; PFD_MIN                       ; 0                      ; Untyped               ;
; PFD_MAX                       ; 0                      ; Untyped               ;
; M_INITIAL                     ; 0                      ; Untyped               ;
; M                             ; 0                      ; Untyped               ;
; N                             ; 1                      ; Untyped               ;
; M2                            ; 1                      ; Untyped               ;
; N2                            ; 1                      ; Untyped               ;
; SS                            ; 1                      ; Untyped               ;
; C0_HIGH                       ; 0                      ; Untyped               ;
; C1_HIGH                       ; 0                      ; Untyped               ;
; C2_HIGH                       ; 0                      ; Untyped               ;
; C3_HIGH                       ; 0                      ; Untyped               ;
; C4_HIGH                       ; 0                      ; Untyped               ;
; C5_HIGH                       ; 0                      ; Untyped               ;
; C6_HIGH                       ; 0                      ; Untyped               ;
; C7_HIGH                       ; 0                      ; Untyped               ;
; C8_HIGH                       ; 0                      ; Untyped               ;
; C9_HIGH                       ; 0                      ; Untyped               ;
; C0_LOW                        ; 0                      ; Untyped               ;
; C1_LOW                        ; 0                      ; Untyped               ;
; C2_LOW                        ; 0                      ; Untyped               ;
; C3_LOW                        ; 0                      ; Untyped               ;
; C4_LOW                        ; 0                      ; Untyped               ;
; C5_LOW                        ; 0                      ; Untyped               ;
; C6_LOW                        ; 0                      ; Untyped               ;
; C7_LOW                        ; 0                      ; Untyped               ;
; C8_LOW                        ; 0                      ; Untyped               ;
; C9_LOW                        ; 0                      ; Untyped               ;
; C0_INITIAL                    ; 0                      ; Untyped               ;
; C1_INITIAL                    ; 0                      ; Untyped               ;
; C2_INITIAL                    ; 0                      ; Untyped               ;
; C3_INITIAL                    ; 0                      ; Untyped               ;
; C4_INITIAL                    ; 0                      ; Untyped               ;
; C5_INITIAL                    ; 0                      ; Untyped               ;
; C6_INITIAL                    ; 0                      ; Untyped               ;
; C7_INITIAL                    ; 0                      ; Untyped               ;
; C8_INITIAL                    ; 0                      ; Untyped               ;
; C9_INITIAL                    ; 0                      ; Untyped               ;
; C0_MODE                       ; BYPASS                 ; Untyped               ;
; C1_MODE                       ; BYPASS                 ; Untyped               ;
; C2_MODE                       ; BYPASS                 ; Untyped               ;
; C3_MODE                       ; BYPASS                 ; Untyped               ;
; C4_MODE                       ; BYPASS                 ; Untyped               ;
; C5_MODE                       ; BYPASS                 ; Untyped               ;
; C6_MODE                       ; BYPASS                 ; Untyped               ;
; C7_MODE                       ; BYPASS                 ; Untyped               ;
; C8_MODE                       ; BYPASS                 ; Untyped               ;
; C9_MODE                       ; BYPASS                 ; Untyped               ;
; C0_PH                         ; 0                      ; Untyped               ;
; C1_PH                         ; 0                      ; Untyped               ;
; C2_PH                         ; 0                      ; Untyped               ;
; C3_PH                         ; 0                      ; Untyped               ;
; C4_PH                         ; 0                      ; Untyped               ;
; C5_PH                         ; 0                      ; Untyped               ;
; C6_PH                         ; 0                      ; Untyped               ;
; C7_PH                         ; 0                      ; Untyped               ;
; C8_PH                         ; 0                      ; Untyped               ;
; C9_PH                         ; 0                      ; Untyped               ;
; L0_HIGH                       ; 1                      ; Untyped               ;
; L1_HIGH                       ; 1                      ; Untyped               ;
; G0_HIGH                       ; 1                      ; Untyped               ;
; G1_HIGH                       ; 1                      ; Untyped               ;
; G2_HIGH                       ; 1                      ; Untyped               ;
; G3_HIGH                       ; 1                      ; Untyped               ;
; E0_HIGH                       ; 1                      ; Untyped               ;
; E1_HIGH                       ; 1                      ; Untyped               ;
; E2_HIGH                       ; 1                      ; Untyped               ;
; E3_HIGH                       ; 1                      ; Untyped               ;
; L0_LOW                        ; 1                      ; Untyped               ;
; L1_LOW                        ; 1                      ; Untyped               ;
; G0_LOW                        ; 1                      ; Untyped               ;
; G1_LOW                        ; 1                      ; Untyped               ;
; G2_LOW                        ; 1                      ; Untyped               ;
; G3_LOW                        ; 1                      ; Untyped               ;
; E0_LOW                        ; 1                      ; Untyped               ;
; E1_LOW                        ; 1                      ; Untyped               ;
; E2_LOW                        ; 1                      ; Untyped               ;
; E3_LOW                        ; 1                      ; Untyped               ;
; L0_INITIAL                    ; 1                      ; Untyped               ;
; L1_INITIAL                    ; 1                      ; Untyped               ;
; G0_INITIAL                    ; 1                      ; Untyped               ;
; G1_INITIAL                    ; 1                      ; Untyped               ;
; G2_INITIAL                    ; 1                      ; Untyped               ;
; G3_INITIAL                    ; 1                      ; Untyped               ;
; E0_INITIAL                    ; 1                      ; Untyped               ;
; E1_INITIAL                    ; 1                      ; Untyped               ;
; E2_INITIAL                    ; 1                      ; Untyped               ;
; E3_INITIAL                    ; 1                      ; Untyped               ;
; L0_MODE                       ; BYPASS                 ; Untyped               ;
; L1_MODE                       ; BYPASS                 ; Untyped               ;
; G0_MODE                       ; BYPASS                 ; Untyped               ;
; G1_MODE                       ; BYPASS                 ; Untyped               ;
; G2_MODE                       ; BYPASS                 ; Untyped               ;
; G3_MODE                       ; BYPASS                 ; Untyped               ;
; E0_MODE                       ; BYPASS                 ; Untyped               ;
; E1_MODE                       ; BYPASS                 ; Untyped               ;
; E2_MODE                       ; BYPASS                 ; Untyped               ;
; E3_MODE                       ; BYPASS                 ; Untyped               ;
; L0_PH                         ; 0                      ; Untyped               ;
; L1_PH                         ; 0                      ; Untyped               ;
; G0_PH                         ; 0                      ; Untyped               ;
; G1_PH                         ; 0                      ; Untyped               ;
; G2_PH                         ; 0                      ; Untyped               ;
; G3_PH                         ; 0                      ; Untyped               ;
; E0_PH                         ; 0                      ; Untyped               ;
; E1_PH                         ; 0                      ; Untyped               ;
; E2_PH                         ; 0                      ; Untyped               ;
; E3_PH                         ; 0                      ; Untyped               ;
; M_PH                          ; 0                      ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped               ;
; CLK0_COUNTER                  ; G0                     ; Untyped               ;
; CLK1_COUNTER                  ; G0                     ; Untyped               ;
; CLK2_COUNTER                  ; G0                     ; Untyped               ;
; CLK3_COUNTER                  ; G0                     ; Untyped               ;
; CLK4_COUNTER                  ; G0                     ; Untyped               ;
; CLK5_COUNTER                  ; G0                     ; Untyped               ;
; CLK6_COUNTER                  ; E0                     ; Untyped               ;
; CLK7_COUNTER                  ; E1                     ; Untyped               ;
; CLK8_COUNTER                  ; E2                     ; Untyped               ;
; CLK9_COUNTER                  ; E3                     ; Untyped               ;
; L0_TIME_DELAY                 ; 0                      ; Untyped               ;
; L1_TIME_DELAY                 ; 0                      ; Untyped               ;
; G0_TIME_DELAY                 ; 0                      ; Untyped               ;
; G1_TIME_DELAY                 ; 0                      ; Untyped               ;
; G2_TIME_DELAY                 ; 0                      ; Untyped               ;
; G3_TIME_DELAY                 ; 0                      ; Untyped               ;
; E0_TIME_DELAY                 ; 0                      ; Untyped               ;
; E1_TIME_DELAY                 ; 0                      ; Untyped               ;
; E2_TIME_DELAY                 ; 0                      ; Untyped               ;
; E3_TIME_DELAY                 ; 0                      ; Untyped               ;
; M_TIME_DELAY                  ; 0                      ; Untyped               ;
; N_TIME_DELAY                  ; 0                      ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped               ;
; ENABLE0_COUNTER               ; L0                     ; Untyped               ;
; ENABLE1_COUNTER               ; L0                     ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped               ;
; LOOP_FILTER_C                 ; 5                      ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped               ;
; VCO_POST_SCALE                ; 0                      ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E           ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK0                     ; PORT_USED              ; Untyped               ;
; PORT_CLK1                     ; PORT_USED              ; Untyped               ;
; PORT_CLK2                     ; PORT_USED              ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped               ;
; PORT_ARESET                   ; PORT_UNUSED            ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_LOCKED                   ; PORT_UNUSED            ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped               ;
; M_TEST_SOURCE                 ; 5                      ; Untyped               ;
; C0_TEST_SOURCE                ; 5                      ; Untyped               ;
; C1_TEST_SOURCE                ; 5                      ; Untyped               ;
; C2_TEST_SOURCE                ; 5                      ; Untyped               ;
; C3_TEST_SOURCE                ; 5                      ; Untyped               ;
; C4_TEST_SOURCE                ; 5                      ; Untyped               ;
; C5_TEST_SOURCE                ; 5                      ; Untyped               ;
; C6_TEST_SOURCE                ; 5                      ; Untyped               ;
; C7_TEST_SOURCE                ; 5                      ; Untyped               ;
; C8_TEST_SOURCE                ; 5                      ; Untyped               ;
; C9_TEST_SOURCE                ; 5                      ; Untyped               ;
; CBXI_PARAMETER                ; pll2_altpll            ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped               ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped               ;
; DEVICE_FAMILY                 ; Cyclone IV E           ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE        ;
+-------------------------------+------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sync_level:ega_sync_level ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; vsync_level    ; '0'   ; Enumerated                                    ;
; hsync_level    ; '1'   ; Enumerated                                    ;
; double_scan    ; '0'   ; Enumerated                                    ;
; hsync_ticks    ; 132   ; Signed Integer                                ;
; vsync_ticks    ; 6400  ; Signed Integer                                ;
; default        ; '0'   ; Enumerated                                    ;
; min_row        ; 640   ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll1:pll1|altpll:altpll_component ;
+-------------------------------+------------------------+-----------------------+
; Parameter Name                ; Value                  ; Type                  ;
+-------------------------------+------------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped               ;
; PLL_TYPE                      ; AUTO                   ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll1 ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped               ;
; SCAN_CHAIN                    ; LONG                   ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                  ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped               ;
; LOCK_HIGH                     ; 1                      ; Untyped               ;
; LOCK_LOW                      ; 1                      ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped               ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped               ;
; SKIP_VCO                      ; OFF                    ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped               ;
; BANDWIDTH                     ; 0                      ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped               ;
; DOWN_SPREAD                   ; 0                      ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 1                      ; Signed Integer        ;
; CLK1_MULTIPLY_BY              ; 13                     ; Signed Integer        ;
; CLK0_MULTIPLY_BY              ; 16257                  ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped               ;
; CLK2_DIVIDE_BY                ; 1                      ; Signed Integer        ;
; CLK1_DIVIDE_BY                ; 23                     ; Signed Integer        ;
; CLK0_DIVIDE_BY                ; 6250                   ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                     ; Signed Integer        ;
; CLK1_DUTY_CYCLE               ; 50                     ; Signed Integer        ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped               ;
; DPA_DIVIDER                   ; 0                      ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped               ;
; VCO_MIN                       ; 0                      ; Untyped               ;
; VCO_MAX                       ; 0                      ; Untyped               ;
; VCO_CENTER                    ; 0                      ; Untyped               ;
; PFD_MIN                       ; 0                      ; Untyped               ;
; PFD_MAX                       ; 0                      ; Untyped               ;
; M_INITIAL                     ; 0                      ; Untyped               ;
; M                             ; 0                      ; Untyped               ;
; N                             ; 1                      ; Untyped               ;
; M2                            ; 1                      ; Untyped               ;
; N2                            ; 1                      ; Untyped               ;
; SS                            ; 1                      ; Untyped               ;
; C0_HIGH                       ; 0                      ; Untyped               ;
; C1_HIGH                       ; 0                      ; Untyped               ;
; C2_HIGH                       ; 0                      ; Untyped               ;
; C3_HIGH                       ; 0                      ; Untyped               ;
; C4_HIGH                       ; 0                      ; Untyped               ;
; C5_HIGH                       ; 0                      ; Untyped               ;
; C6_HIGH                       ; 0                      ; Untyped               ;
; C7_HIGH                       ; 0                      ; Untyped               ;
; C8_HIGH                       ; 0                      ; Untyped               ;
; C9_HIGH                       ; 0                      ; Untyped               ;
; C0_LOW                        ; 0                      ; Untyped               ;
; C1_LOW                        ; 0                      ; Untyped               ;
; C2_LOW                        ; 0                      ; Untyped               ;
; C3_LOW                        ; 0                      ; Untyped               ;
; C4_LOW                        ; 0                      ; Untyped               ;
; C5_LOW                        ; 0                      ; Untyped               ;
; C6_LOW                        ; 0                      ; Untyped               ;
; C7_LOW                        ; 0                      ; Untyped               ;
; C8_LOW                        ; 0                      ; Untyped               ;
; C9_LOW                        ; 0                      ; Untyped               ;
; C0_INITIAL                    ; 0                      ; Untyped               ;
; C1_INITIAL                    ; 0                      ; Untyped               ;
; C2_INITIAL                    ; 0                      ; Untyped               ;
; C3_INITIAL                    ; 0                      ; Untyped               ;
; C4_INITIAL                    ; 0                      ; Untyped               ;
; C5_INITIAL                    ; 0                      ; Untyped               ;
; C6_INITIAL                    ; 0                      ; Untyped               ;
; C7_INITIAL                    ; 0                      ; Untyped               ;
; C8_INITIAL                    ; 0                      ; Untyped               ;
; C9_INITIAL                    ; 0                      ; Untyped               ;
; C0_MODE                       ; BYPASS                 ; Untyped               ;
; C1_MODE                       ; BYPASS                 ; Untyped               ;
; C2_MODE                       ; BYPASS                 ; Untyped               ;
; C3_MODE                       ; BYPASS                 ; Untyped               ;
; C4_MODE                       ; BYPASS                 ; Untyped               ;
; C5_MODE                       ; BYPASS                 ; Untyped               ;
; C6_MODE                       ; BYPASS                 ; Untyped               ;
; C7_MODE                       ; BYPASS                 ; Untyped               ;
; C8_MODE                       ; BYPASS                 ; Untyped               ;
; C9_MODE                       ; BYPASS                 ; Untyped               ;
; C0_PH                         ; 0                      ; Untyped               ;
; C1_PH                         ; 0                      ; Untyped               ;
; C2_PH                         ; 0                      ; Untyped               ;
; C3_PH                         ; 0                      ; Untyped               ;
; C4_PH                         ; 0                      ; Untyped               ;
; C5_PH                         ; 0                      ; Untyped               ;
; C6_PH                         ; 0                      ; Untyped               ;
; C7_PH                         ; 0                      ; Untyped               ;
; C8_PH                         ; 0                      ; Untyped               ;
; C9_PH                         ; 0                      ; Untyped               ;
; L0_HIGH                       ; 1                      ; Untyped               ;
; L1_HIGH                       ; 1                      ; Untyped               ;
; G0_HIGH                       ; 1                      ; Untyped               ;
; G1_HIGH                       ; 1                      ; Untyped               ;
; G2_HIGH                       ; 1                      ; Untyped               ;
; G3_HIGH                       ; 1                      ; Untyped               ;
; E0_HIGH                       ; 1                      ; Untyped               ;
; E1_HIGH                       ; 1                      ; Untyped               ;
; E2_HIGH                       ; 1                      ; Untyped               ;
; E3_HIGH                       ; 1                      ; Untyped               ;
; L0_LOW                        ; 1                      ; Untyped               ;
; L1_LOW                        ; 1                      ; Untyped               ;
; G0_LOW                        ; 1                      ; Untyped               ;
; G1_LOW                        ; 1                      ; Untyped               ;
; G2_LOW                        ; 1                      ; Untyped               ;
; G3_LOW                        ; 1                      ; Untyped               ;
; E0_LOW                        ; 1                      ; Untyped               ;
; E1_LOW                        ; 1                      ; Untyped               ;
; E2_LOW                        ; 1                      ; Untyped               ;
; E3_LOW                        ; 1                      ; Untyped               ;
; L0_INITIAL                    ; 1                      ; Untyped               ;
; L1_INITIAL                    ; 1                      ; Untyped               ;
; G0_INITIAL                    ; 1                      ; Untyped               ;
; G1_INITIAL                    ; 1                      ; Untyped               ;
; G2_INITIAL                    ; 1                      ; Untyped               ;
; G3_INITIAL                    ; 1                      ; Untyped               ;
; E0_INITIAL                    ; 1                      ; Untyped               ;
; E1_INITIAL                    ; 1                      ; Untyped               ;
; E2_INITIAL                    ; 1                      ; Untyped               ;
; E3_INITIAL                    ; 1                      ; Untyped               ;
; L0_MODE                       ; BYPASS                 ; Untyped               ;
; L1_MODE                       ; BYPASS                 ; Untyped               ;
; G0_MODE                       ; BYPASS                 ; Untyped               ;
; G1_MODE                       ; BYPASS                 ; Untyped               ;
; G2_MODE                       ; BYPASS                 ; Untyped               ;
; G3_MODE                       ; BYPASS                 ; Untyped               ;
; E0_MODE                       ; BYPASS                 ; Untyped               ;
; E1_MODE                       ; BYPASS                 ; Untyped               ;
; E2_MODE                       ; BYPASS                 ; Untyped               ;
; E3_MODE                       ; BYPASS                 ; Untyped               ;
; L0_PH                         ; 0                      ; Untyped               ;
; L1_PH                         ; 0                      ; Untyped               ;
; G0_PH                         ; 0                      ; Untyped               ;
; G1_PH                         ; 0                      ; Untyped               ;
; G2_PH                         ; 0                      ; Untyped               ;
; G3_PH                         ; 0                      ; Untyped               ;
; E0_PH                         ; 0                      ; Untyped               ;
; E1_PH                         ; 0                      ; Untyped               ;
; E2_PH                         ; 0                      ; Untyped               ;
; E3_PH                         ; 0                      ; Untyped               ;
; M_PH                          ; 0                      ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped               ;
; CLK0_COUNTER                  ; G0                     ; Untyped               ;
; CLK1_COUNTER                  ; G0                     ; Untyped               ;
; CLK2_COUNTER                  ; G0                     ; Untyped               ;
; CLK3_COUNTER                  ; G0                     ; Untyped               ;
; CLK4_COUNTER                  ; G0                     ; Untyped               ;
; CLK5_COUNTER                  ; G0                     ; Untyped               ;
; CLK6_COUNTER                  ; E0                     ; Untyped               ;
; CLK7_COUNTER                  ; E1                     ; Untyped               ;
; CLK8_COUNTER                  ; E2                     ; Untyped               ;
; CLK9_COUNTER                  ; E3                     ; Untyped               ;
; L0_TIME_DELAY                 ; 0                      ; Untyped               ;
; L1_TIME_DELAY                 ; 0                      ; Untyped               ;
; G0_TIME_DELAY                 ; 0                      ; Untyped               ;
; G1_TIME_DELAY                 ; 0                      ; Untyped               ;
; G2_TIME_DELAY                 ; 0                      ; Untyped               ;
; G3_TIME_DELAY                 ; 0                      ; Untyped               ;
; E0_TIME_DELAY                 ; 0                      ; Untyped               ;
; E1_TIME_DELAY                 ; 0                      ; Untyped               ;
; E2_TIME_DELAY                 ; 0                      ; Untyped               ;
; E3_TIME_DELAY                 ; 0                      ; Untyped               ;
; M_TIME_DELAY                  ; 0                      ; Untyped               ;
; N_TIME_DELAY                  ; 0                      ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped               ;
; ENABLE0_COUNTER               ; L0                     ; Untyped               ;
; ENABLE1_COUNTER               ; L0                     ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped               ;
; LOOP_FILTER_C                 ; 5                      ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped               ;
; VCO_POST_SCALE                ; 0                      ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E           ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK0                     ; PORT_USED              ; Untyped               ;
; PORT_CLK1                     ; PORT_USED              ; Untyped               ;
; PORT_CLK2                     ; PORT_USED              ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped               ;
; PORT_ARESET                   ; PORT_UNUSED            ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_LOCKED                   ; PORT_UNUSED            ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped               ;
; M_TEST_SOURCE                 ; 5                      ; Untyped               ;
; C0_TEST_SOURCE                ; 5                      ; Untyped               ;
; C1_TEST_SOURCE                ; 5                      ; Untyped               ;
; C2_TEST_SOURCE                ; 5                      ; Untyped               ;
; C3_TEST_SOURCE                ; 5                      ; Untyped               ;
; C4_TEST_SOURCE                ; 5                      ; Untyped               ;
; C5_TEST_SOURCE                ; 5                      ; Untyped               ;
; C6_TEST_SOURCE                ; 5                      ; Untyped               ;
; C7_TEST_SOURCE                ; 5                      ; Untyped               ;
; C8_TEST_SOURCE                ; 5                      ; Untyped               ;
; C9_TEST_SOURCE                ; 5                      ; Untyped               ;
; CBXI_PARAMETER                ; pll1_altpll            ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped               ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped               ;
; DEVICE_FAMILY                 ; Cyclone IV E           ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE        ;
+-------------------------------+------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_video:ega_vga_video ;
+-------------------+-------+------------------------------------------+
; Parameter Name    ; Value ; Type                                     ;
+-------------------+-------+------------------------------------------+
; hor_active_video  ; 648   ; Signed Integer                           ;
; hor_front_porch   ; 14    ; Signed Integer                           ;
; hor_sync_pulse    ; 96    ; Signed Integer                           ;
; hor_back_porch    ; 43    ; Signed Integer                           ;
; vert_active_video ; 351   ; Signed Integer                           ;
; vert_front_porch  ; 37    ; Signed Integer                           ;
; vert_sync_pulse   ; 2     ; Signed Integer                           ;
; vert_back_porch   ; 60    ; Signed Integer                           ;
; hsync_level       ; '1'   ; Enumerated                               ;
; vsync_level       ; '0'   ; Enumerated                               ;
; mono              ; '0'   ; Enumerated                               ;
; scale_mode        ; 0     ; Signed Integer                           ;
+-------------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ega_genlock:ega_genlock ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; porch          ; 14    ; Signed Integer                              ;
; border         ; 0     ; Signed Integer                              ;
; samples        ; 1     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram:cga_sram ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; row_width      ; 380   ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sync_level:cga_sync_level ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; vsync_level    ; '1'   ; Enumerated                                    ;
; hsync_level    ; '1'   ; Enumerated                                    ;
; double_scan    ; '0'   ; Enumerated                                    ;
; hsync_ticks    ; 38    ; Signed Integer                                ;
; vsync_ticks    ; 7400  ; Signed Integer                                ;
; default        ; '1'   ; Enumerated                                    ;
; min_row        ; 640   ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cga_genlock:cga_genlock ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; porch          ; 88    ; Signed Integer                              ;
; border         ; 20    ; Signed Integer                              ;
; samples        ; 1     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_video:cga_vga_video ;
+-------------------+-------+------------------------------------------+
; Parameter Name    ; Value ; Type                                     ;
+-------------------+-------+------------------------------------------+
; hor_active_video  ; 656   ; Signed Integer                           ;
; hor_front_porch   ; 10    ; Signed Integer                           ;
; hor_sync_pulse    ; 96    ; Signed Integer                           ;
; hor_back_porch    ; 40    ; Signed Integer                           ;
; vert_active_video ; 401   ; Signed Integer                           ;
; vert_front_porch  ; 12    ; Signed Integer                           ;
; vert_sync_pulse   ; 2     ; Signed Integer                           ;
; vert_back_porch   ; 34    ; Signed Integer                           ;
; hsync_level       ; '0'   ; Enumerated                               ;
; vsync_level       ; '1'   ; Enumerated                               ;
; mono              ; '0'   ; Enumerated                               ;
; scale_mode        ; 1     ; Signed Integer                           ;
+-------------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram:hgc_sram ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; row_width      ; 402   ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sync_level:hgc_sync_level ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; vsync_level    ; '0'   ; Enumerated                                    ;
; hsync_level    ; '1'   ; Enumerated                                    ;
; double_scan    ; '0'   ; Enumerated                                    ;
; hsync_ticks    ; 152   ; Signed Integer                                ;
; vsync_ticks    ; 6400  ; Signed Integer                                ;
; default        ; '1'   ; Enumerated                                    ;
; min_row        ; 720   ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hgc_genlock:hgc_genlock ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; porch          ; 56    ; Signed Integer                              ;
; border         ; 3     ; Signed Integer                              ;
; samples        ; 1     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_video:hgc_vga_video ;
+-------------------+-------+------------------------------------------+
; Parameter Name    ; Value ; Type                                     ;
+-------------------+-------+------------------------------------------+
; hor_active_video  ; 730   ; Signed Integer                           ;
; hor_front_porch   ; 15    ; Signed Integer                           ;
; hor_sync_pulse    ; 104   ; Signed Integer                           ;
; hor_back_porch    ; 47    ; Signed Integer                           ;
; vert_active_video ; 354   ; Signed Integer                           ;
; vert_front_porch  ; 36    ; Signed Integer                           ;
; vert_sync_pulse   ; 2     ; Signed Integer                           ;
; vert_back_porch   ; 57    ; Signed Integer                           ;
; hsync_level       ; '0'   ; Enumerated                               ;
; vsync_level       ; '0'   ; Enumerated                               ;
; mono              ; '1'   ; Enumerated                               ;
; scale_mode        ; 0     ; Signed Integer                           ;
+-------------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram:mda_sram ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; row_width      ; 402   ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sync_level:mda_sync_level ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; vsync_level    ; '0'   ; Enumerated                                    ;
; hsync_level    ; '1'   ; Enumerated                                    ;
; double_scan    ; '0'   ; Enumerated                                    ;
; hsync_ticks    ; 216   ; Signed Integer                                ;
; vsync_ticks    ; 6400  ; Signed Integer                                ;
; default        ; '1'   ; Enumerated                                    ;
; min_row        ; 720   ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mda_genlock:mda_genlock ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; porch          ; 48    ; Signed Integer                              ;
; border         ; 3     ; Signed Integer                              ;
; samples        ; 1     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_video:mda_vga_video ;
+-------------------+-------+------------------------------------------+
; Parameter Name    ; Value ; Type                                     ;
+-------------------+-------+------------------------------------------+
; hor_active_video  ; 730   ; Signed Integer                           ;
; hor_front_porch   ; 15    ; Signed Integer                           ;
; hor_sync_pulse    ; 104   ; Signed Integer                           ;
; hor_back_porch    ; 47    ; Signed Integer                           ;
; vert_active_video ; 354   ; Signed Integer                           ;
; vert_front_porch  ; 36    ; Signed Integer                           ;
; vert_sync_pulse   ; 2     ; Signed Integer                           ;
; vert_back_porch   ; 57    ; Signed Integer                           ;
; hsync_level       ; '0'   ; Enumerated                               ;
; vsync_level       ; '0'   ; Enumerated                               ;
; mono              ; '1'   ; Enumerated                               ;
; scale_mode        ; 0     ; Signed Integer                           ;
+-------------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                            ;
; WIDTH_A                            ; 12                   ; Untyped                            ;
; WIDTHAD_A                          ; 9                    ; Untyped                            ;
; NUMWORDS_A                         ; 406                  ; Untyped                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 12                   ; Untyped                            ;
; WIDTHAD_B                          ; 9                    ; Untyped                            ;
; NUMWORDS_B                         ; 406                  ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_23d1      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dual_ram_out:hgc_ram_out|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                            ;
; WIDTH_A                            ; 12                   ; Untyped                            ;
; WIDTHAD_A                          ; 9                    ; Untyped                            ;
; NUMWORDS_A                         ; 406                  ; Untyped                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 12                   ; Untyped                            ;
; WIDTHAD_B                          ; 9                    ; Untyped                            ;
; NUMWORDS_B                         ; 406                  ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_23d1      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dual_ram_out:cga_ram_out|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                            ;
; WIDTH_A                            ; 12                   ; Untyped                            ;
; WIDTHAD_A                          ; 9                    ; Untyped                            ;
; NUMWORDS_A                         ; 406                  ; Untyped                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 12                   ; Untyped                            ;
; WIDTHAD_B                          ; 9                    ; Untyped                            ;
; NUMWORDS_B                         ; 406                  ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_23d1      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                            ;
; WIDTH_A                            ; 12                   ; Untyped                            ;
; WIDTHAD_A                          ; 9                    ; Untyped                            ;
; NUMWORDS_A                         ; 406                  ; Untyped                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 12                   ; Untyped                            ;
; WIDTHAD_B                          ; 9                    ; Untyped                            ;
; NUMWORDS_B                         ; 406                  ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_23d1      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dual_ram_in:ega_ram_in|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Untyped                          ;
; WIDTHAD_A                          ; 10                   ; Untyped                          ;
; NUMWORDS_A                         ; 811                  ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 8                    ; Untyped                          ;
; WIDTHAD_B                          ; 10                   ; Untyped                          ;
; NUMWORDS_B                         ; 811                  ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_csd1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dual_ram_in:ega_ram_in|altsyncram:ram_rtl_1 ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Untyped                          ;
; WIDTHAD_A                          ; 10                   ; Untyped                          ;
; NUMWORDS_A                         ; 811                  ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 8                    ; Untyped                          ;
; WIDTHAD_B                          ; 10                   ; Untyped                          ;
; NUMWORDS_B                         ; 811                  ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_3ie1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dual_ram_in:cga_ram_in|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Untyped                          ;
; WIDTHAD_A                          ; 10                   ; Untyped                          ;
; NUMWORDS_A                         ; 811                  ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 8                    ; Untyped                          ;
; WIDTHAD_B                          ; 10                   ; Untyped                          ;
; NUMWORDS_B                         ; 811                  ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_csd1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dual_ram_in:cga_ram_in|altsyncram:ram_rtl_1 ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Untyped                          ;
; WIDTHAD_A                          ; 10                   ; Untyped                          ;
; NUMWORDS_A                         ; 811                  ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 8                    ; Untyped                          ;
; WIDTHAD_B                          ; 10                   ; Untyped                          ;
; NUMWORDS_B                         ; 811                  ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_3ie1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dual_ram_in:hgc_ram_in|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Untyped                          ;
; WIDTHAD_A                          ; 10                   ; Untyped                          ;
; NUMWORDS_A                         ; 811                  ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 8                    ; Untyped                          ;
; WIDTHAD_B                          ; 10                   ; Untyped                          ;
; NUMWORDS_B                         ; 811                  ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_csd1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dual_ram_in:hgc_ram_in|altsyncram:ram_rtl_1 ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Untyped                          ;
; WIDTHAD_A                          ; 10                   ; Untyped                          ;
; NUMWORDS_A                         ; 811                  ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 8                    ; Untyped                          ;
; WIDTHAD_B                          ; 10                   ; Untyped                          ;
; NUMWORDS_B                         ; 811                  ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_3ie1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dual_ram_in:mda_ram_in|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Untyped                          ;
; WIDTHAD_A                          ; 10                   ; Untyped                          ;
; NUMWORDS_A                         ; 811                  ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 8                    ; Untyped                          ;
; WIDTHAD_B                          ; 10                   ; Untyped                          ;
; NUMWORDS_B                         ; 811                  ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_csd1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dual_ram_in:mda_ram_in|altsyncram:ram_rtl_1 ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Untyped                          ;
; WIDTHAD_A                          ; 10                   ; Untyped                          ;
; NUMWORDS_A                         ; 811                  ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 8                    ; Untyped                          ;
; WIDTHAD_B                          ; 10                   ; Untyped                          ;
; NUMWORDS_B                         ; 811                  ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_3ie1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                      ;
+-------------------------------+-----------------------------------+
; Name                          ; Value                             ;
+-------------------------------+-----------------------------------+
; Number of entity instances    ; 2                                 ;
; Entity Instance               ; pll2:pll2|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                            ;
;     -- PLL_TYPE               ; AUTO                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                 ;
; Entity Instance               ; pll1:pll1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                            ;
;     -- PLL_TYPE               ; AUTO                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                 ;
+-------------------------------+-----------------------------------+


+-------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                          ;
+-------------------------------------------+-----------------------------------------------+
; Name                                      ; Value                                         ;
+-------------------------------------------+-----------------------------------------------+
; Number of entity instances                ; 12                                            ;
; Entity Instance                           ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                     ;
;     -- WIDTH_A                            ; 12                                            ;
;     -- NUMWORDS_A                         ; 406                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                  ;
;     -- WIDTH_B                            ; 12                                            ;
;     -- NUMWORDS_B                         ; 406                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ;
; Entity Instance                           ; dual_ram_out:hgc_ram_out|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                     ;
;     -- WIDTH_A                            ; 12                                            ;
;     -- NUMWORDS_A                         ; 406                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                  ;
;     -- WIDTH_B                            ; 12                                            ;
;     -- NUMWORDS_B                         ; 406                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ;
; Entity Instance                           ; dual_ram_out:cga_ram_out|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                     ;
;     -- WIDTH_A                            ; 12                                            ;
;     -- NUMWORDS_A                         ; 406                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                  ;
;     -- WIDTH_B                            ; 12                                            ;
;     -- NUMWORDS_B                         ; 406                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ;
; Entity Instance                           ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                     ;
;     -- WIDTH_A                            ; 12                                            ;
;     -- NUMWORDS_A                         ; 406                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                  ;
;     -- WIDTH_B                            ; 12                                            ;
;     -- NUMWORDS_B                         ; 406                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ;
; Entity Instance                           ; dual_ram_in:ega_ram_in|altsyncram:ram_rtl_0   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                     ;
;     -- WIDTH_A                            ; 8                                             ;
;     -- NUMWORDS_A                         ; 811                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                  ;
;     -- WIDTH_B                            ; 8                                             ;
;     -- NUMWORDS_B                         ; 811                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ;
; Entity Instance                           ; dual_ram_in:ega_ram_in|altsyncram:ram_rtl_1   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                     ;
;     -- WIDTH_A                            ; 8                                             ;
;     -- NUMWORDS_A                         ; 811                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                  ;
;     -- WIDTH_B                            ; 8                                             ;
;     -- NUMWORDS_B                         ; 811                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ;
; Entity Instance                           ; dual_ram_in:cga_ram_in|altsyncram:ram_rtl_0   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                     ;
;     -- WIDTH_A                            ; 8                                             ;
;     -- NUMWORDS_A                         ; 811                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                  ;
;     -- WIDTH_B                            ; 8                                             ;
;     -- NUMWORDS_B                         ; 811                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ;
; Entity Instance                           ; dual_ram_in:cga_ram_in|altsyncram:ram_rtl_1   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                     ;
;     -- WIDTH_A                            ; 8                                             ;
;     -- NUMWORDS_A                         ; 811                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                  ;
;     -- WIDTH_B                            ; 8                                             ;
;     -- NUMWORDS_B                         ; 811                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ;
; Entity Instance                           ; dual_ram_in:hgc_ram_in|altsyncram:ram_rtl_0   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                     ;
;     -- WIDTH_A                            ; 8                                             ;
;     -- NUMWORDS_A                         ; 811                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                  ;
;     -- WIDTH_B                            ; 8                                             ;
;     -- NUMWORDS_B                         ; 811                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ;
; Entity Instance                           ; dual_ram_in:hgc_ram_in|altsyncram:ram_rtl_1   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                     ;
;     -- WIDTH_A                            ; 8                                             ;
;     -- NUMWORDS_A                         ; 811                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                  ;
;     -- WIDTH_B                            ; 8                                             ;
;     -- NUMWORDS_B                         ; 811                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ;
; Entity Instance                           ; dual_ram_in:mda_ram_in|altsyncram:ram_rtl_0   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                     ;
;     -- WIDTH_A                            ; 8                                             ;
;     -- NUMWORDS_A                         ; 811                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                  ;
;     -- WIDTH_B                            ; 8                                             ;
;     -- NUMWORDS_B                         ; 811                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ;
; Entity Instance                           ; dual_ram_in:mda_ram_in|altsyncram:ram_rtl_1   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                     ;
;     -- WIDTH_A                            ; 8                                             ;
;     -- NUMWORDS_A                         ; 811                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                  ;
;     -- WIDTH_B                            ; 8                                             ;
;     -- NUMWORDS_B                         ; 811                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ;
+-------------------------------------------+-----------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 75                          ;
; cycloneiii_ff         ; 2205                        ;
;     CLR               ; 128                         ;
;     CLR SCLR          ; 12                          ;
;     CLR SLD           ; 4                           ;
;     ENA               ; 1152                        ;
;     ENA CLR           ; 25                          ;
;     ENA SCLR          ; 120                         ;
;     ENA SLD           ; 108                         ;
;     SCLR              ; 142                         ;
;     SCLR SLD          ; 64                          ;
;     SLD               ; 56                          ;
;     plain             ; 394                         ;
; cycloneiii_io_obuf    ; 53                          ;
; cycloneiii_lcell_comb ; 3849                        ;
;     arith             ; 1306                        ;
;         2 data inputs ; 1133                        ;
;         3 data inputs ; 173                         ;
;     normal            ; 2543                        ;
;         0 data inputs ; 7                           ;
;         1 data inputs ; 121                         ;
;         2 data inputs ; 637                         ;
;         3 data inputs ; 539                         ;
;         4 data inputs ; 1239                        ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 112                         ;
;                       ;                             ;
; Max LUT depth         ; 7.10                        ;
; Average LUT depth     ; 3.27                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Fri Dec 08 21:16:30 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MCE2VGA -c mce2vga
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file schematic.bdf
    Info (12023): Found entity 1: schematic
Info (12021): Found 2 design units, including 1 entities, in source file pll1.vhd
    Info (12022): Found design unit 1: pll1-SYN File: C:/src/mce2vga2/pll1.vhd Line: 54
    Info (12023): Found entity 1: pll1 File: C:/src/mce2vga2/pll1.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file pll2.vhd
    Info (12022): Found design unit 1: pll2-SYN File: C:/src/mce2vga2/pll2.vhd Line: 54
    Info (12023): Found entity 1: pll2 File: C:/src/mce2vga2/pll2.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file sync_level.vhd
    Info (12022): Found design unit 1: sync_level-behavioral File: C:/src/mce2vga2/sync_level.vhd Line: 33
    Info (12023): Found entity 1: sync_level File: C:/src/mce2vga2/sync_level.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file mda_genlock.vhd
    Info (12022): Found design unit 1: mda_genlock-behavioral File: C:/src/mce2vga2/mda_genlock.vhd Line: 46
    Info (12023): Found entity 1: mda_genlock File: C:/src/mce2vga2/mda_genlock.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file sram.vhd
    Info (12022): Found design unit 1: sram-rtl File: C:/src/mce2vga2/sram.vhd Line: 47
    Info (12023): Found entity 1: sram File: C:/src/mce2vga2/sram.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file vga_video.vhd
    Info (12022): Found design unit 1: vga_video-behavioral File: C:/src/mce2vga2/vga_video.vhd Line: 124
    Info (12023): Found entity 1: vga_video File: C:/src/mce2vga2/vga_video.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file cga_genlock.vhd
    Info (12022): Found design unit 1: cga_genlock-behavioral File: C:/src/mce2vga2/cga_genlock.vhd Line: 49
    Info (12023): Found entity 1: cga_genlock File: C:/src/mce2vga2/cga_genlock.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file ega_genlock.vhd
    Info (12022): Found design unit 1: ega_genlock-behavioral File: C:/src/mce2vga2/ega_genlock.vhd Line: 50
    Info (12023): Found entity 1: ega_genlock File: C:/src/mce2vga2/ega_genlock.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file dual_ram_out.vhd
    Info (12022): Found design unit 1: dual_ram_out-behavioral File: C:/src/mce2vga2/dual_ram_out.vhd Line: 16
    Info (12023): Found entity 1: dual_ram_out File: C:/src/mce2vga2/dual_ram_out.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file dual_ram_in.vhd
    Info (12022): Found design unit 1: dual_ram_in-behavioral File: C:/src/mce2vga2/dual_ram_in.vhd Line: 16
    Info (12023): Found entity 1: dual_ram_in File: C:/src/mce2vga2/dual_ram_in.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file hgc_genlock.vhd
    Info (12022): Found design unit 1: hgc_genlock-behavioral File: C:/src/mce2vga2/hgc_genlock.vhd Line: 46
    Info (12023): Found entity 1: hgc_genlock File: C:/src/mce2vga2/hgc_genlock.vhd Line: 8
Info (12127): Elaborating entity "schematic" for the top level hierarchy
Warning (275083): Bus "SRAM_ADDR0" found using same base name as "SRAM_ADDR0", which might lead to a name conflict.
Warning (275083): Bus "SRAM_ADDR1" found using same base name as "SRAM_ADDR1", which might lead to a name conflict.
Warning (275083): Bus "SRAM_ADDR2" found using same base name as "SRAM_ADDR2", which might lead to a name conflict.
Warning (275083): Bus "SRAM_ADDR3" found using same base name as "SRAM_ADDR3", which might lead to a name conflict.
Warning (275083): Bus "SRAM_ADDR4" found using same base name as "SRAM_ADDR4", which might lead to a name conflict.
Warning (275083): Bus "SRAM_ADDR5" found using same base name as "SRAM_ADDR5", which might lead to a name conflict.
Warning (275083): Bus "SRAM_ADDR6" found using same base name as "SRAM_ADDR6", which might lead to a name conflict.
Warning (275083): Bus "SRAM_ADDR7" found using same base name as "SRAM_ADDR7", which might lead to a name conflict.
Warning (275083): Bus "SRAM_ADDR8" found using same base name as "SRAM_ADDR8", which might lead to a name conflict.
Warning (275083): Bus "SRAM_ADDR9" found using same base name as "SRAM_ADDR9", which might lead to a name conflict.
Warning (275083): Bus "SRAM_ADDR10" found using same base name as "SRAM_ADDR10", which might lead to a name conflict.
Warning (275083): Bus "SRAM_ADDR11" found using same base name as "SRAM_ADDR11", which might lead to a name conflict.
Warning (275083): Bus "SRAM_ADDR12" found using same base name as "SRAM_ADDR12", which might lead to a name conflict.
Warning (275083): Bus "SRAM_ADDR13" found using same base name as "SRAM_ADDR13", which might lead to a name conflict.
Warning (275083): Bus "SRAM_ADDR14" found using same base name as "SRAM_ADDR14", which might lead to a name conflict.
Warning (275083): Bus "SRAM_ADDR15" found using same base name as "SRAM_ADDR15", which might lead to a name conflict.
Warning (275083): Bus "SRAM_ADDR16" found using same base name as "SRAM_ADDR16", which might lead to a name conflict.
Warning (275083): Bus "SRAM_ADDR17" found using same base name as "SRAM_ADDR17", which might lead to a name conflict.
Warning (275083): Bus "SRAM_DQ0" found using same base name as "SRAM_DQ0", which might lead to a name conflict.
Warning (275083): Bus "SRAM_DQ1" found using same base name as "SRAM_DQ1", which might lead to a name conflict.
Warning (275083): Bus "SRAM_DQ2" found using same base name as "SRAM_DQ2", which might lead to a name conflict.
Warning (275083): Bus "SRAM_DQ3" found using same base name as "SRAM_DQ3", which might lead to a name conflict.
Warning (275083): Bus "SRAM_DQ4" found using same base name as "SRAM_DQ4", which might lead to a name conflict.
Warning (275083): Bus "SRAM_DQ5" found using same base name as "SRAM_DQ5", which might lead to a name conflict.
Warning (275083): Bus "SRAM_DQ6" found using same base name as "SRAM_DQ6", which might lead to a name conflict.
Warning (275083): Bus "SRAM_DQ7" found using same base name as "SRAM_DQ7", which might lead to a name conflict.
Warning (275083): Bus "SRAM_DQ8" found using same base name as "SRAM_DQ8", which might lead to a name conflict.
Warning (275083): Bus "SRAM_DQ9" found using same base name as "SRAM_DQ9", which might lead to a name conflict.
Warning (275083): Bus "SRAM_DQ10" found using same base name as "SRAM_DQ10", which might lead to a name conflict.
Warning (275083): Bus "SRAM_DQ11" found using same base name as "SRAM_DQ11", which might lead to a name conflict.
Warning (275083): Bus "SRAM_DQ12" found using same base name as "SRAM_DQ12", which might lead to a name conflict.
Warning (275083): Bus "SRAM_DQ13" found using same base name as "SRAM_DQ13", which might lead to a name conflict.
Warning (275083): Bus "SRAM_DQ14" found using same base name as "SRAM_DQ14", which might lead to a name conflict.
Warning (275083): Bus "SRAM_DQ15" found using same base name as "SRAM_DQ15", which might lead to a name conflict.
Warning (275011): Block or symbol "NOT" of instance "not_led1" overlaps another block or symbol
Warning (275080): Converted elements in bus name "B" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "B[3..0]" to "B3..0"
    Warning (275081): Converted element name(s) from "B[3..0]" to "B3..0"
    Warning (275081): Converted element name(s) from "B[3..0]" to "B3..0"
    Warning (275081): Converted element name(s) from "B[3..0]" to "B3..0"
Warning (275080): Converted elements in bus name "G" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "G[3..0]" to "G3..0"
    Warning (275081): Converted element name(s) from "G[3..0]" to "G3..0"
    Warning (275081): Converted element name(s) from "G[3..0]" to "G3..0"
    Warning (275081): Converted element name(s) from "G[3..0]" to "G3..0"
Warning (275080): Converted elements in bus name "R" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "R[3..0]" to "R3..0"
    Warning (275081): Converted element name(s) from "R[3..0]" to "R3..0"
    Warning (275081): Converted element name(s) from "R[3..0]" to "R3..0"
    Warning (275081): Converted element name(s) from "R[3..0]" to "R3..0"
Warning (275080): Converted elements in bus name "SRAM_ADDR" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "SRAM_ADDR[17..0]" to "SRAM_ADDR17..0"
    Warning (275081): Converted element name(s) from "SRAM_ADDR[17..0]" to "SRAM_ADDR17..0"
    Warning (275081): Converted element name(s) from "SRAM_ADDR[17..0]" to "SRAM_ADDR17..0"
    Warning (275081): Converted element name(s) from "SRAM_ADDR[17..0]" to "SRAM_ADDR17..0"
Warning (275080): Converted elements in bus name "SRAM_DQ" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "SRAM_DQ[15..0]" to "SRAM_DQ15..0"
    Warning (275081): Converted element name(s) from "SRAM_DQ[15..0]" to "SRAM_DQ15..0"
    Warning (275081): Converted element name(s) from "SRAM_DQ[15..0]" to "SRAM_DQ15..0"
    Warning (275081): Converted element name(s) from "SRAM_DQ[15..0]" to "SRAM_DQ15..0"
Warning (275008): Primitive "AND4" of instance "inst" not used
Warning (275008): Primitive "VCC" of instance "vcc_prim" not used
Info (12128): Elaborating entity "sram" for hierarchy "sram:ega_sram"
Warning (10492): VHDL Process Statement warning at sram.vhd(173): signal "SramUB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/src/mce2vga2/sram.vhd Line: 173
Warning (10492): VHDL Process Statement warning at sram.vhd(174): signal "SramLB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/src/mce2vga2/sram.vhd Line: 174
Warning (10492): VHDL Process Statement warning at sram.vhd(175): signal "SramWe" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/src/mce2vga2/sram.vhd Line: 175
Warning (10492): VHDL Process Statement warning at sram.vhd(176): signal "SramOe" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/src/mce2vga2/sram.vhd Line: 176
Warning (10492): VHDL Process Statement warning at sram.vhd(177): signal "SramCe" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/src/mce2vga2/sram.vhd Line: 177
Warning (10492): VHDL Process Statement warning at sram.vhd(178): signal "SramAdr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/src/mce2vga2/sram.vhd Line: 178
Warning (10492): VHDL Process Statement warning at sram.vhd(179): signal "SramDat" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/src/mce2vga2/sram.vhd Line: 179
Info (12128): Elaborating entity "pll2" for hierarchy "pll2:pll2"
Info (12128): Elaborating entity "altpll" for hierarchy "pll2:pll2|altpll:altpll_component" File: C:/src/mce2vga2/pll2.vhd Line: 150
Info (12130): Elaborated megafunction instantiation "pll2:pll2|altpll:altpll_component" File: C:/src/mce2vga2/pll2.vhd Line: 150
Info (12133): Instantiated megafunction "pll2:pll2|altpll:altpll_component" with the following parameter: File: C:/src/mce2vga2/pll2.vhd Line: 150
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "55"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "126"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "125"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "63"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "99"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "227"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll2"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll2_altpll.v
    Info (12023): Found entity 1: pll2_altpll File: C:/src/mce2vga2/db/pll2_altpll.v Line: 30
Info (12128): Elaborating entity "pll2_altpll" for hierarchy "pll2:pll2|altpll:altpll_component|pll2_altpll:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "sync_level" for hierarchy "sync_level:ega_sync_level"
Info (12128): Elaborating entity "pll1" for hierarchy "pll1:pll1"
Info (12128): Elaborating entity "altpll" for hierarchy "pll1:pll1|altpll:altpll_component" File: C:/src/mce2vga2/pll1.vhd Line: 150
Info (12130): Elaborated megafunction instantiation "pll1:pll1|altpll:altpll_component" File: C:/src/mce2vga2/pll1.vhd Line: 150
Info (12133): Instantiated megafunction "pll1:pll1|altpll:altpll_component" with the following parameter: File: C:/src/mce2vga2/pll1.vhd Line: 150
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "6250"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "16257"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "23"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "13"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll1"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll1_altpll.v
    Info (12023): Found entity 1: pll1_altpll File: C:/src/mce2vga2/db/pll1_altpll.v Line: 30
Info (12128): Elaborating entity "pll1_altpll" for hierarchy "pll1:pll1|altpll:altpll_component|pll1_altpll:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "vga_video" for hierarchy "vga_video:ega_vga_video"
Warning (10036): Verilog HDL or VHDL warning at vga_video.vhd(131): object "vblank" assigned a value but never read File: C:/src/mce2vga2/vga_video.vhd Line: 131
Warning (10036): Verilog HDL or VHDL warning at vga_video.vhd(132): object "merge_rows" assigned a value but never read File: C:/src/mce2vga2/vga_video.vhd Line: 132
Warning (10037): Verilog HDL or VHDL warning at vga_video.vhd(309): conditional expression evaluates to a constant File: C:/src/mce2vga2/vga_video.vhd Line: 309
Warning (10036): Verilog HDL or VHDL warning at vga_video.vhd(351): object "prev_pixel" assigned a value but never read File: C:/src/mce2vga2/vga_video.vhd Line: 351
Warning (10037): Verilog HDL or VHDL warning at vga_video.vhd(387): conditional expression evaluates to a constant File: C:/src/mce2vga2/vga_video.vhd Line: 387
Warning (10037): Verilog HDL or VHDL warning at vga_video.vhd(420): conditional expression evaluates to a constant File: C:/src/mce2vga2/vga_video.vhd Line: 420
Info (12128): Elaborating entity "ega_genlock" for hierarchy "ega_genlock:ega_genlock"
Info (12128): Elaborating entity "dual_ram_out" for hierarchy "dual_ram_out:ega_ram_out"
Info (12128): Elaborating entity "dual_ram_in" for hierarchy "dual_ram_in:ega_ram_in"
Info (12128): Elaborating entity "sync_level" for hierarchy "sync_level:cga_sync_level"
Info (12128): Elaborating entity "cga_genlock" for hierarchy "cga_genlock:cga_genlock"
Info (12128): Elaborating entity "vga_video" for hierarchy "vga_video:cga_vga_video"
Warning (10036): Verilog HDL or VHDL warning at vga_video.vhd(131): object "vblank" assigned a value but never read File: C:/src/mce2vga2/vga_video.vhd Line: 131
Warning (10036): Verilog HDL or VHDL warning at vga_video.vhd(132): object "merge_rows" assigned a value but never read File: C:/src/mce2vga2/vga_video.vhd Line: 132
Warning (10037): Verilog HDL or VHDL warning at vga_video.vhd(309): conditional expression evaluates to a constant File: C:/src/mce2vga2/vga_video.vhd Line: 309
Warning (10036): Verilog HDL or VHDL warning at vga_video.vhd(351): object "prev_pixel" assigned a value but never read File: C:/src/mce2vga2/vga_video.vhd Line: 351
Warning (10037): Verilog HDL or VHDL warning at vga_video.vhd(387): conditional expression evaluates to a constant File: C:/src/mce2vga2/vga_video.vhd Line: 387
Warning (10037): Verilog HDL or VHDL warning at vga_video.vhd(420): conditional expression evaluates to a constant File: C:/src/mce2vga2/vga_video.vhd Line: 420
Info (12128): Elaborating entity "sram" for hierarchy "sram:hgc_sram"
Warning (10492): VHDL Process Statement warning at sram.vhd(173): signal "SramUB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/src/mce2vga2/sram.vhd Line: 173
Warning (10492): VHDL Process Statement warning at sram.vhd(174): signal "SramLB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/src/mce2vga2/sram.vhd Line: 174
Warning (10492): VHDL Process Statement warning at sram.vhd(175): signal "SramWe" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/src/mce2vga2/sram.vhd Line: 175
Warning (10492): VHDL Process Statement warning at sram.vhd(176): signal "SramOe" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/src/mce2vga2/sram.vhd Line: 176
Warning (10492): VHDL Process Statement warning at sram.vhd(177): signal "SramCe" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/src/mce2vga2/sram.vhd Line: 177
Warning (10492): VHDL Process Statement warning at sram.vhd(178): signal "SramAdr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/src/mce2vga2/sram.vhd Line: 178
Warning (10492): VHDL Process Statement warning at sram.vhd(179): signal "SramDat" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/src/mce2vga2/sram.vhd Line: 179
Info (12128): Elaborating entity "sync_level" for hierarchy "sync_level:hgc_sync_level"
Info (12128): Elaborating entity "hgc_genlock" for hierarchy "hgc_genlock:hgc_genlock"
Info (12128): Elaborating entity "vga_video" for hierarchy "vga_video:hgc_vga_video"
Warning (10036): Verilog HDL or VHDL warning at vga_video.vhd(131): object "vblank" assigned a value but never read File: C:/src/mce2vga2/vga_video.vhd Line: 131
Warning (10036): Verilog HDL or VHDL warning at vga_video.vhd(132): object "merge_rows" assigned a value but never read File: C:/src/mce2vga2/vga_video.vhd Line: 132
Warning (10037): Verilog HDL or VHDL warning at vga_video.vhd(309): conditional expression evaluates to a constant File: C:/src/mce2vga2/vga_video.vhd Line: 309
Warning (10036): Verilog HDL or VHDL warning at vga_video.vhd(351): object "prev_pixel" assigned a value but never read File: C:/src/mce2vga2/vga_video.vhd Line: 351
Warning (10037): Verilog HDL or VHDL warning at vga_video.vhd(387): conditional expression evaluates to a constant File: C:/src/mce2vga2/vga_video.vhd Line: 387
Info (12128): Elaborating entity "sync_level" for hierarchy "sync_level:mda_sync_level"
Info (12128): Elaborating entity "mda_genlock" for hierarchy "mda_genlock:mda_genlock"
Warning (276027): Inferred dual-clock RAM node "dual_ram_out:mda_ram_out|ram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "dual_ram_out:hgc_ram_out|ram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "dual_ram_out:cga_ram_out|ram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "dual_ram_out:ega_ram_out|ram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "dual_ram_in:ega_ram_in|ram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "dual_ram_in:ega_ram_in|ram_rtl_1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "dual_ram_in:cga_ram_in|ram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "dual_ram_in:cga_ram_in|ram_rtl_1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "dual_ram_in:hgc_ram_in|ram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "dual_ram_in:hgc_ram_in|ram_rtl_1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "dual_ram_in:mda_ram_in|ram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "dual_ram_in:mda_ram_in|ram_rtl_1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 12 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "dual_ram_out:mda_ram_out|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 406
        Info (286033): Parameter WIDTH_B set to 12
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 406
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "dual_ram_out:hgc_ram_out|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 406
        Info (286033): Parameter WIDTH_B set to 12
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 406
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "dual_ram_out:cga_ram_out|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 406
        Info (286033): Parameter WIDTH_B set to 12
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 406
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "dual_ram_out:ega_ram_out|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 406
        Info (286033): Parameter WIDTH_B set to 12
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 406
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "dual_ram_in:ega_ram_in|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 811
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 811
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "dual_ram_in:ega_ram_in|ram_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 811
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 811
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "dual_ram_in:cga_ram_in|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 811
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 811
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "dual_ram_in:cga_ram_in|ram_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 811
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 811
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "dual_ram_in:hgc_ram_in|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 811
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 811
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "dual_ram_in:hgc_ram_in|ram_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 811
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 811
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "dual_ram_in:mda_ram_in|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 811
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 811
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "dual_ram_in:mda_ram_in|ram_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 811
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 811
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "12"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "406"
    Info (12134): Parameter "WIDTH_B" = "12"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "406"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_23d1.tdf
    Info (12023): Found entity 1: altsyncram_23d1 File: C:/src/mce2vga2/db/altsyncram_23d1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "dual_ram_in:ega_ram_in|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "dual_ram_in:ega_ram_in|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "811"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "811"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_csd1.tdf
    Info (12023): Found entity 1: altsyncram_csd1 File: C:/src/mce2vga2/db/altsyncram_csd1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "dual_ram_in:ega_ram_in|altsyncram:ram_rtl_1"
Info (12133): Instantiated megafunction "dual_ram_in:ega_ram_in|altsyncram:ram_rtl_1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "811"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "811"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3ie1.tdf
    Info (12023): Found entity 1: altsyncram_3ie1 File: C:/src/mce2vga2/db/altsyncram_3ie1.tdf Line: 28
Info (286030): Timing-Driven Synthesis is running
Info (17049): 19 registers lost all their fanouts during netlist optimizations.
Warning (15899): PLL "pll1:pll1|altpll:altpll_component|pll1_altpll:auto_generated|pll1" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK[2] is not connected File: C:/src/mce2vga2/db/pll1_altpll.v Line: 44
Info (128000): Starting physical synthesis optimizations for speed
Info (332104): Reading SDC File: 'mce2vga.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 6250 -multiply_by 16257 -duty_cycle 50.00 -name {pll1|altpll_component|auto_generated|pll1|clk[0]} {pll1|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 23 -multiply_by 13 -duty_cycle 50.00 -name {pll1|altpll_component|auto_generated|pll1|clk[1]} {pll1|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {pll2|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 55 -multiply_by 126 -duty_cycle 50.00 -name {pll2|altpll_component|auto_generated|pll1|clk[0]} {pll2|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll2|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 125 -multiply_by 63 -duty_cycle 50.00 -name {pll2|altpll_component|auto_generated|pll1|clk[1]} {pll2|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {pll2|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 99 -multiply_by 227 -duty_cycle 50.00 -name {pll2|altpll_component|auto_generated|pll1|clk[2]} {pll2|altpll_component|auto_generated|pll1|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SW2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
    Info (332050): set_input_delay -clock [get_clocks {pll2|altpll_component|auto_generated|pll1|clk[0]}]  -max          0.125 [get_ports {V SW3 SW2 SW1 SW0 SR SG SB PR PG PB H RESET SRAM_DQ15 SRAM_DQ14 SRAM_DQ13 SRAM_DQ12 SRAM_DQ11 SRAM_DQ10 SRAM_DQ9 SRAM_DQ8 SRAM_DQ7 SRAM_DQ6 SRAM_DQ5 SRAM_DQ4 SRAM_DQ3 SRAM_DQ2 SRAM_DQ1 SRAM_DQ0 UP_BTN DOWN_BTN LEFT_BTN RIGHT_BTN}] File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SW3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "RESET". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SW1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "H". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "V". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "UP_BTN". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "DOWN_BTN". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "LEFT_BTN". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "RIGHT_BTN". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ12". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ4". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ13". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ5". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ10". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ11". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ8". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ9". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SB". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "PR". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SG". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SR". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "PB". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "PG". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SW0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ15". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ14". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ7". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ6". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SW2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
    Info (332050): set_input_delay -clock [get_clocks {pll2|altpll_component|auto_generated|pll1|clk[1]}]  -max          0.125 [get_ports {V SW3 SW2 SW1 SW0 SR SG SB PR PG PB H RESET SRAM_DQ15 SRAM_DQ14 SRAM_DQ13 SRAM_DQ12 SRAM_DQ11 SRAM_DQ10 SRAM_DQ9 SRAM_DQ8 SRAM_DQ7 SRAM_DQ6 SRAM_DQ5 SRAM_DQ4 SRAM_DQ3 SRAM_DQ2 SRAM_DQ1 SRAM_DQ0 UP_BTN DOWN_BTN LEFT_BTN RIGHT_BTN}] File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SW3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "RESET". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SW1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "H". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "V". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "UP_BTN". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "DOWN_BTN". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "LEFT_BTN". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "RIGHT_BTN". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ12". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ4". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ13". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ5". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ10". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ11". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ8". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ9". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SB". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "PR". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SG". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SR". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "PB". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "PG". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SW0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ15". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ14". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ7". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ6". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SW2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
    Info (332050): set_input_delay -clock [get_clocks {pll2|altpll_component|auto_generated|pll1|clk[2]}]  -max          0.125 [get_ports {V SW3 SW2 SW1 SW0 SR SG SB PR PG PB H RESET SRAM_DQ15 SRAM_DQ14 SRAM_DQ13 SRAM_DQ12 SRAM_DQ11 SRAM_DQ10 SRAM_DQ9 SRAM_DQ8 SRAM_DQ7 SRAM_DQ6 SRAM_DQ5 SRAM_DQ4 SRAM_DQ3 SRAM_DQ2 SRAM_DQ1 SRAM_DQ0 UP_BTN DOWN_BTN LEFT_BTN RIGHT_BTN}] File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SW3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "RESET". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SW1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "H". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "V". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "UP_BTN". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "DOWN_BTN". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "LEFT_BTN". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "RIGHT_BTN". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ12". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ4". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ13". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ5". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ10". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ11". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ8". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ9". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SB". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "PR". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SG". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SR". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "PB". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "PG". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SW0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ15". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ14". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ7". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ6". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332174): Ignored filter at mce2vga.sdc(77): pll1|altpll_component|auto_generated|pll1|clk[2] could not be matched with a clock File: C:/src/mce2vga2/mce2vga.sdc Line: 77
Warning (332049): Ignored set_input_delay at mce2vga.sdc(77): Argument -clock is an empty collection File: C:/src/mce2vga2/mce2vga.sdc Line: 77
    Info (332050): set_input_delay -clock [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}]  -add_delay  0.075 [get_ports {V SW3 SW2 SW1 SW0 SR SG SB PR PG PB H RESET SRAM_DQ15 SRAM_DQ14 SRAM_DQ13 SRAM_DQ12 SRAM_DQ11 SRAM_DQ10 SRAM_DQ9 SRAM_DQ8 SRAM_DQ7 SRAM_DQ6 SRAM_DQ5 SRAM_DQ4 SRAM_DQ3 SRAM_DQ2 SRAM_DQ1 SRAM_DQ0 UP_BTN DOWN_BTN LEFT_BTN RIGHT_BTN}] File: C:/src/mce2vga2/mce2vga.sdc Line: 77
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SW2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
    Info (332050): set_input_delay -clock [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[0]}]  -max          0.125 [get_ports {V SW3 SW2 SW1 SW0 SR SG SB PR PG PB H RESET SRAM_DQ15 SRAM_DQ14 SRAM_DQ13 SRAM_DQ12 SRAM_DQ11 SRAM_DQ10 SRAM_DQ9 SRAM_DQ8 SRAM_DQ7 SRAM_DQ6 SRAM_DQ5 SRAM_DQ4 SRAM_DQ3 SRAM_DQ2 SRAM_DQ1 SRAM_DQ0 UP_BTN DOWN_BTN LEFT_BTN RIGHT_BTN}] File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SW3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "RESET". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SW1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "H". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "V". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "UP_BTN". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "DOWN_BTN". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "LEFT_BTN". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "RIGHT_BTN". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ12". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ4". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ13". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ5". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ10". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ11". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ8". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ9". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SB". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "PR". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SG". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SR". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "PB". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "PG". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SW0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ15". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ14". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ7". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ6". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SW2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
    Info (332050): set_input_delay -clock [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[1]}]  -max          0.125 [get_ports {V SW3 SW2 SW1 SW0 SR SG SB PR PG PB H RESET SRAM_DQ15 SRAM_DQ14 SRAM_DQ13 SRAM_DQ12 SRAM_DQ11 SRAM_DQ10 SRAM_DQ9 SRAM_DQ8 SRAM_DQ7 SRAM_DQ6 SRAM_DQ5 SRAM_DQ4 SRAM_DQ3 SRAM_DQ2 SRAM_DQ1 SRAM_DQ0 UP_BTN DOWN_BTN LEFT_BTN RIGHT_BTN}] File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SW3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "RESET". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SW1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "H". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "V". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "UP_BTN". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "DOWN_BTN". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "LEFT_BTN". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "RIGHT_BTN". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ12". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ4". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ13". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ5". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ10". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ11". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ8". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ9". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SB". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "PR". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SG". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SR". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "PB". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "PG". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SW0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ15". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ14". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ7". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ6". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332049): Ignored set_input_delay at mce2vga.sdc(81): Argument -clock is an empty collection File: C:/src/mce2vga2/mce2vga.sdc Line: 81
    Info (332050): set_input_delay -clock [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}]  -max          0.125 [get_ports {V SW3 SW2 SW1 SW0 SR SG SB PR PG PB H RESET SRAM_DQ15 SRAM_DQ14 SRAM_DQ13 SRAM_DQ12 SRAM_DQ11 SRAM_DQ10 SRAM_DQ9 SRAM_DQ8 SRAM_DQ7 SRAM_DQ6 SRAM_DQ5 SRAM_DQ4 SRAM_DQ3 SRAM_DQ2 SRAM_DQ1 SRAM_DQ0 UP_BTN DOWN_BTN LEFT_BTN RIGHT_BTN}] File: C:/src/mce2vga2/mce2vga.sdc Line: 81
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ12". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
    Info (332050): set_output_delay -clock [get_clocks {pll2|altpll_component|auto_generated|pll1|clk[0]}]  -max       0.125 [get_ports {B0 B1 B2 B3 G0 G1 G2 G3 HSYNC R0 R1 R2 R3 SRAM_ADDR0 SRAM_ADDR1 SRAM_ADDR2 SRAM_ADDR3 SRAM_ADDR4 SRAM_ADDR5 SRAM_ADDR6 SRAM_ADDR7 SRAM_ADDR8 SRAM_ADDR9 SRAM_ADDR10 SRAM_ADDR11 SRAM_ADDR12 SRAM_ADDR13 SRAM_ADDR14 SRAM_ADDR15 SRAM_ADDR16 SRAM_ADDR17 SRAM_DQ0 SRAM_DQ1 SRAM_DQ2 SRAM_DQ3 SRAM_DQ4 SRAM_DQ5 SRAM_DQ6 SRAM_DQ7 SRAM_DQ8 SRAM_DQ9 SRAM_DQ10 SRAM_DQ11 SRAM_DQ12 SRAM_DQ13 SRAM_DQ14 SRAM_DQ15 SRAM_LB SRAM_OE SRAM_UB SRAM_WE SRAM_CE VSYNC LED0 LED1 LED2 LED3}] File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ4". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ13". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ5". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ10". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ11". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ8". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ9". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR4". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR5". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR6". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR7". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR8". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR9". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR10". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR11". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR12". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR13". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR14". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR15". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR16". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_CE". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_OE". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_WE". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_UB". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_LB". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR17". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "R0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "R1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "R2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "G0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "G1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "G2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "B0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "B1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "B2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "HSYNC". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "VSYNC". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "R3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "G3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "B3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ15". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ14". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ7". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ6". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "LED0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "LED1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "LED2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "LED3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ12". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
    Info (332050): set_output_delay -clock [get_clocks {pll2|altpll_component|auto_generated|pll1|clk[1]}]  -max       0.125 [get_ports {B0 B1 B2 B3 G0 G1 G2 G3 HSYNC R0 R1 R2 R3 SRAM_ADDR0 SRAM_ADDR1 SRAM_ADDR2 SRAM_ADDR3 SRAM_ADDR4 SRAM_ADDR5 SRAM_ADDR6 SRAM_ADDR7 SRAM_ADDR8 SRAM_ADDR9 SRAM_ADDR10 SRAM_ADDR11 SRAM_ADDR12 SRAM_ADDR13 SRAM_ADDR14 SRAM_ADDR15 SRAM_ADDR16 SRAM_ADDR17 SRAM_DQ0 SRAM_DQ1 SRAM_DQ2 SRAM_DQ3 SRAM_DQ4 SRAM_DQ5 SRAM_DQ6 SRAM_DQ7 SRAM_DQ8 SRAM_DQ9 SRAM_DQ10 SRAM_DQ11 SRAM_DQ12 SRAM_DQ13 SRAM_DQ14 SRAM_DQ15 SRAM_LB SRAM_OE SRAM_UB SRAM_WE SRAM_CE VSYNC LED0 LED1 LED2 LED3}] File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ4". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ13". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ5". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ10". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ11". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ8". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ9". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR4". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR5". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR6". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR7". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR8". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR9". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR10". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR11". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR12". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR13". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR14". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR15". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR16". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_CE". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_OE". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_WE". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_UB". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_LB". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR17". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "R0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "R1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "R2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "G0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "G1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "G2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "B0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "B1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "B2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "HSYNC". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "VSYNC". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "R3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "G3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "B3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ15". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ14". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ7". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ6". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "LED0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "LED1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "LED2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "LED3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ12". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
    Info (332050): set_output_delay -clock [get_clocks {pll2|altpll_component|auto_generated|pll1|clk[2]}]  -max       0.125 [get_ports {B0 B1 B2 B3 G0 G1 G2 G3 HSYNC R0 R1 R2 R3 SRAM_ADDR0 SRAM_ADDR1 SRAM_ADDR2 SRAM_ADDR3 SRAM_ADDR4 SRAM_ADDR5 SRAM_ADDR6 SRAM_ADDR7 SRAM_ADDR8 SRAM_ADDR9 SRAM_ADDR10 SRAM_ADDR11 SRAM_ADDR12 SRAM_ADDR13 SRAM_ADDR14 SRAM_ADDR15 SRAM_ADDR16 SRAM_ADDR17 SRAM_DQ0 SRAM_DQ1 SRAM_DQ2 SRAM_DQ3 SRAM_DQ4 SRAM_DQ5 SRAM_DQ6 SRAM_DQ7 SRAM_DQ8 SRAM_DQ9 SRAM_DQ10 SRAM_DQ11 SRAM_DQ12 SRAM_DQ13 SRAM_DQ14 SRAM_DQ15 SRAM_LB SRAM_OE SRAM_UB SRAM_WE SRAM_CE VSYNC LED0 LED1 LED2 LED3}] File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ4". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ13". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ5". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ10". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ11". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ8". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ9". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR4". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR5". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR6". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR7". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR8". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR9". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR10". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR11". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR12". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR13". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR14". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR15". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR16". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_CE". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_OE". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_WE". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_UB". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_LB". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR17". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "R0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "R1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "R2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "G0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "G1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "G2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "B0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "B1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "B2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "HSYNC". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "VSYNC". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "R3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "G3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "B3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ15". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ14". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ7". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ6". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "LED0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "LED1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "LED2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "LED3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332049): Ignored set_output_delay at mce2vga.sdc(97): Argument -clock is an empty collection File: C:/src/mce2vga2/mce2vga.sdc Line: 97
    Info (332050): set_output_delay -clock [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}]  -add_delay 0.075 [get_ports {B0 B1 B2 B3 G0 G1 G2 G3 HSYNC R0 R1 R2 R3 SRAM_ADDR0 SRAM_ADDR1 SRAM_ADDR2 SRAM_ADDR3 SRAM_ADDR4 SRAM_ADDR5 SRAM_ADDR6 SRAM_ADDR7 SRAM_ADDR8 SRAM_ADDR9 SRAM_ADDR10 SRAM_ADDR11 SRAM_ADDR12 SRAM_ADDR13 SRAM_ADDR14 SRAM_ADDR15 SRAM_ADDR16 SRAM_ADDR17 SRAM_DQ0 SRAM_DQ1 SRAM_DQ2 SRAM_DQ3 SRAM_DQ4 SRAM_DQ5 SRAM_DQ6 SRAM_DQ7 SRAM_DQ8 SRAM_DQ9 SRAM_DQ10 SRAM_DQ11 SRAM_DQ12 SRAM_DQ13 SRAM_DQ14 SRAM_DQ15 SRAM_LB SRAM_OE SRAM_UB SRAM_WE SRAM_CE VSYNC LED0 LED1 LED2 LED3}] File: C:/src/mce2vga2/mce2vga.sdc Line: 97
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ12". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
    Info (332050): set_output_delay -clock [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[0]}]  -max       0.125 [get_ports {B0 B1 B2 B3 G0 G1 G2 G3 HSYNC R0 R1 R2 R3 SRAM_ADDR0 SRAM_ADDR1 SRAM_ADDR2 SRAM_ADDR3 SRAM_ADDR4 SRAM_ADDR5 SRAM_ADDR6 SRAM_ADDR7 SRAM_ADDR8 SRAM_ADDR9 SRAM_ADDR10 SRAM_ADDR11 SRAM_ADDR12 SRAM_ADDR13 SRAM_ADDR14 SRAM_ADDR15 SRAM_ADDR16 SRAM_ADDR17 SRAM_DQ0 SRAM_DQ1 SRAM_DQ2 SRAM_DQ3 SRAM_DQ4 SRAM_DQ5 SRAM_DQ6 SRAM_DQ7 SRAM_DQ8 SRAM_DQ9 SRAM_DQ10 SRAM_DQ11 SRAM_DQ12 SRAM_DQ13 SRAM_DQ14 SRAM_DQ15 SRAM_LB SRAM_OE SRAM_UB SRAM_WE SRAM_CE VSYNC LED0 LED1 LED2 LED3}] File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ4". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ13". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ5". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ10". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ11". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ8". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ9". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR4". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR5". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR6". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR7". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR8". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR9". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR10". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR11". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR12". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR13". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR14". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR15". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR16". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_CE". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_OE". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_WE". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_UB". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_LB". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR17". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "R0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "R1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "R2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "G0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "G1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "G2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "B0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "B1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "B2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "HSYNC". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "VSYNC". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "R3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "G3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "B3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ15". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ14". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ7". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ6". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "LED0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "LED1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "LED2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "LED3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ12". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
    Info (332050): set_output_delay -clock [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[1]}]  -max       0.125 [get_ports {B0 B1 B2 B3 G0 G1 G2 G3 HSYNC R0 R1 R2 R3 SRAM_ADDR0 SRAM_ADDR1 SRAM_ADDR2 SRAM_ADDR3 SRAM_ADDR4 SRAM_ADDR5 SRAM_ADDR6 SRAM_ADDR7 SRAM_ADDR8 SRAM_ADDR9 SRAM_ADDR10 SRAM_ADDR11 SRAM_ADDR12 SRAM_ADDR13 SRAM_ADDR14 SRAM_ADDR15 SRAM_ADDR16 SRAM_ADDR17 SRAM_DQ0 SRAM_DQ1 SRAM_DQ2 SRAM_DQ3 SRAM_DQ4 SRAM_DQ5 SRAM_DQ6 SRAM_DQ7 SRAM_DQ8 SRAM_DQ9 SRAM_DQ10 SRAM_DQ11 SRAM_DQ12 SRAM_DQ13 SRAM_DQ14 SRAM_DQ15 SRAM_LB SRAM_OE SRAM_UB SRAM_WE SRAM_CE VSYNC LED0 LED1 LED2 LED3}] File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ4". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ13". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ5". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ10". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ11". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ8". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ9". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR4". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR5". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR6". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR7". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR8". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR9". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR10". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR11". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR12". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR13". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR14". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR15". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR16". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_CE". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_OE". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_WE". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_UB". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_LB". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR17". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "R0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "R1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "R2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "G0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "G1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "G2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "B0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "B1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "B2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "HSYNC". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "VSYNC". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "R3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "G3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "B3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ15". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ14". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ7". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ6". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "LED0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "LED1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "LED2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "LED3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332049): Ignored set_output_delay at mce2vga.sdc(101): Argument -clock is an empty collection File: C:/src/mce2vga2/mce2vga.sdc Line: 101
    Info (332050): set_output_delay -clock [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}]  -max       0.125 [get_ports {B0 B1 B2 B3 G0 G1 G2 G3 HSYNC R0 R1 R2 R3 SRAM_ADDR0 SRAM_ADDR1 SRAM_ADDR2 SRAM_ADDR3 SRAM_ADDR4 SRAM_ADDR5 SRAM_ADDR6 SRAM_ADDR7 SRAM_ADDR8 SRAM_ADDR9 SRAM_ADDR10 SRAM_ADDR11 SRAM_ADDR12 SRAM_ADDR13 SRAM_ADDR14 SRAM_ADDR15 SRAM_ADDR16 SRAM_ADDR17 SRAM_DQ0 SRAM_DQ1 SRAM_DQ2 SRAM_DQ3 SRAM_DQ4 SRAM_DQ5 SRAM_DQ6 SRAM_DQ7 SRAM_DQ8 SRAM_DQ9 SRAM_DQ10 SRAM_DQ11 SRAM_DQ12 SRAM_DQ13 SRAM_DQ14 SRAM_DQ15 SRAM_LB SRAM_OE SRAM_UB SRAM_WE SRAM_CE VSYNC LED0 LED1 LED2 LED3}] File: C:/src/mce2vga2/mce2vga.sdc Line: 101
Warning (332054): Assignment set_clock_groups is accepted but has some problems at mce2vga.sdc(110): Argument -group with value [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}] contains zero elements File: C:/src/mce2vga2/mce2vga.sdc Line: 110
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[0]}] -group [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}]  File: C:/src/mce2vga2/mce2vga.sdc Line: 110
Warning (332054): Assignment set_clock_groups is accepted but has some problems at mce2vga.sdc(117): Argument -group with value [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}] contains zero elements File: C:/src/mce2vga2/mce2vga.sdc Line: 117
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[1]}] -group [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}]  File: C:/src/mce2vga2/mce2vga.sdc Line: 117
Warning (332054): Assignment set_clock_groups is accepted but has some problems at mce2vga.sdc(123): Argument -group with value [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}] contains zero elements File: C:/src/mce2vga2/mce2vga.sdc Line: 123
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}] -group [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[0]}]  File: C:/src/mce2vga2/mce2vga.sdc Line: 123
Warning (332054): Assignment set_clock_groups is accepted but has some problems at mce2vga.sdc(124): Argument -group with value [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}] contains zero elements File: C:/src/mce2vga2/mce2vga.sdc Line: 124
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}] -group [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[1]}]  File: C:/src/mce2vga2/mce2vga.sdc Line: 124
Warning (332054): Assignment set_clock_groups is accepted but has some problems at mce2vga.sdc(126): Argument -group with value [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}] contains zero elements File: C:/src/mce2vga2/mce2vga.sdc Line: 126
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}] -group [get_clocks {pll2|altpll_component|auto_generated|pll1|clk[0]}]  File: C:/src/mce2vga2/mce2vga.sdc Line: 126
Warning (332054): Assignment set_clock_groups is accepted but has some problems at mce2vga.sdc(127): Argument -group with value [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}] contains zero elements File: C:/src/mce2vga2/mce2vga.sdc Line: 127
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}] -group [get_clocks {pll2|altpll_component|auto_generated|pll1|clk[1]}]  File: C:/src/mce2vga2/mce2vga.sdc Line: 127
Warning (332054): Assignment set_clock_groups is accepted but has some problems at mce2vga.sdc(128): Argument -group with value [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}] contains zero elements File: C:/src/mce2vga2/mce2vga.sdc Line: 128
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}] -group [get_clocks {pll2|altpll_component|auto_generated|pll1|clk[2]}]  File: C:/src/mce2vga2/mce2vga.sdc Line: 128
Warning (332054): Assignment set_clock_groups is accepted but has some problems at mce2vga.sdc(136): Argument -group with value [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}] contains zero elements File: C:/src/mce2vga2/mce2vga.sdc Line: 136
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {pll2|altpll_component|auto_generated|pll1|clk[0]}] -group [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}]  File: C:/src/mce2vga2/mce2vga.sdc Line: 136
Warning (332054): Assignment set_clock_groups is accepted but has some problems at mce2vga.sdc(143): Argument -group with value [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}] contains zero elements File: C:/src/mce2vga2/mce2vga.sdc Line: 143
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {pll2|altpll_component|auto_generated|pll1|clk[1]}] -group [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}]  File: C:/src/mce2vga2/mce2vga.sdc Line: 143
Warning (332054): Assignment set_clock_groups is accepted but has some problems at mce2vga.sdc(150): Argument -group with value [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}] contains zero elements File: C:/src/mce2vga2/mce2vga.sdc Line: 150
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {pll2|altpll_component|auto_generated|pll1|clk[2]}] -group [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}]  File: C:/src/mce2vga2/mce2vga.sdc Line: 150
Warning (332174): Ignored filter at mce2vga.sdc(161): sram:cga_sram|SramUB could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/src/mce2vga2/mce2vga.sdc Line: 161
Warning (332049): Ignored set_false_path at mce2vga.sdc(161): Argument <from> is not an object ID File: C:/src/mce2vga2/mce2vga.sdc Line: 161
    Info (332050): set_false_path -from {sram:cga_sram|SramUB} -to {SRAM_UB} File: C:/src/mce2vga2/mce2vga.sdc Line: 161
Warning (332174): Ignored filter at mce2vga.sdc(162): sram:cga_sram|SramLB could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/src/mce2vga2/mce2vga.sdc Line: 162
Warning (332049): Ignored set_false_path at mce2vga.sdc(162): Argument <from> is not an object ID File: C:/src/mce2vga2/mce2vga.sdc Line: 162
    Info (332050): set_false_path -from {sram:cga_sram|SramLB} -to {SRAM_LB} File: C:/src/mce2vga2/mce2vga.sdc Line: 162
Warning (332174): Ignored filter at mce2vga.sdc(218): sram:ega_sram|SramUB could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/src/mce2vga2/mce2vga.sdc Line: 218
Warning (332049): Ignored set_false_path at mce2vga.sdc(218): Argument <from> is not an object ID File: C:/src/mce2vga2/mce2vga.sdc Line: 218
    Info (332050): set_false_path -from {sram:ega_sram|SramUB} -to {SRAM_UB} File: C:/src/mce2vga2/mce2vga.sdc Line: 218
Warning (332174): Ignored filter at mce2vga.sdc(219): sram:ega_sram|SramLB could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/src/mce2vga2/mce2vga.sdc Line: 219
Warning (332049): Ignored set_false_path at mce2vga.sdc(219): Argument <from> is not an object ID File: C:/src/mce2vga2/mce2vga.sdc Line: 219
    Info (332050): set_false_path -from {sram:ega_sram|SramLB} -to {SRAM_LB} File: C:/src/mce2vga2/mce2vga.sdc Line: 219
Warning (332174): Ignored filter at mce2vga.sdc(275): sram:mda_sram|SramUB could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/src/mce2vga2/mce2vga.sdc Line: 275
Warning (332049): Ignored set_false_path at mce2vga.sdc(275): Argument <from> is not an object ID File: C:/src/mce2vga2/mce2vga.sdc Line: 275
    Info (332050): set_false_path -from {sram:mda_sram|SramUB} -to {SRAM_UB} File: C:/src/mce2vga2/mce2vga.sdc Line: 275
Warning (332174): Ignored filter at mce2vga.sdc(276): sram:mda_sram|SramLB could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/src/mce2vga2/mce2vga.sdc Line: 276
Warning (332049): Ignored set_false_path at mce2vga.sdc(276): Argument <from> is not an object ID File: C:/src/mce2vga2/mce2vga.sdc Line: 276
    Info (332050): set_false_path -from {sram:mda_sram|SramLB} -to {SRAM_LB} File: C:/src/mce2vga2/mce2vga.sdc Line: 276
Warning (332070): Port "DOWN_BTN" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "DOWN_BTN" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "H" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "H" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "LEFT_BTN" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "LEFT_BTN" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "PB" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "PB" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "PG" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "PG" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "PR" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "PR" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "RESET" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "RESET" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "RIGHT_BTN" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "RIGHT_BTN" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SB" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SB" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SG" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SG" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SR" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SR" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SRAM_DQ0" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SRAM_DQ0" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SRAM_DQ1" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SRAM_DQ1" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SRAM_DQ10" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SRAM_DQ10" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SRAM_DQ11" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SRAM_DQ11" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SRAM_DQ12" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SRAM_DQ12" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SRAM_DQ13" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SRAM_DQ13" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SRAM_DQ14" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SRAM_DQ14" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SRAM_DQ15" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SRAM_DQ15" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SRAM_DQ2" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SRAM_DQ2" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SRAM_DQ3" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SRAM_DQ3" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SRAM_DQ4" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SRAM_DQ4" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SRAM_DQ5" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SRAM_DQ5" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SRAM_DQ6" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SRAM_DQ6" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SRAM_DQ7" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SRAM_DQ7" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SRAM_DQ8" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SRAM_DQ8" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SRAM_DQ9" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SRAM_DQ9" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SW0" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SW0" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SW1" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SW1" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SW2" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SW2" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SW3" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SW3" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "UP_BTN" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "UP_BTN" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "V" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "V" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "B0" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "B0" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "B1" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "B1" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "B2" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "B2" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "B3" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "B3" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "G0" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "G0" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "G1" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "G1" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "G2" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "G2" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "G3" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "G3" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "HSYNC" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "HSYNC" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "LED0" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "LED0" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "LED1" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "LED1" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "LED2" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "LED2" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "LED3" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "LED3" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "R0" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "R0" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "R1" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "R1" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "R2" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "R2" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "R3" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "R3" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_ADDR0" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_ADDR0" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_ADDR1" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_ADDR1" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_ADDR10" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_ADDR10" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_ADDR11" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_ADDR11" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_ADDR12" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_ADDR12" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_ADDR13" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_ADDR13" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_ADDR14" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_ADDR14" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_ADDR15" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_ADDR15" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_ADDR16" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_ADDR16" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_ADDR17" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_ADDR17" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_ADDR2" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_ADDR2" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_ADDR3" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_ADDR3" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_ADDR4" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_ADDR4" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_ADDR5" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_ADDR5" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_ADDR6" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_ADDR6" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_ADDR7" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_ADDR7" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_ADDR8" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_ADDR8" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_ADDR9" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_ADDR9" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_CE" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_CE" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_DQ0" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_DQ0" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_DQ1" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_DQ1" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_DQ10" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_DQ10" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_DQ11" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_DQ11" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_DQ12" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_DQ12" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_DQ13" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_DQ13" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_DQ14" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_DQ14" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_DQ15" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_DQ15" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_DQ2" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_DQ2" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_DQ3" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_DQ3" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_DQ4" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_DQ4" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_DQ5" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_DQ5" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_DQ6" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_DQ6" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_DQ7" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_DQ7" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_DQ8" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_DQ8" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_DQ9" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_DQ9" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_LB" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_LB" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_OE" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_OE" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_UB" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_UB" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_WE" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_WE" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "VSYNC" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "VSYNC" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 6 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000          CLK
    Info (332111):    7.688 pll1|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   35.384 pll1|altpll_component|auto_generated|pll1|clk[1]
    Info (332111):    8.730 pll2|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   39.682 pll2|altpll_component|auto_generated|pll1|clk[1]
    Info (332111):    8.722 pll2|altpll_component|auto_generated|pll1|clk[2]
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 516 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:01
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4539 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 41 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 4350 logic cells
    Info (21064): Implemented 112 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 763 warnings
    Info: Peak virtual memory: 792 megabytes
    Info: Processing ended: Fri Dec 08 21:16:50 2017
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:31


