#ifndef _VTSS_OCELOT_REGS_DEVCPU_GCB_H_
#define _VTSS_OCELOT_REGS_DEVCPU_GCB_H_

/*
 *
 * VCore-III Register Definitions
 *
 * Copyright (C) 2015 Vitesse Semiconductor Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 */

#include "vtss_ocelot_regs_common.h"

#define VTSS_DEVCPU_GCB_CHIP_REGS_CHIP_ID    VTSS_IOREG(VTSS_TO_DEVCPU_GCB,0x0)
#define  VTSS_F_DEVCPU_GCB_CHIP_REGS_CHIP_ID_REV_ID(x)  VTSS_ENCODE_BITFIELD(x,28,4)
#define  VTSS_M_DEVCPU_GCB_CHIP_REGS_CHIP_ID_REV_ID     VTSS_ENCODE_BITMASK(28,4)
#define  VTSS_X_DEVCPU_GCB_CHIP_REGS_CHIP_ID_REV_ID(x)  VTSS_EXTRACT_BITFIELD(x,28,4)
#define  VTSS_F_DEVCPU_GCB_CHIP_REGS_CHIP_ID_PART_ID(x)  VTSS_ENCODE_BITFIELD(x,12,16)
#define  VTSS_M_DEVCPU_GCB_CHIP_REGS_CHIP_ID_PART_ID     VTSS_ENCODE_BITMASK(12,16)
#define  VTSS_X_DEVCPU_GCB_CHIP_REGS_CHIP_ID_PART_ID(x)  VTSS_EXTRACT_BITFIELD(x,12,16)
#define  VTSS_F_DEVCPU_GCB_CHIP_REGS_CHIP_ID_MFG_ID(x)  VTSS_ENCODE_BITFIELD(x,1,11)
#define  VTSS_M_DEVCPU_GCB_CHIP_REGS_CHIP_ID_MFG_ID     VTSS_ENCODE_BITMASK(1,11)
#define  VTSS_X_DEVCPU_GCB_CHIP_REGS_CHIP_ID_MFG_ID(x)  VTSS_EXTRACT_BITFIELD(x,1,11)
#define  VTSS_F_DEVCPU_GCB_CHIP_REGS_CHIP_ID_ONE(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DEVCPU_GCB_CHIP_REGS_CHIP_ID_ONE  BIT(0)
#define  VTSS_X_DEVCPU_GCB_CHIP_REGS_CHIP_ID_ONE(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

#define VTSS_DEVCPU_GCB_CHIP_REGS_GPR        VTSS_IOREG(VTSS_TO_DEVCPU_GCB,0x1)
#define  VTSS_F_DEVCPU_GCB_CHIP_REGS_GPR_GPR(x)  (x)
#define  VTSS_M_DEVCPU_GCB_CHIP_REGS_GPR_GPR     0xffffffff
#define  VTSS_X_DEVCPU_GCB_CHIP_REGS_GPR_GPR(x)  (x)

#define VTSS_DEVCPU_GCB_CHIP_REGS_SOFT_RST   VTSS_IOREG(VTSS_TO_DEVCPU_GCB,0x2)
#define  VTSS_F_DEVCPU_GCB_CHIP_REGS_SOFT_RST_SOFT_NON_CFG_RST(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DEVCPU_GCB_CHIP_REGS_SOFT_RST_SOFT_NON_CFG_RST  BIT(2)
#define  VTSS_X_DEVCPU_GCB_CHIP_REGS_SOFT_RST_SOFT_NON_CFG_RST(x)  VTSS_EXTRACT_BITFIELD(x,2,1)
#define  VTSS_F_DEVCPU_GCB_CHIP_REGS_SOFT_RST_SOFT_SWC_RST(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DEVCPU_GCB_CHIP_REGS_SOFT_RST_SOFT_SWC_RST  BIT(1)
#define  VTSS_X_DEVCPU_GCB_CHIP_REGS_SOFT_RST_SOFT_SWC_RST(x)  VTSS_EXTRACT_BITFIELD(x,1,1)
#define  VTSS_F_DEVCPU_GCB_CHIP_REGS_SOFT_RST_SOFT_CHIP_RST(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DEVCPU_GCB_CHIP_REGS_SOFT_RST_SOFT_CHIP_RST  BIT(0)
#define  VTSS_X_DEVCPU_GCB_CHIP_REGS_SOFT_RST_SOFT_CHIP_RST(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

#define VTSS_DEVCPU_GCB_CHIP_REGS_HW_CFG     VTSS_IOREG(VTSS_TO_DEVCPU_GCB,0x3)
#define  VTSS_F_DEVCPU_GCB_CHIP_REGS_HW_CFG_DFT_STAT_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DEVCPU_GCB_CHIP_REGS_HW_CFG_DFT_STAT_ENA  BIT(0)
#define  VTSS_X_DEVCPU_GCB_CHIP_REGS_HW_CFG_DFT_STAT_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

#define VTSS_DEVCPU_GCB_CHIP_REGS_HW_STAT    VTSS_IOREG(VTSS_TO_DEVCPU_GCB,0x4)
#define  VTSS_F_DEVCPU_GCB_CHIP_REGS_HW_STAT_PLL0_CONF(x)  VTSS_ENCODE_BITFIELD(x,1,3)
#define  VTSS_M_DEVCPU_GCB_CHIP_REGS_HW_STAT_PLL0_CONF     VTSS_ENCODE_BITMASK(1,3)
#define  VTSS_X_DEVCPU_GCB_CHIP_REGS_HW_STAT_PLL0_CONF(x)  VTSS_EXTRACT_BITFIELD(x,1,3)
#define  VTSS_F_DEVCPU_GCB_CHIP_REGS_HW_STAT_MEM_FAIL(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DEVCPU_GCB_CHIP_REGS_HW_STAT_MEM_FAIL  BIT(0)
#define  VTSS_X_DEVCPU_GCB_CHIP_REGS_HW_STAT_MEM_FAIL(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

#define VTSS_DEVCPU_GCB_CHIP_REGS_FEA_STAT   VTSS_IOREG(VTSS_TO_DEVCPU_GCB,0x5)
#define  VTSS_F_DEVCPU_GCB_CHIP_REGS_FEA_STAT_FEA_STAT(x)  (x)
#define  VTSS_M_DEVCPU_GCB_CHIP_REGS_FEA_STAT_FEA_STAT     0xffffffff
#define  VTSS_X_DEVCPU_GCB_CHIP_REGS_FEA_STAT_FEA_STAT(x)  (x)

#define VTSS_DEVCPU_GCB_CHIP_REGS_FEA_DIS    VTSS_IOREG(VTSS_TO_DEVCPU_GCB,0x6)
#define  VTSS_F_DEVCPU_GCB_CHIP_REGS_FEA_DIS_FEA_DIS(x)  (x)
#define  VTSS_M_DEVCPU_GCB_CHIP_REGS_FEA_DIS_FEA_DIS     0xffffffff
#define  VTSS_X_DEVCPU_GCB_CHIP_REGS_FEA_DIS_FEA_DIS(x)  (x)

#define VTSS_DEVCPU_GCB_SW_REGS_SW_INTR      VTSS_IOREG(VTSS_TO_DEVCPU_GCB,0x7)
#define  VTSS_F_DEVCPU_GCB_SW_REGS_SW_INTR_SW1_INTR(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DEVCPU_GCB_SW_REGS_SW_INTR_SW1_INTR  BIT(1)
#define  VTSS_X_DEVCPU_GCB_SW_REGS_SW_INTR_SW1_INTR(x)  VTSS_EXTRACT_BITFIELD(x,1,1)
#define  VTSS_F_DEVCPU_GCB_SW_REGS_SW_INTR_SW0_INTR(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DEVCPU_GCB_SW_REGS_SW_INTR_SW0_INTR  BIT(0)
#define  VTSS_X_DEVCPU_GCB_SW_REGS_SW_INTR_SW0_INTR(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

#define VTSS_DEVCPU_GCB_VCORE_ACCESS_VA_CTRL  VTSS_IOREG(VTSS_TO_DEVCPU_GCB,0x8)
#define  VTSS_F_DEVCPU_GCB_VCORE_ACCESS_VA_CTRL_VA_SIZE(x)  VTSS_ENCODE_BITFIELD(x,4,2)
#define  VTSS_M_DEVCPU_GCB_VCORE_ACCESS_VA_CTRL_VA_SIZE     VTSS_ENCODE_BITMASK(4,2)
#define  VTSS_X_DEVCPU_GCB_VCORE_ACCESS_VA_CTRL_VA_SIZE(x)  VTSS_EXTRACT_BITFIELD(x,4,2)
#define  VTSS_F_DEVCPU_GCB_VCORE_ACCESS_VA_CTRL_VA_ERR(x)  VTSS_ENCODE_BITFIELD(x,2,2)
#define  VTSS_M_DEVCPU_GCB_VCORE_ACCESS_VA_CTRL_VA_ERR     VTSS_ENCODE_BITMASK(2,2)
#define  VTSS_X_DEVCPU_GCB_VCORE_ACCESS_VA_CTRL_VA_ERR(x)  VTSS_EXTRACT_BITFIELD(x,2,2)
#define  VTSS_F_DEVCPU_GCB_VCORE_ACCESS_VA_CTRL_VA_BUSY_RD(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DEVCPU_GCB_VCORE_ACCESS_VA_CTRL_VA_BUSY_RD  BIT(1)
#define  VTSS_X_DEVCPU_GCB_VCORE_ACCESS_VA_CTRL_VA_BUSY_RD(x)  VTSS_EXTRACT_BITFIELD(x,1,1)
#define  VTSS_F_DEVCPU_GCB_VCORE_ACCESS_VA_CTRL_VA_BUSY(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DEVCPU_GCB_VCORE_ACCESS_VA_CTRL_VA_BUSY  BIT(0)
#define  VTSS_X_DEVCPU_GCB_VCORE_ACCESS_VA_CTRL_VA_BUSY(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

#define VTSS_DEVCPU_GCB_VCORE_ACCESS_VA_ADDR  VTSS_IOREG(VTSS_TO_DEVCPU_GCB,0x9)
#define  VTSS_F_DEVCPU_GCB_VCORE_ACCESS_VA_ADDR_VA_ADDR(x)  (x)
#define  VTSS_M_DEVCPU_GCB_VCORE_ACCESS_VA_ADDR_VA_ADDR     0xffffffff
#define  VTSS_X_DEVCPU_GCB_VCORE_ACCESS_VA_ADDR_VA_ADDR(x)  (x)

#define VTSS_DEVCPU_GCB_VCORE_ACCESS_VA_DATA  VTSS_IOREG(VTSS_TO_DEVCPU_GCB,0xa)
#define  VTSS_F_DEVCPU_GCB_VCORE_ACCESS_VA_DATA_VA_DATA(x)  (x)
#define  VTSS_M_DEVCPU_GCB_VCORE_ACCESS_VA_DATA_VA_DATA     0xffffffff
#define  VTSS_X_DEVCPU_GCB_VCORE_ACCESS_VA_DATA_VA_DATA(x)  (x)

#define VTSS_DEVCPU_GCB_VCORE_ACCESS_VA_DATA_INCR  VTSS_IOREG(VTSS_TO_DEVCPU_GCB,0xb)
#define  VTSS_F_DEVCPU_GCB_VCORE_ACCESS_VA_DATA_INCR_VA_DATA_INCR(x)  (x)
#define  VTSS_M_DEVCPU_GCB_VCORE_ACCESS_VA_DATA_INCR_VA_DATA_INCR     0xffffffff
#define  VTSS_X_DEVCPU_GCB_VCORE_ACCESS_VA_DATA_INCR_VA_DATA_INCR(x)  (x)

#define VTSS_DEVCPU_GCB_VCORE_ACCESS_VA_DATA_INERT  VTSS_IOREG(VTSS_TO_DEVCPU_GCB,0xc)
#define  VTSS_F_DEVCPU_GCB_VCORE_ACCESS_VA_DATA_INERT_VA_DATA_INERT(x)  (x)
#define  VTSS_M_DEVCPU_GCB_VCORE_ACCESS_VA_DATA_INERT_VA_DATA_INERT     0xffffffff
#define  VTSS_X_DEVCPU_GCB_VCORE_ACCESS_VA_DATA_INERT_VA_DATA_INERT(x)  (x)

#define VTSS_DEVCPU_GCB_GPIO_GPIO_OUT_SET    VTSS_IOREG(VTSS_TO_DEVCPU_GCB,0xd)
#define  VTSS_F_DEVCPU_GCB_GPIO_GPIO_OUT_SET_G_OUT_SET(x)  VTSS_ENCODE_BITFIELD(x,0,22)
#define  VTSS_M_DEVCPU_GCB_GPIO_GPIO_OUT_SET_G_OUT_SET     VTSS_ENCODE_BITMASK(0,22)
#define  VTSS_X_DEVCPU_GCB_GPIO_GPIO_OUT_SET_G_OUT_SET(x)  VTSS_EXTRACT_BITFIELD(x,0,22)

#define VTSS_DEVCPU_GCB_GPIO_GPIO_OUT_CLR    VTSS_IOREG(VTSS_TO_DEVCPU_GCB,0xe)
#define  VTSS_F_DEVCPU_GCB_GPIO_GPIO_OUT_CLR_G_OUT_CLR(x)  VTSS_ENCODE_BITFIELD(x,0,22)
#define  VTSS_M_DEVCPU_GCB_GPIO_GPIO_OUT_CLR_G_OUT_CLR     VTSS_ENCODE_BITMASK(0,22)
#define  VTSS_X_DEVCPU_GCB_GPIO_GPIO_OUT_CLR_G_OUT_CLR(x)  VTSS_EXTRACT_BITFIELD(x,0,22)

#define VTSS_DEVCPU_GCB_GPIO_GPIO_OUT        VTSS_IOREG(VTSS_TO_DEVCPU_GCB,0xf)
#define  VTSS_F_DEVCPU_GCB_GPIO_GPIO_OUT_G_OUT(x)  VTSS_ENCODE_BITFIELD(x,0,22)
#define  VTSS_M_DEVCPU_GCB_GPIO_GPIO_OUT_G_OUT     VTSS_ENCODE_BITMASK(0,22)
#define  VTSS_X_DEVCPU_GCB_GPIO_GPIO_OUT_G_OUT(x)  VTSS_EXTRACT_BITFIELD(x,0,22)

#define VTSS_DEVCPU_GCB_GPIO_GPIO_IN         VTSS_IOREG(VTSS_TO_DEVCPU_GCB,0x10)
#define  VTSS_F_DEVCPU_GCB_GPIO_GPIO_IN_G_IN(x)  VTSS_ENCODE_BITFIELD(x,0,22)
#define  VTSS_M_DEVCPU_GCB_GPIO_GPIO_IN_G_IN     VTSS_ENCODE_BITMASK(0,22)
#define  VTSS_X_DEVCPU_GCB_GPIO_GPIO_IN_G_IN(x)  VTSS_EXTRACT_BITFIELD(x,0,22)

#define VTSS_DEVCPU_GCB_GPIO_GPIO_OE         VTSS_IOREG(VTSS_TO_DEVCPU_GCB,0x11)
#define  VTSS_F_DEVCPU_GCB_GPIO_GPIO_OE_G_OE(x)  VTSS_ENCODE_BITFIELD(x,0,22)
#define  VTSS_M_DEVCPU_GCB_GPIO_GPIO_OE_G_OE     VTSS_ENCODE_BITMASK(0,22)
#define  VTSS_X_DEVCPU_GCB_GPIO_GPIO_OE_G_OE(x)  VTSS_EXTRACT_BITFIELD(x,0,22)

#define VTSS_DEVCPU_GCB_GPIO_GPIO_INTR       VTSS_IOREG(VTSS_TO_DEVCPU_GCB,0x12)
#define  VTSS_F_DEVCPU_GCB_GPIO_GPIO_INTR_G_INTR(x)  VTSS_ENCODE_BITFIELD(x,0,22)
#define  VTSS_M_DEVCPU_GCB_GPIO_GPIO_INTR_G_INTR     VTSS_ENCODE_BITMASK(0,22)
#define  VTSS_X_DEVCPU_GCB_GPIO_GPIO_INTR_G_INTR(x)  VTSS_EXTRACT_BITFIELD(x,0,22)

#define VTSS_DEVCPU_GCB_GPIO_GPIO_INTR_ENA   VTSS_IOREG(VTSS_TO_DEVCPU_GCB,0x13)
#define  VTSS_F_DEVCPU_GCB_GPIO_GPIO_INTR_ENA_G_INTR_ENA(x)  VTSS_ENCODE_BITFIELD(x,0,22)
#define  VTSS_M_DEVCPU_GCB_GPIO_GPIO_INTR_ENA_G_INTR_ENA     VTSS_ENCODE_BITMASK(0,22)
#define  VTSS_X_DEVCPU_GCB_GPIO_GPIO_INTR_ENA_G_INTR_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0,22)

#define VTSS_DEVCPU_GCB_GPIO_GPIO_INTR_IDENT  VTSS_IOREG(VTSS_TO_DEVCPU_GCB,0x14)
#define  VTSS_F_DEVCPU_GCB_GPIO_GPIO_INTR_IDENT_G_INTR_IDENT(x)  VTSS_ENCODE_BITFIELD(x,0,22)
#define  VTSS_M_DEVCPU_GCB_GPIO_GPIO_INTR_IDENT_G_INTR_IDENT     VTSS_ENCODE_BITMASK(0,22)
#define  VTSS_X_DEVCPU_GCB_GPIO_GPIO_INTR_IDENT_G_INTR_IDENT(x)  VTSS_EXTRACT_BITFIELD(x,0,22)

#define VTSS_DEVCPU_GCB_GPIO_GPIO_ALT(ri)    VTSS_IOREG(VTSS_TO_DEVCPU_GCB,0x15 + (ri))
#define  VTSS_F_DEVCPU_GCB_GPIO_GPIO_ALT_G_ALT(x)  VTSS_ENCODE_BITFIELD(x,0,22)
#define  VTSS_M_DEVCPU_GCB_GPIO_GPIO_ALT_G_ALT     VTSS_ENCODE_BITMASK(0,22)
#define  VTSS_X_DEVCPU_GCB_GPIO_GPIO_ALT_G_ALT(x)  VTSS_EXTRACT_BITFIELD(x,0,22)

#define VTSS_DEVCPU_GCB_GPIO_GPIO_SD_MAP(ri)  VTSS_IOREG(VTSS_TO_DEVCPU_GCB,0x17 + (ri))
#define  VTSS_F_DEVCPU_GCB_GPIO_GPIO_SD_MAP_G_SD_MAP(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DEVCPU_GCB_GPIO_GPIO_SD_MAP_G_SD_MAP     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DEVCPU_GCB_GPIO_GPIO_SD_MAP_G_SD_MAP(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

#define VTSS_DEVCPU_GCB_MIIM_MII_STATUS(gi)  VTSS_IOREG_IX(VTSS_TO_DEVCPU_GCB,0x27,gi,9,0,0)
#define  VTSS_F_DEVCPU_GCB_MIIM_MII_STATUS_MIIM_SCAN_COMPLETE(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DEVCPU_GCB_MIIM_MII_STATUS_MIIM_SCAN_COMPLETE  BIT(4)
#define  VTSS_X_DEVCPU_GCB_MIIM_MII_STATUS_MIIM_SCAN_COMPLETE(x)  VTSS_EXTRACT_BITFIELD(x,4,1)
#define  VTSS_F_DEVCPU_GCB_MIIM_MII_STATUS_MIIM_STAT_BUSY(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DEVCPU_GCB_MIIM_MII_STATUS_MIIM_STAT_BUSY  BIT(3)
#define  VTSS_X_DEVCPU_GCB_MIIM_MII_STATUS_MIIM_STAT_BUSY(x)  VTSS_EXTRACT_BITFIELD(x,3,1)
#define  VTSS_F_DEVCPU_GCB_MIIM_MII_STATUS_MIIM_STAT_OPR_PEND(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DEVCPU_GCB_MIIM_MII_STATUS_MIIM_STAT_OPR_PEND  BIT(2)
#define  VTSS_X_DEVCPU_GCB_MIIM_MII_STATUS_MIIM_STAT_OPR_PEND(x)  VTSS_EXTRACT_BITFIELD(x,2,1)
#define  VTSS_F_DEVCPU_GCB_MIIM_MII_STATUS_MIIM_STAT_PENDING_RD(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DEVCPU_GCB_MIIM_MII_STATUS_MIIM_STAT_PENDING_RD  BIT(1)
#define  VTSS_X_DEVCPU_GCB_MIIM_MII_STATUS_MIIM_STAT_PENDING_RD(x)  VTSS_EXTRACT_BITFIELD(x,1,1)
#define  VTSS_F_DEVCPU_GCB_MIIM_MII_STATUS_MIIM_STAT_PENDING_WR(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DEVCPU_GCB_MIIM_MII_STATUS_MIIM_STAT_PENDING_WR  BIT(0)
#define  VTSS_X_DEVCPU_GCB_MIIM_MII_STATUS_MIIM_STAT_PENDING_WR(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

#define VTSS_DEVCPU_GCB_MIIM_MII_CFG_7226(gi)  VTSS_IOREG_IX(VTSS_TO_DEVCPU_GCB,0x27,gi,9,0,1)
#define  VTSS_F_DEVCPU_GCB_MIIM_MII_CFG_7226_MIIM_7226_CFG_FIELD(x)  VTSS_ENCODE_BITFIELD(!!(x),9,1)
#define  VTSS_M_DEVCPU_GCB_MIIM_MII_CFG_7226_MIIM_7226_CFG_FIELD  BIT(9)
#define  VTSS_X_DEVCPU_GCB_MIIM_MII_CFG_7226_MIIM_7226_CFG_FIELD(x)  VTSS_EXTRACT_BITFIELD(x,9,1)

#define VTSS_DEVCPU_GCB_MIIM_MII_CMD(gi)     VTSS_IOREG_IX(VTSS_TO_DEVCPU_GCB,0x27,gi,9,0,2)
#define  VTSS_F_DEVCPU_GCB_MIIM_MII_CMD_MIIM_CMD_VLD(x)  VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_DEVCPU_GCB_MIIM_MII_CMD_MIIM_CMD_VLD  BIT(31)
#define  VTSS_X_DEVCPU_GCB_MIIM_MII_CMD_MIIM_CMD_VLD(x)  VTSS_EXTRACT_BITFIELD(x,31,1)
#define  VTSS_F_DEVCPU_GCB_MIIM_MII_CMD_MIIM_CMD_PHYAD(x)  VTSS_ENCODE_BITFIELD(x,25,5)
#define  VTSS_M_DEVCPU_GCB_MIIM_MII_CMD_MIIM_CMD_PHYAD     VTSS_ENCODE_BITMASK(25,5)
#define  VTSS_X_DEVCPU_GCB_MIIM_MII_CMD_MIIM_CMD_PHYAD(x)  VTSS_EXTRACT_BITFIELD(x,25,5)
#define  VTSS_F_DEVCPU_GCB_MIIM_MII_CMD_MIIM_CMD_REGAD(x)  VTSS_ENCODE_BITFIELD(x,20,5)
#define  VTSS_M_DEVCPU_GCB_MIIM_MII_CMD_MIIM_CMD_REGAD     VTSS_ENCODE_BITMASK(20,5)
#define  VTSS_X_DEVCPU_GCB_MIIM_MII_CMD_MIIM_CMD_REGAD(x)  VTSS_EXTRACT_BITFIELD(x,20,5)
#define  VTSS_F_DEVCPU_GCB_MIIM_MII_CMD_MIIM_CMD_WRDATA(x)  VTSS_ENCODE_BITFIELD(x,4,16)
#define  VTSS_M_DEVCPU_GCB_MIIM_MII_CMD_MIIM_CMD_WRDATA     VTSS_ENCODE_BITMASK(4,16)
#define  VTSS_X_DEVCPU_GCB_MIIM_MII_CMD_MIIM_CMD_WRDATA(x)  VTSS_EXTRACT_BITFIELD(x,4,16)
#define  VTSS_F_DEVCPU_GCB_MIIM_MII_CMD_MIIM_CMD_SINGLE_SCAN(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DEVCPU_GCB_MIIM_MII_CMD_MIIM_CMD_SINGLE_SCAN  BIT(3)
#define  VTSS_X_DEVCPU_GCB_MIIM_MII_CMD_MIIM_CMD_SINGLE_SCAN(x)  VTSS_EXTRACT_BITFIELD(x,3,1)
#define  VTSS_F_DEVCPU_GCB_MIIM_MII_CMD_MIIM_CMD_OPR_FIELD(x)  VTSS_ENCODE_BITFIELD(x,1,2)
#define  VTSS_M_DEVCPU_GCB_MIIM_MII_CMD_MIIM_CMD_OPR_FIELD     VTSS_ENCODE_BITMASK(1,2)
#define  VTSS_X_DEVCPU_GCB_MIIM_MII_CMD_MIIM_CMD_OPR_FIELD(x)  VTSS_EXTRACT_BITFIELD(x,1,2)
#define  VTSS_F_DEVCPU_GCB_MIIM_MII_CMD_MIIM_CMD_SCAN(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DEVCPU_GCB_MIIM_MII_CMD_MIIM_CMD_SCAN  BIT(0)
#define  VTSS_X_DEVCPU_GCB_MIIM_MII_CMD_MIIM_CMD_SCAN(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

#define VTSS_DEVCPU_GCB_MIIM_MII_DATA(gi)    VTSS_IOREG_IX(VTSS_TO_DEVCPU_GCB,0x27,gi,9,0,3)
#define  VTSS_F_DEVCPU_GCB_MIIM_MII_DATA_MIIM_DATA_SUCCESS(x)  VTSS_ENCODE_BITFIELD(x,16,2)
#define  VTSS_M_DEVCPU_GCB_MIIM_MII_DATA_MIIM_DATA_SUCCESS     VTSS_ENCODE_BITMASK(16,2)
#define  VTSS_X_DEVCPU_GCB_MIIM_MII_DATA_MIIM_DATA_SUCCESS(x)  VTSS_EXTRACT_BITFIELD(x,16,2)
#define  VTSS_F_DEVCPU_GCB_MIIM_MII_DATA_MIIM_DATA_RDDATA(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DEVCPU_GCB_MIIM_MII_DATA_MIIM_DATA_RDDATA     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DEVCPU_GCB_MIIM_MII_DATA_MIIM_DATA_RDDATA(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

#define VTSS_DEVCPU_GCB_MIIM_MII_CFG(gi)     VTSS_IOREG_IX(VTSS_TO_DEVCPU_GCB,0x27,gi,9,0,4)
#define  VTSS_F_DEVCPU_GCB_MIIM_MII_CFG_DEADLOCK_FIX_DIS(x)  VTSS_ENCODE_BITFIELD(!!(x),11,1)
#define  VTSS_M_DEVCPU_GCB_MIIM_MII_CFG_DEADLOCK_FIX_DIS  BIT(11)
#define  VTSS_X_DEVCPU_GCB_MIIM_MII_CFG_DEADLOCK_FIX_DIS(x)  VTSS_EXTRACT_BITFIELD(x,11,1)
#define  VTSS_F_DEVCPU_GCB_MIIM_MII_CFG_MIIM_ST_CFG_FIELD(x)  VTSS_ENCODE_BITFIELD(x,9,2)
#define  VTSS_M_DEVCPU_GCB_MIIM_MII_CFG_MIIM_ST_CFG_FIELD     VTSS_ENCODE_BITMASK(9,2)
#define  VTSS_X_DEVCPU_GCB_MIIM_MII_CFG_MIIM_ST_CFG_FIELD(x)  VTSS_EXTRACT_BITFIELD(x,9,2)
#define  VTSS_F_DEVCPU_GCB_MIIM_MII_CFG_MIIM_CFG_DBG(x)  VTSS_ENCODE_BITFIELD(!!(x),8,1)
#define  VTSS_M_DEVCPU_GCB_MIIM_MII_CFG_MIIM_CFG_DBG  BIT(8)
#define  VTSS_X_DEVCPU_GCB_MIIM_MII_CFG_MIIM_CFG_DBG(x)  VTSS_EXTRACT_BITFIELD(x,8,1)
#define  VTSS_F_DEVCPU_GCB_MIIM_MII_CFG_MIIM_CFG_PRESCALE(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_DEVCPU_GCB_MIIM_MII_CFG_MIIM_CFG_PRESCALE     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_DEVCPU_GCB_MIIM_MII_CFG_MIIM_CFG_PRESCALE(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

#define VTSS_DEVCPU_GCB_MIIM_MII_SCAN_0(gi)  VTSS_IOREG_IX(VTSS_TO_DEVCPU_GCB,0x27,gi,9,0,5)
#define  VTSS_F_DEVCPU_GCB_MIIM_MII_SCAN_0_MIIM_SCAN_PHYADHI(x)  VTSS_ENCODE_BITFIELD(x,5,5)
#define  VTSS_M_DEVCPU_GCB_MIIM_MII_SCAN_0_MIIM_SCAN_PHYADHI     VTSS_ENCODE_BITMASK(5,5)
#define  VTSS_X_DEVCPU_GCB_MIIM_MII_SCAN_0_MIIM_SCAN_PHYADHI(x)  VTSS_EXTRACT_BITFIELD(x,5,5)
#define  VTSS_F_DEVCPU_GCB_MIIM_MII_SCAN_0_MIIM_SCAN_PHYADLO(x)  VTSS_ENCODE_BITFIELD(x,0,5)
#define  VTSS_M_DEVCPU_GCB_MIIM_MII_SCAN_0_MIIM_SCAN_PHYADLO     VTSS_ENCODE_BITMASK(0,5)
#define  VTSS_X_DEVCPU_GCB_MIIM_MII_SCAN_0_MIIM_SCAN_PHYADLO(x)  VTSS_EXTRACT_BITFIELD(x,0,5)

#define VTSS_DEVCPU_GCB_MIIM_MII_SCAN_1(gi)  VTSS_IOREG_IX(VTSS_TO_DEVCPU_GCB,0x27,gi,9,0,6)
#define  VTSS_F_DEVCPU_GCB_MIIM_MII_SCAN_1_MIIM_SCAN_MASK(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DEVCPU_GCB_MIIM_MII_SCAN_1_MIIM_SCAN_MASK     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DEVCPU_GCB_MIIM_MII_SCAN_1_MIIM_SCAN_MASK(x)  VTSS_EXTRACT_BITFIELD(x,16,16)
#define  VTSS_F_DEVCPU_GCB_MIIM_MII_SCAN_1_MIIM_SCAN_EXPECT(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DEVCPU_GCB_MIIM_MII_SCAN_1_MIIM_SCAN_EXPECT     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DEVCPU_GCB_MIIM_MII_SCAN_1_MIIM_SCAN_EXPECT(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

#define VTSS_DEVCPU_GCB_MIIM_MII_SCAN_LAST_RSLTS(gi)  VTSS_IOREG_IX(VTSS_TO_DEVCPU_GCB,0x27,gi,9,0,7)
#define  VTSS_F_DEVCPU_GCB_MIIM_MII_SCAN_LAST_RSLTS_MIIM_LAST_RSLT(x)  (x)
#define  VTSS_M_DEVCPU_GCB_MIIM_MII_SCAN_LAST_RSLTS_MIIM_LAST_RSLT     0xffffffff
#define  VTSS_X_DEVCPU_GCB_MIIM_MII_SCAN_LAST_RSLTS_MIIM_LAST_RSLT(x)  (x)

#define VTSS_DEVCPU_GCB_MIIM_MII_SCAN_LAST_RSLTS_VLD(gi)  VTSS_IOREG_IX(VTSS_TO_DEVCPU_GCB,0x27,gi,9,0,8)
#define  VTSS_F_DEVCPU_GCB_MIIM_MII_SCAN_LAST_RSLTS_VLD_MIIM_LAST_RSLT_VLD(x)  (x)
#define  VTSS_M_DEVCPU_GCB_MIIM_MII_SCAN_LAST_RSLTS_VLD_MIIM_LAST_RSLT_VLD     0xffffffff
#define  VTSS_X_DEVCPU_GCB_MIIM_MII_SCAN_LAST_RSLTS_VLD_MIIM_LAST_RSLT_VLD(x)  (x)

#define VTSS_DEVCPU_GCB_MIIM_READ_SCAN_MII_SCAN_RSLTS_STICKY(ri)  VTSS_IOREG(VTSS_TO_DEVCPU_GCB,0x39 + (ri))
#define  VTSS_F_DEVCPU_GCB_MIIM_READ_SCAN_MII_SCAN_RSLTS_STICKY_MIIM_SCAN_RSLTS_STICKY(x)  (x)
#define  VTSS_M_DEVCPU_GCB_MIIM_READ_SCAN_MII_SCAN_RSLTS_STICKY_MIIM_SCAN_RSLTS_STICKY     0xffffffff
#define  VTSS_X_DEVCPU_GCB_MIIM_READ_SCAN_MII_SCAN_RSLTS_STICKY_MIIM_SCAN_RSLTS_STICKY(x)  (x)

#define VTSS_DEVCPU_GCB_MIIM_SLAVE_MIIM_SLAVE_CFG  VTSS_IOREG(VTSS_TO_DEVCPU_GCB,0x3b)
#define  VTSS_F_DEVCPU_GCB_MIIM_SLAVE_MIIM_SLAVE_CFG_SPIKE_FILTER_CFG(x)  VTSS_ENCODE_BITFIELD(x,1,5)
#define  VTSS_M_DEVCPU_GCB_MIIM_SLAVE_MIIM_SLAVE_CFG_SPIKE_FILTER_CFG     VTSS_ENCODE_BITMASK(1,5)
#define  VTSS_X_DEVCPU_GCB_MIIM_SLAVE_MIIM_SLAVE_CFG_SPIKE_FILTER_CFG(x)  VTSS_EXTRACT_BITFIELD(x,1,5)
#define  VTSS_F_DEVCPU_GCB_MIIM_SLAVE_MIIM_SLAVE_CFG_SPIKE_FILTER_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DEVCPU_GCB_MIIM_SLAVE_MIIM_SLAVE_CFG_SPIKE_FILTER_ENA  BIT(0)
#define  VTSS_X_DEVCPU_GCB_MIIM_SLAVE_MIIM_SLAVE_CFG_SPIKE_FILTER_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

#define VTSS_DEVCPU_GCB_PHY_PHY_CFG          VTSS_IOREG(VTSS_TO_DEVCPU_GCB,0x3c)
#define  VTSS_F_DEVCPU_GCB_PHY_PHY_CFG_PHY_COMA(x)  VTSS_ENCODE_BITFIELD(!!(x),12,1)
#define  VTSS_M_DEVCPU_GCB_PHY_PHY_CFG_PHY_COMA  BIT(12)
#define  VTSS_X_DEVCPU_GCB_PHY_PHY_CFG_PHY_COMA(x)  VTSS_EXTRACT_BITFIELD(x,12,1)
#define  VTSS_F_DEVCPU_GCB_PHY_PHY_CFG_PHY_ADDR(x)  VTSS_ENCODE_BITFIELD(x,9,3)
#define  VTSS_M_DEVCPU_GCB_PHY_PHY_CFG_PHY_ADDR     VTSS_ENCODE_BITMASK(9,3)
#define  VTSS_X_DEVCPU_GCB_PHY_PHY_CFG_PHY_ADDR(x)  VTSS_EXTRACT_BITFIELD(x,9,3)
#define  VTSS_F_DEVCPU_GCB_PHY_PHY_CFG_PHY_RESET(x)  VTSS_ENCODE_BITFIELD(x,5,4)
#define  VTSS_M_DEVCPU_GCB_PHY_PHY_CFG_PHY_RESET     VTSS_ENCODE_BITMASK(5,4)
#define  VTSS_X_DEVCPU_GCB_PHY_PHY_CFG_PHY_RESET(x)  VTSS_EXTRACT_BITFIELD(x,5,4)
#define  VTSS_F_DEVCPU_GCB_PHY_PHY_CFG_PHY_COMMON_RESET(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DEVCPU_GCB_PHY_PHY_CFG_PHY_COMMON_RESET  BIT(4)
#define  VTSS_X_DEVCPU_GCB_PHY_PHY_CFG_PHY_COMMON_RESET(x)  VTSS_EXTRACT_BITFIELD(x,4,1)
#define  VTSS_F_DEVCPU_GCB_PHY_PHY_CFG_PHY_ENA(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_DEVCPU_GCB_PHY_PHY_CFG_PHY_ENA     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_DEVCPU_GCB_PHY_PHY_CFG_PHY_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0,4)

#define VTSS_DEVCPU_GCB_PHY_PHY_STAT         VTSS_IOREG(VTSS_TO_DEVCPU_GCB,0x3d)
#define  VTSS_F_DEVCPU_GCB_PHY_PHY_STAT_PHY_COMA_OE(x)  VTSS_ENCODE_BITFIELD(!!(x),22,1)
#define  VTSS_M_DEVCPU_GCB_PHY_PHY_STAT_PHY_COMA_OE  BIT(22)
#define  VTSS_X_DEVCPU_GCB_PHY_PHY_STAT_PHY_COMA_OE(x)  VTSS_EXTRACT_BITFIELD(x,22,1)
#define  VTSS_F_DEVCPU_GCB_PHY_PHY_STAT_PHY_COMA_O(x)  VTSS_ENCODE_BITFIELD(!!(x),21,1)
#define  VTSS_M_DEVCPU_GCB_PHY_PHY_STAT_PHY_COMA_O  BIT(21)
#define  VTSS_X_DEVCPU_GCB_PHY_PHY_STAT_PHY_COMA_O(x)  VTSS_EXTRACT_BITFIELD(x,21,1)
#define  VTSS_F_DEVCPU_GCB_PHY_PHY_STAT_FAST_LINK_STATUS(x)  VTSS_ENCODE_BITFIELD(x,17,4)
#define  VTSS_M_DEVCPU_GCB_PHY_PHY_STAT_FAST_LINK_STATUS     VTSS_ENCODE_BITMASK(17,4)
#define  VTSS_X_DEVCPU_GCB_PHY_PHY_STAT_FAST_LINK_STATUS(x)  VTSS_EXTRACT_BITFIELD(x,17,4)
#define  VTSS_F_DEVCPU_GCB_PHY_PHY_STAT_LINK_STAT_DUPLEX(x)  VTSS_ENCODE_BITFIELD(x,13,4)
#define  VTSS_M_DEVCPU_GCB_PHY_PHY_STAT_LINK_STAT_DUPLEX     VTSS_ENCODE_BITMASK(13,4)
#define  VTSS_X_DEVCPU_GCB_PHY_PHY_STAT_LINK_STAT_DUPLEX(x)  VTSS_EXTRACT_BITFIELD(x,13,4)
#define  VTSS_F_DEVCPU_GCB_PHY_PHY_STAT_LINK_STAT_SPEED_1000(x)  VTSS_ENCODE_BITFIELD(x,9,4)
#define  VTSS_M_DEVCPU_GCB_PHY_PHY_STAT_LINK_STAT_SPEED_1000     VTSS_ENCODE_BITMASK(9,4)
#define  VTSS_X_DEVCPU_GCB_PHY_PHY_STAT_LINK_STAT_SPEED_1000(x)  VTSS_EXTRACT_BITFIELD(x,9,4)
#define  VTSS_F_DEVCPU_GCB_PHY_PHY_STAT_LINK_STAT_SPEED_100(x)  VTSS_ENCODE_BITFIELD(x,5,4)
#define  VTSS_M_DEVCPU_GCB_PHY_PHY_STAT_LINK_STAT_SPEED_100     VTSS_ENCODE_BITMASK(5,4)
#define  VTSS_X_DEVCPU_GCB_PHY_PHY_STAT_LINK_STAT_SPEED_100(x)  VTSS_EXTRACT_BITFIELD(x,5,4)
#define  VTSS_F_DEVCPU_GCB_PHY_PHY_STAT_LINK_STAT_SPEED_10(x)  VTSS_ENCODE_BITFIELD(x,1,4)
#define  VTSS_M_DEVCPU_GCB_PHY_PHY_STAT_LINK_STAT_SPEED_10     VTSS_ENCODE_BITMASK(1,4)
#define  VTSS_X_DEVCPU_GCB_PHY_PHY_STAT_LINK_STAT_SPEED_10(x)  VTSS_EXTRACT_BITFIELD(x,1,4)
#define  VTSS_F_DEVCPU_GCB_PHY_PHY_STAT_SUPERVISOR_COMPLETE(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DEVCPU_GCB_PHY_PHY_STAT_SUPERVISOR_COMPLETE  BIT(0)
#define  VTSS_X_DEVCPU_GCB_PHY_PHY_STAT_SUPERVISOR_COMPLETE(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

#define VTSS_DEVCPU_GCB_SIO_CTRL_SIO_INPUT_DATA(ri)  VTSS_IOREG(VTSS_TO_DEVCPU_GCB,0x3e + (ri))
#define  VTSS_F_DEVCPU_GCB_SIO_CTRL_SIO_INPUT_DATA_SIO_INPUT_DATA(x)  (x)
#define  VTSS_M_DEVCPU_GCB_SIO_CTRL_SIO_INPUT_DATA_SIO_INPUT_DATA     0xffffffff
#define  VTSS_X_DEVCPU_GCB_SIO_CTRL_SIO_INPUT_DATA_SIO_INPUT_DATA(x)  (x)

#define VTSS_DEVCPU_GCB_SIO_CTRL_SIO_CFG     VTSS_IOREG(VTSS_TO_DEVCPU_GCB,0x42)
#define  VTSS_F_DEVCPU_GCB_SIO_CTRL_SIO_CFG_SIO_PWM_WINDOW(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_DEVCPU_GCB_SIO_CTRL_SIO_CFG_SIO_PWM_WINDOW     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_DEVCPU_GCB_SIO_CTRL_SIO_CFG_SIO_PWM_WINDOW(x)  VTSS_EXTRACT_BITFIELD(x,24,8)
#define  VTSS_F_DEVCPU_GCB_SIO_CTRL_SIO_CFG_SIO_REDUCED_GAP(x)  VTSS_ENCODE_BITFIELD(!!(x),23,1)
#define  VTSS_M_DEVCPU_GCB_SIO_CTRL_SIO_CFG_SIO_REDUCED_GAP  BIT(23)
#define  VTSS_X_DEVCPU_GCB_SIO_CTRL_SIO_CFG_SIO_REDUCED_GAP(x)  VTSS_EXTRACT_BITFIELD(x,23,1)
#define  VTSS_F_DEVCPU_GCB_SIO_CTRL_SIO_CFG_SIO_BMODE_1(x)  VTSS_ENCODE_BITFIELD(x,21,2)
#define  VTSS_M_DEVCPU_GCB_SIO_CTRL_SIO_CFG_SIO_BMODE_1     VTSS_ENCODE_BITMASK(21,2)
#define  VTSS_X_DEVCPU_GCB_SIO_CTRL_SIO_CFG_SIO_BMODE_1(x)  VTSS_EXTRACT_BITFIELD(x,21,2)
#define  VTSS_F_DEVCPU_GCB_SIO_CTRL_SIO_CFG_SIO_BMODE_0(x)  VTSS_ENCODE_BITFIELD(x,19,2)
#define  VTSS_M_DEVCPU_GCB_SIO_CTRL_SIO_CFG_SIO_BMODE_0     VTSS_ENCODE_BITMASK(19,2)
#define  VTSS_X_DEVCPU_GCB_SIO_CTRL_SIO_CFG_SIO_BMODE_0(x)  VTSS_EXTRACT_BITFIELD(x,19,2)
#define  VTSS_F_DEVCPU_GCB_SIO_CTRL_SIO_CFG_SIO_BLINK_RESET(x)  VTSS_ENCODE_BITFIELD(!!(x),18,1)
#define  VTSS_M_DEVCPU_GCB_SIO_CTRL_SIO_CFG_SIO_BLINK_RESET  BIT(18)
#define  VTSS_X_DEVCPU_GCB_SIO_CTRL_SIO_CFG_SIO_BLINK_RESET(x)  VTSS_EXTRACT_BITFIELD(x,18,1)
#define  VTSS_F_DEVCPU_GCB_SIO_CTRL_SIO_CFG_SIO_BURST_GAP_DIS(x)  VTSS_ENCODE_BITFIELD(!!(x),17,1)
#define  VTSS_M_DEVCPU_GCB_SIO_CTRL_SIO_CFG_SIO_BURST_GAP_DIS  BIT(17)
#define  VTSS_X_DEVCPU_GCB_SIO_CTRL_SIO_CFG_SIO_BURST_GAP_DIS(x)  VTSS_EXTRACT_BITFIELD(x,17,1)
#define  VTSS_F_DEVCPU_GCB_SIO_CTRL_SIO_CFG_SIO_BURST_GAP(x)  VTSS_ENCODE_BITFIELD(x,12,5)
#define  VTSS_M_DEVCPU_GCB_SIO_CTRL_SIO_CFG_SIO_BURST_GAP     VTSS_ENCODE_BITMASK(12,5)
#define  VTSS_X_DEVCPU_GCB_SIO_CTRL_SIO_CFG_SIO_BURST_GAP(x)  VTSS_EXTRACT_BITFIELD(x,12,5)
#define  VTSS_F_DEVCPU_GCB_SIO_CTRL_SIO_CFG_SIO_SINGLE_SHOT(x)  VTSS_ENCODE_BITFIELD(!!(x),11,1)
#define  VTSS_M_DEVCPU_GCB_SIO_CTRL_SIO_CFG_SIO_SINGLE_SHOT  BIT(11)
#define  VTSS_X_DEVCPU_GCB_SIO_CTRL_SIO_CFG_SIO_SINGLE_SHOT(x)  VTSS_EXTRACT_BITFIELD(x,11,1)
#define  VTSS_F_DEVCPU_GCB_SIO_CTRL_SIO_CFG_SIO_AUTO_REPEAT(x)  VTSS_ENCODE_BITFIELD(!!(x),10,1)
#define  VTSS_M_DEVCPU_GCB_SIO_CTRL_SIO_CFG_SIO_AUTO_REPEAT  BIT(10)
#define  VTSS_X_DEVCPU_GCB_SIO_CTRL_SIO_CFG_SIO_AUTO_REPEAT(x)  VTSS_EXTRACT_BITFIELD(x,10,1)
#define  VTSS_F_DEVCPU_GCB_SIO_CTRL_SIO_CFG_SIO_LD_POLARITY(x)  VTSS_ENCODE_BITFIELD(!!(x),9,1)
#define  VTSS_M_DEVCPU_GCB_SIO_CTRL_SIO_CFG_SIO_LD_POLARITY  BIT(9)
#define  VTSS_X_DEVCPU_GCB_SIO_CTRL_SIO_CFG_SIO_LD_POLARITY(x)  VTSS_EXTRACT_BITFIELD(x,9,1)
#define  VTSS_F_DEVCPU_GCB_SIO_CTRL_SIO_CFG_SIO_PORT_WIDTH(x)  VTSS_ENCODE_BITFIELD(x,7,2)
#define  VTSS_M_DEVCPU_GCB_SIO_CTRL_SIO_CFG_SIO_PORT_WIDTH     VTSS_ENCODE_BITMASK(7,2)
#define  VTSS_X_DEVCPU_GCB_SIO_CTRL_SIO_CFG_SIO_PORT_WIDTH(x)  VTSS_EXTRACT_BITFIELD(x,7,2)
#define  VTSS_F_DEVCPU_GCB_SIO_CTRL_SIO_CFG_SIO_REVERSE_OUTPUT(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_DEVCPU_GCB_SIO_CTRL_SIO_CFG_SIO_REVERSE_OUTPUT  BIT(6)
#define  VTSS_X_DEVCPU_GCB_SIO_CTRL_SIO_CFG_SIO_REVERSE_OUTPUT(x)  VTSS_EXTRACT_BITFIELD(x,6,1)
#define  VTSS_F_DEVCPU_GCB_SIO_CTRL_SIO_CFG_SIO_REVERSE_INPUT(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_DEVCPU_GCB_SIO_CTRL_SIO_CFG_SIO_REVERSE_INPUT  BIT(5)
#define  VTSS_X_DEVCPU_GCB_SIO_CTRL_SIO_CFG_SIO_REVERSE_INPUT(x)  VTSS_EXTRACT_BITFIELD(x,5,1)
#define  VTSS_F_DEVCPU_GCB_SIO_CTRL_SIO_CFG_SIO_GPIO_INTR_ENA(x)  VTSS_ENCODE_BITFIELD(x,1,4)
#define  VTSS_M_DEVCPU_GCB_SIO_CTRL_SIO_CFG_SIO_GPIO_INTR_ENA     VTSS_ENCODE_BITMASK(1,4)
#define  VTSS_X_DEVCPU_GCB_SIO_CTRL_SIO_CFG_SIO_GPIO_INTR_ENA(x)  VTSS_EXTRACT_BITFIELD(x,1,4)
#define  VTSS_F_DEVCPU_GCB_SIO_CTRL_SIO_CFG_SIO_MASTER_INTR_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DEVCPU_GCB_SIO_CTRL_SIO_CFG_SIO_MASTER_INTR_ENA  BIT(0)
#define  VTSS_X_DEVCPU_GCB_SIO_CTRL_SIO_CFG_SIO_MASTER_INTR_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

#define VTSS_DEVCPU_GCB_SIO_CTRL_SIO_CLOCK   VTSS_IOREG(VTSS_TO_DEVCPU_GCB,0x43)
#define  VTSS_F_DEVCPU_GCB_SIO_CTRL_SIO_CLOCK_SIO_CLK_FREQ(x)  VTSS_ENCODE_BITFIELD(x,8,12)
#define  VTSS_M_DEVCPU_GCB_SIO_CTRL_SIO_CLOCK_SIO_CLK_FREQ     VTSS_ENCODE_BITMASK(8,12)
#define  VTSS_X_DEVCPU_GCB_SIO_CTRL_SIO_CLOCK_SIO_CLK_FREQ(x)  VTSS_EXTRACT_BITFIELD(x,8,12)
#define  VTSS_F_DEVCPU_GCB_SIO_CTRL_SIO_CLOCK_SYS_CLK_PERIOD(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_DEVCPU_GCB_SIO_CTRL_SIO_CLOCK_SYS_CLK_PERIOD     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_DEVCPU_GCB_SIO_CTRL_SIO_CLOCK_SYS_CLK_PERIOD(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

#define VTSS_DEVCPU_GCB_SIO_CTRL_SIO_PORT_CFG(ri)  VTSS_IOREG(VTSS_TO_DEVCPU_GCB,0x44 + (ri))
#define  VTSS_F_DEVCPU_GCB_SIO_CTRL_SIO_PORT_CFG_BIT_SOURCE(x)  VTSS_ENCODE_BITFIELD(x,12,12)
#define  VTSS_M_DEVCPU_GCB_SIO_CTRL_SIO_PORT_CFG_BIT_SOURCE     VTSS_ENCODE_BITMASK(12,12)
#define  VTSS_X_DEVCPU_GCB_SIO_CTRL_SIO_PORT_CFG_BIT_SOURCE(x)  VTSS_EXTRACT_BITFIELD(x,12,12)
#define  VTSS_F_DEVCPU_GCB_SIO_CTRL_SIO_PORT_CFG_PWM_SOURCE(x)  VTSS_ENCODE_BITFIELD(x,4,8)
#define  VTSS_M_DEVCPU_GCB_SIO_CTRL_SIO_PORT_CFG_PWM_SOURCE     VTSS_ENCODE_BITMASK(4,8)
#define  VTSS_X_DEVCPU_GCB_SIO_CTRL_SIO_PORT_CFG_PWM_SOURCE(x)  VTSS_EXTRACT_BITFIELD(x,4,8)
#define  VTSS_F_DEVCPU_GCB_SIO_CTRL_SIO_PORT_CFG_BIT_POLARITY(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_DEVCPU_GCB_SIO_CTRL_SIO_PORT_CFG_BIT_POLARITY     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_DEVCPU_GCB_SIO_CTRL_SIO_PORT_CFG_BIT_POLARITY(x)  VTSS_EXTRACT_BITFIELD(x,0,4)

#define VTSS_DEVCPU_GCB_SIO_CTRL_SIO_PORT_ENA  VTSS_IOREG(VTSS_TO_DEVCPU_GCB,0x64)
#define  VTSS_F_DEVCPU_GCB_SIO_CTRL_SIO_PORT_ENA_SIO_PORT_ENA(x)  (x)
#define  VTSS_M_DEVCPU_GCB_SIO_CTRL_SIO_PORT_ENA_SIO_PORT_ENA     0xffffffff
#define  VTSS_X_DEVCPU_GCB_SIO_CTRL_SIO_PORT_ENA_SIO_PORT_ENA(x)  (x)

#define VTSS_DEVCPU_GCB_SIO_CTRL_SIO_PWM_CFG(ri)  VTSS_IOREG(VTSS_TO_DEVCPU_GCB,0x65 + (ri))
#define  VTSS_F_DEVCPU_GCB_SIO_CTRL_SIO_PWM_CFG_PWM_DUTY_CYCLE(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_DEVCPU_GCB_SIO_CTRL_SIO_PWM_CFG_PWM_DUTY_CYCLE     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_DEVCPU_GCB_SIO_CTRL_SIO_PWM_CFG_PWM_DUTY_CYCLE(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

#define VTSS_DEVCPU_GCB_SIO_CTRL_SIO_INTR_POL(ri)  VTSS_IOREG(VTSS_TO_DEVCPU_GCB,0x68 + (ri))
#define  VTSS_F_DEVCPU_GCB_SIO_CTRL_SIO_INTR_POL_SIO_INTR_POL(x)  (x)
#define  VTSS_M_DEVCPU_GCB_SIO_CTRL_SIO_INTR_POL_SIO_INTR_POL     0xffffffff
#define  VTSS_X_DEVCPU_GCB_SIO_CTRL_SIO_INTR_POL_SIO_INTR_POL(x)  (x)

#define VTSS_DEVCPU_GCB_SIO_CTRL_SIO_INTR_RAW(ri)  VTSS_IOREG(VTSS_TO_DEVCPU_GCB,0x6c + (ri))
#define  VTSS_F_DEVCPU_GCB_SIO_CTRL_SIO_INTR_RAW_SIO_INTR_RAW(x)  (x)
#define  VTSS_M_DEVCPU_GCB_SIO_CTRL_SIO_INTR_RAW_SIO_INTR_RAW     0xffffffff
#define  VTSS_X_DEVCPU_GCB_SIO_CTRL_SIO_INTR_RAW_SIO_INTR_RAW(x)  (x)

#define VTSS_DEVCPU_GCB_SIO_CTRL_SIO_INTR_TRIGGER0(ri)  VTSS_IOREG(VTSS_TO_DEVCPU_GCB,0x70 + (ri))
#define  VTSS_F_DEVCPU_GCB_SIO_CTRL_SIO_INTR_TRIGGER0_SIO_INTR_TRIGGER0(x)  (x)
#define  VTSS_M_DEVCPU_GCB_SIO_CTRL_SIO_INTR_TRIGGER0_SIO_INTR_TRIGGER0     0xffffffff
#define  VTSS_X_DEVCPU_GCB_SIO_CTRL_SIO_INTR_TRIGGER0_SIO_INTR_TRIGGER0(x)  (x)

#define VTSS_DEVCPU_GCB_SIO_CTRL_SIO_INTR_TRIGGER1(ri)  VTSS_IOREG(VTSS_TO_DEVCPU_GCB,0x74 + (ri))
#define  VTSS_F_DEVCPU_GCB_SIO_CTRL_SIO_INTR_TRIGGER1_SIO_INTR_TRIGGER1(x)  (x)
#define  VTSS_M_DEVCPU_GCB_SIO_CTRL_SIO_INTR_TRIGGER1_SIO_INTR_TRIGGER1     0xffffffff
#define  VTSS_X_DEVCPU_GCB_SIO_CTRL_SIO_INTR_TRIGGER1_SIO_INTR_TRIGGER1(x)  (x)

#define VTSS_DEVCPU_GCB_SIO_CTRL_SIO_INTR(ri)  VTSS_IOREG(VTSS_TO_DEVCPU_GCB,0x78 + (ri))
#define  VTSS_F_DEVCPU_GCB_SIO_CTRL_SIO_INTR_SIO_INTR(x)  (x)
#define  VTSS_M_DEVCPU_GCB_SIO_CTRL_SIO_INTR_SIO_INTR     0xffffffff
#define  VTSS_X_DEVCPU_GCB_SIO_CTRL_SIO_INTR_SIO_INTR(x)  (x)

#define VTSS_DEVCPU_GCB_SIO_CTRL_SIO_INTR_ENA  VTSS_IOREG(VTSS_TO_DEVCPU_GCB,0x7c)
#define  VTSS_F_DEVCPU_GCB_SIO_CTRL_SIO_INTR_ENA_SIO_INTR_ENA(x)  (x)
#define  VTSS_M_DEVCPU_GCB_SIO_CTRL_SIO_INTR_ENA_SIO_INTR_ENA     0xffffffff
#define  VTSS_X_DEVCPU_GCB_SIO_CTRL_SIO_INTR_ENA_SIO_INTR_ENA(x)  (x)

#define VTSS_DEVCPU_GCB_SIO_CTRL_SIO_INTR_IDENT(ri)  VTSS_IOREG(VTSS_TO_DEVCPU_GCB,0x7d + (ri))
#define  VTSS_F_DEVCPU_GCB_SIO_CTRL_SIO_INTR_IDENT_SIO_INTR_IDENT(x)  (x)
#define  VTSS_M_DEVCPU_GCB_SIO_CTRL_SIO_INTR_IDENT_SIO_INTR_IDENT     0xffffffff
#define  VTSS_X_DEVCPU_GCB_SIO_CTRL_SIO_INTR_IDENT_SIO_INTR_IDENT(x)  (x)

#define VTSS_DEVCPU_GCB_FAN_CTRL_FAN_CFG     VTSS_IOREG(VTSS_TO_DEVCPU_GCB,0x81)
#define  VTSS_F_DEVCPU_GCB_FAN_CTRL_FAN_CFG_DUTY_CYCLE(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_DEVCPU_GCB_FAN_CTRL_FAN_CFG_DUTY_CYCLE     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_DEVCPU_GCB_FAN_CTRL_FAN_CFG_DUTY_CYCLE(x)  VTSS_EXTRACT_BITFIELD(x,16,8)
#define  VTSS_F_DEVCPU_GCB_FAN_CTRL_FAN_CFG_CLK_CYCLES_10US(x)  VTSS_ENCODE_BITFIELD(x,4,12)
#define  VTSS_M_DEVCPU_GCB_FAN_CTRL_FAN_CFG_CLK_CYCLES_10US     VTSS_ENCODE_BITMASK(4,12)
#define  VTSS_X_DEVCPU_GCB_FAN_CTRL_FAN_CFG_CLK_CYCLES_10US(x)  VTSS_EXTRACT_BITFIELD(x,4,12)
#define  VTSS_F_DEVCPU_GCB_FAN_CTRL_FAN_CFG_INV_POL(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DEVCPU_GCB_FAN_CTRL_FAN_CFG_INV_POL  BIT(3)
#define  VTSS_X_DEVCPU_GCB_FAN_CTRL_FAN_CFG_INV_POL(x)  VTSS_EXTRACT_BITFIELD(x,3,1)
#define  VTSS_F_DEVCPU_GCB_FAN_CTRL_FAN_CFG_GATE_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DEVCPU_GCB_FAN_CTRL_FAN_CFG_GATE_ENA  BIT(2)
#define  VTSS_X_DEVCPU_GCB_FAN_CTRL_FAN_CFG_GATE_ENA(x)  VTSS_EXTRACT_BITFIELD(x,2,1)
#define  VTSS_F_DEVCPU_GCB_FAN_CTRL_FAN_CFG_PWM_OPEN_COL_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DEVCPU_GCB_FAN_CTRL_FAN_CFG_PWM_OPEN_COL_ENA  BIT(1)
#define  VTSS_X_DEVCPU_GCB_FAN_CTRL_FAN_CFG_PWM_OPEN_COL_ENA(x)  VTSS_EXTRACT_BITFIELD(x,1,1)
#define  VTSS_F_DEVCPU_GCB_FAN_CTRL_FAN_CFG_FAN_STAT_CFG(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DEVCPU_GCB_FAN_CTRL_FAN_CFG_FAN_STAT_CFG  BIT(0)
#define  VTSS_X_DEVCPU_GCB_FAN_CTRL_FAN_CFG_FAN_STAT_CFG(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

#define VTSS_DEVCPU_GCB_FAN_CTRL_PWM_FREQ    VTSS_IOREG(VTSS_TO_DEVCPU_GCB,0x82)
#define  VTSS_F_DEVCPU_GCB_FAN_CTRL_PWM_FREQ_PWM_FREQ(x)  VTSS_ENCODE_BITFIELD(x,0,17)
#define  VTSS_M_DEVCPU_GCB_FAN_CTRL_PWM_FREQ_PWM_FREQ     VTSS_ENCODE_BITMASK(0,17)
#define  VTSS_X_DEVCPU_GCB_FAN_CTRL_PWM_FREQ_PWM_FREQ(x)  VTSS_EXTRACT_BITFIELD(x,0,17)

#define VTSS_DEVCPU_GCB_FAN_CTRL_FAN_CNT     VTSS_IOREG(VTSS_TO_DEVCPU_GCB,0x83)
#define  VTSS_F_DEVCPU_GCB_FAN_CTRL_FAN_CNT_FAN_CNT(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DEVCPU_GCB_FAN_CTRL_FAN_CNT_FAN_CNT     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DEVCPU_GCB_FAN_CTRL_FAN_CNT_FAN_CNT(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

#define VTSS_DEVCPU_GCB_MEMITGR_MEMITGR_CTRL  VTSS_IOREG(VTSS_TO_DEVCPU_GCB,0x84)
#define  VTSS_F_DEVCPU_GCB_MEMITGR_MEMITGR_CTRL_ACTIVATE(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DEVCPU_GCB_MEMITGR_MEMITGR_CTRL_ACTIVATE  BIT(0)
#define  VTSS_X_DEVCPU_GCB_MEMITGR_MEMITGR_CTRL_ACTIVATE(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

#define VTSS_DEVCPU_GCB_MEMITGR_MEMITGR_STAT  VTSS_IOREG(VTSS_TO_DEVCPU_GCB,0x85)
#define  VTSS_F_DEVCPU_GCB_MEMITGR_MEMITGR_STAT_INDICATION_OVF(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_DEVCPU_GCB_MEMITGR_MEMITGR_STAT_INDICATION_OVF  BIT(5)
#define  VTSS_X_DEVCPU_GCB_MEMITGR_MEMITGR_STAT_INDICATION_OVF(x)  VTSS_EXTRACT_BITFIELD(x,5,1)
#define  VTSS_F_DEVCPU_GCB_MEMITGR_MEMITGR_STAT_INDICATION(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DEVCPU_GCB_MEMITGR_MEMITGR_STAT_INDICATION  BIT(4)
#define  VTSS_X_DEVCPU_GCB_MEMITGR_MEMITGR_STAT_INDICATION(x)  VTSS_EXTRACT_BITFIELD(x,4,1)
#define  VTSS_F_DEVCPU_GCB_MEMITGR_MEMITGR_STAT_MODE_LISTEN(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DEVCPU_GCB_MEMITGR_MEMITGR_STAT_MODE_LISTEN  BIT(3)
#define  VTSS_X_DEVCPU_GCB_MEMITGR_MEMITGR_STAT_MODE_LISTEN(x)  VTSS_EXTRACT_BITFIELD(x,3,1)
#define  VTSS_F_DEVCPU_GCB_MEMITGR_MEMITGR_STAT_MODE_DETECT(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DEVCPU_GCB_MEMITGR_MEMITGR_STAT_MODE_DETECT  BIT(2)
#define  VTSS_X_DEVCPU_GCB_MEMITGR_MEMITGR_STAT_MODE_DETECT(x)  VTSS_EXTRACT_BITFIELD(x,2,1)
#define  VTSS_F_DEVCPU_GCB_MEMITGR_MEMITGR_STAT_MODE_IDLE(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DEVCPU_GCB_MEMITGR_MEMITGR_STAT_MODE_IDLE  BIT(1)
#define  VTSS_X_DEVCPU_GCB_MEMITGR_MEMITGR_STAT_MODE_IDLE(x)  VTSS_EXTRACT_BITFIELD(x,1,1)
#define  VTSS_F_DEVCPU_GCB_MEMITGR_MEMITGR_STAT_MODE_BUSY(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DEVCPU_GCB_MEMITGR_MEMITGR_STAT_MODE_BUSY  BIT(0)
#define  VTSS_X_DEVCPU_GCB_MEMITGR_MEMITGR_STAT_MODE_BUSY(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

#define VTSS_DEVCPU_GCB_MEMITGR_MEMITGR_INFO  VTSS_IOREG(VTSS_TO_DEVCPU_GCB,0x86)
#define  VTSS_F_DEVCPU_GCB_MEMITGR_MEMITGR_INFO_MEM_ERR(x)  VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_DEVCPU_GCB_MEMITGR_MEMITGR_INFO_MEM_ERR  BIT(31)
#define  VTSS_X_DEVCPU_GCB_MEMITGR_MEMITGR_INFO_MEM_ERR(x)  VTSS_EXTRACT_BITFIELD(x,31,1)
#define  VTSS_F_DEVCPU_GCB_MEMITGR_MEMITGR_INFO_MEM_COR(x)  VTSS_ENCODE_BITFIELD(!!(x),30,1)
#define  VTSS_M_DEVCPU_GCB_MEMITGR_MEMITGR_INFO_MEM_COR  BIT(30)
#define  VTSS_X_DEVCPU_GCB_MEMITGR_MEMITGR_INFO_MEM_COR(x)  VTSS_EXTRACT_BITFIELD(x,30,1)
#define  VTSS_F_DEVCPU_GCB_MEMITGR_MEMITGR_INFO_MEM_ERR_OVF(x)  VTSS_ENCODE_BITFIELD(!!(x),29,1)
#define  VTSS_M_DEVCPU_GCB_MEMITGR_MEMITGR_INFO_MEM_ERR_OVF  BIT(29)
#define  VTSS_X_DEVCPU_GCB_MEMITGR_MEMITGR_INFO_MEM_ERR_OVF(x)  VTSS_EXTRACT_BITFIELD(x,29,1)
#define  VTSS_F_DEVCPU_GCB_MEMITGR_MEMITGR_INFO_MEM_COR_OVF(x)  VTSS_ENCODE_BITFIELD(!!(x),28,1)
#define  VTSS_M_DEVCPU_GCB_MEMITGR_MEMITGR_INFO_MEM_COR_OVF  BIT(28)
#define  VTSS_X_DEVCPU_GCB_MEMITGR_MEMITGR_INFO_MEM_COR_OVF(x)  VTSS_EXTRACT_BITFIELD(x,28,1)
#define  VTSS_F_DEVCPU_GCB_MEMITGR_MEMITGR_INFO_MEM_ADDR(x)  VTSS_ENCODE_BITFIELD(x,0,28)
#define  VTSS_M_DEVCPU_GCB_MEMITGR_MEMITGR_INFO_MEM_ADDR     VTSS_ENCODE_BITMASK(0,28)
#define  VTSS_X_DEVCPU_GCB_MEMITGR_MEMITGR_INFO_MEM_ADDR(x)  VTSS_EXTRACT_BITFIELD(x,0,28)

#define VTSS_DEVCPU_GCB_MEMITGR_MEMITGR_IDX  VTSS_IOREG(VTSS_TO_DEVCPU_GCB,0x87)
#define  VTSS_F_DEVCPU_GCB_MEMITGR_MEMITGR_IDX_MEM_IDX(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DEVCPU_GCB_MEMITGR_MEMITGR_IDX_MEM_IDX     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DEVCPU_GCB_MEMITGR_MEMITGR_IDX_MEM_IDX(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

#define VTSS_DEVCPU_GCB_MEMITGR_MEMITGR_DIV  VTSS_IOREG(VTSS_TO_DEVCPU_GCB,0x88)
#define  VTSS_F_DEVCPU_GCB_MEMITGR_MEMITGR_DIV_MEM_DIV(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DEVCPU_GCB_MEMITGR_MEMITGR_DIV_MEM_DIV     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DEVCPU_GCB_MEMITGR_MEMITGR_DIV_MEM_DIV(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

#define VTSS_DEVCPU_GCB_MEMITGR_MEMITGR_DBG  VTSS_IOREG(VTSS_TO_DEVCPU_GCB,0x89)
#define  VTSS_F_DEVCPU_GCB_MEMITGR_MEMITGR_DBG_MEM_DIV_SENSE(x)  VTSS_ENCODE_BITFIELD(!!(x),9,1)
#define  VTSS_M_DEVCPU_GCB_MEMITGR_MEMITGR_DBG_MEM_DIV_SENSE  BIT(9)
#define  VTSS_X_DEVCPU_GCB_MEMITGR_MEMITGR_DBG_MEM_DIV_SENSE(x)  VTSS_EXTRACT_BITFIELD(x,9,1)
#define  VTSS_F_DEVCPU_GCB_MEMITGR_MEMITGR_DBG_FORCE_INTR(x)  VTSS_ENCODE_BITFIELD(!!(x),8,1)
#define  VTSS_M_DEVCPU_GCB_MEMITGR_MEMITGR_DBG_FORCE_INTR  BIT(8)
#define  VTSS_X_DEVCPU_GCB_MEMITGR_MEMITGR_DBG_FORCE_INTR(x)  VTSS_EXTRACT_BITFIELD(x,8,1)
#define  VTSS_F_DEVCPU_GCB_MEMITGR_MEMITGR_DBG_SYNC_IN(x)  VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_DEVCPU_GCB_MEMITGR_MEMITGR_DBG_SYNC_IN  BIT(7)
#define  VTSS_X_DEVCPU_GCB_MEMITGR_MEMITGR_DBG_SYNC_IN(x)  VTSS_EXTRACT_BITFIELD(x,7,1)
#define  VTSS_F_DEVCPU_GCB_MEMITGR_MEMITGR_DBG_ENA_IN(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_DEVCPU_GCB_MEMITGR_MEMITGR_DBG_ENA_IN  BIT(6)
#define  VTSS_X_DEVCPU_GCB_MEMITGR_MEMITGR_DBG_ENA_IN(x)  VTSS_EXTRACT_BITFIELD(x,6,1)
#define  VTSS_F_DEVCPU_GCB_MEMITGR_MEMITGR_DBG_DATA_IN(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_DEVCPU_GCB_MEMITGR_MEMITGR_DBG_DATA_IN  BIT(5)
#define  VTSS_X_DEVCPU_GCB_MEMITGR_MEMITGR_DBG_DATA_IN(x)  VTSS_EXTRACT_BITFIELD(x,5,1)
#define  VTSS_F_DEVCPU_GCB_MEMITGR_MEMITGR_DBG_INTR_IN(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DEVCPU_GCB_MEMITGR_MEMITGR_DBG_INTR_IN  BIT(4)
#define  VTSS_X_DEVCPU_GCB_MEMITGR_MEMITGR_DBG_INTR_IN(x)  VTSS_EXTRACT_BITFIELD(x,4,1)
#define  VTSS_F_DEVCPU_GCB_MEMITGR_MEMITGR_DBG_SYNC_OUT(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DEVCPU_GCB_MEMITGR_MEMITGR_DBG_SYNC_OUT  BIT(3)
#define  VTSS_X_DEVCPU_GCB_MEMITGR_MEMITGR_DBG_SYNC_OUT(x)  VTSS_EXTRACT_BITFIELD(x,3,1)
#define  VTSS_F_DEVCPU_GCB_MEMITGR_MEMITGR_DBG_ENA_OUT(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DEVCPU_GCB_MEMITGR_MEMITGR_DBG_ENA_OUT  BIT(2)
#define  VTSS_X_DEVCPU_GCB_MEMITGR_MEMITGR_DBG_ENA_OUT(x)  VTSS_EXTRACT_BITFIELD(x,2,1)
#define  VTSS_F_DEVCPU_GCB_MEMITGR_MEMITGR_DBG_FORCE_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DEVCPU_GCB_MEMITGR_MEMITGR_DBG_FORCE_ENA  BIT(1)
#define  VTSS_X_DEVCPU_GCB_MEMITGR_MEMITGR_DBG_FORCE_ENA(x)  VTSS_EXTRACT_BITFIELD(x,1,1)
#define  VTSS_F_DEVCPU_GCB_MEMITGR_MEMITGR_DBG_DETECT_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DEVCPU_GCB_MEMITGR_MEMITGR_DBG_DETECT_ENA  BIT(0)
#define  VTSS_X_DEVCPU_GCB_MEMITGR_MEMITGR_DBG_DETECT_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

#define VTSS_DEVCPU_GCB_ETHERACCESS_VRAP_ACCESS_STAT  VTSS_IOREG(VTSS_TO_DEVCPU_GCB,0x8a)
#define  VTSS_F_DEVCPU_GCB_ETHERACCESS_VRAP_ACCESS_STAT_FRM_RECV_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DEVCPU_GCB_ETHERACCESS_VRAP_ACCESS_STAT_FRM_RECV_STICKY  BIT(3)
#define  VTSS_X_DEVCPU_GCB_ETHERACCESS_VRAP_ACCESS_STAT_FRM_RECV_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,3,1)
#define  VTSS_F_DEVCPU_GCB_ETHERACCESS_VRAP_ACCESS_STAT_CMD_INVALID_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DEVCPU_GCB_ETHERACCESS_VRAP_ACCESS_STAT_CMD_INVALID_STICKY  BIT(2)
#define  VTSS_X_DEVCPU_GCB_ETHERACCESS_VRAP_ACCESS_STAT_CMD_INVALID_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,2,1)
#define  VTSS_F_DEVCPU_GCB_ETHERACCESS_VRAP_ACCESS_STAT_FRM_INVALID_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DEVCPU_GCB_ETHERACCESS_VRAP_ACCESS_STAT_FRM_INVALID_STICKY  BIT(1)
#define  VTSS_X_DEVCPU_GCB_ETHERACCESS_VRAP_ACCESS_STAT_FRM_INVALID_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,1,1)
#define  VTSS_F_DEVCPU_GCB_ETHERACCESS_VRAP_ACCESS_STAT_REPLY_ABORT_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DEVCPU_GCB_ETHERACCESS_VRAP_ACCESS_STAT_REPLY_ABORT_STICKY  BIT(0)
#define  VTSS_X_DEVCPU_GCB_ETHERACCESS_VRAP_ACCESS_STAT_REPLY_ABORT_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,0,1)


#endif /* _VTSS_OCELOT_REGS_DEVCPU_GCB_H_ */
