5 c 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd always6.vcd -o always6.cdd -v always6.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" always6.v 1 20 1
2 1 6 90009 2 1 1008 0 0 2 9 a
2 2 6 90009 0 2a 1000 0 0 2 26 a
2 3 6 90009 5 29 100a 1 2 1 26 2
2 4 6 120012 2 0 1008 0 0 32 52 1 0 0 0 0 0 0 0
2 5 6 100013 2 23 100c 0 4 1 9 a
2 6 6 c000c 0 1 1410 0 0 1 9 b
2 7 6 c0013 2 37 1e 5 6
1 a 3 3000a 1 0 2 1 2 25 120a
1 b 4 83000a 1 0 0 0 1 25 1002
4 7 6 3 3
4 3 1 7 0
3 1 main.$u0 "main.$u0" always6.v 0 18 1
