$date
	Mon Jul 21 19:08:35 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module divider_4bit_tb $end
$var wire 4 ! Remainder [3:0] $end
$var wire 4 " Quotient [3:0] $end
$var reg 4 # A [3:0] $end
$var reg 4 $ B [3:0] $end
$scope module uut $end
$var wire 4 % A [3:0] $end
$var wire 4 & B [3:0] $end
$var wire 4 ' Remainder [3:0] $end
$var wire 4 ( Quotient [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b101 (
b0 '
b10 &
b1010 %
b10 $
b1010 #
b101 "
b0 !
$end
#10000
b11 "
b11 (
b11 !
b11 '
b100 $
b100 &
b1111 #
b1111 %
#20000
