// Seed: 2139617776
module module_0 (
    output wire id_0,
    output supply1 id_1,
    input supply1 id_2,
    output tri1 id_3,
    input tri id_4,
    output tri0 id_5
);
  logic id_7;
  assign id_0 = id_2;
  assign id_0 = 1 & -1 && 1;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1
    , id_11,
    output tri id_2,
    input tri1 id_3,
    input wor id_4,
    output tri1 id_5,
    input wand id_6,
    input wor id_7,
    output uwire id_8,
    output wor id_9
);
  logic id_12 [-1 : 1 'b0];
  wire  id_13;
  logic id_14;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_6,
      id_9,
      id_3,
      id_9
  );
  wire id_15;
  assign id_5 = -1;
endmodule
