Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Jan 25 20:57:31 2025
| Host         : Google-Home-Mini1285 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file timerMain_timing_summary_routed.rpt -pb timerMain_timing_summary_routed.pb -rpx timerMain_timing_summary_routed.rpx -warn_on_violation
| Design       : timerMain
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     16          
TIMING-20  Warning           Non-clocked latch               5           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (37)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (47)
5. checking no_input_delay (5)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (37)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: start (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: alarm_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: m_clockBuf_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: s_clockBuf_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: timer_state_reg[0]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: timer_state_reg[0]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: timer_state_reg[1]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: timer_state_reg[1]_LDC/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: timer_state_reg[1]_P/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (47)
-------------------------------------------------
 There are 47 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.151        0.000                      0                   28        0.275        0.000                      0                   28        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.151        0.000                      0                   28        0.275        0.000                      0                   28        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.151ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.151ns  (required time - arrival time)
  Source:                 timer_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 0.828ns (21.670%)  route 2.993ns (78.330%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.234ns = ( 14.234 - 10.000 ) 
    Source Clock Delay      (SCD):    4.500ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.562     4.500    clk_IBUF_BUFG
    SLICE_X17Y45         FDCE                                         r  timer_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y45         FDCE (Prop_fdce_C_Q)         0.456     4.956 r  timer_count_reg[10]/Q
                         net (fo=2, routed)           1.000     5.956    timer_count_reg_n_1_[10]
    SLICE_X17Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.080 r  timer_count[26]_i_8/O
                         net (fo=1, routed)           0.404     6.484    timer_count[26]_i_8_n_1
    SLICE_X17Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.608 r  timer_count[26]_i_3/O
                         net (fo=27, routed)          1.589     8.196    timer_count[26]_i_3_n_1
    SLICE_X17Y47         LUT4 (Prop_lut4_I1_O)        0.124     8.320 r  timer_count[18]_i_1/O
                         net (fo=1, routed)           0.000     8.320    timer_count[18]
    SLICE_X17Y47         FDCE                                         r  timer_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.789 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.444    14.234    clk_IBUF_BUFG
    SLICE_X17Y47         FDCE                                         r  timer_count_reg[18]/C
                         clock pessimism              0.242    14.476    
                         clock uncertainty           -0.035    14.440    
    SLICE_X17Y47         FDCE (Setup_fdce_C_D)        0.031    14.471    timer_count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                          -8.320    
  -------------------------------------------------------------------
                         slack                                  6.151    

Slack (MET) :             6.165ns  (required time - arrival time)
  Source:                 timer_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 0.858ns (22.280%)  route 2.993ns (77.720%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.234ns = ( 14.234 - 10.000 ) 
    Source Clock Delay      (SCD):    4.500ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.562     4.500    clk_IBUF_BUFG
    SLICE_X17Y45         FDCE                                         r  timer_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y45         FDCE (Prop_fdce_C_Q)         0.456     4.956 r  timer_count_reg[10]/Q
                         net (fo=2, routed)           1.000     5.956    timer_count_reg_n_1_[10]
    SLICE_X17Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.080 r  timer_count[26]_i_8/O
                         net (fo=1, routed)           0.404     6.484    timer_count[26]_i_8_n_1
    SLICE_X17Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.608 r  timer_count[26]_i_3/O
                         net (fo=27, routed)          1.589     8.196    timer_count[26]_i_3_n_1
    SLICE_X17Y47         LUT4 (Prop_lut4_I1_O)        0.154     8.350 r  timer_count[20]_i_1/O
                         net (fo=1, routed)           0.000     8.350    timer_count[20]
    SLICE_X17Y47         FDCE                                         r  timer_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.789 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.444    14.234    clk_IBUF_BUFG
    SLICE_X17Y47         FDCE                                         r  timer_count_reg[20]/C
                         clock pessimism              0.242    14.476    
                         clock uncertainty           -0.035    14.440    
    SLICE_X17Y47         FDCE (Setup_fdce_C_D)        0.075    14.515    timer_count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.515    
                         arrival time                          -8.350    
  -------------------------------------------------------------------
                         slack                                  6.165    

Slack (MET) :             6.192ns  (required time - arrival time)
  Source:                 timer_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 0.828ns (21.905%)  route 2.952ns (78.095%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.234ns = ( 14.234 - 10.000 ) 
    Source Clock Delay      (SCD):    4.500ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.562     4.500    clk_IBUF_BUFG
    SLICE_X17Y45         FDCE                                         r  timer_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y45         FDCE (Prop_fdce_C_Q)         0.456     4.956 r  timer_count_reg[10]/Q
                         net (fo=2, routed)           1.000     5.956    timer_count_reg_n_1_[10]
    SLICE_X17Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.080 r  timer_count[26]_i_8/O
                         net (fo=1, routed)           0.404     6.484    timer_count[26]_i_8_n_1
    SLICE_X17Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.608 r  timer_count[26]_i_3/O
                         net (fo=27, routed)          1.548     8.156    timer_count[26]_i_3_n_1
    SLICE_X17Y48         LUT4 (Prop_lut4_I1_O)        0.124     8.280 r  timer_count[25]_i_1/O
                         net (fo=1, routed)           0.000     8.280    timer_count[25]
    SLICE_X17Y48         FDCE                                         r  timer_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.789 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.444    14.234    clk_IBUF_BUFG
    SLICE_X17Y48         FDCE                                         r  timer_count_reg[25]/C
                         clock pessimism              0.242    14.476    
                         clock uncertainty           -0.035    14.440    
    SLICE_X17Y48         FDCE (Setup_fdce_C_D)        0.031    14.471    timer_count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                          -8.280    
  -------------------------------------------------------------------
                         slack                                  6.192    

Slack (MET) :             6.206ns  (required time - arrival time)
  Source:                 timer_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.810ns  (logic 0.858ns (22.519%)  route 2.952ns (77.481%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.234ns = ( 14.234 - 10.000 ) 
    Source Clock Delay      (SCD):    4.500ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.562     4.500    clk_IBUF_BUFG
    SLICE_X17Y45         FDCE                                         r  timer_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y45         FDCE (Prop_fdce_C_Q)         0.456     4.956 r  timer_count_reg[10]/Q
                         net (fo=2, routed)           1.000     5.956    timer_count_reg_n_1_[10]
    SLICE_X17Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.080 r  timer_count[26]_i_8/O
                         net (fo=1, routed)           0.404     6.484    timer_count[26]_i_8_n_1
    SLICE_X17Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.608 r  timer_count[26]_i_3/O
                         net (fo=27, routed)          1.548     8.156    timer_count[26]_i_3_n_1
    SLICE_X17Y48         LUT4 (Prop_lut4_I1_O)        0.154     8.310 r  timer_count[26]_i_1/O
                         net (fo=1, routed)           0.000     8.310    timer_count[26]
    SLICE_X17Y48         FDCE                                         r  timer_count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.789 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.444    14.234    clk_IBUF_BUFG
    SLICE_X17Y48         FDCE                                         r  timer_count_reg[26]/C
                         clock pessimism              0.242    14.476    
                         clock uncertainty           -0.035    14.440    
    SLICE_X17Y48         FDCE (Setup_fdce_C_D)        0.075    14.515    timer_count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.515    
                         arrival time                          -8.310    
  -------------------------------------------------------------------
                         slack                                  6.206    

Slack (MET) :             6.209ns  (required time - arrival time)
  Source:                 timer_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.828ns (22.008%)  route 2.934ns (77.992%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.234ns = ( 14.234 - 10.000 ) 
    Source Clock Delay      (SCD):    4.500ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.562     4.500    clk_IBUF_BUFG
    SLICE_X17Y45         FDCE                                         r  timer_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y45         FDCE (Prop_fdce_C_Q)         0.456     4.956 r  timer_count_reg[10]/Q
                         net (fo=2, routed)           1.000     5.956    timer_count_reg_n_1_[10]
    SLICE_X17Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.080 r  timer_count[26]_i_8/O
                         net (fo=1, routed)           0.404     6.484    timer_count[26]_i_8_n_1
    SLICE_X17Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.608 r  timer_count[26]_i_3/O
                         net (fo=27, routed)          1.530     8.138    timer_count[26]_i_3_n_1
    SLICE_X17Y48         LUT4 (Prop_lut4_I1_O)        0.124     8.262 r  timer_count[22]_i_1/O
                         net (fo=1, routed)           0.000     8.262    timer_count[22]
    SLICE_X17Y48         FDCE                                         r  timer_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.789 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.444    14.234    clk_IBUF_BUFG
    SLICE_X17Y48         FDCE                                         r  timer_count_reg[22]/C
                         clock pessimism              0.242    14.476    
                         clock uncertainty           -0.035    14.440    
    SLICE_X17Y48         FDCE (Setup_fdce_C_D)        0.031    14.471    timer_count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                          -8.262    
  -------------------------------------------------------------------
                         slack                                  6.209    

Slack (MET) :             6.225ns  (required time - arrival time)
  Source:                 timer_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 0.856ns (22.584%)  route 2.934ns (77.416%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.234ns = ( 14.234 - 10.000 ) 
    Source Clock Delay      (SCD):    4.500ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.562     4.500    clk_IBUF_BUFG
    SLICE_X17Y45         FDCE                                         r  timer_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y45         FDCE (Prop_fdce_C_Q)         0.456     4.956 r  timer_count_reg[10]/Q
                         net (fo=2, routed)           1.000     5.956    timer_count_reg_n_1_[10]
    SLICE_X17Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.080 r  timer_count[26]_i_8/O
                         net (fo=1, routed)           0.404     6.484    timer_count[26]_i_8_n_1
    SLICE_X17Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.608 r  timer_count[26]_i_3/O
                         net (fo=27, routed)          1.530     8.138    timer_count[26]_i_3_n_1
    SLICE_X17Y48         LUT4 (Prop_lut4_I1_O)        0.152     8.290 r  timer_count[24]_i_1/O
                         net (fo=1, routed)           0.000     8.290    timer_count[24]
    SLICE_X17Y48         FDCE                                         r  timer_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.789 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.444    14.234    clk_IBUF_BUFG
    SLICE_X17Y48         FDCE                                         r  timer_count_reg[24]/C
                         clock pessimism              0.242    14.476    
                         clock uncertainty           -0.035    14.440    
    SLICE_X17Y48         FDCE (Setup_fdce_C_D)        0.075    14.515    timer_count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.515    
                         arrival time                          -8.290    
  -------------------------------------------------------------------
                         slack                                  6.225    

Slack (MET) :             6.271ns  (required time - arrival time)
  Source:                 timer_count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 0.964ns (26.076%)  route 2.733ns (73.924%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.233ns = ( 14.233 - 10.000 ) 
    Source Clock Delay      (SCD):    4.501ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.563     4.501    clk_IBUF_BUFG
    SLICE_X17Y47         FDCE                                         r  timer_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDCE (Prop_fdce_C_Q)         0.419     4.920 f  timer_count_reg[20]/Q
                         net (fo=2, routed)           0.690     5.609    timer_count_reg_n_1_[20]
    SLICE_X17Y47         LUT4 (Prop_lut4_I2_O)        0.297     5.906 r  timer_count[26]_i_9/O
                         net (fo=1, routed)           0.641     6.547    timer_count[26]_i_9_n_1
    SLICE_X17Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.671 r  timer_count[26]_i_4/O
                         net (fo=27, routed)          1.402     8.073    timer_count[26]_i_4_n_1
    SLICE_X17Y43         LUT4 (Prop_lut4_I2_O)        0.124     8.197 r  timer_count[1]_i_1/O
                         net (fo=1, routed)           0.000     8.197    timer_count[1]
    SLICE_X17Y43         FDCE                                         r  timer_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.789 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.443    14.233    clk_IBUF_BUFG
    SLICE_X17Y43         FDCE                                         r  timer_count_reg[1]/C
                         clock pessimism              0.242    14.475    
                         clock uncertainty           -0.035    14.439    
    SLICE_X17Y43         FDCE (Setup_fdce_C_D)        0.029    14.468    timer_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                          -8.197    
  -------------------------------------------------------------------
                         slack                                  6.271    

Slack (MET) :             6.271ns  (required time - arrival time)
  Source:                 timer_count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.699ns  (logic 0.964ns (26.062%)  route 2.735ns (73.938%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.233ns = ( 14.233 - 10.000 ) 
    Source Clock Delay      (SCD):    4.501ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.563     4.501    clk_IBUF_BUFG
    SLICE_X17Y47         FDCE                                         r  timer_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDCE (Prop_fdce_C_Q)         0.419     4.920 f  timer_count_reg[20]/Q
                         net (fo=2, routed)           0.690     5.609    timer_count_reg_n_1_[20]
    SLICE_X17Y47         LUT4 (Prop_lut4_I2_O)        0.297     5.906 r  timer_count[26]_i_9/O
                         net (fo=1, routed)           0.641     6.547    timer_count[26]_i_9_n_1
    SLICE_X17Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.671 r  timer_count[26]_i_4/O
                         net (fo=27, routed)          1.404     8.075    timer_count[26]_i_4_n_1
    SLICE_X17Y43         LUT4 (Prop_lut4_I2_O)        0.124     8.199 r  timer_count[2]_i_1/O
                         net (fo=1, routed)           0.000     8.199    timer_count[2]
    SLICE_X17Y43         FDCE                                         r  timer_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.789 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.443    14.233    clk_IBUF_BUFG
    SLICE_X17Y43         FDCE                                         r  timer_count_reg[2]/C
                         clock pessimism              0.242    14.475    
                         clock uncertainty           -0.035    14.439    
    SLICE_X17Y43         FDCE (Setup_fdce_C_D)        0.031    14.470    timer_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                          -8.199    
  -------------------------------------------------------------------
                         slack                                  6.271    

Slack (MET) :             6.287ns  (required time - arrival time)
  Source:                 timer_count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.992ns (26.618%)  route 2.735ns (73.382%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.233ns = ( 14.233 - 10.000 ) 
    Source Clock Delay      (SCD):    4.501ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.563     4.501    clk_IBUF_BUFG
    SLICE_X17Y47         FDCE                                         r  timer_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDCE (Prop_fdce_C_Q)         0.419     4.920 f  timer_count_reg[20]/Q
                         net (fo=2, routed)           0.690     5.609    timer_count_reg_n_1_[20]
    SLICE_X17Y47         LUT4 (Prop_lut4_I2_O)        0.297     5.906 r  timer_count[26]_i_9/O
                         net (fo=1, routed)           0.641     6.547    timer_count[26]_i_9_n_1
    SLICE_X17Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.671 r  timer_count[26]_i_4/O
                         net (fo=27, routed)          1.404     8.075    timer_count[26]_i_4_n_1
    SLICE_X17Y43         LUT4 (Prop_lut4_I2_O)        0.152     8.227 r  timer_count[4]_i_1/O
                         net (fo=1, routed)           0.000     8.227    timer_count[4]
    SLICE_X17Y43         FDCE                                         r  timer_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.789 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.443    14.233    clk_IBUF_BUFG
    SLICE_X17Y43         FDCE                                         r  timer_count_reg[4]/C
                         clock pessimism              0.242    14.475    
                         clock uncertainty           -0.035    14.439    
    SLICE_X17Y43         FDCE (Setup_fdce_C_D)        0.075    14.514    timer_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                          -8.227    
  -------------------------------------------------------------------
                         slack                                  6.287    

Slack (MET) :             6.289ns  (required time - arrival time)
  Source:                 timer_count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 0.992ns (26.632%)  route 2.733ns (73.368%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.233ns = ( 14.233 - 10.000 ) 
    Source Clock Delay      (SCD):    4.501ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.563     4.501    clk_IBUF_BUFG
    SLICE_X17Y47         FDCE                                         r  timer_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDCE (Prop_fdce_C_Q)         0.419     4.920 f  timer_count_reg[20]/Q
                         net (fo=2, routed)           0.690     5.609    timer_count_reg_n_1_[20]
    SLICE_X17Y47         LUT4 (Prop_lut4_I2_O)        0.297     5.906 r  timer_count[26]_i_9/O
                         net (fo=1, routed)           0.641     6.547    timer_count[26]_i_9_n_1
    SLICE_X17Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.671 r  timer_count[26]_i_4/O
                         net (fo=27, routed)          1.402     8.073    timer_count[26]_i_4_n_1
    SLICE_X17Y43         LUT4 (Prop_lut4_I2_O)        0.152     8.225 r  timer_count[3]_i_1/O
                         net (fo=1, routed)           0.000     8.225    timer_count[3]
    SLICE_X17Y43         FDCE                                         r  timer_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.789 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.443    14.233    clk_IBUF_BUFG
    SLICE_X17Y43         FDCE                                         r  timer_count_reg[3]/C
                         clock pessimism              0.242    14.475    
                         clock uncertainty           -0.035    14.439    
    SLICE_X17Y43         FDCE (Setup_fdce_C_D)        0.075    14.514    timer_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                          -8.225    
  -------------------------------------------------------------------
                         slack                                  6.289    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 s_clockBuf_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_clockBuf_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.919ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.001 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.561     1.561    clk_IBUF_BUFG
    SLICE_X17Y47         FDCE                                         r  s_clockBuf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDCE (Prop_fdce_C_Q)         0.141     1.702 r  s_clockBuf_reg/Q
                         net (fo=8, routed)           0.180     1.883    s_clockBuf_reg_n_1
    SLICE_X17Y47         LUT5 (Prop_lut5_I4_O)        0.045     1.928 r  s_clockBuf_i_1/O
                         net (fo=1, routed)           0.000     1.928    s_clockBuf_i_1_n_1
    SLICE_X17Y47         FDCE                                         r  s_clockBuf_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.087 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.832     1.919    clk_IBUF_BUFG
    SLICE_X17Y47         FDCE                                         r  s_clockBuf_reg/C
                         clock pessimism             -0.357     1.561    
    SLICE_X17Y47         FDCE (Hold_fdce_C_D)         0.091     1.652    s_clockBuf_reg
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 timer_count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.275ns (51.377%)  route 0.260ns (48.623%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.919ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.001 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.560     1.560    clk_IBUF_BUFG
    SLICE_X17Y46         FDCE                                         r  timer_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDCE (Prop_fdce_C_Q)         0.128     1.688 f  timer_count_reg[16]/Q
                         net (fo=2, routed)           0.101     1.790    timer_count_reg_n_1_[16]
    SLICE_X17Y46         LUT5 (Prop_lut5_I1_O)        0.098     1.888 r  timer_count[26]_i_4/O
                         net (fo=27, routed)          0.159     2.047    timer_count[26]_i_4_n_1
    SLICE_X17Y47         LUT4 (Prop_lut4_I2_O)        0.049     2.096 r  timer_count[19]_i_1/O
                         net (fo=1, routed)           0.000     2.096    timer_count[19]
    SLICE_X17Y47         FDCE                                         r  timer_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.087 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.832     1.919    clk_IBUF_BUFG
    SLICE_X17Y47         FDCE                                         r  timer_count_reg[19]/C
                         clock pessimism             -0.341     1.577    
    SLICE_X17Y47         FDCE (Hold_fdce_C_D)         0.107     1.684    timer_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 timer_count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.271ns (51.010%)  route 0.260ns (48.990%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.919ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.001 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.560     1.560    clk_IBUF_BUFG
    SLICE_X17Y46         FDCE                                         r  timer_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDCE (Prop_fdce_C_Q)         0.128     1.688 f  timer_count_reg[16]/Q
                         net (fo=2, routed)           0.101     1.790    timer_count_reg_n_1_[16]
    SLICE_X17Y46         LUT5 (Prop_lut5_I1_O)        0.098     1.888 r  timer_count[26]_i_4/O
                         net (fo=27, routed)          0.159     2.047    timer_count[26]_i_4_n_1
    SLICE_X17Y47         LUT4 (Prop_lut4_I2_O)        0.045     2.092 r  timer_count[17]_i_1/O
                         net (fo=1, routed)           0.000     2.092    timer_count[17]
    SLICE_X17Y47         FDCE                                         r  timer_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.087 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.832     1.919    clk_IBUF_BUFG
    SLICE_X17Y47         FDCE                                         r  timer_count_reg[17]/C
                         clock pessimism             -0.341     1.577    
    SLICE_X17Y47         FDCE (Hold_fdce_C_D)         0.092     1.669    timer_count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 timer_count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.271ns (45.128%)  route 0.330ns (54.872%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.919ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.001 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.560     1.560    clk_IBUF_BUFG
    SLICE_X17Y46         FDCE                                         r  timer_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDCE (Prop_fdce_C_Q)         0.128     1.688 f  timer_count_reg[16]/Q
                         net (fo=2, routed)           0.101     1.790    timer_count_reg_n_1_[16]
    SLICE_X17Y46         LUT5 (Prop_lut5_I1_O)        0.098     1.888 r  timer_count[26]_i_4/O
                         net (fo=27, routed)          0.228     2.116    timer_count[26]_i_4_n_1
    SLICE_X17Y48         LUT4 (Prop_lut4_I2_O)        0.045     2.161 r  timer_count[26]_i_1/O
                         net (fo=1, routed)           0.000     2.161    timer_count[26]
    SLICE_X17Y48         FDCE                                         r  timer_count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.087 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.832     1.919    clk_IBUF_BUFG
    SLICE_X17Y48         FDCE                                         r  timer_count_reg[26]/C
                         clock pessimism             -0.341     1.577    
    SLICE_X17Y48         FDCE (Hold_fdce_C_D)         0.107     1.684    timer_count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 timer_count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.277ns (45.517%)  route 0.332ns (54.483%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.919ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.001 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.560     1.560    clk_IBUF_BUFG
    SLICE_X17Y46         FDCE                                         r  timer_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDCE (Prop_fdce_C_Q)         0.128     1.688 f  timer_count_reg[16]/Q
                         net (fo=2, routed)           0.101     1.790    timer_count_reg_n_1_[16]
    SLICE_X17Y46         LUT5 (Prop_lut5_I1_O)        0.098     1.888 r  timer_count[26]_i_4/O
                         net (fo=27, routed)          0.230     2.118    timer_count[26]_i_4_n_1
    SLICE_X17Y47         LUT4 (Prop_lut4_I2_O)        0.051     2.169 r  timer_count[20]_i_1/O
                         net (fo=1, routed)           0.000     2.169    timer_count[20]
    SLICE_X17Y47         FDCE                                         r  timer_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.087 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.832     1.919    clk_IBUF_BUFG
    SLICE_X17Y47         FDCE                                         r  timer_count_reg[20]/C
                         clock pessimism             -0.341     1.577    
    SLICE_X17Y47         FDCE (Hold_fdce_C_D)         0.107     1.684    timer_count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 timer_count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.271ns (45.128%)  route 0.330ns (54.872%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.919ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.001 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.560     1.560    clk_IBUF_BUFG
    SLICE_X17Y46         FDCE                                         r  timer_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDCE (Prop_fdce_C_Q)         0.128     1.688 f  timer_count_reg[16]/Q
                         net (fo=2, routed)           0.101     1.790    timer_count_reg_n_1_[16]
    SLICE_X17Y46         LUT5 (Prop_lut5_I1_O)        0.098     1.888 r  timer_count[26]_i_4/O
                         net (fo=27, routed)          0.228     2.116    timer_count[26]_i_4_n_1
    SLICE_X17Y48         LUT4 (Prop_lut4_I2_O)        0.045     2.161 r  timer_count[25]_i_1/O
                         net (fo=1, routed)           0.000     2.161    timer_count[25]
    SLICE_X17Y48         FDCE                                         r  timer_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.087 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.832     1.919    clk_IBUF_BUFG
    SLICE_X17Y48         FDCE                                         r  timer_count_reg[25]/C
                         clock pessimism             -0.341     1.577    
    SLICE_X17Y48         FDCE (Hold_fdce_C_D)         0.092     1.669    timer_count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 timer_count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.274ns (45.693%)  route 0.326ns (54.307%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.918ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.001 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.560     1.560    clk_IBUF_BUFG
    SLICE_X17Y46         FDCE                                         r  timer_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDCE (Prop_fdce_C_Q)         0.128     1.688 f  timer_count_reg[16]/Q
                         net (fo=2, routed)           0.101     1.790    timer_count_reg_n_1_[16]
    SLICE_X17Y46         LUT5 (Prop_lut5_I1_O)        0.098     1.888 r  timer_count[26]_i_4/O
                         net (fo=27, routed)          0.224     2.112    timer_count[26]_i_4_n_1
    SLICE_X17Y46         LUT4 (Prop_lut4_I2_O)        0.048     2.160 r  timer_count[15]_i_1/O
                         net (fo=1, routed)           0.000     2.160    timer_count[15]
    SLICE_X17Y46         FDCE                                         r  timer_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.087 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.831     1.918    clk_IBUF_BUFG
    SLICE_X17Y46         FDCE                                         r  timer_count_reg[15]/C
                         clock pessimism             -0.357     1.560    
    SLICE_X17Y46         FDCE (Hold_fdce_C_D)         0.107     1.667    timer_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 timer_count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.271ns (44.975%)  route 0.332ns (55.025%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.919ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.001 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.560     1.560    clk_IBUF_BUFG
    SLICE_X17Y46         FDCE                                         r  timer_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDCE (Prop_fdce_C_Q)         0.128     1.688 f  timer_count_reg[16]/Q
                         net (fo=2, routed)           0.101     1.790    timer_count_reg_n_1_[16]
    SLICE_X17Y46         LUT5 (Prop_lut5_I1_O)        0.098     1.888 r  timer_count[26]_i_4/O
                         net (fo=27, routed)          0.230     2.118    timer_count[26]_i_4_n_1
    SLICE_X17Y47         LUT4 (Prop_lut4_I2_O)        0.045     2.163 r  timer_count[18]_i_1/O
                         net (fo=1, routed)           0.000     2.163    timer_count[18]
    SLICE_X17Y47         FDCE                                         r  timer_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.087 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.832     1.919    clk_IBUF_BUFG
    SLICE_X17Y47         FDCE                                         r  timer_count_reg[18]/C
                         clock pessimism             -0.341     1.577    
    SLICE_X17Y47         FDCE (Hold_fdce_C_D)         0.092     1.669    timer_count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 timer_count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.275ns (45.708%)  route 0.327ns (54.292%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.918ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.001 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.560     1.560    clk_IBUF_BUFG
    SLICE_X17Y46         FDCE                                         r  timer_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDCE (Prop_fdce_C_Q)         0.128     1.688 f  timer_count_reg[16]/Q
                         net (fo=2, routed)           0.101     1.790    timer_count_reg_n_1_[16]
    SLICE_X17Y46         LUT5 (Prop_lut5_I1_O)        0.098     1.888 r  timer_count[26]_i_4/O
                         net (fo=27, routed)          0.225     2.113    timer_count[26]_i_4_n_1
    SLICE_X17Y46         LUT4 (Prop_lut4_I2_O)        0.049     2.162 r  timer_count[16]_i_1/O
                         net (fo=1, routed)           0.000     2.162    timer_count[16]
    SLICE_X17Y46         FDCE                                         r  timer_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.087 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.831     1.918    clk_IBUF_BUFG
    SLICE_X17Y46         FDCE                                         r  timer_count_reg[16]/C
                         clock pessimism             -0.357     1.560    
    SLICE_X17Y46         FDCE (Hold_fdce_C_D)         0.107     1.667    timer_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 timer_count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.271ns (45.420%)  route 0.326ns (54.580%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.918ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.001 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.560     1.560    clk_IBUF_BUFG
    SLICE_X17Y46         FDCE                                         r  timer_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDCE (Prop_fdce_C_Q)         0.128     1.688 f  timer_count_reg[16]/Q
                         net (fo=2, routed)           0.101     1.790    timer_count_reg_n_1_[16]
    SLICE_X17Y46         LUT5 (Prop_lut5_I1_O)        0.098     1.888 r  timer_count[26]_i_4/O
                         net (fo=27, routed)          0.224     2.112    timer_count[26]_i_4_n_1
    SLICE_X17Y46         LUT4 (Prop_lut4_I2_O)        0.045     2.157 r  timer_count[13]_i_1/O
                         net (fo=1, routed)           0.000     2.157    timer_count[13]
    SLICE_X17Y46         FDCE                                         r  timer_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.087 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.831     1.918    clk_IBUF_BUFG
    SLICE_X17Y46         FDCE                                         r  timer_count_reg[13]/C
                         clock pessimism             -0.357     1.560    
    SLICE_X17Y46         FDCE (Hold_fdce_C_D)         0.091     1.651    timer_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.506    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X17Y47   s_clockBuf_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X16Y45   timer_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X17Y45   timer_count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X17Y45   timer_count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X17Y45   timer_count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X17Y46   timer_count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X17Y46   timer_count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X17Y46   timer_count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X17Y46   timer_count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X17Y47   s_clockBuf_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X17Y47   s_clockBuf_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X16Y45   timer_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X16Y45   timer_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X17Y45   timer_count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X17Y45   timer_count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X17Y45   timer_count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X17Y45   timer_count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X17Y45   timer_count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X17Y45   timer_count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X17Y47   s_clockBuf_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X17Y47   s_clockBuf_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X16Y45   timer_count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X16Y45   timer_count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X17Y45   timer_count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X17Y45   timer_count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X17Y45   timer_count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X17Y45   timer_count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X17Y45   timer_count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X17Y45   timer_count_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            53 Endpoints
Min Delay            53 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 timer_state_reg[1]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            stateLED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.210ns  (logic 4.171ns (50.802%)  route 4.039ns (49.198%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDCE                         0.000     0.000 r  timer_state_reg[1]_C/C
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  timer_state_reg[1]_C/Q
                         net (fo=4, routed)           1.296     1.814    timer_state_reg[1]_C_n_1
    SLICE_X15Y48         LUT3 (Prop_lut3_I2_O)        0.124     1.938 r  stateLED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.743     4.681    stateLED_OBUF[1]
    E15                  OBUF (Prop_obuf_I_O)         3.529     8.210 r  stateLED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.210    stateLED[1]
    E15                                                               r  stateLED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_state_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            stateLED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.850ns  (logic 4.422ns (56.331%)  route 3.428ns (43.669%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         LDCE                         0.000     0.000 r  timer_state_reg[1]_LDC/G
    SLICE_X15Y45         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  timer_state_reg[1]_LDC/Q
                         net (fo=6, routed)           1.117     1.676    timer_state_reg[1]_LDC_n_1
    SLICE_X15Y48         LUT3 (Prop_lut3_I1_O)        0.152     1.828 r  stateLED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.311     4.139    stateLED_OBUF[0]
    J15                  OBUF (Prop_obuf_I_O)         3.711     7.850 r  stateLED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.850    stateLED[0]
    J15                                                               r  stateLED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 max_time_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.649ns  (logic 4.077ns (53.299%)  route 3.572ns (46.701%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y45         LDCE                         0.000     0.000 r  max_time_reg[3]/G
    SLICE_X24Y45         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  max_time_reg[3]/Q
                         net (fo=2, routed)           3.572     4.131    led_OBUF[3]
    H15                  OBUF (Prop_obuf_I_O)         3.518     7.649 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.649    led[3]
    H15                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 max_time_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.965ns  (logic 4.081ns (68.420%)  route 1.884ns (31.580%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          LDCE                         0.000     0.000 r  max_time_reg[0]/G
    SLICE_X0Y59          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  max_time_reg[0]/Q
                         net (fo=3, routed)           1.884     2.443    led_OBUF[0]
    E18                  OBUF (Prop_obuf_I_O)         3.522     5.965 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.965    led[0]
    E18                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 max_time_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.964ns  (logic 4.079ns (68.394%)  route 1.885ns (31.606%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          LDCE                         0.000     0.000 r  max_time_reg[2]/G
    SLICE_X0Y57          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  max_time_reg[2]/Q
                         net (fo=2, routed)           1.885     2.444    led_OBUF[2]
    E13                  OBUF (Prop_obuf_I_O)         3.520     5.964 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.964    led[2]
    E13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 max_time_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.964ns  (logic 4.079ns (68.390%)  route 1.885ns (31.610%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          LDCE                         0.000     0.000 r  max_time_reg[1]/G
    SLICE_X0Y58          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  max_time_reg[1]/Q
                         net (fo=3, routed)           1.885     2.444    led_OBUF[1]
    F13                  OBUF (Prop_obuf_I_O)         3.520     5.964 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.964    led[1]
    F13                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_state_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            second_count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.439ns  (logic 1.009ns (22.728%)  route 3.430ns (77.272%))
  Logic Levels:           3  (BUFG=1 LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         LDCE                         0.000     0.000 r  timer_state_reg[1]_LDC/G
    SLICE_X15Y45         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  timer_state_reg[1]_LDC/Q
                         net (fo=6, routed)           0.966     1.525    timer_state_reg[1]_LDC_n_1
    SLICE_X15Y46         LUT5 (Prop_lut5_I3_O)        0.152     1.677 f  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697     2.374    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     2.672 f  n_0_58_BUFG_inst/O
                         net (fo=44, routed)          1.767     4.439    n_0_58_BUFG
    SLICE_X14Y47         FDCE                                         f  second_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_state_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            second_count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.439ns  (logic 1.009ns (22.728%)  route 3.430ns (77.272%))
  Logic Levels:           3  (BUFG=1 LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         LDCE                         0.000     0.000 r  timer_state_reg[1]_LDC/G
    SLICE_X15Y45         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  timer_state_reg[1]_LDC/Q
                         net (fo=6, routed)           0.966     1.525    timer_state_reg[1]_LDC_n_1
    SLICE_X15Y46         LUT5 (Prop_lut5_I3_O)        0.152     1.677 f  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697     2.374    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     2.672 f  n_0_58_BUFG_inst/O
                         net (fo=44, routed)          1.767     4.439    n_0_58_BUFG
    SLICE_X14Y47         FDCE                                         f  second_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_state_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            second_count_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.439ns  (logic 1.009ns (22.728%)  route 3.430ns (77.272%))
  Logic Levels:           3  (BUFG=1 LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         LDCE                         0.000     0.000 r  timer_state_reg[1]_LDC/G
    SLICE_X15Y45         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  timer_state_reg[1]_LDC/Q
                         net (fo=6, routed)           0.966     1.525    timer_state_reg[1]_LDC_n_1
    SLICE_X15Y46         LUT5 (Prop_lut5_I3_O)        0.152     1.677 f  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697     2.374    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     2.672 f  n_0_58_BUFG_inst/O
                         net (fo=44, routed)          1.767     4.439    n_0_58_BUFG
    SLICE_X15Y47         FDCE                                         f  second_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_state_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            second_count_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.439ns  (logic 1.009ns (22.728%)  route 3.430ns (77.272%))
  Logic Levels:           3  (BUFG=1 LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         LDCE                         0.000     0.000 r  timer_state_reg[1]_LDC/G
    SLICE_X15Y45         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  timer_state_reg[1]_LDC/Q
                         net (fo=6, routed)           0.966     1.525    timer_state_reg[1]_LDC_n_1
    SLICE_X15Y46         LUT5 (Prop_lut5_I3_O)        0.152     1.677 f  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697     2.374    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     2.672 f  n_0_58_BUFG_inst/O
                         net (fo=44, routed)          1.767     4.439    n_0_58_BUFG
    SLICE_X15Y47         FDCE                                         f  second_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 second_count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            second_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.191ns (68.349%)  route 0.088ns (31.651%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDCE                         0.000     0.000 r  second_count_reg[2]/C
    SLICE_X15Y47         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  second_count_reg[2]/Q
                         net (fo=5, routed)           0.088     0.234    second_count_reg_n_1_[2]
    SLICE_X14Y47         LUT6 (Prop_lut6_I1_O)        0.045     0.279 r  second_count[5]_i_2/O
                         net (fo=1, routed)           0.000     0.279    second_count[5]
    SLICE_X14Y47         FDCE                                         r  second_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 second_count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            second_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.212ns (71.756%)  route 0.083ns (28.244%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDCE                         0.000     0.000 r  second_count_reg[5]/C
    SLICE_X14Y47         FDCE (Prop_fdce_C_Q)         0.167     0.167 f  second_count_reg[5]/Q
                         net (fo=5, routed)           0.083     0.250    second_count_reg_n_1_[5]
    SLICE_X15Y47         LUT6 (Prop_lut6_I2_O)        0.045     0.295 r  second_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.295    second_count[2]
    SLICE_X15Y47         FDCE                                         r  second_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 second_count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            second_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.191ns (56.938%)  route 0.144ns (43.062%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDCE                         0.000     0.000 r  second_count_reg[3]/C
    SLICE_X15Y47         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  second_count_reg[3]/Q
                         net (fo=5, routed)           0.144     0.290    second_count_reg_n_1_[3]
    SLICE_X15Y47         LUT6 (Prop_lut6_I3_O)        0.045     0.335 r  second_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.335    second_count[4]
    SLICE_X15Y47         FDCE                                         r  second_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 second_count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            second_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.191ns (56.768%)  route 0.145ns (43.232%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDCE                         0.000     0.000 r  second_count_reg[3]/C
    SLICE_X15Y47         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  second_count_reg[3]/Q
                         net (fo=5, routed)           0.145     0.291    second_count_reg_n_1_[3]
    SLICE_X15Y47         LUT6 (Prop_lut6_I2_O)        0.045     0.336 r  second_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.336    second_count[3]
    SLICE_X15Y47         FDCE                                         r  second_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_clockBuf_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            m_clockBuf_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.191ns (53.168%)  route 0.168ns (46.832%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDCE                         0.000     0.000 r  m_clockBuf_reg/C
    SLICE_X13Y47         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  m_clockBuf_reg/Q
                         net (fo=6, routed)           0.168     0.314    m_clockBuf
    SLICE_X13Y47         LUT3 (Prop_lut3_I2_O)        0.045     0.359 r  m_clockBuf_i_1/O
                         net (fo=1, routed)           0.000     0.359    m_clockBuf_i_1_n_1
    SLICE_X13Y47         FDCE                                         r  m_clockBuf_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alarm_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            timer_state_reg[0]_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.167ns (45.922%)  route 0.197ns (54.078%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDCE                         0.000     0.000 r  alarm_reg/C
    SLICE_X14Y46         FDCE (Prop_fdce_C_Q)         0.167     0.167 f  alarm_reg/Q
                         net (fo=4, routed)           0.197     0.364    alarm
    SLICE_X15Y46         FDPE                                         f  timer_state_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alarm_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            timer_state_reg[1]_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.167ns (45.922%)  route 0.197ns (54.078%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDCE                         0.000     0.000 r  alarm_reg/C
    SLICE_X14Y46         FDCE (Prop_fdce_C_Q)         0.167     0.167 f  alarm_reg/Q
                         net (fo=4, routed)           0.197     0.364    alarm
    SLICE_X15Y46         FDPE                                         f  timer_state_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_state_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            timer_state_reg[0]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDPE                         0.000     0.000 r  timer_state_reg[0]_P/C
    SLICE_X15Y46         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  timer_state_reg[0]_P/Q
                         net (fo=5, routed)           0.179     0.320    timer_state_reg[0]_P_n_1
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.045     0.365 r  timer_state[0]_C_i_1/O
                         net (fo=2, routed)           0.000     0.365    timer_state[0]_C_i_1_n_1
    SLICE_X15Y46         FDPE                                         r  timer_state_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_state_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            timer_state_reg[1]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.209ns (56.927%)  route 0.158ns (43.073%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDCE                         0.000     0.000 r  timer_state_reg[0]_C/C
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  timer_state_reg[0]_C/Q
                         net (fo=5, routed)           0.158     0.322    timer_state_reg[0]_C_n_1
    SLICE_X15Y46         LUT5 (Prop_lut5_I0_O)        0.045     0.367 r  second_count[5]_i_1/O
                         net (fo=11, routed)          0.000     0.367    second_count[5]_i_1_n_1
    SLICE_X15Y46         FDPE                                         r  timer_state_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 minute_count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            minute_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.210ns (54.512%)  route 0.175ns (45.488%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDCE                         0.000     0.000 r  minute_count_reg[2]/C
    SLICE_X14Y48         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  minute_count_reg[2]/Q
                         net (fo=3, routed)           0.175     0.342    minute_count_reg[2]
    SLICE_X14Y48         LUT4 (Prop_lut4_I2_O)        0.043     0.385 r  minute_count[3]_i_2/O
                         net (fo=1, routed)           0.000     0.385    plusOp[3]
    SLICE_X14Y48         FDCE                                         r  minute_count_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 timer_state_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            timer_count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.444ns  (logic 1.009ns (22.706%)  route 3.435ns (77.294%))
  Logic Levels:           3  (BUFG=1 LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         LDCE                         0.000     0.000 r  timer_state_reg[1]_LDC/G
    SLICE_X15Y45         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  timer_state_reg[1]_LDC/Q
                         net (fo=6, routed)           0.966     1.525    timer_state_reg[1]_LDC_n_1
    SLICE_X15Y46         LUT5 (Prop_lut5_I3_O)        0.152     1.677 f  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697     2.374    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     2.672 f  n_0_58_BUFG_inst/O
                         net (fo=44, routed)          1.772     4.444    n_0_58_BUFG
    SLICE_X16Y45         FDCE                                         f  timer_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.789 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.443     4.233    clk_IBUF_BUFG
    SLICE_X16Y45         FDCE                                         r  timer_count_reg[0]/C

Slack:                    inf
  Source:                 timer_state_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            timer_count_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.439ns  (logic 1.009ns (22.728%)  route 3.430ns (77.272%))
  Logic Levels:           3  (BUFG=1 LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         LDCE                         0.000     0.000 r  timer_state_reg[1]_LDC/G
    SLICE_X15Y45         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  timer_state_reg[1]_LDC/Q
                         net (fo=6, routed)           0.966     1.525    timer_state_reg[1]_LDC_n_1
    SLICE_X15Y46         LUT5 (Prop_lut5_I3_O)        0.152     1.677 f  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697     2.374    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     2.672 f  n_0_58_BUFG_inst/O
                         net (fo=44, routed)          1.767     4.439    n_0_58_BUFG
    SLICE_X17Y45         FDCE                                         f  timer_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.789 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.443     4.233    clk_IBUF_BUFG
    SLICE_X17Y45         FDCE                                         r  timer_count_reg[10]/C

Slack:                    inf
  Source:                 timer_state_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            timer_count_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.439ns  (logic 1.009ns (22.728%)  route 3.430ns (77.272%))
  Logic Levels:           3  (BUFG=1 LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         LDCE                         0.000     0.000 r  timer_state_reg[1]_LDC/G
    SLICE_X15Y45         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  timer_state_reg[1]_LDC/Q
                         net (fo=6, routed)           0.966     1.525    timer_state_reg[1]_LDC_n_1
    SLICE_X15Y46         LUT5 (Prop_lut5_I3_O)        0.152     1.677 f  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697     2.374    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     2.672 f  n_0_58_BUFG_inst/O
                         net (fo=44, routed)          1.767     4.439    n_0_58_BUFG
    SLICE_X17Y45         FDCE                                         f  timer_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.789 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.443     4.233    clk_IBUF_BUFG
    SLICE_X17Y45         FDCE                                         r  timer_count_reg[11]/C

Slack:                    inf
  Source:                 timer_state_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            timer_count_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.439ns  (logic 1.009ns (22.728%)  route 3.430ns (77.272%))
  Logic Levels:           3  (BUFG=1 LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         LDCE                         0.000     0.000 r  timer_state_reg[1]_LDC/G
    SLICE_X15Y45         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  timer_state_reg[1]_LDC/Q
                         net (fo=6, routed)           0.966     1.525    timer_state_reg[1]_LDC_n_1
    SLICE_X15Y46         LUT5 (Prop_lut5_I3_O)        0.152     1.677 f  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697     2.374    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     2.672 f  n_0_58_BUFG_inst/O
                         net (fo=44, routed)          1.767     4.439    n_0_58_BUFG
    SLICE_X17Y45         FDCE                                         f  timer_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.789 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.443     4.233    clk_IBUF_BUFG
    SLICE_X17Y45         FDCE                                         r  timer_count_reg[12]/C

Slack:                    inf
  Source:                 timer_state_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            timer_count_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.439ns  (logic 1.009ns (22.728%)  route 3.430ns (77.272%))
  Logic Levels:           3  (BUFG=1 LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         LDCE                         0.000     0.000 r  timer_state_reg[1]_LDC/G
    SLICE_X15Y45         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  timer_state_reg[1]_LDC/Q
                         net (fo=6, routed)           0.966     1.525    timer_state_reg[1]_LDC_n_1
    SLICE_X15Y46         LUT5 (Prop_lut5_I3_O)        0.152     1.677 f  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697     2.374    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     2.672 f  n_0_58_BUFG_inst/O
                         net (fo=44, routed)          1.767     4.439    n_0_58_BUFG
    SLICE_X17Y45         FDCE                                         f  timer_count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.789 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.443     4.233    clk_IBUF_BUFG
    SLICE_X17Y45         FDCE                                         r  timer_count_reg[9]/C

Slack:                    inf
  Source:                 timer_state_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            s_clockBuf_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.430ns  (logic 1.009ns (22.777%)  route 3.421ns (77.223%))
  Logic Levels:           3  (BUFG=1 LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         LDCE                         0.000     0.000 r  timer_state_reg[1]_LDC/G
    SLICE_X15Y45         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  timer_state_reg[1]_LDC/Q
                         net (fo=6, routed)           0.966     1.525    timer_state_reg[1]_LDC_n_1
    SLICE_X15Y46         LUT5 (Prop_lut5_I3_O)        0.152     1.677 f  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697     2.374    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     2.672 f  n_0_58_BUFG_inst/O
                         net (fo=44, routed)          1.758     4.430    n_0_58_BUFG
    SLICE_X17Y47         FDCE                                         f  s_clockBuf_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.789 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.444     4.234    clk_IBUF_BUFG
    SLICE_X17Y47         FDCE                                         r  s_clockBuf_reg/C

Slack:                    inf
  Source:                 timer_state_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            timer_count_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.430ns  (logic 1.009ns (22.777%)  route 3.421ns (77.223%))
  Logic Levels:           3  (BUFG=1 LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         LDCE                         0.000     0.000 r  timer_state_reg[1]_LDC/G
    SLICE_X15Y45         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  timer_state_reg[1]_LDC/Q
                         net (fo=6, routed)           0.966     1.525    timer_state_reg[1]_LDC_n_1
    SLICE_X15Y46         LUT5 (Prop_lut5_I3_O)        0.152     1.677 f  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697     2.374    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     2.672 f  n_0_58_BUFG_inst/O
                         net (fo=44, routed)          1.758     4.430    n_0_58_BUFG
    SLICE_X17Y47         FDCE                                         f  timer_count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.789 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.444     4.234    clk_IBUF_BUFG
    SLICE_X17Y47         FDCE                                         r  timer_count_reg[17]/C

Slack:                    inf
  Source:                 timer_state_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            timer_count_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.430ns  (logic 1.009ns (22.777%)  route 3.421ns (77.223%))
  Logic Levels:           3  (BUFG=1 LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         LDCE                         0.000     0.000 r  timer_state_reg[1]_LDC/G
    SLICE_X15Y45         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  timer_state_reg[1]_LDC/Q
                         net (fo=6, routed)           0.966     1.525    timer_state_reg[1]_LDC_n_1
    SLICE_X15Y46         LUT5 (Prop_lut5_I3_O)        0.152     1.677 f  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697     2.374    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     2.672 f  n_0_58_BUFG_inst/O
                         net (fo=44, routed)          1.758     4.430    n_0_58_BUFG
    SLICE_X17Y47         FDCE                                         f  timer_count_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.789 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.444     4.234    clk_IBUF_BUFG
    SLICE_X17Y47         FDCE                                         r  timer_count_reg[18]/C

Slack:                    inf
  Source:                 timer_state_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            timer_count_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.430ns  (logic 1.009ns (22.777%)  route 3.421ns (77.223%))
  Logic Levels:           3  (BUFG=1 LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         LDCE                         0.000     0.000 r  timer_state_reg[1]_LDC/G
    SLICE_X15Y45         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  timer_state_reg[1]_LDC/Q
                         net (fo=6, routed)           0.966     1.525    timer_state_reg[1]_LDC_n_1
    SLICE_X15Y46         LUT5 (Prop_lut5_I3_O)        0.152     1.677 f  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697     2.374    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     2.672 f  n_0_58_BUFG_inst/O
                         net (fo=44, routed)          1.758     4.430    n_0_58_BUFG
    SLICE_X17Y47         FDCE                                         f  timer_count_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.789 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.444     4.234    clk_IBUF_BUFG
    SLICE_X17Y47         FDCE                                         r  timer_count_reg[19]/C

Slack:                    inf
  Source:                 timer_state_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            timer_count_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.430ns  (logic 1.009ns (22.777%)  route 3.421ns (77.223%))
  Logic Levels:           3  (BUFG=1 LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         LDCE                         0.000     0.000 r  timer_state_reg[1]_LDC/G
    SLICE_X15Y45         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  timer_state_reg[1]_LDC/Q
                         net (fo=6, routed)           0.966     1.525    timer_state_reg[1]_LDC_n_1
    SLICE_X15Y46         LUT5 (Prop_lut5_I3_O)        0.152     1.677 f  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697     2.374    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     2.672 f  n_0_58_BUFG_inst/O
                         net (fo=44, routed)          1.758     4.430    n_0_58_BUFG
    SLICE_X17Y47         FDCE                                         f  timer_count_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.789 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.444     4.234    clk_IBUF_BUFG
    SLICE_X17Y47         FDCE                                         r  timer_count_reg[20]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 timer_state_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            s_clockBuf_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.980ns  (logic 0.254ns (25.918%)  route 0.726ns (74.082%))
  Logic Levels:           3  (FDCE=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDCE                         0.000     0.000 r  timer_state_reg[0]_C/C
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  timer_state_reg[0]_C/Q
                         net (fo=5, routed)           0.158     0.322    timer_state_reg[0]_C_n_1
    SLICE_X15Y46         LUT5 (Prop_lut5_I0_O)        0.045     0.367 r  second_count[5]_i_1/O
                         net (fo=11, routed)          0.568     0.935    second_count[5]_i_1_n_1
    SLICE_X17Y47         LUT5 (Prop_lut5_I3_O)        0.045     0.980 r  s_clockBuf_i_1/O
                         net (fo=1, routed)           0.000     0.980    s_clockBuf_i_1_n_1
    SLICE_X17Y47         FDCE                                         r  s_clockBuf_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.087 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.832     1.919    clk_IBUF_BUFG
    SLICE_X17Y47         FDCE                                         r  s_clockBuf_reg/C

Slack:                    inf
  Source:                 timer_state_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            timer_count_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.421ns  (logic 0.271ns (19.078%)  route 1.150ns (80.922%))
  Logic Levels:           3  (BUFG=1 FDPE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDPE                         0.000     0.000 r  timer_state_reg[0]_P/C
    SLICE_X15Y46         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  timer_state_reg[0]_P/Q
                         net (fo=5, routed)           0.179     0.320    timer_state_reg[0]_P_n_1
    SLICE_X15Y46         LUT5 (Prop_lut5_I1_O)        0.042     0.362 f  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.349     0.711    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     0.799 f  n_0_58_BUFG_inst/O
                         net (fo=44, routed)          0.621     1.421    n_0_58_BUFG
    SLICE_X17Y46         FDCE                                         f  timer_count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.087 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.831     1.918    clk_IBUF_BUFG
    SLICE_X17Y46         FDCE                                         r  timer_count_reg[13]/C

Slack:                    inf
  Source:                 timer_state_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            timer_count_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.421ns  (logic 0.271ns (19.078%)  route 1.150ns (80.922%))
  Logic Levels:           3  (BUFG=1 FDPE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDPE                         0.000     0.000 r  timer_state_reg[0]_P/C
    SLICE_X15Y46         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  timer_state_reg[0]_P/Q
                         net (fo=5, routed)           0.179     0.320    timer_state_reg[0]_P_n_1
    SLICE_X15Y46         LUT5 (Prop_lut5_I1_O)        0.042     0.362 f  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.349     0.711    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     0.799 f  n_0_58_BUFG_inst/O
                         net (fo=44, routed)          0.621     1.421    n_0_58_BUFG
    SLICE_X17Y46         FDCE                                         f  timer_count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.087 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.831     1.918    clk_IBUF_BUFG
    SLICE_X17Y46         FDCE                                         r  timer_count_reg[14]/C

Slack:                    inf
  Source:                 timer_state_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            timer_count_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.421ns  (logic 0.271ns (19.078%)  route 1.150ns (80.922%))
  Logic Levels:           3  (BUFG=1 FDPE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDPE                         0.000     0.000 r  timer_state_reg[0]_P/C
    SLICE_X15Y46         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  timer_state_reg[0]_P/Q
                         net (fo=5, routed)           0.179     0.320    timer_state_reg[0]_P_n_1
    SLICE_X15Y46         LUT5 (Prop_lut5_I1_O)        0.042     0.362 f  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.349     0.711    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     0.799 f  n_0_58_BUFG_inst/O
                         net (fo=44, routed)          0.621     1.421    n_0_58_BUFG
    SLICE_X17Y46         FDCE                                         f  timer_count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.087 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.831     1.918    clk_IBUF_BUFG
    SLICE_X17Y46         FDCE                                         r  timer_count_reg[15]/C

Slack:                    inf
  Source:                 timer_state_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            timer_count_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.421ns  (logic 0.271ns (19.078%)  route 1.150ns (80.922%))
  Logic Levels:           3  (BUFG=1 FDPE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDPE                         0.000     0.000 r  timer_state_reg[0]_P/C
    SLICE_X15Y46         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  timer_state_reg[0]_P/Q
                         net (fo=5, routed)           0.179     0.320    timer_state_reg[0]_P_n_1
    SLICE_X15Y46         LUT5 (Prop_lut5_I1_O)        0.042     0.362 f  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.349     0.711    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     0.799 f  n_0_58_BUFG_inst/O
                         net (fo=44, routed)          0.621     1.421    n_0_58_BUFG
    SLICE_X17Y46         FDCE                                         f  timer_count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.087 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.831     1.918    clk_IBUF_BUFG
    SLICE_X17Y46         FDCE                                         r  timer_count_reg[16]/C

Slack:                    inf
  Source:                 timer_state_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            timer_count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.421ns  (logic 0.271ns (19.078%)  route 1.150ns (80.922%))
  Logic Levels:           3  (BUFG=1 FDPE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDPE                         0.000     0.000 r  timer_state_reg[0]_P/C
    SLICE_X15Y46         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  timer_state_reg[0]_P/Q
                         net (fo=5, routed)           0.179     0.320    timer_state_reg[0]_P_n_1
    SLICE_X15Y46         LUT5 (Prop_lut5_I1_O)        0.042     0.362 f  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.349     0.711    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     0.799 f  n_0_58_BUFG_inst/O
                         net (fo=44, routed)          0.621     1.421    n_0_58_BUFG
    SLICE_X17Y43         FDCE                                         f  timer_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.087 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.831     1.918    clk_IBUF_BUFG
    SLICE_X17Y43         FDCE                                         r  timer_count_reg[1]/C

Slack:                    inf
  Source:                 timer_state_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            timer_count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.421ns  (logic 0.271ns (19.078%)  route 1.150ns (80.922%))
  Logic Levels:           3  (BUFG=1 FDPE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDPE                         0.000     0.000 r  timer_state_reg[0]_P/C
    SLICE_X15Y46         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  timer_state_reg[0]_P/Q
                         net (fo=5, routed)           0.179     0.320    timer_state_reg[0]_P_n_1
    SLICE_X15Y46         LUT5 (Prop_lut5_I1_O)        0.042     0.362 f  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.349     0.711    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     0.799 f  n_0_58_BUFG_inst/O
                         net (fo=44, routed)          0.621     1.421    n_0_58_BUFG
    SLICE_X17Y43         FDCE                                         f  timer_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.087 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.831     1.918    clk_IBUF_BUFG
    SLICE_X17Y43         FDCE                                         r  timer_count_reg[2]/C

Slack:                    inf
  Source:                 timer_state_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            timer_count_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.421ns  (logic 0.271ns (19.078%)  route 1.150ns (80.922%))
  Logic Levels:           3  (BUFG=1 FDPE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDPE                         0.000     0.000 r  timer_state_reg[0]_P/C
    SLICE_X15Y46         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  timer_state_reg[0]_P/Q
                         net (fo=5, routed)           0.179     0.320    timer_state_reg[0]_P_n_1
    SLICE_X15Y46         LUT5 (Prop_lut5_I1_O)        0.042     0.362 f  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.349     0.711    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     0.799 f  n_0_58_BUFG_inst/O
                         net (fo=44, routed)          0.621     1.421    n_0_58_BUFG
    SLICE_X17Y43         FDCE                                         f  timer_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.087 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.831     1.918    clk_IBUF_BUFG
    SLICE_X17Y43         FDCE                                         r  timer_count_reg[3]/C

Slack:                    inf
  Source:                 timer_state_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            timer_count_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.421ns  (logic 0.271ns (19.078%)  route 1.150ns (80.922%))
  Logic Levels:           3  (BUFG=1 FDPE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDPE                         0.000     0.000 r  timer_state_reg[0]_P/C
    SLICE_X15Y46         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  timer_state_reg[0]_P/Q
                         net (fo=5, routed)           0.179     0.320    timer_state_reg[0]_P_n_1
    SLICE_X15Y46         LUT5 (Prop_lut5_I1_O)        0.042     0.362 f  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.349     0.711    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     0.799 f  n_0_58_BUFG_inst/O
                         net (fo=44, routed)          0.621     1.421    n_0_58_BUFG
    SLICE_X17Y43         FDCE                                         f  timer_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.087 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.831     1.918    clk_IBUF_BUFG
    SLICE_X17Y43         FDCE                                         r  timer_count_reg[4]/C

Slack:                    inf
  Source:                 timer_state_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            timer_count_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.421ns  (logic 0.271ns (19.078%)  route 1.150ns (80.922%))
  Logic Levels:           3  (BUFG=1 FDPE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDPE                         0.000     0.000 r  timer_state_reg[0]_P/C
    SLICE_X15Y46         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  timer_state_reg[0]_P/Q
                         net (fo=5, routed)           0.179     0.320    timer_state_reg[0]_P_n_1
    SLICE_X15Y46         LUT5 (Prop_lut5_I1_O)        0.042     0.362 f  n_0_58_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.349     0.711    n_0_58_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     0.799 f  n_0_58_BUFG_inst/O
                         net (fo=44, routed)          0.621     1.421    n_0_58_BUFG
    SLICE_X17Y44         FDCE                                         f  timer_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.087 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.831     1.918    clk_IBUF_BUFG
    SLICE_X17Y44         FDCE                                         r  timer_count_reg[5]/C





