#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sun Mar 19 00:32:44 2017
# Process ID: 10932
# Current directory: C:/Users/Administrator.UER-PC/OneDrive - National University of Singapore/Vivado/half_adder_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9112 C:\Users\Administrator.UER-PC\OneDrive - National University of Singapore\Vivado\half_adder_1\half_adder_1.xpr
# Log file: C:/Users/Administrator.UER-PC/OneDrive - National University of Singapore/Vivado/half_adder_1/vivado.log
# Journal file: C:/Users/Administrator.UER-PC/OneDrive - National University of Singapore/Vivado/half_adder_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Administrator.UER-PC/OneDrive - National University of Singapore/Vivado/half_adder_1/half_adder_1.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Administrator.UER-PC/OneDrive - National University of Singapore/Vivado/half_adder_1'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administrator.UER-PC/OneDrive - National University of Singapore/Vivado/half_adder_1/half_adder_1.srcs/sources_1/new/half_adder.v" into library work [C:/Users/Administrator.UER-PC/OneDrive - National University of Singapore/Vivado/half_adder_1/half_adder_1.srcs/sources_1/new/half_adder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administrator.UER-PC/OneDrive - National University of Singapore/Vivado/half_adder_1/half_adder_1.srcs/sources_1/new/my_2_bit_adder.v" into library work [C:/Users/Administrator.UER-PC/OneDrive - National University of Singapore/Vivado/half_adder_1/half_adder_1.srcs/sources_1/new/my_2_bit_adder.v:1]
[Sun Mar 19 00:33:29 2017] Launched synth_1...
Run output will be captured here: C:/Users/Administrator.UER-PC/OneDrive - National University of Singapore/Vivado/half_adder_1/half_adder_1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 802.086 ; gain = 0.000
archive_project C:/Users/Administrator.UER-PC/Documents/Lab_2_Assignment.xpr.zip -temp_dir {C:/Users/Administrator.UER-PC/OneDrive - National University of Singapore/Vivado/half_adder_1/.Xil/Vivado-10932-UER-PC} -force
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/Administrator.UER-PC/OneDrive - National University of Singapore/Vivado/half_adder_1/.Xil/Vivado-10932-UER-PC' for archiving project
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Administrator.UER-PC/OneDrive - National University of Singapore/Vivado/half_adder_1'
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/Administrator.UER-PC/OneDrive - National University of Singapore/Vivado/half_adder_1/.Xil/Vivado-10932-UER-PC/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (C:/Users/Administrator.UER-PC/Documents/Lab_2_Assignment.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project {C:/Users/Administrator.UER-PC/OneDrive - National University of Singapore/Vivado/Lab_2_Assignment.xpr.zip} -temp_dir {C:/Users/Administrator.UER-PC/OneDrive - National University of Singapore/Vivado/half_adder_1/.Xil/Vivado-10932-UER-PC} -force
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/Administrator.UER-PC/OneDrive - National University of Singapore/Vivado/half_adder_1/.Xil/Vivado-10932-UER-PC' for archiving project
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Administrator.UER-PC/OneDrive - National University of Singapore/Vivado/half_adder_1'
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/Administrator.UER-PC/OneDrive - National University of Singapore/Vivado/half_adder_1/.Xil/Vivado-10932-UER-PC/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (C:/Users/Administrator.UER-PC/OneDrive - National University of Singapore/Vivado/Lab_2_Assignment.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 19 00:44:18 2017...
