

================================================================
== Vivado HLS Report for 'standalone_mmult'
================================================================
* Date:           Fri Feb 22 16:21:43 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        hls_mmult_prj
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.32|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  16537|  16537|  16537|  16537|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+---------------------+-------+-------+-------+-------+---------+
        |                               |                     |    Latency    |    Interval   | Pipeline|
        |            Instance           |        Module       |  min  |  max  |  min  |  max  |   Type  |
        +-------------------------------+---------------------+-------+-------+-------+-------+---------+
        |grp_mmult_hw_float_32_s_fu_14  |mmult_hw_float_32_s  |  16536|  16536|  16536|  16536|   none  |
        +-------------------------------+---------------------+-------+-------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      -|      -|
|FIFO             |        -|      -|      -|      -|
|Instance         |        0|     10|   4552|   4018|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     15|
|Register         |        -|      -|      3|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|     10|   4555|   4033|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|     12|     12|     22|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------+---------------------+---------+-------+------+------+
    |            Instance           |        Module       | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------------+---------------------+---------+-------+------+------+
    |grp_mmult_hw_float_32_s_fu_14  |mmult_hw_float_32_s  |        0|     10|  4552|  4018|
    +-------------------------------+---------------------+---------+-------+------+------+
    |Total                          |                     |        0|     10|  4552|  4018|
    +-------------------------------+---------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+---+----+-----+-----------+
    |                      Name                     | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                      |  2|   0|    2|          0|
    |ap_reg_grp_mmult_hw_float_32_s_fu_14_ap_start  |  1|   0|    1|          0|
    +-----------------------------------------------+---+----+-----+-----------+
    |Total                                          |  3|   0|    3|          0|
    +-----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+------------+-----+-----+------------+------------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | standalone_mmult | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | standalone_mmult | return value |
|ap_start    |  in |    1| ap_ctrl_hs | standalone_mmult | return value |
|ap_done     | out |    1| ap_ctrl_hs | standalone_mmult | return value |
|ap_idle     | out |    1| ap_ctrl_hs | standalone_mmult | return value |
|ap_ready    | out |    1| ap_ctrl_hs | standalone_mmult | return value |
|A_address0  | out |   10|  ap_memory |         A        |     array    |
|A_ce0       | out |    1|  ap_memory |         A        |     array    |
|A_q0        |  in |   32|  ap_memory |         A        |     array    |
|A_address1  | out |   10|  ap_memory |         A        |     array    |
|A_ce1       | out |    1|  ap_memory |         A        |     array    |
|A_q1        |  in |   32|  ap_memory |         A        |     array    |
|B_address0  | out |   10|  ap_memory |         B        |     array    |
|B_ce0       | out |    1|  ap_memory |         B        |     array    |
|B_q0        |  in |   32|  ap_memory |         B        |     array    |
|B_address1  | out |   10|  ap_memory |         B        |     array    |
|B_ce1       | out |    1|  ap_memory |         B        |     array    |
|B_q1        |  in |   32|  ap_memory |         B        |     array    |
|C_address0  | out |   10|  ap_memory |         C        |     array    |
|C_ce0       | out |    1|  ap_memory |         C        |     array    |
|C_we0       | out |    1|  ap_memory |         C        |     array    |
|C_d0        | out |   32|  ap_memory |         C        |     array    |
+------------+-----+-----+------------+------------------+--------------+

