TimeQuest Timing Analyzer report for csb
Wed Apr 13 16:20:15 2022
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'Echo_snl'
 13. Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[2]'
 15. Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'Echo_snl'
 17. Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[2]'
 18. Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 19. Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Recovery: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 21. Slow 1200mV 85C Model Removal: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'Echo_snl'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[2]'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Slow 1200mV 85C Model Metastability Report
 30. Slow 1200mV 0C Model Fmax Summary
 31. Slow 1200mV 0C Model Setup Summary
 32. Slow 1200mV 0C Model Hold Summary
 33. Slow 1200mV 0C Model Recovery Summary
 34. Slow 1200mV 0C Model Removal Summary
 35. Slow 1200mV 0C Model Minimum Pulse Width Summary
 36. Slow 1200mV 0C Model Setup: 'Echo_snl'
 37. Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 38. Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[2]'
 39. Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 0C Model Hold: 'Echo_snl'
 41. Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[2]'
 42. Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 43. Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 44. Slow 1200mV 0C Model Recovery: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 45. Slow 1200mV 0C Model Removal: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 46. Slow 1200mV 0C Model Minimum Pulse Width: 'Echo_snl'
 47. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 48. Slow 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 49. Slow 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[2]'
 50. Slow 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Slow 1200mV 0C Model Metastability Report
 54. Fast 1200mV 0C Model Setup Summary
 55. Fast 1200mV 0C Model Hold Summary
 56. Fast 1200mV 0C Model Recovery Summary
 57. Fast 1200mV 0C Model Removal Summary
 58. Fast 1200mV 0C Model Minimum Pulse Width Summary
 59. Fast 1200mV 0C Model Setup: 'Echo_snl'
 60. Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 61. Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[2]'
 62. Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 63. Fast 1200mV 0C Model Hold: 'Echo_snl'
 64. Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[2]'
 65. Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 66. Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 67. Fast 1200mV 0C Model Recovery: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 68. Fast 1200mV 0C Model Removal: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 69. Fast 1200mV 0C Model Minimum Pulse Width: 'Echo_snl'
 70. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 71. Fast 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 72. Fast 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[2]'
 73. Fast 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 74. Clock to Output Times
 75. Minimum Clock to Output Times
 76. Fast 1200mV 0C Model Metastability Report
 77. Multicorner Timing Analysis Summary
 78. Clock to Output Times
 79. Minimum Clock to Output Times
 80. Board Trace Model Assignments
 81. Input Transition Times
 82. Signal Integrity Metrics (Slow 1200mv 0c Model)
 83. Signal Integrity Metrics (Slow 1200mv 85c Model)
 84. Signal Integrity Metrics (Fast 1200mv 0c Model)
 85. Setup Transfers
 86. Hold Transfers
 87. Recovery Transfers
 88. Removal Transfers
 89. Report TCCS
 90. Report RSKM
 91. Unconstrained Paths
 92. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; csb                                                 ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE6E22C8                                         ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ; < 0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------+-----------+------------+------------+-------+------------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period     ; Frequency  ; Rise  ; Fall       ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+------------+------------+-------+------------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; clk                                              ; Base      ; 40.000     ; 25.0 MHz   ; 0.000 ; 20.000     ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                    ; { clk }                                              ;
; Echo_snl                                         ; Base      ; 1.000      ; 1000.0 MHz ; 0.000 ; 0.500      ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                    ; { Echo_snl }                                         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 400000.000 ; 0.0 MHz    ; 0.000 ; 200000.000 ; 50.00      ; 10000     ; 1           ;       ;        ;           ;            ; false    ; clk    ; inst|altpll_component|auto_generated|pll1|inclk[0] ; { inst|altpll_component|auto_generated|pll1|clk[0] } ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 1000.000   ; 1.0 MHz    ; 0.000 ; 500.000    ; 50.00      ; 25        ; 1           ;       ;        ;           ;            ; false    ; clk    ; inst|altpll_component|auto_generated|pll1|inclk[0] ; { inst|altpll_component|auto_generated|pll1|clk[1] } ;
; inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 40000.000  ; 0.03 MHz   ; 0.000 ; 20000.000  ; 50.00      ; 1000      ; 1           ;       ;        ;           ;            ; false    ; clk    ; inst|altpll_component|auto_generated|pll1|inclk[0] ; { inst|altpll_component|auto_generated|pll1|clk[2] } ;
+--------------------------------------------------+-----------+------------+------------+-------+------------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                               ;
+------------+-----------------+--------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note                                           ;
+------------+-----------------+--------------------------------------------------+------------------------------------------------+
; 161.84 MHz ; 161.84 MHz      ; inst|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 228.62 MHz ; 228.62 MHz      ; inst|altpll_component|auto_generated|pll1|clk[1] ;                                                ;
; 712.76 MHz ; 402.09 MHz      ; inst|altpll_component|auto_generated|pll1|clk[2] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+--------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+--------------------------------------------------+------------+---------------+
; Clock                                            ; Slack      ; End Point TNS ;
+--------------------------------------------------+------------+---------------+
; Echo_snl                                         ; 0.182      ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; 995.626    ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[2] ; 39998.597  ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 399993.821 ; 0.000         ;
+--------------------------------------------------+------------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; Echo_snl                                         ; -0.295 ; -4.764        ;
; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.453  ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.466  ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.739  ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                    ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[1] ; -2.763 ; -55.222       ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                    ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[1] ; 2.256 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+--------------------------------------------------+------------+---------------+
; Clock                                            ; Slack      ; End Point TNS ;
+--------------------------------------------------+------------+---------------+
; Echo_snl                                         ; -4.000     ; -80.692       ;
; clk                                              ; 19.934     ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; 499.720    ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[2] ; 19999.719  ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 199999.718 ; 0.000         ;
+--------------------------------------------------+------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Echo_snl'                                                                                                                 ;
+-------+-------------------+-------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node         ; To Node           ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; 0.182 ; Echo:inst1|BB[4]  ; Echo:inst1|QQ[4]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 2.233      ; 2.213      ;
; 0.231 ; Echo:inst1|BB[5]  ; Echo:inst1|QQ[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 2.233      ; 2.164      ;
; 0.264 ; Echo:inst1|BB[13] ; Echo:inst1|QQ[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 2.233      ; 2.131      ;
; 0.268 ; Echo:inst1|BB[3]  ; Echo:inst1|QQ[3]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 2.233      ; 2.127      ;
; 0.269 ; Echo:inst1|BB[16] ; Echo:inst1|QQ[16] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 2.233      ; 2.126      ;
; 0.269 ; Echo:inst1|BB[9]  ; Echo:inst1|QQ[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 2.233      ; 2.126      ;
; 0.272 ; Echo:inst1|BB[11] ; Echo:inst1|QQ[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 2.235      ; 2.125      ;
; 0.273 ; Echo:inst1|BB[7]  ; Echo:inst1|QQ[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 2.233      ; 2.122      ;
; 0.288 ; Echo:inst1|BB[6]  ; Echo:inst1|QQ[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 2.233      ; 2.107      ;
; 0.289 ; Echo:inst1|BB[2]  ; Echo:inst1|QQ[2]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 2.233      ; 2.106      ;
; 0.293 ; Echo:inst1|BB[14] ; Echo:inst1|QQ[14] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 2.233      ; 2.102      ;
; 0.295 ; Echo:inst1|BB[0]  ; Echo:inst1|QQ[0]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 2.233      ; 2.100      ;
; 0.302 ; Echo:inst1|BB[12] ; Echo:inst1|QQ[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 2.235      ; 2.095      ;
; 0.303 ; Echo:inst1|BB[8]  ; Echo:inst1|QQ[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 2.233      ; 2.092      ;
; 0.304 ; Echo:inst1|BB[10] ; Echo:inst1|QQ[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 2.233      ; 2.091      ;
; 0.333 ; Echo:inst1|BB[19] ; Echo:inst1|QQ[19] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 2.235      ; 2.064      ;
; 0.338 ; Echo:inst1|BB[18] ; Echo:inst1|QQ[18] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 2.235      ; 2.059      ;
; 0.348 ; Echo:inst1|BB[15] ; Echo:inst1|QQ[15] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 2.233      ; 2.047      ;
; 0.351 ; Echo:inst1|BB[1]  ; Echo:inst1|QQ[1]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 2.233      ; 2.044      ;
; 0.354 ; Echo:inst1|BB[17] ; Echo:inst1|QQ[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 2.233      ; 2.041      ;
+-------+-------------------+-------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                ;
+---------+-------------------+-------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node         ; To Node           ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------+-------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 995.626 ; Echo:inst1|BB[1]  ; Echo:inst1|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.082     ; 4.293      ;
; 995.750 ; Echo:inst1|BB[11] ; Echo:inst1|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 4.171      ;
; 995.768 ; Echo:inst1|BB[1]  ; Echo:inst1|BB[15] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 4.153      ;
; 995.792 ; Echo:inst1|BB[15] ; Echo:inst1|BB[16] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 4.129      ;
; 995.813 ; Echo:inst1|BB[12] ; Echo:inst1|BB[15] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.078     ; 4.110      ;
; 995.831 ; Echo:inst1|BB[2]  ; Echo:inst1|BB[15] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 4.090      ;
; 995.836 ; Echo:inst1|BB[0]  ; Echo:inst1|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.082     ; 4.083      ;
; 995.838 ; Echo:inst1|BB[15] ; Echo:inst1|BB[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 4.083      ;
; 995.854 ; Echo:inst1|BB[10] ; Echo:inst1|BB[15] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 4.067      ;
; 995.869 ; Echo:inst1|BB[1]  ; Echo:inst1|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.082     ; 4.050      ;
; 995.872 ; Echo:inst1|BB[1]  ; Echo:inst1|BB[16] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 4.049      ;
; 995.873 ; Echo:inst1|BB[1]  ; Echo:inst1|BB[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 4.048      ;
; 995.918 ; Echo:inst1|BB[12] ; Echo:inst1|BB[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.078     ; 4.005      ;
; 995.929 ; Echo:inst1|BB[0]  ; Echo:inst1|BB[15] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 3.992      ;
; 995.930 ; Echo:inst1|BB[10] ; Echo:inst1|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.082     ; 3.989      ;
; 995.932 ; Echo:inst1|BB[2]  ; Echo:inst1|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.082     ; 3.987      ;
; 995.936 ; Echo:inst1|BB[2]  ; Echo:inst1|BB[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 3.985      ;
; 995.937 ; Echo:inst1|BB[11] ; Echo:inst1|BB[15] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.078     ; 3.986      ;
; 995.945 ; Echo:inst1|BB[1]  ; Echo:inst1|BB[14] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 3.976      ;
; 995.946 ; Echo:inst1|BB[2]  ; Echo:inst1|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.082     ; 3.973      ;
; 995.955 ; Echo:inst1|BB[10] ; Echo:inst1|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.082     ; 3.964      ;
; 995.959 ; Echo:inst1|BB[10] ; Echo:inst1|BB[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 3.962      ;
; 995.977 ; Echo:inst1|BB[4]  ; Echo:inst1|BB[15] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 3.944      ;
; 995.982 ; Echo:inst1|BB[3]  ; Echo:inst1|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.082     ; 3.937      ;
; 995.996 ; Echo:inst1|BB[11] ; Echo:inst1|BB[16] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.078     ; 3.927      ;
; 996.030 ; Echo:inst1|BB[0]  ; Echo:inst1|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.082     ; 3.889      ;
; 996.034 ; Echo:inst1|BB[0]  ; Echo:inst1|BB[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 3.887      ;
; 996.042 ; Echo:inst1|BB[13] ; Echo:inst1|BB[15] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 3.879      ;
; 996.042 ; Echo:inst1|BB[11] ; Echo:inst1|BB[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.078     ; 3.881      ;
; 996.069 ; Echo:inst1|BB[11] ; Echo:inst1|BB[14] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.078     ; 3.854      ;
; 996.075 ; Echo:inst1|BB[3]  ; Echo:inst1|BB[15] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 3.846      ;
; 996.078 ; Echo:inst1|BB[4]  ; Echo:inst1|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.082     ; 3.841      ;
; 996.082 ; Echo:inst1|BB[0]  ; Echo:inst1|BB[16] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 3.839      ;
; 996.082 ; Echo:inst1|BB[4]  ; Echo:inst1|BB[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 3.839      ;
; 996.085 ; Echo:inst1|BB[12] ; Echo:inst1|BB[16] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.078     ; 3.838      ;
; 996.092 ; Echo:inst1|BB[4]  ; Echo:inst1|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.082     ; 3.827      ;
; 996.101 ; Echo:inst1|BB[13] ; Echo:inst1|BB[16] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 3.820      ;
; 996.123 ; Echo:inst1|BB[6]  ; Echo:inst1|BB[15] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 3.798      ;
; 996.132 ; Echo:inst1|BB[5]  ; Echo:inst1|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.082     ; 3.787      ;
; 996.147 ; Echo:inst1|BB[13] ; Echo:inst1|BB[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 3.774      ;
; 996.155 ; Echo:inst1|BB[0]  ; Echo:inst1|BB[14] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 3.766      ;
; 996.158 ; Echo:inst1|BB[12] ; Echo:inst1|BB[14] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.078     ; 3.765      ;
; 996.160 ; Echo:inst1|BB[1]  ; Echo:inst1|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 3.761      ;
; 996.171 ; Echo:inst1|BB[15] ; Echo:inst1|BB[15] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 3.750      ;
; 996.174 ; Echo:inst1|BB[13] ; Echo:inst1|BB[14] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 3.747      ;
; 996.176 ; Echo:inst1|BB[3]  ; Echo:inst1|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.082     ; 3.743      ;
; 996.176 ; Echo:inst1|BB[10] ; Echo:inst1|BB[16] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 3.745      ;
; 996.177 ; Echo:inst1|BB[14] ; Echo:inst1|BB[15] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 3.744      ;
; 996.180 ; Echo:inst1|BB[3]  ; Echo:inst1|BB[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 3.741      ;
; 996.192 ; Echo:inst1|BB[2]  ; Echo:inst1|BB[16] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 3.729      ;
; 996.196 ; Echo:inst1|BB[15] ; Echo:inst1|BB[18] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.079     ; 3.726      ;
; 996.205 ; Echo:inst1|BB[12] ; Echo:inst1|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.078     ; 3.718      ;
; 996.213 ; Echo:inst1|BB[5]  ; Echo:inst1|BB[15] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 3.708      ;
; 996.223 ; Echo:inst1|BB[2]  ; Echo:inst1|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 3.698      ;
; 996.224 ; Echo:inst1|BB[6]  ; Echo:inst1|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.082     ; 3.695      ;
; 996.228 ; Echo:inst1|BB[3]  ; Echo:inst1|BB[16] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 3.693      ;
; 996.228 ; Echo:inst1|BB[6]  ; Echo:inst1|BB[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 3.693      ;
; 996.238 ; Echo:inst1|BB[6]  ; Echo:inst1|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.082     ; 3.681      ;
; 996.246 ; Echo:inst1|BB[15] ; Echo:inst1|BB[19] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.079     ; 3.676      ;
; 996.246 ; Echo:inst1|BB[10] ; Echo:inst1|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 3.675      ;
; 996.249 ; Echo:inst1|BB[10] ; Echo:inst1|BB[14] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 3.672      ;
; 996.265 ; Echo:inst1|BB[2]  ; Echo:inst1|BB[14] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 3.656      ;
; 996.270 ; Echo:inst1|BB[8]  ; Echo:inst1|BB[15] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 3.651      ;
; 996.276 ; Echo:inst1|BB[1]  ; Echo:inst1|BB[18] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.079     ; 3.646      ;
; 996.278 ; Echo:inst1|BB[7]  ; Echo:inst1|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.082     ; 3.641      ;
; 996.282 ; Echo:inst1|BB[14] ; Echo:inst1|BB[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 3.639      ;
; 996.301 ; Echo:inst1|BB[3]  ; Echo:inst1|BB[14] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 3.620      ;
; 996.309 ; Echo:inst1|BB[1]  ; Echo:inst1|BB[19] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.079     ; 3.613      ;
; 996.314 ; Echo:inst1|BB[5]  ; Echo:inst1|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.082     ; 3.605      ;
; 996.318 ; Echo:inst1|BB[5]  ; Echo:inst1|BB[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 3.603      ;
; 996.321 ; Echo:inst1|BB[0]  ; Echo:inst1|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 3.600      ;
; 996.329 ; Echo:inst1|BB[11] ; Echo:inst1|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.078     ; 3.594      ;
; 996.338 ; Echo:inst1|BB[4]  ; Echo:inst1|BB[16] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 3.583      ;
; 996.354 ; Echo:inst1|BB[12] ; Echo:inst1|BB[19] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.077     ; 3.570      ;
; 996.360 ; Echo:inst1|BB[7]  ; Echo:inst1|BB[15] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 3.561      ;
; 996.369 ; Echo:inst1|BB[4]  ; Echo:inst1|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 3.552      ;
; 996.371 ; Echo:inst1|BB[8]  ; Echo:inst1|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.082     ; 3.548      ;
; 996.372 ; Echo:inst1|BB[2]  ; Echo:inst1|BB[19] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.079     ; 3.550      ;
; 996.375 ; Echo:inst1|BB[8]  ; Echo:inst1|BB[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 3.546      ;
; 996.378 ; Echo:inst1|BB[5]  ; Echo:inst1|BB[16] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 3.543      ;
; 996.385 ; Echo:inst1|BB[8]  ; Echo:inst1|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.082     ; 3.534      ;
; 996.387 ; Echo:inst1|BB[12] ; Echo:inst1|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 3.534      ;
; 996.395 ; Echo:inst1|BB[10] ; Echo:inst1|BB[19] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.079     ; 3.527      ;
; 996.400 ; Echo:inst1|BB[11] ; Echo:inst1|BB[18] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.077     ; 3.524      ;
; 996.411 ; Echo:inst1|BB[4]  ; Echo:inst1|BB[14] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 3.510      ;
; 996.425 ; Echo:inst1|BB[9]  ; Echo:inst1|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.082     ; 3.494      ;
; 996.439 ; Echo:inst1|BB[16] ; Echo:inst1|BB[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 3.482      ;
; 996.450 ; Echo:inst1|BB[11] ; Echo:inst1|BB[19] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.077     ; 3.474      ;
; 996.451 ; Echo:inst1|BB[5]  ; Echo:inst1|BB[14] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 3.470      ;
; 996.461 ; Echo:inst1|BB[7]  ; Echo:inst1|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.082     ; 3.458      ;
; 996.465 ; Echo:inst1|BB[7]  ; Echo:inst1|BB[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 3.456      ;
; 996.467 ; Echo:inst1|BB[3]  ; Echo:inst1|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 3.454      ;
; 996.470 ; Echo:inst1|BB[0]  ; Echo:inst1|BB[19] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.079     ; 3.452      ;
; 996.476 ; Echo:inst1|BB[11] ; Echo:inst1|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 3.445      ;
; 996.484 ; Echo:inst1|BB[6]  ; Echo:inst1|BB[16] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 3.437      ;
; 996.486 ; Echo:inst1|BB[0]  ; Echo:inst1|BB[18] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.079     ; 3.436      ;
; 996.489 ; Echo:inst1|BB[12] ; Echo:inst1|BB[18] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.077     ; 3.435      ;
; 996.505 ; Echo:inst1|BB[13] ; Echo:inst1|BB[18] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.079     ; 3.417      ;
; 996.507 ; Echo:inst1|BB[9]  ; Echo:inst1|BB[15] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 3.414      ;
; 996.515 ; Echo:inst1|BB[6]  ; Echo:inst1|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 3.406      ;
+---------+-------------------+-------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                        ;
+-----------+--------------------------+----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                ; To Node                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-----------+--------------------------+----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 39998.597 ; shumaguan4:inst3|flag[0] ; shumaguan4:inst3|flag[1]         ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 40000.000    ; -0.081     ; 1.323      ;
; 39998.621 ; shumaguan4:inst3|flag[1] ; shumaguan4:inst3|segcs_SIFNAL[0] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 40000.000    ; -0.081     ; 1.299      ;
; 39998.798 ; shumaguan4:inst3|flag[0] ; shumaguan4:inst3|segcs_SIFNAL[0] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 40000.000    ; -0.081     ; 1.122      ;
; 39998.799 ; shumaguan4:inst3|flag[0] ; shumaguan4:inst3|segcs_SIFNAL[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 40000.000    ; -0.081     ; 1.121      ;
; 39998.838 ; shumaguan4:inst3|flag[0] ; shumaguan4:inst3|segcs_SIFNAL[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 40000.000    ; -0.081     ; 1.082      ;
; 39998.839 ; shumaguan4:inst3|flag[0] ; shumaguan4:inst3|segcs_SIFNAL[3] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 40000.000    ; -0.081     ; 1.081      ;
; 39998.986 ; shumaguan4:inst3|flag[1] ; shumaguan4:inst3|segcs_SIFNAL[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 40000.000    ; -0.081     ; 0.934      ;
; 39998.988 ; shumaguan4:inst3|flag[1] ; shumaguan4:inst3|segcs_SIFNAL[3] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 40000.000    ; -0.081     ; 0.932      ;
; 39999.001 ; shumaguan4:inst3|flag[1] ; shumaguan4:inst3|segcs_SIFNAL[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 40000.000    ; -0.081     ; 0.919      ;
; 39999.062 ; shumaguan4:inst3|flag[0] ; shumaguan4:inst3|flag[0]         ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 40000.000    ; -0.081     ; 0.858      ;
; 39999.062 ; shumaguan4:inst3|flag[1] ; shumaguan4:inst3|flag[1]         ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 40000.000    ; -0.081     ; 0.858      ;
+-----------+--------------------------+----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                ;
+------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack      ; From Node                                                                                       ; To Node                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 399993.821 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 6.099      ;
; 399993.821 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 6.099      ;
; 399993.821 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 6.099      ;
; 399993.821 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 6.099      ;
; 399993.821 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 6.099      ;
; 399993.821 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 6.099      ;
; 399993.821 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 6.099      ;
; 399993.821 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 6.099      ;
; 399993.821 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 6.099      ;
; 399993.821 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 6.099      ;
; 399993.821 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 6.099      ;
; 399993.821 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 6.099      ;
; 399993.842 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 6.078      ;
; 399993.842 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 6.078      ;
; 399993.842 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 6.078      ;
; 399993.842 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 6.078      ;
; 399993.842 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 6.078      ;
; 399993.842 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 6.078      ;
; 399993.842 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 6.078      ;
; 399993.842 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 6.078      ;
; 399993.842 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 6.078      ;
; 399993.842 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 6.078      ;
; 399993.842 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 6.078      ;
; 399993.842 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 6.078      ;
; 399993.950 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.970      ;
; 399993.950 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.970      ;
; 399993.950 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.970      ;
; 399993.950 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.970      ;
; 399993.950 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.970      ;
; 399993.950 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.970      ;
; 399993.950 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.970      ;
; 399993.950 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.970      ;
; 399993.950 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.970      ;
; 399993.950 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.970      ;
; 399993.950 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.970      ;
; 399993.950 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.970      ;
; 399993.960 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.960      ;
; 399993.960 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.960      ;
; 399993.960 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.960      ;
; 399993.960 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.960      ;
; 399993.960 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.960      ;
; 399993.960 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.960      ;
; 399993.960 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.960      ;
; 399993.960 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.960      ;
; 399993.960 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.960      ;
; 399993.960 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.960      ;
; 399993.960 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.960      ;
; 399993.960 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.960      ;
; 399993.992 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.928      ;
; 399993.992 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.928      ;
; 399993.992 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.928      ;
; 399993.992 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.928      ;
; 399993.992 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.928      ;
; 399993.992 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.928      ;
; 399993.992 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.928      ;
; 399993.992 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.928      ;
; 399993.992 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.928      ;
; 399993.992 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.928      ;
; 399993.992 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.928      ;
; 399993.992 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.928      ;
; 399994.135 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.785      ;
; 399994.135 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.785      ;
; 399994.135 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.785      ;
; 399994.135 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.785      ;
; 399994.135 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.785      ;
; 399994.135 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.785      ;
; 399994.135 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.785      ;
; 399994.135 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.785      ;
; 399994.135 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.785      ;
; 399994.135 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.785      ;
; 399994.135 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.785      ;
; 399994.135 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.785      ;
; 399994.259 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.661      ;
; 399994.259 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.661      ;
; 399994.259 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.661      ;
; 399994.259 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.661      ;
; 399994.259 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.661      ;
; 399994.259 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.661      ;
; 399994.259 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.661      ;
; 399994.259 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.661      ;
; 399994.259 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.661      ;
; 399994.259 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.661      ;
; 399994.259 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.661      ;
; 399994.259 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.661      ;
; 399994.281 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.639      ;
; 399994.281 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.639      ;
; 399994.281 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.639      ;
; 399994.281 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.639      ;
; 399994.281 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.639      ;
; 399994.281 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.639      ;
; 399994.281 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.639      ;
; 399994.281 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.639      ;
; 399994.281 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.639      ;
; 399994.281 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.639      ;
; 399994.281 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.639      ;
; 399994.281 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.081     ; 5.639      ;
; 399994.305 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.614      ;
; 399994.305 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.614      ;
; 399994.305 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.614      ;
; 399994.305 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.614      ;
+------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Echo_snl'                                                                                                                   ;
+--------+-------------------+-------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node           ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+-------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -0.295 ; Echo:inst1|BB[15] ; Echo:inst1|QQ[15] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.805      ; 1.879      ;
; -0.290 ; Echo:inst1|BB[18] ; Echo:inst1|QQ[18] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.807      ; 1.886      ;
; -0.287 ; Echo:inst1|BB[17] ; Echo:inst1|QQ[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.805      ; 1.887      ;
; -0.284 ; Echo:inst1|BB[1]  ; Echo:inst1|QQ[1]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.805      ; 1.890      ;
; -0.267 ; Echo:inst1|BB[19] ; Echo:inst1|QQ[19] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.807      ; 1.909      ;
; -0.257 ; Echo:inst1|BB[8]  ; Echo:inst1|QQ[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.805      ; 1.917      ;
; -0.247 ; Echo:inst1|BB[12] ; Echo:inst1|QQ[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.807      ; 1.929      ;
; -0.246 ; Echo:inst1|BB[14] ; Echo:inst1|QQ[14] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.805      ; 1.928      ;
; -0.242 ; Echo:inst1|BB[10] ; Echo:inst1|QQ[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.805      ; 1.932      ;
; -0.239 ; Echo:inst1|BB[6]  ; Echo:inst1|QQ[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.805      ; 1.935      ;
; -0.233 ; Echo:inst1|BB[11] ; Echo:inst1|QQ[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.807      ; 1.943      ;
; -0.230 ; Echo:inst1|BB[7]  ; Echo:inst1|QQ[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.805      ; 1.944      ;
; -0.230 ; Echo:inst1|BB[2]  ; Echo:inst1|QQ[2]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.805      ; 1.944      ;
; -0.228 ; Echo:inst1|BB[9]  ; Echo:inst1|QQ[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.805      ; 1.946      ;
; -0.224 ; Echo:inst1|BB[0]  ; Echo:inst1|QQ[0]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.805      ; 1.950      ;
; -0.223 ; Echo:inst1|BB[3]  ; Echo:inst1|QQ[3]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.805      ; 1.951      ;
; -0.206 ; Echo:inst1|BB[16] ; Echo:inst1|QQ[16] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.805      ; 1.968      ;
; -0.205 ; Echo:inst1|BB[13] ; Echo:inst1|QQ[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.805      ; 1.969      ;
; -0.181 ; Echo:inst1|BB[5]  ; Echo:inst1|QQ[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.805      ; 1.993      ;
; -0.150 ; Echo:inst1|BB[4]  ; Echo:inst1|QQ[4]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.805      ; 2.024      ;
+--------+-------------------+-------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                     ;
+-------+--------------------------+----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.453 ; shumaguan4:inst3|flag[1] ; shumaguan4:inst3|flag[1]         ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; shumaguan4:inst3|flag[0] ; shumaguan4:inst3|flag[0]         ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.508 ; shumaguan4:inst3|flag[1] ; shumaguan4:inst3|segcs_SIFNAL[3] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.801      ;
; 0.509 ; shumaguan4:inst3|flag[1] ; shumaguan4:inst3|segcs_SIFNAL[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.802      ;
; 0.525 ; shumaguan4:inst3|flag[1] ; shumaguan4:inst3|segcs_SIFNAL[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.818      ;
; 0.655 ; shumaguan4:inst3|flag[0] ; shumaguan4:inst3|segcs_SIFNAL[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.948      ;
; 0.659 ; shumaguan4:inst3|flag[0] ; shumaguan4:inst3|segcs_SIFNAL[3] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.952      ;
; 0.674 ; shumaguan4:inst3|flag[0] ; shumaguan4:inst3|segcs_SIFNAL[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.967      ;
; 0.675 ; shumaguan4:inst3|flag[0] ; shumaguan4:inst3|segcs_SIFNAL[0] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.968      ;
; 0.767 ; shumaguan4:inst3|flag[1] ; shumaguan4:inst3|segcs_SIFNAL[0] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.060      ;
; 0.771 ; shumaguan4:inst3|flag[0] ; shumaguan4:inst3|flag[1]         ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.064      ;
+-------+--------------------------+----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                               ;
+-------+-------------------+-------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node           ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.466 ; Echo:inst1|BB[0]  ; Echo:inst1|BB[0]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
; 0.762 ; Echo:inst1|BB[8]  ; Echo:inst1|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.054      ;
; 0.763 ; Echo:inst1|BB[9]  ; Echo:inst1|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; Echo:inst1|BB[7]  ; Echo:inst1|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; Echo:inst1|BB[6]  ; Echo:inst1|BB[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; Echo:inst1|BB[4]  ; Echo:inst1|BB[4]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.055      ;
; 0.764 ; Echo:inst1|BB[5]  ; Echo:inst1|BB[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; Echo:inst1|BB[2]  ; Echo:inst1|BB[2]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; Echo:inst1|BB[3]  ; Echo:inst1|BB[3]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.057      ;
; 0.783 ; Echo:inst1|BB[0]  ; Echo:inst1|BB[1]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.075      ;
; 0.974 ; Echo:inst1|BB[1]  ; Echo:inst1|BB[1]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.266      ;
; 1.116 ; Echo:inst1|BB[8]  ; Echo:inst1|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.408      ;
; 1.117 ; Echo:inst1|BB[6]  ; Echo:inst1|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; Echo:inst1|BB[4]  ; Echo:inst1|BB[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.409      ;
; 1.118 ; Echo:inst1|BB[2]  ; Echo:inst1|BB[3]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.410      ;
; 1.124 ; Echo:inst1|BB[7]  ; Echo:inst1|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.416      ;
; 1.125 ; Echo:inst1|BB[5]  ; Echo:inst1|BB[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.417      ;
; 1.126 ; Echo:inst1|BB[3]  ; Echo:inst1|BB[4]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; Echo:inst1|BB[0]  ; Echo:inst1|BB[2]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.418      ;
; 1.133 ; Echo:inst1|BB[7]  ; Echo:inst1|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.425      ;
; 1.134 ; Echo:inst1|BB[5]  ; Echo:inst1|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.426      ;
; 1.135 ; Echo:inst1|BB[3]  ; Echo:inst1|BB[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.427      ;
; 1.135 ; Echo:inst1|BB[0]  ; Echo:inst1|BB[3]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.427      ;
; 1.163 ; Echo:inst1|BB[18] ; Echo:inst1|BB[18] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.455      ;
; 1.164 ; Echo:inst1|BB[19] ; Echo:inst1|BB[19] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.456      ;
; 1.248 ; Echo:inst1|BB[6]  ; Echo:inst1|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.540      ;
; 1.248 ; Echo:inst1|BB[4]  ; Echo:inst1|BB[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.540      ;
; 1.249 ; Echo:inst1|BB[2]  ; Echo:inst1|BB[4]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.541      ;
; 1.257 ; Echo:inst1|BB[6]  ; Echo:inst1|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.549      ;
; 1.257 ; Echo:inst1|BB[4]  ; Echo:inst1|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.549      ;
; 1.258 ; Echo:inst1|BB[2]  ; Echo:inst1|BB[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.550      ;
; 1.265 ; Echo:inst1|BB[5]  ; Echo:inst1|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.557      ;
; 1.266 ; Echo:inst1|BB[3]  ; Echo:inst1|BB[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.558      ;
; 1.266 ; Echo:inst1|BB[0]  ; Echo:inst1|BB[4]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.558      ;
; 1.274 ; Echo:inst1|BB[5]  ; Echo:inst1|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.566      ;
; 1.275 ; Echo:inst1|BB[3]  ; Echo:inst1|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.567      ;
; 1.275 ; Echo:inst1|BB[0]  ; Echo:inst1|BB[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.567      ;
; 1.307 ; Echo:inst1|BB[1]  ; Echo:inst1|BB[2]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.599      ;
; 1.339 ; Echo:inst1|BB[1]  ; Echo:inst1|BB[3]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.631      ;
; 1.388 ; Echo:inst1|BB[4]  ; Echo:inst1|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.680      ;
; 1.389 ; Echo:inst1|BB[2]  ; Echo:inst1|BB[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.681      ;
; 1.397 ; Echo:inst1|BB[4]  ; Echo:inst1|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.689      ;
; 1.398 ; Echo:inst1|BB[2]  ; Echo:inst1|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.690      ;
; 1.406 ; Echo:inst1|BB[3]  ; Echo:inst1|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.698      ;
; 1.406 ; Echo:inst1|BB[0]  ; Echo:inst1|BB[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.698      ;
; 1.415 ; Echo:inst1|BB[3]  ; Echo:inst1|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.707      ;
; 1.415 ; Echo:inst1|BB[0]  ; Echo:inst1|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.707      ;
; 1.447 ; Echo:inst1|BB[1]  ; Echo:inst1|BB[4]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.739      ;
; 1.479 ; Echo:inst1|BB[1]  ; Echo:inst1|BB[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.771      ;
; 1.516 ; Echo:inst1|BB[18] ; Echo:inst1|BB[19] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.808      ;
; 1.529 ; Echo:inst1|BB[2]  ; Echo:inst1|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.821      ;
; 1.538 ; Echo:inst1|BB[2]  ; Echo:inst1|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.830      ;
; 1.546 ; Echo:inst1|BB[0]  ; Echo:inst1|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.838      ;
; 1.555 ; Echo:inst1|BB[0]  ; Echo:inst1|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.847      ;
; 1.587 ; Echo:inst1|BB[1]  ; Echo:inst1|BB[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.879      ;
; 1.619 ; Echo:inst1|BB[1]  ; Echo:inst1|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.911      ;
; 1.675 ; Echo:inst1|BB[9]  ; Echo:inst1|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.967      ;
; 1.727 ; Echo:inst1|BB[1]  ; Echo:inst1|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.019      ;
; 1.759 ; Echo:inst1|BB[1]  ; Echo:inst1|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.051      ;
; 1.798 ; Echo:inst1|BB[8]  ; Echo:inst1|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.090      ;
; 1.815 ; Echo:inst1|BB[7]  ; Echo:inst1|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.107      ;
; 1.928 ; Echo:inst1|BB[10] ; Echo:inst1|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.220      ;
; 1.939 ; Echo:inst1|BB[6]  ; Echo:inst1|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.231      ;
; 1.956 ; Echo:inst1|BB[5]  ; Echo:inst1|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.248      ;
; 2.059 ; Echo:inst1|BB[17] ; Echo:inst1|BB[18] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.352      ;
; 2.062 ; Echo:inst1|BB[9]  ; Echo:inst1|BB[18] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.355      ;
; 2.079 ; Echo:inst1|BB[4]  ; Echo:inst1|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.371      ;
; 2.090 ; Echo:inst1|BB[9]  ; Echo:inst1|BB[19] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.383      ;
; 2.097 ; Echo:inst1|BB[3]  ; Echo:inst1|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.389      ;
; 2.130 ; Echo:inst1|BB[17] ; Echo:inst1|BB[19] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.423      ;
; 2.147 ; Echo:inst1|BB[16] ; Echo:inst1|BB[18] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.440      ;
; 2.167 ; Echo:inst1|BB[9]  ; Echo:inst1|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.459      ;
; 2.174 ; Echo:inst1|BB[16] ; Echo:inst1|BB[16] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.466      ;
; 2.185 ; Echo:inst1|BB[8]  ; Echo:inst1|BB[18] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.478      ;
; 2.193 ; Echo:inst1|BB[17] ; Echo:inst1|BB[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.485      ;
; 2.202 ; Echo:inst1|BB[7]  ; Echo:inst1|BB[18] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.495      ;
; 2.213 ; Echo:inst1|BB[8]  ; Echo:inst1|BB[19] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.506      ;
; 2.220 ; Echo:inst1|BB[2]  ; Echo:inst1|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.512      ;
; 2.230 ; Echo:inst1|BB[7]  ; Echo:inst1|BB[19] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.523      ;
; 2.235 ; Echo:inst1|BB[14] ; Echo:inst1|BB[14] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.527      ;
; 2.237 ; Echo:inst1|BB[0]  ; Echo:inst1|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.529      ;
; 2.245 ; Echo:inst1|BB[16] ; Echo:inst1|BB[19] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.538      ;
; 2.290 ; Echo:inst1|BB[8]  ; Echo:inst1|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.582      ;
; 2.302 ; Echo:inst1|BB[14] ; Echo:inst1|BB[18] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.595      ;
; 2.304 ; Echo:inst1|BB[9]  ; Echo:inst1|BB[14] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.596      ;
; 2.307 ; Echo:inst1|BB[7]  ; Echo:inst1|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.599      ;
; 2.326 ; Echo:inst1|BB[6]  ; Echo:inst1|BB[18] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.619      ;
; 2.343 ; Echo:inst1|BB[5]  ; Echo:inst1|BB[18] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.636      ;
; 2.354 ; Echo:inst1|BB[6]  ; Echo:inst1|BB[19] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.647      ;
; 2.361 ; Echo:inst1|BB[13] ; Echo:inst1|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.653      ;
; 2.368 ; Echo:inst1|BB[14] ; Echo:inst1|BB[19] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.661      ;
; 2.371 ; Echo:inst1|BB[5]  ; Echo:inst1|BB[19] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.664      ;
; 2.382 ; Echo:inst1|BB[9]  ; Echo:inst1|BB[16] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.674      ;
; 2.427 ; Echo:inst1|BB[8]  ; Echo:inst1|BB[14] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.719      ;
; 2.431 ; Echo:inst1|BB[6]  ; Echo:inst1|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.723      ;
; 2.441 ; Echo:inst1|BB[1]  ; Echo:inst1|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.733      ;
; 2.443 ; Echo:inst1|BB[9]  ; Echo:inst1|BB[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.735      ;
; 2.444 ; Echo:inst1|BB[7]  ; Echo:inst1|BB[14] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.736      ;
; 2.448 ; Echo:inst1|BB[5]  ; Echo:inst1|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.740      ;
; 2.452 ; Echo:inst1|BB[9]  ; Echo:inst1|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.742      ;
+-------+-------------------+-------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.739 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.033      ;
; 0.739 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.033      ;
; 0.740 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.034      ;
; 0.741 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.034      ;
; 0.742 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.036      ;
; 0.742 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.036      ;
; 0.742 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.035      ;
; 0.742 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.035      ;
; 0.743 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.037      ;
; 0.743 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.037      ;
; 0.743 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.036      ;
; 0.744 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.038      ;
; 0.744 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.760 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.053      ;
; 0.761 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.763 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.768 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.062      ;
; 0.943 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.237      ;
; 1.094 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.388      ;
; 1.094 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.388      ;
; 1.095 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.389      ;
; 1.096 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.389      ;
; 1.096 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.389      ;
; 1.097 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.391      ;
; 1.097 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.390      ;
; 1.097 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.391      ;
; 1.098 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.391      ;
; 1.103 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.397      ;
; 1.104 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.398      ;
; 1.104 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.397      ;
; 1.105 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.398      ;
; 1.105 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.399      ;
; 1.105 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.398      ;
; 1.106 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.400      ;
; 1.106 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.400      ;
; 1.106 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.399      ;
; 1.106 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.400      ;
; 1.112 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.406      ;
; 1.113 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.407      ;
; 1.113 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.406      ;
; 1.114 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.407      ;
; 1.114 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.408      ;
; 1.114 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.407      ;
; 1.115 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.409      ;
; 1.115 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.408      ;
; 1.115 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.409      ;
; 1.115 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.409      ;
; 1.115 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.408      ;
; 1.124 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.417      ;
; 1.124 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.417      ;
; 1.133 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.426      ;
; 1.225 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.519      ;
; 1.225 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.519      ;
; 1.226 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.520      ;
; 1.227 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.520      ;
; 1.227 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.520      ;
; 1.228 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.522      ;
; 1.228 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.521      ;
; 1.228 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.522      ;
; 1.229 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.522      ;
; 1.234 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.528      ;
; 1.234 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.528      ;
; 1.235 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.529      ;
; 1.236 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.529      ;
; 1.236 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.529      ;
; 1.237 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.531      ;
; 1.237 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.530      ;
; 1.237 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.531      ;
; 1.238 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.531      ;
; 1.243 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.537      ;
; 1.244 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.538      ;
; 1.244 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.537      ;
; 1.245 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.538      ;
; 1.245 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.539      ;
; 1.245 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.538      ;
; 1.246 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.540      ;
; 1.246 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.539      ;
; 1.246 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.540      ;
; 1.246 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.540      ;
; 1.246 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.539      ;
; 1.252 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.546      ;
; 1.253 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.547      ;
; 1.253 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.546      ;
; 1.254 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.547      ;
; 1.254 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.548      ;
; 1.254 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.547      ;
; 1.255 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.549      ;
; 1.255 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.549      ;
; 1.255 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.549      ;
; 1.255 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.548      ;
; 1.264 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.557      ;
; 1.298 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.592      ;
; 1.365 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.659      ;
; 1.365 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.659      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                ;
+--------+-----------+-------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node           ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; -2.763 ; Echo_snl  ; Echo:inst1|BB[18] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.051     ; 3.143      ;
; -2.763 ; Echo_snl  ; Echo:inst1|BB[19] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.051     ; 3.143      ;
; -2.761 ; Echo_snl  ; Echo:inst1|BB[0]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.052     ; 3.140      ;
; -2.761 ; Echo_snl  ; Echo:inst1|BB[1]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.052     ; 3.140      ;
; -2.761 ; Echo_snl  ; Echo:inst1|BB[2]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.052     ; 3.140      ;
; -2.761 ; Echo_snl  ; Echo:inst1|BB[3]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.052     ; 3.140      ;
; -2.761 ; Echo_snl  ; Echo:inst1|BB[4]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.052     ; 3.140      ;
; -2.761 ; Echo_snl  ; Echo:inst1|BB[5]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.052     ; 3.140      ;
; -2.761 ; Echo_snl  ; Echo:inst1|BB[6]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.052     ; 3.140      ;
; -2.761 ; Echo_snl  ; Echo:inst1|BB[7]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.052     ; 3.140      ;
; -2.761 ; Echo_snl  ; Echo:inst1|BB[8]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.052     ; 3.140      ;
; -2.761 ; Echo_snl  ; Echo:inst1|BB[9]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.052     ; 3.140      ;
; -2.761 ; Echo_snl  ; Echo:inst1|BB[10] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.052     ; 3.140      ;
; -2.761 ; Echo_snl  ; Echo:inst1|BB[13] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.052     ; 3.140      ;
; -2.761 ; Echo_snl  ; Echo:inst1|BB[14] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.052     ; 3.140      ;
; -2.761 ; Echo_snl  ; Echo:inst1|BB[15] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.052     ; 3.140      ;
; -2.761 ; Echo_snl  ; Echo:inst1|BB[16] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.052     ; 3.140      ;
; -2.761 ; Echo_snl  ; Echo:inst1|BB[17] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.052     ; 3.140      ;
; -2.760 ; Echo_snl  ; Echo:inst1|BB[11] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.054     ; 3.137      ;
; -2.760 ; Echo_snl  ; Echo:inst1|BB[12] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.054     ; 3.137      ;
; -2.218 ; Echo_snl  ; Echo:inst1|BB[0]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.052     ; 3.097      ;
; -2.218 ; Echo_snl  ; Echo:inst1|BB[1]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.052     ; 3.097      ;
; -2.218 ; Echo_snl  ; Echo:inst1|BB[2]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.052     ; 3.097      ;
; -2.218 ; Echo_snl  ; Echo:inst1|BB[3]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.052     ; 3.097      ;
; -2.218 ; Echo_snl  ; Echo:inst1|BB[4]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.052     ; 3.097      ;
; -2.218 ; Echo_snl  ; Echo:inst1|BB[5]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.052     ; 3.097      ;
; -2.218 ; Echo_snl  ; Echo:inst1|BB[6]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.052     ; 3.097      ;
; -2.218 ; Echo_snl  ; Echo:inst1|BB[7]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.052     ; 3.097      ;
; -2.218 ; Echo_snl  ; Echo:inst1|BB[8]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.052     ; 3.097      ;
; -2.218 ; Echo_snl  ; Echo:inst1|BB[9]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.052     ; 3.097      ;
; -2.218 ; Echo_snl  ; Echo:inst1|BB[10] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.052     ; 3.097      ;
; -2.218 ; Echo_snl  ; Echo:inst1|BB[11] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.054     ; 3.095      ;
; -2.218 ; Echo_snl  ; Echo:inst1|BB[12] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.054     ; 3.095      ;
; -2.218 ; Echo_snl  ; Echo:inst1|BB[13] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.052     ; 3.097      ;
; -2.218 ; Echo_snl  ; Echo:inst1|BB[14] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.052     ; 3.097      ;
; -2.218 ; Echo_snl  ; Echo:inst1|BB[15] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.052     ; 3.097      ;
; -2.218 ; Echo_snl  ; Echo:inst1|BB[16] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.052     ; 3.097      ;
; -2.218 ; Echo_snl  ; Echo:inst1|BB[17] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.052     ; 3.097      ;
; -2.218 ; Echo_snl  ; Echo:inst1|BB[18] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.051     ; 3.098      ;
; -2.218 ; Echo_snl  ; Echo:inst1|BB[19] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.051     ; 3.098      ;
+--------+-----------+-------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                ;
+-------+-----------+-------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node           ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; 2.256 ; Echo_snl  ; Echo:inst1|BB[0]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.373      ; 2.951      ;
; 2.256 ; Echo_snl  ; Echo:inst1|BB[1]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.373      ; 2.951      ;
; 2.256 ; Echo_snl  ; Echo:inst1|BB[2]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.373      ; 2.951      ;
; 2.256 ; Echo_snl  ; Echo:inst1|BB[3]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.373      ; 2.951      ;
; 2.256 ; Echo_snl  ; Echo:inst1|BB[4]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.373      ; 2.951      ;
; 2.256 ; Echo_snl  ; Echo:inst1|BB[5]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.373      ; 2.951      ;
; 2.256 ; Echo_snl  ; Echo:inst1|BB[6]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.373      ; 2.951      ;
; 2.256 ; Echo_snl  ; Echo:inst1|BB[7]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.373      ; 2.951      ;
; 2.256 ; Echo_snl  ; Echo:inst1|BB[8]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.373      ; 2.951      ;
; 2.256 ; Echo_snl  ; Echo:inst1|BB[9]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.373      ; 2.951      ;
; 2.256 ; Echo_snl  ; Echo:inst1|BB[10] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.373      ; 2.951      ;
; 2.256 ; Echo_snl  ; Echo:inst1|BB[11] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.371      ; 2.949      ;
; 2.256 ; Echo_snl  ; Echo:inst1|BB[12] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.371      ; 2.949      ;
; 2.256 ; Echo_snl  ; Echo:inst1|BB[13] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.373      ; 2.951      ;
; 2.256 ; Echo_snl  ; Echo:inst1|BB[14] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.373      ; 2.951      ;
; 2.256 ; Echo_snl  ; Echo:inst1|BB[15] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.373      ; 2.951      ;
; 2.256 ; Echo_snl  ; Echo:inst1|BB[16] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.373      ; 2.951      ;
; 2.256 ; Echo_snl  ; Echo:inst1|BB[17] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.373      ; 2.951      ;
; 2.256 ; Echo_snl  ; Echo:inst1|BB[18] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.374      ; 2.952      ;
; 2.256 ; Echo_snl  ; Echo:inst1|BB[19] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.374      ; 2.952      ;
; 2.801 ; Echo_snl  ; Echo:inst1|BB[11] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.371      ; 2.994      ;
; 2.801 ; Echo_snl  ; Echo:inst1|BB[12] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.371      ; 2.994      ;
; 2.802 ; Echo_snl  ; Echo:inst1|BB[0]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.373      ; 2.997      ;
; 2.802 ; Echo_snl  ; Echo:inst1|BB[1]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.373      ; 2.997      ;
; 2.802 ; Echo_snl  ; Echo:inst1|BB[2]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.373      ; 2.997      ;
; 2.802 ; Echo_snl  ; Echo:inst1|BB[3]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.373      ; 2.997      ;
; 2.802 ; Echo_snl  ; Echo:inst1|BB[4]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.373      ; 2.997      ;
; 2.802 ; Echo_snl  ; Echo:inst1|BB[5]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.373      ; 2.997      ;
; 2.802 ; Echo_snl  ; Echo:inst1|BB[6]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.373      ; 2.997      ;
; 2.802 ; Echo_snl  ; Echo:inst1|BB[7]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.373      ; 2.997      ;
; 2.802 ; Echo_snl  ; Echo:inst1|BB[8]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.373      ; 2.997      ;
; 2.802 ; Echo_snl  ; Echo:inst1|BB[9]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.373      ; 2.997      ;
; 2.802 ; Echo_snl  ; Echo:inst1|BB[10] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.373      ; 2.997      ;
; 2.802 ; Echo_snl  ; Echo:inst1|BB[13] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.373      ; 2.997      ;
; 2.802 ; Echo_snl  ; Echo:inst1|BB[14] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.373      ; 2.997      ;
; 2.802 ; Echo_snl  ; Echo:inst1|BB[15] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.373      ; 2.997      ;
; 2.802 ; Echo_snl  ; Echo:inst1|BB[16] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.373      ; 2.997      ;
; 2.802 ; Echo_snl  ; Echo:inst1|BB[17] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.373      ; 2.997      ;
; 2.804 ; Echo_snl  ; Echo:inst1|BB[18] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.374      ; 3.000      ;
; 2.804 ; Echo_snl  ; Echo:inst1|BB[19] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.374      ; 3.000      ;
+-------+-----------+-------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Echo_snl'                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst1|QQ[0]                         ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst1|QQ[10]                        ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst1|QQ[11]                        ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst1|QQ[12]                        ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst1|QQ[13]                        ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst1|QQ[14]                        ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst1|QQ[15]                        ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst1|QQ[16]                        ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst1|QQ[17]                        ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst1|QQ[1]                         ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst1|QQ[2]                         ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst1|QQ[3]                         ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst1|QQ[4]                         ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst1|QQ[5]                         ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst1|QQ[6]                         ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst1|QQ[7]                         ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst1|QQ[8]                         ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst1|QQ[9]                         ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; Echo_snl ; Rise       ; Echo_snl                                 ;
; -2.846 ; 1.000        ; 3.846          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst1|QQ[18]                        ;
; -2.846 ; 1.000        ; 3.846          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst1|QQ[19]                        ;
; 0.083  ; 0.484        ; 0.401          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst1|QQ[18]                        ;
; 0.083  ; 0.484        ; 0.401          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst1|QQ[19]                        ;
; 0.085  ; 0.486        ; 0.401          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst1|QQ[0]                         ;
; 0.085  ; 0.486        ; 0.401          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst1|QQ[10]                        ;
; 0.085  ; 0.486        ; 0.401          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst1|QQ[11]                        ;
; 0.085  ; 0.486        ; 0.401          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst1|QQ[12]                        ;
; 0.085  ; 0.486        ; 0.401          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst1|QQ[13]                        ;
; 0.085  ; 0.486        ; 0.401          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst1|QQ[14]                        ;
; 0.085  ; 0.486        ; 0.401          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst1|QQ[15]                        ;
; 0.085  ; 0.486        ; 0.401          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst1|QQ[16]                        ;
; 0.085  ; 0.486        ; 0.401          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst1|QQ[17]                        ;
; 0.085  ; 0.486        ; 0.401          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst1|QQ[1]                         ;
; 0.085  ; 0.486        ; 0.401          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst1|QQ[2]                         ;
; 0.085  ; 0.486        ; 0.401          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst1|QQ[3]                         ;
; 0.085  ; 0.486        ; 0.401          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst1|QQ[4]                         ;
; 0.085  ; 0.486        ; 0.401          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst1|QQ[5]                         ;
; 0.085  ; 0.486        ; 0.401          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst1|QQ[6]                         ;
; 0.085  ; 0.486        ; 0.401          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst1|QQ[7]                         ;
; 0.085  ; 0.486        ; 0.401          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst1|QQ[8]                         ;
; 0.085  ; 0.486        ; 0.401          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst1|QQ[9]                         ;
; 0.096  ; 0.497        ; 0.401          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst1|QQ[0]                         ;
; 0.096  ; 0.497        ; 0.401          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst1|QQ[10]                        ;
; 0.096  ; 0.497        ; 0.401          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst1|QQ[11]                        ;
; 0.096  ; 0.497        ; 0.401          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst1|QQ[12]                        ;
; 0.096  ; 0.497        ; 0.401          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst1|QQ[13]                        ;
; 0.096  ; 0.497        ; 0.401          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst1|QQ[14]                        ;
; 0.096  ; 0.497        ; 0.401          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst1|QQ[15]                        ;
; 0.096  ; 0.497        ; 0.401          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst1|QQ[16]                        ;
; 0.096  ; 0.497        ; 0.401          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst1|QQ[17]                        ;
; 0.096  ; 0.497        ; 0.401          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst1|QQ[1]                         ;
; 0.096  ; 0.497        ; 0.401          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst1|QQ[2]                         ;
; 0.096  ; 0.497        ; 0.401          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst1|QQ[3]                         ;
; 0.096  ; 0.497        ; 0.401          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst1|QQ[4]                         ;
; 0.096  ; 0.497        ; 0.401          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst1|QQ[5]                         ;
; 0.096  ; 0.497        ; 0.401          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst1|QQ[6]                         ;
; 0.096  ; 0.497        ; 0.401          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst1|QQ[7]                         ;
; 0.096  ; 0.497        ; 0.401          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst1|QQ[8]                         ;
; 0.096  ; 0.497        ; 0.401          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst1|QQ[9]                         ;
; 0.097  ; 0.498        ; 0.401          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst1|QQ[18]                        ;
; 0.097  ; 0.498        ; 0.401          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst1|QQ[19]                        ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; inst3|Mult0|auto_generated|mac_mult3|clk ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; inst3|Mult0|auto_generated|mac_mult1|clk ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; Echo_snl~inputclkctrl|outclk             ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; Echo_snl~inputclkctrl|inclk[0]           ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; Echo_snl~input|o                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; Echo_snl~input|i                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; Echo_snl~input|i                         ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; Echo_snl~inputclkctrl|inclk[0]           ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; Echo_snl~input|o                         ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; Echo_snl~inputclkctrl|outclk             ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; inst3|Mult0|auto_generated|mac_mult1|clk ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; inst3|Mult0|auto_generated|mac_mult3|clk ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+
; 19.934 ; 19.934       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.934 ; 19.934       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 19.934 ; 19.934       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 19.934 ; 19.934       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 19.954 ; 19.954       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                ;
; 19.977 ; 19.977       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                ;
; 20.022 ; 20.022       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.046 ; 20.046       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                ;
; 20.066 ; 20.066       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.066 ; 20.066       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 20.066 ; 20.066       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 20.066 ; 20.066       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                        ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                       ;
+---------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                 ;
+---------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[11]                                                      ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[12]                                                      ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[0]                                                       ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[10]                                                      ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[13]                                                      ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[14]                                                      ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[15]                                                      ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[16]                                                      ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[17]                                                      ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[1]                                                       ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[2]                                                       ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[3]                                                       ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[4]                                                       ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[5]                                                       ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[6]                                                       ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[7]                                                       ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[8]                                                       ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[9]                                                       ;
; 499.723 ; 499.943      ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[18]                                                      ;
; 499.723 ; 499.943      ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[19]                                                      ;
; 499.867 ; 500.055      ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[18]                                                      ;
; 499.867 ; 500.055      ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[19]                                                      ;
; 499.869 ; 500.057      ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[0]                                                       ;
; 499.869 ; 500.057      ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[10]                                                      ;
; 499.869 ; 500.057      ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[13]                                                      ;
; 499.869 ; 500.057      ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[14]                                                      ;
; 499.869 ; 500.057      ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[15]                                                      ;
; 499.869 ; 500.057      ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[16]                                                      ;
; 499.869 ; 500.057      ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[17]                                                      ;
; 499.869 ; 500.057      ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[1]                                                       ;
; 499.869 ; 500.057      ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[2]                                                       ;
; 499.869 ; 500.057      ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[3]                                                       ;
; 499.869 ; 500.057      ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[4]                                                       ;
; 499.869 ; 500.057      ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[5]                                                       ;
; 499.869 ; 500.057      ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[6]                                                       ;
; 499.869 ; 500.057      ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[7]                                                       ;
; 499.869 ; 500.057      ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[8]                                                       ;
; 499.869 ; 500.057      ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[9]                                                       ;
; 499.870 ; 500.058      ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[11]                                                      ;
; 499.870 ; 500.058      ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[12]                                                      ;
; 499.967 ; 499.967      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 499.967 ; 499.967      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 499.989 ; 499.989      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[11]|clk                                                       ;
; 499.989 ; 499.989      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[12]|clk                                                       ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[0]|clk                                                        ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[10]|clk                                                       ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[13]|clk                                                       ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[14]|clk                                                       ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[15]|clk                                                       ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[16]|clk                                                       ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[17]|clk                                                       ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[1]|clk                                                        ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[2]|clk                                                        ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[3]|clk                                                        ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[4]|clk                                                        ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[5]|clk                                                        ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[6]|clk                                                        ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[7]|clk                                                        ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[8]|clk                                                        ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[9]|clk                                                        ;
; 499.992 ; 499.992      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[18]|clk                                                       ;
; 499.992 ; 499.992      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[19]|clk                                                       ;
; 500.007 ; 500.007      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[18]|clk                                                       ;
; 500.007 ; 500.007      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[19]|clk                                                       ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[0]|clk                                                        ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[10]|clk                                                       ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[13]|clk                                                       ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[14]|clk                                                       ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[15]|clk                                                       ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[16]|clk                                                       ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[17]|clk                                                       ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[1]|clk                                                        ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[2]|clk                                                        ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[3]|clk                                                        ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[4]|clk                                                        ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[5]|clk                                                        ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[6]|clk                                                        ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[7]|clk                                                        ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[8]|clk                                                        ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[9]|clk                                                        ;
; 500.010 ; 500.010      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[11]|clk                                                       ;
; 500.010 ; 500.010      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[12]|clk                                                       ;
; 500.031 ; 500.031      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 500.031 ; 500.031      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[0]                                                       ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[10]                                                      ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[11]                                                      ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[12]                                                      ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[13]                                                      ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[14]                                                      ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[15]                                                      ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[16]                                                      ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[17]                                                      ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[18]                                                      ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[19]                                                      ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[1]                                                       ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[2]                                                       ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[3]                                                       ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[4]                                                       ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[5]                                                       ;
+---------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                         ;
+-----------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                 ;
+-----------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; 19999.719 ; 19999.939    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst3|flag[0]                                               ;
; 19999.719 ; 19999.939    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst3|flag[1]                                               ;
; 19999.719 ; 19999.939    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst3|segcs_SIFNAL[0]                                       ;
; 19999.719 ; 19999.939    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst3|segcs_SIFNAL[1]                                       ;
; 19999.719 ; 19999.939    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst3|segcs_SIFNAL[2]                                       ;
; 19999.719 ; 19999.939    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst3|segcs_SIFNAL[3]                                       ;
; 19999.870 ; 20000.058    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst3|flag[0]                                               ;
; 19999.870 ; 20000.058    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst3|flag[1]                                               ;
; 19999.870 ; 20000.058    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst3|segcs_SIFNAL[0]                                       ;
; 19999.870 ; 20000.058    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst3|segcs_SIFNAL[1]                                       ;
; 19999.870 ; 20000.058    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst3|segcs_SIFNAL[2]                                       ;
; 19999.870 ; 20000.058    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst3|segcs_SIFNAL[3]                                       ;
; 19999.967 ; 19999.967    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 19999.967 ; 19999.967    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 19999.988 ; 19999.988    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst3|flag[0]|clk                                                      ;
; 19999.988 ; 19999.988    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst3|flag[1]|clk                                                      ;
; 19999.988 ; 19999.988    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst3|segcs_SIFNAL[0]|clk                                              ;
; 19999.988 ; 19999.988    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst3|segcs_SIFNAL[1]|clk                                              ;
; 19999.988 ; 19999.988    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst3|segcs_SIFNAL[2]|clk                                              ;
; 19999.988 ; 19999.988    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst3|segcs_SIFNAL[3]|clk                                              ;
; 20000.010 ; 20000.010    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst3|flag[0]|clk                                                      ;
; 20000.010 ; 20000.010    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst3|flag[1]|clk                                                      ;
; 20000.010 ; 20000.010    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst3|segcs_SIFNAL[0]|clk                                              ;
; 20000.010 ; 20000.010    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst3|segcs_SIFNAL[1]|clk                                              ;
; 20000.010 ; 20000.010    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst3|segcs_SIFNAL[2]|clk                                              ;
; 20000.010 ; 20000.010    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst3|segcs_SIFNAL[3]|clk                                              ;
; 20000.031 ; 20000.031    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 20000.031 ; 20000.031    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 39997.513 ; 40000.000    ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst3|flag[0]                                               ;
; 39997.513 ; 40000.000    ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst3|flag[1]                                               ;
; 39997.513 ; 40000.000    ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst3|segcs_SIFNAL[0]                                       ;
; 39997.513 ; 40000.000    ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst3|segcs_SIFNAL[1]                                       ;
; 39997.513 ; 40000.000    ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst3|segcs_SIFNAL[2]                                       ;
; 39997.513 ; 40000.000    ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst3|segcs_SIFNAL[3]                                       ;
+-----------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                    ;
+------------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; Slack      ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                           ;
+------------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; 199999.718 ; 199999.938   ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0]  ;
; 199999.718 ; 199999.938   ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ;
; 199999.718 ; 199999.938   ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ;
; 199999.718 ; 199999.938   ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1]  ;
; 199999.718 ; 199999.938   ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ;
; 199999.718 ; 199999.938   ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ;
; 199999.718 ; 199999.938   ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ;
; 199999.718 ; 199999.938   ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5]  ;
; 199999.718 ; 199999.938   ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ;
; 199999.718 ; 199999.938   ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7]  ;
; 199999.718 ; 199999.938   ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ;
; 199999.718 ; 199999.938   ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]  ;
; 199999.719 ; 199999.939   ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ;
; 199999.719 ; 199999.939   ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ;
; 199999.719 ; 199999.939   ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ;
; 199999.719 ; 199999.939   ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ;
; 199999.719 ; 199999.939   ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ;
; 199999.719 ; 199999.939   ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ;
; 199999.719 ; 199999.939   ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ;
; 199999.719 ; 199999.939   ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ;
; 199999.719 ; 199999.939   ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ;
; 199999.719 ; 199999.939   ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ;
; 199999.719 ; 199999.939   ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ;
; 199999.719 ; 199999.939   ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ;
; 199999.871 ; 200000.059   ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0]  ;
; 199999.871 ; 200000.059   ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ;
; 199999.871 ; 200000.059   ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ;
; 199999.871 ; 200000.059   ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1]  ;
; 199999.871 ; 200000.059   ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ;
; 199999.871 ; 200000.059   ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ;
; 199999.871 ; 200000.059   ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ;
; 199999.871 ; 200000.059   ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5]  ;
; 199999.871 ; 200000.059   ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ;
; 199999.871 ; 200000.059   ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7]  ;
; 199999.871 ; 200000.059   ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ;
; 199999.871 ; 200000.059   ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]  ;
; 199999.872 ; 200000.060   ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ;
; 199999.872 ; 200000.060   ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ;
; 199999.872 ; 200000.060   ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ;
; 199999.872 ; 200000.060   ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ;
; 199999.872 ; 200000.060   ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ;
; 199999.872 ; 200000.060   ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ;
; 199999.872 ; 200000.060   ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ;
; 199999.872 ; 200000.060   ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ;
; 199999.872 ; 200000.060   ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ;
; 199999.872 ; 200000.060   ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ;
; 199999.872 ; 200000.060   ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ;
; 199999.872 ; 200000.060   ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ;
; 199999.967 ; 199999.967   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                           ;
; 199999.967 ; 199999.967   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                             ;
; 199999.987 ; 199999.987   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 199999.987 ; 199999.987   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                               ;
; 199999.987 ; 199999.987   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                               ;
; 199999.987 ; 199999.987   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 199999.987 ; 199999.987   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 199999.987 ; 199999.987   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 199999.987 ; 199999.987   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 199999.987 ; 199999.987   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 199999.987 ; 199999.987   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 199999.987 ; 199999.987   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 199999.987 ; 199999.987   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 199999.987 ; 199999.987   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                ;
; 199999.988 ; 199999.988   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                               ;
; 199999.988 ; 199999.988   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                               ;
; 199999.988 ; 199999.988   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                               ;
; 199999.988 ; 199999.988   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                               ;
; 199999.988 ; 199999.988   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[16]|clk                               ;
; 199999.988 ; 199999.988   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[17]|clk                               ;
; 199999.988 ; 199999.988   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[18]|clk                               ;
; 199999.988 ; 199999.988   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[19]|clk                               ;
; 199999.988 ; 199999.988   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[20]|clk                               ;
; 199999.988 ; 199999.988   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[21]|clk                               ;
; 199999.988 ; 199999.988   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[22]|clk                               ;
; 199999.988 ; 199999.988   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[23]|clk                               ;
; 200000.011 ; 200000.011   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 200000.011 ; 200000.011   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                               ;
; 200000.011 ; 200000.011   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                               ;
; 200000.011 ; 200000.011   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 200000.011 ; 200000.011   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 200000.011 ; 200000.011   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 200000.011 ; 200000.011   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 200000.011 ; 200000.011   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 200000.011 ; 200000.011   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 200000.011 ; 200000.011   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 200000.011 ; 200000.011   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 200000.011 ; 200000.011   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                ;
; 200000.012 ; 200000.012   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                               ;
; 200000.012 ; 200000.012   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                               ;
; 200000.012 ; 200000.012   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                               ;
; 200000.012 ; 200000.012   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                               ;
; 200000.012 ; 200000.012   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[16]|clk                               ;
; 200000.012 ; 200000.012   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[17]|clk                               ;
; 200000.012 ; 200000.012   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[18]|clk                               ;
; 200000.012 ; 200000.012   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[19]|clk                               ;
; 200000.012 ; 200000.012   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[20]|clk                               ;
; 200000.012 ; 200000.012   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[21]|clk                               ;
; 200000.012 ; 200000.012   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[22]|clk                               ;
; 200000.012 ; 200000.012   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[23]|clk                               ;
; 200000.031 ; 200000.031   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                           ;
; 200000.031 ; 200000.031   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                             ;
+------------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+-----------+------------+---------+---------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+---------+---------+------------+--------------------------------------------------+
; seg[*]    ; Echo_snl   ; 115.048 ; 114.639 ; Fall       ; Echo_snl                                         ;
;  seg[0]   ; Echo_snl   ; 113.352 ; 113.049 ; Fall       ; Echo_snl                                         ;
;  seg[1]   ; Echo_snl   ; 113.180 ; 113.769 ; Fall       ; Echo_snl                                         ;
;  seg[2]   ; Echo_snl   ; 115.048 ; 114.639 ; Fall       ; Echo_snl                                         ;
;  seg[3]   ; Echo_snl   ; 113.791 ; 113.501 ; Fall       ; Echo_snl                                         ;
;  seg[4]   ; Echo_snl   ; 113.075 ; 113.125 ; Fall       ; Echo_snl                                         ;
;  seg[5]   ; Echo_snl   ; 113.395 ; 112.897 ; Fall       ; Echo_snl                                         ;
;  seg[6]   ; Echo_snl   ; 113.738 ; 113.513 ; Fall       ; Echo_snl                                         ;
; TRIG      ; clk        ; 9.729   ; 9.674   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; seg[*]    ; clk        ; 12.979  ; 12.840  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[0]   ; clk        ; 11.283  ; 11.072  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[1]   ; clk        ; 11.436  ; 11.700  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[2]   ; clk        ; 12.979  ; 12.840  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[3]   ; clk        ; 11.741  ; 11.473  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[4]   ; clk        ; 11.324  ; 11.056  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[5]   ; clk        ; 11.326  ; 11.153  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[6]   ; clk        ; 11.690  ; 11.487  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
; segcs[*]  ; clk        ; 7.646   ; 7.532   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[0] ; clk        ; 5.998   ; 5.822   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[1] ; clk        ; 5.632   ; 5.536   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[2] ; clk        ; 5.988   ; 5.804   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[3] ; clk        ; 7.646   ; 7.532   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+---------+---------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; seg[*]    ; Echo_snl   ; 16.972 ; 16.717 ; Fall       ; Echo_snl                                         ;
;  seg[0]   ; Echo_snl   ; 16.972 ; 16.717 ; Fall       ; Echo_snl                                         ;
;  seg[1]   ; Echo_snl   ; 17.066 ; 17.372 ; Fall       ; Echo_snl                                         ;
;  seg[2]   ; Echo_snl   ; 18.833 ; 18.560 ; Fall       ; Echo_snl                                         ;
;  seg[3]   ; Echo_snl   ; 17.400 ; 17.109 ; Fall       ; Echo_snl                                         ;
;  seg[4]   ; Echo_snl   ; 17.002 ; 16.889 ; Fall       ; Echo_snl                                         ;
;  seg[5]   ; Echo_snl   ; 17.019 ; 16.908 ; Fall       ; Echo_snl                                         ;
;  seg[6]   ; Echo_snl   ; 17.345 ; 17.223 ; Fall       ; Echo_snl                                         ;
; TRIG      ; clk        ; 5.860  ; 5.717  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; seg[*]    ; clk        ; 7.914  ; 7.661  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[0]   ; clk        ; 7.914  ; 7.661  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[1]   ; clk        ; 8.009  ; 8.315  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[2]   ; clk        ; 9.705  ; 9.504  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[3]   ; clk        ; 8.341  ; 8.050  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[4]   ; clk        ; 7.943  ; 7.726  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[5]   ; clk        ; 7.963  ; 7.741  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[6]   ; clk        ; 8.287  ; 8.058  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
; segcs[*]  ; clk        ; 5.023  ; 4.929  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[0] ; clk        ; 5.374  ; 5.204  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[1] ; clk        ; 5.023  ; 4.929  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[2] ; clk        ; 5.365  ; 5.187  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[3] ; clk        ; 7.015  ; 6.908  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                ;
+------------+-----------------+--------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note                                           ;
+------------+-----------------+--------------------------------------------------+------------------------------------------------+
; 177.24 MHz ; 177.24 MHz      ; inst|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 247.16 MHz ; 247.16 MHz      ; inst|altpll_component|auto_generated|pll1|clk[1] ;                                                ;
; 791.77 MHz ; 402.09 MHz      ; inst|altpll_component|auto_generated|pll1|clk[2] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+--------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+--------------------------------------------------+------------+---------------+
; Clock                                            ; Slack      ; End Point TNS ;
+--------------------------------------------------+------------+---------------+
; Echo_snl                                         ; -0.023     ; -0.023        ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; 995.954    ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[2] ; 39998.737  ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 399994.358 ; 0.000         ;
+--------------------------------------------------+------------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; Echo_snl                                         ; -0.119 ; -1.352        ;
; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.402  ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.417  ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.687  ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                     ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[1] ; -2.332 ; -46.638       ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                     ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.942 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+--------------------------------------------------+------------+---------------+
; Clock                                            ; Slack      ; End Point TNS ;
+--------------------------------------------------+------------+---------------+
; Echo_snl                                         ; -4.000     ; -80.692       ;
; clk                                              ; 19.943     ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; 499.719    ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[2] ; 19999.719  ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 199999.718 ; 0.000         ;
+--------------------------------------------------+------------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Echo_snl'                                                                                                                   ;
+--------+-------------------+-------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node           ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+-------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -0.023 ; Echo:inst1|BB[4]  ; Echo:inst1|QQ[4]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 1.913      ; 2.115      ;
; 0.021  ; Echo:inst1|BB[5]  ; Echo:inst1|QQ[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 1.913      ; 2.071      ;
; 0.055  ; Echo:inst1|BB[13] ; Echo:inst1|QQ[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 1.913      ; 2.037      ;
; 0.059  ; Echo:inst1|BB[16] ; Echo:inst1|QQ[16] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 1.913      ; 2.033      ;
; 0.065  ; Echo:inst1|BB[9]  ; Echo:inst1|QQ[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 1.913      ; 2.027      ;
; 0.065  ; Echo:inst1|BB[3]  ; Echo:inst1|QQ[3]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 1.913      ; 2.027      ;
; 0.068  ; Echo:inst1|BB[7]  ; Echo:inst1|QQ[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 1.913      ; 2.024      ;
; 0.078  ; Echo:inst1|BB[11] ; Echo:inst1|QQ[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 1.917      ; 2.018      ;
; 0.080  ; Echo:inst1|BB[2]  ; Echo:inst1|QQ[2]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 1.913      ; 2.012      ;
; 0.084  ; Echo:inst1|BB[14] ; Echo:inst1|QQ[14] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 1.913      ; 2.008      ;
; 0.085  ; Echo:inst1|BB[6]  ; Echo:inst1|QQ[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 1.913      ; 2.007      ;
; 0.086  ; Echo:inst1|BB[0]  ; Echo:inst1|QQ[0]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 1.913      ; 2.006      ;
; 0.092  ; Echo:inst1|BB[10] ; Echo:inst1|QQ[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 1.913      ; 2.000      ;
; 0.099  ; Echo:inst1|BB[12] ; Echo:inst1|QQ[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 1.917      ; 1.997      ;
; 0.101  ; Echo:inst1|BB[8]  ; Echo:inst1|QQ[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 1.913      ; 1.991      ;
; 0.125  ; Echo:inst1|BB[19] ; Echo:inst1|QQ[19] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 1.913      ; 1.967      ;
; 0.127  ; Echo:inst1|BB[18] ; Echo:inst1|QQ[18] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 1.913      ; 1.965      ;
; 0.142  ; Echo:inst1|BB[1]  ; Echo:inst1|QQ[1]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 1.913      ; 1.950      ;
; 0.146  ; Echo:inst1|BB[15] ; Echo:inst1|QQ[15] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 1.913      ; 1.946      ;
; 0.149  ; Echo:inst1|BB[17] ; Echo:inst1|QQ[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 1.913      ; 1.943      ;
+--------+-------------------+-------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                 ;
+---------+-------------------+-------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node         ; To Node           ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------+-------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 995.954 ; Echo:inst1|BB[1]  ; Echo:inst1|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.076     ; 3.972      ;
; 995.999 ; Echo:inst1|BB[11] ; Echo:inst1|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.931      ;
; 996.030 ; Echo:inst1|BB[15] ; Echo:inst1|BB[16] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.900      ;
; 996.068 ; Echo:inst1|BB[15] ; Echo:inst1|BB[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.862      ;
; 996.148 ; Echo:inst1|BB[1]  ; Echo:inst1|BB[15] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.782      ;
; 996.165 ; Echo:inst1|BB[0]  ; Echo:inst1|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.076     ; 3.761      ;
; 996.168 ; Echo:inst1|BB[10] ; Echo:inst1|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.076     ; 3.758      ;
; 996.179 ; Echo:inst1|BB[12] ; Echo:inst1|BB[15] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.068     ; 3.755      ;
; 996.193 ; Echo:inst1|BB[11] ; Echo:inst1|BB[15] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.068     ; 3.741      ;
; 996.207 ; Echo:inst1|BB[2]  ; Echo:inst1|BB[15] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.723      ;
; 996.215 ; Echo:inst1|BB[1]  ; Echo:inst1|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.076     ; 3.711      ;
; 996.215 ; Echo:inst1|BB[1]  ; Echo:inst1|BB[16] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.715      ;
; 996.215 ; Echo:inst1|BB[10] ; Echo:inst1|BB[15] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.715      ;
; 996.253 ; Echo:inst1|BB[1]  ; Echo:inst1|BB[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.677      ;
; 996.260 ; Echo:inst1|BB[11] ; Echo:inst1|BB[16] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.068     ; 3.674      ;
; 996.265 ; Echo:inst1|BB[1]  ; Echo:inst1|BB[14] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.665      ;
; 996.274 ; Echo:inst1|BB[2]  ; Echo:inst1|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.076     ; 3.652      ;
; 996.278 ; Echo:inst1|BB[13] ; Echo:inst1|BB[15] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.652      ;
; 996.282 ; Echo:inst1|BB[10] ; Echo:inst1|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.076     ; 3.644      ;
; 996.284 ; Echo:inst1|BB[12] ; Echo:inst1|BB[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.068     ; 3.650      ;
; 996.285 ; Echo:inst1|BB[2]  ; Echo:inst1|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.076     ; 3.641      ;
; 996.291 ; Echo:inst1|BB[3]  ; Echo:inst1|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.076     ; 3.635      ;
; 996.297 ; Echo:inst1|BB[0]  ; Echo:inst1|BB[15] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.633      ;
; 996.298 ; Echo:inst1|BB[11] ; Echo:inst1|BB[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.068     ; 3.636      ;
; 996.310 ; Echo:inst1|BB[11] ; Echo:inst1|BB[14] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.068     ; 3.624      ;
; 996.312 ; Echo:inst1|BB[2]  ; Echo:inst1|BB[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.618      ;
; 996.320 ; Echo:inst1|BB[10] ; Echo:inst1|BB[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.610      ;
; 996.325 ; Echo:inst1|BB[12] ; Echo:inst1|BB[16] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.068     ; 3.609      ;
; 996.333 ; Echo:inst1|BB[4]  ; Echo:inst1|BB[15] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.597      ;
; 996.345 ; Echo:inst1|BB[13] ; Echo:inst1|BB[16] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.585      ;
; 996.349 ; Echo:inst1|BB[15] ; Echo:inst1|BB[15] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.581      ;
; 996.364 ; Echo:inst1|BB[0]  ; Echo:inst1|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.076     ; 3.562      ;
; 996.375 ; Echo:inst1|BB[12] ; Echo:inst1|BB[14] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.068     ; 3.559      ;
; 996.383 ; Echo:inst1|BB[13] ; Echo:inst1|BB[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.547      ;
; 996.395 ; Echo:inst1|BB[13] ; Echo:inst1|BB[14] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.535      ;
; 996.400 ; Echo:inst1|BB[4]  ; Echo:inst1|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.076     ; 3.526      ;
; 996.402 ; Echo:inst1|BB[0]  ; Echo:inst1|BB[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.528      ;
; 996.411 ; Echo:inst1|BB[4]  ; Echo:inst1|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.076     ; 3.515      ;
; 996.422 ; Echo:inst1|BB[5]  ; Echo:inst1|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.076     ; 3.504      ;
; 996.423 ; Echo:inst1|BB[3]  ; Echo:inst1|BB[15] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.507      ;
; 996.426 ; Echo:inst1|BB[0]  ; Echo:inst1|BB[16] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.504      ;
; 996.429 ; Echo:inst1|BB[10] ; Echo:inst1|BB[16] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.501      ;
; 996.438 ; Echo:inst1|BB[4]  ; Echo:inst1|BB[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.492      ;
; 996.442 ; Echo:inst1|BB[15] ; Echo:inst1|BB[18] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.071     ; 3.489      ;
; 996.460 ; Echo:inst1|BB[6]  ; Echo:inst1|BB[15] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.470      ;
; 996.476 ; Echo:inst1|BB[0]  ; Echo:inst1|BB[14] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.454      ;
; 996.479 ; Echo:inst1|BB[10] ; Echo:inst1|BB[14] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.451      ;
; 996.490 ; Echo:inst1|BB[3]  ; Echo:inst1|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.076     ; 3.436      ;
; 996.495 ; Echo:inst1|BB[14] ; Echo:inst1|BB[15] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.435      ;
; 996.503 ; Echo:inst1|BB[1]  ; Echo:inst1|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.427      ;
; 996.515 ; Echo:inst1|BB[15] ; Echo:inst1|BB[19] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.071     ; 3.416      ;
; 996.527 ; Echo:inst1|BB[6]  ; Echo:inst1|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.076     ; 3.399      ;
; 996.528 ; Echo:inst1|BB[3]  ; Echo:inst1|BB[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.402      ;
; 996.534 ; Echo:inst1|BB[12] ; Echo:inst1|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.068     ; 3.400      ;
; 996.538 ; Echo:inst1|BB[6]  ; Echo:inst1|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.076     ; 3.388      ;
; 996.542 ; Echo:inst1|BB[5]  ; Echo:inst1|BB[15] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.388      ;
; 996.546 ; Echo:inst1|BB[2]  ; Echo:inst1|BB[16] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.384      ;
; 996.548 ; Echo:inst1|BB[11] ; Echo:inst1|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.068     ; 3.386      ;
; 996.549 ; Echo:inst1|BB[7]  ; Echo:inst1|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.076     ; 3.377      ;
; 996.552 ; Echo:inst1|BB[3]  ; Echo:inst1|BB[16] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.378      ;
; 996.554 ; Echo:inst1|BB[12] ; Echo:inst1|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.376      ;
; 996.562 ; Echo:inst1|BB[2]  ; Echo:inst1|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.368      ;
; 996.565 ; Echo:inst1|BB[6]  ; Echo:inst1|BB[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.365      ;
; 996.570 ; Echo:inst1|BB[10] ; Echo:inst1|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.360      ;
; 996.587 ; Echo:inst1|BB[8]  ; Echo:inst1|BB[15] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.343      ;
; 996.596 ; Echo:inst1|BB[2]  ; Echo:inst1|BB[14] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.334      ;
; 996.600 ; Echo:inst1|BB[14] ; Echo:inst1|BB[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.330      ;
; 996.602 ; Echo:inst1|BB[3]  ; Echo:inst1|BB[14] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.328      ;
; 996.609 ; Echo:inst1|BB[5]  ; Echo:inst1|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.076     ; 3.317      ;
; 996.627 ; Echo:inst1|BB[1]  ; Echo:inst1|BB[18] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.071     ; 3.304      ;
; 996.646 ; Echo:inst1|BB[11] ; Echo:inst1|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.284      ;
; 996.647 ; Echo:inst1|BB[5]  ; Echo:inst1|BB[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.283      ;
; 996.652 ; Echo:inst1|BB[0]  ; Echo:inst1|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.278      ;
; 996.654 ; Echo:inst1|BB[8]  ; Echo:inst1|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.076     ; 3.272      ;
; 996.665 ; Echo:inst1|BB[8]  ; Echo:inst1|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.076     ; 3.261      ;
; 996.669 ; Echo:inst1|BB[7]  ; Echo:inst1|BB[15] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.261      ;
; 996.672 ; Echo:inst1|BB[4]  ; Echo:inst1|BB[16] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.258      ;
; 996.672 ; Echo:inst1|BB[11] ; Echo:inst1|BB[18] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.067     ; 3.263      ;
; 996.675 ; Echo:inst1|BB[9]  ; Echo:inst1|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.076     ; 3.251      ;
; 996.683 ; Echo:inst1|BB[5]  ; Echo:inst1|BB[16] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.247      ;
; 996.688 ; Echo:inst1|BB[4]  ; Echo:inst1|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.242      ;
; 996.692 ; Echo:inst1|BB[8]  ; Echo:inst1|BB[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.238      ;
; 996.700 ; Echo:inst1|BB[1]  ; Echo:inst1|BB[19] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.071     ; 3.231      ;
; 996.722 ; Echo:inst1|BB[4]  ; Echo:inst1|BB[14] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.208      ;
; 996.731 ; Echo:inst1|BB[12] ; Echo:inst1|BB[19] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.067     ; 3.204      ;
; 996.732 ; Echo:inst1|BB[16] ; Echo:inst1|BB[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.198      ;
; 996.733 ; Echo:inst1|BB[5]  ; Echo:inst1|BB[14] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.197      ;
; 996.736 ; Echo:inst1|BB[7]  ; Echo:inst1|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.076     ; 3.190      ;
; 996.737 ; Echo:inst1|BB[12] ; Echo:inst1|BB[18] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.067     ; 3.198      ;
; 996.745 ; Echo:inst1|BB[11] ; Echo:inst1|BB[19] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.067     ; 3.190      ;
; 996.750 ; Echo:inst1|BB[14] ; Echo:inst1|BB[16] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.180      ;
; 996.757 ; Echo:inst1|BB[13] ; Echo:inst1|BB[18] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.071     ; 3.174      ;
; 996.759 ; Echo:inst1|BB[2]  ; Echo:inst1|BB[19] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.071     ; 3.172      ;
; 996.767 ; Echo:inst1|BB[10] ; Echo:inst1|BB[19] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.071     ; 3.164      ;
; 996.774 ; Echo:inst1|BB[7]  ; Echo:inst1|BB[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.156      ;
; 996.778 ; Echo:inst1|BB[3]  ; Echo:inst1|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.152      ;
; 996.796 ; Echo:inst1|BB[9]  ; Echo:inst1|BB[15] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.134      ;
; 996.799 ; Echo:inst1|BB[6]  ; Echo:inst1|BB[16] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.131      ;
; 996.810 ; Echo:inst1|BB[7]  ; Echo:inst1|BB[16] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.120      ;
; 996.815 ; Echo:inst1|BB[6]  ; Echo:inst1|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.115      ;
+---------+-------------------+-------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                         ;
+-----------+--------------------------+----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                ; To Node                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-----------+--------------------------+----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 39998.737 ; shumaguan4:inst3|flag[0] ; shumaguan4:inst3|flag[1]         ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 40000.000    ; -0.072     ; 1.193      ;
; 39998.758 ; shumaguan4:inst3|flag[1] ; shumaguan4:inst3|segcs_SIFNAL[0] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 40000.000    ; -0.072     ; 1.172      ;
; 39998.916 ; shumaguan4:inst3|flag[0] ; shumaguan4:inst3|segcs_SIFNAL[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 40000.000    ; -0.072     ; 1.014      ;
; 39998.916 ; shumaguan4:inst3|flag[0] ; shumaguan4:inst3|segcs_SIFNAL[0] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 40000.000    ; -0.072     ; 1.014      ;
; 39998.944 ; shumaguan4:inst3|flag[0] ; shumaguan4:inst3|segcs_SIFNAL[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 40000.000    ; -0.072     ; 0.986      ;
; 39998.946 ; shumaguan4:inst3|flag[0] ; shumaguan4:inst3|segcs_SIFNAL[3] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 40000.000    ; -0.072     ; 0.984      ;
; 39999.082 ; shumaguan4:inst3|flag[1] ; shumaguan4:inst3|segcs_SIFNAL[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 40000.000    ; -0.072     ; 0.848      ;
; 39999.084 ; shumaguan4:inst3|flag[1] ; shumaguan4:inst3|segcs_SIFNAL[3] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 40000.000    ; -0.072     ; 0.846      ;
; 39999.103 ; shumaguan4:inst3|flag[1] ; shumaguan4:inst3|segcs_SIFNAL[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 40000.000    ; -0.072     ; 0.827      ;
; 39999.160 ; shumaguan4:inst3|flag[0] ; shumaguan4:inst3|flag[0]         ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 40000.000    ; -0.072     ; 0.770      ;
; 39999.160 ; shumaguan4:inst3|flag[1] ; shumaguan4:inst3|flag[1]         ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 40000.000    ; -0.072     ; 0.770      ;
+-----------+--------------------------+----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                 ;
+------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack      ; From Node                                                                                       ; To Node                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 399994.358 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.571      ;
; 399994.358 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.571      ;
; 399994.358 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.571      ;
; 399994.358 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.571      ;
; 399994.358 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.571      ;
; 399994.358 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.571      ;
; 399994.358 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.571      ;
; 399994.358 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.571      ;
; 399994.358 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.571      ;
; 399994.358 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.571      ;
; 399994.358 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.571      ;
; 399994.358 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.571      ;
; 399994.488 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.441      ;
; 399994.488 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.441      ;
; 399994.488 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.441      ;
; 399994.488 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.441      ;
; 399994.488 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.441      ;
; 399994.488 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.441      ;
; 399994.488 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.441      ;
; 399994.488 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.441      ;
; 399994.488 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.441      ;
; 399994.488 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.441      ;
; 399994.488 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.441      ;
; 399994.488 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.441      ;
; 399994.492 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.437      ;
; 399994.492 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.437      ;
; 399994.492 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.437      ;
; 399994.492 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.437      ;
; 399994.492 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.437      ;
; 399994.492 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.437      ;
; 399994.492 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.437      ;
; 399994.492 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.437      ;
; 399994.492 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.437      ;
; 399994.492 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.437      ;
; 399994.492 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.437      ;
; 399994.492 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.437      ;
; 399994.557 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.372      ;
; 399994.557 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.372      ;
; 399994.557 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.372      ;
; 399994.557 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.372      ;
; 399994.557 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.372      ;
; 399994.557 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.372      ;
; 399994.557 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.372      ;
; 399994.557 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.372      ;
; 399994.557 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.372      ;
; 399994.557 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.372      ;
; 399994.557 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.372      ;
; 399994.557 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.372      ;
; 399994.610 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.319      ;
; 399994.610 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.319      ;
; 399994.610 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.319      ;
; 399994.610 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.319      ;
; 399994.610 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.319      ;
; 399994.610 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.319      ;
; 399994.610 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.319      ;
; 399994.610 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.319      ;
; 399994.610 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.319      ;
; 399994.610 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.319      ;
; 399994.610 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.319      ;
; 399994.610 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.319      ;
; 399994.612 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.317      ;
; 399994.612 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.317      ;
; 399994.612 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.317      ;
; 399994.612 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.317      ;
; 399994.612 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.317      ;
; 399994.612 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.317      ;
; 399994.612 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.317      ;
; 399994.612 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.317      ;
; 399994.612 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.317      ;
; 399994.612 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.317      ;
; 399994.612 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.317      ;
; 399994.612 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.317      ;
; 399994.738 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.191      ;
; 399994.738 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.191      ;
; 399994.738 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.191      ;
; 399994.738 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.191      ;
; 399994.738 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.191      ;
; 399994.738 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.191      ;
; 399994.738 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.191      ;
; 399994.738 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.191      ;
; 399994.738 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.191      ;
; 399994.738 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.191      ;
; 399994.738 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.191      ;
; 399994.738 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.191      ;
; 399994.865 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.064      ;
; 399994.865 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.064      ;
; 399994.865 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.064      ;
; 399994.865 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.064      ;
; 399994.865 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.064      ;
; 399994.865 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.064      ;
; 399994.865 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.064      ;
; 399994.865 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.064      ;
; 399994.865 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.064      ;
; 399994.865 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.064      ;
; 399994.865 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.064      ;
; 399994.865 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.064      ;
; 399994.870 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.059      ;
; 399994.870 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.059      ;
; 399994.870 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.059      ;
; 399994.870 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.073     ; 5.059      ;
+------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Echo_snl'                                                                                                                    ;
+--------+-------------------+-------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node           ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+-------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -0.119 ; Echo:inst1|BB[15] ; Echo:inst1|QQ[15] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.418      ; 1.688      ;
; -0.118 ; Echo:inst1|BB[17] ; Echo:inst1|QQ[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.418      ; 1.689      ;
; -0.115 ; Echo:inst1|BB[18] ; Echo:inst1|QQ[18] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.419      ; 1.693      ;
; -0.107 ; Echo:inst1|BB[1]  ; Echo:inst1|QQ[1]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.418      ; 1.700      ;
; -0.093 ; Echo:inst1|BB[19] ; Echo:inst1|QQ[19] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.419      ; 1.715      ;
; -0.087 ; Echo:inst1|BB[8]  ; Echo:inst1|QQ[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.418      ; 1.720      ;
; -0.075 ; Echo:inst1|BB[12] ; Echo:inst1|QQ[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.422      ; 1.736      ;
; -0.072 ; Echo:inst1|BB[10] ; Echo:inst1|QQ[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.418      ; 1.735      ;
; -0.071 ; Echo:inst1|BB[14] ; Echo:inst1|QQ[14] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.418      ; 1.736      ;
; -0.065 ; Echo:inst1|BB[6]  ; Echo:inst1|QQ[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.418      ; 1.742      ;
; -0.062 ; Echo:inst1|BB[2]  ; Echo:inst1|QQ[2]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.418      ; 1.745      ;
; -0.061 ; Echo:inst1|BB[11] ; Echo:inst1|QQ[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.422      ; 1.750      ;
; -0.059 ; Echo:inst1|BB[7]  ; Echo:inst1|QQ[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.418      ; 1.748      ;
; -0.057 ; Echo:inst1|BB[9]  ; Echo:inst1|QQ[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.418      ; 1.750      ;
; -0.052 ; Echo:inst1|BB[3]  ; Echo:inst1|QQ[3]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.418      ; 1.755      ;
; -0.052 ; Echo:inst1|BB[0]  ; Echo:inst1|QQ[0]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.418      ; 1.755      ;
; -0.036 ; Echo:inst1|BB[16] ; Echo:inst1|QQ[16] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.418      ; 1.771      ;
; -0.036 ; Echo:inst1|BB[13] ; Echo:inst1|QQ[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.418      ; 1.771      ;
; -0.015 ; Echo:inst1|BB[5]  ; Echo:inst1|QQ[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.418      ; 1.792      ;
; 0.013  ; Echo:inst1|BB[4]  ; Echo:inst1|QQ[4]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.418      ; 1.820      ;
+--------+-------------------+-------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                      ;
+-------+--------------------------+----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.402 ; shumaguan4:inst3|flag[1] ; shumaguan4:inst3|flag[1]         ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; shumaguan4:inst3|flag[0] ; shumaguan4:inst3|flag[0]         ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.684      ;
; 0.470 ; shumaguan4:inst3|flag[1] ; shumaguan4:inst3|segcs_SIFNAL[3] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.471 ; shumaguan4:inst3|flag[1] ; shumaguan4:inst3|segcs_SIFNAL[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.738      ;
; 0.492 ; shumaguan4:inst3|flag[1] ; shumaguan4:inst3|segcs_SIFNAL[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.759      ;
; 0.611 ; shumaguan4:inst3|flag[0] ; shumaguan4:inst3|segcs_SIFNAL[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.878      ;
; 0.615 ; shumaguan4:inst3|flag[0] ; shumaguan4:inst3|segcs_SIFNAL[3] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.882      ;
; 0.633 ; shumaguan4:inst3|flag[0] ; shumaguan4:inst3|segcs_SIFNAL[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.900      ;
; 0.634 ; shumaguan4:inst3|flag[0] ; shumaguan4:inst3|segcs_SIFNAL[0] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.901      ;
; 0.713 ; shumaguan4:inst3|flag[1] ; shumaguan4:inst3|segcs_SIFNAL[0] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.980      ;
; 0.720 ; shumaguan4:inst3|flag[0] ; shumaguan4:inst3|flag[1]         ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.987      ;
+-------+--------------------------+----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                ;
+-------+-------------------+-------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node           ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.417 ; Echo:inst1|BB[0]  ; Echo:inst1|BB[0]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.706 ; Echo:inst1|BB[9]  ; Echo:inst1|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; Echo:inst1|BB[8]  ; Echo:inst1|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; Echo:inst1|BB[7]  ; Echo:inst1|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; Echo:inst1|BB[5]  ; Echo:inst1|BB[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; Echo:inst1|BB[6]  ; Echo:inst1|BB[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; Echo:inst1|BB[4]  ; Echo:inst1|BB[4]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; Echo:inst1|BB[2]  ; Echo:inst1|BB[2]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.975      ;
; 0.711 ; Echo:inst1|BB[3]  ; Echo:inst1|BB[3]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.978      ;
; 0.730 ; Echo:inst1|BB[0]  ; Echo:inst1|BB[1]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.997      ;
; 0.868 ; Echo:inst1|BB[1]  ; Echo:inst1|BB[1]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.135      ;
; 1.026 ; Echo:inst1|BB[7]  ; Echo:inst1|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.293      ;
; 1.026 ; Echo:inst1|BB[5]  ; Echo:inst1|BB[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.293      ;
; 1.029 ; Echo:inst1|BB[3]  ; Echo:inst1|BB[4]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; Echo:inst1|BB[0]  ; Echo:inst1|BB[2]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.296      ;
; 1.031 ; Echo:inst1|BB[8]  ; Echo:inst1|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.298      ;
; 1.032 ; Echo:inst1|BB[6]  ; Echo:inst1|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.299      ;
; 1.032 ; Echo:inst1|BB[4]  ; Echo:inst1|BB[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.299      ;
; 1.032 ; Echo:inst1|BB[2]  ; Echo:inst1|BB[3]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.299      ;
; 1.041 ; Echo:inst1|BB[7]  ; Echo:inst1|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.308      ;
; 1.041 ; Echo:inst1|BB[5]  ; Echo:inst1|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.308      ;
; 1.045 ; Echo:inst1|BB[3]  ; Echo:inst1|BB[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.312      ;
; 1.045 ; Echo:inst1|BB[0]  ; Echo:inst1|BB[3]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.312      ;
; 1.077 ; Echo:inst1|BB[18] ; Echo:inst1|BB[18] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.344      ;
; 1.078 ; Echo:inst1|BB[19] ; Echo:inst1|BB[19] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.345      ;
; 1.127 ; Echo:inst1|BB[2]  ; Echo:inst1|BB[4]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.394      ;
; 1.127 ; Echo:inst1|BB[6]  ; Echo:inst1|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.394      ;
; 1.127 ; Echo:inst1|BB[4]  ; Echo:inst1|BB[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.394      ;
; 1.148 ; Echo:inst1|BB[5]  ; Echo:inst1|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.415      ;
; 1.151 ; Echo:inst1|BB[0]  ; Echo:inst1|BB[4]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.418      ;
; 1.151 ; Echo:inst1|BB[3]  ; Echo:inst1|BB[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.418      ;
; 1.154 ; Echo:inst1|BB[6]  ; Echo:inst1|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.421      ;
; 1.154 ; Echo:inst1|BB[4]  ; Echo:inst1|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.421      ;
; 1.154 ; Echo:inst1|BB[2]  ; Echo:inst1|BB[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.421      ;
; 1.163 ; Echo:inst1|BB[5]  ; Echo:inst1|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.430      ;
; 1.167 ; Echo:inst1|BB[3]  ; Echo:inst1|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.434      ;
; 1.167 ; Echo:inst1|BB[0]  ; Echo:inst1|BB[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.434      ;
; 1.172 ; Echo:inst1|BB[1]  ; Echo:inst1|BB[2]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.439      ;
; 1.249 ; Echo:inst1|BB[1]  ; Echo:inst1|BB[3]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.516      ;
; 1.249 ; Echo:inst1|BB[2]  ; Echo:inst1|BB[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.516      ;
; 1.249 ; Echo:inst1|BB[4]  ; Echo:inst1|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.516      ;
; 1.273 ; Echo:inst1|BB[0]  ; Echo:inst1|BB[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.540      ;
; 1.273 ; Echo:inst1|BB[3]  ; Echo:inst1|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.540      ;
; 1.276 ; Echo:inst1|BB[4]  ; Echo:inst1|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.543      ;
; 1.276 ; Echo:inst1|BB[2]  ; Echo:inst1|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.543      ;
; 1.289 ; Echo:inst1|BB[3]  ; Echo:inst1|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.556      ;
; 1.289 ; Echo:inst1|BB[0]  ; Echo:inst1|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.556      ;
; 1.294 ; Echo:inst1|BB[1]  ; Echo:inst1|BB[4]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.561      ;
; 1.371 ; Echo:inst1|BB[1]  ; Echo:inst1|BB[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.638      ;
; 1.371 ; Echo:inst1|BB[2]  ; Echo:inst1|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.638      ;
; 1.390 ; Echo:inst1|BB[18] ; Echo:inst1|BB[19] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.657      ;
; 1.395 ; Echo:inst1|BB[0]  ; Echo:inst1|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.662      ;
; 1.398 ; Echo:inst1|BB[2]  ; Echo:inst1|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.665      ;
; 1.411 ; Echo:inst1|BB[0]  ; Echo:inst1|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.678      ;
; 1.416 ; Echo:inst1|BB[1]  ; Echo:inst1|BB[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.683      ;
; 1.493 ; Echo:inst1|BB[1]  ; Echo:inst1|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.760      ;
; 1.512 ; Echo:inst1|BB[9]  ; Echo:inst1|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.779      ;
; 1.538 ; Echo:inst1|BB[1]  ; Echo:inst1|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.805      ;
; 1.615 ; Echo:inst1|BB[1]  ; Echo:inst1|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.882      ;
; 1.625 ; Echo:inst1|BB[8]  ; Echo:inst1|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.892      ;
; 1.635 ; Echo:inst1|BB[7]  ; Echo:inst1|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.902      ;
; 1.713 ; Echo:inst1|BB[10] ; Echo:inst1|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.980      ;
; 1.748 ; Echo:inst1|BB[6]  ; Echo:inst1|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.015      ;
; 1.757 ; Echo:inst1|BB[5]  ; Echo:inst1|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.024      ;
; 1.841 ; Echo:inst1|BB[17] ; Echo:inst1|BB[18] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.109      ;
; 1.853 ; Echo:inst1|BB[9]  ; Echo:inst1|BB[18] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.121      ;
; 1.870 ; Echo:inst1|BB[4]  ; Echo:inst1|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.137      ;
; 1.883 ; Echo:inst1|BB[3]  ; Echo:inst1|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.150      ;
; 1.884 ; Echo:inst1|BB[9]  ; Echo:inst1|BB[19] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.152      ;
; 1.924 ; Echo:inst1|BB[16] ; Echo:inst1|BB[18] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.192      ;
; 1.932 ; Echo:inst1|BB[17] ; Echo:inst1|BB[19] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.200      ;
; 1.937 ; Echo:inst1|BB[16] ; Echo:inst1|BB[16] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.204      ;
; 1.947 ; Echo:inst1|BB[9]  ; Echo:inst1|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.214      ;
; 1.949 ; Echo:inst1|BB[17] ; Echo:inst1|BB[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.216      ;
; 1.966 ; Echo:inst1|BB[8]  ; Echo:inst1|BB[18] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.234      ;
; 1.976 ; Echo:inst1|BB[7]  ; Echo:inst1|BB[18] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.244      ;
; 1.986 ; Echo:inst1|BB[14] ; Echo:inst1|BB[14] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.253      ;
; 1.992 ; Echo:inst1|BB[2]  ; Echo:inst1|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.259      ;
; 1.997 ; Echo:inst1|BB[8]  ; Echo:inst1|BB[19] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.265      ;
; 2.005 ; Echo:inst1|BB[0]  ; Echo:inst1|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.272      ;
; 2.007 ; Echo:inst1|BB[7]  ; Echo:inst1|BB[19] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.275      ;
; 2.015 ; Echo:inst1|BB[16] ; Echo:inst1|BB[19] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.283      ;
; 2.054 ; Echo:inst1|BB[14] ; Echo:inst1|BB[18] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.322      ;
; 2.060 ; Echo:inst1|BB[8]  ; Echo:inst1|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.327      ;
; 2.066 ; Echo:inst1|BB[9]  ; Echo:inst1|BB[14] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.333      ;
; 2.070 ; Echo:inst1|BB[7]  ; Echo:inst1|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.337      ;
; 2.089 ; Echo:inst1|BB[6]  ; Echo:inst1|BB[18] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.357      ;
; 2.098 ; Echo:inst1|BB[5]  ; Echo:inst1|BB[18] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.366      ;
; 2.100 ; Echo:inst1|BB[13] ; Echo:inst1|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.367      ;
; 2.120 ; Echo:inst1|BB[6]  ; Echo:inst1|BB[19] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.388      ;
; 2.129 ; Echo:inst1|BB[5]  ; Echo:inst1|BB[19] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.397      ;
; 2.135 ; Echo:inst1|BB[9]  ; Echo:inst1|BB[16] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.402      ;
; 2.145 ; Echo:inst1|BB[14] ; Echo:inst1|BB[19] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.413      ;
; 2.163 ; Echo:inst1|BB[1]  ; Echo:inst1|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.430      ;
; 2.179 ; Echo:inst1|BB[8]  ; Echo:inst1|BB[14] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.446      ;
; 2.183 ; Echo:inst1|BB[6]  ; Echo:inst1|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.450      ;
; 2.189 ; Echo:inst1|BB[7]  ; Echo:inst1|BB[14] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.456      ;
; 2.190 ; Echo:inst1|BB[9]  ; Echo:inst1|BB[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.457      ;
; 2.192 ; Echo:inst1|BB[5]  ; Echo:inst1|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.459      ;
; 2.211 ; Echo:inst1|BB[4]  ; Echo:inst1|BB[18] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.479      ;
+-------+-------------------+-------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.687 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.955      ;
; 0.688 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.956      ;
; 0.688 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.956      ;
; 0.689 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.689 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.689 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.689 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.693 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.961      ;
; 0.694 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.696 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.703 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.971      ;
; 0.706 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.709 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.720 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.988      ;
; 0.868 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.136      ;
; 1.009 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.277      ;
; 1.010 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.278      ;
; 1.010 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.278      ;
; 1.011 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.279      ;
; 1.011 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.279      ;
; 1.011 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.279      ;
; 1.012 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.280      ;
; 1.012 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.280      ;
; 1.012 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.280      ;
; 1.012 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.280      ;
; 1.012 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.280      ;
; 1.013 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.281      ;
; 1.013 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.281      ;
; 1.013 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.281      ;
; 1.013 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.281      ;
; 1.015 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.283      ;
; 1.015 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.283      ;
; 1.017 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.285      ;
; 1.017 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.285      ;
; 1.026 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.294      ;
; 1.027 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.028 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.296      ;
; 1.030 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.298      ;
; 1.030 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.298      ;
; 1.030 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.298      ;
; 1.043 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.311      ;
; 1.104 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.372      ;
; 1.105 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.373      ;
; 1.105 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.373      ;
; 1.106 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.374      ;
; 1.106 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.374      ;
; 1.107 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.375      ;
; 1.109 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.377      ;
; 1.113 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.381      ;
; 1.114 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.382      ;
; 1.125 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.393      ;
; 1.131 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.399      ;
; 1.132 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.400      ;
; 1.132 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.400      ;
; 1.133 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.401      ;
; 1.133 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.401      ;
; 1.133 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.401      ;
; 1.134 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.402      ;
; 1.134 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.402      ;
; 1.134 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.402      ;
; 1.134 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.402      ;
; 1.134 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.402      ;
; 1.135 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.403      ;
; 1.135 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.403      ;
; 1.135 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.403      ;
; 1.135 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.403      ;
; 1.137 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.405      ;
; 1.137 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.405      ;
; 1.139 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.407      ;
; 1.139 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.407      ;
; 1.149 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.417      ;
; 1.149 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.417      ;
; 1.149 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.417      ;
; 1.149 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.417      ;
; 1.149 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.417      ;
; 1.149 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.417      ;
; 1.150 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.418      ;
; 1.150 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.418      ;
; 1.150 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.418      ;
; 1.152 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.420      ;
; 1.152 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.420      ;
; 1.215 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.483      ;
; 1.226 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.494      ;
; 1.227 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.495      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                 ;
+--------+-----------+-------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node           ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; -2.332 ; Echo_snl  ; Echo:inst1|BB[0]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.081      ; 2.845      ;
; -2.332 ; Echo_snl  ; Echo:inst1|BB[1]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.081      ; 2.845      ;
; -2.332 ; Echo_snl  ; Echo:inst1|BB[2]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.081      ; 2.845      ;
; -2.332 ; Echo_snl  ; Echo:inst1|BB[3]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.081      ; 2.845      ;
; -2.332 ; Echo_snl  ; Echo:inst1|BB[4]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.081      ; 2.845      ;
; -2.332 ; Echo_snl  ; Echo:inst1|BB[5]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.081      ; 2.845      ;
; -2.332 ; Echo_snl  ; Echo:inst1|BB[6]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.081      ; 2.845      ;
; -2.332 ; Echo_snl  ; Echo:inst1|BB[7]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.081      ; 2.845      ;
; -2.332 ; Echo_snl  ; Echo:inst1|BB[8]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.081      ; 2.845      ;
; -2.332 ; Echo_snl  ; Echo:inst1|BB[9]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.081      ; 2.845      ;
; -2.332 ; Echo_snl  ; Echo:inst1|BB[10] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.081      ; 2.845      ;
; -2.332 ; Echo_snl  ; Echo:inst1|BB[13] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.081      ; 2.845      ;
; -2.332 ; Echo_snl  ; Echo:inst1|BB[14] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.081      ; 2.845      ;
; -2.332 ; Echo_snl  ; Echo:inst1|BB[15] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.081      ; 2.845      ;
; -2.332 ; Echo_snl  ; Echo:inst1|BB[16] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.081      ; 2.845      ;
; -2.332 ; Echo_snl  ; Echo:inst1|BB[17] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.081      ; 2.845      ;
; -2.332 ; Echo_snl  ; Echo:inst1|BB[18] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.082      ; 2.846      ;
; -2.332 ; Echo_snl  ; Echo:inst1|BB[19] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.082      ; 2.846      ;
; -2.331 ; Echo_snl  ; Echo:inst1|BB[11] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.077      ; 2.840      ;
; -2.331 ; Echo_snl  ; Echo:inst1|BB[12] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.077      ; 2.840      ;
; -1.822 ; Echo_snl  ; Echo:inst1|BB[0]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.081      ; 2.835      ;
; -1.822 ; Echo_snl  ; Echo:inst1|BB[1]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.081      ; 2.835      ;
; -1.822 ; Echo_snl  ; Echo:inst1|BB[2]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.081      ; 2.835      ;
; -1.822 ; Echo_snl  ; Echo:inst1|BB[3]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.081      ; 2.835      ;
; -1.822 ; Echo_snl  ; Echo:inst1|BB[4]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.081      ; 2.835      ;
; -1.822 ; Echo_snl  ; Echo:inst1|BB[5]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.081      ; 2.835      ;
; -1.822 ; Echo_snl  ; Echo:inst1|BB[6]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.081      ; 2.835      ;
; -1.822 ; Echo_snl  ; Echo:inst1|BB[7]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.081      ; 2.835      ;
; -1.822 ; Echo_snl  ; Echo:inst1|BB[8]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.081      ; 2.835      ;
; -1.822 ; Echo_snl  ; Echo:inst1|BB[9]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.081      ; 2.835      ;
; -1.822 ; Echo_snl  ; Echo:inst1|BB[10] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.081      ; 2.835      ;
; -1.822 ; Echo_snl  ; Echo:inst1|BB[11] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.077      ; 2.831      ;
; -1.822 ; Echo_snl  ; Echo:inst1|BB[12] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.077      ; 2.831      ;
; -1.822 ; Echo_snl  ; Echo:inst1|BB[13] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.081      ; 2.835      ;
; -1.822 ; Echo_snl  ; Echo:inst1|BB[14] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.081      ; 2.835      ;
; -1.822 ; Echo_snl  ; Echo:inst1|BB[15] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.081      ; 2.835      ;
; -1.822 ; Echo_snl  ; Echo:inst1|BB[16] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.081      ; 2.835      ;
; -1.822 ; Echo_snl  ; Echo:inst1|BB[17] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.081      ; 2.835      ;
; -1.822 ; Echo_snl  ; Echo:inst1|BB[18] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.082      ; 2.836      ;
; -1.822 ; Echo_snl  ; Echo:inst1|BB[19] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.082      ; 2.836      ;
+--------+-----------+-------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                 ;
+-------+-----------+-------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node           ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; 1.942 ; Echo_snl  ; Echo:inst1|BB[0]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.455      ; 2.702      ;
; 1.942 ; Echo_snl  ; Echo:inst1|BB[1]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.455      ; 2.702      ;
; 1.942 ; Echo_snl  ; Echo:inst1|BB[2]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.455      ; 2.702      ;
; 1.942 ; Echo_snl  ; Echo:inst1|BB[3]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.455      ; 2.702      ;
; 1.942 ; Echo_snl  ; Echo:inst1|BB[4]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.455      ; 2.702      ;
; 1.942 ; Echo_snl  ; Echo:inst1|BB[5]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.455      ; 2.702      ;
; 1.942 ; Echo_snl  ; Echo:inst1|BB[6]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.455      ; 2.702      ;
; 1.942 ; Echo_snl  ; Echo:inst1|BB[7]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.455      ; 2.702      ;
; 1.942 ; Echo_snl  ; Echo:inst1|BB[8]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.455      ; 2.702      ;
; 1.942 ; Echo_snl  ; Echo:inst1|BB[9]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.455      ; 2.702      ;
; 1.942 ; Echo_snl  ; Echo:inst1|BB[10] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.455      ; 2.702      ;
; 1.942 ; Echo_snl  ; Echo:inst1|BB[11] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.451      ; 2.698      ;
; 1.942 ; Echo_snl  ; Echo:inst1|BB[12] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.451      ; 2.698      ;
; 1.942 ; Echo_snl  ; Echo:inst1|BB[13] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.455      ; 2.702      ;
; 1.942 ; Echo_snl  ; Echo:inst1|BB[14] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.455      ; 2.702      ;
; 1.942 ; Echo_snl  ; Echo:inst1|BB[15] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.455      ; 2.702      ;
; 1.942 ; Echo_snl  ; Echo:inst1|BB[16] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.455      ; 2.702      ;
; 1.942 ; Echo_snl  ; Echo:inst1|BB[17] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.455      ; 2.702      ;
; 1.942 ; Echo_snl  ; Echo:inst1|BB[18] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.456      ; 2.703      ;
; 1.942 ; Echo_snl  ; Echo:inst1|BB[19] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.456      ; 2.703      ;
; 2.458 ; Echo_snl  ; Echo:inst1|BB[11] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.451      ; 2.714      ;
; 2.458 ; Echo_snl  ; Echo:inst1|BB[12] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.451      ; 2.714      ;
; 2.459 ; Echo_snl  ; Echo:inst1|BB[0]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.455      ; 2.719      ;
; 2.459 ; Echo_snl  ; Echo:inst1|BB[1]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.455      ; 2.719      ;
; 2.459 ; Echo_snl  ; Echo:inst1|BB[2]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.455      ; 2.719      ;
; 2.459 ; Echo_snl  ; Echo:inst1|BB[3]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.455      ; 2.719      ;
; 2.459 ; Echo_snl  ; Echo:inst1|BB[4]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.455      ; 2.719      ;
; 2.459 ; Echo_snl  ; Echo:inst1|BB[5]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.455      ; 2.719      ;
; 2.459 ; Echo_snl  ; Echo:inst1|BB[6]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.455      ; 2.719      ;
; 2.459 ; Echo_snl  ; Echo:inst1|BB[7]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.455      ; 2.719      ;
; 2.459 ; Echo_snl  ; Echo:inst1|BB[8]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.455      ; 2.719      ;
; 2.459 ; Echo_snl  ; Echo:inst1|BB[9]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.455      ; 2.719      ;
; 2.459 ; Echo_snl  ; Echo:inst1|BB[10] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.455      ; 2.719      ;
; 2.459 ; Echo_snl  ; Echo:inst1|BB[13] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.455      ; 2.719      ;
; 2.459 ; Echo_snl  ; Echo:inst1|BB[14] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.455      ; 2.719      ;
; 2.459 ; Echo_snl  ; Echo:inst1|BB[15] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.455      ; 2.719      ;
; 2.459 ; Echo_snl  ; Echo:inst1|BB[16] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.455      ; 2.719      ;
; 2.459 ; Echo_snl  ; Echo:inst1|BB[17] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.455      ; 2.719      ;
; 2.459 ; Echo_snl  ; Echo:inst1|BB[18] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.456      ; 2.720      ;
; 2.459 ; Echo_snl  ; Echo:inst1|BB[19] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.456      ; 2.720      ;
+-------+-----------+-------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Echo_snl'                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst1|QQ[0]                         ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst1|QQ[10]                        ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst1|QQ[11]                        ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst1|QQ[12]                        ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst1|QQ[13]                        ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst1|QQ[14]                        ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst1|QQ[15]                        ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst1|QQ[16]                        ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst1|QQ[17]                        ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst1|QQ[1]                         ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst1|QQ[2]                         ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst1|QQ[3]                         ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst1|QQ[4]                         ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst1|QQ[5]                         ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst1|QQ[6]                         ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst1|QQ[7]                         ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst1|QQ[8]                         ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst1|QQ[9]                         ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; Echo_snl ; Rise       ; Echo_snl                                 ;
; -2.846 ; 1.000        ; 3.846          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst1|QQ[18]                        ;
; -2.846 ; 1.000        ; 3.846          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst1|QQ[19]                        ;
; 0.099  ; 0.481        ; 0.382          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst1|QQ[0]                         ;
; 0.099  ; 0.481        ; 0.382          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst1|QQ[10]                        ;
; 0.099  ; 0.481        ; 0.382          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst1|QQ[11]                        ;
; 0.099  ; 0.481        ; 0.382          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst1|QQ[12]                        ;
; 0.099  ; 0.481        ; 0.382          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst1|QQ[13]                        ;
; 0.099  ; 0.481        ; 0.382          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst1|QQ[14]                        ;
; 0.099  ; 0.481        ; 0.382          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst1|QQ[15]                        ;
; 0.099  ; 0.481        ; 0.382          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst1|QQ[16]                        ;
; 0.099  ; 0.481        ; 0.382          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst1|QQ[17]                        ;
; 0.099  ; 0.481        ; 0.382          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst1|QQ[18]                        ;
; 0.099  ; 0.481        ; 0.382          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst1|QQ[19]                        ;
; 0.099  ; 0.481        ; 0.382          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst1|QQ[1]                         ;
; 0.099  ; 0.481        ; 0.382          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst1|QQ[2]                         ;
; 0.099  ; 0.481        ; 0.382          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst1|QQ[3]                         ;
; 0.099  ; 0.481        ; 0.382          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst1|QQ[4]                         ;
; 0.099  ; 0.481        ; 0.382          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst1|QQ[5]                         ;
; 0.099  ; 0.481        ; 0.382          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst1|QQ[6]                         ;
; 0.099  ; 0.481        ; 0.382          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst1|QQ[7]                         ;
; 0.099  ; 0.481        ; 0.382          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst1|QQ[8]                         ;
; 0.099  ; 0.481        ; 0.382          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst1|QQ[9]                         ;
; 0.124  ; 0.506        ; 0.382          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst1|QQ[18]                        ;
; 0.124  ; 0.506        ; 0.382          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst1|QQ[19]                        ;
; 0.125  ; 0.507        ; 0.382          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst1|QQ[0]                         ;
; 0.125  ; 0.507        ; 0.382          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst1|QQ[10]                        ;
; 0.125  ; 0.507        ; 0.382          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst1|QQ[11]                        ;
; 0.125  ; 0.507        ; 0.382          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst1|QQ[12]                        ;
; 0.125  ; 0.507        ; 0.382          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst1|QQ[13]                        ;
; 0.125  ; 0.507        ; 0.382          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst1|QQ[14]                        ;
; 0.125  ; 0.507        ; 0.382          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst1|QQ[15]                        ;
; 0.125  ; 0.507        ; 0.382          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst1|QQ[16]                        ;
; 0.125  ; 0.507        ; 0.382          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst1|QQ[17]                        ;
; 0.125  ; 0.507        ; 0.382          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst1|QQ[1]                         ;
; 0.125  ; 0.507        ; 0.382          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst1|QQ[2]                         ;
; 0.125  ; 0.507        ; 0.382          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst1|QQ[3]                         ;
; 0.125  ; 0.507        ; 0.382          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst1|QQ[4]                         ;
; 0.125  ; 0.507        ; 0.382          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst1|QQ[5]                         ;
; 0.125  ; 0.507        ; 0.382          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst1|QQ[6]                         ;
; 0.125  ; 0.507        ; 0.382          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst1|QQ[7]                         ;
; 0.125  ; 0.507        ; 0.382          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst1|QQ[8]                         ;
; 0.125  ; 0.507        ; 0.382          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst1|QQ[9]                         ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; inst3|Mult0|auto_generated|mac_mult3|clk ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; inst3|Mult0|auto_generated|mac_mult1|clk ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; Echo_snl~inputclkctrl|outclk             ;
; 0.476  ; 0.476        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; Echo_snl~inputclkctrl|inclk[0]           ;
; 0.476  ; 0.476        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; Echo_snl~input|o                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; Echo_snl~input|i                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; Echo_snl~input|i                         ;
; 0.524  ; 0.524        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; Echo_snl~inputclkctrl|inclk[0]           ;
; 0.524  ; 0.524        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; Echo_snl~input|o                         ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; Echo_snl~inputclkctrl|outclk             ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; inst3|Mult0|auto_generated|mac_mult1|clk ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; inst3|Mult0|auto_generated|mac_mult3|clk ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+
; 19.943 ; 19.943       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.943 ; 19.943       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 19.943 ; 19.943       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 19.943 ; 19.943       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 19.975 ; 19.975       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                ;
; 20.008 ; 20.008       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.025 ; 20.025       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                ;
; 20.056 ; 20.056       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.056 ; 20.056       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 20.056 ; 20.056       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 20.056 ; 20.056       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                        ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                        ;
+---------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                 ;
+---------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; 499.719 ; 499.935      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[11]                                                      ;
; 499.719 ; 499.935      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[12]                                                      ;
; 499.720 ; 499.936      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[0]                                                       ;
; 499.720 ; 499.936      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[10]                                                      ;
; 499.720 ; 499.936      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[13]                                                      ;
; 499.720 ; 499.936      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[14]                                                      ;
; 499.720 ; 499.936      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[15]                                                      ;
; 499.720 ; 499.936      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[16]                                                      ;
; 499.720 ; 499.936      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[17]                                                      ;
; 499.720 ; 499.936      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[18]                                                      ;
; 499.720 ; 499.936      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[19]                                                      ;
; 499.720 ; 499.936      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[1]                                                       ;
; 499.720 ; 499.936      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[2]                                                       ;
; 499.720 ; 499.936      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[3]                                                       ;
; 499.720 ; 499.936      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[4]                                                       ;
; 499.720 ; 499.936      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[5]                                                       ;
; 499.720 ; 499.936      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[6]                                                       ;
; 499.720 ; 499.936      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[7]                                                       ;
; 499.720 ; 499.936      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[8]                                                       ;
; 499.720 ; 499.936      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[9]                                                       ;
; 499.876 ; 500.060      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[0]                                                       ;
; 499.876 ; 500.060      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[10]                                                      ;
; 499.876 ; 500.060      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[13]                                                      ;
; 499.876 ; 500.060      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[14]                                                      ;
; 499.876 ; 500.060      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[15]                                                      ;
; 499.876 ; 500.060      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[16]                                                      ;
; 499.876 ; 500.060      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[17]                                                      ;
; 499.876 ; 500.060      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[18]                                                      ;
; 499.876 ; 500.060      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[19]                                                      ;
; 499.876 ; 500.060      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[1]                                                       ;
; 499.876 ; 500.060      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[2]                                                       ;
; 499.876 ; 500.060      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[3]                                                       ;
; 499.876 ; 500.060      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[4]                                                       ;
; 499.876 ; 500.060      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[5]                                                       ;
; 499.876 ; 500.060      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[6]                                                       ;
; 499.876 ; 500.060      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[7]                                                       ;
; 499.876 ; 500.060      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[8]                                                       ;
; 499.876 ; 500.060      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[9]                                                       ;
; 499.877 ; 500.061      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[11]                                                      ;
; 499.877 ; 500.061      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[12]                                                      ;
; 499.965 ; 499.965      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 499.965 ; 499.965      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 499.989 ; 499.989      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[11]|clk                                                       ;
; 499.989 ; 499.989      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[12]|clk                                                       ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[0]|clk                                                        ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[10]|clk                                                       ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[13]|clk                                                       ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[14]|clk                                                       ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[15]|clk                                                       ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[16]|clk                                                       ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[17]|clk                                                       ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[18]|clk                                                       ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[19]|clk                                                       ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[1]|clk                                                        ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[2]|clk                                                        ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[3]|clk                                                        ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[4]|clk                                                        ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[5]|clk                                                        ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[6]|clk                                                        ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[7]|clk                                                        ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[8]|clk                                                        ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[9]|clk                                                        ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[0]|clk                                                        ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[10]|clk                                                       ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[13]|clk                                                       ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[14]|clk                                                       ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[15]|clk                                                       ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[16]|clk                                                       ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[17]|clk                                                       ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[18]|clk                                                       ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[19]|clk                                                       ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[1]|clk                                                        ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[2]|clk                                                        ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[3]|clk                                                        ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[4]|clk                                                        ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[5]|clk                                                        ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[6]|clk                                                        ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[7]|clk                                                        ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[8]|clk                                                        ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[9]|clk                                                        ;
; 500.010 ; 500.010      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[11]|clk                                                       ;
; 500.010 ; 500.010      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[12]|clk                                                       ;
; 500.033 ; 500.033      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 500.033 ; 500.033      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[0]                                                       ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[10]                                                      ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[11]                                                      ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[12]                                                      ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[13]                                                      ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[14]                                                      ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[15]                                                      ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[16]                                                      ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[17]                                                      ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[18]                                                      ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[19]                                                      ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[1]                                                       ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[2]                                                       ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[3]                                                       ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[4]                                                       ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[5]                                                       ;
+---------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                          ;
+-----------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                 ;
+-----------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; 19999.719 ; 19999.935    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst3|flag[0]                                               ;
; 19999.719 ; 19999.935    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst3|flag[1]                                               ;
; 19999.719 ; 19999.935    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst3|segcs_SIFNAL[0]                                       ;
; 19999.719 ; 19999.935    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst3|segcs_SIFNAL[1]                                       ;
; 19999.719 ; 19999.935    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst3|segcs_SIFNAL[2]                                       ;
; 19999.719 ; 19999.935    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst3|segcs_SIFNAL[3]                                       ;
; 19999.877 ; 20000.061    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst3|flag[0]                                               ;
; 19999.877 ; 20000.061    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst3|flag[1]                                               ;
; 19999.877 ; 20000.061    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst3|segcs_SIFNAL[0]                                       ;
; 19999.877 ; 20000.061    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst3|segcs_SIFNAL[1]                                       ;
; 19999.877 ; 20000.061    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst3|segcs_SIFNAL[2]                                       ;
; 19999.877 ; 20000.061    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst3|segcs_SIFNAL[3]                                       ;
; 19999.965 ; 19999.965    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 19999.965 ; 19999.965    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 19999.989 ; 19999.989    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst3|flag[0]|clk                                                      ;
; 19999.989 ; 19999.989    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst3|flag[1]|clk                                                      ;
; 19999.989 ; 19999.989    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst3|segcs_SIFNAL[0]|clk                                              ;
; 19999.989 ; 19999.989    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst3|segcs_SIFNAL[1]|clk                                              ;
; 19999.989 ; 19999.989    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst3|segcs_SIFNAL[2]|clk                                              ;
; 19999.989 ; 19999.989    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst3|segcs_SIFNAL[3]|clk                                              ;
; 20000.010 ; 20000.010    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst3|flag[0]|clk                                                      ;
; 20000.010 ; 20000.010    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst3|flag[1]|clk                                                      ;
; 20000.010 ; 20000.010    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst3|segcs_SIFNAL[0]|clk                                              ;
; 20000.010 ; 20000.010    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst3|segcs_SIFNAL[1]|clk                                              ;
; 20000.010 ; 20000.010    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst3|segcs_SIFNAL[2]|clk                                              ;
; 20000.010 ; 20000.010    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst3|segcs_SIFNAL[3]|clk                                              ;
; 20000.033 ; 20000.033    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 20000.033 ; 20000.033    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 39997.513 ; 40000.000    ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst3|flag[0]                                               ;
; 39997.513 ; 40000.000    ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst3|flag[1]                                               ;
; 39997.513 ; 40000.000    ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst3|segcs_SIFNAL[0]                                       ;
; 39997.513 ; 40000.000    ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst3|segcs_SIFNAL[1]                                       ;
; 39997.513 ; 40000.000    ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst3|segcs_SIFNAL[2]                                       ;
; 39997.513 ; 40000.000    ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst3|segcs_SIFNAL[3]                                       ;
+-----------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                     ;
+------------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; Slack      ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                           ;
+------------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; 199999.718 ; 199999.934   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0]  ;
; 199999.718 ; 199999.934   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ;
; 199999.718 ; 199999.934   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ;
; 199999.718 ; 199999.934   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1]  ;
; 199999.718 ; 199999.934   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ;
; 199999.718 ; 199999.934   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ;
; 199999.718 ; 199999.934   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ;
; 199999.718 ; 199999.934   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5]  ;
; 199999.718 ; 199999.934   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ;
; 199999.718 ; 199999.934   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7]  ;
; 199999.718 ; 199999.934   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ;
; 199999.718 ; 199999.934   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]  ;
; 199999.721 ; 199999.937   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ;
; 199999.721 ; 199999.937   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ;
; 199999.721 ; 199999.937   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ;
; 199999.721 ; 199999.937   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ;
; 199999.721 ; 199999.937   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ;
; 199999.721 ; 199999.937   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ;
; 199999.721 ; 199999.937   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ;
; 199999.721 ; 199999.937   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ;
; 199999.721 ; 199999.937   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ;
; 199999.721 ; 199999.937   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ;
; 199999.721 ; 199999.937   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ;
; 199999.721 ; 199999.937   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ;
; 199999.875 ; 200000.059   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ;
; 199999.875 ; 200000.059   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ;
; 199999.875 ; 200000.059   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ;
; 199999.875 ; 200000.059   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ;
; 199999.875 ; 200000.059   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ;
; 199999.875 ; 200000.059   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ;
; 199999.875 ; 200000.059   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ;
; 199999.875 ; 200000.059   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ;
; 199999.875 ; 200000.059   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ;
; 199999.875 ; 200000.059   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ;
; 199999.875 ; 200000.059   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ;
; 199999.875 ; 200000.059   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ;
; 199999.878 ; 200000.062   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0]  ;
; 199999.878 ; 200000.062   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ;
; 199999.878 ; 200000.062   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ;
; 199999.878 ; 200000.062   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1]  ;
; 199999.878 ; 200000.062   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ;
; 199999.878 ; 200000.062   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ;
; 199999.878 ; 200000.062   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ;
; 199999.878 ; 200000.062   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5]  ;
; 199999.878 ; 200000.062   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ;
; 199999.878 ; 200000.062   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7]  ;
; 199999.878 ; 200000.062   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ;
; 199999.878 ; 200000.062   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]  ;
; 199999.965 ; 199999.965   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                           ;
; 199999.965 ; 199999.965   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                             ;
; 199999.988 ; 199999.988   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 199999.988 ; 199999.988   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                               ;
; 199999.988 ; 199999.988   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                               ;
; 199999.988 ; 199999.988   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 199999.988 ; 199999.988   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 199999.988 ; 199999.988   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 199999.988 ; 199999.988   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 199999.988 ; 199999.988   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 199999.988 ; 199999.988   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 199999.988 ; 199999.988   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 199999.988 ; 199999.988   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 199999.988 ; 199999.988   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                ;
; 199999.991 ; 199999.991   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                               ;
; 199999.991 ; 199999.991   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                               ;
; 199999.991 ; 199999.991   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                               ;
; 199999.991 ; 199999.991   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                               ;
; 199999.991 ; 199999.991   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[16]|clk                               ;
; 199999.991 ; 199999.991   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[17]|clk                               ;
; 199999.991 ; 199999.991   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[18]|clk                               ;
; 199999.991 ; 199999.991   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[19]|clk                               ;
; 199999.991 ; 199999.991   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[20]|clk                               ;
; 199999.991 ; 199999.991   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[21]|clk                               ;
; 199999.991 ; 199999.991   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[22]|clk                               ;
; 199999.991 ; 199999.991   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[23]|clk                               ;
; 200000.008 ; 200000.008   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                               ;
; 200000.008 ; 200000.008   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                               ;
; 200000.008 ; 200000.008   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                               ;
; 200000.008 ; 200000.008   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                               ;
; 200000.008 ; 200000.008   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[16]|clk                               ;
; 200000.008 ; 200000.008   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[17]|clk                               ;
; 200000.008 ; 200000.008   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[18]|clk                               ;
; 200000.008 ; 200000.008   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[19]|clk                               ;
; 200000.008 ; 200000.008   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[20]|clk                               ;
; 200000.008 ; 200000.008   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[21]|clk                               ;
; 200000.008 ; 200000.008   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[22]|clk                               ;
; 200000.008 ; 200000.008   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[23]|clk                               ;
; 200000.011 ; 200000.011   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 200000.011 ; 200000.011   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                               ;
; 200000.011 ; 200000.011   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                               ;
; 200000.011 ; 200000.011   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 200000.011 ; 200000.011   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 200000.011 ; 200000.011   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 200000.011 ; 200000.011   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 200000.011 ; 200000.011   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 200000.011 ; 200000.011   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 200000.011 ; 200000.011   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 200000.011 ; 200000.011   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 200000.011 ; 200000.011   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                ;
; 200000.033 ; 200000.033   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                           ;
; 200000.033 ; 200000.033   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                             ;
+------------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+-----------+------------+---------+---------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+---------+---------+------------+--------------------------------------------------+
; seg[*]    ; Echo_snl   ; 105.088 ; 104.474 ; Fall       ; Echo_snl                                         ;
;  seg[0]   ; Echo_snl   ; 103.617 ; 103.112 ; Fall       ; Echo_snl                                         ;
;  seg[1]   ; Echo_snl   ; 103.195 ; 104.010 ; Fall       ; Echo_snl                                         ;
;  seg[2]   ; Echo_snl   ; 105.088 ; 104.474 ; Fall       ; Echo_snl                                         ;
;  seg[3]   ; Echo_snl   ; 104.010 ; 103.537 ; Fall       ; Echo_snl                                         ;
;  seg[4]   ; Echo_snl   ; 103.323 ; 103.183 ; Fall       ; Echo_snl                                         ;
;  seg[5]   ; Echo_snl   ; 103.654 ; 102.938 ; Fall       ; Echo_snl                                         ;
;  seg[6]   ; Echo_snl   ; 103.973 ; 103.524 ; Fall       ; Echo_snl                                         ;
; TRIG      ; clk        ; 9.009   ; 8.698   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; seg[*]    ; clk        ; 12.141  ; 11.627  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[0]   ; clk        ; 10.670  ; 10.165  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[1]   ; clk        ; 10.437  ; 11.063  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[2]   ; clk        ; 12.141  ; 11.627  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[3]   ; clk        ; 11.063  ; 10.590  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[4]   ; clk        ; 10.513  ; 10.236  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[5]   ; clk        ; 10.707  ; 10.173  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[6]   ; clk        ; 11.026  ; 10.577  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
; segcs[*]  ; clk        ; 7.114   ; 6.778   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[0] ; clk        ; 5.647   ; 5.326   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[1] ; clk        ; 5.281   ; 5.068   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[2] ; clk        ; 5.639   ; 5.310   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[3] ; clk        ; 7.114   ; 6.778   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+---------+---------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; seg[*]    ; Echo_snl   ; 15.396 ; 15.081 ; Fall       ; Echo_snl                                         ;
;  seg[0]   ; Echo_snl   ; 15.537 ; 15.081 ; Fall       ; Echo_snl                                         ;
;  seg[1]   ; Echo_snl   ; 15.396 ; 15.915 ; Fall       ; Echo_snl                                         ;
;  seg[2]   ; Echo_snl   ; 17.349 ; 16.671 ; Fall       ; Echo_snl                                         ;
;  seg[3]   ; Echo_snl   ; 15.921 ; 15.448 ; Fall       ; Echo_snl                                         ;
;  seg[4]   ; Echo_snl   ; 15.520 ; 15.440 ; Fall       ; Echo_snl                                         ;
;  seg[5]   ; Echo_snl   ; 15.578 ; 15.438 ; Fall       ; Echo_snl                                         ;
;  seg[6]   ; Echo_snl   ; 15.880 ; 15.720 ; Fall       ; Echo_snl                                         ;
; TRIG      ; clk        ; 5.526  ; 5.201  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; seg[*]    ; clk        ; 7.296  ; 6.981  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[0]   ; clk        ; 7.437  ; 6.981  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[1]   ; clk        ; 7.296  ; 7.815  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[2]   ; clk        ; 8.990  ; 8.571  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[3]   ; clk        ; 7.821  ; 7.348  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[4]   ; clk        ; 7.420  ; 7.075  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[5]   ; clk        ; 7.478  ; 7.071  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[6]   ; clk        ; 7.780  ; 7.353  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
; segcs[*]  ; clk        ; 4.718  ; 4.513  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[0] ; clk        ; 5.070  ; 4.761  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[1] ; clk        ; 4.718  ; 4.513  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[2] ; clk        ; 5.062  ; 4.745  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[3] ; clk        ; 6.528  ; 6.208  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+--------------------------------------------------+------------+---------------+
; Clock                                            ; Slack      ; End Point TNS ;
+--------------------------------------------------+------------+---------------+
; Echo_snl                                         ; 0.815      ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; 998.140    ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[2] ; 39999.383  ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 399997.235 ; 0.000         ;
+--------------------------------------------------+------------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; Echo_snl                                         ; -0.478 ; -8.877        ;
; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.187  ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.194  ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.294  ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                     ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[1] ; -1.551 ; -31.016       ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                     ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.099 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+--------------------------------------------------+------------+---------------+
; Clock                                            ; Slack      ; End Point TNS ;
+--------------------------------------------------+------------+---------------+
; Echo_snl                                         ; -3.000     ; -24.098       ;
; clk                                              ; 19.594     ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; 499.796    ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[2] ; 19999.797  ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 199999.798 ; 0.000         ;
+--------------------------------------------------+------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Echo_snl'                                                                                                                  ;
+-------+-------------------+-------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node         ; To Node           ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; 0.815 ; Echo:inst1|BB[4]  ; Echo:inst1|QQ[4]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 1.520      ; 0.987      ;
; 0.830 ; Echo:inst1|BB[5]  ; Echo:inst1|QQ[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 1.520      ; 0.972      ;
; 0.838 ; Echo:inst1|BB[16] ; Echo:inst1|QQ[16] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 1.520      ; 0.964      ;
; 0.843 ; Echo:inst1|BB[13] ; Echo:inst1|QQ[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 1.520      ; 0.959      ;
; 0.850 ; Echo:inst1|BB[2]  ; Echo:inst1|QQ[2]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 1.520      ; 0.952      ;
; 0.850 ; Echo:inst1|BB[0]  ; Echo:inst1|QQ[0]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 1.520      ; 0.952      ;
; 0.854 ; Echo:inst1|BB[6]  ; Echo:inst1|QQ[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 1.520      ; 0.948      ;
; 0.855 ; Echo:inst1|BB[9]  ; Echo:inst1|QQ[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 1.520      ; 0.947      ;
; 0.856 ; Echo:inst1|BB[7]  ; Echo:inst1|QQ[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 1.520      ; 0.946      ;
; 0.857 ; Echo:inst1|BB[11] ; Echo:inst1|QQ[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 1.523      ; 0.948      ;
; 0.857 ; Echo:inst1|BB[3]  ; Echo:inst1|QQ[3]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 1.520      ; 0.945      ;
; 0.861 ; Echo:inst1|BB[14] ; Echo:inst1|QQ[14] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 1.520      ; 0.941      ;
; 0.861 ; Echo:inst1|BB[10] ; Echo:inst1|QQ[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 1.520      ; 0.941      ;
; 0.863 ; Echo:inst1|BB[12] ; Echo:inst1|QQ[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 1.523      ; 0.942      ;
; 0.869 ; Echo:inst1|BB[19] ; Echo:inst1|QQ[19] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 1.519      ; 0.932      ;
; 0.874 ; Echo:inst1|BB[8]  ; Echo:inst1|QQ[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 1.520      ; 0.928      ;
; 0.878 ; Echo:inst1|BB[1]  ; Echo:inst1|QQ[1]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 1.520      ; 0.924      ;
; 0.897 ; Echo:inst1|BB[18] ; Echo:inst1|QQ[18] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 1.519      ; 0.904      ;
; 0.899 ; Echo:inst1|BB[17] ; Echo:inst1|QQ[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 1.520      ; 0.903      ;
; 0.905 ; Echo:inst1|BB[15] ; Echo:inst1|QQ[15] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 1.520      ; 0.897      ;
+-------+-------------------+-------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                 ;
+---------+-------------------+-------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node         ; To Node           ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------+-------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 998.140 ; Echo:inst1|BB[15] ; Echo:inst1|BB[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.811      ;
; 998.150 ; Echo:inst1|BB[1]  ; Echo:inst1|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.039     ; 1.798      ;
; 998.163 ; Echo:inst1|BB[12] ; Echo:inst1|BB[15] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.033     ; 1.791      ;
; 998.168 ; Echo:inst1|BB[1]  ; Echo:inst1|BB[15] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.783      ;
; 998.185 ; Echo:inst1|BB[12] ; Echo:inst1|BB[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.033     ; 1.769      ;
; 998.186 ; Echo:inst1|BB[10] ; Echo:inst1|BB[15] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.765      ;
; 998.190 ; Echo:inst1|BB[1]  ; Echo:inst1|BB[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.761      ;
; 998.194 ; Echo:inst1|BB[2]  ; Echo:inst1|BB[15] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.757      ;
; 998.199 ; Echo:inst1|BB[10] ; Echo:inst1|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.039     ; 1.749      ;
; 998.207 ; Echo:inst1|BB[2]  ; Echo:inst1|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.039     ; 1.741      ;
; 998.208 ; Echo:inst1|BB[10] ; Echo:inst1|BB[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.743      ;
; 998.216 ; Echo:inst1|BB[15] ; Echo:inst1|BB[16] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.735      ;
; 998.216 ; Echo:inst1|BB[2]  ; Echo:inst1|BB[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.735      ;
; 998.220 ; Echo:inst1|BB[1]  ; Echo:inst1|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.039     ; 1.728      ;
; 998.220 ; Echo:inst1|BB[0]  ; Echo:inst1|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.039     ; 1.728      ;
; 998.231 ; Echo:inst1|BB[11] ; Echo:inst1|BB[15] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.033     ; 1.723      ;
; 998.235 ; Echo:inst1|BB[1]  ; Echo:inst1|BB[16] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.716      ;
; 998.238 ; Echo:inst1|BB[10] ; Echo:inst1|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.039     ; 1.710      ;
; 998.241 ; Echo:inst1|BB[0]  ; Echo:inst1|BB[15] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.710      ;
; 998.244 ; Echo:inst1|BB[11] ; Echo:inst1|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.707      ;
; 998.246 ; Echo:inst1|BB[2]  ; Echo:inst1|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.039     ; 1.702      ;
; 998.253 ; Echo:inst1|BB[11] ; Echo:inst1|BB[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.033     ; 1.701      ;
; 998.261 ; Echo:inst1|BB[12] ; Echo:inst1|BB[16] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.033     ; 1.693      ;
; 998.262 ; Echo:inst1|BB[4]  ; Echo:inst1|BB[15] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.689      ;
; 998.263 ; Echo:inst1|BB[0]  ; Echo:inst1|BB[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.688      ;
; 998.274 ; Echo:inst1|BB[1]  ; Echo:inst1|BB[14] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.677      ;
; 998.275 ; Echo:inst1|BB[4]  ; Echo:inst1|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.039     ; 1.673      ;
; 998.284 ; Echo:inst1|BB[4]  ; Echo:inst1|BB[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.667      ;
; 998.284 ; Echo:inst1|BB[10] ; Echo:inst1|BB[16] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.667      ;
; 998.286 ; Echo:inst1|BB[15] ; Echo:inst1|BB[15] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.665      ;
; 998.289 ; Echo:inst1|BB[3]  ; Echo:inst1|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.039     ; 1.659      ;
; 998.292 ; Echo:inst1|BB[2]  ; Echo:inst1|BB[16] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.659      ;
; 998.293 ; Echo:inst1|BB[0]  ; Echo:inst1|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.039     ; 1.655      ;
; 998.300 ; Echo:inst1|BB[12] ; Echo:inst1|BB[14] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.033     ; 1.654      ;
; 998.305 ; Echo:inst1|BB[13] ; Echo:inst1|BB[15] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.646      ;
; 998.305 ; Echo:inst1|BB[0]  ; Echo:inst1|BB[16] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.646      ;
; 998.310 ; Echo:inst1|BB[3]  ; Echo:inst1|BB[15] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.641      ;
; 998.314 ; Echo:inst1|BB[4]  ; Echo:inst1|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.039     ; 1.634      ;
; 998.317 ; Echo:inst1|BB[12] ; Echo:inst1|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.033     ; 1.637      ;
; 998.322 ; Echo:inst1|BB[1]  ; Echo:inst1|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.629      ;
; 998.323 ; Echo:inst1|BB[10] ; Echo:inst1|BB[14] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.628      ;
; 998.327 ; Echo:inst1|BB[15] ; Echo:inst1|BB[19] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.035     ; 1.625      ;
; 998.327 ; Echo:inst1|BB[13] ; Echo:inst1|BB[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.624      ;
; 998.329 ; Echo:inst1|BB[11] ; Echo:inst1|BB[16] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.033     ; 1.625      ;
; 998.330 ; Echo:inst1|BB[6]  ; Echo:inst1|BB[15] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.621      ;
; 998.331 ; Echo:inst1|BB[2]  ; Echo:inst1|BB[14] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.620      ;
; 998.332 ; Echo:inst1|BB[3]  ; Echo:inst1|BB[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.619      ;
; 998.333 ; Echo:inst1|BB[14] ; Echo:inst1|BB[15] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.618      ;
; 998.340 ; Echo:inst1|BB[10] ; Echo:inst1|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.611      ;
; 998.343 ; Echo:inst1|BB[6]  ; Echo:inst1|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.039     ; 1.605      ;
; 998.344 ; Echo:inst1|BB[0]  ; Echo:inst1|BB[14] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.607      ;
; 998.348 ; Echo:inst1|BB[2]  ; Echo:inst1|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.603      ;
; 998.352 ; Echo:inst1|BB[6]  ; Echo:inst1|BB[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.599      ;
; 998.355 ; Echo:inst1|BB[14] ; Echo:inst1|BB[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.596      ;
; 998.357 ; Echo:inst1|BB[5]  ; Echo:inst1|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.039     ; 1.591      ;
; 998.360 ; Echo:inst1|BB[4]  ; Echo:inst1|BB[16] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.591      ;
; 998.362 ; Echo:inst1|BB[3]  ; Echo:inst1|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.039     ; 1.586      ;
; 998.368 ; Echo:inst1|BB[11] ; Echo:inst1|BB[14] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.033     ; 1.586      ;
; 998.372 ; Echo:inst1|BB[12] ; Echo:inst1|BB[19] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.032     ; 1.583      ;
; 998.374 ; Echo:inst1|BB[3]  ; Echo:inst1|BB[16] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.577      ;
; 998.377 ; Echo:inst1|BB[1]  ; Echo:inst1|BB[19] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.035     ; 1.575      ;
; 998.379 ; Echo:inst1|BB[5]  ; Echo:inst1|BB[15] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.572      ;
; 998.382 ; Echo:inst1|BB[6]  ; Echo:inst1|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.039     ; 1.566      ;
; 998.385 ; Echo:inst1|BB[11] ; Echo:inst1|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.033     ; 1.569      ;
; 998.390 ; Echo:inst1|BB[15] ; Echo:inst1|BB[18] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.035     ; 1.562      ;
; 998.395 ; Echo:inst1|BB[0]  ; Echo:inst1|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.556      ;
; 998.395 ; Echo:inst1|BB[10] ; Echo:inst1|BB[19] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.035     ; 1.557      ;
; 998.396 ; Echo:inst1|BB[13] ; Echo:inst1|BB[16] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.555      ;
; 998.398 ; Echo:inst1|BB[8]  ; Echo:inst1|BB[15] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.553      ;
; 998.399 ; Echo:inst1|BB[4]  ; Echo:inst1|BB[14] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.552      ;
; 998.401 ; Echo:inst1|BB[5]  ; Echo:inst1|BB[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.550      ;
; 998.403 ; Echo:inst1|BB[2]  ; Echo:inst1|BB[19] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.035     ; 1.549      ;
; 998.409 ; Echo:inst1|BB[1]  ; Echo:inst1|BB[18] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.035     ; 1.543      ;
; 998.411 ; Echo:inst1|BB[8]  ; Echo:inst1|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.039     ; 1.537      ;
; 998.413 ; Echo:inst1|BB[3]  ; Echo:inst1|BB[14] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.538      ;
; 998.416 ; Echo:inst1|BB[4]  ; Echo:inst1|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.535      ;
; 998.420 ; Echo:inst1|BB[8]  ; Echo:inst1|BB[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.531      ;
; 998.425 ; Echo:inst1|BB[7]  ; Echo:inst1|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.039     ; 1.523      ;
; 998.427 ; Echo:inst1|BB[12] ; Echo:inst1|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.524      ;
; 998.428 ; Echo:inst1|BB[6]  ; Echo:inst1|BB[16] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.523      ;
; 998.431 ; Echo:inst1|BB[5]  ; Echo:inst1|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.039     ; 1.517      ;
; 998.431 ; Echo:inst1|BB[14] ; Echo:inst1|BB[16] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.520      ;
; 998.434 ; Echo:inst1|BB[16] ; Echo:inst1|BB[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.517      ;
; 998.435 ; Echo:inst1|BB[13] ; Echo:inst1|BB[14] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.516      ;
; 998.435 ; Echo:inst1|BB[12] ; Echo:inst1|BB[18] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.032     ; 1.520      ;
; 998.440 ; Echo:inst1|BB[11] ; Echo:inst1|BB[19] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.032     ; 1.515      ;
; 998.442 ; Echo:inst1|BB[5]  ; Echo:inst1|BB[16] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.509      ;
; 998.447 ; Echo:inst1|BB[7]  ; Echo:inst1|BB[15] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.504      ;
; 998.450 ; Echo:inst1|BB[8]  ; Echo:inst1|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.039     ; 1.498      ;
; 998.450 ; Echo:inst1|BB[0]  ; Echo:inst1|BB[19] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.035     ; 1.502      ;
; 998.451 ; Echo:inst1|BB[11] ; Echo:inst1|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.500      ;
; 998.458 ; Echo:inst1|BB[10] ; Echo:inst1|BB[18] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.035     ; 1.494      ;
; 998.464 ; Echo:inst1|BB[3]  ; Echo:inst1|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.487      ;
; 998.466 ; Echo:inst1|BB[2]  ; Echo:inst1|BB[18] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.035     ; 1.486      ;
; 998.467 ; Echo:inst1|BB[6]  ; Echo:inst1|BB[14] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.484      ;
; 998.469 ; Echo:inst1|BB[7]  ; Echo:inst1|BB[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.482      ;
; 998.471 ; Echo:inst1|BB[4]  ; Echo:inst1|BB[19] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.035     ; 1.481      ;
; 998.479 ; Echo:inst1|BB[0]  ; Echo:inst1|BB[18] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.035     ; 1.473      ;
; 998.481 ; Echo:inst1|BB[5]  ; Echo:inst1|BB[14] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.470      ;
; 998.484 ; Echo:inst1|BB[6]  ; Echo:inst1|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.467      ;
+---------+-------------------+-------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                         ;
+-----------+--------------------------+----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                ; To Node                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-----------+--------------------------+----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 39999.383 ; shumaguan4:inst3|flag[0] ; shumaguan4:inst3|flag[1]         ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 40000.000    ; -0.036     ; 0.568      ;
; 39999.391 ; shumaguan4:inst3|flag[1] ; shumaguan4:inst3|segcs_SIFNAL[0] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 40000.000    ; -0.036     ; 0.560      ;
; 39999.476 ; shumaguan4:inst3|flag[0] ; shumaguan4:inst3|segcs_SIFNAL[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 40000.000    ; -0.036     ; 0.475      ;
; 39999.477 ; shumaguan4:inst3|flag[0] ; shumaguan4:inst3|segcs_SIFNAL[0] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 40000.000    ; -0.036     ; 0.474      ;
; 39999.504 ; shumaguan4:inst3|flag[0] ; shumaguan4:inst3|segcs_SIFNAL[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 40000.000    ; -0.036     ; 0.447      ;
; 39999.506 ; shumaguan4:inst3|flag[0] ; shumaguan4:inst3|segcs_SIFNAL[3] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 40000.000    ; -0.036     ; 0.445      ;
; 39999.561 ; shumaguan4:inst3|flag[1] ; shumaguan4:inst3|segcs_SIFNAL[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 40000.000    ; -0.036     ; 0.390      ;
; 39999.564 ; shumaguan4:inst3|flag[1] ; shumaguan4:inst3|segcs_SIFNAL[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 40000.000    ; -0.036     ; 0.387      ;
; 39999.566 ; shumaguan4:inst3|flag[1] ; shumaguan4:inst3|segcs_SIFNAL[3] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 40000.000    ; -0.036     ; 0.385      ;
; 39999.592 ; shumaguan4:inst3|flag[0] ; shumaguan4:inst3|flag[0]         ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 40000.000    ; -0.036     ; 0.359      ;
; 39999.592 ; shumaguan4:inst3|flag[1] ; shumaguan4:inst3|flag[1]         ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 40000.000    ; -0.036     ; 0.359      ;
+-----------+--------------------------+----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                 ;
+------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack      ; From Node                                                                                       ; To Node                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 399997.235 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.716      ;
; 399997.235 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.716      ;
; 399997.235 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.716      ;
; 399997.235 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.716      ;
; 399997.235 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.716      ;
; 399997.235 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.716      ;
; 399997.235 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.716      ;
; 399997.235 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.716      ;
; 399997.235 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.716      ;
; 399997.235 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.716      ;
; 399997.235 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.716      ;
; 399997.235 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.716      ;
; 399997.278 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.673      ;
; 399997.278 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.673      ;
; 399997.278 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.673      ;
; 399997.278 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.673      ;
; 399997.278 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.673      ;
; 399997.278 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.673      ;
; 399997.278 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.673      ;
; 399997.278 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.673      ;
; 399997.278 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.673      ;
; 399997.278 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.673      ;
; 399997.278 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.673      ;
; 399997.278 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.673      ;
; 399997.289 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.662      ;
; 399997.289 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.662      ;
; 399997.289 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.662      ;
; 399997.289 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.662      ;
; 399997.289 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.662      ;
; 399997.289 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.662      ;
; 399997.289 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.662      ;
; 399997.289 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.662      ;
; 399997.289 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.662      ;
; 399997.289 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.662      ;
; 399997.289 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.662      ;
; 399997.289 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.662      ;
; 399997.298 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.653      ;
; 399997.298 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.653      ;
; 399997.298 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.653      ;
; 399997.298 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.653      ;
; 399997.298 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.653      ;
; 399997.298 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.653      ;
; 399997.298 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.653      ;
; 399997.298 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.653      ;
; 399997.298 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.653      ;
; 399997.298 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.653      ;
; 399997.298 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.653      ;
; 399997.298 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.653      ;
; 399997.347 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.604      ;
; 399997.347 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.604      ;
; 399997.347 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.604      ;
; 399997.347 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.604      ;
; 399997.347 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.604      ;
; 399997.347 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.604      ;
; 399997.347 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.604      ;
; 399997.347 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.604      ;
; 399997.347 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.604      ;
; 399997.347 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.604      ;
; 399997.347 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.604      ;
; 399997.347 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.604      ;
; 399997.414 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.537      ;
; 399997.414 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.537      ;
; 399997.414 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.537      ;
; 399997.414 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.537      ;
; 399997.414 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.537      ;
; 399997.414 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.537      ;
; 399997.414 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.537      ;
; 399997.414 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.537      ;
; 399997.414 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.537      ;
; 399997.414 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.537      ;
; 399997.414 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.537      ;
; 399997.414 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.537      ;
; 399997.439 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.512      ;
; 399997.439 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.512      ;
; 399997.439 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.512      ;
; 399997.439 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.512      ;
; 399997.439 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.512      ;
; 399997.439 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.512      ;
; 399997.439 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.512      ;
; 399997.439 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.512      ;
; 399997.439 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.512      ;
; 399997.439 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.512      ;
; 399997.439 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.512      ;
; 399997.439 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.512      ;
; 399997.477 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.473      ;
; 399997.477 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.473      ;
; 399997.477 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.473      ;
; 399997.477 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.473      ;
; 399997.477 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.473      ;
; 399997.477 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.473      ;
; 399997.477 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.473      ;
; 399997.477 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.473      ;
; 399997.477 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.473      ;
; 399997.477 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.473      ;
; 399997.477 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.473      ;
; 399997.477 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.473      ;
; 399997.484 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.467      ;
; 399997.484 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.467      ;
; 399997.484 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.467      ;
; 399997.484 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.036     ; 2.467      ;
+------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Echo_snl'                                                                                                                    ;
+--------+-------------------+-------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node           ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+-------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -0.478 ; Echo:inst1|BB[15] ; Echo:inst1|QQ[15] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 1.794      ; 0.783      ;
; -0.473 ; Echo:inst1|BB[17] ; Echo:inst1|QQ[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 1.794      ; 0.788      ;
; -0.470 ; Echo:inst1|BB[18] ; Echo:inst1|QQ[18] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 1.793      ; 0.790      ;
; -0.456 ; Echo:inst1|BB[1]  ; Echo:inst1|QQ[1]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 1.794      ; 0.805      ;
; -0.453 ; Echo:inst1|BB[8]  ; Echo:inst1|QQ[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 1.794      ; 0.808      ;
; -0.450 ; Echo:inst1|BB[19] ; Echo:inst1|QQ[19] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 1.793      ; 0.810      ;
; -0.450 ; Echo:inst1|BB[14] ; Echo:inst1|QQ[14] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 1.794      ; 0.811      ;
; -0.445 ; Echo:inst1|BB[12] ; Echo:inst1|QQ[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 1.797      ; 0.819      ;
; -0.443 ; Echo:inst1|BB[10] ; Echo:inst1|QQ[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 1.794      ; 0.818      ;
; -0.441 ; Echo:inst1|BB[3]  ; Echo:inst1|QQ[3]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 1.794      ; 0.820      ;
; -0.439 ; Echo:inst1|BB[9]  ; Echo:inst1|QQ[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 1.794      ; 0.822      ;
; -0.438 ; Echo:inst1|BB[11] ; Echo:inst1|QQ[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 1.797      ; 0.826      ;
; -0.438 ; Echo:inst1|BB[7]  ; Echo:inst1|QQ[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 1.794      ; 0.823      ;
; -0.438 ; Echo:inst1|BB[6]  ; Echo:inst1|QQ[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 1.794      ; 0.823      ;
; -0.438 ; Echo:inst1|BB[2]  ; Echo:inst1|QQ[2]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 1.794      ; 0.823      ;
; -0.433 ; Echo:inst1|BB[0]  ; Echo:inst1|QQ[0]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 1.794      ; 0.828      ;
; -0.432 ; Echo:inst1|BB[13] ; Echo:inst1|QQ[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 1.794      ; 0.829      ;
; -0.429 ; Echo:inst1|BB[16] ; Echo:inst1|QQ[16] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 1.794      ; 0.832      ;
; -0.423 ; Echo:inst1|BB[5]  ; Echo:inst1|QQ[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 1.794      ; 0.838      ;
; -0.410 ; Echo:inst1|BB[4]  ; Echo:inst1|QQ[4]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 1.794      ; 0.851      ;
+--------+-------------------+-------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                      ;
+-------+--------------------------+----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.187 ; shumaguan4:inst3|flag[1] ; shumaguan4:inst3|flag[1]         ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; shumaguan4:inst3|flag[0] ; shumaguan4:inst3|flag[0]         ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.205 ; shumaguan4:inst3|flag[1] ; shumaguan4:inst3|segcs_SIFNAL[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.325      ;
; 0.210 ; shumaguan4:inst3|flag[1] ; shumaguan4:inst3|segcs_SIFNAL[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.330      ;
; 0.210 ; shumaguan4:inst3|flag[1] ; shumaguan4:inst3|segcs_SIFNAL[3] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.330      ;
; 0.269 ; shumaguan4:inst3|flag[0] ; shumaguan4:inst3|segcs_SIFNAL[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.389      ;
; 0.271 ; shumaguan4:inst3|flag[0] ; shumaguan4:inst3|segcs_SIFNAL[3] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.391      ;
; 0.272 ; shumaguan4:inst3|flag[0] ; shumaguan4:inst3|segcs_SIFNAL[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.392      ;
; 0.273 ; shumaguan4:inst3|flag[0] ; shumaguan4:inst3|segcs_SIFNAL[0] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.393      ;
; 0.309 ; shumaguan4:inst3|flag[1] ; shumaguan4:inst3|segcs_SIFNAL[0] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.429      ;
; 0.314 ; shumaguan4:inst3|flag[0] ; shumaguan4:inst3|flag[1]         ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.434      ;
+-------+--------------------------+----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                ;
+-------+-------------------+-------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node           ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.194 ; Echo:inst1|BB[0]  ; Echo:inst1|BB[0]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.304 ; Echo:inst1|BB[9]  ; Echo:inst1|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; Echo:inst1|BB[8]  ; Echo:inst1|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Echo:inst1|BB[7]  ; Echo:inst1|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Echo:inst1|BB[5]  ; Echo:inst1|BB[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Echo:inst1|BB[2]  ; Echo:inst1|BB[2]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; Echo:inst1|BB[6]  ; Echo:inst1|BB[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Echo:inst1|BB[4]  ; Echo:inst1|BB[4]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; Echo:inst1|BB[3]  ; Echo:inst1|BB[3]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.312 ; Echo:inst1|BB[0]  ; Echo:inst1|BB[1]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.432      ;
; 0.379 ; Echo:inst1|BB[1]  ; Echo:inst1|BB[1]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.499      ;
; 0.454 ; Echo:inst1|BB[8]  ; Echo:inst1|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; Echo:inst1|BB[2]  ; Echo:inst1|BB[3]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; Echo:inst1|BB[6]  ; Echo:inst1|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; Echo:inst1|BB[4]  ; Echo:inst1|BB[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.575      ;
; 0.459 ; Echo:inst1|BB[19] ; Echo:inst1|BB[19] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; Echo:inst1|BB[18] ; Echo:inst1|BB[18] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.579      ;
; 0.463 ; Echo:inst1|BB[7]  ; Echo:inst1|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.583      ;
; 0.463 ; Echo:inst1|BB[5]  ; Echo:inst1|BB[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.583      ;
; 0.465 ; Echo:inst1|BB[0]  ; Echo:inst1|BB[2]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; Echo:inst1|BB[3]  ; Echo:inst1|BB[4]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; Echo:inst1|BB[7]  ; Echo:inst1|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; Echo:inst1|BB[5]  ; Echo:inst1|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.586      ;
; 0.468 ; Echo:inst1|BB[0]  ; Echo:inst1|BB[3]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; Echo:inst1|BB[3]  ; Echo:inst1|BB[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.588      ;
; 0.517 ; Echo:inst1|BB[2]  ; Echo:inst1|BB[4]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.637      ;
; 0.518 ; Echo:inst1|BB[6]  ; Echo:inst1|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; Echo:inst1|BB[4]  ; Echo:inst1|BB[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.638      ;
; 0.520 ; Echo:inst1|BB[2]  ; Echo:inst1|BB[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.640      ;
; 0.521 ; Echo:inst1|BB[6]  ; Echo:inst1|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; Echo:inst1|BB[4]  ; Echo:inst1|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.641      ;
; 0.529 ; Echo:inst1|BB[5]  ; Echo:inst1|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.649      ;
; 0.531 ; Echo:inst1|BB[1]  ; Echo:inst1|BB[2]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.651      ;
; 0.531 ; Echo:inst1|BB[0]  ; Echo:inst1|BB[4]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.651      ;
; 0.531 ; Echo:inst1|BB[3]  ; Echo:inst1|BB[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.651      ;
; 0.532 ; Echo:inst1|BB[5]  ; Echo:inst1|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.652      ;
; 0.534 ; Echo:inst1|BB[1]  ; Echo:inst1|BB[3]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.654      ;
; 0.534 ; Echo:inst1|BB[0]  ; Echo:inst1|BB[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.654      ;
; 0.534 ; Echo:inst1|BB[3]  ; Echo:inst1|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.654      ;
; 0.583 ; Echo:inst1|BB[2]  ; Echo:inst1|BB[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.703      ;
; 0.584 ; Echo:inst1|BB[4]  ; Echo:inst1|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.704      ;
; 0.586 ; Echo:inst1|BB[2]  ; Echo:inst1|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.706      ;
; 0.587 ; Echo:inst1|BB[4]  ; Echo:inst1|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.707      ;
; 0.597 ; Echo:inst1|BB[1]  ; Echo:inst1|BB[4]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.717      ;
; 0.597 ; Echo:inst1|BB[0]  ; Echo:inst1|BB[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.717      ;
; 0.597 ; Echo:inst1|BB[3]  ; Echo:inst1|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.717      ;
; 0.600 ; Echo:inst1|BB[1]  ; Echo:inst1|BB[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.720      ;
; 0.600 ; Echo:inst1|BB[0]  ; Echo:inst1|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.720      ;
; 0.600 ; Echo:inst1|BB[3]  ; Echo:inst1|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.720      ;
; 0.608 ; Echo:inst1|BB[18] ; Echo:inst1|BB[19] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.728      ;
; 0.649 ; Echo:inst1|BB[2]  ; Echo:inst1|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.769      ;
; 0.652 ; Echo:inst1|BB[2]  ; Echo:inst1|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.772      ;
; 0.663 ; Echo:inst1|BB[1]  ; Echo:inst1|BB[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.783      ;
; 0.663 ; Echo:inst1|BB[0]  ; Echo:inst1|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.783      ;
; 0.666 ; Echo:inst1|BB[1]  ; Echo:inst1|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.786      ;
; 0.666 ; Echo:inst1|BB[0]  ; Echo:inst1|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.786      ;
; 0.689 ; Echo:inst1|BB[9]  ; Echo:inst1|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.809      ;
; 0.729 ; Echo:inst1|BB[1]  ; Echo:inst1|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.849      ;
; 0.732 ; Echo:inst1|BB[1]  ; Echo:inst1|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.852      ;
; 0.744 ; Echo:inst1|BB[8]  ; Echo:inst1|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.864      ;
; 0.756 ; Echo:inst1|BB[7]  ; Echo:inst1|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.876      ;
; 0.774 ; Echo:inst1|BB[10] ; Echo:inst1|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.894      ;
; 0.811 ; Echo:inst1|BB[6]  ; Echo:inst1|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.931      ;
; 0.822 ; Echo:inst1|BB[5]  ; Echo:inst1|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.942      ;
; 0.842 ; Echo:inst1|BB[17] ; Echo:inst1|BB[18] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.963      ;
; 0.845 ; Echo:inst1|BB[17] ; Echo:inst1|BB[19] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.966      ;
; 0.877 ; Echo:inst1|BB[4]  ; Echo:inst1|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.997      ;
; 0.877 ; Echo:inst1|BB[9]  ; Echo:inst1|BB[18] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.998      ;
; 0.880 ; Echo:inst1|BB[9]  ; Echo:inst1|BB[19] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.001      ;
; 0.887 ; Echo:inst1|BB[16] ; Echo:inst1|BB[16] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.007      ;
; 0.890 ; Echo:inst1|BB[3]  ; Echo:inst1|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.010      ;
; 0.894 ; Echo:inst1|BB[16] ; Echo:inst1|BB[18] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.015      ;
; 0.896 ; Echo:inst1|BB[17] ; Echo:inst1|BB[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.016      ;
; 0.897 ; Echo:inst1|BB[16] ; Echo:inst1|BB[19] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.018      ;
; 0.898 ; Echo:inst1|BB[9]  ; Echo:inst1|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.018      ;
; 0.901 ; Echo:inst1|BB[14] ; Echo:inst1|BB[14] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.021      ;
; 0.932 ; Echo:inst1|BB[8]  ; Echo:inst1|BB[18] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.053      ;
; 0.935 ; Echo:inst1|BB[8]  ; Echo:inst1|BB[19] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.056      ;
; 0.942 ; Echo:inst1|BB[2]  ; Echo:inst1|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.062      ;
; 0.944 ; Echo:inst1|BB[7]  ; Echo:inst1|BB[18] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.065      ;
; 0.947 ; Echo:inst1|BB[7]  ; Echo:inst1|BB[19] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.068      ;
; 0.953 ; Echo:inst1|BB[8]  ; Echo:inst1|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.073      ;
; 0.955 ; Echo:inst1|BB[14] ; Echo:inst1|BB[18] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.076      ;
; 0.956 ; Echo:inst1|BB[0]  ; Echo:inst1|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.076      ;
; 0.958 ; Echo:inst1|BB[14] ; Echo:inst1|BB[19] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.079      ;
; 0.965 ; Echo:inst1|BB[7]  ; Echo:inst1|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.085      ;
; 0.969 ; Echo:inst1|BB[9]  ; Echo:inst1|BB[14] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.089      ;
; 0.979 ; Echo:inst1|BB[13] ; Echo:inst1|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.099      ;
; 0.999 ; Echo:inst1|BB[6]  ; Echo:inst1|BB[18] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.120      ;
; 1.002 ; Echo:inst1|BB[6]  ; Echo:inst1|BB[19] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.123      ;
; 1.003 ; Echo:inst1|BB[9]  ; Echo:inst1|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.120      ;
; 1.010 ; Echo:inst1|BB[5]  ; Echo:inst1|BB[18] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.131      ;
; 1.013 ; Echo:inst1|BB[5]  ; Echo:inst1|BB[19] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.134      ;
; 1.016 ; Echo:inst1|BB[9]  ; Echo:inst1|BB[16] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.136      ;
; 1.020 ; Echo:inst1|BB[6]  ; Echo:inst1|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.140      ;
; 1.022 ; Echo:inst1|BB[1]  ; Echo:inst1|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.142      ;
; 1.024 ; Echo:inst1|BB[8]  ; Echo:inst1|BB[14] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.144      ;
; 1.026 ; Echo:inst1|BB[9]  ; Echo:inst1|BB[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.146      ;
; 1.031 ; Echo:inst1|BB[5]  ; Echo:inst1|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.151      ;
; 1.036 ; Echo:inst1|BB[7]  ; Echo:inst1|BB[14] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.156      ;
+-------+-------------------+-------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.294 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.296 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.303 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.310 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.363 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.484      ;
; 0.442 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.564      ;
; 0.444 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.565      ;
; 0.444 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.565      ;
; 0.444 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.565      ;
; 0.445 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.566      ;
; 0.445 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.566      ;
; 0.445 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.566      ;
; 0.446 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.567      ;
; 0.453 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.456 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.578      ;
; 0.457 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.579      ;
; 0.458 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.579      ;
; 0.458 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.579      ;
; 0.458 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.579      ;
; 0.458 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.579      ;
; 0.459 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.580      ;
; 0.459 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.580      ;
; 0.460 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.581      ;
; 0.463 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.466 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.505 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.627      ;
; 0.507 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.628      ;
; 0.507 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.628      ;
; 0.507 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.628      ;
; 0.508 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.629      ;
; 0.508 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.629      ;
; 0.508 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.629      ;
; 0.508 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.630      ;
; 0.509 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.630      ;
; 0.509 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.631      ;
; 0.509 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.630      ;
; 0.510 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.631      ;
; 0.510 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.631      ;
; 0.511 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.632      ;
; 0.511 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.632      ;
; 0.511 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.632      ;
; 0.512 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.633      ;
; 0.512 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.633      ;
; 0.512 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.633      ;
; 0.516 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.637      ;
; 0.519 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.641      ;
; 0.520 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.641      ;
; 0.521 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.642      ;
; 0.521 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.642      ;
; 0.521 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.642      ;
; 0.521 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.642      ;
; 0.521 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.642      ;
; 0.522 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.643      ;
; 0.522 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.643      ;
; 0.522 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.644      ;
; 0.523 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.644      ;
; 0.523 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.645      ;
; 0.523 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.644      ;
; 0.524 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.645      ;
; 0.524 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.645      ;
; 0.524 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.645      ;
; 0.524 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.645      ;
; 0.525 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.646      ;
; 0.525 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.646      ;
; 0.526 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.647      ;
; 0.529 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.650      ;
; 0.571 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.693      ;
; 0.572 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.694      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                 ;
+--------+-----------+-------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node           ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; -1.551 ; Echo_snl  ; Echo:inst1|BB[0]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.151     ; 1.817      ;
; -1.551 ; Echo_snl  ; Echo:inst1|BB[1]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.151     ; 1.817      ;
; -1.551 ; Echo_snl  ; Echo:inst1|BB[2]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.151     ; 1.817      ;
; -1.551 ; Echo_snl  ; Echo:inst1|BB[3]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.151     ; 1.817      ;
; -1.551 ; Echo_snl  ; Echo:inst1|BB[4]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.151     ; 1.817      ;
; -1.551 ; Echo_snl  ; Echo:inst1|BB[5]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.151     ; 1.817      ;
; -1.551 ; Echo_snl  ; Echo:inst1|BB[6]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.151     ; 1.817      ;
; -1.551 ; Echo_snl  ; Echo:inst1|BB[7]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.151     ; 1.817      ;
; -1.551 ; Echo_snl  ; Echo:inst1|BB[8]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.151     ; 1.817      ;
; -1.551 ; Echo_snl  ; Echo:inst1|BB[9]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.151     ; 1.817      ;
; -1.551 ; Echo_snl  ; Echo:inst1|BB[10] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.151     ; 1.817      ;
; -1.551 ; Echo_snl  ; Echo:inst1|BB[13] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.151     ; 1.817      ;
; -1.551 ; Echo_snl  ; Echo:inst1|BB[14] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.151     ; 1.817      ;
; -1.551 ; Echo_snl  ; Echo:inst1|BB[15] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.151     ; 1.817      ;
; -1.551 ; Echo_snl  ; Echo:inst1|BB[16] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.151     ; 1.817      ;
; -1.551 ; Echo_snl  ; Echo:inst1|BB[17] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.151     ; 1.817      ;
; -1.550 ; Echo_snl  ; Echo:inst1|BB[11] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.154     ; 1.813      ;
; -1.550 ; Echo_snl  ; Echo:inst1|BB[12] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.154     ; 1.813      ;
; -1.550 ; Echo_snl  ; Echo:inst1|BB[18] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.150     ; 1.817      ;
; -1.550 ; Echo_snl  ; Echo:inst1|BB[19] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.150     ; 1.817      ;
; -0.657 ; Echo_snl  ; Echo:inst1|BB[0]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.151     ; 1.423      ;
; -0.657 ; Echo_snl  ; Echo:inst1|BB[1]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.151     ; 1.423      ;
; -0.657 ; Echo_snl  ; Echo:inst1|BB[2]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.151     ; 1.423      ;
; -0.657 ; Echo_snl  ; Echo:inst1|BB[3]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.151     ; 1.423      ;
; -0.657 ; Echo_snl  ; Echo:inst1|BB[4]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.151     ; 1.423      ;
; -0.657 ; Echo_snl  ; Echo:inst1|BB[5]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.151     ; 1.423      ;
; -0.657 ; Echo_snl  ; Echo:inst1|BB[6]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.151     ; 1.423      ;
; -0.657 ; Echo_snl  ; Echo:inst1|BB[7]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.151     ; 1.423      ;
; -0.657 ; Echo_snl  ; Echo:inst1|BB[8]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.151     ; 1.423      ;
; -0.657 ; Echo_snl  ; Echo:inst1|BB[9]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.151     ; 1.423      ;
; -0.657 ; Echo_snl  ; Echo:inst1|BB[10] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.151     ; 1.423      ;
; -0.657 ; Echo_snl  ; Echo:inst1|BB[11] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.154     ; 1.420      ;
; -0.657 ; Echo_snl  ; Echo:inst1|BB[12] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.154     ; 1.420      ;
; -0.657 ; Echo_snl  ; Echo:inst1|BB[13] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.151     ; 1.423      ;
; -0.657 ; Echo_snl  ; Echo:inst1|BB[14] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.151     ; 1.423      ;
; -0.657 ; Echo_snl  ; Echo:inst1|BB[15] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.151     ; 1.423      ;
; -0.657 ; Echo_snl  ; Echo:inst1|BB[16] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.151     ; 1.423      ;
; -0.657 ; Echo_snl  ; Echo:inst1|BB[17] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.151     ; 1.423      ;
; -0.657 ; Echo_snl  ; Echo:inst1|BB[18] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.150     ; 1.424      ;
; -0.657 ; Echo_snl  ; Echo:inst1|BB[19] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.150     ; 1.424      ;
+--------+-----------+-------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                 ;
+-------+-----------+-------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node           ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; 1.099 ; Echo_snl  ; Echo:inst1|BB[0]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.347      ;
; 1.099 ; Echo_snl  ; Echo:inst1|BB[1]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.347      ;
; 1.099 ; Echo_snl  ; Echo:inst1|BB[2]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.347      ;
; 1.099 ; Echo_snl  ; Echo:inst1|BB[3]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.347      ;
; 1.099 ; Echo_snl  ; Echo:inst1|BB[4]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.347      ;
; 1.099 ; Echo_snl  ; Echo:inst1|BB[5]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.347      ;
; 1.099 ; Echo_snl  ; Echo:inst1|BB[6]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.347      ;
; 1.099 ; Echo_snl  ; Echo:inst1|BB[7]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.347      ;
; 1.099 ; Echo_snl  ; Echo:inst1|BB[8]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.347      ;
; 1.099 ; Echo_snl  ; Echo:inst1|BB[9]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.347      ;
; 1.099 ; Echo_snl  ; Echo:inst1|BB[10] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.347      ;
; 1.099 ; Echo_snl  ; Echo:inst1|BB[11] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.344      ;
; 1.099 ; Echo_snl  ; Echo:inst1|BB[12] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.344      ;
; 1.099 ; Echo_snl  ; Echo:inst1|BB[13] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.347      ;
; 1.099 ; Echo_snl  ; Echo:inst1|BB[14] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.347      ;
; 1.099 ; Echo_snl  ; Echo:inst1|BB[15] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.347      ;
; 1.099 ; Echo_snl  ; Echo:inst1|BB[16] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.347      ;
; 1.099 ; Echo_snl  ; Echo:inst1|BB[17] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.347      ;
; 1.099 ; Echo_snl  ; Echo:inst1|BB[18] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.348      ;
; 1.099 ; Echo_snl  ; Echo:inst1|BB[19] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.348      ;
; 1.997 ; Echo_snl  ; Echo:inst1|BB[11] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.051      ; 1.742      ;
; 1.997 ; Echo_snl  ; Echo:inst1|BB[12] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.051      ; 1.742      ;
; 1.997 ; Echo_snl  ; Echo:inst1|BB[18] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.055      ; 1.746      ;
; 1.997 ; Echo_snl  ; Echo:inst1|BB[19] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.055      ; 1.746      ;
; 1.998 ; Echo_snl  ; Echo:inst1|BB[0]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.054      ; 1.746      ;
; 1.998 ; Echo_snl  ; Echo:inst1|BB[1]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.054      ; 1.746      ;
; 1.998 ; Echo_snl  ; Echo:inst1|BB[2]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.054      ; 1.746      ;
; 1.998 ; Echo_snl  ; Echo:inst1|BB[3]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.054      ; 1.746      ;
; 1.998 ; Echo_snl  ; Echo:inst1|BB[4]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.054      ; 1.746      ;
; 1.998 ; Echo_snl  ; Echo:inst1|BB[5]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.054      ; 1.746      ;
; 1.998 ; Echo_snl  ; Echo:inst1|BB[6]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.054      ; 1.746      ;
; 1.998 ; Echo_snl  ; Echo:inst1|BB[7]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.054      ; 1.746      ;
; 1.998 ; Echo_snl  ; Echo:inst1|BB[8]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.054      ; 1.746      ;
; 1.998 ; Echo_snl  ; Echo:inst1|BB[9]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.054      ; 1.746      ;
; 1.998 ; Echo_snl  ; Echo:inst1|BB[10] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.054      ; 1.746      ;
; 1.998 ; Echo_snl  ; Echo:inst1|BB[13] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.054      ; 1.746      ;
; 1.998 ; Echo_snl  ; Echo:inst1|BB[14] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.054      ; 1.746      ;
; 1.998 ; Echo_snl  ; Echo:inst1|BB[15] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.054      ; 1.746      ;
; 1.998 ; Echo_snl  ; Echo:inst1|BB[16] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.054      ; 1.746      ;
; 1.998 ; Echo_snl  ; Echo:inst1|BB[17] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.054      ; 1.746      ;
+-------+-----------+-------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Echo_snl'                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; Echo_snl ; Rise       ; Echo_snl                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst1|QQ[0]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst1|QQ[10]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst1|QQ[11]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst1|QQ[12]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst1|QQ[13]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst1|QQ[14]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst1|QQ[15]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst1|QQ[16]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst1|QQ[17]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst1|QQ[18]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst1|QQ[19]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst1|QQ[1]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst1|QQ[2]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst1|QQ[3]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst1|QQ[4]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst1|QQ[5]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst1|QQ[6]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst1|QQ[7]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst1|QQ[8]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst1|QQ[9]                         ;
; -0.055 ; 0.124        ; 0.179          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst1|QQ[0]                         ;
; -0.055 ; 0.124        ; 0.179          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst1|QQ[10]                        ;
; -0.055 ; 0.124        ; 0.179          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst1|QQ[11]                        ;
; -0.055 ; 0.124        ; 0.179          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst1|QQ[12]                        ;
; -0.055 ; 0.124        ; 0.179          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst1|QQ[13]                        ;
; -0.055 ; 0.124        ; 0.179          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst1|QQ[14]                        ;
; -0.055 ; 0.124        ; 0.179          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst1|QQ[15]                        ;
; -0.055 ; 0.124        ; 0.179          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst1|QQ[16]                        ;
; -0.055 ; 0.124        ; 0.179          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst1|QQ[17]                        ;
; -0.055 ; 0.124        ; 0.179          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst1|QQ[1]                         ;
; -0.055 ; 0.124        ; 0.179          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst1|QQ[2]                         ;
; -0.055 ; 0.124        ; 0.179          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst1|QQ[3]                         ;
; -0.055 ; 0.124        ; 0.179          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst1|QQ[4]                         ;
; -0.055 ; 0.124        ; 0.179          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst1|QQ[5]                         ;
; -0.055 ; 0.124        ; 0.179          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst1|QQ[6]                         ;
; -0.055 ; 0.124        ; 0.179          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst1|QQ[7]                         ;
; -0.055 ; 0.124        ; 0.179          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst1|QQ[8]                         ;
; -0.055 ; 0.124        ; 0.179          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst1|QQ[9]                         ;
; -0.054 ; 0.125        ; 0.179          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst1|QQ[18]                        ;
; -0.054 ; 0.125        ; 0.179          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst1|QQ[19]                        ;
; 0.112  ; 0.112        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; inst3|Mult0|auto_generated|mac_mult1|clk ;
; 0.113  ; 0.113        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; inst3|Mult0|auto_generated|mac_mult3|clk ;
; 0.121  ; 0.121        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; Echo_snl~inputclkctrl|inclk[0]           ;
; 0.121  ; 0.121        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; Echo_snl~input|o                         ;
; 0.136  ; 0.136        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; Echo_snl~inputclkctrl|outclk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; Echo_snl~input|i                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; Echo_snl~input|i                         ;
; 0.683  ; 0.862        ; 0.179          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst1|QQ[18]                        ;
; 0.683  ; 0.862        ; 0.179          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst1|QQ[19]                        ;
; 0.684  ; 0.863        ; 0.179          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst1|QQ[0]                         ;
; 0.684  ; 0.863        ; 0.179          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst1|QQ[10]                        ;
; 0.684  ; 0.863        ; 0.179          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst1|QQ[11]                        ;
; 0.684  ; 0.863        ; 0.179          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst1|QQ[12]                        ;
; 0.684  ; 0.863        ; 0.179          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst1|QQ[13]                        ;
; 0.684  ; 0.863        ; 0.179          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst1|QQ[14]                        ;
; 0.684  ; 0.863        ; 0.179          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst1|QQ[15]                        ;
; 0.684  ; 0.863        ; 0.179          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst1|QQ[16]                        ;
; 0.684  ; 0.863        ; 0.179          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst1|QQ[17]                        ;
; 0.684  ; 0.863        ; 0.179          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst1|QQ[1]                         ;
; 0.684  ; 0.863        ; 0.179          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst1|QQ[2]                         ;
; 0.684  ; 0.863        ; 0.179          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst1|QQ[3]                         ;
; 0.684  ; 0.863        ; 0.179          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst1|QQ[4]                         ;
; 0.684  ; 0.863        ; 0.179          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst1|QQ[5]                         ;
; 0.684  ; 0.863        ; 0.179          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst1|QQ[6]                         ;
; 0.684  ; 0.863        ; 0.179          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst1|QQ[7]                         ;
; 0.684  ; 0.863        ; 0.179          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst1|QQ[8]                         ;
; 0.684  ; 0.863        ; 0.179          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst1|QQ[9]                         ;
; 0.863  ; 0.863        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; Echo_snl~inputclkctrl|outclk             ;
; 0.879  ; 0.879        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; Echo_snl~inputclkctrl|inclk[0]           ;
; 0.879  ; 0.879        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; Echo_snl~input|o                         ;
; 0.887  ; 0.887        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; inst3|Mult0|auto_generated|mac_mult3|clk ;
; 0.888  ; 0.888        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; inst3|Mult0|auto_generated|mac_mult1|clk ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+
; 19.594 ; 19.594       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.594 ; 19.594       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 19.594 ; 19.594       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 19.594 ; 19.594       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 19.620 ; 19.620       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                ;
; 19.622 ; 19.622       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                ;
; 20.377 ; 20.377       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.380 ; 20.380       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                ;
; 20.404 ; 20.404       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.404 ; 20.404       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 20.404 ; 20.404       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 20.404 ; 20.404       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                        ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                        ;
+---------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                 ;
+---------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; 499.796 ; 499.980      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[0]                                                       ;
; 499.796 ; 499.980      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[10]                                                      ;
; 499.796 ; 499.980      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[13]                                                      ;
; 499.796 ; 499.980      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[14]                                                      ;
; 499.796 ; 499.980      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[15]                                                      ;
; 499.796 ; 499.980      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[16]                                                      ;
; 499.796 ; 499.980      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[17]                                                      ;
; 499.796 ; 499.980      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[1]                                                       ;
; 499.796 ; 499.980      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[2]                                                       ;
; 499.796 ; 499.980      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[3]                                                       ;
; 499.796 ; 499.980      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[4]                                                       ;
; 499.796 ; 499.980      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[5]                                                       ;
; 499.796 ; 499.980      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[6]                                                       ;
; 499.796 ; 499.980      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[7]                                                       ;
; 499.796 ; 499.980      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[8]                                                       ;
; 499.796 ; 499.980      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[9]                                                       ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[11]                                                      ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[12]                                                      ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[18]                                                      ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[19]                                                      ;
; 499.800 ; 500.016      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[11]                                                      ;
; 499.800 ; 500.016      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[12]                                                      ;
; 499.800 ; 500.016      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[18]                                                      ;
; 499.800 ; 500.016      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[19]                                                      ;
; 499.801 ; 500.017      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[0]                                                       ;
; 499.801 ; 500.017      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[10]                                                      ;
; 499.801 ; 500.017      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[13]                                                      ;
; 499.801 ; 500.017      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[14]                                                      ;
; 499.801 ; 500.017      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[15]                                                      ;
; 499.801 ; 500.017      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[16]                                                      ;
; 499.801 ; 500.017      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[17]                                                      ;
; 499.801 ; 500.017      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[1]                                                       ;
; 499.801 ; 500.017      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[2]                                                       ;
; 499.801 ; 500.017      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[3]                                                       ;
; 499.801 ; 500.017      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[4]                                                       ;
; 499.801 ; 500.017      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[5]                                                       ;
; 499.801 ; 500.017      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[6]                                                       ;
; 499.801 ; 500.017      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[7]                                                       ;
; 499.801 ; 500.017      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[8]                                                       ;
; 499.801 ; 500.017      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[9]                                                       ;
; 499.976 ; 499.976      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[0]|clk                                                        ;
; 499.976 ; 499.976      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[10]|clk                                                       ;
; 499.976 ; 499.976      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[13]|clk                                                       ;
; 499.976 ; 499.976      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[14]|clk                                                       ;
; 499.976 ; 499.976      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[15]|clk                                                       ;
; 499.976 ; 499.976      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[16]|clk                                                       ;
; 499.976 ; 499.976      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[17]|clk                                                       ;
; 499.976 ; 499.976      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[1]|clk                                                        ;
; 499.976 ; 499.976      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[2]|clk                                                        ;
; 499.976 ; 499.976      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[3]|clk                                                        ;
; 499.976 ; 499.976      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[4]|clk                                                        ;
; 499.976 ; 499.976      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[5]|clk                                                        ;
; 499.976 ; 499.976      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[6]|clk                                                        ;
; 499.976 ; 499.976      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[7]|clk                                                        ;
; 499.976 ; 499.976      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[8]|clk                                                        ;
; 499.976 ; 499.976      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[9]|clk                                                        ;
; 499.977 ; 499.977      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[11]|clk                                                       ;
; 499.977 ; 499.977      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[12]|clk                                                       ;
; 499.977 ; 499.977      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[18]|clk                                                       ;
; 499.977 ; 499.977      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[19]|clk                                                       ;
; 499.999 ; 499.999      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 499.999 ; 499.999      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 500.001 ; 500.001      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 500.001 ; 500.001      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[11]|clk                                                       ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[12]|clk                                                       ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[18]|clk                                                       ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[19]|clk                                                       ;
; 500.023 ; 500.023      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[0]|clk                                                        ;
; 500.023 ; 500.023      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[10]|clk                                                       ;
; 500.023 ; 500.023      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[13]|clk                                                       ;
; 500.023 ; 500.023      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[14]|clk                                                       ;
; 500.023 ; 500.023      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[15]|clk                                                       ;
; 500.023 ; 500.023      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[16]|clk                                                       ;
; 500.023 ; 500.023      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[17]|clk                                                       ;
; 500.023 ; 500.023      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[1]|clk                                                        ;
; 500.023 ; 500.023      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[2]|clk                                                        ;
; 500.023 ; 500.023      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[3]|clk                                                        ;
; 500.023 ; 500.023      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[4]|clk                                                        ;
; 500.023 ; 500.023      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[5]|clk                                                        ;
; 500.023 ; 500.023      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[6]|clk                                                        ;
; 500.023 ; 500.023      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[7]|clk                                                        ;
; 500.023 ; 500.023      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[8]|clk                                                        ;
; 500.023 ; 500.023      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst1|BB[9]|clk                                                        ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[0]                                                       ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[10]                                                      ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[11]                                                      ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[12]                                                      ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[13]                                                      ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[14]                                                      ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[15]                                                      ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[16]                                                      ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[17]                                                      ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[18]                                                      ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[19]                                                      ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[1]                                                       ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[2]                                                       ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[3]                                                       ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[4]                                                       ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst1|BB[5]                                                       ;
+---------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                          ;
+-----------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                 ;
+-----------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; 19999.797 ; 19999.981    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst3|flag[0]                                               ;
; 19999.797 ; 19999.981    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst3|flag[1]                                               ;
; 19999.797 ; 19999.981    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst3|segcs_SIFNAL[0]                                       ;
; 19999.797 ; 19999.981    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst3|segcs_SIFNAL[1]                                       ;
; 19999.797 ; 19999.981    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst3|segcs_SIFNAL[2]                                       ;
; 19999.797 ; 19999.981    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst3|segcs_SIFNAL[3]                                       ;
; 19999.800 ; 20000.016    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst3|flag[0]                                               ;
; 19999.800 ; 20000.016    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst3|flag[1]                                               ;
; 19999.800 ; 20000.016    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst3|segcs_SIFNAL[0]                                       ;
; 19999.800 ; 20000.016    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst3|segcs_SIFNAL[1]                                       ;
; 19999.800 ; 20000.016    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst3|segcs_SIFNAL[2]                                       ;
; 19999.800 ; 20000.016    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst3|segcs_SIFNAL[3]                                       ;
; 19999.977 ; 19999.977    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst3|flag[0]|clk                                                      ;
; 19999.977 ; 19999.977    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst3|flag[1]|clk                                                      ;
; 19999.977 ; 19999.977    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst3|segcs_SIFNAL[0]|clk                                              ;
; 19999.977 ; 19999.977    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst3|segcs_SIFNAL[1]|clk                                              ;
; 19999.977 ; 19999.977    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst3|segcs_SIFNAL[2]|clk                                              ;
; 19999.977 ; 19999.977    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst3|segcs_SIFNAL[3]|clk                                              ;
; 19999.999 ; 19999.999    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 19999.999 ; 19999.999    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 20000.001 ; 20000.001    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 20000.001 ; 20000.001    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 20000.022 ; 20000.022    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst3|flag[0]|clk                                                      ;
; 20000.022 ; 20000.022    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst3|flag[1]|clk                                                      ;
; 20000.022 ; 20000.022    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst3|segcs_SIFNAL[0]|clk                                              ;
; 20000.022 ; 20000.022    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst3|segcs_SIFNAL[1]|clk                                              ;
; 20000.022 ; 20000.022    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst3|segcs_SIFNAL[2]|clk                                              ;
; 20000.022 ; 20000.022    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst3|segcs_SIFNAL[3]|clk                                              ;
; 39998.000 ; 40000.000    ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst3|flag[0]                                               ;
; 39998.000 ; 40000.000    ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst3|flag[1]                                               ;
; 39998.000 ; 40000.000    ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst3|segcs_SIFNAL[0]                                       ;
; 39998.000 ; 40000.000    ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst3|segcs_SIFNAL[1]                                       ;
; 39998.000 ; 40000.000    ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst3|segcs_SIFNAL[2]                                       ;
; 39998.000 ; 40000.000    ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst3|segcs_SIFNAL[3]                                       ;
+-----------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                     ;
+------------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; Slack      ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                           ;
+------------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; 199999.798 ; 199999.982   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0]  ;
; 199999.798 ; 199999.982   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ;
; 199999.798 ; 199999.982   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ;
; 199999.798 ; 199999.982   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ;
; 199999.798 ; 199999.982   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ;
; 199999.798 ; 199999.982   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ;
; 199999.798 ; 199999.982   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ;
; 199999.798 ; 199999.982   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ;
; 199999.798 ; 199999.982   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ;
; 199999.798 ; 199999.982   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ;
; 199999.798 ; 199999.982   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ;
; 199999.798 ; 199999.982   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1]  ;
; 199999.798 ; 199999.982   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ;
; 199999.798 ; 199999.982   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ;
; 199999.798 ; 199999.982   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ;
; 199999.798 ; 199999.982   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ;
; 199999.798 ; 199999.982   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ;
; 199999.798 ; 199999.982   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ;
; 199999.798 ; 199999.982   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ;
; 199999.798 ; 199999.982   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5]  ;
; 199999.798 ; 199999.982   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ;
; 199999.798 ; 199999.982   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7]  ;
; 199999.798 ; 199999.982   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ;
; 199999.798 ; 199999.982   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]  ;
; 199999.799 ; 200000.015   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0]  ;
; 199999.799 ; 200000.015   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ;
; 199999.799 ; 200000.015   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ;
; 199999.799 ; 200000.015   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ;
; 199999.799 ; 200000.015   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ;
; 199999.799 ; 200000.015   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ;
; 199999.799 ; 200000.015   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ;
; 199999.799 ; 200000.015   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ;
; 199999.799 ; 200000.015   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ;
; 199999.799 ; 200000.015   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ;
; 199999.799 ; 200000.015   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ;
; 199999.799 ; 200000.015   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1]  ;
; 199999.799 ; 200000.015   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ;
; 199999.799 ; 200000.015   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ;
; 199999.799 ; 200000.015   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ;
; 199999.799 ; 200000.015   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ;
; 199999.799 ; 200000.015   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ;
; 199999.799 ; 200000.015   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ;
; 199999.799 ; 200000.015   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ;
; 199999.799 ; 200000.015   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5]  ;
; 199999.799 ; 200000.015   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ;
; 199999.799 ; 200000.015   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7]  ;
; 199999.799 ; 200000.015   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ;
; 199999.799 ; 200000.015   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]  ;
; 199999.978 ; 199999.978   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 199999.978 ; 199999.978   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                               ;
; 199999.978 ; 199999.978   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                               ;
; 199999.978 ; 199999.978   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                               ;
; 199999.978 ; 199999.978   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                               ;
; 199999.978 ; 199999.978   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                               ;
; 199999.978 ; 199999.978   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                               ;
; 199999.978 ; 199999.978   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[16]|clk                               ;
; 199999.978 ; 199999.978   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[17]|clk                               ;
; 199999.978 ; 199999.978   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[18]|clk                               ;
; 199999.978 ; 199999.978   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[19]|clk                               ;
; 199999.978 ; 199999.978   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 199999.978 ; 199999.978   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[20]|clk                               ;
; 199999.978 ; 199999.978   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[21]|clk                               ;
; 199999.978 ; 199999.978   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[22]|clk                               ;
; 199999.978 ; 199999.978   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[23]|clk                               ;
; 199999.978 ; 199999.978   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 199999.978 ; 199999.978   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 199999.978 ; 199999.978   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 199999.978 ; 199999.978   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 199999.978 ; 199999.978   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 199999.978 ; 199999.978   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 199999.978 ; 199999.978   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 199999.978 ; 199999.978   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                ;
; 199999.999 ; 199999.999   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                           ;
; 199999.999 ; 199999.999   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                             ;
; 200000.001 ; 200000.001   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                           ;
; 200000.001 ; 200000.001   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                             ;
; 200000.021 ; 200000.021   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 200000.021 ; 200000.021   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                               ;
; 200000.021 ; 200000.021   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                               ;
; 200000.021 ; 200000.021   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                               ;
; 200000.021 ; 200000.021   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                               ;
; 200000.021 ; 200000.021   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                               ;
; 200000.021 ; 200000.021   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                               ;
; 200000.021 ; 200000.021   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[16]|clk                               ;
; 200000.021 ; 200000.021   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[17]|clk                               ;
; 200000.021 ; 200000.021   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[18]|clk                               ;
; 200000.021 ; 200000.021   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[19]|clk                               ;
; 200000.021 ; 200000.021   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 200000.021 ; 200000.021   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[20]|clk                               ;
; 200000.021 ; 200000.021   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[21]|clk                               ;
; 200000.021 ; 200000.021   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[22]|clk                               ;
; 200000.021 ; 200000.021   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[23]|clk                               ;
; 200000.021 ; 200000.021   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 200000.021 ; 200000.021   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 200000.021 ; 200000.021   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 200000.021 ; 200000.021   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 200000.021 ; 200000.021   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 200000.021 ; 200000.021   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 200000.021 ; 200000.021   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 200000.021 ; 200000.021   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                ;
+------------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                    ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; seg[*]    ; Echo_snl   ; 51.672 ; 51.833 ; Fall       ; Echo_snl                                         ;
;  seg[0]   ; Echo_snl   ; 50.642 ; 50.763 ; Fall       ; Echo_snl                                         ;
;  seg[1]   ; Echo_snl   ; 50.947 ; 50.812 ; Fall       ; Echo_snl                                         ;
;  seg[2]   ; Echo_snl   ; 51.672 ; 51.833 ; Fall       ; Echo_snl                                         ;
;  seg[3]   ; Echo_snl   ; 50.822 ; 50.980 ; Fall       ; Echo_snl                                         ;
;  seg[4]   ; Echo_snl   ; 50.617 ; 50.784 ; Fall       ; Echo_snl                                         ;
;  seg[5]   ; Echo_snl   ; 50.663 ; 50.780 ; Fall       ; Echo_snl                                         ;
;  seg[6]   ; Echo_snl   ; 50.815 ; 50.976 ; Fall       ; Echo_snl                                         ;
; TRIG      ; clk        ; 4.272  ; 4.505  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; seg[*]    ; clk        ; 5.896  ; 6.206  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[0]   ; clk        ; 4.956  ; 5.130  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[1]   ; clk        ; 5.320  ; 5.036  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[2]   ; clk        ; 5.896  ; 6.206  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[3]   ; clk        ; 5.157  ; 5.324  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[4]   ; clk        ; 4.990  ; 5.008  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[5]   ; clk        ; 4.887  ; 5.153  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[6]   ; clk        ; 5.152  ; 5.322  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
; segcs[*]  ; clk        ; 3.638  ; 3.835  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[0] ; clk        ; 2.662  ; 2.802  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[1] ; clk        ; 2.532  ; 2.669  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[2] ; clk        ; 2.640  ; 2.784  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[3] ; clk        ; 3.638  ; 3.835  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; seg[*]    ; Echo_snl   ; 7.986 ; 8.123 ; Fall       ; Echo_snl                                         ;
;  seg[0]   ; Echo_snl   ; 7.986 ; 8.123 ; Fall       ; Echo_snl                                         ;
;  seg[1]   ; Echo_snl   ; 8.307 ; 8.150 ; Fall       ; Echo_snl                                         ;
;  seg[2]   ; Echo_snl   ; 9.043 ; 9.357 ; Fall       ; Echo_snl                                         ;
;  seg[3]   ; Echo_snl   ; 8.166 ; 8.318 ; Fall       ; Echo_snl                                         ;
;  seg[4]   ; Echo_snl   ; 8.122 ; 8.138 ; Fall       ; Echo_snl                                         ;
;  seg[5]   ; Echo_snl   ; 8.130 ; 8.154 ; Fall       ; Echo_snl                                         ;
;  seg[6]   ; Echo_snl   ; 8.272 ; 8.310 ; Fall       ; Echo_snl                                         ;
; TRIG      ; clk        ; 2.561 ; 2.694 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; seg[*]    ; clk        ; 3.440 ; 3.584 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[0]   ; clk        ; 3.440 ; 3.584 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[1]   ; clk        ; 3.768 ; 3.604 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[2]   ; clk        ; 4.520 ; 4.694 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[3]   ; clk        ; 3.620 ; 3.779 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[4]   ; clk        ; 3.459 ; 3.606 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[5]   ; clk        ; 3.467 ; 3.621 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[6]   ; clk        ; 3.609 ; 3.777 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
; segcs[*]  ; clk        ; 2.253 ; 2.384 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[0] ; clk        ; 2.377 ; 2.512 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[1] ; clk        ; 2.253 ; 2.384 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[2] ; clk        ; 2.357 ; 2.495 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[3] ; clk        ; 3.352 ; 3.543 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+---------------------------------------------------+------------+--------+----------+---------+---------------------+
; Clock                                             ; Setup      ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+------------+--------+----------+---------+---------------------+
; Worst-case Slack                                  ; -0.023     ; -0.478 ; -2.763   ; 1.099   ; -4.000              ;
;  Echo_snl                                         ; -0.023     ; -0.478 ; N/A      ; N/A     ; -4.000              ;
;  clk                                              ; N/A        ; N/A    ; N/A      ; N/A     ; 19.594              ;
;  inst|altpll_component|auto_generated|pll1|clk[0] ; 399993.821 ; 0.294  ; N/A      ; N/A     ; 199999.718          ;
;  inst|altpll_component|auto_generated|pll1|clk[1] ; 995.626    ; 0.194  ; -2.763   ; 1.099   ; 499.719             ;
;  inst|altpll_component|auto_generated|pll1|clk[2] ; 39998.597  ; 0.187  ; N/A      ; N/A     ; 19999.719           ;
; Design-wide TNS                                   ; -0.023     ; -8.877 ; -55.222  ; 0.0     ; -80.692             ;
;  Echo_snl                                         ; -0.023     ; -8.877 ; N/A      ; N/A     ; -80.692             ;
;  clk                                              ; N/A        ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000      ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000      ; 0.000  ; -55.222  ; 0.000   ; 0.000               ;
;  inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000      ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------+------------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+-----------+------------+---------+---------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+---------+---------+------------+--------------------------------------------------+
; seg[*]    ; Echo_snl   ; 115.048 ; 114.639 ; Fall       ; Echo_snl                                         ;
;  seg[0]   ; Echo_snl   ; 113.352 ; 113.049 ; Fall       ; Echo_snl                                         ;
;  seg[1]   ; Echo_snl   ; 113.180 ; 113.769 ; Fall       ; Echo_snl                                         ;
;  seg[2]   ; Echo_snl   ; 115.048 ; 114.639 ; Fall       ; Echo_snl                                         ;
;  seg[3]   ; Echo_snl   ; 113.791 ; 113.501 ; Fall       ; Echo_snl                                         ;
;  seg[4]   ; Echo_snl   ; 113.075 ; 113.125 ; Fall       ; Echo_snl                                         ;
;  seg[5]   ; Echo_snl   ; 113.395 ; 112.897 ; Fall       ; Echo_snl                                         ;
;  seg[6]   ; Echo_snl   ; 113.738 ; 113.513 ; Fall       ; Echo_snl                                         ;
; TRIG      ; clk        ; 9.729   ; 9.674   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; seg[*]    ; clk        ; 12.979  ; 12.840  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[0]   ; clk        ; 11.283  ; 11.072  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[1]   ; clk        ; 11.436  ; 11.700  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[2]   ; clk        ; 12.979  ; 12.840  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[3]   ; clk        ; 11.741  ; 11.473  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[4]   ; clk        ; 11.324  ; 11.056  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[5]   ; clk        ; 11.326  ; 11.153  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[6]   ; clk        ; 11.690  ; 11.487  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
; segcs[*]  ; clk        ; 7.646   ; 7.532   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[0] ; clk        ; 5.998   ; 5.822   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[1] ; clk        ; 5.632   ; 5.536   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[2] ; clk        ; 5.988   ; 5.804   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[3] ; clk        ; 7.646   ; 7.532   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+---------+---------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; seg[*]    ; Echo_snl   ; 7.986 ; 8.123 ; Fall       ; Echo_snl                                         ;
;  seg[0]   ; Echo_snl   ; 7.986 ; 8.123 ; Fall       ; Echo_snl                                         ;
;  seg[1]   ; Echo_snl   ; 8.307 ; 8.150 ; Fall       ; Echo_snl                                         ;
;  seg[2]   ; Echo_snl   ; 9.043 ; 9.357 ; Fall       ; Echo_snl                                         ;
;  seg[3]   ; Echo_snl   ; 8.166 ; 8.318 ; Fall       ; Echo_snl                                         ;
;  seg[4]   ; Echo_snl   ; 8.122 ; 8.138 ; Fall       ; Echo_snl                                         ;
;  seg[5]   ; Echo_snl   ; 8.130 ; 8.154 ; Fall       ; Echo_snl                                         ;
;  seg[6]   ; Echo_snl   ; 8.272 ; 8.310 ; Fall       ; Echo_snl                                         ;
; TRIG      ; clk        ; 2.561 ; 2.694 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; seg[*]    ; clk        ; 3.440 ; 3.584 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[0]   ; clk        ; 3.440 ; 3.584 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[1]   ; clk        ; 3.768 ; 3.604 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[2]   ; clk        ; 4.520 ; 4.694 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[3]   ; clk        ; 3.620 ; 3.779 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[4]   ; clk        ; 3.459 ; 3.606 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[5]   ; clk        ; 3.467 ; 3.621 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[6]   ; clk        ; 3.609 ; 3.777 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
; segcs[*]  ; clk        ; 2.253 ; 2.384 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[0] ; clk        ; 2.377 ; 2.512 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[1] ; clk        ; 2.253 ; 2.384 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[2] ; clk        ; 2.357 ; 2.495 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[3] ; clk        ; 3.352 ; 3.543 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; TRIG          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segcs[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segcs[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segcs[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segcs[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Echo_snl                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TRIG          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; seg[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; seg[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; seg[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; seg[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; seg[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; seg[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; seg[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; segcs[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; segcs[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; segcs[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; segcs[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TRIG          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; seg[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; seg[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; seg[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; seg[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; seg[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; seg[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; seg[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; segcs[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; segcs[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; segcs[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; segcs[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TRIG          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; seg[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; seg[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; seg[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; seg[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; segcs[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; segcs[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; segcs[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; segcs[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl                                         ; 0        ; 0        ; 20       ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1452     ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 210      ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 11       ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl                                         ; 0        ; 0        ; 20       ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1452     ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 210      ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 11       ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                        ;
+------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+--------------------------------------------------+----------+----------+----------+----------+
; Echo_snl   ; inst|altpll_component|auto_generated|pll1|clk[1] ; 20       ; 20       ; 0        ; 0        ;
+------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                         ;
+------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+--------------------------------------------------+----------+----------+----------+----------+
; Echo_snl   ; inst|altpll_component|auto_generated|pll1|clk[1] ; 20       ; 20       ; 0        ; 0        ;
+------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 12    ; 12   ;
; Unconstrained Output Port Paths ; 196   ; 196  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Wed Apr 13 16:20:11 2022
Info: Command: quartus_sta csb -c csb
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'csb.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 40.000 -waveform {0.000 20.000} -name clk clk
    Info (332110): create_generated_clock -source {inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10000 -duty_cycle 50.00 -name {inst|altpll_component|auto_generated|pll1|clk[0]} {inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -duty_cycle 50.00 -name {inst|altpll_component|auto_generated|pll1|clk[1]} {inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 1000 -duty_cycle 50.00 -name {inst|altpll_component|auto_generated|pll1|clk[2]} {inst|altpll_component|auto_generated|pll1|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Echo_snl Echo_snl
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.182
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.182               0.000 Echo_snl 
    Info (332119):   995.626               0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119): 39998.597               0.000 inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119): 399993.821               0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case hold slack is -0.295
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.295              -4.764 Echo_snl 
    Info (332119):     0.453               0.000 inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.466               0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.739               0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -2.763
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.763             -55.222 inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 2.256
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.256               0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -4.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.000             -80.692 Echo_snl 
    Info (332119):    19.934               0.000 clk 
    Info (332119):   499.720               0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119): 19999.719               0.000 inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119): 199999.718               0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.023
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.023              -0.023 Echo_snl 
    Info (332119):   995.954               0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119): 39998.737               0.000 inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119): 399994.358               0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.119
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.119              -1.352 Echo_snl 
    Info (332119):     0.402               0.000 inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.417               0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.687               0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -2.332
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.332             -46.638 inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 1.942
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.942               0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -4.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.000             -80.692 Echo_snl 
    Info (332119):    19.943               0.000 clk 
    Info (332119):   499.719               0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119): 19999.719               0.000 inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119): 199999.718               0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.815
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.815               0.000 Echo_snl 
    Info (332119):   998.140               0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119): 39999.383               0.000 inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119): 399997.235               0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case hold slack is -0.478
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.478              -8.877 Echo_snl 
    Info (332119):     0.187               0.000 inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.194               0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.294               0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -1.551
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.551             -31.016 inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 1.099
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.099               0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -24.098 Echo_snl 
    Info (332119):    19.594               0.000 clk 
    Info (332119):   499.796               0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119): 19999.797               0.000 inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119): 199999.798               0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4734 megabytes
    Info: Processing ended: Wed Apr 13 16:20:15 2022
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


