$date
	Sat Oct 31 00:56:32 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 4 ! Y3 [3:0] $end
$var wire 2 " Y2 [1:0] $end
$var wire 1 # Y1 $end
$var reg 1 $ D1 $end
$var reg 2 % D2 [1:0] $end
$var reg 4 & D3 [3:0] $end
$var reg 1 ' clock $end
$var reg 1 ( enable $end
$var reg 1 ) reset $end
$scope module FF1 $end
$var wire 1 $ D $end
$var wire 1 ' clk $end
$var wire 1 ( enable $end
$var wire 1 ) reset $end
$var reg 1 # Y $end
$upscope $end
$scope module FF2 $end
$var wire 2 * D [1:0] $end
$var wire 1 ' clk $end
$var wire 1 ( enable $end
$var wire 1 ) reset $end
$var wire 2 + Y [1:0] $end
$scope module FF1 $end
$var wire 1 , D $end
$var wire 1 ' clk $end
$var wire 1 ( enable $end
$var wire 1 ) reset $end
$var reg 1 - Y $end
$upscope $end
$scope module FF2 $end
$var wire 1 . D $end
$var wire 1 ' clk $end
$var wire 1 ( enable $end
$var wire 1 ) reset $end
$var reg 1 / Y $end
$upscope $end
$upscope $end
$scope module FF3 $end
$var wire 4 0 D [3:0] $end
$var wire 1 ' clk $end
$var wire 1 ( enable $end
$var wire 1 ) reset $end
$var wire 4 1 Y [3:0] $end
$scope module FF1 $end
$var wire 1 2 D $end
$var wire 1 ' clk $end
$var wire 1 ( enable $end
$var wire 1 ) reset $end
$var reg 1 3 Y $end
$upscope $end
$scope module FF2 $end
$var wire 1 4 D $end
$var wire 1 ' clk $end
$var wire 1 ( enable $end
$var wire 1 ) reset $end
$var reg 1 5 Y $end
$upscope $end
$scope module FF3 $end
$var wire 1 6 D $end
$var wire 1 ' clk $end
$var wire 1 ( enable $end
$var wire 1 ) reset $end
$var reg 1 7 Y $end
$upscope $end
$scope module FF4 $end
$var wire 1 8 D $end
$var wire 1 ' clk $end
$var wire 1 ( enable $end
$var wire 1 ) reset $end
$var reg 1 9 Y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x9
x8
x7
x6
x5
x4
x3
x2
bx 1
bx 0
x/
x.
x-
x,
bx +
bx *
x)
x(
1'
bx &
bx %
x$
x#
bx "
bx !
$end
#1
0'
#2
09
07
05
b0 !
b0 1
03
0/
b0 "
b0 +
0-
0#
1'
1)
#3
0'
#4
1'
0$
0(
0)
#5
0'
#6
1'
1$
#7
0'
#8
x9
x7
x5
bx !
bx 1
x3
x/
bx "
bx +
x-
1'
0$
1(
#9
0'
#10
1#
1'
1$
#11
0'
#12
0#
1'
0$
#13
0'
#14
1'
#15
0'
#16
1'
#17
0'
#18
09
07
05
b0 !
b0 1
03
0/
b0 "
b0 +
0-
1'
1)
#19
0'
#20
1'
1,
1.
0)
b11 %
b11 *
0(
#21
0'
#22
1'
0.
b10 %
b10 *
#23
0'
#24
1'
0,
1.
b1 %
b1 *
#25
0'
#26
1-
b10 "
b10 +
0/
x3
x5
x7
bx !
bx 1
x9
1'
1,
0.
b10 %
b10 *
1(
#27
0'
#28
b11 "
b11 +
1/
1'
1.
b11 %
b11 *
#29
0'
#30
0/
b0 "
b0 +
0-
1'
0,
0.
b0 %
b0 *
#31
0'
#32
b10 "
b10 +
1-
1'
1,
b10 %
b10 *
#33
0'
#34
09
07
05
b0 !
b0 1
03
b0 "
b0 +
0-
1'
1)
#35
0'
#36
1'
12
14
16
18
0)
b1111 &
b1111 0
0(
#37
0'
#38
1'
04
b1011 &
b1011 0
#39
0'
#40
1'
14
08
b1110 &
b1110 0
#41
0'
#42
19
b10 "
b10 +
1-
13
15
b1111 !
b1111 1
17
1'
18
b1111 &
b1111 0
1(
#43
0'
#44
05
b1010 !
b1010 1
09
1'
04
08
b1010 &
b1010 0
#45
0'
#46
15
b110 !
b110 1
03
1'
02
14
b110 &
b110 0
#47
0'
#48
13
b1010 !
b1010 1
05
1'
12
04
b1010 &
b1010 0
#49
0'
#50
b1000 !
b1000 1
07
1'
06
b1000 &
b1000 0
