m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/simulation/modelsim
vadder
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1704205413
!i10b 1
!s100 F?OEo1PQkCd4ET5E3k3`T1
Ig@heb?[k;0DK9Q]DgD[m92
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 adder_sv_unit
S1
R0
w1700320164
8C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/adder.sv
FC:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/adder.sv
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1704205413.000000
!s107 C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/adder.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR|C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/adder.sv|
!i113 1
Z6 o-sv -work work
Z7 !s92 -sv -work work +incdir+C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR
Z8 tCvgOpt 0
valu
R1
Z9 !s110 1704205414
!i10b 1
!s100 e]o]GibJF7dFI<i=Y7=G23
I28]K2Oo3jc4fUTG855Jda3
R3
!s105 alu_sv_unit
S1
R0
w1700320659
8C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/alu.sv
FC:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/alu.sv
L0 1
R4
r1
!s85 0
31
Z10 !s108 1704205414.000000
!s107 C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/alu.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR|C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/alu.sv|
!i113 1
R6
R7
R8
valudec
R1
Z11 !s110 1704205412
!i10b 1
!s100 c?R>1U7;R^?[HnfH5Y5>D3
IRV3Fk>lVIF?No=Qm`k2Lk0
R3
!s105 aludec_sv_unit
S1
R0
w1700319958
8C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/aludec.sv
FC:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/aludec.sv
L0 2
R4
r1
!s85 0
31
Z12 !s108 1704205412.000000
!s107 C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/aludec.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR|C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/aludec.sv|
!i113 1
R6
R7
R8
vcontroller
R1
Z13 !s110 1704205411
!i10b 1
!s100 ?43W77dG@[AV<aFooDKL;2
ImcDcdX9QCPE>9HO45zA<:3
R3
!s105 controller_sv_unit
S1
R0
w1700319849
8C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/controller.sv
FC:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/controller.sv
L0 1
R4
r1
!s85 0
31
Z14 !s108 1704205411.000000
!s107 C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/controller.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR|C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/controller.sv|
!i113 1
R6
R7
R8
vdatapath
R1
R11
!i10b 1
!s100 Y;TIP9c4DmQf[Q<ODkzMl2
IWi[YG^]]F;Jlb[5]K>jEX3
R3
!s105 datapath_sv_unit
S1
R0
w1700320052
8C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/datapath.sv
FC:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/datapath.sv
L0 1
R4
r1
!s85 0
31
R12
!s107 C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/datapath.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR|C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/datapath.sv|
!i113 1
R6
R7
R8
vdmem
R1
R9
!i10b 1
!s100 GHFTgIlU`>^_NLXK4R_NS3
IY[5f^7EPanS]dMI0zdR^l0
R3
!s105 dmem_sv_unit
S1
R0
w1700320580
8C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/dmem.sv
FC:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/dmem.sv
L0 1
R4
r1
!s85 0
31
R10
!s107 C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/dmem.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR|C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/dmem.sv|
!i113 1
R6
R7
R8
vextend
R1
R2
!i10b 1
!s100 _oCRAIgGTC>bjR6eBGo2M2
I7Vid=m?YRB9U;lAJO74Cb0
R3
!s105 extend_sv_unit
S1
R0
w1700320382
8C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/extend.sv
FC:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/extend.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/extend.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR|C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/extend.sv|
!i113 1
R6
R7
R8
vflopr
R1
R2
!i10b 1
!s100 9[K5iH<0RM>KeiSaCQA7l3
Ii[lgjz?FgfQeBE3Sj^7oU0
R3
!s105 flopr_sv_unit
S1
R0
w1700320415
8C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/flopr.sv
FC:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/flopr.sv
L0 2
R4
r1
!s85 0
31
R5
!s107 C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/flopr.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR|C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/flopr.sv|
!i113 1
R6
R7
R8
vimem
R1
Z15 !s110 1704205415
!i10b 1
!s100 ZmM2OBLjRZJYk[jK:RNSF1
IF=?>RPDTb[RNW>o78YOoJ1
R3
!s105 imem_sv_unit
S1
R0
w1700320534
8C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/imem.sv
FC:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/imem.sv
L0 1
R4
r1
!s85 0
31
R10
!s107 C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/imem.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR|C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/imem.sv|
!i113 1
R6
R7
R8
vmaindec
R1
R11
!i10b 1
!s100 ]5?3VFTW1VC0`2:G]F0_U2
Ib73RfiPm3QnSV^7hUbU<Y3
R3
!s105 maindec_sv_unit
S1
R0
w1700319899
8C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/maindec.sv
FC:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/maindec.sv
L0 1
R4
r1
!s85 0
31
R14
!s107 C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/maindec.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR|C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/maindec.sv|
!i113 1
R6
R7
R8
vmux2
R1
R2
!i10b 1
!s100 EbLj7hTT[VR0Amz@N_6;Z2
I3?T<@;U[l0lEfKY;R]^@j3
R3
!s105 mux2_sv_unit
S1
R0
w1700320454
8C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/mux2.sv
FC:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/mux2.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/mux2.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR|C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/mux2.sv|
!i113 1
R6
R7
R8
vmux3
R1
R9
!i10b 1
!s100 K8H1EV8PNI3IjNh[PZb3A1
IP4QE4?gHQRiBM5jD[0W2H3
R3
!s105 mux3_sv_unit
S1
R0
w1700320500
8C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/mux3.sv
FC:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/mux3.sv
L0 1
R4
r1
!s85 0
31
R10
!s107 C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/mux3.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR|C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/mux3.sv|
!i113 1
R6
R7
R8
vregfile
R1
R11
!i10b 1
!s100 zAZac]zdFH<MomHO9]<Jn2
I?X^^@6Fzzofh>OZi>AE@h0
R3
!s105 regfile_sv_unit
S1
R0
w1700320125
8C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/regfile.sv
FC:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/regfile.sv
L0 1
R4
r1
!s85 0
31
R12
!s107 C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/regfile.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR|C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/regfile.sv|
!i113 1
R6
R7
R8
vriscvsingle
R1
R13
!i10b 1
!s100 RMDTDY<zQiChgg5edF7BE2
I5IbB`_R2GGF4Xh1dW3lS93
R3
!s105 riscvsingle_sv_unit
S1
R0
w1700319792
8C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/riscvsingle.sv
FC:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/riscvsingle.sv
L0 1
R4
r1
!s85 0
31
R14
!s107 C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/riscvsingle.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR|C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/riscvsingle.sv|
!i113 1
R6
R7
R8
vtop
R1
R13
!i10b 1
!s100 ^_S@a3Lm2QQz4fgc7A8A72
ILE8VY?de44bOd8j9me?Sn2
R3
!s105 top_sv_unit
S1
R0
w1700319756
8C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/top.sv
FC:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/top.sv
L0 1
R4
r1
!s85 0
31
R14
!s107 C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/top.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR|C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/top.sv|
!i113 1
R6
R7
R8
vtop_ricsv_tb
R1
R15
!i10b 1
!s100 U]fI[ZMzOS;oTT@9^G1A>2
IO5fd9FVSH_U3=PMhT;1Z`3
R3
!s105 top_ricsv_tb_sv_unit
S1
R0
w1704205209
8C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/top_ricsv_tb.sv
FC:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/top_ricsv_tb.sv
L0 1
R4
r1
!s85 0
31
!s108 1704205415.000000
!s107 C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/top_ricsv_tb.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR|C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/top_ricsv_tb.sv|
!i113 1
R6
R7
R8
