// Seed: 3363147276
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign id_3 = id_1;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  supply0 id_14, id_15, id_16;
  module_0(
      id_6, id_11
  );
  wire id_17;
  always_latch cover (1);
  assign #id_18 id_15 = 1 !=? 1'b0 && id_5;
  wire id_19 = id_19;
  id_20(
      .id_0(id_1),
      .id_1(id_4),
      .id_2(id_4),
      .id_3(1),
      .id_4(id_8),
      .id_5(1'b0),
      .id_6(1),
      .id_7(id_7),
      .id_8(1)
  );
endmodule
