// Seed: 3032377324
module module_0 (
    input wand id_0,
    input tri1 id_1
);
  wire id_3;
  id_4(
      id_1
  );
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1,
    input supply1 id_2,
    input supply1 id_3,
    input uwire id_4,
    input supply0 id_5,
    output uwire id_6,
    input tri0 id_7,
    input tri id_8
);
  always
  `define pp_10 0
  module_0 modCall_1 (
      id_3,
      id_8
  );
  assign `pp_10[1'b0] = 1'd0;
  specify
    (id_11 *> id_12) = 1;
    (id_13 => id_14) = 1;
    (id_15 => id_16) = (1'h0);
    (id_17 *> id_18) = (1 - id_13, 1, id_5, id_14 - `pp_10);
  endspecify
endmodule
