$date
	Fri Mar 14 23:07:53 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_ALU_4bit $end
$var wire 4 ! R_o [3:0] $end
$var reg 4 " A_i [3:0] $end
$var reg 4 # B_i [3:0] $end
$var reg 2 $ Control_i [1:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 $
b10 #
b1 "
b11 !
$end
#1
b1 !
b1 $
b1 #
b10 "
#2
b11 !
b10 $
b10 #
b1 "
#3
b1 !
b11 $
b11 #
