// Seed: 2736790991
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  uwire id_5 = -1'h0;
endmodule
module module_1 #(
    parameter id_2 = 32'd82
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8["" : id_2],
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  inout wire id_22;
  output wire id_21;
  inout wire id_20;
  input wire id_19;
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  input wire id_15;
  input wire id_14;
  or primCall (
      id_20,
      id_4,
      id_8,
      id_19,
      id_12,
      id_15,
      id_23,
      id_7,
      id_14,
      id_17,
      id_11,
      id_16,
      id_6,
      id_5,
      id_22,
      id_3
  );
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  output wor id_9;
  inout logic [7:0] id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire _id_2;
  output wire id_1;
  logic id_23;
  assign id_4 = id_16;
  assign id_9 = 1;
  module_0 modCall_1 (
      id_3,
      id_17,
      id_21,
      id_20
  );
  wire [1 : 1 'b0] id_24, id_25;
  logic id_26;
  ;
endmodule
