 
****************************************
Report : area
Design : DEC_rLUT30bits
Version: U-2022.12-SP6
Date   : Tue Apr  8 21:35:40 2025
****************************************

Library(s) Used:

    fsa0m_a_generic_core_ss1p62v125c (File: /usr/cad/Library/CBDK018_UMC_Faraday_v1.0/CIC/SynopsysDC/db/fsa0m_a_generic_core_ss1p62v125c.db)

Number of ports:                           29
Number of nets:                          6686
Number of cells:                         6671
Number of combinational cells:           6671
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                        424
Number of references:                      57

Combinational area:             105371.380985
Buf/Inv area:                     3140.424002
Noncombinational area:               0.000000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                105371.380985
Total area:                 undefined
1
