// Seed: 1394162239
module module_0 (
    id_1
);
  input wire id_1;
  tri0 id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = id_3;
  module_0 modCall_1 (id_3);
endmodule
module module_2 (
    output wand id_0,
    input  tri  id_1,
    output tri1 id_2
);
  wor id_4;
  assign id_0 = id_4 || -1;
  assign module_3.id_5 = 0;
  assign id_2 = id_1;
  wire id_5;
endmodule
module module_3 (
    input  wor   id_0,
    input  tri   id_1,
    output uwire id_2,
    input  wor   id_3
);
  assign id_2 = -1;
  assign id_2 = id_1;
  uwire id_5 = id_1;
  module_2 modCall_1 (
      id_5,
      id_3,
      id_5
  );
  assign id_2 = id_3;
endmodule
