Info: Generated by version: 21.4 build 67
Info: Starting: Create simulation model
Info: qsys-generate C:\Users\alvas\Documents\Work_ASD\Projects\Learning\Ethernet\sfp_test\system_design.qsys --simulation=VERILOG --allow-mixed-language-simulation --simulator=MODELSIM --output-directory=C:\Users\alvas\Documents\Work_ASD\Projects\Learning\Ethernet\sfp_test\system_design --family="Cyclone 10 GX" --part=10CX220YF780E5G
Progress: Loading sfp_test/system_design.qsys
Progress: Reading input file
Progress: Parameterizing module clock_50_out
Progress: Parameterizing module init_mac
Progress: Parameterizing module mem_4
Progress: Parameterizing module mem_5
Progress: Parameterizing module mem_rcv_1
Progress: Parameterizing module mem_rcv_2
Progress: Parameterizing module pll
Progress: Parameterizing module receive_packet_1
Progress: Parameterizing module receive_packet_2
Progress: Parameterizing module reset_main
Progress: Parameterizing module reset_mod
Progress: Parameterizing module send_packet_1
Progress: Parameterizing module send_packet_2
Progress: Parameterizing module tse
Progress: Parameterizing module xcvr_pll
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: system_design.pll: Warnings found in IP parameterization.
Warning: system_design.receive_packet_2.fifo_status: receive_packet_2.fifo_status must be connected to an Avalon-ST sink
Warning: system_design.tse.receive_packet_type_0: tse.receive_packet_type_0 must be connected to an Avalon-ST sink
Warning: system_design.tse.receive_packet_type_1: tse.receive_packet_type_1 must be connected to an Avalon-ST sink
Warning: system_design.tse.receive_2: tse.receive_2 must be connected to an Avalon-ST sink
Warning: system_design.tse.transmit_2: tse.transmit_2 must be connected to an Avalon-ST source
Warning: system_design.tse.receive_packet_type_2: tse.receive_packet_type_2 must be connected to an Avalon-ST sink
Warning: system_design.tse.receive_3: tse.receive_3 must be connected to an Avalon-ST sink
Warning: system_design.tse.transmit_3: tse.transmit_3 must be connected to an Avalon-ST source
Warning: system_design.tse.receive_packet_type_3: tse.receive_packet_type_3 must be connected to an Avalon-ST sink
Warning: system_design.tse: tse.mac_misc_connection_2 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.mac_misc_connection_3 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.tx_analogreset_2 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.tx_digitalreset_2 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.rx_analogreset_2 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.rx_digitalreset_2 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.rx_set_locktodata_2 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.rx_set_locktoref_2 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.tx_analogreset_3 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.tx_digitalreset_3 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.rx_analogreset_3 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.rx_digitalreset_3 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.rx_set_locktodata_3 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.rx_set_locktoref_3 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.mem_rcv_2.s1: mem_rcv_2.s1 must be connected to an Avalon-MM host or exported
Info: system_design: "Transforming system: system_design"
Info: Interconnect is inserted between master receive_packet_1.avalon_master and slave mem_rcv_1.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master send_packet_2.avalon_master and slave mem_4.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master send_packet_1.avalon_master and slave mem_5.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master receive_packet_2.avalon_master and slave mem_4.s2 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: system_design: "Naming system components in system: system_design"
Info: system_design: "Processing generation queue"
Info: system_design: "Generating: system_design"
Info: system_design: "Generating: clock_50_out"
Info: system_design: "Generating: init_mac"
Info: system_design: "Generating: mem_4"
Info: system_design: "Generating: mem_5"
Info: system_design: "Generating: mem_3"
Info: system_design: "Generating: mem_rcv_0"
Info: system_design: "Generating: pll"
Info: system_design: "Generating: receive_packet_1"
Info: system_design: "Generating: receive_packet_0"
Info: system_design: "Generating: reset_main"
Info: system_design: "Generating: reset_mod"
Info: system_design: "Generating: send_packet_1"
Info: system_design: "Generating: tse"
Info: system_design: "Generating: xcvr_pll"
Info: system_design: "Generating: system_design_altera_mm_interconnect_1920_qky3gdi"
Info: system_design: "Generating: system_design_altera_mm_interconnect_1920_tqdmh6a"
Info: system_design: "Generating: system_design_altera_mm_interconnect_1920_nnzxfdi"
Info: system_design: "Generating: system_design_altera_mm_interconnect_1920_rvh6iyy"
Info: system_design: "Generating: altera_reset_controller"
Info: system_design: "Generating: system_design_altera_merlin_master_translator_191_g7h47bq"
Info: system_design: "Generating: system_design_altera_merlin_slave_translator_191_x56fcki"
Info: system_design: Done "system_design" with 22 modules, 10 files
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/alvas/Documents/Work_ASD/Projects/Learning/Ethernet/sfp_test/system_design/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/alvas/Documents/Work_ASD/Projects/Learning/Ethernet/sfp_test/system_design/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=C:\Users\alvas\Documents\Work_ASD\Projects\Learning\Ethernet\sfp_test\system_design.qsys --simulator=MODELSIM --output-directory=C:/Users/alvas/Documents/Work_ASD/Projects/Learning/Ethernet/sfp_test/system_design/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/alvas/Documents/Work_ASD/Projects/Learning/Ethernet/sfp_test/system_design/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/alvas/Documents/Work_ASD/Projects/Learning/Ethernet/sfp_test/system_design/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\alvas\Documents\Work_ASD\Projects\Learning\Ethernet\sfp_test\system_design.qsys --synthesis=VERILOG --output-directory=C:\Users\alvas\Documents\Work_ASD\Projects\Learning\Ethernet\sfp_test\system_design --family="Cyclone 10 GX" --part=10CX220YF780E5G
Progress: Loading sfp_test/system_design.qsys
Progress: Reading input file
Progress: Parameterizing module clock_50_out
Progress: Parameterizing module init_mac
Progress: Parameterizing module mem_4
Progress: Parameterizing module mem_5
Progress: Parameterizing module mem_rcv_1
Progress: Parameterizing module mem_rcv_2
Progress: Parameterizing module pll
Progress: Parameterizing module receive_packet_1
Progress: Parameterizing module receive_packet_2
Progress: Parameterizing module reset_main
Progress: Parameterizing module reset_mod
Progress: Parameterizing module send_packet_1
Progress: Parameterizing module send_packet_2
Progress: Parameterizing module tse
Progress: Parameterizing module xcvr_pll
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: system_design.pll: Warnings found in IP parameterization.
Warning: system_design.receive_packet_2.fifo_status: receive_packet_2.fifo_status must be connected to an Avalon-ST sink
Warning: system_design.tse.receive_packet_type_0: tse.receive_packet_type_0 must be connected to an Avalon-ST sink
Warning: system_design.tse.receive_packet_type_1: tse.receive_packet_type_1 must be connected to an Avalon-ST sink
Warning: system_design.tse.receive_2: tse.receive_2 must be connected to an Avalon-ST sink
Warning: system_design.tse.transmit_2: tse.transmit_2 must be connected to an Avalon-ST source
Warning: system_design.tse.receive_packet_type_2: tse.receive_packet_type_2 must be connected to an Avalon-ST sink
Warning: system_design.tse.receive_3: tse.receive_3 must be connected to an Avalon-ST sink
Warning: system_design.tse.transmit_3: tse.transmit_3 must be connected to an Avalon-ST source
Warning: system_design.tse.receive_packet_type_3: tse.receive_packet_type_3 must be connected to an Avalon-ST sink
Warning: system_design.tse: tse.mac_misc_connection_2 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.mac_misc_connection_3 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.tx_analogreset_2 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.tx_digitalreset_2 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.rx_analogreset_2 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.rx_digitalreset_2 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.rx_set_locktodata_2 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.rx_set_locktoref_2 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.tx_analogreset_3 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.tx_digitalreset_3 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.rx_analogreset_3 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.rx_digitalreset_3 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.rx_set_locktodata_3 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.tse: tse.rx_set_locktoref_3 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system_design.mem_rcv_2.s1: mem_rcv_2.s1 must be connected to an Avalon-MM host or exported
Info: system_design: "Transforming system: system_design"
Info: Interconnect is inserted between master receive_packet_1.avalon_master and slave mem_rcv_1.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master send_packet_2.avalon_master and slave mem_4.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master send_packet_1.avalon_master and slave mem_5.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master receive_packet_2.avalon_master and slave mem_4.s2 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: system_design: "Naming system components in system: system_design"
Info: system_design: "Processing generation queue"
Info: system_design: "Generating: system_design"
Info: system_design: "Generating: clock_50_out"
Info: system_design: "Generating: init_mac"
Info: system_design: "Generating: mem_4"
Info: system_design: "Generating: mem_5"
Info: system_design: "Generating: mem_3"
Info: system_design: "Generating: mem_rcv_0"
Info: system_design: "Generating: pll"
Info: system_design: "Generating: receive_packet_1"
Info: system_design: "Generating: receive_packet_0"
Info: system_design: "Generating: reset_main"
Info: system_design: "Generating: reset_mod"
Info: system_design: "Generating: send_packet_1"
Info: system_design: "Generating: tse"
Info: system_design: "Generating: xcvr_pll"
Info: system_design: "Generating: system_design_altera_mm_interconnect_1920_qky3gdi"
Info: system_design: "Generating: system_design_altera_mm_interconnect_1920_tqdmh6a"
Info: system_design: "Generating: system_design_altera_mm_interconnect_1920_nnzxfdi"
Info: system_design: "Generating: system_design_altera_mm_interconnect_1920_rvh6iyy"
Info: system_design: "Generating: altera_reset_controller"
Info: system_design: "Generating: system_design_altera_merlin_master_translator_191_g7h47bq"
Info: system_design: "Generating: system_design_altera_merlin_slave_translator_191_x56fcki"
Info: system_design: Done "system_design" with 22 modules, 10 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
