
Spectre (R) Circuit Simulator
Version 20.1.0.068 64bit -- 23 Sep 2020
Copyright (C) 1989-2020 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence and Spectre are registered trademarks of Cadence Design Systems, Inc. All others are the property of their respective holders.

Includes RSA BSAFE(R) Cryptographic or Security Protocol Software from RSA Security, Inc.

User: rmaina   Host: ipe-iperic-simsrv1   HostID: 7F0101   PID: 28716
Memory  available: 3.1832 GB  physical: 201.4222 GB
Linux   : Ubuntu 18.04.6 LTS
CPU Type: Intel(R) Xeon(R) Gold 5118 CPU @ 2.30GHz
        Socket: Processors [Frequency] (Hyperthreaded Processor)
        0:       0 [1096.7] ( 24 ),  1 [1169.0] ( 25 ),  2 [1080.2] ( 26 )
                 3 [1099.6] ( 27 ),  4 [1036.8] ( 28 ),  5 [1089.1] ( 29 )
                 6 [1051.1] ( 30 ),  7 [1011.5] ( 31 ),  8 [1147.6] ( 32 )
                 9 [1069.2] ( 33 ), 10 [1071.7] ( 34 ), 11 [1033.6] ( 35 )
        1:      12 [1099.3] ( 36 ), 13 [1000.9] ( 37 ), 14 [1000.4] ( 38 )
                15 [1100.0] ( 39 ), 16 [2300.0] ( 40 ), 17 [1000.0] ( 41 )
                18 [1107.1] ( 42 ), 19 [2209.8] ( 43 ), 20 [1163.0] ( 44 )
                21 [1000.1] ( 45 ), 22 [1086.0] ( 46 ), 23 [1000.0] ( 47 )
        
System load averages (1min, 5min, 15min) : 7.1 %, 6.4 %, 6.1 %
Hyperthreading is enabled
HPC is enabled


Simulating `input.scs' on ipe-iperic-simsrv1 at 9:30:45 AM, Wed Jun 18, 2025 (process id: 28716).
Current working directory: /home/rmaina/simulation/Differential_amplifier/spectre/schematic/netlist
Command line:
     \
        /adl/tools/cadence/2020_2021/SPECTRE_20.10.068/tools.lnx86/bin/spectre  \
        -64 input.scs +escchars +log ../psf/spectre.out -format psfxl  \
        -raw ../psf +aps +lqtimeout 900 -maxw 5 -maxn 5 -env ade

Loading /adl/tools/cadence/2020_2021/SPECTRE_20.10.068/tools.lnx86/cmi/lib/64bit/5.0/libinfineon_sh.so ...
Loading /adl/tools/cadence/2020_2021/SPECTRE_20.10.068/tools.lnx86/cmi/lib/64bit/5.0/libphilips_o_sh.so ...
Loading /adl/tools/cadence/2020_2021/SPECTRE_20.10.068/tools.lnx86/cmi/lib/64bit/5.0/libphilips_sh.so ...
Loading /adl/tools/cadence/2020_2021/SPECTRE_20.10.068/tools.lnx86/cmi/lib/64bit/5.0/libsparam_sh.so ...
Loading /adl/tools/cadence/2020_2021/SPECTRE_20.10.068/tools.lnx86/cmi/lib/64bit/5.0/libstmodels_sh.so ...
Reading file:  /home/rmaina/simulation/Differential_amplifier/spectre/schematic/netlist/input.scs
Reading file:  /adl/tools/cadence/2020_2021/SPECTRE_20.10.068/tools.lnx86/spectre/etc/configs/spectre.cfg
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/cmos53.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/fixed_corner_lv.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/fixed_corner_hv.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/passive_corner_lv.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/process_lv.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/process_hv.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/models.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/esd_modules.va

Warning from spectre during AHDL read-in.
    WARNING (VACOMP-2435): The environment variable CDS_AHDLCMI_ENABLE is no longer supported. Therefore, the simulator will use the default compiled C code flow.

Reading file:  /adl/tools/cadence/2020_2021/SPECTRE_20.10.068/tools.lnx86/spectre/etc/ahdl/constants.vams
Reading file:  /adl/tools/cadence/2020_2021/SPECTRE_20.10.068/tools.lnx86/spectre/etc/ahdl/disciplines.vams
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/esdnsh_base_va.va
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/esdnsh_base_va_dn.va
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/esdpsh_base_va.va
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/esdpsh_base_va_dn.va
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/mvcap.va
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/pcap.va
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/bondpad.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/cmim.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/cmimhd.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/coupledwires.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/dindpw.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/diodednsx.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/diodendpw.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/diodenwx.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/diodenx.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/diodepnw.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/diodepwdn.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/dipdnw.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/divpnp.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/dualcmim.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/dualcmimhd.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/efuse.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/esdndsx.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/esdndidn.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/esdnsh_base.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/esdnsh_base_dn.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/esdpdidn.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/esdpsh_base.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/esdpsh_base_dn.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/esdvpnpnw.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/hvnwres.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/hvpwres.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/k1res.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/mosvarm.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/mosvart.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/nfet.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/nfet_rf.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/nfethvt.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/nfeti.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/nfeti4.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/nfeti4_rf.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/nfeti_rf.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/nfetihvt.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/nfetihvt4.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/nfetim.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/nfetim4.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/nfetm.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/nfetshvt.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/nfeti20t.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/nfeti50t.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/nfet20mh.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/nfeti25m.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/nfeti50m.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/nfeti20h.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/nfet20hs.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/nfeti50h.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/nfet50hs.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/opndires.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/opndres.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/opnpcres.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/oppdires.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/oppdres.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/opppcres.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/oprppres.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/oprrpres.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/pcapc.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/pcapi.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/pcapim.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/pcdcap.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/pfet.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/pfet_rf.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/pfethvt.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/pfeti.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/pfeti4.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/pfeti4_rf.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/pfeti_rf.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/pfetihvt.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/pfetihvt4.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/pfetim.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/pfetim4.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/pfetm.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/pfetshvt.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/pfet20t.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/pfet50t.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/pfet25m.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/pfet50m.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/pfet20h.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/pfet20hs.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/pfet50h.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/pfet50hs.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/pjfet.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/sbdi.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/sblkndres.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/sblkndires.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/sblkpdres.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/sblkpdires.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/subc.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/vncap.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/vncap_hv.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/vnpn.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/LV_DEV/vpnp.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/mcparams.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/design.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/res.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/esddi.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/cap.scs
Reading file:  /adl/design_kits/AMS/c18-h18-hitkit411/spectre/h18/bip.scs
Time for NDB Parsing: CPU = 557.033 ms, elapsed = 984.666 ms.
Time accumulated: CPU = 706.871 ms, elapsed = 984.674 ms.
Peak resident memory used = 102 Mbytes.

Reading link:  /adl/tools/cadence/2020_2021/SPECTRE_20.10.068/tools.lnx86/spectre/etc/ahdl/discipline.h
Reading link:  /adl/tools/cadence/2020_2021/SPECTRE_20.10.068/tools.lnx86/spectre/etc/ahdl/constants.h
Existing shared object for module bsource_ebb56e is up to date.
Installed compiled interface for bsource_ebb56e.
Time for Elaboration: CPU = 76.592 ms, elapsed = 78.0358 ms.
Time accumulated: CPU = 783.838 ms, elapsed = 1.06309 s.
Peak resident memory used = 112 Mbytes.


Warning from spectre during hierarchy flattening.
    WARNING (SPECTRE-17101): The value 'psf' specified for the 'checklimitdest' option will no longer be supported in future releases. Use 'spectre -h' to see other recommended values for the 'checklimitdest' option.


Time for EDB Visiting: CPU = 9.963 ms, elapsed = 9.96804 ms.
Time accumulated: CPU = 793.99 ms, elapsed = 1.07324 s.
Peak resident memory used = 114 Mbytes.


Warning from spectre during initial setup.
    WARNING (CMI-2732): I0.Tload1.pfeti.rdsb:  Resistance= 1.816860e+15 has exceeded rcut=1.000000e+12 and will be cut to 1.000000e+12. 
    WARNING (CMI-2732): I0.Tload1.pfeti.rddb:  Resistance= 3.004808e+15 has exceeded rcut=1.000000e+12 and will be cut to 1.000000e+12. 
    WARNING (CMI-2732): I0.Tm1.pfeti.rdsb:  Resistance= 1.816860e+15 has exceeded rcut=1.000000e+12 and will be cut to 1.000000e+12. 
    WARNING (CMI-2732): I0.Tm1.pfeti.rddb:  Resistance= 3.004808e+15 has exceeded rcut=1.000000e+12 and will be cut to 1.000000e+12. 
    WARNING (CMI-2732): I0.Tin2.pfeti.rdsb:  Resistance= 1.816860e+15 has exceeded rcut=1.000000e+12 and will be cut to 1.000000e+12. 
        Further occurrences of this warning will be suppressed.
Notice from spectre during initial setup.
    Multithreading is disabled due to the size of the design being too small.


Global user options:
         psfversion = 1.4.0
            vabstol = 1e-06
            iabstol = 1e-12
               temp = 27
               gmin = 1e-12
             rforce = 1
           maxnotes = 5
           maxwarns = 5
             digits = 5
               cols = 80
             pivrel = 0.001
           sensfile = ../psf/sens.output
     checklimitdest = psf
               save = allpub
             reltol = 0.001
               tnom = 27
             scalem = 1
              scale = 1

Scoped user options:

Circuit inventory:
              nodes 50
     bsource_ebb56e 26    
          capacitor 8     
              diode 58    
            isource 2     
            psp1020 16    
           resistor 67    
            vsource 5     

Analysis and control statement inventory:
               info 7     
               tran 1     

Output statements:
             .probe 0     
           .measure 0     
               save 0     


Notice from spectre during initial setup.
    APS Enabled.
    27 warnings suppressed.

Time for parsing: CPU = 5.788 ms, elapsed = 6.29711 ms.
Time accumulated: CPU = 799.975 ms, elapsed = 1.07974 s.
Peak resident memory used = 117 Mbytes.

~~~~~~~~~~~~~~~~~~~~~~
Pre-Simulation Summary
~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~

************************************************
Transient Analysis `tran': time = (0 s -> 10 us)
************************************************

Notice from spectre during IC analysis, during transient analysis `tran'.
    GminDC = 1 pS is large enough to noticeably affect the DC solution.
        dV(I0.Tin1n.nfeti.ddb:int_c) = -848.727 uV
        Use the `gmin_check' option to eliminate or expand this report.

DC simulation time: CPU = 4.049 ms, elapsed = 4.04978 ms.

Opening the PSFXL file ../psf/tran.tran.tran ...
Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 10 us
    step = 10 ns
    maxstep = 10 ns
    ic = all
    useprevic = no
    skipdc = no
    reltol = 1e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 27 C
    tnom = 27 C
    tempeffects = all
    errpreset = moderate
    method = traponly
    lteratio = 3.5
    relref = sigglobal
    cmin = 0 F
    gmin = 1 pS
    rabsshort = 1 mOhm


Notice from spectre during transient analysis `tran'.
    Multithreading is disabled due to the size of the design being too small.


Output and IC/nodeset summary:
                 save   5       (current)
                 save   50      (voltage)

    tran: time = 250.1 ns     (2.5 %), step = 4.1 ns        (41 m%)
    tran: time = 750.1 ns     (7.5 %), step = 4.1 ns        (41 m%)
    tran: time = 1.25 us     (12.5 %), step = 4.1 ns        (41 m%)
    tran: time = 1.75 us     (17.5 %), step = 4.1 ns        (41 m%)
    tran: time = 2.25 us     (22.5 %), step = 4.1 ns        (41 m%)
    tran: time = 2.75 us     (27.5 %), step = 4.1 ns        (41 m%)
    tran: time = 3.25 us     (32.5 %), step = 4.1 ns        (41 m%)
    tran: time = 3.75 us     (37.5 %), step = 4.1 ns        (41 m%)
    tran: time = 4.25 us     (42.5 %), step = 4.1 ns        (41 m%)
    tran: time = 4.75 us     (47.5 %), step = 4.1 ns        (41 m%)
    tran: time = 5.25 us     (52.5 %), step = 4.1 ns        (41 m%)
    tran: time = 5.75 us     (57.5 %), step = 4.1 ns        (41 m%)
    tran: time = 6.25 us     (62.5 %), step = 4.1 ns        (41 m%)
    tran: time = 6.75 us     (67.5 %), step = 4.1 ns        (41 m%)
    tran: time = 7.25 us     (72.5 %), step = 4.1 ns        (41 m%)
    tran: time = 7.75 us     (77.5 %), step = 4.1 ns        (41 m%)
    tran: time = 8.25 us     (82.5 %), step = 4.1 ns        (41 m%)
    tran: time = 8.75 us     (87.5 %), step = 4.1 ns        (41 m%)
    tran: time = 9.25 us     (92.5 %), step = 4.1 ns        (41 m%)
    tran: time = 9.75 us     (97.5 %), step = 4.1 ns        (41 m%)
Number of accepted tran steps =             7000

Maximum value achieved for any signal of each quantity: 
V: V(I0.Tload2.nfeti.g1) = 4.303 V
I: I(Vpower:p) = 2.002 mA
If your circuit contains signals of the same quantity that are vastly different in size (such as high voltage circuitry combined with low voltage control circuitry), you should consider specifying global option `bin_relref=yes'.

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Post-Transient Simulation Summary
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
   -   To further speed up simulation, consider
          add ++aps on command line
   -   Non-default settings that could significantly slow down simulation
          maxstep = 10 ns, default 200 ns
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~


During simulation, the CPU load for active processors is :
         0 (6.7 %)       1 (5.2 %)       2 (7.7 %)       3 (8.1 %)
         4 (16.0 %)      5 (9.8 %)       6 (13.5 %)      7 (5.2 %)
         8 (2.6 %)       9 (8.8 %)      10 (3.6 %)      11 (60.9 %)
        12 (13.0 %)     13 (4.1 %)      14 (3.6 %)      15 (5.7 %)
        16 (4.5 %)      17 (2.1 %)      19 (100.0 %)    21 (1.0 %)
        22 (5.7 %)      23 (3.6 %)      24 (5.2 %)      25 (4.7 %)
        26 (4.7 %)      27 (4.2 %)      28 (3.6 %)      29 (3.6 %)
        30 (3.1 %)      31 (2.6 %)      32 (6.7 %)      33 (6.2 %)
        34 (4.2 %)      35 (4.1 %)      36 (2.6 %)      37 (1.6 %)
        38 (1.0 %)      39 (10.8 %)     40 (2.0 %)      41 (7.8 %)
        44 (9.7 %)      45 (3.6 %)      46 (2.6 %)      47 (2.1 %)
        Total: 388.6%
Initial condition solution time: CPU = 4.127 ms, elapsed = 4.12893 ms.
Intrinsic tran analysis time:    CPU = 1.20304 s, elapsed = 1.20153 s.
Total time required for tran analysis `tran': CPU = 1.21064 s, elapsed = 1.20912 s.
Time accumulated: CPU = 2.03216 s, elapsed = 2.31041 s.
Peak resident memory used = 134 Mbytes.

finalTimeOP: writing operating point information to rawfile.

Opening the PSF file ../psf/finalTimeOP.info ...
modelParameter: writing model parameter values to rawfile.

Opening the PSF file ../psf/modelParameter.info ...
element: writing instance parameter values to rawfile.

Opening the PSF file ../psf/element.info ...
outputParameter: writing output parameter values to rawfile.

Opening the PSF file ../psf/outputParameter.info ...
designParamVals: writing netlist parameters to rawfile.

Opening the PSFASCII file ../psf/designParamVals.info ...
primitives: writing primitives to rawfile.

Opening the PSFASCII file ../psf/primitives.info.primitives ...
subckts: writing subcircuits to rawfile.

Opening the PSFASCII file ../psf/subckts.info.subckts ...

Aggregate audit (9:30:47 AM, Wed Jun 18, 2025):
Time used: CPU = 2.14 s, elapsed = 2.42 s, util. = 88.4%.
Time spent in licensing: elapsed = 44.9 ms.
Peak memory used = 135 Mbytes.
Simulation started at: 9:30:45 AM, Wed Jun 18, 2025, ended at: 9:30:47 AM, Wed Jun 18, 2025, with elapsed time (wall clock): 2.42 s.
spectre completes with 0 errors, 7 warnings, and 6 notices.
