verilog work "read_and_work.v"
