<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z010i-clg225-1L</Part>
        <TopModelName>Lenet_HW</TopModelName>
        <TargetClockPeriod>50.00</TargetClockPeriod>
        <ClockUncertainty>13.50</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>35.985</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>187789</Best-caseLatency>
            <Average-caseLatency>187789</Average-caseLatency>
            <Worst-caseLatency>187789</Worst-caseLatency>
            <Best-caseRealTimeLatency>9.389 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>9.389 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>9.389 ms</Worst-caseRealTimeLatency>
            <Interval-min>187790</Interval-min>
            <Interval-max>187790</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_109_1>
                <Slack>36.50</Slack>
                <TripCount>100</TripCount>
                <Latency>128800</Latency>
                <AbsoluteTimeLatency>6440000</AbsoluteTimeLatency>
                <IterationLatency>1288</IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_109_1>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>HW_CNN.cpp:106~HW_CNN.cpp:27</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_109_1>
                    <Name>VITIS_LOOP_109_1</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HW_CNN.cpp:109~HW_CNN.cpp:27</SourceLocation>
                </VITIS_LOOP_109_1>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>11</BRAM_18K>
            <DSP>74</DSP>
            <FF>10105</FF>
            <LUT>14807</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>120</BRAM_18K>
            <DSP>80</DSP>
            <FF>35200</FF>
            <LUT>17600</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>Lenet_HW</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>Lenet_HW</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>Lenet_HW</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>Lenet_HW</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>Lenet_HW</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>Lenet_HW</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>Layer1_Neurons_stream_TDATA</name>
            <Object>Layer1_Neurons_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer1_Neurons_stream_TVALID</name>
            <Object>Layer1_Neurons_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer1_Neurons_stream_TREADY</name>
            <Object>Layer1_Neurons_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer1_Weights_stream_TDATA</name>
            <Object>Layer1_Weights_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer1_Weights_stream_TVALID</name>
            <Object>Layer1_Weights_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer1_Weights_stream_TREADY</name>
            <Object>Layer1_Weights_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer2_Weights_stream_TDATA</name>
            <Object>Layer2_Weights_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer2_Weights_stream_TVALID</name>
            <Object>Layer2_Weights_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer2_Weights_stream_TREADY</name>
            <Object>Layer2_Weights_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer3_Weights_stream_TDATA</name>
            <Object>Layer3_Weights_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer3_Weights_stream_TVALID</name>
            <Object>Layer3_Weights_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer3_Weights_stream_TREADY</name>
            <Object>Layer3_Weights_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer4_Neurons_stream_TDATA</name>
            <Object>Layer4_Neurons_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer4_Neurons_stream_TVALID</name>
            <Object>Layer4_Neurons_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer4_Neurons_stream_TREADY</name>
            <Object>Layer4_Neurons_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>Lenet_HW</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_calculateLayer2_fu_107</InstName>
                    <ModuleName>calculateLayer2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>107</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_generic_tanh_double_s_fu_229</InstName>
                            <ModuleName>generic_tanh_double_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>229</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_exp_generic_double_s_fu_89</InstName>
                                    <ModuleName>exp_generic_double_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>89</ID>
                                    <BindInstances>m_exp_fu_312_p2 e_frac_1_fu_330_p2 sub_ln229_fu_364_p2 mac_muladd_16s_15ns_19s_31_4_1_U5 mac_muladd_16s_15ns_19s_31_4_1_U5 add_ln243_1_fu_526_p2 mul_13s_71s_71_1_1_U1 m_diff_fu_571_p2 exp_Z4_m_1_fu_656_p2 mul_43ns_36ns_79_1_1_U2 add_ln130_fu_699_p2 exp_Z2P_m_1_fu_709_p2 mul_49ns_44ns_93_1_1_U3 add_ln145_fu_758_p2 exp_Z1P_m_1_l_fu_828_p2 add_ln297_fu_854_p2 mul_50ns_50ns_100_1_1_U4 add_ln297_1_fu_882_p2 r_exp_1_fu_896_p2 out_exp_fu_954_p2 table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_U table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>dadddsub_64ns_64ns_64_2_full_dsp_1_U15 dadd_64ns_64ns_64_2_full_dsp_1_U16 dadd_64ns_64ns_64_2_full_dsp_1_U17 dadd_64ns_64ns_64_2_full_dsp_1_U18 ddiv_64ns_64ns_64_10_no_dsp_1_U21 dsub_64ns_64ns_64_2_full_dsp_1_U19 ddiv_64ns_64ns_64_10_no_dsp_1_U21 dadddsub_64ns_64ns_64_2_full_dsp_1_U15 dmul_64ns_64ns_64_2_max_dsp_1_U20</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>conv_buff_U add_ln43_fu_335_p2 add_ln43_1_fu_353_p2 add_ln44_fu_430_p2 mac_muladd_3ns_8ns_4ns_10_4_1_U35 mac_muladd_4ns_4ns_10ns_10_4_1_U36 mac_muladd_3ns_8ns_4ns_10_4_1_U35 mac_muladd_4ns_4ns_10ns_10_4_1_U36 add_ln45_fu_474_p2 add_ln44_1_fu_371_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_calculateLayer3_fu_122</InstName>
                    <ModuleName>calculateLayer3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>122</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_generic_tanh_double_s_fu_448</InstName>
                            <ModuleName>generic_tanh_double_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>448</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_exp_generic_double_s_fu_89</InstName>
                                    <ModuleName>exp_generic_double_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>89</ID>
                                    <BindInstances>m_exp_fu_312_p2 e_frac_1_fu_330_p2 sub_ln229_fu_364_p2 mac_muladd_16s_15ns_19s_31_4_1_U5 mac_muladd_16s_15ns_19s_31_4_1_U5 add_ln243_1_fu_526_p2 mul_13s_71s_71_1_1_U1 m_diff_fu_571_p2 exp_Z4_m_1_fu_656_p2 mul_43ns_36ns_79_1_1_U2 add_ln130_fu_699_p2 exp_Z2P_m_1_fu_709_p2 mul_49ns_44ns_93_1_1_U3 add_ln145_fu_758_p2 exp_Z1P_m_1_l_fu_828_p2 add_ln297_fu_854_p2 mul_50ns_50ns_100_1_1_U4 add_ln297_1_fu_882_p2 r_exp_1_fu_896_p2 out_exp_fu_954_p2 table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_U table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>dadddsub_64ns_64ns_64_2_full_dsp_1_U15 dadd_64ns_64ns_64_2_full_dsp_1_U16 dadd_64ns_64ns_64_2_full_dsp_1_U17 dadd_64ns_64ns_64_2_full_dsp_1_U18 ddiv_64ns_64ns_64_10_no_dsp_1_U21 dsub_64ns_64ns_64_2_full_dsp_1_U19 ddiv_64ns_64ns_64_10_no_dsp_1_U21 dadddsub_64ns_64ns_64_2_full_dsp_1_U15 dmul_64ns_64ns_64_2_max_dsp_1_U20</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>conv_buff_U add_ln76_fu_599_p2 add_ln76_1_fu_1409_p2 add_ln77_fu_646_p2 mac_muladd_6ns_5ns_3ns_11_4_1_U51 mul_3ns_6ns_8_1_1_U50 empty_33_fu_1065_p2 empty_34_fu_819_p2 empty_35_fu_955_p2 empty_36_fu_1026_p2 add_ln87_fu_700_p2 add_ln87_1_fu_721_p2 add_ln87_2_fu_781_p2 add_ln87_3_fu_790_p2 add_ln87_4_fu_800_p2 add_ln87_5_fu_809_p2 add_ln87_6_fu_839_p2 add_ln87_7_fu_848_p2 add_ln87_8_fu_858_p2 add_ln87_9_fu_894_p2 add_ln87_10_fu_905_p2 add_ln87_11_fu_935_p2 add_ln87_12_fu_945_p2 add_ln87_13_fu_968_p2 add_ln87_14_fu_979_p2 add_ln87_15_fu_1007_p2 add_ln87_16_fu_1017_p2 add_ln87_17_fu_1046_p2 add_ln87_18_fu_1055_p2 add_ln87_19_fu_1085_p2 add_ln87_20_fu_1094_p2 add_ln87_21_fu_1113_p2 add_ln87_22_fu_1122_p2 add_ln87_23_fu_1131_p2 add_ln87_24_fu_1135_p2 add_ln87_25_fu_1103_p2 add_ln87_26_fu_1139_p2 add_ln87_27_fu_1143_p2 add_ln91_1_fu_1444_p2 mac_muladd_6ns_5ns_3ns_11_4_1_U51 add_ln91_fu_1454_p2 add_ln78_fu_732_p2 add_ln77_1_fu_738_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4_fu_136</InstName>
                    <ModuleName>Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>136</ID>
                    <BindInstances>add_ln112_fu_179_p2 add_ln112_1_fu_229_p2 add_ln114_fu_243_p2 tmp1_fu_269_p2 add_ln115_fu_300_p2 add_ln114_1_fu_320_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_generic_tanh_double_s_fu_146</InstName>
                    <ModuleName>generic_tanh_double_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>146</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_exp_generic_double_s_fu_89</InstName>
                            <ModuleName>exp_generic_double_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>89</ID>
                            <BindInstances>m_exp_fu_312_p2 e_frac_1_fu_330_p2 sub_ln229_fu_364_p2 mac_muladd_16s_15ns_19s_31_4_1_U5 mac_muladd_16s_15ns_19s_31_4_1_U5 add_ln243_1_fu_526_p2 mul_13s_71s_71_1_1_U1 m_diff_fu_571_p2 exp_Z4_m_1_fu_656_p2 mul_43ns_36ns_79_1_1_U2 add_ln130_fu_699_p2 exp_Z2P_m_1_fu_709_p2 mul_49ns_44ns_93_1_1_U3 add_ln145_fu_758_p2 exp_Z1P_m_1_l_fu_828_p2 add_ln297_fu_854_p2 mul_50ns_50ns_100_1_1_U4 add_ln297_1_fu_882_p2 r_exp_1_fu_896_p2 out_exp_fu_954_p2 table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_U table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>dadddsub_64ns_64ns_64_2_full_dsp_1_U15 dadd_64ns_64ns_64_2_full_dsp_1_U16 dadd_64ns_64ns_64_2_full_dsp_1_U17 dadd_64ns_64ns_64_2_full_dsp_1_U18 ddiv_64ns_64ns_64_10_no_dsp_1_U21 dsub_64ns_64ns_64_2_full_dsp_1_U19 ddiv_64ns_64ns_64_10_no_dsp_1_U21 dadddsub_64ns_64ns_64_2_full_dsp_1_U15 dmul_64ns_64ns_64_2_max_dsp_1_U20</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>Layer2_Neurons_CPU_U Layer3_Neurons_CPU_U next_mul_fu_191_p2 add_ln109_fu_203_p2 dmul_64ns_64ns_64_2_max_dsp_1_U67 dmul_64ns_64ns_64_2_max_dsp_1_U67</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>exp_generic_double_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>34.575</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>6</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:158</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>5</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>4</UTIL_BRAM>
                    <DSP>29</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>36</UTIL_DSP>
                    <FF>751</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>2681</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>15</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="m_exp_fu_312_p2" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486" STORAGESUBTYPE="" URAM="0" VARIABLE="m_exp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="e_frac_1_fu_330_p2" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:224" STORAGESUBTYPE="" URAM="0" VARIABLE="e_frac_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln229_fu_364_p2" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:229" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_19s_31_4_1_U5" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_19s_31_4_1_U5" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:243" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_1_fu_526_p2" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:243" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln243_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_13s_71s_71_1_1_U1" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:249" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="m_diff_fu_571_p2" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:255" STORAGESUBTYPE="" URAM="0" VARIABLE="m_diff"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="exp_Z4_m_1_fu_656_p2" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:115" STORAGESUBTYPE="" URAM="0" VARIABLE="exp_Z4_m_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="6" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_43ns_36ns_79_1_1_U2" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:123" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln130_fu_699_p2" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:130" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="exp_Z2P_m_1_fu_709_p2" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:130" STORAGESUBTYPE="" URAM="0" VARIABLE="exp_Z2P_m_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="9" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_49ns_44ns_93_1_1_U3" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln145_fu_758_p2" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:145" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="exp_Z1P_m_1_l_fu_828_p2" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:145" STORAGESUBTYPE="" URAM="0" VARIABLE="exp_Z1P_m_1_l"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln297_fu_854_p2" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:297" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln297"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="9" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_50ns_50ns_100_1_1_U4" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:297" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln297"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln297_1_fu_882_p2" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:297" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln297_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_exp_1_fu_896_p2" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:305" STORAGESUBTYPE="" URAM="0" VARIABLE="r_exp_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="out_exp_fu_954_p2" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:336" STORAGESUBTYPE="" URAM="0" VARIABLE="out_exp"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_U" SOURCE="" STORAGESIZE="58 256 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U" SOURCE="" STORAGESIZE="26 256 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_2p" URAM="0" VARIABLE="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U" SOURCE="" STORAGESIZE="42 256 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>generic_tanh_double_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>35.160</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>23</Best-caseLatency>
                    <Average-caseLatency>23</Average-caseLatency>
                    <Worst-caseLatency>23</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.150 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.150 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.150 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>24</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:28</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>5</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>4</UTIL_BRAM>
                    <DSP>55</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>68</UTIL_DSP>
                    <FF>6019</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>17</UTIL_FF>
                    <LUT>9629</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>54</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_2_full_dsp_1_U15" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:55" STORAGESUBTYPE="" URAM="0" VARIABLE="x"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_2_full_dsp_1_U16" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="x_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_2_full_dsp_1_U17" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_2_full_dsp_1_U18" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="9" LOOP="" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_10_no_dsp_1_U21" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="div"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="dsub" PRAGMA="" RTLNAME="dsub_64ns_64ns_64_2_full_dsp_1_U19" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="resultf_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="9" LOOP="" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_10_no_dsp_1_U21" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="resultf_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_2_full_dsp_1_U15" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U20" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:49" STORAGESUBTYPE="" URAM="0" VARIABLE="resultf"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>calculateLayer2</Name>
            <Loops>
                <VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>35.985</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>26424</Best-caseLatency>
                    <Average-caseLatency>26424</Average-caseLatency>
                    <Worst-caseLatency>26424</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.321 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.321 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.321 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>26424</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3>
                        <Name>VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3</Name>
                        <Slack>36.50</Slack>
                        <TripCount>1014</TripCount>
                        <Latency>26422</Latency>
                        <AbsoluteTimeLatency>1.321 ms</AbsoluteTimeLatency>
                        <PipelineII>26</PipelineII>
                        <PipelineDepth>85</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_generic_tanh_double_s_fu_229</Instance>
                        </InstanceList>
                    </VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HW_CNN.cpp:40</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3>
                            <Name>VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HW_CNN.cpp:43</SourceLocation>
                        </VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>1231</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>1154</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_buff_U" SOURCE="HW_CNN.cpp:41" STORAGESIZE="32 841 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="conv_buff"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_335_p2" SOURCE="HW_CNN.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_1_fu_353_p2" SOURCE="HW_CNN.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_430_p2" SOURCE="HW_CNN.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_8ns_4ns_10_4_1_U35" SOURCE="HW_CNN.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_4ns_10ns_10_4_1_U36" SOURCE="HW_CNN.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_8ns_4ns_10_4_1_U35" SOURCE="HW_CNN.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_4ns_10ns_10_4_1_U36" SOURCE="HW_CNN.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_fu_474_p2" SOURCE="HW_CNN.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_1_fu_371_p2" SOURCE="HW_CNN.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln44_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>calculateLayer3</Name>
            <Loops>
                <VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>35.985</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32560</Best-caseLatency>
                    <Average-caseLatency>32560</Average-caseLatency>
                    <Worst-caseLatency>32560</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.628 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.628 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.628 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32560</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3>
                        <Name>VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3</Name>
                        <Slack>36.50</Slack>
                        <TripCount>1250</TripCount>
                        <Latency>32558</Latency>
                        <AbsoluteTimeLatency>1.628 ms</AbsoluteTimeLatency>
                        <PipelineII>26</PipelineII>
                        <PipelineDepth>85</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_generic_tanh_double_s_fu_448</Instance>
                        </InstanceList>
                    </VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HW_CNN.cpp:73</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3>
                            <Name>VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HW_CNN.cpp:76</SourceLocation>
                        </VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>1864</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>1858</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>10</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_buff_U" SOURCE="HW_CNN.cpp:74" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="conv_buff"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_599_p2" SOURCE="HW_CNN.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_1_fu_1409_p2" SOURCE="HW_CNN.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_fu_646_p2" SOURCE="HW_CNN.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_6ns_5ns_3ns_11_4_1_U51" SOURCE="HW_CNN.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_6ns_8_1_1_U50" SOURCE="HW_CNN.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_33_fu_1065_p2" SOURCE="HW_CNN.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_34_fu_819_p2" SOURCE="HW_CNN.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_35_fu_955_p2" SOURCE="HW_CNN.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_36_fu_1026_p2" SOURCE="HW_CNN.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_fu_700_p2" SOURCE="HW_CNN.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_1_fu_721_p2" SOURCE="HW_CNN.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_2_fu_781_p2" SOURCE="HW_CNN.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_3_fu_790_p2" SOURCE="HW_CNN.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_4_fu_800_p2" SOURCE="HW_CNN.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_5_fu_809_p2" SOURCE="HW_CNN.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_6_fu_839_p2" SOURCE="HW_CNN.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_7_fu_848_p2" SOURCE="HW_CNN.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_8_fu_858_p2" SOURCE="HW_CNN.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_9_fu_894_p2" SOURCE="HW_CNN.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_10_fu_905_p2" SOURCE="HW_CNN.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_11_fu_935_p2" SOURCE="HW_CNN.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_12_fu_945_p2" SOURCE="HW_CNN.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_13_fu_968_p2" SOURCE="HW_CNN.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_14_fu_979_p2" SOURCE="HW_CNN.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_15_fu_1007_p2" SOURCE="HW_CNN.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_16_fu_1017_p2" SOURCE="HW_CNN.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_17_fu_1046_p2" SOURCE="HW_CNN.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_18_fu_1055_p2" SOURCE="HW_CNN.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_19_fu_1085_p2" SOURCE="HW_CNN.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_20_fu_1094_p2" SOURCE="HW_CNN.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_21_fu_1113_p2" SOURCE="HW_CNN.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_22_fu_1122_p2" SOURCE="HW_CNN.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_23_fu_1131_p2" SOURCE="HW_CNN.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_24_fu_1135_p2" SOURCE="HW_CNN.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_25_fu_1103_p2" SOURCE="HW_CNN.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_26_fu_1139_p2" SOURCE="HW_CNN.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_27_fu_1143_p2" SOURCE="HW_CNN.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_1_fu_1444_p2" SOURCE="HW_CNN.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln91_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_6ns_5ns_3ns_11_4_1_U51" SOURCE="HW_CNN.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln91_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_1454_p2" SOURCE="HW_CNN.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_fu_732_p2" SOURCE="HW_CNN.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_1_fu_738_p2" SOURCE="HW_CNN.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4</Name>
            <Loops>
                <VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>34.961</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1254</Best-caseLatency>
                    <Average-caseLatency>1254</Average-caseLatency>
                    <Worst-caseLatency>1254</Worst-caseLatency>
                    <Best-caseRealTimeLatency>62.700 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>62.700 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>62.700 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1254</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4>
                        <Name>VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4</Name>
                        <Slack>36.50</Slack>
                        <TripCount>1250</TripCount>
                        <Latency>1252</Latency>
                        <AbsoluteTimeLatency>62.600 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HW_CNN.cpp:105~HW_CNN.cpp:27</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4>
                            <Name>VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>HW_CNN.cpp:112~HW_CNN.cpp:27</SourceLocation>
                        </VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>102</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>304</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_fu_179_p2" SOURCE="HW_CNN.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_1_fu_229_p2" SOURCE="HW_CNN.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln112_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_fu_243_p2" SOURCE="HW_CNN.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4" OPTYPE="add" PRAGMA="" RTLNAME="tmp1_fu_269_p2" SOURCE="HW_CNN.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_fu_300_p2" SOURCE="HW_CNN.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_1_fu_320_p2" SOURCE="HW_CNN.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln114_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Lenet_HW</Name>
            <Loops>
                <VITIS_LOOP_109_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>35.985</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>187789</Best-caseLatency>
                    <Average-caseLatency>187789</Average-caseLatency>
                    <Worst-caseLatency>187789</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.389 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.389 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.389 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>187790</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_109_1>
                        <Name>VITIS_LOOP_109_1</Name>
                        <Slack>36.50</Slack>
                        <TripCount>100</TripCount>
                        <Latency>128800</Latency>
                        <AbsoluteTimeLatency>6.440 ms</AbsoluteTimeLatency>
                        <IterationLatency>1288</IterationLatency>
                        <PipelineDepth>1288</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4_fu_136</Instance>
                            <Instance>grp_generic_tanh_double_s_fu_146</Instance>
                        </InstanceList>
                    </VITIS_LOOP_109_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HW_CNN.cpp:106~HW_CNN.cpp:27</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_109_1>
                            <Name>VITIS_LOOP_109_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>HW_CNN.cpp:109~HW_CNN.cpp:27</SourceLocation>
                        </VITIS_LOOP_109_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>11</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>9</UTIL_BRAM>
                    <DSP>74</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>92</UTIL_DSP>
                    <FF>10105</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>28</UTIL_FF>
                    <LUT>14807</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>84</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Layer2_Neurons_CPU_U" SOURCE="HW_CNN.cpp:21" STORAGESIZE="32 1014 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Layer2_Neurons_CPU"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Layer3_Neurons_CPU_U" SOURCE="HW_CNN.cpp:24" STORAGESIZE="32 1250 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="Layer3_Neurons_CPU"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_1" OPTYPE="add" PRAGMA="" RTLNAME="next_mul_fu_191_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="next_mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_203_p2" SOURCE="HW_CNN.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_109_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U67" SOURCE="HW_CNN.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_109_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U67" SOURCE="HW_CNN.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="mul23_i"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="Layer1_Neurons_stream" index="0" direction="in" srcType="stream&lt;float, 0&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="Layer1_Neurons_stream" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Layer1_Weights_stream" index="1" direction="in" srcType="stream&lt;float, 0&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="Layer1_Weights_stream" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Layer2_Weights_stream" index="2" direction="in" srcType="stream&lt;float, 0&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="Layer2_Weights_stream" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Layer3_Weights_stream" index="3" direction="in" srcType="stream&lt;float, 0&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="Layer3_Weights_stream" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Layer4_Neurons_stream" index="4" direction="out" srcType="stream&lt;float, 0&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="Layer4_Neurons_stream" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">Layer1_Neurons_stream:Layer1_Weights_stream:Layer2_Weights_stream:Layer3_Weights_stream:Layer4_Neurons_stream</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="Layer1_Neurons_stream" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="32" portPrefix="Layer1_Neurons_stream_">
            <ports>
                <port>Layer1_Neurons_stream_TDATA</port>
                <port>Layer1_Neurons_stream_TREADY</port>
                <port>Layer1_Neurons_stream_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="Layer1_Neurons_stream"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Layer1_Weights_stream" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="32" portPrefix="Layer1_Weights_stream_">
            <ports>
                <port>Layer1_Weights_stream_TDATA</port>
                <port>Layer1_Weights_stream_TREADY</port>
                <port>Layer1_Weights_stream_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="Layer1_Weights_stream"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Layer2_Weights_stream" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="32" portPrefix="Layer2_Weights_stream_">
            <ports>
                <port>Layer2_Weights_stream_TDATA</port>
                <port>Layer2_Weights_stream_TREADY</port>
                <port>Layer2_Weights_stream_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="Layer2_Weights_stream"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Layer3_Weights_stream" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="32" portPrefix="Layer3_Weights_stream_">
            <ports>
                <port>Layer3_Weights_stream_TDATA</port>
                <port>Layer3_Weights_stream_TREADY</port>
                <port>Layer3_Weights_stream_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="Layer3_Weights_stream"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Layer4_Neurons_stream" type="axi4stream" busTypeName="axis" mode="master" dataWidth="32" portPrefix="Layer4_Neurons_stream_">
            <ports>
                <port>Layer4_Neurons_stream_TDATA</port>
                <port>Layer4_Neurons_stream_TREADY</port>
                <port>Layer4_Neurons_stream_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="Layer4_Neurons_stream"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AXIS">
                <table>
                    <keys size="6">Interface, Direction, Register Mode, TDATA, TREADY, TVALID</keys>
                    <column name="Layer1_Neurons_stream">in, both, 32, 1, 1</column>
                    <column name="Layer1_Weights_stream">in, both, 32, 1, 1</column>
                    <column name="Layer2_Weights_stream">in, both, 32, 1, 1</column>
                    <column name="Layer3_Weights_stream">in, both, 32, 1, 1</column>
                    <column name="Layer4_Neurons_stream">out, both, 32, 1, 1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="Layer1_Neurons_stream">in, stream&lt;float 0&gt;&amp;</column>
                    <column name="Layer1_Weights_stream">in, stream&lt;float 0&gt;&amp;</column>
                    <column name="Layer2_Weights_stream">in, stream&lt;float 0&gt;&amp;</column>
                    <column name="Layer3_Weights_stream">in, stream&lt;float 0&gt;&amp;</column>
                    <column name="Layer4_Neurons_stream">out, stream&lt;float 0&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="Layer1_Neurons_stream">Layer1_Neurons_stream, interface</column>
                    <column name="Layer1_Weights_stream">Layer1_Weights_stream, interface</column>
                    <column name="Layer2_Weights_stream">Layer2_Weights_stream, interface</column>
                    <column name="Layer3_Weights_stream">Layer3_Weights_stream, interface</column>
                    <column name="Layer4_Neurons_stream">Layer4_Neurons_stream, interface</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="interface" location="HW_CNN.cpp:15" status="valid" parentFunction="lenet_hw" variable="Layer1_Neurons_stream" isDirective="0" options="mode=axis port=Layer1_Neurons_stream"/>
        <Pragma type="interface" location="HW_CNN.cpp:16" status="valid" parentFunction="lenet_hw" variable="Layer1_Weights_stream" isDirective="0" options="mode=axis port=Layer1_Weights_stream"/>
        <Pragma type="interface" location="HW_CNN.cpp:17" status="valid" parentFunction="lenet_hw" variable="Layer2_Weights_stream" isDirective="0" options="mode=axis port=Layer2_Weights_stream"/>
        <Pragma type="interface" location="HW_CNN.cpp:18" status="valid" parentFunction="lenet_hw" variable="Layer3_Weights_stream" isDirective="0" options="mode=axis port=Layer3_Weights_stream"/>
        <Pragma type="interface" location="HW_CNN.cpp:19" status="valid" parentFunction="lenet_hw" variable="Layer4_Neurons_stream" isDirective="0" options="mode=axis port=Layer4_Neurons_stream"/>
        <Pragma type="interface" location="HW_CNN.cpp:35" status="valid" parentFunction="calculatelayer2" variable="Layer1_Neurons_stream" isDirective="0" options="mode=axis port=Layer1_Neurons_stream"/>
        <Pragma type="interface" location="HW_CNN.cpp:36" status="valid" parentFunction="calculatelayer2" variable="Layer1_Weights_stream" isDirective="0" options="mode=axis port=Layer1_Weights_stream"/>
        <Pragma type="interface" location="HW_CNN.cpp:37" status="valid" parentFunction="calculatelayer2" variable="Layer2_Neurons_CPU" isDirective="0" options="mode=s_axilite port=Layer2_Neurons_CPU bundle=OUTPUT"/>
        <Pragma type="pipeline" location="HW_CNN.cpp:46" status="valid" parentFunction="calculatelayer2" variable="" isDirective="0" options="II=1"/>
        <Pragma type="interface" location="HW_CNN.cpp:68" status="valid" parentFunction="calculatelayer3" variable="Layer2_Neurons_CPU" isDirective="0" options="mode=s_axilite port=Layer2_Neurons_CPU bundle=INPUT"/>
        <Pragma type="interface" location="HW_CNN.cpp:69" status="valid" parentFunction="calculatelayer3" variable="Layer2_Weights_stream" isDirective="0" options="mode=axis port=Layer2_Weights_stream"/>
        <Pragma type="interface" location="HW_CNN.cpp:70" status="valid" parentFunction="calculatelayer3" variable="Layer3_Neurons_CPU" isDirective="0" options="mode=s_axilite port=Layer3_Neurons_CPU bundle=OUTPUT"/>
        <Pragma type="pipeline" location="HW_CNN.cpp:79" status="valid" parentFunction="calculatelayer3" variable="" isDirective="0" options="II=1"/>
        <Pragma type="interface" location="HW_CNN.cpp:101" status="valid" parentFunction="calculatelayer4" variable="Layer3_Neurons_CPU" isDirective="0" options="mode=s_axilite port=Layer3_Neurons_CPU bundle=INPUT"/>
        <Pragma type="interface" location="HW_CNN.cpp:102" status="valid" parentFunction="calculatelayer4" variable="Layer3_Weights_stream" isDirective="0" options="mode=axis port=Layer3_Weights_stream"/>
        <Pragma type="interface" location="HW_CNN.cpp:103" status="valid" parentFunction="calculatelayer4" variable="Layer4_Neurons_stream" isDirective="0" options="mode=axis port=Layer4_Neurons_stream"/>
        <Pragma type="pipeline" location="HW_CNN.cpp:116" status="valid" parentFunction="calculatelayer4" variable="" isDirective="0" options="II=1"/>
    </PragmaReport>
</profile>

