# MIPS_CPU
Simulation using verilog (in Vivado) that implements a 32 bit MIPS CPU which includes a 5 stage pipeline (IF/ID/EXE/MEM/WB), forwarding and delay branching. 
![schematic for mips cpu](https://user-images.githubusercontent.com/62347411/133114249-7a3235ac-9ca4-4ff6-af1a-98af0976261e.PNG)
