# RTL-RISC-V-processor
RTL Design of 5-stage pipelined RISC-V processor in RTL
(Developed a Verilog-based RV32I processor project with a 5-stage pipeline (Fetch, decode, execute, memory, writeback) following the RISCV ISA RV32I variant for efficient data processing.)





