INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab2/4_0/very_good_sipo/very_good_sipo.srcs/sources_1/new/very_good_sipo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module very_good_sipo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab2/4_0/very_good_sipo/very_good_sipo.srcs/sim_1/new/very_good_sipo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module very_good_sipo_tb
