Timing Analyzer report for fast_serial
Thu Feb 27 22:07:25 2020
Quartus Prime Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'PLL12_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'PLL12_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Recovery: 'PLL12_inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Removal: 'PLL12_inst|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'PLL12_inst|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 0C Model Hold: 'PLL12_inst|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Recovery: 'PLL12_inst|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Removal: 'PLL12_inst|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'PLL12_inst|altpll_component|auto_generated|pll1|clk[0]'
 35. Fast 1200mV 0C Model Hold: 'PLL12_inst|altpll_component|auto_generated|pll1|clk[0]'
 36. Fast 1200mV 0C Model Recovery: 'PLL12_inst|altpll_component|auto_generated|pll1|clk[0]'
 37. Fast 1200mV 0C Model Removal: 'PLL12_inst|altpll_component|auto_generated|pll1|clk[0]'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths Summary
 52. Clock Status Summary
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. Unconstrained Input Ports
 56. Unconstrained Output Ports
 57. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition ;
; Timing Analyzer       ; Timing Analyzer                                     ;
; Revision Name         ; fast_serial                                         ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL025YU256C8G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.09        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   3.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                           ;
+---------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                       ; Status ; Read at                  ;
+---------------------------------------------------------------------+--------+--------------------------+
; fast_serial.sdc                                                     ; OK     ; Thu Feb 27 22:07:24 2020 ;
; avalon_fast_serial/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Thu Feb 27 22:07:24 2020 ;
+---------------------------------------------------------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------+------------------------------------------------------------+
; Clock Name                                             ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                   ; Targets                                                    ;
+--------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------+------------------------------------------------------------+
; CLK12M                                                 ; Base      ; 83.333 ; 12.0 MHz  ; 0.000 ; 41.666 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                          ; { CLK12M }                                                 ;
; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 19.999 ; 50.0 MHz  ; 0.000 ; 9.999  ; 50.00      ; 6         ; 25          ;       ;        ;           ;            ; false    ; CLK12M ; PLL12_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL12_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+--------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                          ;
+-----------+-----------------+--------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                             ; Note ;
+-----------+-----------------+--------------------------------------------------------+------+
; 94.48 MHz ; 94.48 MHz       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+--------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                            ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 9.415 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                             ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.454 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                          ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 16.103 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                          ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.266 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                               ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 9.642  ; 0.000         ;
; CLK12M                                                 ; 41.518 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL12_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                 ; To Node                                                                                                 ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 9.415  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[1]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.084     ; 10.501     ;
; 9.606  ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[1]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.074     ; 10.320     ;
; 10.055 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[1]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.074     ; 9.871      ;
; 10.105 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_avalon_master_agent|hold_waitrequest                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[1]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.078     ; 9.817      ;
; 10.533 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[6]                                                                             ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[1]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.066     ; 9.401      ;
; 10.567 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[4]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.084     ; 9.349      ;
; 10.737 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[4]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.074     ; 9.189      ;
; 10.777 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[2]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.094     ; 9.129      ;
; 10.777 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[6]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.094     ; 9.129      ;
; 10.777 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[3]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.094     ; 9.129      ;
; 10.947 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[3]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.084     ; 8.969      ;
; 10.947 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[2]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.084     ; 8.969      ;
; 10.947 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[6]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.084     ; 8.969      ;
; 11.135 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[2]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.097     ; 8.768      ;
; 11.135 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[5]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.097     ; 8.768      ;
; 11.135 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[6]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.097     ; 8.768      ;
; 11.135 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.097     ; 8.768      ;
; 11.186 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[4]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.074     ; 8.740      ;
; 11.236 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_avalon_master_agent|hold_waitrequest                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[4]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.078     ; 8.686      ;
; 11.298 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|current_byte[1]      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.080     ; 8.622      ;
; 11.305 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[2]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.087     ; 8.608      ;
; 11.305 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[5]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.087     ; 8.608      ;
; 11.305 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[6]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.087     ; 8.608      ;
; 11.305 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.087     ; 8.608      ;
; 11.322 ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[7]                                                                                ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.104     ; 8.574      ;
; 11.323 ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[7]                                                                                ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.104     ; 8.573      ;
; 11.331 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[0]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.083     ; 8.586      ;
; 11.377 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[5]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.080     ; 8.543      ;
; 11.396 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[6]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.084     ; 8.520      ;
; 11.396 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[2]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.084     ; 8.520      ;
; 11.396 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[3]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.084     ; 8.520      ;
; 11.446 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_avalon_master_agent|hold_waitrequest                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[3]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.088     ; 8.466      ;
; 11.446 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_avalon_master_agent|hold_waitrequest                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[2]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.088     ; 8.466      ;
; 11.446 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_avalon_master_agent|hold_waitrequest                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[6]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.088     ; 8.466      ;
; 11.449 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_startofpacket    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.091     ; 8.460      ;
; 11.468 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|current_byte[1]      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.070     ; 8.462      ;
; 11.488 ; rx_fastserial:rx_lite|rx_ready                                                                                                                                            ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.093     ; 8.419      ;
; 11.489 ; rx_fastserial:rx_lite|rx_ready                                                                                                                                            ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.093     ; 8.418      ;
; 11.501 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[0]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.073     ; 8.426      ;
; 11.533 ; rx_fastserial:rx_lite|rx_data[4]                                                                                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.090     ; 8.377      ;
; 11.534 ; rx_fastserial:rx_lite|rx_data[4]                                                                                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.090     ; 8.376      ;
; 11.547 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[5]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.070     ; 8.383      ;
; 11.552 ; rx_fastserial:rx_lite|rx_data[5]                                                                                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.090     ; 8.358      ;
; 11.553 ; rx_fastserial:rx_lite|rx_data[5]                                                                                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.090     ; 8.357      ;
; 11.599 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.103     ; 8.298      ;
; 11.600 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.103     ; 8.297      ;
; 11.619 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_startofpacket    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.081     ; 8.300      ;
; 11.655 ; rx_fastserial:rx_lite|rx_data[6]                                                                                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.090     ; 8.255      ;
; 11.656 ; rx_fastserial:rx_lite|rx_data[6]                                                                                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.090     ; 8.254      ;
; 11.664 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[6]                                                                             ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[4]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.066     ; 8.270      ;
; 11.685 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.094     ; 8.221      ;
; 11.693 ; rx_fastserial:rx_lite|rx_data[1]                                                                                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.090     ; 8.217      ;
; 11.694 ; rx_fastserial:rx_lite|rx_data[1]                                                                                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.090     ; 8.216      ;
; 11.714 ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[6]                                                                                ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.104     ; 8.182      ;
; 11.715 ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[6]                                                                                ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.104     ; 8.181      ;
; 11.742 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.088     ; 8.170      ;
; 11.745 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1] ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[1]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.064     ; 8.191      ;
; 11.753 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_EXTRA      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.098     ; 8.149      ;
; 11.754 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[2]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.087     ; 8.159      ;
; 11.754 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[5]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.087     ; 8.159      ;
; 11.754 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.087     ; 8.159      ;
; 11.754 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[6]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.087     ; 8.159      ;
; 11.758 ; tx_fastserial:tx_lite|busy                                                                                                                                                ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[1]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.075     ; 8.167      ;
; 11.778 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.WRITE_WAIT     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.098     ; 8.124      ;
; 11.788 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|current_byte[0]      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.080     ; 8.132      ;
; 11.802 ; rx_fastserial:rx_lite|rx_data[2]                                                                                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.090     ; 8.108      ;
; 11.803 ; rx_fastserial:rx_lite|rx_data[2]                                                                                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.090     ; 8.107      ;
; 11.804 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_avalon_master_agent|hold_waitrequest                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[5]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.091     ; 8.105      ;
; 11.804 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_avalon_master_agent|hold_waitrequest                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[2]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.091     ; 8.105      ;
; 11.804 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_avalon_master_agent|hold_waitrequest                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[6]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.091     ; 8.105      ;
; 11.804 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_avalon_master_agent|hold_waitrequest                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.091     ; 8.105      ;
; 11.842 ; rx_fastserial:rx_lite|rx_data[3]                                                                                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.090     ; 8.068      ;
; 11.843 ; rx_fastserial:rx_lite|rx_data[3]                                                                                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.090     ; 8.067      ;
; 11.851 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.RETURN_PACKET  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.084     ; 8.065      ;
; 11.855 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.084     ; 8.061      ;
; 11.856 ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[7]                                                                                ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[4]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.085     ; 8.059      ;
; 11.873 ; tx_fastserial:tx_lite|busy                                                                                                                                                ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[4]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.075     ; 8.052      ;
; 11.874 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[6]                                                                             ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[2]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.076     ; 8.050      ;
; 11.874 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[6]                                                                             ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[6]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.076     ; 8.050      ;
; 11.874 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[6]                                                                             ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[3]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.076     ; 8.050      ;
; 11.879 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.093     ; 8.028      ;
; 11.879 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.093     ; 8.028      ;
; 11.912 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.078     ; 8.010      ;
; 11.917 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|current_byte[1]      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.070     ; 8.013      ;
; 11.939 ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_valid                                                                                    ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[1]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.075     ; 7.986      ;
; 11.950 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[0]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.073     ; 7.977      ;
; 11.958 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|current_byte[0]      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.070     ; 7.972      ;
; 11.965 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_EXTRA      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.088     ; 7.947      ;
; 11.967 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_avalon_master_agent|hold_waitrequest                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|current_byte[1]      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.074     ; 7.959      ;
; 11.980 ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[7]                                                                                ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[1]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.085     ; 7.935      ;
; 11.981 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|in_ready_0                                                                             ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.103     ; 7.916      ;
; 11.982 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|in_ready_0                                                                             ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.103     ; 7.915      ;
; 11.983 ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[2]                                                                                ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.104     ; 7.913      ;
; 11.984 ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[2]                                                                                ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.104     ; 7.912      ;
; 11.993 ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[1]                                                                                ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.104     ; 7.903      ;
; 11.994 ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[1]                                                                                ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.104     ; 7.902      ;
; 11.996 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[5]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.070     ; 7.934      ;
; 11.998 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.WRITE_WAIT     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.088     ; 7.914      ;
; 12.000 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_avalon_master_agent|hold_waitrequest                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[0]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.077     ; 7.923      ;
; 12.021 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.RETURN_PACKET  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.074     ; 7.905      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL12_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                   ; To Node                                                                                                                                                                     ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.454 ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_channel                                                                                   ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_channel                                                                                   ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|stored_channel[0]                                                                              ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|stored_channel[0]                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[0]                                                                                                                 ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[0]                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_endofpacket                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_endofpacket                                                                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_DATA_WAIT                                                                     ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_DATA_WAIT                                                                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|current_byte[0]                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|current_byte[0]                                                                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|last_trans                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|last_trans                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[7]                                                                                                                 ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[7]                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]                         ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[6]                                                                                                                 ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[6]                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[5]                                                                                                                 ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[5]                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[4]                                                                                                                 ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[4]                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|received_esc                                                                                    ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|received_esc                                                                                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[3]                                                                                                                 ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[3]                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.0000                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.0000                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[2]                                                                                                                 ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[2]                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                    ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[1]                                                                                                                 ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[1]                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                    ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|last_channel[1]                     ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|last_channel[1]                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|pending_response_count[0]           ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|pending_response_count[0]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][103]                    ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][103]                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                    ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][103]                    ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][103]                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem[1][103]                         ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem[1][103]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[0]                         ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[0]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem[0][103]                         ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem[0][103]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|has_pending_responses               ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|has_pending_responses               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_sop                                                                                       ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_sop                                                                                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_channel_char                                                                              ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_channel_char                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|first_trans                                                                              ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|first_trans                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; rx_fastserial:rx_lite|state[3]                                                                                                                                              ; rx_fastserial:rx_lite|state[3]                                                                                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rx_fastserial:rx_lite|state[2]                                                                                                                                              ; rx_fastserial:rx_lite|state[2]                                                                                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_eop                                                                                       ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_eop                                                                                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]   ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]   ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT                                                                      ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT                                                                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rx_fastserial:rx_lite|state[1]                                                                                                                                              ; rx_fastserial:rx_lite|state[1]                                                                                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; tx_fastserial:tx_lite|fsdi                                                                                                                                                  ; tx_fastserial:tx_lite|fsdi                                                                                                                                                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.WRITE_WAIT                                                                         ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.WRITE_WAIT                                                                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_EXTRA                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_EXTRA                                                                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_SIZE1                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_SIZE1                                                                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_esc                                                                                       ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_esc                                                                                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_SIZE2                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_SIZE2                                                                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR1                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR1                                                                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR2                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR2                                                                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR3                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR3                                                                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR4                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR4                                                                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT                                                                     ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT                                                                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rx_fastserial:rx_lite|rx_ready                                                                                                                                              ; rx_fastserial:rx_lite|rx_ready                                                                                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; tx_fastserial:tx_lite|state[1]                                                                                                                                              ; tx_fastserial:tx_lite|state[1]                                                                                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; tx_fastserial:tx_lite|state[2]                                                                                                                                              ; tx_fastserial:tx_lite|state[2]                                                                                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; tx_fastserial:tx_lite|state[3]                                                                                                                                              ; tx_fastserial:tx_lite|state[3]                                                                                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; tx_fastserial:tx_lite|state[0]                                                                                                                                              ; tx_fastserial:tx_lite|state[0]                                                                                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; tx_fastserial:tx_lite|busy                                                                                                                                                  ; tx_fastserial:tx_lite|busy                                                                                                                                                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_valid                                                                                      ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_valid                                                                                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.466 ; reset_count[0]                                                                                                                                                              ; reset_count[0]                                                                                                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.467 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]   ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]   ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.758      ;
; 0.467 ; clock_fastserial:clock_for_fastserial|fsclk                                                                                                                                 ; clock_fastserial:clock_for_fastserial|fsclk                                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.758      ;
; 0.498 ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_channel_char                                                                              ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[5]                                                                                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.790      ;
; 0.502 ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_channel_char                                                                              ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[2]                                                                                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                              ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; tx_fastserial:tx_lite|lcl_data[1]                                                                                                                                           ; tx_fastserial:tx_lite|lcl_data[0]                                                                                                                                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                              ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.504 ; rx_fastserial:rx_lite|d_fsdo                                                                                                                                                ; rx_fastserial:rx_lite|q_fsdo                                                                                                                                                ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; tx_fastserial:tx_lite|lcl_data[5]                                                                                                                                           ; tx_fastserial:tx_lite|lcl_data[4]                                                                                                                                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
; 0.506 ; tx_fastserial:tx_lite|lcl_data[2]                                                                                                                                           ; tx_fastserial:tx_lite|lcl_data[1]                                                                                                                                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.797      ;
; 0.509 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_EXTRA                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_SIZE1                                                                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.800      ;
; 0.519 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR2                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR3                                                                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.810      ;
; 0.520 ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|received_esc                                                                                    ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[5]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.812      ;
; 0.521 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR3                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR4                                                                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.812      ;
; 0.521 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid                                                                                ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_valid                                                                                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.812      ;
; 0.524 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]                         ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_gpio_slave_avs_s0_translator|read_latency_shift_reg[0]      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.816      ;
; 0.525 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]                         ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem[1][103]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.817      ;
; 0.530 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_SIZE2                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR1                                                                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.821      ;
; 0.533 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_gpio_slave_avs_s0_translator|read_latency_shift_reg[0]      ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.825      ;
; 0.534 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0] ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.826      ;
; 0.534 ; rx_fastserial:rx_lite|rx_data[4]                                                                                                                                            ; rx_fastserial:rx_lite|rx_data[3]                                                                                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.826      ;
; 0.535 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0] ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][103]                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.827      ;
; 0.535 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR1                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR2                                                                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.826      ;
; 0.535 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_SIZE1                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_SIZE2                                                                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.826      ;
; 0.536 ; rx_fastserial:rx_lite|rx_data[5]                                                                                                                                            ; rx_fastserial:rx_lite|rx_data[4]                                                                                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.828      ;
; 0.537 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_gpio_slave_avs_s0_translator|read_latency_shift_reg[0]      ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem[0][103]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.829      ;
; 0.537 ; rx_fastserial:rx_lite|rx_data[3]                                                                                                                                            ; rx_fastserial:rx_lite|rx_data[2]                                                                                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.829      ;
; 0.538 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_gpio_slave_avs_s0_translator|read_latency_shift_reg[0]      ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[0]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.830      ;
; 0.545 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read                                                                                     ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|last_channel[1]                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.837      ;
; 0.559 ; rx_fastserial:rx_lite|rx_data[2]                                                                                                                                            ; rx_fastserial:rx_lite|rx_data[1]                                                                                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.851      ;
; 0.628 ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[4]                                                                                    ; tx_fastserial:tx_lite|lcl_data[4]                                                                                                                                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.919      ;
; 0.628 ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[1]                                                                                    ; tx_fastserial:tx_lite|lcl_data[1]                                                                                                                                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.919      ;
; 0.632 ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[6]                                                                                    ; tx_fastserial:tx_lite|lcl_data[6]                                                                                                                                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.923      ;
; 0.643 ; tx_fastserial:tx_lite|lcl_data[6]                                                                                                                                           ; tx_fastserial:tx_lite|lcl_data[5]                                                                                                                                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.934      ;
; 0.647 ; tx_fastserial:tx_lite|lcl_data[4]                                                                                                                                           ; tx_fastserial:tx_lite|lcl_data[3]                                                                                                                                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.938      ;
; 0.647 ; tx_fastserial:tx_lite|lcl_data[3]                                                                                                                                           ; tx_fastserial:tx_lite|lcl_data[2]                                                                                                                                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.938      ;
; 0.665 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                    ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.957      ;
; 0.682 ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|received_channel                                                                                ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_endofpacket                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.974      ;
; 0.707 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[5]                                                                             ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[5]                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.999      ;
; 0.708 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[6]                                                                             ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[6]                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.000      ;
; 0.708 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[4]                                                                             ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[4]                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.000      ;
; 0.710 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[0]                                                                             ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[0]                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.002      ;
; 0.710 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[3]                                                                             ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[3]                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.002      ;
; 0.724 ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[2]                                                                                    ; tx_fastserial:tx_lite|lcl_data[2]                                                                                                                                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.016      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'PLL12_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                                                                                     ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[7]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.092     ; 3.805      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[0]                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.088     ; 3.809      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_channel                                                                                   ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.085     ; 3.812      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_startofpacket                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.073     ; 3.824      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[6]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.092     ; 3.805      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[0]                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.077     ; 3.820      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read_data_buffer[0]                                                                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.079     ; 3.818      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read_data_buffer[20]                                                                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.079     ; 3.818      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.084     ; 3.813      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[2]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.091     ; 3.806      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[7]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.092     ; 3.805      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[4]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.092     ; 3.805      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[7]                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.088     ; 3.809      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[6]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.088     ; 3.809      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[3]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.092     ; 3.805      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[1]                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.078     ; 3.819      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[6]                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.088     ; 3.809      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[5]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.088     ; 3.809      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[2]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.092     ; 3.805      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[5]                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.088     ; 3.809      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[4]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.088     ; 3.809      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[1]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.092     ; 3.805      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[6]                                                                                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.073     ; 3.824      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[3]                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.088     ; 3.809      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[4]                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.088     ; 3.809      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[1]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.092     ; 3.805      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[2]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.092     ; 3.805      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[4]                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.078     ; 3.819      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[0]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.088     ; 3.809      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[5]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.091     ; 3.806      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[2]                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.088     ; 3.809      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_DATA_WAIT                                                                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.089     ; 3.808      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[0]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.092     ; 3.805      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[0]                                                                                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.073     ; 3.824      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[3]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.088     ; 3.809      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_ISSUE                                                                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.089     ; 3.808      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.088     ; 3.809      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[6]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.091     ; 3.806      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_gpio_slave_avs_s0_translator|read_latency_shift_reg[0]      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.084     ; 3.813      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][103]                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.084     ; 3.813      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.084     ; 3.813      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|last_trans                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.074     ; 3.823      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem[1][103]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.084     ; 3.813      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem[0][103]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.084     ; 3.813      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[0]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.084     ; 3.813      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[1]                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.088     ; 3.809      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|current_byte[0]                                                                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.074     ; 3.823      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[5]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.077     ; 3.820      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|pending_response_count[0]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.080     ; 3.817      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[24]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.085     ; 3.812      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[7]                                                                                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.073     ; 3.824      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[7]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.077     ; 3.820      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[7]                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.074     ; 3.823      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[2]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.091     ; 3.806      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[6]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.077     ; 3.820      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|received_channel                                                                                ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.073     ; 3.824      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.091     ; 3.806      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_sop                                                                                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.085     ; 3.812      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[4]                                                                                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.073     ; 3.824      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[2]                                                                                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.085     ; 3.812      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read_data_buffer[16]                                                                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.079     ; 3.818      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[4]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.074     ; 3.823      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.084     ; 3.813      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_endofpacket                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.073     ; 3.824      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.0000                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.089     ; 3.808      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[1]                                                                                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.073     ; 3.824      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|in_ready_0                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.074     ; 3.823      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.RETURN_PACKET                                                                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.078     ; 3.819      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_WRITE_DATA                                                                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.074     ; 3.823      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][103]                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.084     ; 3.813      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_avalon_master_agent|hold_waitrequest                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.080     ; 3.817      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|received_esc                                                                                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.077     ; 3.820      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[3]                                                                                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.073     ; 3.824      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[2]                                                                                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.073     ; 3.824      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_endofpacket                                                                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.089     ; 3.808      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read_data_buffer[10]                                                                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.079     ; 3.818      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[5]                                                                                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.073     ; 3.824      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|last_channel[1]                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.080     ; 3.817      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read_data_buffer[11]                                                                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.079     ; 3.818      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[5]                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.074     ; 3.823      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|has_pending_responses               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.080     ; 3.817      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read                                                                                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.080     ; 3.817      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_channel_char                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.085     ; 3.812      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[3]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.077     ; 3.820      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|current_byte[1]                                                                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.074     ; 3.823      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read_data_buffer[12]                                                                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.079     ; 3.818      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[0]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.077     ; 3.820      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[1]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.078     ; 3.819      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|first_trans                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.074     ; 3.823      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_startofpacket                                                                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.085     ; 3.812      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[5]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.092     ; 3.805      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read_data_buffer[13]                                                                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.085     ; 3.812      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|stored_channel[0]                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.085     ; 3.812      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[5]                                                                                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.085     ; 3.812      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.074     ; 3.823      ;
; 16.103 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.084     ; 3.813      ;
; 16.104 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[15]                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.097     ; 3.799      ;
; 16.104 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.WRITE_WAIT                                                                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.092     ; 3.804      ;
; 16.104 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_valid                                                                                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.082     ; 3.814      ;
; 16.104 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT                                                                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.097     ; 3.799      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'PLL12_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                                                                                                   ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 3.266 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[7]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 3.546      ;
; 3.266 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[3]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 3.546      ;
; 3.266 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[1]                                                                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 3.546      ;
; 3.266 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[5]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 3.546      ;
; 3.266 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[6]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 3.546      ;
; 3.266 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[2]                                                                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 3.546      ;
; 3.266 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[0]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 3.546      ;
; 3.266 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[1]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 3.546      ;
; 3.266 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[2]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 3.546      ;
; 3.266 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[7]                                                                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 3.546      ;
; 3.266 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[4]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 3.546      ;
; 3.267 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.545      ;
; 3.267 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[7]                                                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.551      ;
; 3.267 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[0]                                                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.551      ;
; 3.267 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[2]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 3.547      ;
; 3.267 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[6]                                                                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.551      ;
; 3.267 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[6]                                                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.551      ;
; 3.267 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[5]                                                                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.551      ;
; 3.267 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_EXTRA                                                                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.546      ;
; 3.267 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[5]                                                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.551      ;
; 3.267 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[4]                                                                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.551      ;
; 3.267 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[4]                                                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.551      ;
; 3.267 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[1]                                                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.551      ;
; 3.267 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[2]                                                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.551      ;
; 3.267 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_SIZE1                                                                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.546      ;
; 3.267 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[3]                                                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.551      ;
; 3.267 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[3]                                                                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.551      ;
; 3.267 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.WRITE_WAIT                                                                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.546      ;
; 3.267 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR1                                                                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.546      ;
; 3.267 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[0]                                                                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.551      ;
; 3.267 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[5]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 3.547      ;
; 3.267 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.545      ;
; 3.267 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 3.547      ;
; 3.267 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_DATA_WAIT                                                                   ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.550      ;
; 3.267 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_endofpacket                                                                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.550      ;
; 3.267 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.551      ;
; 3.267 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_SIZE2                                                                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.546      ;
; 3.267 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_ISSUE                                                                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.550      ;
; 3.267 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[6]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 3.547      ;
; 3.267 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR2                                                                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.546      ;
; 3.267 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[2]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 3.547      ;
; 3.267 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR3                                                                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.546      ;
; 3.267 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.545      ;
; 3.267 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.0000                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.550      ;
; 3.267 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR4                                                                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.546      ;
; 3.268 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_eop                                                                                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.551      ;
; 3.268 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[2]                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.551      ;
; 3.268 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_esc                                                                                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.551      ;
; 3.268 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[6]                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.551      ;
; 3.268 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[3]                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.551      ;
; 3.269 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[12]                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.543      ;
; 3.269 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[13]                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.543      ;
; 3.269 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[8]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.543      ;
; 3.269 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT                                                                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.543      ;
; 3.269 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[9]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.543      ;
; 3.269 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[15]                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.543      ;
; 3.269 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[2]                                                                                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.556      ;
; 3.269 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[11]                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.543      ;
; 3.269 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[14]                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.543      ;
; 3.269 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT                                                                   ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.543      ;
; 3.269 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_startofpacket                                                                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.556      ;
; 3.269 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[10]                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.543      ;
; 3.269 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_sop                                                                                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.556      ;
; 3.269 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_valid                                                                                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.558      ;
; 3.269 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[5]                                                                                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.556      ;
; 3.269 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_ASSERT                                                                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.543      ;
; 3.269 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.558      ;
; 3.269 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_channel_char                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.556      ;
; 3.269 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|stored_channel[0]                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.556      ;
; 3.269 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_channel                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.556      ;
; 3.270 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[7]                                                                                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.557      ;
; 3.270 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[3]                                                                                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.557      ;
; 3.270 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[4]                                                                                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.557      ;
; 3.270 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|received_channel                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.569      ;
; 3.270 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[6]                                                                                ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.569      ;
; 3.270 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[3]                                                                                ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.569      ;
; 3.270 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[0]                                                                                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.557      ;
; 3.270 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[5]                                                                                ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.569      ;
; 3.270 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[7]                                                                                ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.569      ;
; 3.270 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[0]                                                                                ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.569      ;
; 3.270 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[4]                                                                                ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.569      ;
; 3.270 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[2]                                                                                ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.569      ;
; 3.270 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[1]                                                                                ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.569      ;
; 3.270 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_endofpacket                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.569      ;
; 3.270 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[6]                                                                                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.557      ;
; 3.270 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[1]                                                                                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.557      ;
; 3.270 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_startofpacket                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.569      ;
; 3.271 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[7]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.566      ;
; 3.271 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[0]                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.566      ;
; 3.271 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|last_trans                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.569      ;
; 3.271 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|current_byte[0]                                                                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.569      ;
; 3.271 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[5]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.566      ;
; 3.271 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[7]                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.569      ;
; 3.271 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[6]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.566      ;
; 3.271 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|first_trans                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.569      ;
; 3.271 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|current_byte[1]                                                                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.569      ;
; 3.271 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|received_esc                                                                                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.566      ;
; 3.271 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[0]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.566      ;
; 3.271 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[5]                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.569      ;
; 3.271 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[4]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.569      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 36.503 ns




+---------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                           ;
+-----------+-----------------+--------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                             ; Note ;
+-----------+-----------------+--------------------------------------------------------+------+
; 101.0 MHz ; 101.0 MHz       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+--------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                              ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.098 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                              ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.402 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                           ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 16.420 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                           ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.923 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 9.650  ; 0.000         ;
; CLK12M                                                 ; 41.516 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL12_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                 ; To Node                                                                                                 ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 10.098 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[1]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.076     ; 9.827      ;
; 10.281 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[1]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.066     ; 9.654      ;
; 10.694 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[1]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.066     ; 9.241      ;
; 10.740 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_avalon_master_agent|hold_waitrequest                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[1]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.070     ; 9.191      ;
; 11.066 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[4]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.076     ; 8.859      ;
; 11.223 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[4]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.066     ; 8.712      ;
; 11.224 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[6]                                                                             ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[1]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.062     ; 8.715      ;
; 11.258 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[2]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.083     ; 8.660      ;
; 11.258 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[6]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.083     ; 8.660      ;
; 11.258 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[3]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.083     ; 8.660      ;
; 11.415 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[3]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.073     ; 8.513      ;
; 11.415 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[2]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.073     ; 8.513      ;
; 11.415 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[6]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.073     ; 8.513      ;
; 11.606 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[2]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.085     ; 8.310      ;
; 11.606 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[5]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.085     ; 8.310      ;
; 11.606 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[6]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.085     ; 8.310      ;
; 11.606 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.085     ; 8.310      ;
; 11.636 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[4]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.066     ; 8.299      ;
; 11.682 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_avalon_master_agent|hold_waitrequest                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[4]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.070     ; 8.249      ;
; 11.760 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|current_byte[1]      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.072     ; 8.169      ;
; 11.763 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[6]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.075     ; 8.163      ;
; 11.763 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[5]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.075     ; 8.163      ;
; 11.763 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.075     ; 8.163      ;
; 11.763 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[2]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.075     ; 8.163      ;
; 11.766 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[5]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.072     ; 8.163      ;
; 11.811 ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[7]                                                                                ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.091     ; 8.099      ;
; 11.811 ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[7]                                                                                ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.091     ; 8.099      ;
; 11.813 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[0]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.075     ; 8.113      ;
; 11.816 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_startofpacket    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.078     ; 8.107      ;
; 11.828 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[2]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.073     ; 8.100      ;
; 11.828 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[6]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.073     ; 8.100      ;
; 11.828 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[3]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.073     ; 8.100      ;
; 11.852 ; rx_fastserial:rx_lite|rx_ready                                                                                                                                            ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.086     ; 8.063      ;
; 11.852 ; rx_fastserial:rx_lite|rx_ready                                                                                                                                            ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.086     ; 8.063      ;
; 11.874 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_avalon_master_agent|hold_waitrequest                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[2]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.077     ; 8.050      ;
; 11.874 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_avalon_master_agent|hold_waitrequest                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[6]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.077     ; 8.050      ;
; 11.874 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_avalon_master_agent|hold_waitrequest                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[3]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.077     ; 8.050      ;
; 11.917 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|current_byte[1]      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.062     ; 8.022      ;
; 11.923 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[5]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.062     ; 8.016      ;
; 11.970 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[0]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.065     ; 7.966      ;
; 11.973 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_startofpacket    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.068     ; 7.960      ;
; 12.056 ; rx_fastserial:rx_lite|rx_data[4]                                                                                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.082     ; 7.863      ;
; 12.056 ; rx_fastserial:rx_lite|rx_data[4]                                                                                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.082     ; 7.863      ;
; 12.073 ; rx_fastserial:rx_lite|rx_data[5]                                                                                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.082     ; 7.846      ;
; 12.073 ; rx_fastserial:rx_lite|rx_data[5]                                                                                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.082     ; 7.846      ;
; 12.092 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.075     ; 7.834      ;
; 12.094 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.082     ; 7.825      ;
; 12.101 ; rx_fastserial:rx_lite|rx_data[1]                                                                                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.082     ; 7.818      ;
; 12.101 ; rx_fastserial:rx_lite|rx_data[1]                                                                                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.082     ; 7.818      ;
; 12.112 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.091     ; 7.798      ;
; 12.112 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.091     ; 7.798      ;
; 12.153 ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[6]                                                                                ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.091     ; 7.757      ;
; 12.153 ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[6]                                                                                ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.091     ; 7.757      ;
; 12.160 ; rx_fastserial:rx_lite|rx_data[6]                                                                                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.082     ; 7.759      ;
; 12.160 ; rx_fastserial:rx_lite|rx_data[6]                                                                                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.082     ; 7.759      ;
; 12.166 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[6]                                                                             ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[4]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.062     ; 7.773      ;
; 12.176 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[5]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.075     ; 7.750      ;
; 12.176 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[2]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.075     ; 7.750      ;
; 12.176 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[6]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.075     ; 7.750      ;
; 12.176 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.075     ; 7.750      ;
; 12.177 ; tx_fastserial:tx_lite|busy                                                                                                                                                ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[1]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.072     ; 7.752      ;
; 12.203 ; rx_fastserial:rx_lite|rx_data[2]                                                                                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.082     ; 7.716      ;
; 12.203 ; rx_fastserial:rx_lite|rx_data[2]                                                                                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.082     ; 7.716      ;
; 12.221 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|current_byte[0]      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.072     ; 7.708      ;
; 12.222 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_avalon_master_agent|hold_waitrequest                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[2]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.079     ; 7.700      ;
; 12.222 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_avalon_master_agent|hold_waitrequest                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[5]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.079     ; 7.700      ;
; 12.222 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_avalon_master_agent|hold_waitrequest                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[6]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.079     ; 7.700      ;
; 12.222 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_avalon_master_agent|hold_waitrequest                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.079     ; 7.700      ;
; 12.249 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.065     ; 7.687      ;
; 12.251 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.072     ; 7.678      ;
; 12.285 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_EXTRA      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.087     ; 7.629      ;
; 12.288 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.RETURN_PACKET  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.076     ; 7.637      ;
; 12.305 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.WRITE_WAIT     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.087     ; 7.609      ;
; 12.317 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|in_ready_0                                                                             ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.091     ; 7.593      ;
; 12.317 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|in_ready_0                                                                             ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.091     ; 7.593      ;
; 12.326 ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_valid                                                                                    ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[1]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.072     ; 7.603      ;
; 12.330 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|current_byte[1]      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.062     ; 7.609      ;
; 12.331 ; rx_fastserial:rx_lite|rx_data[3]                                                                                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.082     ; 7.588      ;
; 12.331 ; rx_fastserial:rx_lite|rx_data[3]                                                                                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.082     ; 7.588      ;
; 12.336 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[5]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.062     ; 7.603      ;
; 12.337 ; tx_fastserial:tx_lite|busy                                                                                                                                                ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[4]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.072     ; 7.592      ;
; 12.358 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[6]                                                                             ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[2]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.069     ; 7.574      ;
; 12.358 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[6]                                                                             ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[6]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.069     ; 7.574      ;
; 12.358 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[6]                                                                             ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[3]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.069     ; 7.574      ;
; 12.360 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1] ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[1]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.060     ; 7.581      ;
; 12.376 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_avalon_master_agent|hold_waitrequest                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|current_byte[1]      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.066     ; 7.559      ;
; 12.378 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|current_byte[0]      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.062     ; 7.561      ;
; 12.382 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_avalon_master_agent|hold_waitrequest                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[5]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.066     ; 7.553      ;
; 12.383 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[0]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.065     ; 7.553      ;
; 12.386 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_startofpacket    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.068     ; 7.547      ;
; 12.403 ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[2]                                                                                ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.091     ; 7.507      ;
; 12.403 ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[2]                                                                                ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.091     ; 7.507      ;
; 12.410 ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[1]                                                                                ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.091     ; 7.500      ;
; 12.410 ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[1]                                                                                ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.091     ; 7.500      ;
; 12.412 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.081     ; 7.508      ;
; 12.412 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.081     ; 7.508      ;
; 12.429 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_avalon_master_agent|hold_waitrequest                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[0]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.069     ; 7.503      ;
; 12.432 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_avalon_master_agent|hold_waitrequest                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_startofpacket    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.072     ; 7.497      ;
; 12.437 ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[7]                                                                                ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[4]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.076     ; 7.488      ;
; 12.438 ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[7]                                                                                ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[1]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.076     ; 7.487      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL12_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                   ; To Node                                                                                                                                                                     ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.402 ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_channel                                                                                   ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_channel                                                                                   ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|stored_channel[0]                                                                              ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|stored_channel[0]                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_eop                                                                                       ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_eop                                                                                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|current_byte[0]                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|current_byte[0]                                                                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|last_trans                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|last_trans                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]                         ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.WRITE_WAIT                                                                         ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.WRITE_WAIT                                                                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                    ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                    ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_EXTRA                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_EXTRA                                                                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_SIZE1                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_SIZE1                                                                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_esc                                                                                       ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_esc                                                                                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_SIZE2                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_SIZE2                                                                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR1                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR1                                                                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR2                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR2                                                                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|last_channel[1]                     ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|last_channel[1]                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR3                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR3                                                                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|pending_response_count[0]           ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|pending_response_count[0]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][103]                    ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][103]                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                    ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][103]                    ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][103]                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR4                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR4                                                                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem[1][103]                         ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem[1][103]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[0]                         ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[0]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem[0][103]                         ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem[0][103]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|has_pending_responses               ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|has_pending_responses               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_sop                                                                                       ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_sop                                                                                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_channel_char                                                                              ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_channel_char                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|first_trans                                                                              ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|first_trans                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[0]                                                                                                                 ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[0]                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; rx_fastserial:rx_lite|state[3]                                                                                                                                              ; rx_fastserial:rx_lite|state[3]                                                                                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; rx_fastserial:rx_lite|state[2]                                                                                                                                              ; rx_fastserial:rx_lite|state[2]                                                                                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_endofpacket                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_endofpacket                                                                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]   ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]   ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_DATA_WAIT                                                                     ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_DATA_WAIT                                                                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT                                                                      ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT                                                                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; rx_fastserial:rx_lite|state[1]                                                                                                                                              ; rx_fastserial:rx_lite|state[1]                                                                                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_fastserial:tx_lite|fsdi                                                                                                                                                  ; tx_fastserial:tx_lite|fsdi                                                                                                                                                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[7]                                                                                                                 ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[7]                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[6]                                                                                                                 ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[6]                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[5]                                                                                                                 ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[5]                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[4]                                                                                                                 ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[4]                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|received_esc                                                                                    ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|received_esc                                                                                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[3]                                                                                                                 ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[3]                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.0000                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.0000                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[2]                                                                                                                 ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[2]                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[1]                                                                                                                 ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[1]                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT                                                                     ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT                                                                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; rx_fastserial:rx_lite|rx_ready                                                                                                                                              ; rx_fastserial:rx_lite|rx_ready                                                                                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_fastserial:tx_lite|state[1]                                                                                                                                              ; tx_fastserial:tx_lite|state[1]                                                                                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_fastserial:tx_lite|state[2]                                                                                                                                              ; tx_fastserial:tx_lite|state[2]                                                                                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_fastserial:tx_lite|state[3]                                                                                                                                              ; tx_fastserial:tx_lite|state[3]                                                                                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_fastserial:tx_lite|state[0]                                                                                                                                              ; tx_fastserial:tx_lite|state[0]                                                                                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_fastserial:tx_lite|busy                                                                                                                                                  ; tx_fastserial:tx_lite|busy                                                                                                                                                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_valid                                                                                      ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_valid                                                                                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.418 ; reset_count[0]                                                                                                                                                              ; reset_count[0]                                                                                                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]   ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]   ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; clock_fastserial:clock_for_fastserial|fsclk                                                                                                                                 ; clock_fastserial:clock_for_fastserial|fsclk                                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.684      ;
; 0.461 ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_channel_char                                                                              ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[5]                                                                                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.728      ;
; 0.465 ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_channel_char                                                                              ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[2]                                                                                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.732      ;
; 0.471 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                              ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; tx_fastserial:tx_lite|lcl_data[1]                                                                                                                                           ; tx_fastserial:tx_lite|lcl_data[0]                                                                                                                                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                              ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.473 ; rx_fastserial:rx_lite|d_fsdo                                                                                                                                                ; rx_fastserial:rx_lite|q_fsdo                                                                                                                                                ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; tx_fastserial:tx_lite|lcl_data[5]                                                                                                                                           ; tx_fastserial:tx_lite|lcl_data[4]                                                                                                                                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.739      ;
; 0.475 ; tx_fastserial:tx_lite|lcl_data[2]                                                                                                                                           ; tx_fastserial:tx_lite|lcl_data[1]                                                                                                                                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.741      ;
; 0.478 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_EXTRA                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_SIZE1                                                                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.745      ;
; 0.479 ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|received_esc                                                                                    ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[5]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.745      ;
; 0.483 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]                         ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_gpio_slave_avs_s0_translator|read_latency_shift_reg[0]      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.750      ;
; 0.484 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]                         ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem[1][103]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.751      ;
; 0.487 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR2                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR3                                                                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.754      ;
; 0.488 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR3                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR4                                                                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.755      ;
; 0.489 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid                                                                                ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_valid                                                                                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.755      ;
; 0.490 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_gpio_slave_avs_s0_translator|read_latency_shift_reg[0]      ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.757      ;
; 0.491 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0] ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.758      ;
; 0.492 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0] ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][103]                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.759      ;
; 0.494 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_SIZE2                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR1                                                                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.761      ;
; 0.495 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_gpio_slave_avs_s0_translator|read_latency_shift_reg[0]      ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem[0][103]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.762      ;
; 0.496 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_gpio_slave_avs_s0_translator|read_latency_shift_reg[0]      ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[0]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.763      ;
; 0.498 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_SIZE1                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_SIZE2                                                                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.765      ;
; 0.500 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR1                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR2                                                                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.767      ;
; 0.500 ; rx_fastserial:rx_lite|rx_data[4]                                                                                                                                            ; rx_fastserial:rx_lite|rx_data[3]                                                                                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.767      ;
; 0.500 ; rx_fastserial:rx_lite|rx_data[3]                                                                                                                                            ; rx_fastserial:rx_lite|rx_data[2]                                                                                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.767      ;
; 0.501 ; rx_fastserial:rx_lite|rx_data[5]                                                                                                                                            ; rx_fastserial:rx_lite|rx_data[4]                                                                                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.768      ;
; 0.509 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read                                                                                     ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|last_channel[1]                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.776      ;
; 0.521 ; rx_fastserial:rx_lite|rx_data[2]                                                                                                                                            ; rx_fastserial:rx_lite|rx_data[1]                                                                                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.788      ;
; 0.581 ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[4]                                                                                    ; tx_fastserial:tx_lite|lcl_data[4]                                                                                                                                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.847      ;
; 0.581 ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[1]                                                                                    ; tx_fastserial:tx_lite|lcl_data[1]                                                                                                                                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.847      ;
; 0.586 ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[6]                                                                                    ; tx_fastserial:tx_lite|lcl_data[6]                                                                                                                                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.852      ;
; 0.600 ; tx_fastserial:tx_lite|lcl_data[6]                                                                                                                                           ; tx_fastserial:tx_lite|lcl_data[5]                                                                                                                                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.866      ;
; 0.602 ; tx_fastserial:tx_lite|lcl_data[4]                                                                                                                                           ; tx_fastserial:tx_lite|lcl_data[3]                                                                                                                                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.868      ;
; 0.603 ; tx_fastserial:tx_lite|lcl_data[3]                                                                                                                                           ; tx_fastserial:tx_lite|lcl_data[2]                                                                                                                                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.869      ;
; 0.616 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                    ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.883      ;
; 0.636 ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|received_channel                                                                                ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_endofpacket                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.902      ;
; 0.656 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[6]                                                                             ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[6]                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.922      ;
; 0.656 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[5]                                                                             ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[5]                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.922      ;
; 0.656 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[4]                                                                             ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[4]                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.922      ;
; 0.658 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[3]                                                                             ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[3]                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.924      ;
; 0.659 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[0]                                                                             ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[0]                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.925      ;
; 0.660 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_gpio_slave_avs_s0_translator|read_latency_shift_reg[0]      ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read_data_buffer[13]                                                                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.926      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'PLL12_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                                                                                     ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[7]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.085     ; 3.496      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[5]                                                                                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.077     ; 3.504      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read_data_buffer[20]                                                                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.076     ; 3.505      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.081     ; 3.500      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[5]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.085     ; 3.496      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[2]                                                                                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.077     ; 3.504      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[0]                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.074     ; 3.507      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read_data_buffer[0]                                                                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.076     ; 3.505      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_channel                                                                                   ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.077     ; 3.504      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.081     ; 3.500      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[3]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.085     ; 3.496      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[1]                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.075     ; 3.506      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_EXTRA                                                                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.086     ; 3.495      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[2]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.085     ; 3.496      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[1]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.085     ; 3.496      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[0]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.085     ; 3.496      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[2]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.085     ; 3.496      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[1]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.085     ; 3.496      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[4]                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.075     ; 3.506      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_SIZE1                                                                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.086     ; 3.495      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[5]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.084     ; 3.497      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_eop                                                                                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.082     ; 3.499      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.084     ; 3.497      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.081     ; 3.500      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_esc                                                                                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.082     ; 3.499      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[2]                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.082     ; 3.499      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_SIZE2                                                                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.086     ; 3.495      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[5]                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.071     ; 3.510      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read_data_buffer[16]                                                                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.076     ; 3.505      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[24]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.082     ; 3.499      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read_data_buffer[13]                                                                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.082     ; 3.499      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|last_channel[1]                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.077     ; 3.504      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|pending_response_count[0]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.077     ; 3.504      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_gpio_slave_avs_s0_translator|read_latency_shift_reg[0]      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.081     ; 3.500      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|current_byte[0]                                                                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.071     ; 3.510      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.081     ; 3.500      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR1                                                                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.086     ; 3.495      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[6]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.084     ; 3.497      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.081     ; 3.500      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][103]                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.081     ; 3.500      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem[1][103]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.081     ; 3.500      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read                                                                                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.077     ; 3.504      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|last_trans                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.071     ; 3.510      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[0]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.081     ; 3.500      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem[0][103]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.081     ; 3.500      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.RETURN_PACKET                                                                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.075     ; 3.506      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|has_pending_responses               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.077     ; 3.504      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[6]                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.082     ; 3.499      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|current_byte[1]                                                                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.071     ; 3.510      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[3]                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.082     ; 3.499      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR2                                                                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.086     ; 3.495      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read_data_buffer[10]                                                                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.076     ; 3.505      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[5]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.074     ; 3.507      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[6]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.074     ; 3.507      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[2]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.084     ; 3.497      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[7]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.074     ; 3.507      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_avalon_master_agent|hold_waitrequest                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.077     ; 3.504      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read_data_buffer[12]                                                                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.076     ; 3.505      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[7]                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.071     ; 3.510      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[1]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.075     ; 3.506      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[4]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.085     ; 3.496      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|first_trans                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.071     ; 3.510      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_channel_char                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.077     ; 3.504      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read_data_buffer[11]                                                                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.076     ; 3.505      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[0]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.074     ; 3.507      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|stored_channel[0]                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.077     ; 3.504      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.WRITE_WAIT                                                                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.086     ; 3.495      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.071     ; 3.510      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR3                                                                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.086     ; 3.495      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][103]                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.081     ; 3.500      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|in_ready_0                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.071     ; 3.510      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[6]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.085     ; 3.496      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_WRITE_DATA                                                                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.071     ; 3.510      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_startofpacket                                                                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.077     ; 3.504      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[2]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.084     ; 3.497      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[3]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.074     ; 3.507      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[7]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.085     ; 3.496      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_sop                                                                                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.077     ; 3.504      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[4]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.071     ; 3.510      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR4                                                                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.086     ; 3.495      ;
; 16.420 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|received_esc                                                                                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.074     ; 3.507      ;
; 16.421 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[4]                                                                                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.076     ; 3.504      ;
; 16.421 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[5]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.081     ; 3.499      ;
; 16.421 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]   ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.086     ; 3.494      ;
; 16.421 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT                                                                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.090     ; 3.490      ;
; 16.421 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[0]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.081     ; 3.499      ;
; 16.421 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[3]                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.081     ; 3.499      ;
; 16.421 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[4]                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.081     ; 3.499      ;
; 16.421 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[10]                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.090     ; 3.490      ;
; 16.421 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.086     ; 3.494      ;
; 16.421 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[14]                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.090     ; 3.490      ;
; 16.421 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|received_channel                                                                                ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.070     ; 3.510      ;
; 16.421 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[15]                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.090     ; 3.490      ;
; 16.421 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT                                                                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.090     ; 3.490      ;
; 16.421 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid                                                                                ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.074     ; 3.506      ;
; 16.421 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[0]                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.081     ; 3.499      ;
; 16.421 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[7]                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.081     ; 3.499      ;
; 16.421 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[2]                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.081     ; 3.499      ;
; 16.421 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_startofpacket                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.070     ; 3.510      ;
; 16.421 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_endofpacket                                                                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.082     ; 3.498      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'PLL12_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                                                                                                   ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 2.923 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[3]                                                                                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.185      ;
; 2.923 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[2]                                                                                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.185      ;
; 2.923 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_sop                                                                                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.185      ;
; 2.923 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[1]                                                                                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.185      ;
; 2.923 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[0]                                                                                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.185      ;
; 2.923 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[5]                                                                                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.185      ;
; 2.923 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[4]                                                                                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.185      ;
; 2.923 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[7]                                                                                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.185      ;
; 2.923 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_channel_char                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.185      ;
; 2.923 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|stored_channel[0]                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.185      ;
; 2.923 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_channel                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.185      ;
; 2.923 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_startofpacket                                                                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.185      ;
; 2.923 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[6]                                                                                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.185      ;
; 2.923 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 3.181      ;
; 2.924 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[7]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 3.178      ;
; 2.924 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[6]                                                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.181      ;
; 2.924 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[6]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 3.178      ;
; 2.924 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[5]                                                                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.181      ;
; 2.924 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[5]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 3.178      ;
; 2.924 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[1]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 3.178      ;
; 2.924 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[2]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 3.178      ;
; 2.924 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[3]                                                                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.181      ;
; 2.924 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[1]                                                                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 3.178      ;
; 2.924 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[6]                                                                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.181      ;
; 2.924 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_EXTRA                                                                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 3.177      ;
; 2.924 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 3.176      ;
; 2.924 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_eop                                                                                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.181      ;
; 2.924 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[4]                                                                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.181      ;
; 2.924 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[5]                                                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.181      ;
; 2.924 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_endofpacket                                                                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 3.180      ;
; 2.924 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[4]                                                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.181      ;
; 2.924 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_SIZE2                                                                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 3.177      ;
; 2.924 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_DATA_WAIT                                                                   ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 3.180      ;
; 2.924 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[3]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 3.178      ;
; 2.924 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[0]                                                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.181      ;
; 2.924 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[2]                                                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.181      ;
; 2.924 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_SIZE1                                                                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 3.177      ;
; 2.924 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[0]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 3.178      ;
; 2.924 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[6]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 3.178      ;
; 2.924 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[7]                                                                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 3.178      ;
; 2.924 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[2]                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.181      ;
; 2.924 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[1]                                                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.181      ;
; 2.924 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 3.178      ;
; 2.924 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[2]                                                                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 3.178      ;
; 2.924 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[0]                                                                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.181      ;
; 2.924 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 3.176      ;
; 2.924 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR1                                                                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 3.177      ;
; 2.924 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR2                                                                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 3.177      ;
; 2.924 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_ISSUE                                                                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 3.180      ;
; 2.924 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[3]                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.181      ;
; 2.924 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_esc                                                                                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.181      ;
; 2.924 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[3]                                                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.181      ;
; 2.924 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[5]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 3.178      ;
; 2.924 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[6]                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.181      ;
; 2.924 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[2]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 3.178      ;
; 2.924 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[2]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 3.178      ;
; 2.924 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 3.176      ;
; 2.924 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[7]                                                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.181      ;
; 2.924 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR3                                                                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 3.177      ;
; 2.924 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.WRITE_WAIT                                                                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 3.177      ;
; 2.924 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR4                                                                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 3.177      ;
; 2.924 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.0000                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 3.180      ;
; 2.924 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[4]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 3.178      ;
; 2.925 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_ASSERT                                                                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 3.173      ;
; 2.925 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[8]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 3.173      ;
; 2.925 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT                                                                   ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 3.173      ;
; 2.925 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[12]                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 3.173      ;
; 2.925 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[13]                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 3.173      ;
; 2.925 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[10]                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 3.173      ;
; 2.925 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[11]                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 3.173      ;
; 2.925 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT                                                                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 3.173      ;
; 2.925 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[15]                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 3.173      ;
; 2.925 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[9]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 3.173      ;
; 2.925 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[14]                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 3.173      ;
; 2.926 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 3.190      ;
; 2.926 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_valid                                                                                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 3.190      ;
; 2.931 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_gpio_slave_avs_s0_translator|read_latency_shift_reg[0]    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 3.189      ;
; 2.931 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|received_esc                                                                                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 3.195      ;
; 2.931 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read                                                                                   ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.193      ;
; 2.931 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[5]                                                                                ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.199      ;
; 2.931 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|pending_response_count[0]         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.193      ;
; 2.931 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_avalon_master_agent|hold_waitrequest                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.193      ;
; 2.931 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_endofpacket                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.199      ;
; 2.931 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[2]                                                                                ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.199      ;
; 2.931 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][103]                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 3.189      ;
; 2.931 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read_data_buffer[16]                                                                   ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 3.194      ;
; 2.931 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem[0][103]                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 3.189      ;
; 2.931 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read_data_buffer[10]                                                                   ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 3.194      ;
; 2.931 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[4]                                                                                ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.199      ;
; 2.931 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 3.189      ;
; 2.931 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[6]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 3.195      ;
; 2.931 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[4]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.199      ;
; 2.931 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read_data_buffer[11]                                                                   ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 3.194      ;
; 2.931 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[24]     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.188      ;
; 2.931 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[0]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 3.195      ;
; 2.931 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read_data_buffer[12]                                                                   ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 3.194      ;
; 2.931 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[1]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 3.195      ;
; 2.931 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[0]                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 3.189      ;
; 2.931 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read_data_buffer[0]                                                                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 3.194      ;
; 2.931 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[0]                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 3.195      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 36.728 ns




+---------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                              ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.307 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                              ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                           ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 18.167 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                           ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.492 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 9.760  ; 0.000         ;
; CLK12M                                                 ; 41.081 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL12_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                 ; To Node                                                                                                 ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 15.307 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[1]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.040     ; 4.639      ;
; 15.443 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[1]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.032     ; 4.511      ;
; 15.642 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_avalon_master_agent|hold_waitrequest                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[1]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.035     ; 4.309      ;
; 15.676 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[1]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.032     ; 4.278      ;
; 15.784 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[4]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.040     ; 4.162      ;
; 15.865 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[4]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.032     ; 4.089      ;
; 15.866 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[6]                                                                             ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[1]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.029     ; 4.091      ;
; 15.868 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[2]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.045     ; 4.073      ;
; 15.868 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[6]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.045     ; 4.073      ;
; 15.868 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[3]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.045     ; 4.073      ;
; 15.949 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[3]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.037     ; 4.000      ;
; 15.949 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[2]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.037     ; 4.000      ;
; 15.949 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[6]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.037     ; 4.000      ;
; 16.028 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[2]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.047     ; 3.911      ;
; 16.028 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[5]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.047     ; 3.911      ;
; 16.028 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.047     ; 3.911      ;
; 16.028 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[6]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.047     ; 3.911      ;
; 16.098 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[4]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.032     ; 3.856      ;
; 16.102 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|current_byte[1]      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.036     ; 3.848      ;
; 16.109 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[2]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.039     ; 3.838      ;
; 16.109 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.039     ; 3.838      ;
; 16.109 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[6]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.039     ; 3.838      ;
; 16.109 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[5]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.039     ; 3.838      ;
; 16.131 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_avalon_master_agent|hold_waitrequest                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[4]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.035     ; 3.820      ;
; 16.160 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_startofpacket    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.040     ; 3.786      ;
; 16.166 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[0]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.039     ; 3.781      ;
; 16.175 ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[7]                                                                                ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.053     ; 3.758      ;
; 16.176 ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[7]                                                                                ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.053     ; 3.757      ;
; 16.177 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[5]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.036     ; 3.773      ;
; 16.182 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[2]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.037     ; 3.767      ;
; 16.182 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[6]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.037     ; 3.767      ;
; 16.182 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[3]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.037     ; 3.767      ;
; 16.183 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|current_byte[1]      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.028     ; 3.775      ;
; 16.189 ; rx_fastserial:rx_lite|rx_ready                                                                                                                                            ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.050     ; 3.747      ;
; 16.190 ; rx_fastserial:rx_lite|rx_ready                                                                                                                                            ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.050     ; 3.746      ;
; 16.215 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_avalon_master_agent|hold_waitrequest                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[2]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.040     ; 3.731      ;
; 16.215 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_avalon_master_agent|hold_waitrequest                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[6]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.040     ; 3.731      ;
; 16.215 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_avalon_master_agent|hold_waitrequest                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[3]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.040     ; 3.731      ;
; 16.241 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_startofpacket    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.032     ; 3.713      ;
; 16.247 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[0]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.031     ; 3.708      ;
; 16.258 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[5]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.028     ; 3.700      ;
; 16.269 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.044     ; 3.673      ;
; 16.285 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.038     ; 3.663      ;
; 16.287 ; rx_fastserial:rx_lite|rx_data[1]                                                                                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.045     ; 3.654      ;
; 16.288 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[6]                                                                             ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[4]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.029     ; 3.669      ;
; 16.288 ; rx_fastserial:rx_lite|rx_data[1]                                                                                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.045     ; 3.653      ;
; 16.319 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.052     ; 3.615      ;
; 16.320 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.052     ; 3.614      ;
; 16.322 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|current_byte[0]      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.036     ; 3.628      ;
; 16.323 ; tx_fastserial:tx_lite|busy                                                                                                                                                ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[1]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.039     ; 3.624      ;
; 16.335 ; rx_fastserial:rx_lite|rx_data[4]                                                                                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.045     ; 3.606      ;
; 16.336 ; rx_fastserial:rx_lite|rx_data[4]                                                                                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.045     ; 3.605      ;
; 16.337 ; rx_fastserial:rx_lite|rx_data[5]                                                                                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.045     ; 3.604      ;
; 16.338 ; rx_fastserial:rx_lite|rx_data[5]                                                                                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.045     ; 3.603      ;
; 16.342 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[5]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.039     ; 3.605      ;
; 16.342 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[2]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.039     ; 3.605      ;
; 16.342 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[6]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.039     ; 3.605      ;
; 16.342 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.039     ; 3.605      ;
; 16.347 ; rx_fastserial:rx_lite|rx_data[2]                                                                                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.045     ; 3.594      ;
; 16.347 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.RETURN_PACKET  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.040     ; 3.599      ;
; 16.348 ; rx_fastserial:rx_lite|rx_data[2]                                                                                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.045     ; 3.593      ;
; 16.350 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.036     ; 3.600      ;
; 16.351 ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[6]                                                                                ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.053     ; 3.582      ;
; 16.352 ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[6]                                                                                ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.053     ; 3.581      ;
; 16.366 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.030     ; 3.590      ;
; 16.372 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[6]                                                                             ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[2]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.034     ; 3.580      ;
; 16.372 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[6]                                                                             ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[6]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.034     ; 3.580      ;
; 16.372 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[6]                                                                             ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[3]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.034     ; 3.580      ;
; 16.375 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_avalon_master_agent|hold_waitrequest                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[5]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.042     ; 3.569      ;
; 16.375 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_avalon_master_agent|hold_waitrequest                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[2]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.042     ; 3.569      ;
; 16.375 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_avalon_master_agent|hold_waitrequest                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.042     ; 3.569      ;
; 16.375 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_avalon_master_agent|hold_waitrequest                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[6]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.042     ; 3.569      ;
; 16.378 ; rx_fastserial:rx_lite|rx_data[6]                                                                                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.045     ; 3.563      ;
; 16.379 ; rx_fastserial:rx_lite|rx_data[6]                                                                                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.045     ; 3.562      ;
; 16.380 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_EXTRA      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.048     ; 3.558      ;
; 16.396 ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_valid                                                                                    ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[1]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.039     ; 3.551      ;
; 16.399 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.WRITE_WAIT     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.048     ; 3.539      ;
; 16.403 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|current_byte[0]      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.028     ; 3.555      ;
; 16.404 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1] ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[1]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.027     ; 3.555      ;
; 16.416 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|current_byte[1]      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.028     ; 3.542      ;
; 16.425 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|in_ready_0                                                                             ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.052     ; 3.509      ;
; 16.426 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|in_ready_0                                                                             ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.052     ; 3.508      ;
; 16.428 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.RETURN_PACKET  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.032     ; 3.526      ;
; 16.430 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid                                                                              ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[1]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.039     ; 3.517      ;
; 16.437 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.044     ; 3.505      ;
; 16.438 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.044     ; 3.504      ;
; 16.440 ; rx_fastserial:rx_lite|rx_data[3]                                                                                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.045     ; 3.501      ;
; 16.441 ; rx_fastserial:rx_lite|rx_data[3]                                                                                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.045     ; 3.500      ;
; 16.449 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_avalon_master_agent|hold_waitrequest                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|current_byte[1]      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.031     ; 3.506      ;
; 16.450 ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[7]                                                                                ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[1]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.041     ; 3.495      ;
; 16.464 ; rx_fastserial:rx_lite|rx_ready                                                                                                                                            ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[1]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.038     ; 3.484      ;
; 16.473 ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[0]                                                                                ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.053     ; 3.460      ;
; 16.474 ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[0]                                                                                ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.053     ; 3.459      ;
; 16.474 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_startofpacket    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.032     ; 3.480      ;
; 16.480 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]                       ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[0]          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.031     ; 3.475      ;
; 16.485 ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[2]                                                                                ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.053     ; 3.448      ;
; 16.486 ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[1]                                                                                ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.053     ; 3.447      ;
; 16.486 ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[2]                                                                                ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.053     ; 3.447      ;
; 16.487 ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[1]                                                                                ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.053     ; 3.446      ;
; 16.489 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                  ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_EXTRA      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.040     ; 3.457      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL12_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                   ; To Node                                                                                                                                                                     ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.186 ; tx_fastserial:tx_lite|state[2]                                                                                                                                              ; tx_fastserial:tx_lite|state[2]                                                                                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tx_fastserial:tx_lite|state[3]                                                                                                                                              ; tx_fastserial:tx_lite|state[3]                                                                                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tx_fastserial:tx_lite|state[0]                                                                                                                                              ; tx_fastserial:tx_lite|state[0]                                                                                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tx_fastserial:tx_lite|busy                                                                                                                                                  ; tx_fastserial:tx_lite|busy                                                                                                                                                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_valid                                                                                      ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_valid                                                                                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[0]                                                                                                                 ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[0]                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|stored_channel[0]                                                                              ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|stored_channel[0]                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_channel                                                                                   ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_channel                                                                                   ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rx_fastserial:rx_lite|state[3]                                                                                                                                              ; rx_fastserial:rx_lite|state[3]                                                                                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rx_fastserial:rx_lite|state[2]                                                                                                                                              ; rx_fastserial:rx_lite|state[2]                                                                                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_eop                                                                                       ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_eop                                                                                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_endofpacket                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_endofpacket                                                                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]   ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]   ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_DATA_WAIT                                                                     ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_DATA_WAIT                                                                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT                                                                      ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT                                                                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|current_byte[0]                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|current_byte[0]                                                                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rx_fastserial:rx_lite|state[1]                                                                                                                                              ; rx_fastserial:rx_lite|state[1]                                                                                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|last_trans                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|last_trans                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tx_fastserial:tx_lite|fsdi                                                                                                                                                  ; tx_fastserial:tx_lite|fsdi                                                                                                                                                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[7]                                                                                                                 ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[7]                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]                         ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[6]                                                                                                                 ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[6]                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[5]                                                                                                                 ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[5]                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[4]                                                                                                                 ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[4]                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|received_esc                                                                                    ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|received_esc                                                                                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.0000                                                                               ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.0000                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[3]                                                                                                                 ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[3]                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[2]                                                                                                                 ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[2]                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                    ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[1]                                                                                                                 ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[1]                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                    ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_esc                                                                                       ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_esc                                                                                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|last_channel[1]                     ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|last_channel[1]                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|pending_response_count[0]           ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|pending_response_count[0]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][103]                    ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][103]                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                    ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][103]                    ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][103]                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem[1][103]                         ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem[1][103]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[0]                         ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[0]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem[0][103]                         ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem[0][103]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|has_pending_responses               ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|has_pending_responses               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT                                                                     ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT                                                                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rx_fastserial:rx_lite|rx_ready                                                                                                                                              ; rx_fastserial:rx_lite|rx_ready                                                                                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_sop                                                                                       ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_sop                                                                                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_channel_char                                                                              ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_channel_char                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|first_trans                                                                              ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|first_trans                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tx_fastserial:tx_lite|state[1]                                                                                                                                              ; tx_fastserial:tx_lite|state[1]                                                                                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.WRITE_WAIT                                                                         ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.WRITE_WAIT                                                                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_EXTRA                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_EXTRA                                                                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_SIZE1                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_SIZE1                                                                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_SIZE2                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_SIZE2                                                                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR1                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR1                                                                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR2                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR2                                                                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR3                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR3                                                                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR4                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR4                                                                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.193 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                              ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tx_fastserial:tx_lite|lcl_data[1]                                                                                                                                           ; tx_fastserial:tx_lite|lcl_data[0]                                                                                                                                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                              ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; reset_count[0]                                                                                                                                                              ; reset_count[0]                                                                                                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]   ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]   ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; clock_fastserial:clock_for_fastserial|fsclk                                                                                                                                 ; clock_fastserial:clock_for_fastserial|fsclk                                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; rx_fastserial:rx_lite|d_fsdo                                                                                                                                                ; rx_fastserial:rx_lite|q_fsdo                                                                                                                                                ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; tx_fastserial:tx_lite|lcl_data[5]                                                                                                                                           ; tx_fastserial:tx_lite|lcl_data[4]                                                                                                                                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.197 ; tx_fastserial:tx_lite|lcl_data[2]                                                                                                                                           ; tx_fastserial:tx_lite|lcl_data[1]                                                                                                                                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_EXTRA                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_SIZE1                                                                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.317      ;
; 0.203 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid                                                                                ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_valid                                                                                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.324      ;
; 0.203 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR2                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR3                                                                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.322      ;
; 0.204 ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_channel_char                                                                              ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[5]                                                                                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.324      ;
; 0.205 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR3                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR4                                                                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.324      ;
; 0.208 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_SIZE2                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR1                                                                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.327      ;
; 0.208 ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_channel_char                                                                              ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[2]                                                                                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.328      ;
; 0.209 ; rx_fastserial:rx_lite|rx_data[4]                                                                                                                                            ; rx_fastserial:rx_lite|rx_data[3]                                                                                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.329      ;
; 0.210 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_SIZE1                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_SIZE2                                                                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.329      ;
; 0.210 ; rx_fastserial:rx_lite|rx_data[3]                                                                                                                                            ; rx_fastserial:rx_lite|rx_data[2]                                                                                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.330      ;
; 0.211 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR1                                                                          ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR2                                                                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.330      ;
; 0.212 ; rx_fastserial:rx_lite|rx_data[5]                                                                                                                                            ; rx_fastserial:rx_lite|rx_data[4]                                                                                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.332      ;
; 0.212 ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|received_esc                                                                                    ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[5]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.332      ;
; 0.216 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read                                                                                     ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|last_channel[1]                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.336      ;
; 0.216 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]                         ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_gpio_slave_avs_s0_translator|read_latency_shift_reg[0]      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.336      ;
; 0.218 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0] ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][103]                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.338      ;
; 0.218 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]                         ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem[1][103]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.338      ;
; 0.220 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_gpio_slave_avs_s0_translator|read_latency_shift_reg[0]      ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem[0][103]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.340      ;
; 0.220 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_gpio_slave_avs_s0_translator|read_latency_shift_reg[0]      ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.340      ;
; 0.221 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0] ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.341      ;
; 0.221 ; rx_fastserial:rx_lite|rx_data[2]                                                                                                                                            ; rx_fastserial:rx_lite|rx_data[1]                                                                                                                                            ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.341      ;
; 0.225 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_gpio_slave_avs_s0_translator|read_latency_shift_reg[0]      ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[0]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.345      ;
; 0.253 ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[4]                                                                                    ; tx_fastserial:tx_lite|lcl_data[4]                                                                                                                                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[1]                                                                                    ; tx_fastserial:tx_lite|lcl_data[1]                                                                                                                                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; tx_fastserial:tx_lite|lcl_data[6]                                                                                                                                           ; tx_fastserial:tx_lite|lcl_data[5]                                                                                                                                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; tx_fastserial:tx_lite|lcl_data[4]                                                                                                                                           ; tx_fastserial:tx_lite|lcl_data[3]                                                                                                                                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.256 ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[6]                                                                                    ; tx_fastserial:tx_lite|lcl_data[6]                                                                                                                                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.376      ;
; 0.256 ; tx_fastserial:tx_lite|lcl_data[3]                                                                                                                                           ; tx_fastserial:tx_lite|lcl_data[2]                                                                                                                                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.376      ;
; 0.271 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[6]                                                                             ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[6]                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.391      ;
; 0.272 ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|received_channel                                                                                ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_endofpacket                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.393      ;
; 0.272 ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                    ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.392      ;
; 0.273 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[5]                                                                             ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[5]                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.393      ;
; 0.273 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[4]                                                                             ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[4]                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.393      ;
; 0.274 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[3]                                                                             ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[3]                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.394      ;
; 0.275 ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[0]                                                                             ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[0]                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.395      ;
; 0.276 ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[5]                                                                                    ; tx_fastserial:tx_lite|lcl_data[5]                                                                                                                                           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.396      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'PLL12_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                                                                                     ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 18.167 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_startofpacket                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.038     ; 1.781      ;
; 18.167 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[5]                                                                                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.038     ; 1.781      ;
; 18.167 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[2]                                                                                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.038     ; 1.781      ;
; 18.167 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_endofpacket                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.038     ; 1.781      ;
; 18.167 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[7]                                                                                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.038     ; 1.781      ;
; 18.167 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[6]                                                                                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.038     ; 1.781      ;
; 18.167 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|received_channel                                                                                ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.038     ; 1.781      ;
; 18.167 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[3]                                                                                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.038     ; 1.781      ;
; 18.167 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[4]                                                                                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.038     ; 1.781      ;
; 18.167 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[0]                                                                                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.038     ; 1.781      ;
; 18.167 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[1]                                                                                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.038     ; 1.781      ;
; 18.168 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.046     ; 1.772      ;
; 18.168 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_WRITE_DATA                                                                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.038     ; 1.780      ;
; 18.168 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.038     ; 1.780      ;
; 18.168 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_gpio_slave_avs_s0_translator|read_latency_shift_reg[0]      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.046     ; 1.772      ;
; 18.168 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[1]                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.042     ; 1.776      ;
; 18.168 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[4]                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.042     ; 1.776      ;
; 18.168 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read_data_buffer[0]                                                                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.043     ; 1.775      ;
; 18.168 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[5]                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.038     ; 1.780      ;
; 18.168 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read_data_buffer[16]                                                                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.043     ; 1.775      ;
; 18.168 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[0]                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.041     ; 1.777      ;
; 18.168 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[24]       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.047     ; 1.771      ;
; 18.168 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read_data_buffer[13]                                                                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.047     ; 1.771      ;
; 18.168 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][103]                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.046     ; 1.772      ;
; 18.168 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|current_byte[0]                                                                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.038     ; 1.780      ;
; 18.168 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.046     ; 1.772      ;
; 18.168 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read_data_buffer[20]                                                                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.043     ; 1.775      ;
; 18.168 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][103]                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.046     ; 1.772      ;
; 18.168 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem[1][103]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.046     ; 1.772      ;
; 18.168 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[0]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.046     ; 1.772      ;
; 18.168 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|last_trans                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.038     ; 1.780      ;
; 18.168 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.046     ; 1.772      ;
; 18.168 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem[0][103]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.046     ; 1.772      ;
; 18.168 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.RETURN_PACKET                                                                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.042     ; 1.776      ;
; 18.168 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|current_byte[1]                                                                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.038     ; 1.780      ;
; 18.168 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read_data_buffer[10]                                                                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.043     ; 1.775      ;
; 18.168 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[5]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.041     ; 1.777      ;
; 18.168 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[6]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.041     ; 1.777      ;
; 18.168 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.046     ; 1.772      ;
; 18.168 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read_data_buffer[11]                                                                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.043     ; 1.775      ;
; 18.168 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[7]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.041     ; 1.777      ;
; 18.168 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[7]                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.038     ; 1.780      ;
; 18.168 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[3]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.041     ; 1.777      ;
; 18.168 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read_data_buffer[12]                                                                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.043     ; 1.775      ;
; 18.168 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[0]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.041     ; 1.777      ;
; 18.168 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[1]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.042     ; 1.776      ;
; 18.168 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|received_esc                                                                                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.041     ; 1.777      ;
; 18.168 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|first_trans                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.038     ; 1.780      ;
; 18.168 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[4]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.038     ; 1.780      ;
; 18.168 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|in_ready_0                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.038     ; 1.780      ;
; 18.169 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|pending_response_count[0]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.043     ; 1.774      ;
; 18.169 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|last_channel[1]                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.043     ; 1.774      ;
; 18.169 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|has_pending_responses               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.043     ; 1.774      ;
; 18.169 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read                                                                                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.043     ; 1.774      ;
; 18.169 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_avalon_master_agent|hold_waitrequest                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.043     ; 1.774      ;
; 18.170 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[7]                                                                                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.042     ; 1.774      ;
; 18.170 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[2]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.050     ; 1.766      ;
; 18.170 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[0]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.050     ; 1.766      ;
; 18.170 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[3]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.050     ; 1.766      ;
; 18.170 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[2]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.050     ; 1.766      ;
; 18.170 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[6]                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.047     ; 1.769      ;
; 18.170 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_esc                                                                                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.047     ; 1.769      ;
; 18.170 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[3]                                                                                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.042     ; 1.774      ;
; 18.170 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[1]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.050     ; 1.766      ;
; 18.170 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[3]                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.047     ; 1.769      ;
; 18.170 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid                                                                                ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.040     ; 1.776      ;
; 18.170 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[1]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.050     ; 1.766      ;
; 18.170 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[6]                                                                                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.042     ; 1.774      ;
; 18.170 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_valid                                                                                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.040     ; 1.776      ;
; 18.170 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[7]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.050     ; 1.766      ;
; 18.170 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[4]                                                                                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.042     ; 1.774      ;
; 18.170 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[1]                                                                                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.042     ; 1.774      ;
; 18.170 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[5]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.050     ; 1.766      ;
; 18.170 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[6]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.050     ; 1.766      ;
; 18.170 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_eop                                                                                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.047     ; 1.769      ;
; 18.170 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[2]                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.047     ; 1.769      ;
; 18.170 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[0]                                                                                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.042     ; 1.774      ;
; 18.170 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[7]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.050     ; 1.766      ;
; 18.170 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[4]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.050     ; 1.766      ;
; 18.170 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.046     ; 1.770      ;
; 18.171 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[13]                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.054     ; 1.761      ;
; 18.171 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[15]                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.054     ; 1.761      ;
; 18.171 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[4]                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.046     ; 1.769      ;
; 18.171 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[14]                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.054     ; 1.761      ;
; 18.171 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[10]                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.054     ; 1.761      ;
; 18.171 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_startofpacket                                                                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.042     ; 1.773      ;
; 18.171 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR1                                                                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.050     ; 1.765      ;
; 18.171 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.049     ; 1.766      ;
; 18.171 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[8]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.054     ; 1.761      ;
; 18.171 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[0]                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.046     ; 1.769      ;
; 18.171 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[2]                                                                                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.042     ; 1.773      ;
; 18.171 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[2]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.049     ; 1.766      ;
; 18.171 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[3]                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.046     ; 1.769      ;
; 18.171 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_SIZE1                                                                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.050     ; 1.765      ;
; 18.171 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_channel                                                                                   ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.042     ; 1.773      ;
; 18.171 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.WRITE_WAIT                                                                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.050     ; 1.765      ;
; 18.171 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[11]                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.054     ; 1.761      ;
; 18.171 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.0000                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.047     ; 1.768      ;
; 18.171 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[5]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.046     ; 1.769      ;
; 18.171 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[5]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.999       ; -0.049     ; 1.766      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'PLL12_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                                                                                                     ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 1.492 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_startofpacket                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.612      ;
; 1.492 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[5]                                                                                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.612      ;
; 1.492 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_endofpacket                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.612      ;
; 1.492 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[7]                                                                                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.612      ;
; 1.492 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[0]                                                                                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.612      ;
; 1.492 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_valid                                                                                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.610      ;
; 1.492 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read_data_buffer[12]                                                                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.607      ;
; 1.492 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[6]                                                                                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.612      ;
; 1.492 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[2]                                                                                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.612      ;
; 1.492 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read_data_buffer[11]                                                                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.607      ;
; 1.492 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[3]                                                                                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.612      ;
; 1.492 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[4]                                                                                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.612      ;
; 1.492 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|received_channel                                                                                ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.612      ;
; 1.492 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read_data_buffer[10]                                                                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.607      ;
; 1.492 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid                                                                                ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.610      ;
; 1.492 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read_data_buffer[20]                                                                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.607      ;
; 1.492 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read_data_buffer[0]                                                                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.607      ;
; 1.492 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read_data_buffer[16]                                                                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.607      ;
; 1.492 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|out_channel[1]                                                                                  ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.612      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[3]                                                                                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.608      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[5]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.600      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[3]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.604      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_gpio_slave_avs_s0_translator|read_latency_shift_reg[0]      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.604      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[9]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 1.596      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[4]                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.608      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[1]                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.604      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[5]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 1.601      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[5]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.604      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 1.601      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[1]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.600      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[7]                                                                                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.608      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[5]                                                                                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.608      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[5]                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.612      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[0]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.600      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_ISSUE                                                                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.603      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[7]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.600      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|last_channel[1]                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.607      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[4]                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.604      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.604      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][103]                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.604      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|current_byte[0]                                                                          ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.612      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|last_trans                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.612      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem[1][103]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.604      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem[0][103]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.604      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[0]                         ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.604      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[7]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.600      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[6]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 1.601      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.604      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[14]                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 1.596      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[6]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.600      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[15]                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 1.596      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[4]                                                                                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.608      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[7]                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.612      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[8]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 1.596      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[2]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 1.601      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[1]                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.608      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[3]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.609      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[0]                                                                                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.608      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[2]                                                                                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.608      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[3]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.600      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_sop                                                                                       ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.608      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[0]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.609      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_bytes_to_packets:in_bytes_to_packets|received_esc                                                                                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.609      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|sent_channel_char                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.608      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|stored_channel[0]                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.608      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[2]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.600      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[11]                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 1.596      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[6]                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.604      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[4]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.600      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.0000                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.603      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_ASSERT                                                                        ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 1.596      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[5]                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.604      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|pending_response_count[0]           ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.607      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT                                                                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 1.596      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[2]                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.604      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[0]                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.604      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[1]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.600      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[2]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.600      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[0]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.604      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[12]                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 1.596      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read_data_buffer[13]                                                                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.603      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]   ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.599      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[0]                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.609      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.604      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_DATA_WAIT                                                                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.603      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_st_packets_to_bytes:out_packets_to_bytes|out_data[1]                                                                                    ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.608      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.604      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_WRITE_DATA                                                                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.612      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]   ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.599      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[6]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.609      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read                                                                                     ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.607      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT                                                                      ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 1.596      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[5]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.609      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|first_trans                                                                              ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.612      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[7]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.609      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|led_gpio:led_gpio_slave|led_output[3]                                                                                                                 ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.604      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[4]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.604      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|in_ready_0                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.612      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[4]                                                                               ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.612      ;
; 1.493 ; avalon_fast_serial:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avalon_fast_serial:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[6]                                                                             ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.604      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 38.442 ns




+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+---------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                                   ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                        ; 9.415 ; 0.186 ; 16.103   ; 1.492   ; 9.642               ;
;  CLK12M                                                 ; N/A   ; N/A   ; N/A      ; N/A     ; 41.081              ;
;  PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 9.415 ; 0.186 ; 16.103   ; 1.492   ; 9.642               ;
; Design-wide TNS                                         ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK12M                                                 ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+---------------------------------------------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; BDBUS0        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BDBUS1        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BDBUS4        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D4            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; USER_BTN                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; BDBUS2                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; BDBUS3                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLK12M                  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; BDBUS0        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; BDBUS1        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; BDBUS4        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D4            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; D5            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; BDBUS0        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; BDBUS1        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; BDBUS4        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D4            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; D5            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; BDBUS0        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BDBUS1        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BDBUS4        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D4            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; D5            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                             ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 7417     ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                              ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 7417     ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                          ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 134      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                           ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; 134      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 3     ; 3    ;
; Unconstrained Output Ports      ; 12    ; 12   ;
; Unconstrained Output Port Paths ; 12    ; 12   ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                      ;
+--------------------------------------------------------+--------------------------------------------------------+-----------+-------------+
; Target                                                 ; Clock                                                  ; Type      ; Status      ;
+--------------------------------------------------------+--------------------------------------------------------+-----------+-------------+
; CLK12M                                                 ; CLK12M                                                 ; Base      ; Constrained ;
; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+--------------------------------------------------------+--------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; BDBUS2     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BDBUS3     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; BDBUS0      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BDBUS1      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D4          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; BDBUS2     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BDBUS3     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; BDBUS0      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BDBUS1      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D4          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition
    Info: Processing started: Thu Feb 27 22:07:24 2020
Info: Command: quartus_sta fast_serial -c fast_serial
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'fast_serial.sdc'
Info (332104): Reading SDC File: 'avalon_fast_serial/synthesis/submodules/altera_reset_controller.sdc'
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 9.415
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.415               0.000 PLL12_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.454
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.454               0.000 PLL12_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 16.103
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.103               0.000 PLL12_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 3.266
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.266               0.000 PLL12_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.642
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.642               0.000 PLL12_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    41.518               0.000 CLK12M 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 36.503 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332146): Worst-case setup slack is 10.098
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.098               0.000 PLL12_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 PLL12_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 16.420
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.420               0.000 PLL12_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 2.923
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.923               0.000 PLL12_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.650
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.650               0.000 PLL12_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    41.516               0.000 CLK12M 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 36.728 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332146): Worst-case setup slack is 15.307
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.307               0.000 PLL12_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 PLL12_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 18.167
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.167               0.000 PLL12_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.492
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.492               0.000 PLL12_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.760
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.760               0.000 PLL12_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    41.081               0.000 CLK12M 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 38.442 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 849 megabytes
    Info: Processing ended: Thu Feb 27 22:07:25 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


