{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 16 00:05:13 2024 " "Info: Processing started: Sat Nov 16 00:05:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TrafficLight -c TrafficLight " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TrafficLight -c TrafficLight" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bodemvachuyenden.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file bodemvachuyenden.v" { { "Info" "ISGN_ENTITY_NAME" "1 DemVaChuyenDen " "Info: Found entity 1: DemVaChuyenDen" {  } { { "BoDemVaChuyenDen.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoDemVaChuyenDen.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bohienthiden.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file bohienthiden.v" { { "Info" "ISGN_ENTITY_NAME" "1 HienThiDen " "Info: Found entity 1: HienThiDen" {  } { { "BoHienThiDen.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoHienThiDen.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bohienthiso.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file bohienthiso.v" { { "Info" "ISGN_ENTITY_NAME" "1 HienThiSo " "Info: Found entity 1: HienThiSo" {  } { { "BoHienThiSo.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoHienThiSo.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trafficlight.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file trafficlight.v" { { "Info" "ISGN_ENTITY_NAME" "1 TrafficLight " "Info: Found entity 1: TrafficLight" {  } { { "TrafficLight.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/TrafficLight.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bochiatan.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file bochiatan.v" { { "Info" "ISGN_ENTITY_NAME" "1 ChiaTan " "Info: Found entity 1: ChiaTan" {  } { { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "TrafficLight " "Info: Elaborating entity \"TrafficLight\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ChiaTan ChiaTan:U1_chia_tan " "Info: Elaborating entity \"ChiaTan\" for hierarchy \"ChiaTan:U1_chia_tan\"" {  } { { "TrafficLight.v" "U1_chia_tan" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/TrafficLight.v" 17 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 BoChiaTan.v(8) " "Warning (10230): Verilog HDL assignment warning at BoChiaTan.v(8): truncated value with size 32 to match size of target (26)" {  } { { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DemVaChuyenDen DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den " "Info: Elaborating entity \"DemVaChuyenDen\" for hierarchy \"DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den\"" {  } { { "TrafficLight.v" "U2_dem_nguoc_va_chuyen_den" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/TrafficLight.v" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 BoDemVaChuyenDen.v(17) " "Warning (10230): Verilog HDL assignment warning at BoDemVaChuyenDen.v(17): truncated value with size 32 to match size of target (6)" {  } { { "BoDemVaChuyenDen.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoDemVaChuyenDen.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HienThiDen HienThiDen:U3_hien_thi_den " "Info: Elaborating entity \"HienThiDen\" for hierarchy \"HienThiDen:U3_hien_thi_den\"" {  } { { "TrafficLight.v" "U3_hien_thi_den" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/TrafficLight.v" 30 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HienThiSo HienThiSo:U4_hien_thi_so " "Info: Elaborating entity \"HienThiSo\" for hierarchy \"HienThiSo:U4_hien_thi_so\"" {  } { { "TrafficLight.v" "U4_hien_thi_so" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/TrafficLight.v" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BoHienThiSo.v(10) " "Warning (10230): Verilog HDL assignment warning at BoHienThiSo.v(10): truncated value with size 32 to match size of target (4)" {  } { { "BoHienThiSo.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoHienThiSo.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BoHienThiSo.v(11) " "Warning (10230): Verilog HDL assignment warning at BoHienThiSo.v(11): truncated value with size 32 to match size of target (4)" {  } { { "BoHienThiSo.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoHienThiSo.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "HienThiSo:U4_hien_thi_so\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"HienThiSo:U4_hien_thi_so\|Div0\"" {  } { { "BoHienThiSo.v" "Div0" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoHienThiSo.v" 10 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "HienThiSo:U4_hien_thi_so\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"HienThiSo:U4_hien_thi_so\|Mod0\"" {  } { { "BoHienThiSo.v" "Mod0" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoHienThiSo.v" 11 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "HienThiSo:U4_hien_thi_so\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"HienThiSo:U4_hien_thi_so\|lpm_divide:Div0\"" {  } { { "BoHienThiSo.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoHienThiSo.v" 10 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HienThiSo:U4_hien_thi_so\|lpm_divide:Div0 " "Info: Instantiated megafunction \"HienThiSo:U4_hien_thi_so\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Info: Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "BoHienThiSo.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoHienThiSo.v" 10 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1em.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_1em.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1em " "Info: Found entity 1: lpm_divide_1em" {  } { { "db/lpm_divide_1em.tdf" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/db/lpm_divide_1em.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Info: Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_m0f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_m0f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_m0f " "Info: Found entity 1: alt_u_div_m0f" {  } { { "db/alt_u_div_m0f.tdf" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/db/alt_u_div_m0f.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "HienThiSo:U4_hien_thi_so\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"HienThiSo:U4_hien_thi_so\|lpm_divide:Mod0\"" {  } { { "BoHienThiSo.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoHienThiSo.v" 11 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HienThiSo:U4_hien_thi_so\|lpm_divide:Mod0 " "Info: Instantiated megafunction \"HienThiSo:U4_hien_thi_so\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Info: Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "BoHienThiSo.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoHienThiSo.v" 11 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_46m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_46m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_46m " "Info: Found entity 1: lpm_divide_46m" {  } { { "db/lpm_divide_46m.tdf" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/db/lpm_divide_46m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "led0\[7\] GND " "Warning (13410): Pin \"led0\[7\]\" is stuck at GND" {  } { { "TrafficLight.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/TrafficLight.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "Warning (15610): No output dependent on input pin \"reset\"" {  } { { "TrafficLight.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/TrafficLight.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "150 " "Info: Implemented 150 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Info: Implemented 19 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "129 " "Info: Implemented 129 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "232 " "Info: Peak virtual memory: 232 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 16 00:05:14 2024 " "Info: Processing ended: Sat Nov 16 00:05:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 16 00:05:15 2024 " "Info: Processing started: Sat Nov 16 00:05:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TrafficLight -c TrafficLight " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off TrafficLight -c TrafficLight" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "TrafficLight EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design TrafficLight" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/" 0 { } { { 0 { 0 ""} 0 466 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "21 21 " "Critical Warning: No exact pin location assignment(s) for 21 pins of 21 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { reset } } } { "TrafficLight.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/TrafficLight.v" 3 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/" 0 { } { { 0 { 0 ""} 0 93 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "red " "Info: Pin red not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { red } } } { "TrafficLight.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/TrafficLight.v" 4 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { red } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/" 0 { } { { 0 { 0 ""} 0 94 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "yellow " "Info: Pin yellow not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { yellow } } } { "TrafficLight.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/TrafficLight.v" 5 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { yellow } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/" 0 { } { { 0 { 0 ""} 0 95 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "green " "Info: Pin green not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { green } } } { "TrafficLight.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/TrafficLight.v" 6 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { green } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/" 0 { } { { 0 { 0 ""} 0 96 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led0\[0\] " "Info: Pin led0\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { led0[0] } } } { "TrafficLight.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/TrafficLight.v" 7 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { led0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/" 0 { } { { 0 { 0 ""} 0 76 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led0\[1\] " "Info: Pin led0\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { led0[1] } } } { "TrafficLight.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/TrafficLight.v" 7 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { led0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/" 0 { } { { 0 { 0 ""} 0 77 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led0\[2\] " "Info: Pin led0\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { led0[2] } } } { "TrafficLight.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/TrafficLight.v" 7 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { led0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/" 0 { } { { 0 { 0 ""} 0 78 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led0\[3\] " "Info: Pin led0\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { led0[3] } } } { "TrafficLight.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/TrafficLight.v" 7 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { led0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/" 0 { } { { 0 { 0 ""} 0 79 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led0\[4\] " "Info: Pin led0\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { led0[4] } } } { "TrafficLight.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/TrafficLight.v" 7 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { led0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/" 0 { } { { 0 { 0 ""} 0 80 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led0\[5\] " "Info: Pin led0\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { led0[5] } } } { "TrafficLight.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/TrafficLight.v" 7 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { led0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/" 0 { } { { 0 { 0 ""} 0 81 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led0\[6\] " "Info: Pin led0\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { led0[6] } } } { "TrafficLight.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/TrafficLight.v" 7 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { led0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/" 0 { } { { 0 { 0 ""} 0 82 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led0\[7\] " "Info: Pin led0\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { led0[7] } } } { "TrafficLight.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/TrafficLight.v" 7 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { led0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/" 0 { } { { 0 { 0 ""} 0 83 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led1\[0\] " "Info: Pin led1\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { led1[0] } } } { "TrafficLight.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/TrafficLight.v" 9 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { led1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/" 0 { } { { 0 { 0 ""} 0 84 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led1\[1\] " "Info: Pin led1\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { led1[1] } } } { "TrafficLight.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/TrafficLight.v" 9 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { led1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/" 0 { } { { 0 { 0 ""} 0 85 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led1\[2\] " "Info: Pin led1\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { led1[2] } } } { "TrafficLight.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/TrafficLight.v" 9 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { led1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/" 0 { } { { 0 { 0 ""} 0 86 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led1\[3\] " "Info: Pin led1\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { led1[3] } } } { "TrafficLight.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/TrafficLight.v" 9 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { led1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/" 0 { } { { 0 { 0 ""} 0 87 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led1\[4\] " "Info: Pin led1\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { led1[4] } } } { "TrafficLight.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/TrafficLight.v" 9 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { led1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/" 0 { } { { 0 { 0 ""} 0 88 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led1\[5\] " "Info: Pin led1\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { led1[5] } } } { "TrafficLight.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/TrafficLight.v" 9 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { led1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/" 0 { } { { 0 { 0 ""} 0 89 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led1\[6\] " "Info: Pin led1\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { led1[6] } } } { "TrafficLight.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/TrafficLight.v" 9 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { led1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/" 0 { } { { 0 { 0 ""} 0 90 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led1\[7\] " "Info: Pin led1\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { led1[7] } } } { "TrafficLight.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/TrafficLight.v" 9 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { led1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/" 0 { } { { 0 { 0 ""} 0 91 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { clk } } } { "TrafficLight.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/TrafficLight.v" 2 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/" 0 { } { { 0 { 0 ""} 0 92 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ChiaTan:U1_chia_tan\|slow_clk " "Info: Destination node ChiaTan:U1_chia_tan\|slow_clk" {  } { { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 4 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ChiaTan:U1_chia_tan|slow_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/" 0 { } { { 0 { 0 ""} 0 73 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { clk } } } { "TrafficLight.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/TrafficLight.v" 2 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/" 0 { } { { 0 { 0 ""} 0 92 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ChiaTan:U1_chia_tan\|slow_clk  " "Info: Automatically promoted node ChiaTan:U1_chia_tan\|slow_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ChiaTan:U1_chia_tan\|slow_clk~0 " "Info: Destination node ChiaTan:U1_chia_tan\|slow_clk~0" {  } { { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 4 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ChiaTan:U1_chia_tan|slow_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/" 0 { } { { 0 { 0 ""} 0 361 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 4 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ChiaTan:U1_chia_tan|slow_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/" 0 { } { { 0 { 0 ""} 0 73 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "20 unused 3.3V 1 19 0 " "Info: Number of I/O pins in group: 20 (unused VREF, 3.3V VCCIO, 1 input, 19 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.347 ns register register " "Info: Estimated most critical path is register to register delay of 2.347 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ChiaTan:U1_chia_tan\|counter\[0\] 1 REG LAB_X33_Y19 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X33_Y19; Fanout = 4; REG Node = 'ChiaTan:U1_chia_tan\|counter\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ChiaTan:U1_chia_tan|counter[0] } "NODE_NAME" } } { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.309 ns) 1.033 ns ChiaTan:U1_chia_tan\|Add0~2 2 COMB LAB_X33_Y18 2 " "Info: 2: + IC(0.724 ns) + CELL(0.309 ns) = 1.033 ns; Loc. = LAB_X33_Y18; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan\|Add0~2'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.033 ns" { ChiaTan:U1_chia_tan|counter[0] ChiaTan:U1_chia_tan|Add0~2 } "NODE_NAME" } } { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.068 ns ChiaTan:U1_chia_tan\|Add0~6 3 COMB LAB_X33_Y18 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 1.068 ns; Loc. = LAB_X33_Y18; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan\|Add0~6'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ChiaTan:U1_chia_tan|Add0~2 ChiaTan:U1_chia_tan|Add0~6 } "NODE_NAME" } } { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.103 ns ChiaTan:U1_chia_tan\|Add0~10 4 COMB LAB_X33_Y18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 1.103 ns; Loc. = LAB_X33_Y18; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan\|Add0~10'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ChiaTan:U1_chia_tan|Add0~6 ChiaTan:U1_chia_tan|Add0~10 } "NODE_NAME" } } { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.138 ns ChiaTan:U1_chia_tan\|Add0~14 5 COMB LAB_X33_Y18 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 1.138 ns; Loc. = LAB_X33_Y18; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan\|Add0~14'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ChiaTan:U1_chia_tan|Add0~10 ChiaTan:U1_chia_tan|Add0~14 } "NODE_NAME" } } { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.173 ns ChiaTan:U1_chia_tan\|Add0~18 6 COMB LAB_X33_Y18 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 1.173 ns; Loc. = LAB_X33_Y18; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan\|Add0~18'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ChiaTan:U1_chia_tan|Add0~14 ChiaTan:U1_chia_tan|Add0~18 } "NODE_NAME" } } { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.208 ns ChiaTan:U1_chia_tan\|Add0~22 7 COMB LAB_X33_Y18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 1.208 ns; Loc. = LAB_X33_Y18; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan\|Add0~22'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ChiaTan:U1_chia_tan|Add0~18 ChiaTan:U1_chia_tan|Add0~22 } "NODE_NAME" } } { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.243 ns ChiaTan:U1_chia_tan\|Add0~26 8 COMB LAB_X33_Y18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 1.243 ns; Loc. = LAB_X33_Y18; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan\|Add0~26'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ChiaTan:U1_chia_tan|Add0~22 ChiaTan:U1_chia_tan|Add0~26 } "NODE_NAME" } } { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.278 ns ChiaTan:U1_chia_tan\|Add0~30 9 COMB LAB_X33_Y18 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 1.278 ns; Loc. = LAB_X33_Y18; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan\|Add0~30'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ChiaTan:U1_chia_tan|Add0~26 ChiaTan:U1_chia_tan|Add0~30 } "NODE_NAME" } } { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.061 ns) + CELL(0.035 ns) 1.374 ns ChiaTan:U1_chia_tan\|Add0~34 10 COMB LAB_X33_Y18 2 " "Info: 10: + IC(0.061 ns) + CELL(0.035 ns) = 1.374 ns; Loc. = LAB_X33_Y18; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan\|Add0~34'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { ChiaTan:U1_chia_tan|Add0~30 ChiaTan:U1_chia_tan|Add0~34 } "NODE_NAME" } } { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.409 ns ChiaTan:U1_chia_tan\|Add0~38 11 COMB LAB_X33_Y18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 1.409 ns; Loc. = LAB_X33_Y18; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan\|Add0~38'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ChiaTan:U1_chia_tan|Add0~34 ChiaTan:U1_chia_tan|Add0~38 } "NODE_NAME" } } { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.444 ns ChiaTan:U1_chia_tan\|Add0~42 12 COMB LAB_X33_Y18 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 1.444 ns; Loc. = LAB_X33_Y18; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan\|Add0~42'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ChiaTan:U1_chia_tan|Add0~38 ChiaTan:U1_chia_tan|Add0~42 } "NODE_NAME" } } { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.479 ns ChiaTan:U1_chia_tan\|Add0~46 13 COMB LAB_X33_Y18 2 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 1.479 ns; Loc. = LAB_X33_Y18; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan\|Add0~46'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ChiaTan:U1_chia_tan|Add0~42 ChiaTan:U1_chia_tan|Add0~46 } "NODE_NAME" } } { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.514 ns ChiaTan:U1_chia_tan\|Add0~50 14 COMB LAB_X33_Y18 2 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 1.514 ns; Loc. = LAB_X33_Y18; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan\|Add0~50'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ChiaTan:U1_chia_tan|Add0~46 ChiaTan:U1_chia_tan|Add0~50 } "NODE_NAME" } } { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.549 ns ChiaTan:U1_chia_tan\|Add0~54 15 COMB LAB_X33_Y18 2 " "Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 1.549 ns; Loc. = LAB_X33_Y18; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan\|Add0~54'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ChiaTan:U1_chia_tan|Add0~50 ChiaTan:U1_chia_tan|Add0~54 } "NODE_NAME" } } { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.584 ns ChiaTan:U1_chia_tan\|Add0~58 16 COMB LAB_X33_Y18 2 " "Info: 16: + IC(0.000 ns) + CELL(0.035 ns) = 1.584 ns; Loc. = LAB_X33_Y18; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan\|Add0~58'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ChiaTan:U1_chia_tan|Add0~54 ChiaTan:U1_chia_tan|Add0~58 } "NODE_NAME" } } { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.619 ns ChiaTan:U1_chia_tan\|Add0~62 17 COMB LAB_X33_Y18 2 " "Info: 17: + IC(0.000 ns) + CELL(0.035 ns) = 1.619 ns; Loc. = LAB_X33_Y18; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan\|Add0~62'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ChiaTan:U1_chia_tan|Add0~58 ChiaTan:U1_chia_tan|Add0~62 } "NODE_NAME" } } { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.165 ns) + CELL(0.035 ns) 1.819 ns ChiaTan:U1_chia_tan\|Add0~66 18 COMB LAB_X33_Y17 2 " "Info: 18: + IC(0.165 ns) + CELL(0.035 ns) = 1.819 ns; Loc. = LAB_X33_Y17; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan\|Add0~66'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { ChiaTan:U1_chia_tan|Add0~62 ChiaTan:U1_chia_tan|Add0~66 } "NODE_NAME" } } { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.854 ns ChiaTan:U1_chia_tan\|Add0~70 19 COMB LAB_X33_Y17 2 " "Info: 19: + IC(0.000 ns) + CELL(0.035 ns) = 1.854 ns; Loc. = LAB_X33_Y17; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan\|Add0~70'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ChiaTan:U1_chia_tan|Add0~66 ChiaTan:U1_chia_tan|Add0~70 } "NODE_NAME" } } { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.889 ns ChiaTan:U1_chia_tan\|Add0~74 20 COMB LAB_X33_Y17 2 " "Info: 20: + IC(0.000 ns) + CELL(0.035 ns) = 1.889 ns; Loc. = LAB_X33_Y17; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan\|Add0~74'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ChiaTan:U1_chia_tan|Add0~70 ChiaTan:U1_chia_tan|Add0~74 } "NODE_NAME" } } { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.924 ns ChiaTan:U1_chia_tan\|Add0~78 21 COMB LAB_X33_Y17 2 " "Info: 21: + IC(0.000 ns) + CELL(0.035 ns) = 1.924 ns; Loc. = LAB_X33_Y17; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan\|Add0~78'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ChiaTan:U1_chia_tan|Add0~74 ChiaTan:U1_chia_tan|Add0~78 } "NODE_NAME" } } { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.959 ns ChiaTan:U1_chia_tan\|Add0~82 22 COMB LAB_X33_Y17 2 " "Info: 22: + IC(0.000 ns) + CELL(0.035 ns) = 1.959 ns; Loc. = LAB_X33_Y17; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan\|Add0~82'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ChiaTan:U1_chia_tan|Add0~78 ChiaTan:U1_chia_tan|Add0~82 } "NODE_NAME" } } { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.994 ns ChiaTan:U1_chia_tan\|Add0~86 23 COMB LAB_X33_Y17 2 " "Info: 23: + IC(0.000 ns) + CELL(0.035 ns) = 1.994 ns; Loc. = LAB_X33_Y17; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan\|Add0~86'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ChiaTan:U1_chia_tan|Add0~82 ChiaTan:U1_chia_tan|Add0~86 } "NODE_NAME" } } { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.029 ns ChiaTan:U1_chia_tan\|Add0~90 24 COMB LAB_X33_Y17 2 " "Info: 24: + IC(0.000 ns) + CELL(0.035 ns) = 2.029 ns; Loc. = LAB_X33_Y17; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan\|Add0~90'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ChiaTan:U1_chia_tan|Add0~86 ChiaTan:U1_chia_tan|Add0~90 } "NODE_NAME" } } { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.064 ns ChiaTan:U1_chia_tan\|Add0~94 25 COMB LAB_X33_Y17 1 " "Info: 25: + IC(0.000 ns) + CELL(0.035 ns) = 2.064 ns; Loc. = LAB_X33_Y17; Fanout = 1; COMB Node = 'ChiaTan:U1_chia_tan\|Add0~94'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ChiaTan:U1_chia_tan|Add0~90 ChiaTan:U1_chia_tan|Add0~94 } "NODE_NAME" } } { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.061 ns) + CELL(0.125 ns) 2.250 ns ChiaTan:U1_chia_tan\|Add0~97 26 COMB LAB_X33_Y17 1 " "Info: 26: + IC(0.061 ns) + CELL(0.125 ns) = 2.250 ns; Loc. = LAB_X33_Y17; Fanout = 1; COMB Node = 'ChiaTan:U1_chia_tan\|Add0~97'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.186 ns" { ChiaTan:U1_chia_tan|Add0~94 ChiaTan:U1_chia_tan|Add0~97 } "NODE_NAME" } } { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(-0.058 ns) + CELL(0.155 ns) 2.347 ns ChiaTan:U1_chia_tan\|counter\[25\] 27 REG LAB_X33_Y17 2 " "Info: 27: + IC(-0.058 ns) + CELL(0.155 ns) = 2.347 ns; Loc. = LAB_X33_Y17; Fanout = 2; REG Node = 'ChiaTan:U1_chia_tan\|counter\[25\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { ChiaTan:U1_chia_tan|Add0~97 ChiaTan:U1_chia_tan|counter[25] } "NODE_NAME" } } { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.394 ns ( 59.39 % ) " "Info: Total cell delay = 1.394 ns ( 59.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.953 ns ( 40.61 % ) " "Info: Total interconnect delay = 0.953 ns ( 40.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.347 ns" { ChiaTan:U1_chia_tan|counter[0] ChiaTan:U1_chia_tan|Add0~2 ChiaTan:U1_chia_tan|Add0~6 ChiaTan:U1_chia_tan|Add0~10 ChiaTan:U1_chia_tan|Add0~14 ChiaTan:U1_chia_tan|Add0~18 ChiaTan:U1_chia_tan|Add0~22 ChiaTan:U1_chia_tan|Add0~26 ChiaTan:U1_chia_tan|Add0~30 ChiaTan:U1_chia_tan|Add0~34 ChiaTan:U1_chia_tan|Add0~38 ChiaTan:U1_chia_tan|Add0~42 ChiaTan:U1_chia_tan|Add0~46 ChiaTan:U1_chia_tan|Add0~50 ChiaTan:U1_chia_tan|Add0~54 ChiaTan:U1_chia_tan|Add0~58 ChiaTan:U1_chia_tan|Add0~62 ChiaTan:U1_chia_tan|Add0~66 ChiaTan:U1_chia_tan|Add0~70 ChiaTan:U1_chia_tan|Add0~74 ChiaTan:U1_chia_tan|Add0~78 ChiaTan:U1_chia_tan|Add0~82 ChiaTan:U1_chia_tan|Add0~86 ChiaTan:U1_chia_tan|Add0~90 ChiaTan:U1_chia_tan|Add0~94 ChiaTan:U1_chia_tan|Add0~97 ChiaTan:U1_chia_tan|counter[25] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X27_Y14 X40_Y27 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X27_Y14 to location X40_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "19 " "Warning: Found 19 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red 0 " "Info: Pin \"red\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "yellow 0 " "Info: Pin \"yellow\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "green 0 " "Info: Pin \"green\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led0\[0\] 0 " "Info: Pin \"led0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led0\[1\] 0 " "Info: Pin \"led0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led0\[2\] 0 " "Info: Pin \"led0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led0\[3\] 0 " "Info: Pin \"led0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led0\[4\] 0 " "Info: Pin \"led0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led0\[5\] 0 " "Info: Pin \"led0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led0\[6\] 0 " "Info: Pin \"led0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led0\[7\] 0 " "Info: Pin \"led0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led1\[0\] 0 " "Info: Pin \"led1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led1\[1\] 0 " "Info: Pin \"led1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led1\[2\] 0 " "Info: Pin \"led1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led1\[3\] 0 " "Info: Pin \"led1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led1\[4\] 0 " "Info: Pin \"led1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led1\[5\] 0 " "Info: Pin \"led1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led1\[6\] 0 " "Info: Pin \"led1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led1\[7\] 0 " "Info: Pin \"led1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "287 " "Info: Peak virtual memory: 287 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 16 00:05:18 2024 " "Info: Processing ended: Sat Nov 16 00:05:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 16 00:05:19 2024 " "Info: Processing started: Sat Nov 16 00:05:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TrafficLight -c TrafficLight " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off TrafficLight -c TrafficLight" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "246 " "Info: Peak virtual memory: 246 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 16 00:05:20 2024 " "Info: Processing ended: Sat Nov 16 00:05:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 16 00:05:21 2024 " "Info: Processing started: Sat Nov 16 00:05:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off TrafficLight -c TrafficLight --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TrafficLight -c TrafficLight --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "TrafficLight.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/TrafficLight.v" 2 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "ChiaTan:U1_chia_tan\|slow_clk " "Info: Detected ripple clock \"ChiaTan:U1_chia_tan\|slow_clk\" as buffer" {  } { { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 4 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ChiaTan:U1_chia_tan\|slow_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register ChiaTan:U1_chia_tan\|counter\[0\] register ChiaTan:U1_chia_tan\|counter\[25\] 425.89 MHz 2.348 ns Internal " "Info: Clock \"clk\" has Internal fmax of 425.89 MHz between source register \"ChiaTan:U1_chia_tan\|counter\[0\]\" and destination register \"ChiaTan:U1_chia_tan\|counter\[25\]\" (period= 2.348 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.162 ns + Longest register register " "Info: + Longest register to register delay is 2.162 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ChiaTan:U1_chia_tan\|counter\[0\] 1 REG LCFF_X33_Y19_N19 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y19_N19; Fanout = 4; REG Node = 'ChiaTan:U1_chia_tan\|counter\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ChiaTan:U1_chia_tan|counter[0] } "NODE_NAME" } } { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.309 ns) 0.848 ns ChiaTan:U1_chia_tan\|Add0~2 2 COMB LCCOMB_X33_Y18_N0 2 " "Info: 2: + IC(0.539 ns) + CELL(0.309 ns) = 0.848 ns; Loc. = LCCOMB_X33_Y18_N0; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan\|Add0~2'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.848 ns" { ChiaTan:U1_chia_tan|counter[0] ChiaTan:U1_chia_tan|Add0~2 } "NODE_NAME" } } { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.883 ns ChiaTan:U1_chia_tan\|Add0~6 3 COMB LCCOMB_X33_Y18_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.883 ns; Loc. = LCCOMB_X33_Y18_N2; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan\|Add0~6'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ChiaTan:U1_chia_tan|Add0~2 ChiaTan:U1_chia_tan|Add0~6 } "NODE_NAME" } } { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.918 ns ChiaTan:U1_chia_tan\|Add0~10 4 COMB LCCOMB_X33_Y18_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.918 ns; Loc. = LCCOMB_X33_Y18_N4; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan\|Add0~10'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ChiaTan:U1_chia_tan|Add0~6 ChiaTan:U1_chia_tan|Add0~10 } "NODE_NAME" } } { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.953 ns ChiaTan:U1_chia_tan\|Add0~14 5 COMB LCCOMB_X33_Y18_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.953 ns; Loc. = LCCOMB_X33_Y18_N6; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan\|Add0~14'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ChiaTan:U1_chia_tan|Add0~10 ChiaTan:U1_chia_tan|Add0~14 } "NODE_NAME" } } { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.988 ns ChiaTan:U1_chia_tan\|Add0~18 6 COMB LCCOMB_X33_Y18_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.988 ns; Loc. = LCCOMB_X33_Y18_N8; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan\|Add0~18'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ChiaTan:U1_chia_tan|Add0~14 ChiaTan:U1_chia_tan|Add0~18 } "NODE_NAME" } } { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.023 ns ChiaTan:U1_chia_tan\|Add0~22 7 COMB LCCOMB_X33_Y18_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 1.023 ns; Loc. = LCCOMB_X33_Y18_N10; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan\|Add0~22'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ChiaTan:U1_chia_tan|Add0~18 ChiaTan:U1_chia_tan|Add0~22 } "NODE_NAME" } } { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.058 ns ChiaTan:U1_chia_tan\|Add0~26 8 COMB LCCOMB_X33_Y18_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 1.058 ns; Loc. = LCCOMB_X33_Y18_N12; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan\|Add0~26'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ChiaTan:U1_chia_tan|Add0~22 ChiaTan:U1_chia_tan|Add0~26 } "NODE_NAME" } } { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.154 ns ChiaTan:U1_chia_tan\|Add0~30 9 COMB LCCOMB_X33_Y18_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.096 ns) = 1.154 ns; Loc. = LCCOMB_X33_Y18_N14; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan\|Add0~30'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { ChiaTan:U1_chia_tan|Add0~26 ChiaTan:U1_chia_tan|Add0~30 } "NODE_NAME" } } { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.189 ns ChiaTan:U1_chia_tan\|Add0~34 10 COMB LCCOMB_X33_Y18_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 1.189 ns; Loc. = LCCOMB_X33_Y18_N16; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan\|Add0~34'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ChiaTan:U1_chia_tan|Add0~30 ChiaTan:U1_chia_tan|Add0~34 } "NODE_NAME" } } { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.224 ns ChiaTan:U1_chia_tan\|Add0~38 11 COMB LCCOMB_X33_Y18_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 1.224 ns; Loc. = LCCOMB_X33_Y18_N18; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan\|Add0~38'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ChiaTan:U1_chia_tan|Add0~34 ChiaTan:U1_chia_tan|Add0~38 } "NODE_NAME" } } { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.259 ns ChiaTan:U1_chia_tan\|Add0~42 12 COMB LCCOMB_X33_Y18_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 1.259 ns; Loc. = LCCOMB_X33_Y18_N20; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan\|Add0~42'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ChiaTan:U1_chia_tan|Add0~38 ChiaTan:U1_chia_tan|Add0~42 } "NODE_NAME" } } { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.294 ns ChiaTan:U1_chia_tan\|Add0~46 13 COMB LCCOMB_X33_Y18_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 1.294 ns; Loc. = LCCOMB_X33_Y18_N22; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan\|Add0~46'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ChiaTan:U1_chia_tan|Add0~42 ChiaTan:U1_chia_tan|Add0~46 } "NODE_NAME" } } { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.329 ns ChiaTan:U1_chia_tan\|Add0~50 14 COMB LCCOMB_X33_Y18_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 1.329 ns; Loc. = LCCOMB_X33_Y18_N24; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan\|Add0~50'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ChiaTan:U1_chia_tan|Add0~46 ChiaTan:U1_chia_tan|Add0~50 } "NODE_NAME" } } { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.364 ns ChiaTan:U1_chia_tan\|Add0~54 15 COMB LCCOMB_X33_Y18_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 1.364 ns; Loc. = LCCOMB_X33_Y18_N26; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan\|Add0~54'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ChiaTan:U1_chia_tan|Add0~50 ChiaTan:U1_chia_tan|Add0~54 } "NODE_NAME" } } { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.399 ns ChiaTan:U1_chia_tan\|Add0~58 16 COMB LCCOMB_X33_Y18_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.035 ns) = 1.399 ns; Loc. = LCCOMB_X33_Y18_N28; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan\|Add0~58'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ChiaTan:U1_chia_tan|Add0~54 ChiaTan:U1_chia_tan|Add0~58 } "NODE_NAME" } } { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 1.599 ns ChiaTan:U1_chia_tan\|Add0~62 17 COMB LCCOMB_X33_Y18_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.200 ns) = 1.599 ns; Loc. = LCCOMB_X33_Y18_N30; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan\|Add0~62'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { ChiaTan:U1_chia_tan|Add0~58 ChiaTan:U1_chia_tan|Add0~62 } "NODE_NAME" } } { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.634 ns ChiaTan:U1_chia_tan\|Add0~66 18 COMB LCCOMB_X33_Y17_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.035 ns) = 1.634 ns; Loc. = LCCOMB_X33_Y17_N0; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan\|Add0~66'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ChiaTan:U1_chia_tan|Add0~62 ChiaTan:U1_chia_tan|Add0~66 } "NODE_NAME" } } { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.669 ns ChiaTan:U1_chia_tan\|Add0~70 19 COMB LCCOMB_X33_Y17_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.035 ns) = 1.669 ns; Loc. = LCCOMB_X33_Y17_N2; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan\|Add0~70'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ChiaTan:U1_chia_tan|Add0~66 ChiaTan:U1_chia_tan|Add0~70 } "NODE_NAME" } } { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.704 ns ChiaTan:U1_chia_tan\|Add0~74 20 COMB LCCOMB_X33_Y17_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.035 ns) = 1.704 ns; Loc. = LCCOMB_X33_Y17_N4; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan\|Add0~74'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ChiaTan:U1_chia_tan|Add0~70 ChiaTan:U1_chia_tan|Add0~74 } "NODE_NAME" } } { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.739 ns ChiaTan:U1_chia_tan\|Add0~78 21 COMB LCCOMB_X33_Y17_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.035 ns) = 1.739 ns; Loc. = LCCOMB_X33_Y17_N6; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan\|Add0~78'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ChiaTan:U1_chia_tan|Add0~74 ChiaTan:U1_chia_tan|Add0~78 } "NODE_NAME" } } { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.774 ns ChiaTan:U1_chia_tan\|Add0~82 22 COMB LCCOMB_X33_Y17_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.035 ns) = 1.774 ns; Loc. = LCCOMB_X33_Y17_N8; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan\|Add0~82'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ChiaTan:U1_chia_tan|Add0~78 ChiaTan:U1_chia_tan|Add0~82 } "NODE_NAME" } } { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.809 ns ChiaTan:U1_chia_tan\|Add0~86 23 COMB LCCOMB_X33_Y17_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.035 ns) = 1.809 ns; Loc. = LCCOMB_X33_Y17_N10; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan\|Add0~86'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ChiaTan:U1_chia_tan|Add0~82 ChiaTan:U1_chia_tan|Add0~86 } "NODE_NAME" } } { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.844 ns ChiaTan:U1_chia_tan\|Add0~90 24 COMB LCCOMB_X33_Y17_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.035 ns) = 1.844 ns; Loc. = LCCOMB_X33_Y17_N12; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan\|Add0~90'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ChiaTan:U1_chia_tan|Add0~86 ChiaTan:U1_chia_tan|Add0~90 } "NODE_NAME" } } { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.940 ns ChiaTan:U1_chia_tan\|Add0~94 25 COMB LCCOMB_X33_Y17_N14 1 " "Info: 25: + IC(0.000 ns) + CELL(0.096 ns) = 1.940 ns; Loc. = LCCOMB_X33_Y17_N14; Fanout = 1; COMB Node = 'ChiaTan:U1_chia_tan\|Add0~94'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { ChiaTan:U1_chia_tan|Add0~90 ChiaTan:U1_chia_tan|Add0~94 } "NODE_NAME" } } { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.065 ns ChiaTan:U1_chia_tan\|Add0~97 26 COMB LCCOMB_X33_Y17_N16 1 " "Info: 26: + IC(0.000 ns) + CELL(0.125 ns) = 2.065 ns; Loc. = LCCOMB_X33_Y17_N16; Fanout = 1; COMB Node = 'ChiaTan:U1_chia_tan\|Add0~97'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ChiaTan:U1_chia_tan|Add0~94 ChiaTan:U1_chia_tan|Add0~97 } "NODE_NAME" } } { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 2.162 ns ChiaTan:U1_chia_tan\|counter\[25\] 27 REG LCFF_X33_Y17_N17 2 " "Info: 27: + IC(0.000 ns) + CELL(0.097 ns) = 2.162 ns; Loc. = LCFF_X33_Y17_N17; Fanout = 2; REG Node = 'ChiaTan:U1_chia_tan\|counter\[25\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { ChiaTan:U1_chia_tan|Add0~97 ChiaTan:U1_chia_tan|counter[25] } "NODE_NAME" } } { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.623 ns ( 75.07 % ) " "Info: Total cell delay = 1.623 ns ( 75.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.539 ns ( 24.93 % ) " "Info: Total interconnect delay = 0.539 ns ( 24.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.162 ns" { ChiaTan:U1_chia_tan|counter[0] ChiaTan:U1_chia_tan|Add0~2 ChiaTan:U1_chia_tan|Add0~6 ChiaTan:U1_chia_tan|Add0~10 ChiaTan:U1_chia_tan|Add0~14 ChiaTan:U1_chia_tan|Add0~18 ChiaTan:U1_chia_tan|Add0~22 ChiaTan:U1_chia_tan|Add0~26 ChiaTan:U1_chia_tan|Add0~30 ChiaTan:U1_chia_tan|Add0~34 ChiaTan:U1_chia_tan|Add0~38 ChiaTan:U1_chia_tan|Add0~42 ChiaTan:U1_chia_tan|Add0~46 ChiaTan:U1_chia_tan|Add0~50 ChiaTan:U1_chia_tan|Add0~54 ChiaTan:U1_chia_tan|Add0~58 ChiaTan:U1_chia_tan|Add0~62 ChiaTan:U1_chia_tan|Add0~66 ChiaTan:U1_chia_tan|Add0~70 ChiaTan:U1_chia_tan|Add0~74 ChiaTan:U1_chia_tan|Add0~78 ChiaTan:U1_chia_tan|Add0~82 ChiaTan:U1_chia_tan|Add0~86 ChiaTan:U1_chia_tan|Add0~90 ChiaTan:U1_chia_tan|Add0~94 ChiaTan:U1_chia_tan|Add0~97 ChiaTan:U1_chia_tan|counter[25] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.162 ns" { ChiaTan:U1_chia_tan|counter[0] {} ChiaTan:U1_chia_tan|Add0~2 {} ChiaTan:U1_chia_tan|Add0~6 {} ChiaTan:U1_chia_tan|Add0~10 {} ChiaTan:U1_chia_tan|Add0~14 {} ChiaTan:U1_chia_tan|Add0~18 {} ChiaTan:U1_chia_tan|Add0~22 {} ChiaTan:U1_chia_tan|Add0~26 {} ChiaTan:U1_chia_tan|Add0~30 {} ChiaTan:U1_chia_tan|Add0~34 {} ChiaTan:U1_chia_tan|Add0~38 {} ChiaTan:U1_chia_tan|Add0~42 {} ChiaTan:U1_chia_tan|Add0~46 {} ChiaTan:U1_chia_tan|Add0~50 {} ChiaTan:U1_chia_tan|Add0~54 {} ChiaTan:U1_chia_tan|Add0~58 {} ChiaTan:U1_chia_tan|Add0~62 {} ChiaTan:U1_chia_tan|Add0~66 {} ChiaTan:U1_chia_tan|Add0~70 {} ChiaTan:U1_chia_tan|Add0~74 {} ChiaTan:U1_chia_tan|Add0~78 {} ChiaTan:U1_chia_tan|Add0~82 {} ChiaTan:U1_chia_tan|Add0~86 {} ChiaTan:U1_chia_tan|Add0~90 {} ChiaTan:U1_chia_tan|Add0~94 {} ChiaTan:U1_chia_tan|Add0~97 {} ChiaTan:U1_chia_tan|counter[25] {} } { 0.000ns 0.539ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.200ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns - Smallest " "Info: - Smallest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.479 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TrafficLight.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/TrafficLight.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 26 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 26; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "TrafficLight.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/TrafficLight.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 2.479 ns ChiaTan:U1_chia_tan\|counter\[25\] 3 REG LCFF_X33_Y17_N17 2 " "Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X33_Y17_N17; Fanout = 2; REG Node = 'ChiaTan:U1_chia_tan\|counter\[25\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { clk~clkctrl ChiaTan:U1_chia_tan|counter[25] } "NODE_NAME" } } { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.38 % ) " "Info: Total cell delay = 1.472 ns ( 59.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 40.62 % ) " "Info: Total interconnect delay = 1.007 ns ( 40.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl ChiaTan:U1_chia_tan|counter[25] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} ChiaTan:U1_chia_tan|counter[25] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.481 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TrafficLight.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/TrafficLight.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 26 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 26; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "TrafficLight.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/TrafficLight.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.618 ns) 2.481 ns ChiaTan:U1_chia_tan\|counter\[0\] 3 REG LCFF_X33_Y19_N19 4 " "Info: 3: + IC(0.666 ns) + CELL(0.618 ns) = 2.481 ns; Loc. = LCFF_X33_Y19_N19; Fanout = 4; REG Node = 'ChiaTan:U1_chia_tan\|counter\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { clk~clkctrl ChiaTan:U1_chia_tan|counter[0] } "NODE_NAME" } } { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.33 % ) " "Info: Total cell delay = 1.472 ns ( 59.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.009 ns ( 40.67 % ) " "Info: Total interconnect delay = 1.009 ns ( 40.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clk clk~clkctrl ChiaTan:U1_chia_tan|counter[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { clk {} clk~combout {} clk~clkctrl {} ChiaTan:U1_chia_tan|counter[0] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl ChiaTan:U1_chia_tan|counter[25] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} ChiaTan:U1_chia_tan|counter[25] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clk clk~clkctrl ChiaTan:U1_chia_tan|counter[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { clk {} clk~combout {} clk~clkctrl {} ChiaTan:U1_chia_tan|counter[0] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 7 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.162 ns" { ChiaTan:U1_chia_tan|counter[0] ChiaTan:U1_chia_tan|Add0~2 ChiaTan:U1_chia_tan|Add0~6 ChiaTan:U1_chia_tan|Add0~10 ChiaTan:U1_chia_tan|Add0~14 ChiaTan:U1_chia_tan|Add0~18 ChiaTan:U1_chia_tan|Add0~22 ChiaTan:U1_chia_tan|Add0~26 ChiaTan:U1_chia_tan|Add0~30 ChiaTan:U1_chia_tan|Add0~34 ChiaTan:U1_chia_tan|Add0~38 ChiaTan:U1_chia_tan|Add0~42 ChiaTan:U1_chia_tan|Add0~46 ChiaTan:U1_chia_tan|Add0~50 ChiaTan:U1_chia_tan|Add0~54 ChiaTan:U1_chia_tan|Add0~58 ChiaTan:U1_chia_tan|Add0~62 ChiaTan:U1_chia_tan|Add0~66 ChiaTan:U1_chia_tan|Add0~70 ChiaTan:U1_chia_tan|Add0~74 ChiaTan:U1_chia_tan|Add0~78 ChiaTan:U1_chia_tan|Add0~82 ChiaTan:U1_chia_tan|Add0~86 ChiaTan:U1_chia_tan|Add0~90 ChiaTan:U1_chia_tan|Add0~94 ChiaTan:U1_chia_tan|Add0~97 ChiaTan:U1_chia_tan|counter[25] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.162 ns" { ChiaTan:U1_chia_tan|counter[0] {} ChiaTan:U1_chia_tan|Add0~2 {} ChiaTan:U1_chia_tan|Add0~6 {} ChiaTan:U1_chia_tan|Add0~10 {} ChiaTan:U1_chia_tan|Add0~14 {} ChiaTan:U1_chia_tan|Add0~18 {} ChiaTan:U1_chia_tan|Add0~22 {} ChiaTan:U1_chia_tan|Add0~26 {} ChiaTan:U1_chia_tan|Add0~30 {} ChiaTan:U1_chia_tan|Add0~34 {} ChiaTan:U1_chia_tan|Add0~38 {} ChiaTan:U1_chia_tan|Add0~42 {} ChiaTan:U1_chia_tan|Add0~46 {} ChiaTan:U1_chia_tan|Add0~50 {} ChiaTan:U1_chia_tan|Add0~54 {} ChiaTan:U1_chia_tan|Add0~58 {} ChiaTan:U1_chia_tan|Add0~62 {} ChiaTan:U1_chia_tan|Add0~66 {} ChiaTan:U1_chia_tan|Add0~70 {} ChiaTan:U1_chia_tan|Add0~74 {} ChiaTan:U1_chia_tan|Add0~78 {} ChiaTan:U1_chia_tan|Add0~82 {} ChiaTan:U1_chia_tan|Add0~86 {} ChiaTan:U1_chia_tan|Add0~90 {} ChiaTan:U1_chia_tan|Add0~94 {} ChiaTan:U1_chia_tan|Add0~97 {} ChiaTan:U1_chia_tan|counter[25] {} } { 0.000ns 0.539ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.200ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.125ns 0.097ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl ChiaTan:U1_chia_tan|counter[25] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} ChiaTan:U1_chia_tan|counter[25] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clk clk~clkctrl ChiaTan:U1_chia_tan|counter[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { clk {} clk~combout {} clk~clkctrl {} ChiaTan:U1_chia_tan|counter[0] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk led1\[0\] DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den\|time_left\[3\] 24.354 ns register " "Info: tco from clock \"clk\" to destination pin \"led1\[0\]\" through register \"DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den\|time_left\[3\]\" is 24.354 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.468 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.468 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TrafficLight.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/TrafficLight.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.966 ns) + CELL(0.712 ns) 3.532 ns ChiaTan:U1_chia_tan\|slow_clk 2 REG LCFF_X33_Y17_N21 2 " "Info: 2: + IC(1.966 ns) + CELL(0.712 ns) = 3.532 ns; Loc. = LCFF_X33_Y17_N21; Fanout = 2; REG Node = 'ChiaTan:U1_chia_tan\|slow_clk'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { clk ChiaTan:U1_chia_tan|slow_clk } "NODE_NAME" } } { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.633 ns) + CELL(0.000 ns) 5.165 ns ChiaTan:U1_chia_tan\|slow_clk~clkctrl 3 COMB CLKCTRL_G10 14 " "Info: 3: + IC(1.633 ns) + CELL(0.000 ns) = 5.165 ns; Loc. = CLKCTRL_G10; Fanout = 14; COMB Node = 'ChiaTan:U1_chia_tan\|slow_clk~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.633 ns" { ChiaTan:U1_chia_tan|slow_clk ChiaTan:U1_chia_tan|slow_clk~clkctrl } "NODE_NAME" } } { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.618 ns) 6.468 ns DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den\|time_left\[3\] 4 REG LCFF_X34_Y7_N1 8 " "Info: 4: + IC(0.685 ns) + CELL(0.618 ns) = 6.468 ns; Loc. = LCFF_X34_Y7_N1; Fanout = 8; REG Node = 'DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den\|time_left\[3\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { ChiaTan:U1_chia_tan|slow_clk~clkctrl DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[3] } "NODE_NAME" } } { "BoDemVaChuyenDen.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoDemVaChuyenDen.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 33.77 % ) " "Info: Total cell delay = 2.184 ns ( 33.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.284 ns ( 66.23 % ) " "Info: Total interconnect delay = 4.284 ns ( 66.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.468 ns" { clk ChiaTan:U1_chia_tan|slow_clk ChiaTan:U1_chia_tan|slow_clk~clkctrl DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.468 ns" { clk {} clk~combout {} ChiaTan:U1_chia_tan|slow_clk {} ChiaTan:U1_chia_tan|slow_clk~clkctrl {} DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[3] {} } { 0.000ns 0.000ns 1.966ns 1.633ns 0.685ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "BoDemVaChuyenDen.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoDemVaChuyenDen.v" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.792 ns + Longest register pin " "Info: + Longest register to pin delay is 17.792 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den\|time_left\[3\] 1 REG LCFF_X34_Y7_N1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y7_N1; Fanout = 8; REG Node = 'DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den\|time_left\[3\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[3] } "NODE_NAME" } } { "BoDemVaChuyenDen.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoDemVaChuyenDen.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.112 ns) + CELL(0.545 ns) 2.657 ns HienThiSo:U4_hien_thi_so\|lpm_divide:Mod0\|lpm_divide_46m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_m0f:divider\|add_sub_3_result_int\[1\]~6 2 COMB LCCOMB_X37_Y26_N2 2 " "Info: 2: + IC(2.112 ns) + CELL(0.545 ns) = 2.657 ns; Loc. = LCCOMB_X37_Y26_N2; Fanout = 2; COMB Node = 'HienThiSo:U4_hien_thi_so\|lpm_divide:Mod0\|lpm_divide_46m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_m0f:divider\|add_sub_3_result_int\[1\]~6'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[3] HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|add_sub_3_result_int[1]~6 } "NODE_NAME" } } { "db/alt_u_div_m0f.tdf" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/db/alt_u_div_m0f.tdf" 45 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.692 ns HienThiSo:U4_hien_thi_so\|lpm_divide:Mod0\|lpm_divide_46m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_m0f:divider\|add_sub_3_result_int\[2\]~10 3 COMB LCCOMB_X37_Y26_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.692 ns; Loc. = LCCOMB_X37_Y26_N4; Fanout = 2; COMB Node = 'HienThiSo:U4_hien_thi_so\|lpm_divide:Mod0\|lpm_divide_46m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_m0f:divider\|add_sub_3_result_int\[2\]~10'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|add_sub_3_result_int[1]~6 HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|add_sub_3_result_int[2]~10 } "NODE_NAME" } } { "db/alt_u_div_m0f.tdf" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/db/alt_u_div_m0f.tdf" 45 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.727 ns HienThiSo:U4_hien_thi_so\|lpm_divide:Mod0\|lpm_divide_46m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_m0f:divider\|add_sub_3_result_int\[3\]~14 4 COMB LCCOMB_X37_Y26_N6 1 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.727 ns; Loc. = LCCOMB_X37_Y26_N6; Fanout = 1; COMB Node = 'HienThiSo:U4_hien_thi_so\|lpm_divide:Mod0\|lpm_divide_46m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_m0f:divider\|add_sub_3_result_int\[3\]~14'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|add_sub_3_result_int[2]~10 HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|add_sub_3_result_int[3]~14 } "NODE_NAME" } } { "db/alt_u_div_m0f.tdf" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/db/alt_u_div_m0f.tdf" 45 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.852 ns HienThiSo:U4_hien_thi_so\|lpm_divide:Mod0\|lpm_divide_46m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_m0f:divider\|add_sub_3_result_int\[4\]~17 5 COMB LCCOMB_X37_Y26_N8 12 " "Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 2.852 ns; Loc. = LCCOMB_X37_Y26_N8; Fanout = 12; COMB Node = 'HienThiSo:U4_hien_thi_so\|lpm_divide:Mod0\|lpm_divide_46m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_m0f:divider\|add_sub_3_result_int\[4\]~17'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|add_sub_3_result_int[3]~14 HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|add_sub_3_result_int[4]~17 } "NODE_NAME" } } { "db/alt_u_div_m0f.tdf" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/db/alt_u_div_m0f.tdf" 45 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.077 ns) + CELL(0.346 ns) 5.275 ns HienThiSo:U4_hien_thi_so\|lpm_divide:Mod0\|lpm_divide_46m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_m0f:divider\|StageOut\[16\]~3 6 COMB LCCOMB_X34_Y7_N24 2 " "Info: 6: + IC(2.077 ns) + CELL(0.346 ns) = 5.275 ns; Loc. = LCCOMB_X34_Y7_N24; Fanout = 2; COMB Node = 'HienThiSo:U4_hien_thi_so\|lpm_divide:Mod0\|lpm_divide_46m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_m0f:divider\|StageOut\[16\]~3'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.423 ns" { HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|add_sub_3_result_int[4]~17 HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|StageOut[16]~3 } "NODE_NAME" } } { "db/alt_u_div_m0f.tdf" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/db/alt_u_div_m0f.tdf" 72 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.013 ns) + CELL(0.516 ns) 7.804 ns HienThiSo:U4_hien_thi_so\|lpm_divide:Mod0\|lpm_divide_46m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_m0f:divider\|op_5~14 7 COMB LCCOMB_X37_Y26_N18 2 " "Info: 7: + IC(2.013 ns) + CELL(0.516 ns) = 7.804 ns; Loc. = LCCOMB_X37_Y26_N18; Fanout = 2; COMB Node = 'HienThiSo:U4_hien_thi_so\|lpm_divide:Mod0\|lpm_divide_46m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_m0f:divider\|op_5~14'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.529 ns" { HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|StageOut[16]~3 HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.839 ns HienThiSo:U4_hien_thi_so\|lpm_divide:Mod0\|lpm_divide_46m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_m0f:divider\|op_5~18 8 COMB LCCOMB_X37_Y26_N20 1 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 7.839 ns; Loc. = LCCOMB_X37_Y26_N20; Fanout = 1; COMB Node = 'HienThiSo:U4_hien_thi_so\|lpm_divide:Mod0\|lpm_divide_46m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_m0f:divider\|op_5~18'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~14 HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.874 ns HienThiSo:U4_hien_thi_so\|lpm_divide:Mod0\|lpm_divide_46m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_m0f:divider\|op_5~22 9 COMB LCCOMB_X37_Y26_N22 1 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 7.874 ns; Loc. = LCCOMB_X37_Y26_N22; Fanout = 1; COMB Node = 'HienThiSo:U4_hien_thi_so\|lpm_divide:Mod0\|lpm_divide_46m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_m0f:divider\|op_5~22'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~18 HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 7.999 ns HienThiSo:U4_hien_thi_so\|lpm_divide:Mod0\|lpm_divide_46m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_m0f:divider\|op_5~25 10 COMB LCCOMB_X37_Y26_N24 10 " "Info: 10: + IC(0.000 ns) + CELL(0.125 ns) = 7.999 ns; Loc. = LCCOMB_X37_Y26_N24; Fanout = 10; COMB Node = 'HienThiSo:U4_hien_thi_so\|lpm_divide:Mod0\|lpm_divide_46m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_m0f:divider\|op_5~25'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~22 HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.083 ns) + CELL(0.516 ns) 10.598 ns HienThiSo:U4_hien_thi_so\|lpm_divide:Mod0\|lpm_divide_46m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_m0f:divider\|op_6~10 11 COMB LCCOMB_X34_Y7_N12 2 " "Info: 11: + IC(2.083 ns) + CELL(0.516 ns) = 10.598 ns; Loc. = LCCOMB_X34_Y7_N12; Fanout = 2; COMB Node = 'HienThiSo:U4_hien_thi_so\|lpm_divide:Mod0\|lpm_divide_46m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_m0f:divider\|op_6~10'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.599 ns" { HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~25 HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_6~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 10.722 ns HienThiSo:U4_hien_thi_so\|lpm_divide:Mod0\|lpm_divide_46m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_m0f:divider\|op_6~14 12 COMB LCCOMB_X34_Y7_N14 2 " "Info: 12: + IC(0.000 ns) + CELL(0.124 ns) = 10.722 ns; Loc. = LCCOMB_X34_Y7_N14; Fanout = 2; COMB Node = 'HienThiSo:U4_hien_thi_so\|lpm_divide:Mod0\|lpm_divide_46m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_m0f:divider\|op_6~14'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_6~10 HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_6~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.757 ns HienThiSo:U4_hien_thi_so\|lpm_divide:Mod0\|lpm_divide_46m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_m0f:divider\|op_6~18 13 COMB LCCOMB_X34_Y7_N16 1 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 10.757 ns; Loc. = LCCOMB_X34_Y7_N16; Fanout = 1; COMB Node = 'HienThiSo:U4_hien_thi_so\|lpm_divide:Mod0\|lpm_divide_46m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_m0f:divider\|op_6~18'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_6~14 HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_6~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.792 ns HienThiSo:U4_hien_thi_so\|lpm_divide:Mod0\|lpm_divide_46m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_m0f:divider\|op_6~22 14 COMB LCCOMB_X34_Y7_N18 1 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 10.792 ns; Loc. = LCCOMB_X34_Y7_N18; Fanout = 1; COMB Node = 'HienThiSo:U4_hien_thi_so\|lpm_divide:Mod0\|lpm_divide_46m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_m0f:divider\|op_6~22'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_6~18 HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_6~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 10.917 ns HienThiSo:U4_hien_thi_so\|lpm_divide:Mod0\|lpm_divide_46m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_m0f:divider\|op_6~25 15 COMB LCCOMB_X34_Y7_N20 4 " "Info: 15: + IC(0.000 ns) + CELL(0.125 ns) = 10.917 ns; Loc. = LCCOMB_X34_Y7_N20; Fanout = 4; COMB Node = 'HienThiSo:U4_hien_thi_so\|lpm_divide:Mod0\|lpm_divide_46m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_m0f:divider\|op_6~25'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_6~22 HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_6~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.366 ns) 11.607 ns HienThiSo:U4_hien_thi_so\|lpm_divide:Mod0\|lpm_divide_46m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_m0f:divider\|StageOut\[26\]~9 16 COMB LCCOMB_X34_Y7_N30 8 " "Info: 16: + IC(0.324 ns) + CELL(0.366 ns) = 11.607 ns; Loc. = LCCOMB_X34_Y7_N30; Fanout = 8; COMB Node = 'HienThiSo:U4_hien_thi_so\|lpm_divide:Mod0\|lpm_divide_46m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_m0f:divider\|StageOut\[26\]~9'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.690 ns" { HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_6~25 HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|StageOut[26]~9 } "NODE_NAME" } } { "db/alt_u_div_m0f.tdf" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/db/alt_u_div_m0f.tdf" 72 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.463 ns) + CELL(0.366 ns) 13.436 ns HienThiSo:U4_hien_thi_so\|WideOr15~0 17 COMB LCCOMB_X39_Y17_N0 1 " "Info: 17: + IC(1.463 ns) + CELL(0.366 ns) = 13.436 ns; Loc. = LCCOMB_X39_Y17_N0; Fanout = 1; COMB Node = 'HienThiSo:U4_hien_thi_so\|WideOr15~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.829 ns" { HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|StageOut[26]~9 HienThiSo:U4_hien_thi_so|WideOr15~0 } "NODE_NAME" } } { "BoHienThiSo.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoHienThiSo.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.242 ns) + CELL(2.114 ns) 17.792 ns led1\[0\] 18 PIN PIN_P17 0 " "Info: 18: + IC(2.242 ns) + CELL(2.114 ns) = 17.792 ns; Loc. = PIN_P17; Fanout = 0; PIN Node = 'led1\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.356 ns" { HienThiSo:U4_hien_thi_so|WideOr15~0 led1[0] } "NODE_NAME" } } { "TrafficLight.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/TrafficLight.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.478 ns ( 30.79 % ) " "Info: Total cell delay = 5.478 ns ( 30.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.314 ns ( 69.21 % ) " "Info: Total interconnect delay = 12.314 ns ( 69.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.792 ns" { DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[3] HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|add_sub_3_result_int[1]~6 HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|add_sub_3_result_int[2]~10 HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|add_sub_3_result_int[3]~14 HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|add_sub_3_result_int[4]~17 HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|StageOut[16]~3 HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~14 HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~18 HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~22 HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~25 HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_6~10 HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_6~14 HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_6~18 HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_6~22 HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_6~25 HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|StageOut[26]~9 HienThiSo:U4_hien_thi_so|WideOr15~0 led1[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.792 ns" { DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[3] {} HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|add_sub_3_result_int[1]~6 {} HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|add_sub_3_result_int[2]~10 {} HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|add_sub_3_result_int[3]~14 {} HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|add_sub_3_result_int[4]~17 {} HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|StageOut[16]~3 {} HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~14 {} HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~18 {} HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~22 {} HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~25 {} HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_6~10 {} HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_6~14 {} HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_6~18 {} HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_6~22 {} HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_6~25 {} HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|StageOut[26]~9 {} HienThiSo:U4_hien_thi_so|WideOr15~0 {} led1[0] {} } { 0.000ns 2.112ns 0.000ns 0.000ns 0.000ns 2.077ns 2.013ns 0.000ns 0.000ns 0.000ns 2.083ns 0.000ns 0.000ns 0.000ns 0.000ns 0.324ns 1.463ns 2.242ns } { 0.000ns 0.545ns 0.035ns 0.035ns 0.125ns 0.346ns 0.516ns 0.035ns 0.035ns 0.125ns 0.516ns 0.124ns 0.035ns 0.035ns 0.125ns 0.366ns 0.366ns 2.114ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.468 ns" { clk ChiaTan:U1_chia_tan|slow_clk ChiaTan:U1_chia_tan|slow_clk~clkctrl DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.468 ns" { clk {} clk~combout {} ChiaTan:U1_chia_tan|slow_clk {} ChiaTan:U1_chia_tan|slow_clk~clkctrl {} DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[3] {} } { 0.000ns 0.000ns 1.966ns 1.633ns 0.685ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.792 ns" { DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[3] HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|add_sub_3_result_int[1]~6 HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|add_sub_3_result_int[2]~10 HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|add_sub_3_result_int[3]~14 HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|add_sub_3_result_int[4]~17 HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|StageOut[16]~3 HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~14 HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~18 HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~22 HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~25 HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_6~10 HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_6~14 HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_6~18 HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_6~22 HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_6~25 HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|StageOut[26]~9 HienThiSo:U4_hien_thi_so|WideOr15~0 led1[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.792 ns" { DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[3] {} HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|add_sub_3_result_int[1]~6 {} HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|add_sub_3_result_int[2]~10 {} HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|add_sub_3_result_int[3]~14 {} HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|add_sub_3_result_int[4]~17 {} HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|StageOut[16]~3 {} HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~14 {} HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~18 {} HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~22 {} HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~25 {} HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_6~10 {} HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_6~14 {} HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_6~18 {} HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_6~22 {} HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_6~25 {} HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|StageOut[26]~9 {} HienThiSo:U4_hien_thi_so|WideOr15~0 {} led1[0] {} } { 0.000ns 2.112ns 0.000ns 0.000ns 0.000ns 2.077ns 2.013ns 0.000ns 0.000ns 0.000ns 2.083ns 0.000ns 0.000ns 0.000ns 0.000ns 0.324ns 1.463ns 2.242ns } { 0.000ns 0.545ns 0.035ns 0.035ns 0.125ns 0.346ns 0.516ns 0.035ns 0.035ns 0.125ns 0.516ns 0.124ns 0.035ns 0.035ns 0.125ns 0.366ns 0.366ns 2.114ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 16 00:05:21 2024 " "Info: Processing ended: Sat Nov 16 00:05:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 15 s " "Info: Quartus II Full Compilation was successful. 0 errors, 15 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
