Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Jun  4 18:33:01 2024
| Host         : AntosLaptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file timer_incercare_noua_control_sets_placed.rpt
| Design       : timer_incercare_noua
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              47 |           18 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |            9 |
| Yes          | No                    | No                     |              19 |           11 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+-----------------------------+------------------+------------------+----------------+--------------+
|     Clock Signal    |        Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------+-----------------------------+------------------+------------------+----------------+--------------+
|  STATES/M_APASAT__0 |                             |                  |                1 |              1 |         1.00 |
|  STATES/S_APASAT__0 |                             |                  |                1 |              1 |         1.00 |
|  FREQ_DIV/CLK       |                             |                  |                2 |              2 |         1.00 |
|  CLK_IBUF_BUFG      | STARTDEB/eqOp               |                  |                1 |              3 |         3.00 |
|  FREQ_DIV/CLK       | STATES/E[0]                 |                  |                6 |              8 |         1.33 |
|  FREQ_DIV/CLK       | MINUTES_COUNTER/Q_de_stocat |                  |                4 |              8 |         2.00 |
|  CLK_IBUF_BUFG      |                             | FREQ_DIV/b       |                9 |             32 |         3.56 |
|  CLK_IBUF_BUFG      |                             |                  |               14 |             43 |         3.07 |
+---------------------+-----------------------------+------------------+------------------+----------------+--------------+


