<html>
<head>
	<meta http-equiv="Content-Type" content="text/html;charset=utf-8">
	<link rel="StyleSheet" href="styles.css" type="text/css">
	<title>International Conference on Supercomputing, ICS 2009</title>
</head>

<body>
<div id="header">
	<h2 style="text-align:right;">23rd International Conference on Supercomputing</h2>
	<h3 style="text-align:right;">June 8-12, 2009<br>IBM T.J. Watson Research Center, Yorktown Heights, NY, USA</h3>
</div>

<div id="logo">
	<span style="float:left"><img src="images/ics09_left.jpg" alt="ics09" ></span>
</div>

<div id="links">
<p><a href="index.html">Home</a></p>
<p><a href="doc/cfp2.pdf">Call for Participation</a></p>
<p><a href="submission.html">Paper Submission (closed)</a></p>
<p><a href="committees.html">Conference Committees</a></p>
<p style="color: #F0A080">Conference Program</p>
<p><a href="keynotes.html">Keynote speakers</a></p>
<p><a href="workshops.html">Workshops and Tutorials</a></p>
<p><a href="registration.html">Conference Registration</a></p>
<p><a href="travel.html">Travel and Hotels</a></p>
<p><a href="visa.html"><font color=red><bold>NEW</bold></font> USA entry rules</a></p>
<p><a href="grants.html">Travel Grants</a></p>
<p><a href="archive.html">ICS Conference Archive</a></p>
<br><br>
<p><b>Sponsored by:</b></p>
<p><a href="http://portal.acm.org/browse_dl.cfm?linked=1&amp;part=series&amp;idx=SERIES383&amp;coll=portal&amp;dl=ACM&amp;CFID=40510658&amp;CFTOKEN=46842549"><img style="border:0" src="images/acm.jpg" alt="ACM"></a></p>
<p><b>Supported by:</b></p>
<p><img style="border:0" src="images/ibm.bmp" alt="IBM Research"></a></p>
</div>

<div id="main">
<h2>Conference Program</h2>
<hr>
<h3>Conference at a glance</h3>
<br>

<TABLE FRAME=VOID CELLSPACING=0 RULES=NONE BORDER=0 WIDTH="100%">
<TR STYLE="background-color: #FFFF00">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=CENTER><small>Monday</small></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" COLSPAN=2 ALIGN=CENTER><small>Tuesday</small></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" COLSPAN=2 ALIGN=CENTER><small>Wednesday</small></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" COLSPAN=2 ALIGN=CENTER><small>Thursday</small></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=CENTER><small>Friday</small></TD>
</TR>
<TR STYLE="background-color: #CCFFCC">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ROWSPAN=2 ALIGN=CENTER><small>Workshops and tutorials</small></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" COLSPAN=2 ALIGN=CENTER><small><a href="#Keynote_1">Keynote I</a></small></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" COLSPAN=2 ALIGN=CENTER><small><a href="#Keynote_2">Keynote II</a></small></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" COLSPAN=2 ALIGN=CENTER><small><a href="#Keynote_3">Keynote III</a></small></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ROWSPAN=2 ALIGN=CENTER><small>Workshops and tutorials</small></TD>
</TR>
<TR STYLE="background-color: #CCFFCC">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=CENTER><small><a href="#Section_1a">Applications of the Cell Processor</a></small></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=CENTER><small><a href="#Section_1b">Cache Enhancement Techniques</a></small></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=CENTER><small><a href="#Section_4a">Compilers</a></small></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=CENTER><small><a href="#Section_4b">High-performance Communications I</a></small></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=CENTER><small><a href="#Section_6a">High-performance Communications II</a></small></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=CENTER><small><a href="#Section_6b">Storage Solutions for Supercomputing</a></small></TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=CENTER><small>Lunch</small></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" COLSPAN=2 ALIGN=CENTER><small>Lunch</small></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" COLSPAN=2 ALIGN=CENTER><small>Lunch</small></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" COLSPAN=2 ALIGN=CENTER><small>Lunch</small></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=CENTER><small>Lunch</small></TD>
</TR>
<TR STYLE="background-color: #CCFFCC">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ROWSPAN=2 ALIGN=CENTER><small>Workshops and tutorials</small></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=CENTER><small><a href="#Section_2a">Optimizing Parallel Applications</a></small></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=CENTER><small><a href="#Section_2b">Transactional Memory I</a></small></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=CENTER><small><a href="#Section_5a">Accelerating Applications with GPUs I</a></small></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=CENTER><small><a href="#Section_5b">Architectures for High-performance Computing</a></small></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=CENTER><small><a href="#Section_7a">Accelerating Applications with GPUs II</a></small></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=CENTER><small><a href="#Section_7b">Transactional Memory II</a></small></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ROWSPAN=2 ALIGN=CENTER><small>Workshops and tutorials</small></TD>
</TR>
<TR STYLE="background-color: #CCFFCC">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" COLSPAN=2 ALIGN=CENTER><small><a href="#Posters">Posters</a></small></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" COLSPAN=2 ALIGN=CENTER><small>Excursion and Banquet</small></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=CENTER><small><a href="#Section_8a">Novel Supercomputing Applications</a></small></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=CENTER><small><a href="#Section_8b">Power Management</a></small></TD>
</TR>
</TABLE>
<br>

<h3>Detailed conference program</h3>
<hr>
<br>
<TABLE FRAME=VOID CELLSPACING=0 RULES=NONE BORDER=0 WIDTH="100%">
<TBODY>
<TR STYLE="background-color: #FFFF00">
<TD COLSPAN=3 STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" COLSPAN=2 ALIGN=LEFT>
Tuesday, 9 June 2009</TD>
</TR>
<TR STYLE="background-color: #CCFFCC">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
08:00-08:30</TD>
<TD COLSPAN=2 STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
Registration and breakfast</TD>
</TR>
<TR STYLE="background-color: #CCFFCC">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
08:30-09:00</TD>
<TD COLSPAN=2 STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
Welcome and opening remarks</TD>
</TR>
<TR STYLE="background-color: #FFCC00">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
09:00-10:00</TD>
<TD COLSPAN=2 STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
<a name="Keynote_1"></a>
<a href="keynotes.html#keynote1">Keynote I: A European Perspective on Supercomputing</a><br>
Mateo Valero, Director, Barcelona Supercomputing Center and Professor, Universitat Politecnica de Catalunya<br>
<small>Session chair: Valentina Salapura (IBM Research)</small>
</TD>
</TR>
<TR STYLE="background-color: #CCFFCC">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
10:00-10:30</TD>
<TD COLSPAN=2 STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
Break</TD>
</TR>

<TR STYLE="background-color: #99CCFF">
<TD ROWSPAN=5 STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
10:30-12:30</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=CENTER>
<a name="Section_1a"></a>
Session 1a: Applications of the Cell processor<br>
<small>Session chair: Franz Franchetti (CMU) </small></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=CENTER>
<a name="Section_1b"></a>
Session 1b: Cache enhancement techniques<br>
<small>Session chair: Adolfy Hoisie (LANL)</small></TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
Implementation of a Wide-angle Lens Distortion Correction Algorithm on the Cell Broadband Engine<br>
K. Daloukas, C. Antonopoulos, and N. Bellas
</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
Zero-Content Augmented Caches<br>
J. Dusser, T. Piquet, and A. Seznec
</TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
High-performance regular expression scanning on the Cell/B.E. processor<br>
D. Scarpazza and G. Russell
</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
Dynamic Cache Clustering for Chip Multiprocessors<br>
M. Hammoud, S. Cho, and R. Melhem
</TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
Computer Generation of Fast Fourier Transforms for the Cell Broadband Engine<br>
S. Chellappa, F. Franchetti, and M. Pueschel
</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
Less Reused Filter: Improving L2 Cache Performance via Filtering Less Reused Lines<br>
L. Xiang and T. Chen
</TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
DBDB: Optimizing DMA transfer for the Cell BE Architecture<br>
T. Liu, H. Lin, T. Chen, J. K. O'Brien and L. Shao
</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
Divide-and-Conquer: A Bubble Replacement for Low Level Caches<br>
C. Zhang and B. Xue
</TD>
</TR>

<TR STYLE="background-color: #CCFFCC">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
12:30-14:00</TD>
<TD COLSPAN=2 STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
Lunch</TD>
</TR>

<TR STYLE="background-color: #99CCFF">
<TD ROWSPAN=4 STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
14:00-15:30</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=CENTER>
<a name="Section_2a"></a>
Session 2a: Optimizing parallel applications<br>
<small>Session chair: Alex Nicolau (UC Irvine)</small></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=CENTER>
<a name="Section_2b"></a>
Session 2b: Transactional memory I<br>
<small>Session chair: Bronis de Supinski (LLNL)</small></TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
OhHelp: A Scalable Domain-Decomposing Dynamic Load Balancing for Particle-in-Cell Simulations<br>
H. Nakashima, Y. Miyake, H. Usui, and Y. Omura
</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
Fast Memory Snapshot for Concurrent Programming with Synchronization<br>
J. Chung and C. Kozyrakis
</TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
A Pattern-based Sparse Matrix Representation for Memory-efficient SMVM Kernels<br>
M. Belgin, G. Back, and C. Ribbens
</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
QuakeTM: Parallelizing a Complex Serial Application Using Transactional Memory<br>
V. Gajinov, F. Zyulkyarov, A. Cristal, O. Unsal, E. Ayguade, T. Harris, 
and M. Valero
</TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
Dynamic Topology Aware Load Balancing Algorithms for MD Applications<br>
A. Bhatele, L. Kale, and S. Kumar
</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
Refereeing Conflicts in Hardware Transactional Memory<br>
A. Shriraman and S. Dwarkadas
</TD>
</TR>

<TR STYLE="background-color: #99CCFF">
<TD ROWSPAN=10 STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
15:30-17:30</TD>
<TD COLSPAN=2 STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=CENTER>
<a name="Posters"></a>
Posters</TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
MPI Collective Communications on The Blue Gene/P Supercomputer: Algorithms and Optimizations<br>
A. Faraj, S. Kumar, B. Smith, A. Mamidala, P. Heidelberger, J. Gunnels
</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
A Model-driven Optimization for FFTW<br>
L. Gu, X. Li
</TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
TransMetric: Architecture Independent Workload Characterization for Transactional Memory Benchmarks<br>
J. Poe, C. Hughes, T. Li
</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
PARSEC: Hardware Profiling for CMP Design of Emerging Workloads<br>
M. Bhadauria, V. Weaver, S. McKee
</TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
Cancellation of Loads that Return Zero Using Zero-Value Caches<br>
M. Islam, S. McKee, P. Stenstrom
</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
Approximate Kernel Matrix Computation on GPUs for Large Scale Learning Applications<br>
M. Hussein, W. Abd-Almageed
</TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
Auto-Vectorization through Code Generation for Stream Processing Applications<br>
H. Wang, H. Andrade, B. Gedik, K. Wu
</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
Dynamic Task Set Partitioning Based on Balancing Resource Requirements and Utilization to Reduce Power Consumption<br>
D. Bautista, J. Sahuquillo, H. Hassan, S. Petit, J. Duato
</TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
Subdomain Communication to Increase Scalability in Large-Scale Scientific Applications<br>
A. Ovcharenko, M. Shephard, K. Jansen, C. Carothers, O. Sahni
</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
FCUDA: Enabling Efficient Compilation of CUDA Kernels onto FPGAs<br>
A. Papakonstantinou, K. Gururaj, J. Stratton, D. Chen, J. Cong, W. Hwu
</TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
Access Map Pattern Matching for Data Cache Prefetch<br>
Y. Ishii, M. Inaba, K. Hiraki
</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
Load balancing using Work-stealing for Pipeline Parallelism in Emerging Applications<br>
A. Navarro, R. Asenjo, S. Tabik, C. Cascaval
</TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
Prediction-based Power Estimation and Scheduling for CMPs<br>
K. Singh, M. Bhadauria, S. McKee
</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
Prefetch Optimization on Large-scale Applications via Parameter Value Prediction<br>
S. Liao, T. Hung, H. Zhou, D. Nguyen, C. Chou, C. Tu
</TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
Design of a Novel SIMD Architecture by Fusing Operations and Registers<br>
J. Chiu, Y. Chou, K. Yang, H. Tzeng, C. Shen
</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
Advantages of Silicon Photonics for Multi-socket Systems<br>
S. Beamer, C. Batten, A. Joshi, V. Stojanovic, K. Asanovic
</TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
Thrifty Interconnection Network for HPC Systems<br>
J. Li, L. Zhang, C. Lefurgy, R. Treumann, W. E. Denzei
</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
An Infrastructure for Scalable Parallel Programs for Computational Chemistry<br>
B. Sanders, V. Lotrich, N. Flocke, M. Ponton, R. Bartlett, E. Deumens, A. Perera
</TD>
</TR>
</TBODY>
</TABLE>
<br>


<br>
<TABLE FRAME=VOID CELLSPACING=0 RULES=NONE BORDER=0 WIDTH="100%">
<TBODY>
<TR STYLE="background-color: #FFFF00">
<TD COLSPAN=3 STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" COLSPAN=2 ALIGN=LEFT>
Wednesday, 10 June 2009</TD>
</TR>
<TR STYLE="background-color: #FFCC00">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
09:00-10:00</TD>
<TD COLSPAN=2 STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
<a name="Keynote_2"></a>
<a href="keynotes.html#keynote2">Keynote II: The Roadrunner Project and the Importance of Energy Efficiency on the Road to Exascale Computing</a><br>
Don Grice, Distinguished Engineer, IBM<br>
<small>Session chair: Michael Gschwind (IBM Research)</small>
</TD>
</TR>
<TR STYLE="background-color: #CCFFCC">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
10:00-10:30</TD>
<TD COLSPAN=2 STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
Break</TD>
</TR>
<TR STYLE="background-color: #99CCFF">
<TD ROWSPAN=5 STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
10:30-12:30</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=CENTER>
<a name="Section_4a"></a>
Session 3a: Compilers<br>
<small>Session chair: Lakshmi Renganarayana (IBM Research)</small></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=CENTER>
<a name="Section_4b"></a>
Session 3b: High performance communications I<br>
<small>Session chair: Gagan Agrawal (Ohio State University)</small>
</TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
Parametric Multi-Level Tiling of Imperfectly Nested Loops<br>
A. Hartono, M. Baskaran, C. Bastoul, A. Cohen, S. Krishnamoorthy, B. Norris, J. Ramanujam, and P. Sadayappan
</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
Efficient High Performance Collective Communication for the Cell Blade<br>
Q. Ali, S. Midkiff, and V. Pai
</TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
Dynamic parallelization of single-threaded binary programs using speculative slicing<br>
C. Wang, Y. Wu, E. Borin, S. Hu, W. Liu, D. Sager, T. Ngai, and J. Fang
</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
Practice of Parallelizing Network Applications on Multi-core Architectures<br>
J. Wang, H. Cheng, B. Hua, and X. Tang
</TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
Synchronization Optimizations for Efficient Execution on Multi-Cores<br>
A. Nicolau, G. Li, A. Veidenbaum and A. Kejariwal
</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
Towards 100 Gbits/s Ethernet: Multicore-based Parallel Communication Protocol Design<br>
S. Passas, K. Magoutis, and A. Bilas 
</TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
Chunking Parallel Loops in the Presence of Synchronization<br>
J. Shirako, J. Zhao, V. Nandivada, and V. Sarkar
</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
Virtualization Polling Engine (VPE): Using Dedicated CPU Cores to Accelerate I/O Virtualization<br>
J. Liu and B. Abali
</TD>
</TR>

<TR STYLE="background-color: #CCFFCC">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
12:30-13:45</TD>
<TD COLSPAN=2 STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
Lunch</TD>
</TR>

<TR STYLE="background-color: #99CCFF">
<TD ROWSPAN=4 STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
13:45-15:15</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=CENTER>
<a name="Section_5a"></a>
Session 4a: Accelerating applications with GPUs I<br>
<small>Session chair: Maria Eleftheriou (IBM Research)</small></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=CENTER>
<a name="Section_5b"></a>
Session 4b: Architectures for high-performance computing<br>
<small>Session chair: Sally McKee (Chalmers University)</small></TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
Fast and Scalable List Ranking on the GPU<br>
M. Rehman, K. Kothapalli, and P. Narayanan
</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
Creating Artificial Global History to Improve Branch Prediction Accuracy<br>
L. Porter and  D. Tullsen
</TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
Tuned and Wildly Asynchronous Stencil Kernels for Heterogeneous CPU/GPU Platforms<br>
S. Venkatasubramanian and R. Vuduc
</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
Exploring Pattern-Aware Routing in Generalized Fat Tree Networks<br>
G. Herrera, R. Beivide, C. Minkenberg, J. Labarta and M. Valero
</TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
Performance Modeling and Automatic Ghost Zone Optimization for Iterative Stencil Loops on the Tesla Architecture<br>
J. Meng and K. Skadron
</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
Understanding the Interconnection Network of a Massively Parallel Real-Time Neural Net Simulator<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
J. Navaridas, M. Lujan, J. Miguel-Alonso, L. Plana, and S. Furber
</TD>
</TR>

<TR STYLE="background-color: #CCFFCC">
<TD TYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
15:30-21:00</TD>
<TD COLSPAN=2 STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=CENTER>
Excursion and banquet</TD>
</TR>
</TBODY>
</TABLE>
<br>


<br>
<TABLE FRAME=VOID CELLSPACING=0 RULES=NONE BORDER=0 WIDTH="100%">
<TBODY>
<TR STYLE="background-color: #FFFF00">
<TD COLSPAN=3 STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" COLSPAN=2 ALIGN=LEFT>
Thursday, 11 June 2009</TD>
</TR>
<TR STYLE="background-color: #FFCC00">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
09:00-10:00</TD>
<TD COLSPAN=2 STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
<a name="Keynote_3"></a>
<a href="keynotes.html#keynote3">Keynote III: Computing Outside the Box</a><br>
Ian Foster, Director, Argonne National Laboratory<br>
<small>Session chair: Jose Moreira (IBM Research)</small>
</TD>
</TR>
<TR STYLE="background-color: #CCFFCC">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
10:00-10:30</TD>
<TD COLSPAN=2 STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
Break</TD>
</TR>
<TR STYLE="background-color: #99CCFF">
<TD ROWSPAN=5 STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
10:30-12:30</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=CENTER>
<a name="Section_6a"></a>
Session 5a: High-performance communications II<br>
<small>Session chair: Sam Midkiff (Purdue University)</small></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=CENTER>
<a name="Section_6b"></a>
Session 5b: Storage solutions for supercomputing<br>
<small>Session chair: I-Hsin Chung (IBM Research)</small></TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
A Graph Based Approach for MPI Deadlock Detection<br>
T. Hilbrich, B. Supinski, M. Mueller, and M. Schulz
</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
FTL Design Exploration in High-Performance Reconfigurable SSD for Server Applications<br>
J. Shin, Z. Xia, N. Xu, R. Gao, X. Cai, S. Maeng, and F. Hsu 
</TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
Maximizing MPI Point-to-Point Communication Performance on RDMA-enabled Clusters with Customized Protocols<br>
M. Small and X. Yuan
</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
/Scratch as a Cache: Rethinking HPC Center Scratch Storage<br>
H. Monti, A. Butt, and S. Vazhkudai
</TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
MPI-aware compiler optimizations for improving communication-computation overlap<br>
A. Danalis, L. Pollock, M. Swany and J. Cavazos
</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
P-Code: A New RAID-6 Code with Optimal Properties<br>
C. Jin, H. Jiang, D. Feng, and  L. Tian
</TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
Evaluating High Performance Communication: a Power Perspective<br>
J. Liu, D. Poff, and B. Abali
</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
R-ADMAD: High Reliability Provision for Large-Scale De-duplication Archival Storage Systems<br>
C. Liu, Y. Gu, L. Sun, B. Yan, and D. Wang
</TD>
</TR>

<TR STYLE="background-color: #CCFFCC">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
12:30-14:00</TD>
<TD COLSPAN=2 STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
Lunch</TD>
</TR>

<TR STYLE="background-color: #99CCFF">
<TD ROWSPAN=4 STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
14:00-15:30</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=CENTER>
<a name="Section_7a"></a>
Session 6a: Accelerating applications with GPUs II<br>
<small>Session chair: Moinuddin Qureshi (IBM Research)</small></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=CENTER>
<a name="Section_7b"></a>
Session 6b: Transactional memory II<br>
<small>Session chair: Marcelo Cintra (U. of Edimburgh)</small></TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
Single-particle 3D Reconstruction from Cryo-Electron Microscopy Images on GPU<br>
G. Tan and Z. Guo
</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
Combining Thread Level Speculation, Helper Threads, and Runahead Execution<br>
P. Xekalakis, N. Ioannou, and M. Cintra
</TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
How GPUs can outperform ASICs for fast LDPC decoding<br>
G. Falcao, V. Silva, and L. Sousa
</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
Limited Early Value Communication to Improve Performance of Transactional Memory<br>
S. Pant and D. Byrd
</TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
A Compiler and Runtime System for Enabling Data Mining Applications on GPUs<br>
W. Ma, and G. Agrawal
</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>&nbsp
</TD>
</TR>

<TR STYLE="background-color: #CCFFCC">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
15:30-16:00</TD>
<TD COLSPAN=2 STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
Break</TD>
</TR>

<TR STYLE="background-color: #99CCFF">
<TD ROWSPAN=4 STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
16:00-17:30</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=CENTER>
<a name="Section_8a"></a>
Session 7a: Novel supercomputing applications<br>
<small>Session chair: Beverly Sanders (University of Florida)</small></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=CENTER>
<a name="Section_8b"></a>
Session 7b: Power management<br>
<small>Session chair: Vijay Naik (IBM Research)</small></TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
EpiFast: A fast algorithm for large scale realistic epidemic simulations on distributed memory systems<br>
K. Bisset, J. Chen, X. Feng, A. Kumar, and M. Marathe
</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
Adagio: Making DVS Practical for Complex HPC Applications<br>
B. Rountree, D. Lowenthal, B. Supinski, M. Schulz, V. Freeh, and T. Bletsch
</TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
Using Many-Core Hardware to Correlate Radio Astronomy Signals<br>
R. van Nieuwpoort and J. Romein
</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
A Comprehensive Power-Performance Model for NoCs with Multi-Flit Channel Buffers<br>
M. Arjomand and H. Sarbazi-Azad
</TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
A Parallel Levenberg-Marquardt Algorithm<br>
J. Cao, K. Novstrup, A. Goyal, S. Midkiff, and J. Caruthers
</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
Rate-Based QoS Techniques for Cache/Memory in CMP Platforms<br>
A. Herdrich, R. Illikkal, R. Iyer, and D. Newell
</TD>
</TR>

<TR STYLE="background-color: #CCFFCC">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
17:30-18:00</TD>
<TD COLSPAN=2 STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
Closing remarks</TD>
</TR>
</TBODY>
</TABLE>
<br>

</p>
<hr>
</div>
</body>
</html>
