#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000106b680 .scope module, "fulladder_tb" "fulladder_tb" 2 1;
 .timescale 0 0;
v0000000000f835b0_0 .var "a", 0 0;
v0000000000f83ab0_0 .var "b", 0 0;
v0000000000f831f0_0 .var "c", 0 0;
v0000000000f838d0_0 .net "carry", 0 0, L_0000000000f83d00;  1 drivers
v0000000000f83470_0 .net "sum", 0 0, L_0000000001066910;  1 drivers
E_0000000000f88170 .event edge, v0000000000f83970_0, v0000000000f83510_0;
S_000000000106a980 .scope module, "g1" "fulladder" 2 4, 3 1 0, S_000000000106b680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry";
L_000000000106a640 .functor XOR 1, v0000000000f835b0_0, v0000000000f83ab0_0, C4<0>, C4<0>;
L_0000000001066910 .functor XOR 1, L_000000000106a640, v0000000000f831f0_0, C4<0>, C4<0>;
L_0000000001066980 .functor AND 1, v0000000000f835b0_0, v0000000000f83ab0_0, C4<1>, C4<1>;
L_00000000010669f0 .functor AND 1, v0000000000f83ab0_0, v0000000000f831f0_0, C4<1>, C4<1>;
L_0000000001066af0 .functor OR 1, L_0000000001066980, L_00000000010669f0, C4<0>, C4<0>;
L_0000000000f83b70 .functor AND 1, v0000000000f831f0_0, v0000000000f835b0_0, C4<1>, C4<1>;
L_0000000000f83d00 .functor OR 1, L_0000000001066af0, L_0000000000f83b70, C4<0>, C4<0>;
v000000000106a5a0_0 .net *"_s0", 0 0, L_000000000106a640;  1 drivers
v000000000106ab10_0 .net *"_s10", 0 0, L_0000000000f83b70;  1 drivers
v000000000106abb0_0 .net *"_s4", 0 0, L_0000000001066980;  1 drivers
v000000000106ac50_0 .net *"_s6", 0 0, L_00000000010669f0;  1 drivers
v0000000001066740_0 .net *"_s8", 0 0, L_0000000001066af0;  1 drivers
v00000000010667e0_0 .net "a", 0 0, v0000000000f835b0_0;  1 drivers
v0000000000f82c50_0 .net "b", 0 0, v0000000000f83ab0_0;  1 drivers
v0000000000f82ed0_0 .net "c", 0 0, v0000000000f831f0_0;  1 drivers
v0000000000f83970_0 .net "carry", 0 0, L_0000000000f83d00;  alias, 1 drivers
v0000000000f83510_0 .net "sum", 0 0, L_0000000001066910;  alias, 1 drivers
    .scope S_000000000106b680;
T_0 ;
    %wait E_0000000000f88170;
    %vpi_call 2 7 "$display", "a = %d, b=%d, c =%d, sum = %d, carry = %d ", v0000000000f835b0_0, v0000000000f83ab0_0, v0000000000f831f0_0, v0000000000f83470_0, v0000000000f838d0_0 {0 0 0};
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000000000106b680;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f835b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f83ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f831f0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f835b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f83ab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f831f0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f835b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f83ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f831f0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f835b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f83ab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f831f0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f835b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f83ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f831f0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f835b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f83ab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f831f0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f835b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f83ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f831f0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f835b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f83ab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f831f0_0, 0, 1;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "fulladder_tb.v";
    "full_adder.v";
