
practica_5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000035c4  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000168  08003774  08003774  00013774  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080038dc  080038dc  00020080  2**0
                  CONTENTS
  4 .ARM          00000008  080038dc  080038dc  000138dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080038e4  080038e4  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080038e4  080038e4  000138e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080038e8  080038e8  000138e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  080038ec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020080  2**0
                  CONTENTS
 10 .bss          000000cc  20000080  20000080  00020080  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000014c  2000014c  00020080  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 13 .debug_info   00009ce2  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001cd0  00000000  00000000  00029d92  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000860  00000000  00000000  0002ba68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000778  00000000  00000000  0002c2c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002694d  00000000  00000000  0002ca40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000d0a6  00000000  00000000  0005338d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e320a  00000000  00000000  00060433  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0014363d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002888  00000000  00000000  00143690  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000080 	.word	0x20000080
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800375c 	.word	0x0800375c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000084 	.word	0x20000084
 80001ec:	0800375c 	.word	0x0800375c

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002b4:	f000 b974 	b.w	80005a0 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	4604      	mov	r4, r0
 80002d8:	468e      	mov	lr, r1
 80002da:	2b00      	cmp	r3, #0
 80002dc:	d14d      	bne.n	800037a <__udivmoddi4+0xaa>
 80002de:	428a      	cmp	r2, r1
 80002e0:	4694      	mov	ip, r2
 80002e2:	d969      	bls.n	80003b8 <__udivmoddi4+0xe8>
 80002e4:	fab2 f282 	clz	r2, r2
 80002e8:	b152      	cbz	r2, 8000300 <__udivmoddi4+0x30>
 80002ea:	fa01 f302 	lsl.w	r3, r1, r2
 80002ee:	f1c2 0120 	rsb	r1, r2, #32
 80002f2:	fa20 f101 	lsr.w	r1, r0, r1
 80002f6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002fa:	ea41 0e03 	orr.w	lr, r1, r3
 80002fe:	4094      	lsls	r4, r2
 8000300:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000304:	0c21      	lsrs	r1, r4, #16
 8000306:	fbbe f6f8 	udiv	r6, lr, r8
 800030a:	fa1f f78c 	uxth.w	r7, ip
 800030e:	fb08 e316 	mls	r3, r8, r6, lr
 8000312:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000316:	fb06 f107 	mul.w	r1, r6, r7
 800031a:	4299      	cmp	r1, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x64>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000326:	f080 811f 	bcs.w	8000568 <__udivmoddi4+0x298>
 800032a:	4299      	cmp	r1, r3
 800032c:	f240 811c 	bls.w	8000568 <__udivmoddi4+0x298>
 8000330:	3e02      	subs	r6, #2
 8000332:	4463      	add	r3, ip
 8000334:	1a5b      	subs	r3, r3, r1
 8000336:	b2a4      	uxth	r4, r4
 8000338:	fbb3 f0f8 	udiv	r0, r3, r8
 800033c:	fb08 3310 	mls	r3, r8, r0, r3
 8000340:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000344:	fb00 f707 	mul.w	r7, r0, r7
 8000348:	42a7      	cmp	r7, r4
 800034a:	d90a      	bls.n	8000362 <__udivmoddi4+0x92>
 800034c:	eb1c 0404 	adds.w	r4, ip, r4
 8000350:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000354:	f080 810a 	bcs.w	800056c <__udivmoddi4+0x29c>
 8000358:	42a7      	cmp	r7, r4
 800035a:	f240 8107 	bls.w	800056c <__udivmoddi4+0x29c>
 800035e:	4464      	add	r4, ip
 8000360:	3802      	subs	r0, #2
 8000362:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000366:	1be4      	subs	r4, r4, r7
 8000368:	2600      	movs	r6, #0
 800036a:	b11d      	cbz	r5, 8000374 <__udivmoddi4+0xa4>
 800036c:	40d4      	lsrs	r4, r2
 800036e:	2300      	movs	r3, #0
 8000370:	e9c5 4300 	strd	r4, r3, [r5]
 8000374:	4631      	mov	r1, r6
 8000376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037a:	428b      	cmp	r3, r1
 800037c:	d909      	bls.n	8000392 <__udivmoddi4+0xc2>
 800037e:	2d00      	cmp	r5, #0
 8000380:	f000 80ef 	beq.w	8000562 <__udivmoddi4+0x292>
 8000384:	2600      	movs	r6, #0
 8000386:	e9c5 0100 	strd	r0, r1, [r5]
 800038a:	4630      	mov	r0, r6
 800038c:	4631      	mov	r1, r6
 800038e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000392:	fab3 f683 	clz	r6, r3
 8000396:	2e00      	cmp	r6, #0
 8000398:	d14a      	bne.n	8000430 <__udivmoddi4+0x160>
 800039a:	428b      	cmp	r3, r1
 800039c:	d302      	bcc.n	80003a4 <__udivmoddi4+0xd4>
 800039e:	4282      	cmp	r2, r0
 80003a0:	f200 80f9 	bhi.w	8000596 <__udivmoddi4+0x2c6>
 80003a4:	1a84      	subs	r4, r0, r2
 80003a6:	eb61 0303 	sbc.w	r3, r1, r3
 80003aa:	2001      	movs	r0, #1
 80003ac:	469e      	mov	lr, r3
 80003ae:	2d00      	cmp	r5, #0
 80003b0:	d0e0      	beq.n	8000374 <__udivmoddi4+0xa4>
 80003b2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003b6:	e7dd      	b.n	8000374 <__udivmoddi4+0xa4>
 80003b8:	b902      	cbnz	r2, 80003bc <__udivmoddi4+0xec>
 80003ba:	deff      	udf	#255	; 0xff
 80003bc:	fab2 f282 	clz	r2, r2
 80003c0:	2a00      	cmp	r2, #0
 80003c2:	f040 8092 	bne.w	80004ea <__udivmoddi4+0x21a>
 80003c6:	eba1 010c 	sub.w	r1, r1, ip
 80003ca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ce:	fa1f fe8c 	uxth.w	lr, ip
 80003d2:	2601      	movs	r6, #1
 80003d4:	0c20      	lsrs	r0, r4, #16
 80003d6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003da:	fb07 1113 	mls	r1, r7, r3, r1
 80003de:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003e2:	fb0e f003 	mul.w	r0, lr, r3
 80003e6:	4288      	cmp	r0, r1
 80003e8:	d908      	bls.n	80003fc <__udivmoddi4+0x12c>
 80003ea:	eb1c 0101 	adds.w	r1, ip, r1
 80003ee:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x12a>
 80003f4:	4288      	cmp	r0, r1
 80003f6:	f200 80cb 	bhi.w	8000590 <__udivmoddi4+0x2c0>
 80003fa:	4643      	mov	r3, r8
 80003fc:	1a09      	subs	r1, r1, r0
 80003fe:	b2a4      	uxth	r4, r4
 8000400:	fbb1 f0f7 	udiv	r0, r1, r7
 8000404:	fb07 1110 	mls	r1, r7, r0, r1
 8000408:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800040c:	fb0e fe00 	mul.w	lr, lr, r0
 8000410:	45a6      	cmp	lr, r4
 8000412:	d908      	bls.n	8000426 <__udivmoddi4+0x156>
 8000414:	eb1c 0404 	adds.w	r4, ip, r4
 8000418:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800041c:	d202      	bcs.n	8000424 <__udivmoddi4+0x154>
 800041e:	45a6      	cmp	lr, r4
 8000420:	f200 80bb 	bhi.w	800059a <__udivmoddi4+0x2ca>
 8000424:	4608      	mov	r0, r1
 8000426:	eba4 040e 	sub.w	r4, r4, lr
 800042a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800042e:	e79c      	b.n	800036a <__udivmoddi4+0x9a>
 8000430:	f1c6 0720 	rsb	r7, r6, #32
 8000434:	40b3      	lsls	r3, r6
 8000436:	fa22 fc07 	lsr.w	ip, r2, r7
 800043a:	ea4c 0c03 	orr.w	ip, ip, r3
 800043e:	fa20 f407 	lsr.w	r4, r0, r7
 8000442:	fa01 f306 	lsl.w	r3, r1, r6
 8000446:	431c      	orrs	r4, r3
 8000448:	40f9      	lsrs	r1, r7
 800044a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800044e:	fa00 f306 	lsl.w	r3, r0, r6
 8000452:	fbb1 f8f9 	udiv	r8, r1, r9
 8000456:	0c20      	lsrs	r0, r4, #16
 8000458:	fa1f fe8c 	uxth.w	lr, ip
 800045c:	fb09 1118 	mls	r1, r9, r8, r1
 8000460:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000464:	fb08 f00e 	mul.w	r0, r8, lr
 8000468:	4288      	cmp	r0, r1
 800046a:	fa02 f206 	lsl.w	r2, r2, r6
 800046e:	d90b      	bls.n	8000488 <__udivmoddi4+0x1b8>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000478:	f080 8088 	bcs.w	800058c <__udivmoddi4+0x2bc>
 800047c:	4288      	cmp	r0, r1
 800047e:	f240 8085 	bls.w	800058c <__udivmoddi4+0x2bc>
 8000482:	f1a8 0802 	sub.w	r8, r8, #2
 8000486:	4461      	add	r1, ip
 8000488:	1a09      	subs	r1, r1, r0
 800048a:	b2a4      	uxth	r4, r4
 800048c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000490:	fb09 1110 	mls	r1, r9, r0, r1
 8000494:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000498:	fb00 fe0e 	mul.w	lr, r0, lr
 800049c:	458e      	cmp	lr, r1
 800049e:	d908      	bls.n	80004b2 <__udivmoddi4+0x1e2>
 80004a0:	eb1c 0101 	adds.w	r1, ip, r1
 80004a4:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 80004a8:	d26c      	bcs.n	8000584 <__udivmoddi4+0x2b4>
 80004aa:	458e      	cmp	lr, r1
 80004ac:	d96a      	bls.n	8000584 <__udivmoddi4+0x2b4>
 80004ae:	3802      	subs	r0, #2
 80004b0:	4461      	add	r1, ip
 80004b2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004b6:	fba0 9402 	umull	r9, r4, r0, r2
 80004ba:	eba1 010e 	sub.w	r1, r1, lr
 80004be:	42a1      	cmp	r1, r4
 80004c0:	46c8      	mov	r8, r9
 80004c2:	46a6      	mov	lr, r4
 80004c4:	d356      	bcc.n	8000574 <__udivmoddi4+0x2a4>
 80004c6:	d053      	beq.n	8000570 <__udivmoddi4+0x2a0>
 80004c8:	b15d      	cbz	r5, 80004e2 <__udivmoddi4+0x212>
 80004ca:	ebb3 0208 	subs.w	r2, r3, r8
 80004ce:	eb61 010e 	sbc.w	r1, r1, lr
 80004d2:	fa01 f707 	lsl.w	r7, r1, r7
 80004d6:	fa22 f306 	lsr.w	r3, r2, r6
 80004da:	40f1      	lsrs	r1, r6
 80004dc:	431f      	orrs	r7, r3
 80004de:	e9c5 7100 	strd	r7, r1, [r5]
 80004e2:	2600      	movs	r6, #0
 80004e4:	4631      	mov	r1, r6
 80004e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ea:	f1c2 0320 	rsb	r3, r2, #32
 80004ee:	40d8      	lsrs	r0, r3
 80004f0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004f4:	fa21 f303 	lsr.w	r3, r1, r3
 80004f8:	4091      	lsls	r1, r2
 80004fa:	4301      	orrs	r1, r0
 80004fc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000500:	fa1f fe8c 	uxth.w	lr, ip
 8000504:	fbb3 f0f7 	udiv	r0, r3, r7
 8000508:	fb07 3610 	mls	r6, r7, r0, r3
 800050c:	0c0b      	lsrs	r3, r1, #16
 800050e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000512:	fb00 f60e 	mul.w	r6, r0, lr
 8000516:	429e      	cmp	r6, r3
 8000518:	fa04 f402 	lsl.w	r4, r4, r2
 800051c:	d908      	bls.n	8000530 <__udivmoddi4+0x260>
 800051e:	eb1c 0303 	adds.w	r3, ip, r3
 8000522:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000526:	d22f      	bcs.n	8000588 <__udivmoddi4+0x2b8>
 8000528:	429e      	cmp	r6, r3
 800052a:	d92d      	bls.n	8000588 <__udivmoddi4+0x2b8>
 800052c:	3802      	subs	r0, #2
 800052e:	4463      	add	r3, ip
 8000530:	1b9b      	subs	r3, r3, r6
 8000532:	b289      	uxth	r1, r1
 8000534:	fbb3 f6f7 	udiv	r6, r3, r7
 8000538:	fb07 3316 	mls	r3, r7, r6, r3
 800053c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000540:	fb06 f30e 	mul.w	r3, r6, lr
 8000544:	428b      	cmp	r3, r1
 8000546:	d908      	bls.n	800055a <__udivmoddi4+0x28a>
 8000548:	eb1c 0101 	adds.w	r1, ip, r1
 800054c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000550:	d216      	bcs.n	8000580 <__udivmoddi4+0x2b0>
 8000552:	428b      	cmp	r3, r1
 8000554:	d914      	bls.n	8000580 <__udivmoddi4+0x2b0>
 8000556:	3e02      	subs	r6, #2
 8000558:	4461      	add	r1, ip
 800055a:	1ac9      	subs	r1, r1, r3
 800055c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000560:	e738      	b.n	80003d4 <__udivmoddi4+0x104>
 8000562:	462e      	mov	r6, r5
 8000564:	4628      	mov	r0, r5
 8000566:	e705      	b.n	8000374 <__udivmoddi4+0xa4>
 8000568:	4606      	mov	r6, r0
 800056a:	e6e3      	b.n	8000334 <__udivmoddi4+0x64>
 800056c:	4618      	mov	r0, r3
 800056e:	e6f8      	b.n	8000362 <__udivmoddi4+0x92>
 8000570:	454b      	cmp	r3, r9
 8000572:	d2a9      	bcs.n	80004c8 <__udivmoddi4+0x1f8>
 8000574:	ebb9 0802 	subs.w	r8, r9, r2
 8000578:	eb64 0e0c 	sbc.w	lr, r4, ip
 800057c:	3801      	subs	r0, #1
 800057e:	e7a3      	b.n	80004c8 <__udivmoddi4+0x1f8>
 8000580:	4646      	mov	r6, r8
 8000582:	e7ea      	b.n	800055a <__udivmoddi4+0x28a>
 8000584:	4620      	mov	r0, r4
 8000586:	e794      	b.n	80004b2 <__udivmoddi4+0x1e2>
 8000588:	4640      	mov	r0, r8
 800058a:	e7d1      	b.n	8000530 <__udivmoddi4+0x260>
 800058c:	46d0      	mov	r8, sl
 800058e:	e77b      	b.n	8000488 <__udivmoddi4+0x1b8>
 8000590:	3b02      	subs	r3, #2
 8000592:	4461      	add	r1, ip
 8000594:	e732      	b.n	80003fc <__udivmoddi4+0x12c>
 8000596:	4630      	mov	r0, r6
 8000598:	e709      	b.n	80003ae <__udivmoddi4+0xde>
 800059a:	4464      	add	r4, ip
 800059c:	3802      	subs	r0, #2
 800059e:	e742      	b.n	8000426 <__udivmoddi4+0x156>

080005a0 <__aeabi_idiv0>:
 80005a0:	4770      	bx	lr
 80005a2:	bf00      	nop

080005a4 <debounceFSM_init>:
static delay_t delay;
static debounceState_t buttonDebounce;
static bool_t buttonPressed;


void debounceFSM_init(){
 80005a4:	b580      	push	{r7, lr}
 80005a6:	af00      	add	r7, sp, #0

	/* pone el estado inicial a BUTTON UP*/
	buttonDebounce = BUTTON_UP;
 80005a8:	4b04      	ldr	r3, [pc, #16]	; (80005bc <debounceFSM_init+0x18>)
 80005aa:	2200      	movs	r2, #0
 80005ac:	701a      	strb	r2, [r3, #0]
	/*configura la estructura del delay*/
	delayInit(&delay, DEBOUNCE_TIME);
 80005ae:	2128      	movs	r1, #40	; 0x28
 80005b0:	4803      	ldr	r0, [pc, #12]	; (80005c0 <debounceFSM_init+0x1c>)
 80005b2:	f000 f897 	bl	80006e4 <delayInit>

}
 80005b6:	bf00      	nop
 80005b8:	bd80      	pop	{r7, pc}
 80005ba:	bf00      	nop
 80005bc:	200000a8 	.word	0x200000a8
 80005c0:	2000009c 	.word	0x2000009c

080005c4 <debounceFSM_update>:


void debounceFSM_update(){
 80005c4:	b580      	push	{r7, lr}
 80005c6:	af00      	add	r7, sp, #0
	switch(buttonDebounce){
 80005c8:	4b35      	ldr	r3, [pc, #212]	; (80006a0 <debounceFSM_update+0xdc>)
 80005ca:	781b      	ldrb	r3, [r3, #0]
 80005cc:	2b03      	cmp	r3, #3
 80005ce:	d859      	bhi.n	8000684 <debounceFSM_update+0xc0>
 80005d0:	a201      	add	r2, pc, #4	; (adr r2, 80005d8 <debounceFSM_update+0x14>)
 80005d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005d6:	bf00      	nop
 80005d8:	080005e9 	.word	0x080005e9
 80005dc:	08000603 	.word	0x08000603
 80005e0:	08000637 	.word	0x08000637
 80005e4:	08000651 	.word	0x08000651
	/* ve si el boton fue apretado , y despues del delay pasa al estado falling*/
	case BUTTON_UP:

		if(BSP_PB_GetState(BUTTON_USER)){
 80005e8:	2000      	movs	r0, #0
 80005ea:	f000 f9eb 	bl	80009c4 <BSP_PB_GetState>
 80005ee:	4603      	mov	r3, r0
 80005f0:	2b00      	cmp	r3, #0
 80005f2:	d04b      	beq.n	800068c <debounceFSM_update+0xc8>
			/* Update to next state */
			buttonDebounce = BUTTON_FALLING;
 80005f4:	4b2a      	ldr	r3, [pc, #168]	; (80006a0 <debounceFSM_update+0xdc>)
 80005f6:	2201      	movs	r2, #1
 80005f8:	701a      	strb	r2, [r3, #0]
			/* Start the delay count */
			delayRead(&delay);
 80005fa:	482a      	ldr	r0, [pc, #168]	; (80006a4 <debounceFSM_update+0xe0>)
 80005fc:	f000 f883 	bl	8000706 <delayRead>
		}
		break;
 8000600:	e044      	b.n	800068c <debounceFSM_update+0xc8>

	case BUTTON_FALLING:

		if(delayRead(&delay)){
 8000602:	4828      	ldr	r0, [pc, #160]	; (80006a4 <debounceFSM_update+0xe0>)
 8000604:	f000 f87f 	bl	8000706 <delayRead>
 8000608:	4603      	mov	r3, r0
 800060a:	2b00      	cmp	r3, #0
 800060c:	d040      	beq.n	8000690 <debounceFSM_update+0xcc>

			if(BSP_PB_GetState(BUTTON_USER)) {
 800060e:	2000      	movs	r0, #0
 8000610:	f000 f9d8 	bl	80009c4 <BSP_PB_GetState>
 8000614:	4603      	mov	r3, r0
 8000616:	2b00      	cmp	r3, #0
 8000618:	d009      	beq.n	800062e <debounceFSM_update+0x6a>

				buttonDebounce = BUTTON_DOWN;
 800061a:	4b21      	ldr	r3, [pc, #132]	; (80006a0 <debounceFSM_update+0xdc>)
 800061c:	2202      	movs	r2, #2
 800061e:	701a      	strb	r2, [r3, #0]
				uartSendString("FLANCO DESCENDENTE \n");
 8000620:	4821      	ldr	r0, [pc, #132]	; (80006a8 <debounceFSM_update+0xe4>)
 8000622:	f000 f8d1 	bl	80007c8 <uartSendString>
				buttonPressed = true;
 8000626:	4b21      	ldr	r3, [pc, #132]	; (80006ac <debounceFSM_update+0xe8>)
 8000628:	2201      	movs	r2, #1
 800062a:	701a      	strb	r2, [r3, #0]
			else{
				/* en caso de ruido volver al estado anterior*/
				buttonDebounce = BUTTON_UP;
			}
		}
		break;
 800062c:	e030      	b.n	8000690 <debounceFSM_update+0xcc>
				buttonDebounce = BUTTON_UP;
 800062e:	4b1c      	ldr	r3, [pc, #112]	; (80006a0 <debounceFSM_update+0xdc>)
 8000630:	2200      	movs	r2, #0
 8000632:	701a      	strb	r2, [r3, #0]
		break;
 8000634:	e02c      	b.n	8000690 <debounceFSM_update+0xcc>

	case BUTTON_DOWN:
		if(!BSP_PB_GetState(BUTTON_USER)){
 8000636:	2000      	movs	r0, #0
 8000638:	f000 f9c4 	bl	80009c4 <BSP_PB_GetState>
 800063c:	4603      	mov	r3, r0
 800063e:	2b00      	cmp	r3, #0
 8000640:	d128      	bne.n	8000694 <debounceFSM_update+0xd0>
			buttonDebounce = BUTTON_RISING;
 8000642:	4b17      	ldr	r3, [pc, #92]	; (80006a0 <debounceFSM_update+0xdc>)
 8000644:	2203      	movs	r2, #3
 8000646:	701a      	strb	r2, [r3, #0]
			delayRead(&delay);
 8000648:	4816      	ldr	r0, [pc, #88]	; (80006a4 <debounceFSM_update+0xe0>)
 800064a:	f000 f85c 	bl	8000706 <delayRead>
		}
		break;
 800064e:	e021      	b.n	8000694 <debounceFSM_update+0xd0>

	case BUTTON_RISING:
		/* ve si el boton fue soltado*/
		if(delayRead(&delay)){
 8000650:	4814      	ldr	r0, [pc, #80]	; (80006a4 <debounceFSM_update+0xe0>)
 8000652:	f000 f858 	bl	8000706 <delayRead>
 8000656:	4603      	mov	r3, r0
 8000658:	2b00      	cmp	r3, #0
 800065a:	d01d      	beq.n	8000698 <debounceFSM_update+0xd4>
			if(!BSP_PB_GetState(BUTTON_USER)){
 800065c:	2000      	movs	r0, #0
 800065e:	f000 f9b1 	bl	80009c4 <BSP_PB_GetState>
 8000662:	4603      	mov	r3, r0
 8000664:	2b00      	cmp	r3, #0
 8000666:	d109      	bne.n	800067c <debounceFSM_update+0xb8>
				buttonDebounce = BUTTON_UP;
 8000668:	4b0d      	ldr	r3, [pc, #52]	; (80006a0 <debounceFSM_update+0xdc>)
 800066a:	2200      	movs	r2, #0
 800066c:	701a      	strb	r2, [r3, #0]
				uartSendString("FLANCO ASCENDENTE \n");
 800066e:	4810      	ldr	r0, [pc, #64]	; (80006b0 <debounceFSM_update+0xec>)
 8000670:	f000 f8aa 	bl	80007c8 <uartSendString>
				buttonPressed = false;
 8000674:	4b0d      	ldr	r3, [pc, #52]	; (80006ac <debounceFSM_update+0xe8>)
 8000676:	2200      	movs	r2, #0
 8000678:	701a      	strb	r2, [r3, #0]
			else{
				/* en caso de ruido volver al estado anterior*/
				buttonDebounce = BUTTON_DOWN;
			}
		}
		break;
 800067a:	e00d      	b.n	8000698 <debounceFSM_update+0xd4>
				buttonDebounce = BUTTON_DOWN;
 800067c:	4b08      	ldr	r3, [pc, #32]	; (80006a0 <debounceFSM_update+0xdc>)
 800067e:	2202      	movs	r2, #2
 8000680:	701a      	strb	r2, [r3, #0]
		break;
 8000682:	e009      	b.n	8000698 <debounceFSM_update+0xd4>
	default:
		buttonDebounce = BUTTON_UP;
 8000684:	4b06      	ldr	r3, [pc, #24]	; (80006a0 <debounceFSM_update+0xdc>)
 8000686:	2200      	movs	r2, #0
 8000688:	701a      	strb	r2, [r3, #0]
		break;
 800068a:	e006      	b.n	800069a <debounceFSM_update+0xd6>
		break;
 800068c:	bf00      	nop
 800068e:	e004      	b.n	800069a <debounceFSM_update+0xd6>
		break;
 8000690:	bf00      	nop
 8000692:	e002      	b.n	800069a <debounceFSM_update+0xd6>
		break;
 8000694:	bf00      	nop
 8000696:	e000      	b.n	800069a <debounceFSM_update+0xd6>
		break;
 8000698:	bf00      	nop
	}

}
 800069a:	bf00      	nop
 800069c:	bd80      	pop	{r7, pc}
 800069e:	bf00      	nop
 80006a0:	200000a8 	.word	0x200000a8
 80006a4:	2000009c 	.word	0x2000009c
 80006a8:	08003774 	.word	0x08003774
 80006ac:	200000a9 	.word	0x200000a9
 80006b0:	0800378c 	.word	0x0800378c

080006b4 <readKey>:

//agarra la variable booleana buttonPressed generar una bandera
bool_t readKey(){
 80006b4:	b480      	push	{r7}
 80006b6:	b083      	sub	sp, #12
 80006b8:	af00      	add	r7, sp, #0
	bool_t flag = false;
 80006ba:	2300      	movs	r3, #0
 80006bc:	71fb      	strb	r3, [r7, #7]
	if (buttonPressed) {
 80006be:	4b08      	ldr	r3, [pc, #32]	; (80006e0 <readKey+0x2c>)
 80006c0:	781b      	ldrb	r3, [r3, #0]
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d004      	beq.n	80006d0 <readKey+0x1c>
		flag = true;
 80006c6:	2301      	movs	r3, #1
 80006c8:	71fb      	strb	r3, [r7, #7]
		buttonPressed = false;
 80006ca:	4b05      	ldr	r3, [pc, #20]	; (80006e0 <readKey+0x2c>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	701a      	strb	r2, [r3, #0]
	}
	return flag;
 80006d0:	79fb      	ldrb	r3, [r7, #7]
}
 80006d2:	4618      	mov	r0, r3
 80006d4:	370c      	adds	r7, #12
 80006d6:	46bd      	mov	sp, r7
 80006d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006dc:	4770      	bx	lr
 80006de:	bf00      	nop
 80006e0:	200000a9 	.word	0x200000a9

080006e4 <delayInit>:
 *
 *  Created on: Mar 18, 2023
 *      Author: Alan Cornejo
 */
#include "API_delay.h"
void delayInit( delay_t * delay, tick_t duration ){
 80006e4:	b480      	push	{r7}
 80006e6:	b083      	sub	sp, #12
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	6078      	str	r0, [r7, #4]
 80006ec:	6039      	str	r1, [r7, #0]
	  delay->duration=duration;
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	683a      	ldr	r2, [r7, #0]
 80006f2:	605a      	str	r2, [r3, #4]
	  delay->running=false;
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	2200      	movs	r2, #0
 80006f8:	721a      	strb	r2, [r3, #8]

}
 80006fa:	bf00      	nop
 80006fc:	370c      	adds	r7, #12
 80006fe:	46bd      	mov	sp, r7
 8000700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000704:	4770      	bx	lr

08000706 <delayRead>:
bool_t delayRead( delay_t * delay ){
 8000706:	b580      	push	{r7, lr}
 8000708:	b082      	sub	sp, #8
 800070a:	af00      	add	r7, sp, #0
 800070c:	6078      	str	r0, [r7, #4]
	if((delay->running)==false){
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	7a1b      	ldrb	r3, [r3, #8]
 8000712:	f083 0301 	eor.w	r3, r3, #1
 8000716:	b2db      	uxtb	r3, r3
 8000718:	2b00      	cmp	r3, #0
 800071a:	d008      	beq.n	800072e <delayRead+0x28>
		delay->running=true;
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	2201      	movs	r2, #1
 8000720:	721a      	strb	r2, [r3, #8]
		delay->startTime=HAL_GetTick();
 8000722:	f000 faef 	bl	8000d04 <HAL_GetTick>
 8000726:	4602      	mov	r2, r0
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	601a      	str	r2, [r3, #0]
 800072c:	e00e      	b.n	800074c <delayRead+0x46>
	}
	else{
		if(HAL_GetTick()-delay->startTime>=delay->duration){
 800072e:	f000 fae9 	bl	8000d04 <HAL_GetTick>
 8000732:	4602      	mov	r2, r0
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	1ad2      	subs	r2, r2, r3
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	685b      	ldr	r3, [r3, #4]
 800073e:	429a      	cmp	r2, r3
 8000740:	d304      	bcc.n	800074c <delayRead+0x46>
			delay->running=false;
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	2200      	movs	r2, #0
 8000746:	721a      	strb	r2, [r3, #8]
			return true;
 8000748:	2301      	movs	r3, #1
 800074a:	e000      	b.n	800074e <delayRead+0x48>
		}
	}
	return false;
 800074c:	2300      	movs	r3, #0
}
 800074e:	4618      	mov	r0, r3
 8000750:	3708      	adds	r7, #8
 8000752:	46bd      	mov	sp, r7
 8000754:	bd80      	pop	{r7, pc}

08000756 <delayWrite>:
void delayWrite( delay_t * delay, tick_t duration ){
 8000756:	b480      	push	{r7}
 8000758:	b083      	sub	sp, #12
 800075a:	af00      	add	r7, sp, #0
 800075c:	6078      	str	r0, [r7, #4]
 800075e:	6039      	str	r1, [r7, #0]
	delay->duration=duration;
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	683a      	ldr	r2, [r7, #0]
 8000764:	605a      	str	r2, [r3, #4]
}
 8000766:	bf00      	nop
 8000768:	370c      	adds	r7, #12
 800076a:	46bd      	mov	sp, r7
 800076c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000770:	4770      	bx	lr
	...

08000774 <uartInit>:
#include "API_uart.h"
#include <string.h>
#include "main.h"
#define BAUD_RATE 9600
static UART_HandleTypeDef uartHandle;
bool_t uartInit() {
 8000774:	b580      	push	{r7, lr}
 8000776:	af00      	add	r7, sp, #0
	// Inicializo UART
	uartHandle.Instance = USARTx;
 8000778:	4b11      	ldr	r3, [pc, #68]	; (80007c0 <uartInit+0x4c>)
 800077a:	4a12      	ldr	r2, [pc, #72]	; (80007c4 <uartInit+0x50>)
 800077c:	601a      	str	r2, [r3, #0]
	uartHandle.Init.BaudRate = BAUD_RATE;
 800077e:	4b10      	ldr	r3, [pc, #64]	; (80007c0 <uartInit+0x4c>)
 8000780:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000784:	605a      	str	r2, [r3, #4]
	uartHandle.Init.WordLength = UART_WORDLENGTH_8B;
 8000786:	4b0e      	ldr	r3, [pc, #56]	; (80007c0 <uartInit+0x4c>)
 8000788:	2200      	movs	r2, #0
 800078a:	609a      	str	r2, [r3, #8]
	uartHandle.Init.StopBits = UART_STOPBITS_1;
 800078c:	4b0c      	ldr	r3, [pc, #48]	; (80007c0 <uartInit+0x4c>)
 800078e:	2200      	movs	r2, #0
 8000790:	60da      	str	r2, [r3, #12]
	uartHandle.Init.Parity = UART_PARITY_NONE;
 8000792:	4b0b      	ldr	r3, [pc, #44]	; (80007c0 <uartInit+0x4c>)
 8000794:	2200      	movs	r2, #0
 8000796:	611a      	str	r2, [r3, #16]
	uartHandle.Init.Mode = UART_MODE_TX_RX;
 8000798:	4b09      	ldr	r3, [pc, #36]	; (80007c0 <uartInit+0x4c>)
 800079a:	220c      	movs	r2, #12
 800079c:	615a      	str	r2, [r3, #20]
	uartHandle.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800079e:	4b08      	ldr	r3, [pc, #32]	; (80007c0 <uartInit+0x4c>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	619a      	str	r2, [r3, #24]
	uartHandle.Init.OverSampling = UART_OVERSAMPLING_16;
 80007a4:	4b06      	ldr	r3, [pc, #24]	; (80007c0 <uartInit+0x4c>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	61da      	str	r2, [r3, #28]

	if(HAL_UART_Init(&uartHandle) != HAL_OK) {
 80007aa:	4805      	ldr	r0, [pc, #20]	; (80007c0 <uartInit+0x4c>)
 80007ac:	f001 fb02 	bl	8001db4 <HAL_UART_Init>
 80007b0:	4603      	mov	r3, r0
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d001      	beq.n	80007ba <uartInit+0x46>
		return false;
 80007b6:	2300      	movs	r3, #0
 80007b8:	e000      	b.n	80007bc <uartInit+0x48>
	}



	return true;
 80007ba:	2301      	movs	r3, #1
}
 80007bc:	4618      	mov	r0, r3
 80007be:	bd80      	pop	{r7, pc}
 80007c0:	200000ac 	.word	0x200000ac
 80007c4:	40004800 	.word	0x40004800

080007c8 <uartSendString>:

void uartSendString(uint8_t *pstring) {
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b082      	sub	sp, #8
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	6078      	str	r0, [r7, #4]
	assert(pstring != NULL);
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d105      	bne.n	80007e2 <uartSendString+0x1a>
 80007d6:	4b0a      	ldr	r3, [pc, #40]	; (8000800 <uartSendString+0x38>)
 80007d8:	4a0a      	ldr	r2, [pc, #40]	; (8000804 <uartSendString+0x3c>)
 80007da:	2121      	movs	r1, #33	; 0x21
 80007dc:	480a      	ldr	r0, [pc, #40]	; (8000808 <uartSendString+0x40>)
 80007de:	f001 ff99 	bl	8002714 <__assert_func>
	HAL_UART_Transmit(&uartHandle, pstring, strlen(pstring),0xFFFF);
 80007e2:	6878      	ldr	r0, [r7, #4]
 80007e4:	f7ff fd04 	bl	80001f0 <strlen>
 80007e8:	4603      	mov	r3, r0
 80007ea:	b29a      	uxth	r2, r3
 80007ec:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80007f0:	6879      	ldr	r1, [r7, #4]
 80007f2:	4806      	ldr	r0, [pc, #24]	; (800080c <uartSendString+0x44>)
 80007f4:	f001 fb2b 	bl	8001e4e <HAL_UART_Transmit>
}
 80007f8:	bf00      	nop
 80007fa:	3708      	adds	r7, #8
 80007fc:	46bd      	mov	sp, r7
 80007fe:	bd80      	pop	{r7, pc}
 8000800:	080037a0 	.word	0x080037a0
 8000804:	080037d8 	.word	0x080037d8
 8000808:	080037b0 	.word	0x080037b0
 800080c:	200000ac 	.word	0x200000ac

08000810 <BSP_LED_Init>:
  *     @arg  LED1
  *     @arg  LED2
  *     @arg  LED3
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	b08a      	sub	sp, #40	; 0x28
 8000814:	af00      	add	r7, sp, #0
 8000816:	4603      	mov	r3, r0
 8000818:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 800081a:	79fb      	ldrb	r3, [r7, #7]
 800081c:	2b00      	cmp	r3, #0
 800081e:	d10e      	bne.n	800083e <BSP_LED_Init+0x2e>
 8000820:	2300      	movs	r3, #0
 8000822:	613b      	str	r3, [r7, #16]
 8000824:	4b1f      	ldr	r3, [pc, #124]	; (80008a4 <BSP_LED_Init+0x94>)
 8000826:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000828:	4a1e      	ldr	r2, [pc, #120]	; (80008a4 <BSP_LED_Init+0x94>)
 800082a:	f043 0302 	orr.w	r3, r3, #2
 800082e:	6313      	str	r3, [r2, #48]	; 0x30
 8000830:	4b1c      	ldr	r3, [pc, #112]	; (80008a4 <BSP_LED_Init+0x94>)
 8000832:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000834:	f003 0302 	and.w	r3, r3, #2
 8000838:	613b      	str	r3, [r7, #16]
 800083a:	693b      	ldr	r3, [r7, #16]
 800083c:	e00d      	b.n	800085a <BSP_LED_Init+0x4a>
 800083e:	2300      	movs	r3, #0
 8000840:	60fb      	str	r3, [r7, #12]
 8000842:	4b18      	ldr	r3, [pc, #96]	; (80008a4 <BSP_LED_Init+0x94>)
 8000844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000846:	4a17      	ldr	r2, [pc, #92]	; (80008a4 <BSP_LED_Init+0x94>)
 8000848:	f043 0302 	orr.w	r3, r3, #2
 800084c:	6313      	str	r3, [r2, #48]	; 0x30
 800084e:	4b15      	ldr	r3, [pc, #84]	; (80008a4 <BSP_LED_Init+0x94>)
 8000850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000852:	f003 0302 	and.w	r3, r3, #2
 8000856:	60fb      	str	r3, [r7, #12]
 8000858:	68fb      	ldr	r3, [r7, #12]
  
  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
 800085a:	79fb      	ldrb	r3, [r7, #7]
 800085c:	4a12      	ldr	r2, [pc, #72]	; (80008a8 <BSP_LED_Init+0x98>)
 800085e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000862:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000864:	2301      	movs	r3, #1
 8000866:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000868:	2300      	movs	r3, #0
 800086a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 800086c:	2302      	movs	r3, #2
 800086e:	623b      	str	r3, [r7, #32]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 8000870:	79fb      	ldrb	r3, [r7, #7]
 8000872:	4a0e      	ldr	r2, [pc, #56]	; (80008ac <BSP_LED_Init+0x9c>)
 8000874:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000878:	f107 0214 	add.w	r2, r7, #20
 800087c:	4611      	mov	r1, r2
 800087e:	4618      	mov	r0, r3
 8000880:	f000 fb5e 	bl	8000f40 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 8000884:	79fb      	ldrb	r3, [r7, #7]
 8000886:	4a09      	ldr	r2, [pc, #36]	; (80008ac <BSP_LED_Init+0x9c>)
 8000888:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800088c:	79fb      	ldrb	r3, [r7, #7]
 800088e:	4a06      	ldr	r2, [pc, #24]	; (80008a8 <BSP_LED_Init+0x98>)
 8000890:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000894:	2200      	movs	r2, #0
 8000896:	4619      	mov	r1, r3
 8000898:	f000 fd16 	bl	80012c8 <HAL_GPIO_WritePin>
}
 800089c:	bf00      	nop
 800089e:	3728      	adds	r7, #40	; 0x28
 80008a0:	46bd      	mov	sp, r7
 80008a2:	bd80      	pop	{r7, pc}
 80008a4:	40023800 	.word	0x40023800
 80008a8:	080037e8 	.word	0x080037e8
 80008ac:	20000000 	.word	0x20000000

080008b0 <BSP_LED_On>:
  * @param  Led: Specifies the Led to be set on. 
  *   This parameter can be one of following parameters:
  *     @arg LED2
  */
void BSP_LED_On(Led_TypeDef Led)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b082      	sub	sp, #8
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	4603      	mov	r3, r0
 80008b8:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET); 
 80008ba:	79fb      	ldrb	r3, [r7, #7]
 80008bc:	4a07      	ldr	r2, [pc, #28]	; (80008dc <BSP_LED_On+0x2c>)
 80008be:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80008c2:	79fb      	ldrb	r3, [r7, #7]
 80008c4:	4a06      	ldr	r2, [pc, #24]	; (80008e0 <BSP_LED_On+0x30>)
 80008c6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80008ca:	2201      	movs	r2, #1
 80008cc:	4619      	mov	r1, r3
 80008ce:	f000 fcfb 	bl	80012c8 <HAL_GPIO_WritePin>
}
 80008d2:	bf00      	nop
 80008d4:	3708      	adds	r7, #8
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bd80      	pop	{r7, pc}
 80008da:	bf00      	nop
 80008dc:	20000000 	.word	0x20000000
 80008e0:	080037e8 	.word	0x080037e8

080008e4 <BSP_LED_Toggle>:
  *     @arg  LED1
  *     @arg  LED2
  *     @arg  LED3 
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b082      	sub	sp, #8
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	4603      	mov	r3, r0
 80008ec:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(GPIO_PORT[Led], GPIO_PIN[Led]);
 80008ee:	79fb      	ldrb	r3, [r7, #7]
 80008f0:	4a07      	ldr	r2, [pc, #28]	; (8000910 <BSP_LED_Toggle+0x2c>)
 80008f2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80008f6:	79fb      	ldrb	r3, [r7, #7]
 80008f8:	4906      	ldr	r1, [pc, #24]	; (8000914 <BSP_LED_Toggle+0x30>)
 80008fa:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80008fe:	4619      	mov	r1, r3
 8000900:	4610      	mov	r0, r2
 8000902:	f000 fcfa 	bl	80012fa <HAL_GPIO_TogglePin>
}
 8000906:	bf00      	nop
 8000908:	3708      	adds	r7, #8
 800090a:	46bd      	mov	sp, r7
 800090c:	bd80      	pop	{r7, pc}
 800090e:	bf00      	nop
 8000910:	20000000 	.word	0x20000000
 8000914:	080037e8 	.word	0x080037e8

08000918 <BSP_PB_Init>:
  *     @arg BUTTON_MODE_GPIO: Button will be used as simple IO 
  *     @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line with interrupt
  *                            generation capability  
  */
void BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	b088      	sub	sp, #32
 800091c:	af00      	add	r7, sp, #0
 800091e:	4603      	mov	r3, r0
 8000920:	460a      	mov	r2, r1
 8000922:	71fb      	strb	r3, [r7, #7]
 8000924:	4613      	mov	r3, r2
 8000926:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef GPIO_InitStruct;
  
  /* Enable the BUTTON Clock */
  BUTTONx_GPIO_CLK_ENABLE(Button);
 8000928:	2300      	movs	r3, #0
 800092a:	60bb      	str	r3, [r7, #8]
 800092c:	4b23      	ldr	r3, [pc, #140]	; (80009bc <BSP_PB_Init+0xa4>)
 800092e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000930:	4a22      	ldr	r2, [pc, #136]	; (80009bc <BSP_PB_Init+0xa4>)
 8000932:	f043 0304 	orr.w	r3, r3, #4
 8000936:	6313      	str	r3, [r2, #48]	; 0x30
 8000938:	4b20      	ldr	r3, [pc, #128]	; (80009bc <BSP_PB_Init+0xa4>)
 800093a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800093c:	f003 0304 	and.w	r3, r3, #4
 8000940:	60bb      	str	r3, [r7, #8]
 8000942:	68bb      	ldr	r3, [r7, #8]
  
  if(ButtonMode == BUTTON_MODE_GPIO)
 8000944:	79bb      	ldrb	r3, [r7, #6]
 8000946:	2b00      	cmp	r3, #0
 8000948:	d112      	bne.n	8000970 <BSP_PB_Init+0x58>
  {
    /* Configure Button pin as input */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
 800094a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800094e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000950:	2300      	movs	r3, #0
 8000952:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000954:	2302      	movs	r3, #2
 8000956:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8000958:	2302      	movs	r3, #2
 800095a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 800095c:	79fb      	ldrb	r3, [r7, #7]
 800095e:	4a18      	ldr	r2, [pc, #96]	; (80009c0 <BSP_PB_Init+0xa8>)
 8000960:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000964:	f107 020c 	add.w	r2, r7, #12
 8000968:	4611      	mov	r1, r2
 800096a:	4618      	mov	r0, r3
 800096c:	f000 fae8 	bl	8000f40 <HAL_GPIO_Init>
  }
  
  if(ButtonMode == BUTTON_MODE_EXTI)
 8000970:	79bb      	ldrb	r3, [r7, #6]
 8000972:	2b01      	cmp	r3, #1
 8000974:	d11d      	bne.n	80009b2 <BSP_PB_Init+0x9a>
  {
    /* Configure Button pin as input with External interrupt */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
 8000976:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800097a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097c:	2300      	movs	r3, #0
 800097e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING; 
 8000980:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000984:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 8000986:	79fb      	ldrb	r3, [r7, #7]
 8000988:	4a0d      	ldr	r2, [pc, #52]	; (80009c0 <BSP_PB_Init+0xa8>)
 800098a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800098e:	f107 020c 	add.w	r2, r7, #12
 8000992:	4611      	mov	r1, r2
 8000994:	4618      	mov	r0, r3
 8000996:	f000 fad3 	bl	8000f40 <HAL_GPIO_Init>
    
    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0x00);
 800099a:	2328      	movs	r3, #40	; 0x28
 800099c:	b25b      	sxtb	r3, r3
 800099e:	2200      	movs	r2, #0
 80009a0:	210f      	movs	r1, #15
 80009a2:	4618      	mov	r0, r3
 80009a4:	f000 fa95 	bl	8000ed2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
 80009a8:	2328      	movs	r3, #40	; 0x28
 80009aa:	b25b      	sxtb	r3, r3
 80009ac:	4618      	mov	r0, r3
 80009ae:	f000 faac 	bl	8000f0a <HAL_NVIC_EnableIRQ>
  }
}
 80009b2:	bf00      	nop
 80009b4:	3720      	adds	r7, #32
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd80      	pop	{r7, pc}
 80009ba:	bf00      	nop
 80009bc:	40023800 	.word	0x40023800
 80009c0:	2000000c 	.word	0x2000000c

080009c4 <BSP_PB_GetState>:
  * @param  Button: Specifies the Button to be checked.
  *   This parameter should be: BUTTON_USER  
  * @retval The Button GPIO pin value.
  */
uint32_t BSP_PB_GetState(Button_TypeDef Button)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b082      	sub	sp, #8
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	4603      	mov	r3, r0
 80009cc:	71fb      	strb	r3, [r7, #7]
  return HAL_GPIO_ReadPin(BUTTON_PORT[Button], BUTTON_PIN[Button]);
 80009ce:	79fb      	ldrb	r3, [r7, #7]
 80009d0:	4a06      	ldr	r2, [pc, #24]	; (80009ec <BSP_PB_GetState+0x28>)
 80009d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009d6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80009da:	4611      	mov	r1, r2
 80009dc:	4618      	mov	r0, r3
 80009de:	f000 fc5b 	bl	8001298 <HAL_GPIO_ReadPin>
 80009e2:	4603      	mov	r3, r0
}
 80009e4:	4618      	mov	r0, r3
 80009e6:	3708      	adds	r7, #8
 80009e8:	46bd      	mov	sp, r7
 80009ea:	bd80      	pop	{r7, pc}
 80009ec:	2000000c 	.word	0x2000000c

080009f0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80009f0:	b480      	push	{r7}
 80009f2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80009f4:	4b16      	ldr	r3, [pc, #88]	; (8000a50 <SystemInit+0x60>)
 80009f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80009fa:	4a15      	ldr	r2, [pc, #84]	; (8000a50 <SystemInit+0x60>)
 80009fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000a00:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000a04:	4b13      	ldr	r3, [pc, #76]	; (8000a54 <SystemInit+0x64>)
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	4a12      	ldr	r2, [pc, #72]	; (8000a54 <SystemInit+0x64>)
 8000a0a:	f043 0301 	orr.w	r3, r3, #1
 8000a0e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000a10:	4b10      	ldr	r3, [pc, #64]	; (8000a54 <SystemInit+0x64>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000a16:	4b0f      	ldr	r3, [pc, #60]	; (8000a54 <SystemInit+0x64>)
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	4a0e      	ldr	r2, [pc, #56]	; (8000a54 <SystemInit+0x64>)
 8000a1c:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000a20:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000a24:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000a26:	4b0b      	ldr	r3, [pc, #44]	; (8000a54 <SystemInit+0x64>)
 8000a28:	4a0b      	ldr	r2, [pc, #44]	; (8000a58 <SystemInit+0x68>)
 8000a2a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000a2c:	4b09      	ldr	r3, [pc, #36]	; (8000a54 <SystemInit+0x64>)
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	4a08      	ldr	r2, [pc, #32]	; (8000a54 <SystemInit+0x64>)
 8000a32:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000a36:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000a38:	4b06      	ldr	r3, [pc, #24]	; (8000a54 <SystemInit+0x64>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000a3e:	4b04      	ldr	r3, [pc, #16]	; (8000a50 <SystemInit+0x60>)
 8000a40:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000a44:	609a      	str	r2, [r3, #8]
#endif
}
 8000a46:	bf00      	nop
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4e:	4770      	bx	lr
 8000a50:	e000ed00 	.word	0xe000ed00
 8000a54:	40023800 	.word	0x40023800
 8000a58:	24003010 	.word	0x24003010

08000a5c <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8000a5c:	b480      	push	{r7}
 8000a5e:	af00      	add	r7, sp, #0
}
 8000a60:	bf00      	nop
 8000a62:	46bd      	mov	sp, r7
 8000a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a68:	4770      	bx	lr

08000a6a <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000a6a:	b480      	push	{r7}
 8000a6c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8000a6e:	e7fe      	b.n	8000a6e <HardFault_Handler+0x4>

08000a70 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000a70:	b480      	push	{r7}
 8000a72:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8000a74:	e7fe      	b.n	8000a74 <MemManage_Handler+0x4>

08000a76 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8000a76:	b480      	push	{r7}
 8000a78:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8000a7a:	e7fe      	b.n	8000a7a <BusFault_Handler+0x4>

08000a7c <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8000a80:	e7fe      	b.n	8000a80 <UsageFault_Handler+0x4>

08000a82 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8000a82:	b480      	push	{r7}
 8000a84:	af00      	add	r7, sp, #0
}
 8000a86:	bf00      	nop
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8e:	4770      	bx	lr

08000a90 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8000a90:	b480      	push	{r7}
 8000a92:	af00      	add	r7, sp, #0
}
 8000a94:	bf00      	nop
 8000a96:	46bd      	mov	sp, r7
 8000a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9c:	4770      	bx	lr

08000a9e <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8000a9e:	b480      	push	{r7}
 8000aa0:	af00      	add	r7, sp, #0
}
 8000aa2:	bf00      	nop
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aaa:	4770      	bx	lr

08000aac <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	af00      	add	r7, sp, #0
    HAL_IncTick();
 8000ab0:	f000 f914 	bl	8000cdc <HAL_IncTick>
}
 8000ab4:	bf00      	nop
 8000ab6:	bd80      	pop	{r7, pc}

08000ab8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	af00      	add	r7, sp, #0
	return 1;
 8000abc:	2301      	movs	r3, #1
}
 8000abe:	4618      	mov	r0, r3
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac6:	4770      	bx	lr

08000ac8 <_kill>:

int _kill(int pid, int sig)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b082      	sub	sp, #8
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]
 8000ad0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8000ad2:	f001 fe3d 	bl	8002750 <__errno>
 8000ad6:	4603      	mov	r3, r0
 8000ad8:	2216      	movs	r2, #22
 8000ada:	601a      	str	r2, [r3, #0]
	return -1;
 8000adc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	3708      	adds	r7, #8
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	bd80      	pop	{r7, pc}

08000ae8 <_exit>:

void _exit (int status)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b082      	sub	sp, #8
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8000af0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000af4:	6878      	ldr	r0, [r7, #4]
 8000af6:	f7ff ffe7 	bl	8000ac8 <_kill>
	while (1) {}		/* Make sure we hang here */
 8000afa:	e7fe      	b.n	8000afa <_exit+0x12>

08000afc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b086      	sub	sp, #24
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	60f8      	str	r0, [r7, #12]
 8000b04:	60b9      	str	r1, [r7, #8]
 8000b06:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b08:	2300      	movs	r3, #0
 8000b0a:	617b      	str	r3, [r7, #20]
 8000b0c:	e00a      	b.n	8000b24 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000b0e:	f3af 8000 	nop.w
 8000b12:	4601      	mov	r1, r0
 8000b14:	68bb      	ldr	r3, [r7, #8]
 8000b16:	1c5a      	adds	r2, r3, #1
 8000b18:	60ba      	str	r2, [r7, #8]
 8000b1a:	b2ca      	uxtb	r2, r1
 8000b1c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b1e:	697b      	ldr	r3, [r7, #20]
 8000b20:	3301      	adds	r3, #1
 8000b22:	617b      	str	r3, [r7, #20]
 8000b24:	697a      	ldr	r2, [r7, #20]
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	429a      	cmp	r2, r3
 8000b2a:	dbf0      	blt.n	8000b0e <_read+0x12>
	}

return len;
 8000b2c:	687b      	ldr	r3, [r7, #4]
}
 8000b2e:	4618      	mov	r0, r3
 8000b30:	3718      	adds	r7, #24
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bd80      	pop	{r7, pc}

08000b36 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000b36:	b580      	push	{r7, lr}
 8000b38:	b086      	sub	sp, #24
 8000b3a:	af00      	add	r7, sp, #0
 8000b3c:	60f8      	str	r0, [r7, #12]
 8000b3e:	60b9      	str	r1, [r7, #8]
 8000b40:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b42:	2300      	movs	r3, #0
 8000b44:	617b      	str	r3, [r7, #20]
 8000b46:	e009      	b.n	8000b5c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000b48:	68bb      	ldr	r3, [r7, #8]
 8000b4a:	1c5a      	adds	r2, r3, #1
 8000b4c:	60ba      	str	r2, [r7, #8]
 8000b4e:	781b      	ldrb	r3, [r3, #0]
 8000b50:	4618      	mov	r0, r3
 8000b52:	f001 fd3b 	bl	80025cc <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b56:	697b      	ldr	r3, [r7, #20]
 8000b58:	3301      	adds	r3, #1
 8000b5a:	617b      	str	r3, [r7, #20]
 8000b5c:	697a      	ldr	r2, [r7, #20]
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	429a      	cmp	r2, r3
 8000b62:	dbf1      	blt.n	8000b48 <_write+0x12>
	}
	return len;
 8000b64:	687b      	ldr	r3, [r7, #4]
}
 8000b66:	4618      	mov	r0, r3
 8000b68:	3718      	adds	r7, #24
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bd80      	pop	{r7, pc}

08000b6e <_close>:

int _close(int file)
{
 8000b6e:	b480      	push	{r7}
 8000b70:	b083      	sub	sp, #12
 8000b72:	af00      	add	r7, sp, #0
 8000b74:	6078      	str	r0, [r7, #4]
	return -1;
 8000b76:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000b7a:	4618      	mov	r0, r3
 8000b7c:	370c      	adds	r7, #12
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b84:	4770      	bx	lr

08000b86 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000b86:	b480      	push	{r7}
 8000b88:	b083      	sub	sp, #12
 8000b8a:	af00      	add	r7, sp, #0
 8000b8c:	6078      	str	r0, [r7, #4]
 8000b8e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000b90:	683b      	ldr	r3, [r7, #0]
 8000b92:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000b96:	605a      	str	r2, [r3, #4]
	return 0;
 8000b98:	2300      	movs	r3, #0
}
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	370c      	adds	r7, #12
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba4:	4770      	bx	lr

08000ba6 <_isatty>:

int _isatty(int file)
{
 8000ba6:	b480      	push	{r7}
 8000ba8:	b083      	sub	sp, #12
 8000baa:	af00      	add	r7, sp, #0
 8000bac:	6078      	str	r0, [r7, #4]
	return 1;
 8000bae:	2301      	movs	r3, #1
}
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	370c      	adds	r7, #12
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bba:	4770      	bx	lr

08000bbc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	b085      	sub	sp, #20
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	60f8      	str	r0, [r7, #12]
 8000bc4:	60b9      	str	r1, [r7, #8]
 8000bc6:	607a      	str	r2, [r7, #4]
	return 0;
 8000bc8:	2300      	movs	r3, #0
}
 8000bca:	4618      	mov	r0, r3
 8000bcc:	3714      	adds	r7, #20
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd4:	4770      	bx	lr
	...

08000bd8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b086      	sub	sp, #24
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000be0:	4a14      	ldr	r2, [pc, #80]	; (8000c34 <_sbrk+0x5c>)
 8000be2:	4b15      	ldr	r3, [pc, #84]	; (8000c38 <_sbrk+0x60>)
 8000be4:	1ad3      	subs	r3, r2, r3
 8000be6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000be8:	697b      	ldr	r3, [r7, #20]
 8000bea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000bec:	4b13      	ldr	r3, [pc, #76]	; (8000c3c <_sbrk+0x64>)
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d102      	bne.n	8000bfa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000bf4:	4b11      	ldr	r3, [pc, #68]	; (8000c3c <_sbrk+0x64>)
 8000bf6:	4a12      	ldr	r2, [pc, #72]	; (8000c40 <_sbrk+0x68>)
 8000bf8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000bfa:	4b10      	ldr	r3, [pc, #64]	; (8000c3c <_sbrk+0x64>)
 8000bfc:	681a      	ldr	r2, [r3, #0]
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	4413      	add	r3, r2
 8000c02:	693a      	ldr	r2, [r7, #16]
 8000c04:	429a      	cmp	r2, r3
 8000c06:	d207      	bcs.n	8000c18 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c08:	f001 fda2 	bl	8002750 <__errno>
 8000c0c:	4603      	mov	r3, r0
 8000c0e:	220c      	movs	r2, #12
 8000c10:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c12:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000c16:	e009      	b.n	8000c2c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c18:	4b08      	ldr	r3, [pc, #32]	; (8000c3c <_sbrk+0x64>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c1e:	4b07      	ldr	r3, [pc, #28]	; (8000c3c <_sbrk+0x64>)
 8000c20:	681a      	ldr	r2, [r3, #0]
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	4413      	add	r3, r2
 8000c26:	4a05      	ldr	r2, [pc, #20]	; (8000c3c <_sbrk+0x64>)
 8000c28:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c2a:	68fb      	ldr	r3, [r7, #12]
}
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	3718      	adds	r7, #24
 8000c30:	46bd      	mov	sp, r7
 8000c32:	bd80      	pop	{r7, pc}
 8000c34:	20030000 	.word	0x20030000
 8000c38:	00000400 	.word	0x00000400
 8000c3c:	200000f0 	.word	0x200000f0
 8000c40:	20000150 	.word	0x20000150

08000c44 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c48:	4b0b      	ldr	r3, [pc, #44]	; (8000c78 <HAL_Init+0x34>)
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	4a0a      	ldr	r2, [pc, #40]	; (8000c78 <HAL_Init+0x34>)
 8000c4e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c52:	6013      	str	r3, [r2, #0]
#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c54:	4b08      	ldr	r3, [pc, #32]	; (8000c78 <HAL_Init+0x34>)
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	4a07      	ldr	r2, [pc, #28]	; (8000c78 <HAL_Init+0x34>)
 8000c5a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c5e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c60:	2003      	movs	r0, #3
 8000c62:	f000 f92b 	bl	8000ebc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c66:	200f      	movs	r0, #15
 8000c68:	f000 f808 	bl	8000c7c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c6c:	f000 fbb2 	bl	80013d4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c70:	2300      	movs	r3, #0
}
 8000c72:	4618      	mov	r0, r3
 8000c74:	bd80      	pop	{r7, pc}
 8000c76:	bf00      	nop
 8000c78:	40023c00 	.word	0x40023c00

08000c7c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b082      	sub	sp, #8
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c84:	4b12      	ldr	r3, [pc, #72]	; (8000cd0 <HAL_InitTick+0x54>)
 8000c86:	681a      	ldr	r2, [r3, #0]
 8000c88:	4b12      	ldr	r3, [pc, #72]	; (8000cd4 <HAL_InitTick+0x58>)
 8000c8a:	781b      	ldrb	r3, [r3, #0]
 8000c8c:	4619      	mov	r1, r3
 8000c8e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c92:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c96:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	f000 f943 	bl	8000f26 <HAL_SYSTICK_Config>
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d001      	beq.n	8000caa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000ca6:	2301      	movs	r3, #1
 8000ca8:	e00e      	b.n	8000cc8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	2b0f      	cmp	r3, #15
 8000cae:	d80a      	bhi.n	8000cc6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	6879      	ldr	r1, [r7, #4]
 8000cb4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000cb8:	f000 f90b 	bl	8000ed2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000cbc:	4a06      	ldr	r2, [pc, #24]	; (8000cd8 <HAL_InitTick+0x5c>)
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	e000      	b.n	8000cc8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000cc6:	2301      	movs	r3, #1
}
 8000cc8:	4618      	mov	r0, r3
 8000cca:	3708      	adds	r7, #8
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	bd80      	pop	{r7, pc}
 8000cd0:	20000010 	.word	0x20000010
 8000cd4:	20000018 	.word	0x20000018
 8000cd8:	20000014 	.word	0x20000014

08000cdc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cdc:	b480      	push	{r7}
 8000cde:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ce0:	4b06      	ldr	r3, [pc, #24]	; (8000cfc <HAL_IncTick+0x20>)
 8000ce2:	781b      	ldrb	r3, [r3, #0]
 8000ce4:	461a      	mov	r2, r3
 8000ce6:	4b06      	ldr	r3, [pc, #24]	; (8000d00 <HAL_IncTick+0x24>)
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	4413      	add	r3, r2
 8000cec:	4a04      	ldr	r2, [pc, #16]	; (8000d00 <HAL_IncTick+0x24>)
 8000cee:	6013      	str	r3, [r2, #0]
}
 8000cf0:	bf00      	nop
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf8:	4770      	bx	lr
 8000cfa:	bf00      	nop
 8000cfc:	20000018 	.word	0x20000018
 8000d00:	200000f4 	.word	0x200000f4

08000d04 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d04:	b480      	push	{r7}
 8000d06:	af00      	add	r7, sp, #0
  return uwTick;
 8000d08:	4b03      	ldr	r3, [pc, #12]	; (8000d18 <HAL_GetTick+0x14>)
 8000d0a:	681b      	ldr	r3, [r3, #0]
}
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d14:	4770      	bx	lr
 8000d16:	bf00      	nop
 8000d18:	200000f4 	.word	0x200000f4

08000d1c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	b085      	sub	sp, #20
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	f003 0307 	and.w	r3, r3, #7
 8000d2a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d2c:	4b0c      	ldr	r3, [pc, #48]	; (8000d60 <__NVIC_SetPriorityGrouping+0x44>)
 8000d2e:	68db      	ldr	r3, [r3, #12]
 8000d30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d32:	68ba      	ldr	r2, [r7, #8]
 8000d34:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d38:	4013      	ands	r3, r2
 8000d3a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d3c:	68fb      	ldr	r3, [r7, #12]
 8000d3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d40:	68bb      	ldr	r3, [r7, #8]
 8000d42:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d44:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d48:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d4c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d4e:	4a04      	ldr	r2, [pc, #16]	; (8000d60 <__NVIC_SetPriorityGrouping+0x44>)
 8000d50:	68bb      	ldr	r3, [r7, #8]
 8000d52:	60d3      	str	r3, [r2, #12]
}
 8000d54:	bf00      	nop
 8000d56:	3714      	adds	r7, #20
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5e:	4770      	bx	lr
 8000d60:	e000ed00 	.word	0xe000ed00

08000d64 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d64:	b480      	push	{r7}
 8000d66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d68:	4b04      	ldr	r3, [pc, #16]	; (8000d7c <__NVIC_GetPriorityGrouping+0x18>)
 8000d6a:	68db      	ldr	r3, [r3, #12]
 8000d6c:	0a1b      	lsrs	r3, r3, #8
 8000d6e:	f003 0307 	and.w	r3, r3, #7
}
 8000d72:	4618      	mov	r0, r3
 8000d74:	46bd      	mov	sp, r7
 8000d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7a:	4770      	bx	lr
 8000d7c:	e000ed00 	.word	0xe000ed00

08000d80 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d80:	b480      	push	{r7}
 8000d82:	b083      	sub	sp, #12
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	4603      	mov	r3, r0
 8000d88:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	db0b      	blt.n	8000daa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d92:	79fb      	ldrb	r3, [r7, #7]
 8000d94:	f003 021f 	and.w	r2, r3, #31
 8000d98:	4907      	ldr	r1, [pc, #28]	; (8000db8 <__NVIC_EnableIRQ+0x38>)
 8000d9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d9e:	095b      	lsrs	r3, r3, #5
 8000da0:	2001      	movs	r0, #1
 8000da2:	fa00 f202 	lsl.w	r2, r0, r2
 8000da6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000daa:	bf00      	nop
 8000dac:	370c      	adds	r7, #12
 8000dae:	46bd      	mov	sp, r7
 8000db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db4:	4770      	bx	lr
 8000db6:	bf00      	nop
 8000db8:	e000e100 	.word	0xe000e100

08000dbc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	b083      	sub	sp, #12
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	6039      	str	r1, [r7, #0]
 8000dc6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	db0a      	blt.n	8000de6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dd0:	683b      	ldr	r3, [r7, #0]
 8000dd2:	b2da      	uxtb	r2, r3
 8000dd4:	490c      	ldr	r1, [pc, #48]	; (8000e08 <__NVIC_SetPriority+0x4c>)
 8000dd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dda:	0112      	lsls	r2, r2, #4
 8000ddc:	b2d2      	uxtb	r2, r2
 8000dde:	440b      	add	r3, r1
 8000de0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000de4:	e00a      	b.n	8000dfc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000de6:	683b      	ldr	r3, [r7, #0]
 8000de8:	b2da      	uxtb	r2, r3
 8000dea:	4908      	ldr	r1, [pc, #32]	; (8000e0c <__NVIC_SetPriority+0x50>)
 8000dec:	79fb      	ldrb	r3, [r7, #7]
 8000dee:	f003 030f 	and.w	r3, r3, #15
 8000df2:	3b04      	subs	r3, #4
 8000df4:	0112      	lsls	r2, r2, #4
 8000df6:	b2d2      	uxtb	r2, r2
 8000df8:	440b      	add	r3, r1
 8000dfa:	761a      	strb	r2, [r3, #24]
}
 8000dfc:	bf00      	nop
 8000dfe:	370c      	adds	r7, #12
 8000e00:	46bd      	mov	sp, r7
 8000e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e06:	4770      	bx	lr
 8000e08:	e000e100 	.word	0xe000e100
 8000e0c:	e000ed00 	.word	0xe000ed00

08000e10 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e10:	b480      	push	{r7}
 8000e12:	b089      	sub	sp, #36	; 0x24
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	60f8      	str	r0, [r7, #12]
 8000e18:	60b9      	str	r1, [r7, #8]
 8000e1a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e1c:	68fb      	ldr	r3, [r7, #12]
 8000e1e:	f003 0307 	and.w	r3, r3, #7
 8000e22:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e24:	69fb      	ldr	r3, [r7, #28]
 8000e26:	f1c3 0307 	rsb	r3, r3, #7
 8000e2a:	2b04      	cmp	r3, #4
 8000e2c:	bf28      	it	cs
 8000e2e:	2304      	movcs	r3, #4
 8000e30:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e32:	69fb      	ldr	r3, [r7, #28]
 8000e34:	3304      	adds	r3, #4
 8000e36:	2b06      	cmp	r3, #6
 8000e38:	d902      	bls.n	8000e40 <NVIC_EncodePriority+0x30>
 8000e3a:	69fb      	ldr	r3, [r7, #28]
 8000e3c:	3b03      	subs	r3, #3
 8000e3e:	e000      	b.n	8000e42 <NVIC_EncodePriority+0x32>
 8000e40:	2300      	movs	r3, #0
 8000e42:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e44:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000e48:	69bb      	ldr	r3, [r7, #24]
 8000e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e4e:	43da      	mvns	r2, r3
 8000e50:	68bb      	ldr	r3, [r7, #8]
 8000e52:	401a      	ands	r2, r3
 8000e54:	697b      	ldr	r3, [r7, #20]
 8000e56:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e58:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000e5c:	697b      	ldr	r3, [r7, #20]
 8000e5e:	fa01 f303 	lsl.w	r3, r1, r3
 8000e62:	43d9      	mvns	r1, r3
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e68:	4313      	orrs	r3, r2
         );
}
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	3724      	adds	r7, #36	; 0x24
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e74:	4770      	bx	lr
	...

08000e78 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b082      	sub	sp, #8
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	3b01      	subs	r3, #1
 8000e84:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000e88:	d301      	bcc.n	8000e8e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e8a:	2301      	movs	r3, #1
 8000e8c:	e00f      	b.n	8000eae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e8e:	4a0a      	ldr	r2, [pc, #40]	; (8000eb8 <SysTick_Config+0x40>)
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	3b01      	subs	r3, #1
 8000e94:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e96:	210f      	movs	r1, #15
 8000e98:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000e9c:	f7ff ff8e 	bl	8000dbc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ea0:	4b05      	ldr	r3, [pc, #20]	; (8000eb8 <SysTick_Config+0x40>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ea6:	4b04      	ldr	r3, [pc, #16]	; (8000eb8 <SysTick_Config+0x40>)
 8000ea8:	2207      	movs	r2, #7
 8000eaa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000eac:	2300      	movs	r3, #0
}
 8000eae:	4618      	mov	r0, r3
 8000eb0:	3708      	adds	r7, #8
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bd80      	pop	{r7, pc}
 8000eb6:	bf00      	nop
 8000eb8:	e000e010 	.word	0xe000e010

08000ebc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b082      	sub	sp, #8
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ec4:	6878      	ldr	r0, [r7, #4]
 8000ec6:	f7ff ff29 	bl	8000d1c <__NVIC_SetPriorityGrouping>
}
 8000eca:	bf00      	nop
 8000ecc:	3708      	adds	r7, #8
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	bd80      	pop	{r7, pc}

08000ed2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ed2:	b580      	push	{r7, lr}
 8000ed4:	b086      	sub	sp, #24
 8000ed6:	af00      	add	r7, sp, #0
 8000ed8:	4603      	mov	r3, r0
 8000eda:	60b9      	str	r1, [r7, #8]
 8000edc:	607a      	str	r2, [r7, #4]
 8000ede:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ee4:	f7ff ff3e 	bl	8000d64 <__NVIC_GetPriorityGrouping>
 8000ee8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000eea:	687a      	ldr	r2, [r7, #4]
 8000eec:	68b9      	ldr	r1, [r7, #8]
 8000eee:	6978      	ldr	r0, [r7, #20]
 8000ef0:	f7ff ff8e 	bl	8000e10 <NVIC_EncodePriority>
 8000ef4:	4602      	mov	r2, r0
 8000ef6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000efa:	4611      	mov	r1, r2
 8000efc:	4618      	mov	r0, r3
 8000efe:	f7ff ff5d 	bl	8000dbc <__NVIC_SetPriority>
}
 8000f02:	bf00      	nop
 8000f04:	3718      	adds	r7, #24
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd80      	pop	{r7, pc}

08000f0a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f0a:	b580      	push	{r7, lr}
 8000f0c:	b082      	sub	sp, #8
 8000f0e:	af00      	add	r7, sp, #0
 8000f10:	4603      	mov	r3, r0
 8000f12:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f18:	4618      	mov	r0, r3
 8000f1a:	f7ff ff31 	bl	8000d80 <__NVIC_EnableIRQ>
}
 8000f1e:	bf00      	nop
 8000f20:	3708      	adds	r7, #8
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd80      	pop	{r7, pc}

08000f26 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f26:	b580      	push	{r7, lr}
 8000f28:	b082      	sub	sp, #8
 8000f2a:	af00      	add	r7, sp, #0
 8000f2c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f2e:	6878      	ldr	r0, [r7, #4]
 8000f30:	f7ff ffa2 	bl	8000e78 <SysTick_Config>
 8000f34:	4603      	mov	r3, r0
}
 8000f36:	4618      	mov	r0, r3
 8000f38:	3708      	adds	r7, #8
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd80      	pop	{r7, pc}
	...

08000f40 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f40:	b480      	push	{r7}
 8000f42:	b089      	sub	sp, #36	; 0x24
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
 8000f48:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f52:	2300      	movs	r3, #0
 8000f54:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f56:	2300      	movs	r3, #0
 8000f58:	61fb      	str	r3, [r7, #28]
 8000f5a:	e177      	b.n	800124c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f5c:	2201      	movs	r2, #1
 8000f5e:	69fb      	ldr	r3, [r7, #28]
 8000f60:	fa02 f303 	lsl.w	r3, r2, r3
 8000f64:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f66:	683b      	ldr	r3, [r7, #0]
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	697a      	ldr	r2, [r7, #20]
 8000f6c:	4013      	ands	r3, r2
 8000f6e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f70:	693a      	ldr	r2, [r7, #16]
 8000f72:	697b      	ldr	r3, [r7, #20]
 8000f74:	429a      	cmp	r2, r3
 8000f76:	f040 8166 	bne.w	8001246 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f7a:	683b      	ldr	r3, [r7, #0]
 8000f7c:	685b      	ldr	r3, [r3, #4]
 8000f7e:	f003 0303 	and.w	r3, r3, #3
 8000f82:	2b01      	cmp	r3, #1
 8000f84:	d005      	beq.n	8000f92 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f86:	683b      	ldr	r3, [r7, #0]
 8000f88:	685b      	ldr	r3, [r3, #4]
 8000f8a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f8e:	2b02      	cmp	r3, #2
 8000f90:	d130      	bne.n	8000ff4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	689b      	ldr	r3, [r3, #8]
 8000f96:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f98:	69fb      	ldr	r3, [r7, #28]
 8000f9a:	005b      	lsls	r3, r3, #1
 8000f9c:	2203      	movs	r2, #3
 8000f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa2:	43db      	mvns	r3, r3
 8000fa4:	69ba      	ldr	r2, [r7, #24]
 8000fa6:	4013      	ands	r3, r2
 8000fa8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000faa:	683b      	ldr	r3, [r7, #0]
 8000fac:	68da      	ldr	r2, [r3, #12]
 8000fae:	69fb      	ldr	r3, [r7, #28]
 8000fb0:	005b      	lsls	r3, r3, #1
 8000fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb6:	69ba      	ldr	r2, [r7, #24]
 8000fb8:	4313      	orrs	r3, r2
 8000fba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	69ba      	ldr	r2, [r7, #24]
 8000fc0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	685b      	ldr	r3, [r3, #4]
 8000fc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000fc8:	2201      	movs	r2, #1
 8000fca:	69fb      	ldr	r3, [r7, #28]
 8000fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd0:	43db      	mvns	r3, r3
 8000fd2:	69ba      	ldr	r2, [r7, #24]
 8000fd4:	4013      	ands	r3, r2
 8000fd6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000fd8:	683b      	ldr	r3, [r7, #0]
 8000fda:	685b      	ldr	r3, [r3, #4]
 8000fdc:	091b      	lsrs	r3, r3, #4
 8000fde:	f003 0201 	and.w	r2, r3, #1
 8000fe2:	69fb      	ldr	r3, [r7, #28]
 8000fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe8:	69ba      	ldr	r2, [r7, #24]
 8000fea:	4313      	orrs	r3, r2
 8000fec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	69ba      	ldr	r2, [r7, #24]
 8000ff2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ff4:	683b      	ldr	r3, [r7, #0]
 8000ff6:	685b      	ldr	r3, [r3, #4]
 8000ff8:	f003 0303 	and.w	r3, r3, #3
 8000ffc:	2b03      	cmp	r3, #3
 8000ffe:	d017      	beq.n	8001030 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	68db      	ldr	r3, [r3, #12]
 8001004:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001006:	69fb      	ldr	r3, [r7, #28]
 8001008:	005b      	lsls	r3, r3, #1
 800100a:	2203      	movs	r2, #3
 800100c:	fa02 f303 	lsl.w	r3, r2, r3
 8001010:	43db      	mvns	r3, r3
 8001012:	69ba      	ldr	r2, [r7, #24]
 8001014:	4013      	ands	r3, r2
 8001016:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	689a      	ldr	r2, [r3, #8]
 800101c:	69fb      	ldr	r3, [r7, #28]
 800101e:	005b      	lsls	r3, r3, #1
 8001020:	fa02 f303 	lsl.w	r3, r2, r3
 8001024:	69ba      	ldr	r2, [r7, #24]
 8001026:	4313      	orrs	r3, r2
 8001028:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	69ba      	ldr	r2, [r7, #24]
 800102e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001030:	683b      	ldr	r3, [r7, #0]
 8001032:	685b      	ldr	r3, [r3, #4]
 8001034:	f003 0303 	and.w	r3, r3, #3
 8001038:	2b02      	cmp	r3, #2
 800103a:	d123      	bne.n	8001084 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800103c:	69fb      	ldr	r3, [r7, #28]
 800103e:	08da      	lsrs	r2, r3, #3
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	3208      	adds	r2, #8
 8001044:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001048:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800104a:	69fb      	ldr	r3, [r7, #28]
 800104c:	f003 0307 	and.w	r3, r3, #7
 8001050:	009b      	lsls	r3, r3, #2
 8001052:	220f      	movs	r2, #15
 8001054:	fa02 f303 	lsl.w	r3, r2, r3
 8001058:	43db      	mvns	r3, r3
 800105a:	69ba      	ldr	r2, [r7, #24]
 800105c:	4013      	ands	r3, r2
 800105e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	691a      	ldr	r2, [r3, #16]
 8001064:	69fb      	ldr	r3, [r7, #28]
 8001066:	f003 0307 	and.w	r3, r3, #7
 800106a:	009b      	lsls	r3, r3, #2
 800106c:	fa02 f303 	lsl.w	r3, r2, r3
 8001070:	69ba      	ldr	r2, [r7, #24]
 8001072:	4313      	orrs	r3, r2
 8001074:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001076:	69fb      	ldr	r3, [r7, #28]
 8001078:	08da      	lsrs	r2, r3, #3
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	3208      	adds	r2, #8
 800107e:	69b9      	ldr	r1, [r7, #24]
 8001080:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800108a:	69fb      	ldr	r3, [r7, #28]
 800108c:	005b      	lsls	r3, r3, #1
 800108e:	2203      	movs	r2, #3
 8001090:	fa02 f303 	lsl.w	r3, r2, r3
 8001094:	43db      	mvns	r3, r3
 8001096:	69ba      	ldr	r2, [r7, #24]
 8001098:	4013      	ands	r3, r2
 800109a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800109c:	683b      	ldr	r3, [r7, #0]
 800109e:	685b      	ldr	r3, [r3, #4]
 80010a0:	f003 0203 	and.w	r2, r3, #3
 80010a4:	69fb      	ldr	r3, [r7, #28]
 80010a6:	005b      	lsls	r3, r3, #1
 80010a8:	fa02 f303 	lsl.w	r3, r2, r3
 80010ac:	69ba      	ldr	r2, [r7, #24]
 80010ae:	4313      	orrs	r3, r2
 80010b0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	69ba      	ldr	r2, [r7, #24]
 80010b6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80010b8:	683b      	ldr	r3, [r7, #0]
 80010ba:	685b      	ldr	r3, [r3, #4]
 80010bc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	f000 80c0 	beq.w	8001246 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010c6:	2300      	movs	r3, #0
 80010c8:	60fb      	str	r3, [r7, #12]
 80010ca:	4b66      	ldr	r3, [pc, #408]	; (8001264 <HAL_GPIO_Init+0x324>)
 80010cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010ce:	4a65      	ldr	r2, [pc, #404]	; (8001264 <HAL_GPIO_Init+0x324>)
 80010d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010d4:	6453      	str	r3, [r2, #68]	; 0x44
 80010d6:	4b63      	ldr	r3, [pc, #396]	; (8001264 <HAL_GPIO_Init+0x324>)
 80010d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80010de:	60fb      	str	r3, [r7, #12]
 80010e0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80010e2:	4a61      	ldr	r2, [pc, #388]	; (8001268 <HAL_GPIO_Init+0x328>)
 80010e4:	69fb      	ldr	r3, [r7, #28]
 80010e6:	089b      	lsrs	r3, r3, #2
 80010e8:	3302      	adds	r3, #2
 80010ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80010f0:	69fb      	ldr	r3, [r7, #28]
 80010f2:	f003 0303 	and.w	r3, r3, #3
 80010f6:	009b      	lsls	r3, r3, #2
 80010f8:	220f      	movs	r2, #15
 80010fa:	fa02 f303 	lsl.w	r3, r2, r3
 80010fe:	43db      	mvns	r3, r3
 8001100:	69ba      	ldr	r2, [r7, #24]
 8001102:	4013      	ands	r3, r2
 8001104:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	4a58      	ldr	r2, [pc, #352]	; (800126c <HAL_GPIO_Init+0x32c>)
 800110a:	4293      	cmp	r3, r2
 800110c:	d037      	beq.n	800117e <HAL_GPIO_Init+0x23e>
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	4a57      	ldr	r2, [pc, #348]	; (8001270 <HAL_GPIO_Init+0x330>)
 8001112:	4293      	cmp	r3, r2
 8001114:	d031      	beq.n	800117a <HAL_GPIO_Init+0x23a>
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	4a56      	ldr	r2, [pc, #344]	; (8001274 <HAL_GPIO_Init+0x334>)
 800111a:	4293      	cmp	r3, r2
 800111c:	d02b      	beq.n	8001176 <HAL_GPIO_Init+0x236>
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	4a55      	ldr	r2, [pc, #340]	; (8001278 <HAL_GPIO_Init+0x338>)
 8001122:	4293      	cmp	r3, r2
 8001124:	d025      	beq.n	8001172 <HAL_GPIO_Init+0x232>
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	4a54      	ldr	r2, [pc, #336]	; (800127c <HAL_GPIO_Init+0x33c>)
 800112a:	4293      	cmp	r3, r2
 800112c:	d01f      	beq.n	800116e <HAL_GPIO_Init+0x22e>
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	4a53      	ldr	r2, [pc, #332]	; (8001280 <HAL_GPIO_Init+0x340>)
 8001132:	4293      	cmp	r3, r2
 8001134:	d019      	beq.n	800116a <HAL_GPIO_Init+0x22a>
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	4a52      	ldr	r2, [pc, #328]	; (8001284 <HAL_GPIO_Init+0x344>)
 800113a:	4293      	cmp	r3, r2
 800113c:	d013      	beq.n	8001166 <HAL_GPIO_Init+0x226>
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	4a51      	ldr	r2, [pc, #324]	; (8001288 <HAL_GPIO_Init+0x348>)
 8001142:	4293      	cmp	r3, r2
 8001144:	d00d      	beq.n	8001162 <HAL_GPIO_Init+0x222>
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	4a50      	ldr	r2, [pc, #320]	; (800128c <HAL_GPIO_Init+0x34c>)
 800114a:	4293      	cmp	r3, r2
 800114c:	d007      	beq.n	800115e <HAL_GPIO_Init+0x21e>
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	4a4f      	ldr	r2, [pc, #316]	; (8001290 <HAL_GPIO_Init+0x350>)
 8001152:	4293      	cmp	r3, r2
 8001154:	d101      	bne.n	800115a <HAL_GPIO_Init+0x21a>
 8001156:	2309      	movs	r3, #9
 8001158:	e012      	b.n	8001180 <HAL_GPIO_Init+0x240>
 800115a:	230a      	movs	r3, #10
 800115c:	e010      	b.n	8001180 <HAL_GPIO_Init+0x240>
 800115e:	2308      	movs	r3, #8
 8001160:	e00e      	b.n	8001180 <HAL_GPIO_Init+0x240>
 8001162:	2307      	movs	r3, #7
 8001164:	e00c      	b.n	8001180 <HAL_GPIO_Init+0x240>
 8001166:	2306      	movs	r3, #6
 8001168:	e00a      	b.n	8001180 <HAL_GPIO_Init+0x240>
 800116a:	2305      	movs	r3, #5
 800116c:	e008      	b.n	8001180 <HAL_GPIO_Init+0x240>
 800116e:	2304      	movs	r3, #4
 8001170:	e006      	b.n	8001180 <HAL_GPIO_Init+0x240>
 8001172:	2303      	movs	r3, #3
 8001174:	e004      	b.n	8001180 <HAL_GPIO_Init+0x240>
 8001176:	2302      	movs	r3, #2
 8001178:	e002      	b.n	8001180 <HAL_GPIO_Init+0x240>
 800117a:	2301      	movs	r3, #1
 800117c:	e000      	b.n	8001180 <HAL_GPIO_Init+0x240>
 800117e:	2300      	movs	r3, #0
 8001180:	69fa      	ldr	r2, [r7, #28]
 8001182:	f002 0203 	and.w	r2, r2, #3
 8001186:	0092      	lsls	r2, r2, #2
 8001188:	4093      	lsls	r3, r2
 800118a:	69ba      	ldr	r2, [r7, #24]
 800118c:	4313      	orrs	r3, r2
 800118e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001190:	4935      	ldr	r1, [pc, #212]	; (8001268 <HAL_GPIO_Init+0x328>)
 8001192:	69fb      	ldr	r3, [r7, #28]
 8001194:	089b      	lsrs	r3, r3, #2
 8001196:	3302      	adds	r3, #2
 8001198:	69ba      	ldr	r2, [r7, #24]
 800119a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800119e:	4b3d      	ldr	r3, [pc, #244]	; (8001294 <HAL_GPIO_Init+0x354>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011a4:	693b      	ldr	r3, [r7, #16]
 80011a6:	43db      	mvns	r3, r3
 80011a8:	69ba      	ldr	r2, [r7, #24]
 80011aa:	4013      	ands	r3, r2
 80011ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80011ae:	683b      	ldr	r3, [r7, #0]
 80011b0:	685b      	ldr	r3, [r3, #4]
 80011b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d003      	beq.n	80011c2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80011ba:	69ba      	ldr	r2, [r7, #24]
 80011bc:	693b      	ldr	r3, [r7, #16]
 80011be:	4313      	orrs	r3, r2
 80011c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80011c2:	4a34      	ldr	r2, [pc, #208]	; (8001294 <HAL_GPIO_Init+0x354>)
 80011c4:	69bb      	ldr	r3, [r7, #24]
 80011c6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80011c8:	4b32      	ldr	r3, [pc, #200]	; (8001294 <HAL_GPIO_Init+0x354>)
 80011ca:	685b      	ldr	r3, [r3, #4]
 80011cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011ce:	693b      	ldr	r3, [r7, #16]
 80011d0:	43db      	mvns	r3, r3
 80011d2:	69ba      	ldr	r2, [r7, #24]
 80011d4:	4013      	ands	r3, r2
 80011d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80011d8:	683b      	ldr	r3, [r7, #0]
 80011da:	685b      	ldr	r3, [r3, #4]
 80011dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d003      	beq.n	80011ec <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80011e4:	69ba      	ldr	r2, [r7, #24]
 80011e6:	693b      	ldr	r3, [r7, #16]
 80011e8:	4313      	orrs	r3, r2
 80011ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80011ec:	4a29      	ldr	r2, [pc, #164]	; (8001294 <HAL_GPIO_Init+0x354>)
 80011ee:	69bb      	ldr	r3, [r7, #24]
 80011f0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80011f2:	4b28      	ldr	r3, [pc, #160]	; (8001294 <HAL_GPIO_Init+0x354>)
 80011f4:	689b      	ldr	r3, [r3, #8]
 80011f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011f8:	693b      	ldr	r3, [r7, #16]
 80011fa:	43db      	mvns	r3, r3
 80011fc:	69ba      	ldr	r2, [r7, #24]
 80011fe:	4013      	ands	r3, r2
 8001200:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001202:	683b      	ldr	r3, [r7, #0]
 8001204:	685b      	ldr	r3, [r3, #4]
 8001206:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800120a:	2b00      	cmp	r3, #0
 800120c:	d003      	beq.n	8001216 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800120e:	69ba      	ldr	r2, [r7, #24]
 8001210:	693b      	ldr	r3, [r7, #16]
 8001212:	4313      	orrs	r3, r2
 8001214:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001216:	4a1f      	ldr	r2, [pc, #124]	; (8001294 <HAL_GPIO_Init+0x354>)
 8001218:	69bb      	ldr	r3, [r7, #24]
 800121a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800121c:	4b1d      	ldr	r3, [pc, #116]	; (8001294 <HAL_GPIO_Init+0x354>)
 800121e:	68db      	ldr	r3, [r3, #12]
 8001220:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001222:	693b      	ldr	r3, [r7, #16]
 8001224:	43db      	mvns	r3, r3
 8001226:	69ba      	ldr	r2, [r7, #24]
 8001228:	4013      	ands	r3, r2
 800122a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800122c:	683b      	ldr	r3, [r7, #0]
 800122e:	685b      	ldr	r3, [r3, #4]
 8001230:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001234:	2b00      	cmp	r3, #0
 8001236:	d003      	beq.n	8001240 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001238:	69ba      	ldr	r2, [r7, #24]
 800123a:	693b      	ldr	r3, [r7, #16]
 800123c:	4313      	orrs	r3, r2
 800123e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001240:	4a14      	ldr	r2, [pc, #80]	; (8001294 <HAL_GPIO_Init+0x354>)
 8001242:	69bb      	ldr	r3, [r7, #24]
 8001244:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001246:	69fb      	ldr	r3, [r7, #28]
 8001248:	3301      	adds	r3, #1
 800124a:	61fb      	str	r3, [r7, #28]
 800124c:	69fb      	ldr	r3, [r7, #28]
 800124e:	2b0f      	cmp	r3, #15
 8001250:	f67f ae84 	bls.w	8000f5c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001254:	bf00      	nop
 8001256:	bf00      	nop
 8001258:	3724      	adds	r7, #36	; 0x24
 800125a:	46bd      	mov	sp, r7
 800125c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001260:	4770      	bx	lr
 8001262:	bf00      	nop
 8001264:	40023800 	.word	0x40023800
 8001268:	40013800 	.word	0x40013800
 800126c:	40020000 	.word	0x40020000
 8001270:	40020400 	.word	0x40020400
 8001274:	40020800 	.word	0x40020800
 8001278:	40020c00 	.word	0x40020c00
 800127c:	40021000 	.word	0x40021000
 8001280:	40021400 	.word	0x40021400
 8001284:	40021800 	.word	0x40021800
 8001288:	40021c00 	.word	0x40021c00
 800128c:	40022000 	.word	0x40022000
 8001290:	40022400 	.word	0x40022400
 8001294:	40013c00 	.word	0x40013c00

08001298 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001298:	b480      	push	{r7}
 800129a:	b085      	sub	sp, #20
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
 80012a0:	460b      	mov	r3, r1
 80012a2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	691a      	ldr	r2, [r3, #16]
 80012a8:	887b      	ldrh	r3, [r7, #2]
 80012aa:	4013      	ands	r3, r2
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d002      	beq.n	80012b6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80012b0:	2301      	movs	r3, #1
 80012b2:	73fb      	strb	r3, [r7, #15]
 80012b4:	e001      	b.n	80012ba <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80012b6:	2300      	movs	r3, #0
 80012b8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80012ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80012bc:	4618      	mov	r0, r3
 80012be:	3714      	adds	r7, #20
 80012c0:	46bd      	mov	sp, r7
 80012c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c6:	4770      	bx	lr

080012c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80012c8:	b480      	push	{r7}
 80012ca:	b083      	sub	sp, #12
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
 80012d0:	460b      	mov	r3, r1
 80012d2:	807b      	strh	r3, [r7, #2]
 80012d4:	4613      	mov	r3, r2
 80012d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80012d8:	787b      	ldrb	r3, [r7, #1]
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d003      	beq.n	80012e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80012de:	887a      	ldrh	r2, [r7, #2]
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80012e4:	e003      	b.n	80012ee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80012e6:	887b      	ldrh	r3, [r7, #2]
 80012e8:	041a      	lsls	r2, r3, #16
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	619a      	str	r2, [r3, #24]
}
 80012ee:	bf00      	nop
 80012f0:	370c      	adds	r7, #12
 80012f2:	46bd      	mov	sp, r7
 80012f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f8:	4770      	bx	lr

080012fa <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80012fa:	b480      	push	{r7}
 80012fc:	b085      	sub	sp, #20
 80012fe:	af00      	add	r7, sp, #0
 8001300:	6078      	str	r0, [r7, #4]
 8001302:	460b      	mov	r3, r1
 8001304:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	695b      	ldr	r3, [r3, #20]
 800130a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800130c:	887a      	ldrh	r2, [r7, #2]
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	4013      	ands	r3, r2
 8001312:	041a      	lsls	r2, r3, #16
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	43d9      	mvns	r1, r3
 8001318:	887b      	ldrh	r3, [r7, #2]
 800131a:	400b      	ands	r3, r1
 800131c:	431a      	orrs	r2, r3
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	619a      	str	r2, [r3, #24]
}
 8001322:	bf00      	nop
 8001324:	3714      	adds	r7, #20
 8001326:	46bd      	mov	sp, r7
 8001328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132c:	4770      	bx	lr
	...

08001330 <HAL_UART_MspInit>:
  *           - Peripheral's GPIO Configuration
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b08a      	sub	sp, #40	; 0x28
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  GPIO_InitStruct;


  /*##-1- Enable peripherals and GPIO Clocks #################################*/
  /* Enable GPIO TX/RX clock */
  USARTx_TX_GPIO_CLK_ENABLE();
 8001338:	2300      	movs	r3, #0
 800133a:	613b      	str	r3, [r7, #16]
 800133c:	4b23      	ldr	r3, [pc, #140]	; (80013cc <HAL_UART_MspInit+0x9c>)
 800133e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001340:	4a22      	ldr	r2, [pc, #136]	; (80013cc <HAL_UART_MspInit+0x9c>)
 8001342:	f043 0308 	orr.w	r3, r3, #8
 8001346:	6313      	str	r3, [r2, #48]	; 0x30
 8001348:	4b20      	ldr	r3, [pc, #128]	; (80013cc <HAL_UART_MspInit+0x9c>)
 800134a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800134c:	f003 0308 	and.w	r3, r3, #8
 8001350:	613b      	str	r3, [r7, #16]
 8001352:	693b      	ldr	r3, [r7, #16]
  USARTx_RX_GPIO_CLK_ENABLE();
 8001354:	2300      	movs	r3, #0
 8001356:	60fb      	str	r3, [r7, #12]
 8001358:	4b1c      	ldr	r3, [pc, #112]	; (80013cc <HAL_UART_MspInit+0x9c>)
 800135a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800135c:	4a1b      	ldr	r2, [pc, #108]	; (80013cc <HAL_UART_MspInit+0x9c>)
 800135e:	f043 0308 	orr.w	r3, r3, #8
 8001362:	6313      	str	r3, [r2, #48]	; 0x30
 8001364:	4b19      	ldr	r3, [pc, #100]	; (80013cc <HAL_UART_MspInit+0x9c>)
 8001366:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001368:	f003 0308 	and.w	r3, r3, #8
 800136c:	60fb      	str	r3, [r7, #12]
 800136e:	68fb      	ldr	r3, [r7, #12]


  /* Enable USARTx clock */
  USARTx_CLK_ENABLE();
 8001370:	2300      	movs	r3, #0
 8001372:	60bb      	str	r3, [r7, #8]
 8001374:	4b15      	ldr	r3, [pc, #84]	; (80013cc <HAL_UART_MspInit+0x9c>)
 8001376:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001378:	4a14      	ldr	r2, [pc, #80]	; (80013cc <HAL_UART_MspInit+0x9c>)
 800137a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800137e:	6413      	str	r3, [r2, #64]	; 0x40
 8001380:	4b12      	ldr	r3, [pc, #72]	; (80013cc <HAL_UART_MspInit+0x9c>)
 8001382:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001384:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001388:	60bb      	str	r3, [r7, #8]
 800138a:	68bb      	ldr	r3, [r7, #8]

  /*##-2- Configure peripheral GPIO ##########################################*/
  /* UART TX GPIO pin configuration  */
  GPIO_InitStruct.Pin       = USARTx_TX_PIN;
 800138c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001390:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8001392:	2302      	movs	r3, #2
 8001394:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 8001396:	2301      	movs	r3, #1
 8001398:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 800139a:	2303      	movs	r3, #3
 800139c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = USARTx_TX_AF;
 800139e:	2307      	movs	r3, #7
 80013a0:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStruct);
 80013a2:	f107 0314 	add.w	r3, r7, #20
 80013a6:	4619      	mov	r1, r3
 80013a8:	4809      	ldr	r0, [pc, #36]	; (80013d0 <HAL_UART_MspInit+0xa0>)
 80013aa:	f7ff fdc9 	bl	8000f40 <HAL_GPIO_Init>

  /* UART RX GPIO pin configuration  */
  GPIO_InitStruct.Pin = USARTx_RX_PIN;
 80013ae:	f44f 7300 	mov.w	r3, #512	; 0x200
 80013b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = USARTx_RX_AF;
 80013b4:	2307      	movs	r3, #7
 80013b6:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_GPIO_Init(USARTx_RX_GPIO_PORT, &GPIO_InitStruct);
 80013b8:	f107 0314 	add.w	r3, r7, #20
 80013bc:	4619      	mov	r1, r3
 80013be:	4804      	ldr	r0, [pc, #16]	; (80013d0 <HAL_UART_MspInit+0xa0>)
 80013c0:	f7ff fdbe 	bl	8000f40 <HAL_GPIO_Init>
}
 80013c4:	bf00      	nop
 80013c6:	3728      	adds	r7, #40	; 0x28
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd80      	pop	{r7, pc}
 80013cc:	40023800 	.word	0x40023800
 80013d0:	40020c00 	.word	0x40020c00

080013d4 <HAL_MspInit>:
  * @note   This function is called from HAL_Init() function to perform system
  *         level initialization (GPIOs, clock, DMA, interrupt).
  * @retval None
  */
void HAL_MspInit(void)
{
 80013d4:	b480      	push	{r7}
 80013d6:	af00      	add	r7, sp, #0

}
 80013d8:	bf00      	nop
 80013da:	46bd      	mov	sp, r7
 80013dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e0:	4770      	bx	lr
	...

080013e4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b082      	sub	sp, #8
 80013e8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80013ea:	2300      	movs	r3, #0
 80013ec:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80013ee:	2300      	movs	r3, #0
 80013f0:	603b      	str	r3, [r7, #0]
 80013f2:	4b20      	ldr	r3, [pc, #128]	; (8001474 <HAL_PWREx_EnableOverDrive+0x90>)
 80013f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013f6:	4a1f      	ldr	r2, [pc, #124]	; (8001474 <HAL_PWREx_EnableOverDrive+0x90>)
 80013f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013fc:	6413      	str	r3, [r2, #64]	; 0x40
 80013fe:	4b1d      	ldr	r3, [pc, #116]	; (8001474 <HAL_PWREx_EnableOverDrive+0x90>)
 8001400:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001402:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001406:	603b      	str	r3, [r7, #0]
 8001408:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800140a:	4b1b      	ldr	r3, [pc, #108]	; (8001478 <HAL_PWREx_EnableOverDrive+0x94>)
 800140c:	2201      	movs	r2, #1
 800140e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001410:	f7ff fc78 	bl	8000d04 <HAL_GetTick>
 8001414:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001416:	e009      	b.n	800142c <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001418:	f7ff fc74 	bl	8000d04 <HAL_GetTick>
 800141c:	4602      	mov	r2, r0
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	1ad3      	subs	r3, r2, r3
 8001422:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001426:	d901      	bls.n	800142c <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8001428:	2303      	movs	r3, #3
 800142a:	e01f      	b.n	800146c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800142c:	4b13      	ldr	r3, [pc, #76]	; (800147c <HAL_PWREx_EnableOverDrive+0x98>)
 800142e:	685b      	ldr	r3, [r3, #4]
 8001430:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001434:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001438:	d1ee      	bne.n	8001418 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800143a:	4b11      	ldr	r3, [pc, #68]	; (8001480 <HAL_PWREx_EnableOverDrive+0x9c>)
 800143c:	2201      	movs	r2, #1
 800143e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001440:	f7ff fc60 	bl	8000d04 <HAL_GetTick>
 8001444:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001446:	e009      	b.n	800145c <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001448:	f7ff fc5c 	bl	8000d04 <HAL_GetTick>
 800144c:	4602      	mov	r2, r0
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	1ad3      	subs	r3, r2, r3
 8001452:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001456:	d901      	bls.n	800145c <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8001458:	2303      	movs	r3, #3
 800145a:	e007      	b.n	800146c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800145c:	4b07      	ldr	r3, [pc, #28]	; (800147c <HAL_PWREx_EnableOverDrive+0x98>)
 800145e:	685b      	ldr	r3, [r3, #4]
 8001460:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001464:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001468:	d1ee      	bne.n	8001448 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800146a:	2300      	movs	r3, #0
}
 800146c:	4618      	mov	r0, r3
 800146e:	3708      	adds	r7, #8
 8001470:	46bd      	mov	sp, r7
 8001472:	bd80      	pop	{r7, pc}
 8001474:	40023800 	.word	0x40023800
 8001478:	420e0040 	.word	0x420e0040
 800147c:	40007000 	.word	0x40007000
 8001480:	420e0044 	.word	0x420e0044

08001484 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b086      	sub	sp, #24
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	2b00      	cmp	r3, #0
 8001490:	d101      	bne.n	8001496 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001492:	2301      	movs	r3, #1
 8001494:	e267      	b.n	8001966 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	f003 0301 	and.w	r3, r3, #1
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d075      	beq.n	800158e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80014a2:	4b88      	ldr	r3, [pc, #544]	; (80016c4 <HAL_RCC_OscConfig+0x240>)
 80014a4:	689b      	ldr	r3, [r3, #8]
 80014a6:	f003 030c 	and.w	r3, r3, #12
 80014aa:	2b04      	cmp	r3, #4
 80014ac:	d00c      	beq.n	80014c8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80014ae:	4b85      	ldr	r3, [pc, #532]	; (80016c4 <HAL_RCC_OscConfig+0x240>)
 80014b0:	689b      	ldr	r3, [r3, #8]
 80014b2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80014b6:	2b08      	cmp	r3, #8
 80014b8:	d112      	bne.n	80014e0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80014ba:	4b82      	ldr	r3, [pc, #520]	; (80016c4 <HAL_RCC_OscConfig+0x240>)
 80014bc:	685b      	ldr	r3, [r3, #4]
 80014be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80014c2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80014c6:	d10b      	bne.n	80014e0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014c8:	4b7e      	ldr	r3, [pc, #504]	; (80016c4 <HAL_RCC_OscConfig+0x240>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d05b      	beq.n	800158c <HAL_RCC_OscConfig+0x108>
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	685b      	ldr	r3, [r3, #4]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d157      	bne.n	800158c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80014dc:	2301      	movs	r3, #1
 80014de:	e242      	b.n	8001966 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	685b      	ldr	r3, [r3, #4]
 80014e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014e8:	d106      	bne.n	80014f8 <HAL_RCC_OscConfig+0x74>
 80014ea:	4b76      	ldr	r3, [pc, #472]	; (80016c4 <HAL_RCC_OscConfig+0x240>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	4a75      	ldr	r2, [pc, #468]	; (80016c4 <HAL_RCC_OscConfig+0x240>)
 80014f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014f4:	6013      	str	r3, [r2, #0]
 80014f6:	e01d      	b.n	8001534 <HAL_RCC_OscConfig+0xb0>
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	685b      	ldr	r3, [r3, #4]
 80014fc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001500:	d10c      	bne.n	800151c <HAL_RCC_OscConfig+0x98>
 8001502:	4b70      	ldr	r3, [pc, #448]	; (80016c4 <HAL_RCC_OscConfig+0x240>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	4a6f      	ldr	r2, [pc, #444]	; (80016c4 <HAL_RCC_OscConfig+0x240>)
 8001508:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800150c:	6013      	str	r3, [r2, #0]
 800150e:	4b6d      	ldr	r3, [pc, #436]	; (80016c4 <HAL_RCC_OscConfig+0x240>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	4a6c      	ldr	r2, [pc, #432]	; (80016c4 <HAL_RCC_OscConfig+0x240>)
 8001514:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001518:	6013      	str	r3, [r2, #0]
 800151a:	e00b      	b.n	8001534 <HAL_RCC_OscConfig+0xb0>
 800151c:	4b69      	ldr	r3, [pc, #420]	; (80016c4 <HAL_RCC_OscConfig+0x240>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	4a68      	ldr	r2, [pc, #416]	; (80016c4 <HAL_RCC_OscConfig+0x240>)
 8001522:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001526:	6013      	str	r3, [r2, #0]
 8001528:	4b66      	ldr	r3, [pc, #408]	; (80016c4 <HAL_RCC_OscConfig+0x240>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	4a65      	ldr	r2, [pc, #404]	; (80016c4 <HAL_RCC_OscConfig+0x240>)
 800152e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001532:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	685b      	ldr	r3, [r3, #4]
 8001538:	2b00      	cmp	r3, #0
 800153a:	d013      	beq.n	8001564 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800153c:	f7ff fbe2 	bl	8000d04 <HAL_GetTick>
 8001540:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001542:	e008      	b.n	8001556 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001544:	f7ff fbde 	bl	8000d04 <HAL_GetTick>
 8001548:	4602      	mov	r2, r0
 800154a:	693b      	ldr	r3, [r7, #16]
 800154c:	1ad3      	subs	r3, r2, r3
 800154e:	2b64      	cmp	r3, #100	; 0x64
 8001550:	d901      	bls.n	8001556 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001552:	2303      	movs	r3, #3
 8001554:	e207      	b.n	8001966 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001556:	4b5b      	ldr	r3, [pc, #364]	; (80016c4 <HAL_RCC_OscConfig+0x240>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800155e:	2b00      	cmp	r3, #0
 8001560:	d0f0      	beq.n	8001544 <HAL_RCC_OscConfig+0xc0>
 8001562:	e014      	b.n	800158e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001564:	f7ff fbce 	bl	8000d04 <HAL_GetTick>
 8001568:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800156a:	e008      	b.n	800157e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800156c:	f7ff fbca 	bl	8000d04 <HAL_GetTick>
 8001570:	4602      	mov	r2, r0
 8001572:	693b      	ldr	r3, [r7, #16]
 8001574:	1ad3      	subs	r3, r2, r3
 8001576:	2b64      	cmp	r3, #100	; 0x64
 8001578:	d901      	bls.n	800157e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800157a:	2303      	movs	r3, #3
 800157c:	e1f3      	b.n	8001966 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800157e:	4b51      	ldr	r3, [pc, #324]	; (80016c4 <HAL_RCC_OscConfig+0x240>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001586:	2b00      	cmp	r3, #0
 8001588:	d1f0      	bne.n	800156c <HAL_RCC_OscConfig+0xe8>
 800158a:	e000      	b.n	800158e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800158c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	f003 0302 	and.w	r3, r3, #2
 8001596:	2b00      	cmp	r3, #0
 8001598:	d063      	beq.n	8001662 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800159a:	4b4a      	ldr	r3, [pc, #296]	; (80016c4 <HAL_RCC_OscConfig+0x240>)
 800159c:	689b      	ldr	r3, [r3, #8]
 800159e:	f003 030c 	and.w	r3, r3, #12
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d00b      	beq.n	80015be <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80015a6:	4b47      	ldr	r3, [pc, #284]	; (80016c4 <HAL_RCC_OscConfig+0x240>)
 80015a8:	689b      	ldr	r3, [r3, #8]
 80015aa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80015ae:	2b08      	cmp	r3, #8
 80015b0:	d11c      	bne.n	80015ec <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80015b2:	4b44      	ldr	r3, [pc, #272]	; (80016c4 <HAL_RCC_OscConfig+0x240>)
 80015b4:	685b      	ldr	r3, [r3, #4]
 80015b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d116      	bne.n	80015ec <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015be:	4b41      	ldr	r3, [pc, #260]	; (80016c4 <HAL_RCC_OscConfig+0x240>)
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f003 0302 	and.w	r3, r3, #2
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d005      	beq.n	80015d6 <HAL_RCC_OscConfig+0x152>
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	68db      	ldr	r3, [r3, #12]
 80015ce:	2b01      	cmp	r3, #1
 80015d0:	d001      	beq.n	80015d6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80015d2:	2301      	movs	r3, #1
 80015d4:	e1c7      	b.n	8001966 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015d6:	4b3b      	ldr	r3, [pc, #236]	; (80016c4 <HAL_RCC_OscConfig+0x240>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	691b      	ldr	r3, [r3, #16]
 80015e2:	00db      	lsls	r3, r3, #3
 80015e4:	4937      	ldr	r1, [pc, #220]	; (80016c4 <HAL_RCC_OscConfig+0x240>)
 80015e6:	4313      	orrs	r3, r2
 80015e8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015ea:	e03a      	b.n	8001662 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	68db      	ldr	r3, [r3, #12]
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d020      	beq.n	8001636 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80015f4:	4b34      	ldr	r3, [pc, #208]	; (80016c8 <HAL_RCC_OscConfig+0x244>)
 80015f6:	2201      	movs	r2, #1
 80015f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015fa:	f7ff fb83 	bl	8000d04 <HAL_GetTick>
 80015fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001600:	e008      	b.n	8001614 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001602:	f7ff fb7f 	bl	8000d04 <HAL_GetTick>
 8001606:	4602      	mov	r2, r0
 8001608:	693b      	ldr	r3, [r7, #16]
 800160a:	1ad3      	subs	r3, r2, r3
 800160c:	2b02      	cmp	r3, #2
 800160e:	d901      	bls.n	8001614 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001610:	2303      	movs	r3, #3
 8001612:	e1a8      	b.n	8001966 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001614:	4b2b      	ldr	r3, [pc, #172]	; (80016c4 <HAL_RCC_OscConfig+0x240>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	f003 0302 	and.w	r3, r3, #2
 800161c:	2b00      	cmp	r3, #0
 800161e:	d0f0      	beq.n	8001602 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001620:	4b28      	ldr	r3, [pc, #160]	; (80016c4 <HAL_RCC_OscConfig+0x240>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	691b      	ldr	r3, [r3, #16]
 800162c:	00db      	lsls	r3, r3, #3
 800162e:	4925      	ldr	r1, [pc, #148]	; (80016c4 <HAL_RCC_OscConfig+0x240>)
 8001630:	4313      	orrs	r3, r2
 8001632:	600b      	str	r3, [r1, #0]
 8001634:	e015      	b.n	8001662 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001636:	4b24      	ldr	r3, [pc, #144]	; (80016c8 <HAL_RCC_OscConfig+0x244>)
 8001638:	2200      	movs	r2, #0
 800163a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800163c:	f7ff fb62 	bl	8000d04 <HAL_GetTick>
 8001640:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001642:	e008      	b.n	8001656 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001644:	f7ff fb5e 	bl	8000d04 <HAL_GetTick>
 8001648:	4602      	mov	r2, r0
 800164a:	693b      	ldr	r3, [r7, #16]
 800164c:	1ad3      	subs	r3, r2, r3
 800164e:	2b02      	cmp	r3, #2
 8001650:	d901      	bls.n	8001656 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001652:	2303      	movs	r3, #3
 8001654:	e187      	b.n	8001966 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001656:	4b1b      	ldr	r3, [pc, #108]	; (80016c4 <HAL_RCC_OscConfig+0x240>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	f003 0302 	and.w	r3, r3, #2
 800165e:	2b00      	cmp	r3, #0
 8001660:	d1f0      	bne.n	8001644 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	f003 0308 	and.w	r3, r3, #8
 800166a:	2b00      	cmp	r3, #0
 800166c:	d036      	beq.n	80016dc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	695b      	ldr	r3, [r3, #20]
 8001672:	2b00      	cmp	r3, #0
 8001674:	d016      	beq.n	80016a4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001676:	4b15      	ldr	r3, [pc, #84]	; (80016cc <HAL_RCC_OscConfig+0x248>)
 8001678:	2201      	movs	r2, #1
 800167a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800167c:	f7ff fb42 	bl	8000d04 <HAL_GetTick>
 8001680:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001682:	e008      	b.n	8001696 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001684:	f7ff fb3e 	bl	8000d04 <HAL_GetTick>
 8001688:	4602      	mov	r2, r0
 800168a:	693b      	ldr	r3, [r7, #16]
 800168c:	1ad3      	subs	r3, r2, r3
 800168e:	2b02      	cmp	r3, #2
 8001690:	d901      	bls.n	8001696 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001692:	2303      	movs	r3, #3
 8001694:	e167      	b.n	8001966 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001696:	4b0b      	ldr	r3, [pc, #44]	; (80016c4 <HAL_RCC_OscConfig+0x240>)
 8001698:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800169a:	f003 0302 	and.w	r3, r3, #2
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d0f0      	beq.n	8001684 <HAL_RCC_OscConfig+0x200>
 80016a2:	e01b      	b.n	80016dc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80016a4:	4b09      	ldr	r3, [pc, #36]	; (80016cc <HAL_RCC_OscConfig+0x248>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016aa:	f7ff fb2b 	bl	8000d04 <HAL_GetTick>
 80016ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016b0:	e00e      	b.n	80016d0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80016b2:	f7ff fb27 	bl	8000d04 <HAL_GetTick>
 80016b6:	4602      	mov	r2, r0
 80016b8:	693b      	ldr	r3, [r7, #16]
 80016ba:	1ad3      	subs	r3, r2, r3
 80016bc:	2b02      	cmp	r3, #2
 80016be:	d907      	bls.n	80016d0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80016c0:	2303      	movs	r3, #3
 80016c2:	e150      	b.n	8001966 <HAL_RCC_OscConfig+0x4e2>
 80016c4:	40023800 	.word	0x40023800
 80016c8:	42470000 	.word	0x42470000
 80016cc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016d0:	4b88      	ldr	r3, [pc, #544]	; (80018f4 <HAL_RCC_OscConfig+0x470>)
 80016d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80016d4:	f003 0302 	and.w	r3, r3, #2
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d1ea      	bne.n	80016b2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f003 0304 	and.w	r3, r3, #4
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	f000 8097 	beq.w	8001818 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80016ea:	2300      	movs	r3, #0
 80016ec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80016ee:	4b81      	ldr	r3, [pc, #516]	; (80018f4 <HAL_RCC_OscConfig+0x470>)
 80016f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d10f      	bne.n	800171a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80016fa:	2300      	movs	r3, #0
 80016fc:	60bb      	str	r3, [r7, #8]
 80016fe:	4b7d      	ldr	r3, [pc, #500]	; (80018f4 <HAL_RCC_OscConfig+0x470>)
 8001700:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001702:	4a7c      	ldr	r2, [pc, #496]	; (80018f4 <HAL_RCC_OscConfig+0x470>)
 8001704:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001708:	6413      	str	r3, [r2, #64]	; 0x40
 800170a:	4b7a      	ldr	r3, [pc, #488]	; (80018f4 <HAL_RCC_OscConfig+0x470>)
 800170c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800170e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001712:	60bb      	str	r3, [r7, #8]
 8001714:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001716:	2301      	movs	r3, #1
 8001718:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800171a:	4b77      	ldr	r3, [pc, #476]	; (80018f8 <HAL_RCC_OscConfig+0x474>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001722:	2b00      	cmp	r3, #0
 8001724:	d118      	bne.n	8001758 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001726:	4b74      	ldr	r3, [pc, #464]	; (80018f8 <HAL_RCC_OscConfig+0x474>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	4a73      	ldr	r2, [pc, #460]	; (80018f8 <HAL_RCC_OscConfig+0x474>)
 800172c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001730:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001732:	f7ff fae7 	bl	8000d04 <HAL_GetTick>
 8001736:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001738:	e008      	b.n	800174c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800173a:	f7ff fae3 	bl	8000d04 <HAL_GetTick>
 800173e:	4602      	mov	r2, r0
 8001740:	693b      	ldr	r3, [r7, #16]
 8001742:	1ad3      	subs	r3, r2, r3
 8001744:	2b02      	cmp	r3, #2
 8001746:	d901      	bls.n	800174c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001748:	2303      	movs	r3, #3
 800174a:	e10c      	b.n	8001966 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800174c:	4b6a      	ldr	r3, [pc, #424]	; (80018f8 <HAL_RCC_OscConfig+0x474>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001754:	2b00      	cmp	r3, #0
 8001756:	d0f0      	beq.n	800173a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	689b      	ldr	r3, [r3, #8]
 800175c:	2b01      	cmp	r3, #1
 800175e:	d106      	bne.n	800176e <HAL_RCC_OscConfig+0x2ea>
 8001760:	4b64      	ldr	r3, [pc, #400]	; (80018f4 <HAL_RCC_OscConfig+0x470>)
 8001762:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001764:	4a63      	ldr	r2, [pc, #396]	; (80018f4 <HAL_RCC_OscConfig+0x470>)
 8001766:	f043 0301 	orr.w	r3, r3, #1
 800176a:	6713      	str	r3, [r2, #112]	; 0x70
 800176c:	e01c      	b.n	80017a8 <HAL_RCC_OscConfig+0x324>
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	689b      	ldr	r3, [r3, #8]
 8001772:	2b05      	cmp	r3, #5
 8001774:	d10c      	bne.n	8001790 <HAL_RCC_OscConfig+0x30c>
 8001776:	4b5f      	ldr	r3, [pc, #380]	; (80018f4 <HAL_RCC_OscConfig+0x470>)
 8001778:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800177a:	4a5e      	ldr	r2, [pc, #376]	; (80018f4 <HAL_RCC_OscConfig+0x470>)
 800177c:	f043 0304 	orr.w	r3, r3, #4
 8001780:	6713      	str	r3, [r2, #112]	; 0x70
 8001782:	4b5c      	ldr	r3, [pc, #368]	; (80018f4 <HAL_RCC_OscConfig+0x470>)
 8001784:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001786:	4a5b      	ldr	r2, [pc, #364]	; (80018f4 <HAL_RCC_OscConfig+0x470>)
 8001788:	f043 0301 	orr.w	r3, r3, #1
 800178c:	6713      	str	r3, [r2, #112]	; 0x70
 800178e:	e00b      	b.n	80017a8 <HAL_RCC_OscConfig+0x324>
 8001790:	4b58      	ldr	r3, [pc, #352]	; (80018f4 <HAL_RCC_OscConfig+0x470>)
 8001792:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001794:	4a57      	ldr	r2, [pc, #348]	; (80018f4 <HAL_RCC_OscConfig+0x470>)
 8001796:	f023 0301 	bic.w	r3, r3, #1
 800179a:	6713      	str	r3, [r2, #112]	; 0x70
 800179c:	4b55      	ldr	r3, [pc, #340]	; (80018f4 <HAL_RCC_OscConfig+0x470>)
 800179e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017a0:	4a54      	ldr	r2, [pc, #336]	; (80018f4 <HAL_RCC_OscConfig+0x470>)
 80017a2:	f023 0304 	bic.w	r3, r3, #4
 80017a6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	689b      	ldr	r3, [r3, #8]
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d015      	beq.n	80017dc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017b0:	f7ff faa8 	bl	8000d04 <HAL_GetTick>
 80017b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017b6:	e00a      	b.n	80017ce <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80017b8:	f7ff faa4 	bl	8000d04 <HAL_GetTick>
 80017bc:	4602      	mov	r2, r0
 80017be:	693b      	ldr	r3, [r7, #16]
 80017c0:	1ad3      	subs	r3, r2, r3
 80017c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80017c6:	4293      	cmp	r3, r2
 80017c8:	d901      	bls.n	80017ce <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80017ca:	2303      	movs	r3, #3
 80017cc:	e0cb      	b.n	8001966 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017ce:	4b49      	ldr	r3, [pc, #292]	; (80018f4 <HAL_RCC_OscConfig+0x470>)
 80017d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017d2:	f003 0302 	and.w	r3, r3, #2
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d0ee      	beq.n	80017b8 <HAL_RCC_OscConfig+0x334>
 80017da:	e014      	b.n	8001806 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017dc:	f7ff fa92 	bl	8000d04 <HAL_GetTick>
 80017e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017e2:	e00a      	b.n	80017fa <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80017e4:	f7ff fa8e 	bl	8000d04 <HAL_GetTick>
 80017e8:	4602      	mov	r2, r0
 80017ea:	693b      	ldr	r3, [r7, #16]
 80017ec:	1ad3      	subs	r3, r2, r3
 80017ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80017f2:	4293      	cmp	r3, r2
 80017f4:	d901      	bls.n	80017fa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80017f6:	2303      	movs	r3, #3
 80017f8:	e0b5      	b.n	8001966 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017fa:	4b3e      	ldr	r3, [pc, #248]	; (80018f4 <HAL_RCC_OscConfig+0x470>)
 80017fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017fe:	f003 0302 	and.w	r3, r3, #2
 8001802:	2b00      	cmp	r3, #0
 8001804:	d1ee      	bne.n	80017e4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001806:	7dfb      	ldrb	r3, [r7, #23]
 8001808:	2b01      	cmp	r3, #1
 800180a:	d105      	bne.n	8001818 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800180c:	4b39      	ldr	r3, [pc, #228]	; (80018f4 <HAL_RCC_OscConfig+0x470>)
 800180e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001810:	4a38      	ldr	r2, [pc, #224]	; (80018f4 <HAL_RCC_OscConfig+0x470>)
 8001812:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001816:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	699b      	ldr	r3, [r3, #24]
 800181c:	2b00      	cmp	r3, #0
 800181e:	f000 80a1 	beq.w	8001964 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001822:	4b34      	ldr	r3, [pc, #208]	; (80018f4 <HAL_RCC_OscConfig+0x470>)
 8001824:	689b      	ldr	r3, [r3, #8]
 8001826:	f003 030c 	and.w	r3, r3, #12
 800182a:	2b08      	cmp	r3, #8
 800182c:	d05c      	beq.n	80018e8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	699b      	ldr	r3, [r3, #24]
 8001832:	2b02      	cmp	r3, #2
 8001834:	d141      	bne.n	80018ba <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001836:	4b31      	ldr	r3, [pc, #196]	; (80018fc <HAL_RCC_OscConfig+0x478>)
 8001838:	2200      	movs	r2, #0
 800183a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800183c:	f7ff fa62 	bl	8000d04 <HAL_GetTick>
 8001840:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001842:	e008      	b.n	8001856 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001844:	f7ff fa5e 	bl	8000d04 <HAL_GetTick>
 8001848:	4602      	mov	r2, r0
 800184a:	693b      	ldr	r3, [r7, #16]
 800184c:	1ad3      	subs	r3, r2, r3
 800184e:	2b02      	cmp	r3, #2
 8001850:	d901      	bls.n	8001856 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001852:	2303      	movs	r3, #3
 8001854:	e087      	b.n	8001966 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001856:	4b27      	ldr	r3, [pc, #156]	; (80018f4 <HAL_RCC_OscConfig+0x470>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800185e:	2b00      	cmp	r3, #0
 8001860:	d1f0      	bne.n	8001844 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	69da      	ldr	r2, [r3, #28]
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	6a1b      	ldr	r3, [r3, #32]
 800186a:	431a      	orrs	r2, r3
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001870:	019b      	lsls	r3, r3, #6
 8001872:	431a      	orrs	r2, r3
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001878:	085b      	lsrs	r3, r3, #1
 800187a:	3b01      	subs	r3, #1
 800187c:	041b      	lsls	r3, r3, #16
 800187e:	431a      	orrs	r2, r3
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001884:	061b      	lsls	r3, r3, #24
 8001886:	491b      	ldr	r1, [pc, #108]	; (80018f4 <HAL_RCC_OscConfig+0x470>)
 8001888:	4313      	orrs	r3, r2
 800188a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800188c:	4b1b      	ldr	r3, [pc, #108]	; (80018fc <HAL_RCC_OscConfig+0x478>)
 800188e:	2201      	movs	r2, #1
 8001890:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001892:	f7ff fa37 	bl	8000d04 <HAL_GetTick>
 8001896:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001898:	e008      	b.n	80018ac <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800189a:	f7ff fa33 	bl	8000d04 <HAL_GetTick>
 800189e:	4602      	mov	r2, r0
 80018a0:	693b      	ldr	r3, [r7, #16]
 80018a2:	1ad3      	subs	r3, r2, r3
 80018a4:	2b02      	cmp	r3, #2
 80018a6:	d901      	bls.n	80018ac <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80018a8:	2303      	movs	r3, #3
 80018aa:	e05c      	b.n	8001966 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018ac:	4b11      	ldr	r3, [pc, #68]	; (80018f4 <HAL_RCC_OscConfig+0x470>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d0f0      	beq.n	800189a <HAL_RCC_OscConfig+0x416>
 80018b8:	e054      	b.n	8001964 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018ba:	4b10      	ldr	r3, [pc, #64]	; (80018fc <HAL_RCC_OscConfig+0x478>)
 80018bc:	2200      	movs	r2, #0
 80018be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018c0:	f7ff fa20 	bl	8000d04 <HAL_GetTick>
 80018c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018c6:	e008      	b.n	80018da <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018c8:	f7ff fa1c 	bl	8000d04 <HAL_GetTick>
 80018cc:	4602      	mov	r2, r0
 80018ce:	693b      	ldr	r3, [r7, #16]
 80018d0:	1ad3      	subs	r3, r2, r3
 80018d2:	2b02      	cmp	r3, #2
 80018d4:	d901      	bls.n	80018da <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80018d6:	2303      	movs	r3, #3
 80018d8:	e045      	b.n	8001966 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018da:	4b06      	ldr	r3, [pc, #24]	; (80018f4 <HAL_RCC_OscConfig+0x470>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d1f0      	bne.n	80018c8 <HAL_RCC_OscConfig+0x444>
 80018e6:	e03d      	b.n	8001964 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	699b      	ldr	r3, [r3, #24]
 80018ec:	2b01      	cmp	r3, #1
 80018ee:	d107      	bne.n	8001900 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80018f0:	2301      	movs	r3, #1
 80018f2:	e038      	b.n	8001966 <HAL_RCC_OscConfig+0x4e2>
 80018f4:	40023800 	.word	0x40023800
 80018f8:	40007000 	.word	0x40007000
 80018fc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001900:	4b1b      	ldr	r3, [pc, #108]	; (8001970 <HAL_RCC_OscConfig+0x4ec>)
 8001902:	685b      	ldr	r3, [r3, #4]
 8001904:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	699b      	ldr	r3, [r3, #24]
 800190a:	2b01      	cmp	r3, #1
 800190c:	d028      	beq.n	8001960 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001918:	429a      	cmp	r2, r3
 800191a:	d121      	bne.n	8001960 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001926:	429a      	cmp	r2, r3
 8001928:	d11a      	bne.n	8001960 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800192a:	68fa      	ldr	r2, [r7, #12]
 800192c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001930:	4013      	ands	r3, r2
 8001932:	687a      	ldr	r2, [r7, #4]
 8001934:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001936:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001938:	4293      	cmp	r3, r2
 800193a:	d111      	bne.n	8001960 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001946:	085b      	lsrs	r3, r3, #1
 8001948:	3b01      	subs	r3, #1
 800194a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800194c:	429a      	cmp	r2, r3
 800194e:	d107      	bne.n	8001960 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800195a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800195c:	429a      	cmp	r2, r3
 800195e:	d001      	beq.n	8001964 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001960:	2301      	movs	r3, #1
 8001962:	e000      	b.n	8001966 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001964:	2300      	movs	r3, #0
}
 8001966:	4618      	mov	r0, r3
 8001968:	3718      	adds	r7, #24
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	40023800 	.word	0x40023800

08001974 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b084      	sub	sp, #16
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
 800197c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	2b00      	cmp	r3, #0
 8001982:	d101      	bne.n	8001988 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001984:	2301      	movs	r3, #1
 8001986:	e0cc      	b.n	8001b22 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001988:	4b68      	ldr	r3, [pc, #416]	; (8001b2c <HAL_RCC_ClockConfig+0x1b8>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	f003 030f 	and.w	r3, r3, #15
 8001990:	683a      	ldr	r2, [r7, #0]
 8001992:	429a      	cmp	r2, r3
 8001994:	d90c      	bls.n	80019b0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001996:	4b65      	ldr	r3, [pc, #404]	; (8001b2c <HAL_RCC_ClockConfig+0x1b8>)
 8001998:	683a      	ldr	r2, [r7, #0]
 800199a:	b2d2      	uxtb	r2, r2
 800199c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800199e:	4b63      	ldr	r3, [pc, #396]	; (8001b2c <HAL_RCC_ClockConfig+0x1b8>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	f003 030f 	and.w	r3, r3, #15
 80019a6:	683a      	ldr	r2, [r7, #0]
 80019a8:	429a      	cmp	r2, r3
 80019aa:	d001      	beq.n	80019b0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80019ac:	2301      	movs	r3, #1
 80019ae:	e0b8      	b.n	8001b22 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	f003 0302 	and.w	r3, r3, #2
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d020      	beq.n	80019fe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f003 0304 	and.w	r3, r3, #4
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d005      	beq.n	80019d4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80019c8:	4b59      	ldr	r3, [pc, #356]	; (8001b30 <HAL_RCC_ClockConfig+0x1bc>)
 80019ca:	689b      	ldr	r3, [r3, #8]
 80019cc:	4a58      	ldr	r2, [pc, #352]	; (8001b30 <HAL_RCC_ClockConfig+0x1bc>)
 80019ce:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80019d2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	f003 0308 	and.w	r3, r3, #8
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d005      	beq.n	80019ec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80019e0:	4b53      	ldr	r3, [pc, #332]	; (8001b30 <HAL_RCC_ClockConfig+0x1bc>)
 80019e2:	689b      	ldr	r3, [r3, #8]
 80019e4:	4a52      	ldr	r2, [pc, #328]	; (8001b30 <HAL_RCC_ClockConfig+0x1bc>)
 80019e6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80019ea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80019ec:	4b50      	ldr	r3, [pc, #320]	; (8001b30 <HAL_RCC_ClockConfig+0x1bc>)
 80019ee:	689b      	ldr	r3, [r3, #8]
 80019f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	689b      	ldr	r3, [r3, #8]
 80019f8:	494d      	ldr	r1, [pc, #308]	; (8001b30 <HAL_RCC_ClockConfig+0x1bc>)
 80019fa:	4313      	orrs	r3, r2
 80019fc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	f003 0301 	and.w	r3, r3, #1
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d044      	beq.n	8001a94 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	2b01      	cmp	r3, #1
 8001a10:	d107      	bne.n	8001a22 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a12:	4b47      	ldr	r3, [pc, #284]	; (8001b30 <HAL_RCC_ClockConfig+0x1bc>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d119      	bne.n	8001a52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a1e:	2301      	movs	r3, #1
 8001a20:	e07f      	b.n	8001b22 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	685b      	ldr	r3, [r3, #4]
 8001a26:	2b02      	cmp	r3, #2
 8001a28:	d003      	beq.n	8001a32 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001a2e:	2b03      	cmp	r3, #3
 8001a30:	d107      	bne.n	8001a42 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a32:	4b3f      	ldr	r3, [pc, #252]	; (8001b30 <HAL_RCC_ClockConfig+0x1bc>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d109      	bne.n	8001a52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a3e:	2301      	movs	r3, #1
 8001a40:	e06f      	b.n	8001b22 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a42:	4b3b      	ldr	r3, [pc, #236]	; (8001b30 <HAL_RCC_ClockConfig+0x1bc>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	f003 0302 	and.w	r3, r3, #2
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d101      	bne.n	8001a52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a4e:	2301      	movs	r3, #1
 8001a50:	e067      	b.n	8001b22 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a52:	4b37      	ldr	r3, [pc, #220]	; (8001b30 <HAL_RCC_ClockConfig+0x1bc>)
 8001a54:	689b      	ldr	r3, [r3, #8]
 8001a56:	f023 0203 	bic.w	r2, r3, #3
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	685b      	ldr	r3, [r3, #4]
 8001a5e:	4934      	ldr	r1, [pc, #208]	; (8001b30 <HAL_RCC_ClockConfig+0x1bc>)
 8001a60:	4313      	orrs	r3, r2
 8001a62:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001a64:	f7ff f94e 	bl	8000d04 <HAL_GetTick>
 8001a68:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a6a:	e00a      	b.n	8001a82 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a6c:	f7ff f94a 	bl	8000d04 <HAL_GetTick>
 8001a70:	4602      	mov	r2, r0
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	1ad3      	subs	r3, r2, r3
 8001a76:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a7a:	4293      	cmp	r3, r2
 8001a7c:	d901      	bls.n	8001a82 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001a7e:	2303      	movs	r3, #3
 8001a80:	e04f      	b.n	8001b22 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a82:	4b2b      	ldr	r3, [pc, #172]	; (8001b30 <HAL_RCC_ClockConfig+0x1bc>)
 8001a84:	689b      	ldr	r3, [r3, #8]
 8001a86:	f003 020c 	and.w	r2, r3, #12
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	685b      	ldr	r3, [r3, #4]
 8001a8e:	009b      	lsls	r3, r3, #2
 8001a90:	429a      	cmp	r2, r3
 8001a92:	d1eb      	bne.n	8001a6c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001a94:	4b25      	ldr	r3, [pc, #148]	; (8001b2c <HAL_RCC_ClockConfig+0x1b8>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	f003 030f 	and.w	r3, r3, #15
 8001a9c:	683a      	ldr	r2, [r7, #0]
 8001a9e:	429a      	cmp	r2, r3
 8001aa0:	d20c      	bcs.n	8001abc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001aa2:	4b22      	ldr	r3, [pc, #136]	; (8001b2c <HAL_RCC_ClockConfig+0x1b8>)
 8001aa4:	683a      	ldr	r2, [r7, #0]
 8001aa6:	b2d2      	uxtb	r2, r2
 8001aa8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001aaa:	4b20      	ldr	r3, [pc, #128]	; (8001b2c <HAL_RCC_ClockConfig+0x1b8>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f003 030f 	and.w	r3, r3, #15
 8001ab2:	683a      	ldr	r2, [r7, #0]
 8001ab4:	429a      	cmp	r2, r3
 8001ab6:	d001      	beq.n	8001abc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001ab8:	2301      	movs	r3, #1
 8001aba:	e032      	b.n	8001b22 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	f003 0304 	and.w	r3, r3, #4
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d008      	beq.n	8001ada <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ac8:	4b19      	ldr	r3, [pc, #100]	; (8001b30 <HAL_RCC_ClockConfig+0x1bc>)
 8001aca:	689b      	ldr	r3, [r3, #8]
 8001acc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	68db      	ldr	r3, [r3, #12]
 8001ad4:	4916      	ldr	r1, [pc, #88]	; (8001b30 <HAL_RCC_ClockConfig+0x1bc>)
 8001ad6:	4313      	orrs	r3, r2
 8001ad8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	f003 0308 	and.w	r3, r3, #8
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d009      	beq.n	8001afa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001ae6:	4b12      	ldr	r3, [pc, #72]	; (8001b30 <HAL_RCC_ClockConfig+0x1bc>)
 8001ae8:	689b      	ldr	r3, [r3, #8]
 8001aea:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	691b      	ldr	r3, [r3, #16]
 8001af2:	00db      	lsls	r3, r3, #3
 8001af4:	490e      	ldr	r1, [pc, #56]	; (8001b30 <HAL_RCC_ClockConfig+0x1bc>)
 8001af6:	4313      	orrs	r3, r2
 8001af8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001afa:	f000 f821 	bl	8001b40 <HAL_RCC_GetSysClockFreq>
 8001afe:	4602      	mov	r2, r0
 8001b00:	4b0b      	ldr	r3, [pc, #44]	; (8001b30 <HAL_RCC_ClockConfig+0x1bc>)
 8001b02:	689b      	ldr	r3, [r3, #8]
 8001b04:	091b      	lsrs	r3, r3, #4
 8001b06:	f003 030f 	and.w	r3, r3, #15
 8001b0a:	490a      	ldr	r1, [pc, #40]	; (8001b34 <HAL_RCC_ClockConfig+0x1c0>)
 8001b0c:	5ccb      	ldrb	r3, [r1, r3]
 8001b0e:	fa22 f303 	lsr.w	r3, r2, r3
 8001b12:	4a09      	ldr	r2, [pc, #36]	; (8001b38 <HAL_RCC_ClockConfig+0x1c4>)
 8001b14:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001b16:	4b09      	ldr	r3, [pc, #36]	; (8001b3c <HAL_RCC_ClockConfig+0x1c8>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f7ff f8ae 	bl	8000c7c <HAL_InitTick>

  return HAL_OK;
 8001b20:	2300      	movs	r3, #0
}
 8001b22:	4618      	mov	r0, r3
 8001b24:	3710      	adds	r7, #16
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	bf00      	nop
 8001b2c:	40023c00 	.word	0x40023c00
 8001b30:	40023800 	.word	0x40023800
 8001b34:	080037f0 	.word	0x080037f0
 8001b38:	20000010 	.word	0x20000010
 8001b3c:	20000014 	.word	0x20000014

08001b40 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b40:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001b44:	b094      	sub	sp, #80	; 0x50
 8001b46:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	647b      	str	r3, [r7, #68]	; 0x44
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001b50:	2300      	movs	r3, #0
 8001b52:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8001b54:	2300      	movs	r3, #0
 8001b56:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001b58:	4b79      	ldr	r3, [pc, #484]	; (8001d40 <HAL_RCC_GetSysClockFreq+0x200>)
 8001b5a:	689b      	ldr	r3, [r3, #8]
 8001b5c:	f003 030c 	and.w	r3, r3, #12
 8001b60:	2b08      	cmp	r3, #8
 8001b62:	d00d      	beq.n	8001b80 <HAL_RCC_GetSysClockFreq+0x40>
 8001b64:	2b08      	cmp	r3, #8
 8001b66:	f200 80e1 	bhi.w	8001d2c <HAL_RCC_GetSysClockFreq+0x1ec>
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d002      	beq.n	8001b74 <HAL_RCC_GetSysClockFreq+0x34>
 8001b6e:	2b04      	cmp	r3, #4
 8001b70:	d003      	beq.n	8001b7a <HAL_RCC_GetSysClockFreq+0x3a>
 8001b72:	e0db      	b.n	8001d2c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001b74:	4b73      	ldr	r3, [pc, #460]	; (8001d44 <HAL_RCC_GetSysClockFreq+0x204>)
 8001b76:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8001b78:	e0db      	b.n	8001d32 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001b7a:	4b73      	ldr	r3, [pc, #460]	; (8001d48 <HAL_RCC_GetSysClockFreq+0x208>)
 8001b7c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001b7e:	e0d8      	b.n	8001d32 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001b80:	4b6f      	ldr	r3, [pc, #444]	; (8001d40 <HAL_RCC_GetSysClockFreq+0x200>)
 8001b82:	685b      	ldr	r3, [r3, #4]
 8001b84:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001b88:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001b8a:	4b6d      	ldr	r3, [pc, #436]	; (8001d40 <HAL_RCC_GetSysClockFreq+0x200>)
 8001b8c:	685b      	ldr	r3, [r3, #4]
 8001b8e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d063      	beq.n	8001c5e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b96:	4b6a      	ldr	r3, [pc, #424]	; (8001d40 <HAL_RCC_GetSysClockFreq+0x200>)
 8001b98:	685b      	ldr	r3, [r3, #4]
 8001b9a:	099b      	lsrs	r3, r3, #6
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	63bb      	str	r3, [r7, #56]	; 0x38
 8001ba0:	63fa      	str	r2, [r7, #60]	; 0x3c
 8001ba2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001ba4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001ba8:	633b      	str	r3, [r7, #48]	; 0x30
 8001baa:	2300      	movs	r3, #0
 8001bac:	637b      	str	r3, [r7, #52]	; 0x34
 8001bae:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001bb2:	4622      	mov	r2, r4
 8001bb4:	462b      	mov	r3, r5
 8001bb6:	f04f 0000 	mov.w	r0, #0
 8001bba:	f04f 0100 	mov.w	r1, #0
 8001bbe:	0159      	lsls	r1, r3, #5
 8001bc0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001bc4:	0150      	lsls	r0, r2, #5
 8001bc6:	4602      	mov	r2, r0
 8001bc8:	460b      	mov	r3, r1
 8001bca:	4621      	mov	r1, r4
 8001bcc:	1a51      	subs	r1, r2, r1
 8001bce:	6139      	str	r1, [r7, #16]
 8001bd0:	4629      	mov	r1, r5
 8001bd2:	eb63 0301 	sbc.w	r3, r3, r1
 8001bd6:	617b      	str	r3, [r7, #20]
 8001bd8:	f04f 0200 	mov.w	r2, #0
 8001bdc:	f04f 0300 	mov.w	r3, #0
 8001be0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001be4:	4659      	mov	r1, fp
 8001be6:	018b      	lsls	r3, r1, #6
 8001be8:	4651      	mov	r1, sl
 8001bea:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001bee:	4651      	mov	r1, sl
 8001bf0:	018a      	lsls	r2, r1, #6
 8001bf2:	4651      	mov	r1, sl
 8001bf4:	ebb2 0801 	subs.w	r8, r2, r1
 8001bf8:	4659      	mov	r1, fp
 8001bfa:	eb63 0901 	sbc.w	r9, r3, r1
 8001bfe:	f04f 0200 	mov.w	r2, #0
 8001c02:	f04f 0300 	mov.w	r3, #0
 8001c06:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001c0a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001c0e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001c12:	4690      	mov	r8, r2
 8001c14:	4699      	mov	r9, r3
 8001c16:	4623      	mov	r3, r4
 8001c18:	eb18 0303 	adds.w	r3, r8, r3
 8001c1c:	60bb      	str	r3, [r7, #8]
 8001c1e:	462b      	mov	r3, r5
 8001c20:	eb49 0303 	adc.w	r3, r9, r3
 8001c24:	60fb      	str	r3, [r7, #12]
 8001c26:	f04f 0200 	mov.w	r2, #0
 8001c2a:	f04f 0300 	mov.w	r3, #0
 8001c2e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001c32:	4629      	mov	r1, r5
 8001c34:	024b      	lsls	r3, r1, #9
 8001c36:	4621      	mov	r1, r4
 8001c38:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001c3c:	4621      	mov	r1, r4
 8001c3e:	024a      	lsls	r2, r1, #9
 8001c40:	4610      	mov	r0, r2
 8001c42:	4619      	mov	r1, r3
 8001c44:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001c46:	2200      	movs	r2, #0
 8001c48:	62bb      	str	r3, [r7, #40]	; 0x28
 8001c4a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001c4c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001c50:	f7fe fb26 	bl	80002a0 <__aeabi_uldivmod>
 8001c54:	4602      	mov	r2, r0
 8001c56:	460b      	mov	r3, r1
 8001c58:	4613      	mov	r3, r2
 8001c5a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001c5c:	e058      	b.n	8001d10 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c5e:	4b38      	ldr	r3, [pc, #224]	; (8001d40 <HAL_RCC_GetSysClockFreq+0x200>)
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	099b      	lsrs	r3, r3, #6
 8001c64:	2200      	movs	r2, #0
 8001c66:	4618      	mov	r0, r3
 8001c68:	4611      	mov	r1, r2
 8001c6a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001c6e:	623b      	str	r3, [r7, #32]
 8001c70:	2300      	movs	r3, #0
 8001c72:	627b      	str	r3, [r7, #36]	; 0x24
 8001c74:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001c78:	4642      	mov	r2, r8
 8001c7a:	464b      	mov	r3, r9
 8001c7c:	f04f 0000 	mov.w	r0, #0
 8001c80:	f04f 0100 	mov.w	r1, #0
 8001c84:	0159      	lsls	r1, r3, #5
 8001c86:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001c8a:	0150      	lsls	r0, r2, #5
 8001c8c:	4602      	mov	r2, r0
 8001c8e:	460b      	mov	r3, r1
 8001c90:	4641      	mov	r1, r8
 8001c92:	ebb2 0a01 	subs.w	sl, r2, r1
 8001c96:	4649      	mov	r1, r9
 8001c98:	eb63 0b01 	sbc.w	fp, r3, r1
 8001c9c:	f04f 0200 	mov.w	r2, #0
 8001ca0:	f04f 0300 	mov.w	r3, #0
 8001ca4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001ca8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001cac:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001cb0:	ebb2 040a 	subs.w	r4, r2, sl
 8001cb4:	eb63 050b 	sbc.w	r5, r3, fp
 8001cb8:	f04f 0200 	mov.w	r2, #0
 8001cbc:	f04f 0300 	mov.w	r3, #0
 8001cc0:	00eb      	lsls	r3, r5, #3
 8001cc2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001cc6:	00e2      	lsls	r2, r4, #3
 8001cc8:	4614      	mov	r4, r2
 8001cca:	461d      	mov	r5, r3
 8001ccc:	4643      	mov	r3, r8
 8001cce:	18e3      	adds	r3, r4, r3
 8001cd0:	603b      	str	r3, [r7, #0]
 8001cd2:	464b      	mov	r3, r9
 8001cd4:	eb45 0303 	adc.w	r3, r5, r3
 8001cd8:	607b      	str	r3, [r7, #4]
 8001cda:	f04f 0200 	mov.w	r2, #0
 8001cde:	f04f 0300 	mov.w	r3, #0
 8001ce2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001ce6:	4629      	mov	r1, r5
 8001ce8:	028b      	lsls	r3, r1, #10
 8001cea:	4621      	mov	r1, r4
 8001cec:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001cf0:	4621      	mov	r1, r4
 8001cf2:	028a      	lsls	r2, r1, #10
 8001cf4:	4610      	mov	r0, r2
 8001cf6:	4619      	mov	r1, r3
 8001cf8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	61bb      	str	r3, [r7, #24]
 8001cfe:	61fa      	str	r2, [r7, #28]
 8001d00:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001d04:	f7fe facc 	bl	80002a0 <__aeabi_uldivmod>
 8001d08:	4602      	mov	r2, r0
 8001d0a:	460b      	mov	r3, r1
 8001d0c:	4613      	mov	r3, r2
 8001d0e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001d10:	4b0b      	ldr	r3, [pc, #44]	; (8001d40 <HAL_RCC_GetSysClockFreq+0x200>)
 8001d12:	685b      	ldr	r3, [r3, #4]
 8001d14:	0c1b      	lsrs	r3, r3, #16
 8001d16:	f003 0303 	and.w	r3, r3, #3
 8001d1a:	3301      	adds	r3, #1
 8001d1c:	005b      	lsls	r3, r3, #1
 8001d1e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8001d20:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001d22:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001d24:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d28:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001d2a:	e002      	b.n	8001d32 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001d2c:	4b05      	ldr	r3, [pc, #20]	; (8001d44 <HAL_RCC_GetSysClockFreq+0x204>)
 8001d2e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001d30:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001d32:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001d34:	4618      	mov	r0, r3
 8001d36:	3750      	adds	r7, #80	; 0x50
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001d3e:	bf00      	nop
 8001d40:	40023800 	.word	0x40023800
 8001d44:	00f42400 	.word	0x00f42400
 8001d48:	007a1200 	.word	0x007a1200

08001d4c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d50:	4b03      	ldr	r3, [pc, #12]	; (8001d60 <HAL_RCC_GetHCLKFreq+0x14>)
 8001d52:	681b      	ldr	r3, [r3, #0]
}
 8001d54:	4618      	mov	r0, r3
 8001d56:	46bd      	mov	sp, r7
 8001d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5c:	4770      	bx	lr
 8001d5e:	bf00      	nop
 8001d60:	20000010 	.word	0x20000010

08001d64 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001d68:	f7ff fff0 	bl	8001d4c <HAL_RCC_GetHCLKFreq>
 8001d6c:	4602      	mov	r2, r0
 8001d6e:	4b05      	ldr	r3, [pc, #20]	; (8001d84 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001d70:	689b      	ldr	r3, [r3, #8]
 8001d72:	0a9b      	lsrs	r3, r3, #10
 8001d74:	f003 0307 	and.w	r3, r3, #7
 8001d78:	4903      	ldr	r1, [pc, #12]	; (8001d88 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d7a:	5ccb      	ldrb	r3, [r1, r3]
 8001d7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d80:	4618      	mov	r0, r3
 8001d82:	bd80      	pop	{r7, pc}
 8001d84:	40023800 	.word	0x40023800
 8001d88:	08003800 	.word	0x08003800

08001d8c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001d90:	f7ff ffdc 	bl	8001d4c <HAL_RCC_GetHCLKFreq>
 8001d94:	4602      	mov	r2, r0
 8001d96:	4b05      	ldr	r3, [pc, #20]	; (8001dac <HAL_RCC_GetPCLK2Freq+0x20>)
 8001d98:	689b      	ldr	r3, [r3, #8]
 8001d9a:	0b5b      	lsrs	r3, r3, #13
 8001d9c:	f003 0307 	and.w	r3, r3, #7
 8001da0:	4903      	ldr	r1, [pc, #12]	; (8001db0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001da2:	5ccb      	ldrb	r3, [r1, r3]
 8001da4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001da8:	4618      	mov	r0, r3
 8001daa:	bd80      	pop	{r7, pc}
 8001dac:	40023800 	.word	0x40023800
 8001db0:	08003800 	.word	0x08003800

08001db4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b082      	sub	sp, #8
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d101      	bne.n	8001dc6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	e03f      	b.n	8001e46 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001dcc:	b2db      	uxtb	r3, r3
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d106      	bne.n	8001de0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001dda:	6878      	ldr	r0, [r7, #4]
 8001ddc:	f7ff faa8 	bl	8001330 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	2224      	movs	r2, #36	; 0x24
 8001de4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	68da      	ldr	r2, [r3, #12]
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001df6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001df8:	6878      	ldr	r0, [r7, #4]
 8001dfa:	f000 f929 	bl	8002050 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	691a      	ldr	r2, [r3, #16]
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001e0c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	695a      	ldr	r2, [r3, #20]
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001e1c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	68da      	ldr	r2, [r3, #12]
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001e2c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	2200      	movs	r2, #0
 8001e32:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2220      	movs	r2, #32
 8001e38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	2220      	movs	r2, #32
 8001e40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001e44:	2300      	movs	r3, #0
}
 8001e46:	4618      	mov	r0, r3
 8001e48:	3708      	adds	r7, #8
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd80      	pop	{r7, pc}

08001e4e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001e4e:	b580      	push	{r7, lr}
 8001e50:	b08a      	sub	sp, #40	; 0x28
 8001e52:	af02      	add	r7, sp, #8
 8001e54:	60f8      	str	r0, [r7, #12]
 8001e56:	60b9      	str	r1, [r7, #8]
 8001e58:	603b      	str	r3, [r7, #0]
 8001e5a:	4613      	mov	r3, r2
 8001e5c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e68:	b2db      	uxtb	r3, r3
 8001e6a:	2b20      	cmp	r3, #32
 8001e6c:	d17c      	bne.n	8001f68 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001e6e:	68bb      	ldr	r3, [r7, #8]
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d002      	beq.n	8001e7a <HAL_UART_Transmit+0x2c>
 8001e74:	88fb      	ldrh	r3, [r7, #6]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d101      	bne.n	8001e7e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	e075      	b.n	8001f6a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001e84:	2b01      	cmp	r3, #1
 8001e86:	d101      	bne.n	8001e8c <HAL_UART_Transmit+0x3e>
 8001e88:	2302      	movs	r3, #2
 8001e8a:	e06e      	b.n	8001f6a <HAL_UART_Transmit+0x11c>
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	2201      	movs	r2, #1
 8001e90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	2200      	movs	r2, #0
 8001e98:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	2221      	movs	r2, #33	; 0x21
 8001e9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001ea2:	f7fe ff2f 	bl	8000d04 <HAL_GetTick>
 8001ea6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	88fa      	ldrh	r2, [r7, #6]
 8001eac:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	88fa      	ldrh	r2, [r7, #6]
 8001eb2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	689b      	ldr	r3, [r3, #8]
 8001eb8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001ebc:	d108      	bne.n	8001ed0 <HAL_UART_Transmit+0x82>
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	691b      	ldr	r3, [r3, #16]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d104      	bne.n	8001ed0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001eca:	68bb      	ldr	r3, [r7, #8]
 8001ecc:	61bb      	str	r3, [r7, #24]
 8001ece:	e003      	b.n	8001ed8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8001ed0:	68bb      	ldr	r3, [r7, #8]
 8001ed2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	2200      	movs	r2, #0
 8001edc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8001ee0:	e02a      	b.n	8001f38 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	9300      	str	r3, [sp, #0]
 8001ee6:	697b      	ldr	r3, [r7, #20]
 8001ee8:	2200      	movs	r2, #0
 8001eea:	2180      	movs	r1, #128	; 0x80
 8001eec:	68f8      	ldr	r0, [r7, #12]
 8001eee:	f000 f840 	bl	8001f72 <UART_WaitOnFlagUntilTimeout>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d001      	beq.n	8001efc <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8001ef8:	2303      	movs	r3, #3
 8001efa:	e036      	b.n	8001f6a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8001efc:	69fb      	ldr	r3, [r7, #28]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d10b      	bne.n	8001f1a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001f02:	69bb      	ldr	r3, [r7, #24]
 8001f04:	881b      	ldrh	r3, [r3, #0]
 8001f06:	461a      	mov	r2, r3
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001f10:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001f12:	69bb      	ldr	r3, [r7, #24]
 8001f14:	3302      	adds	r3, #2
 8001f16:	61bb      	str	r3, [r7, #24]
 8001f18:	e007      	b.n	8001f2a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001f1a:	69fb      	ldr	r3, [r7, #28]
 8001f1c:	781a      	ldrb	r2, [r3, #0]
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001f24:	69fb      	ldr	r3, [r7, #28]
 8001f26:	3301      	adds	r3, #1
 8001f28:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001f2e:	b29b      	uxth	r3, r3
 8001f30:	3b01      	subs	r3, #1
 8001f32:	b29a      	uxth	r2, r3
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001f3c:	b29b      	uxth	r3, r3
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d1cf      	bne.n	8001ee2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001f42:	683b      	ldr	r3, [r7, #0]
 8001f44:	9300      	str	r3, [sp, #0]
 8001f46:	697b      	ldr	r3, [r7, #20]
 8001f48:	2200      	movs	r2, #0
 8001f4a:	2140      	movs	r1, #64	; 0x40
 8001f4c:	68f8      	ldr	r0, [r7, #12]
 8001f4e:	f000 f810 	bl	8001f72 <UART_WaitOnFlagUntilTimeout>
 8001f52:	4603      	mov	r3, r0
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d001      	beq.n	8001f5c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8001f58:	2303      	movs	r3, #3
 8001f5a:	e006      	b.n	8001f6a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	2220      	movs	r2, #32
 8001f60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8001f64:	2300      	movs	r3, #0
 8001f66:	e000      	b.n	8001f6a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8001f68:	2302      	movs	r3, #2
  }
}
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	3720      	adds	r7, #32
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bd80      	pop	{r7, pc}

08001f72 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8001f72:	b580      	push	{r7, lr}
 8001f74:	b090      	sub	sp, #64	; 0x40
 8001f76:	af00      	add	r7, sp, #0
 8001f78:	60f8      	str	r0, [r7, #12]
 8001f7a:	60b9      	str	r1, [r7, #8]
 8001f7c:	603b      	str	r3, [r7, #0]
 8001f7e:	4613      	mov	r3, r2
 8001f80:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001f82:	e050      	b.n	8002026 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001f84:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001f86:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001f8a:	d04c      	beq.n	8002026 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001f8c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d007      	beq.n	8001fa2 <UART_WaitOnFlagUntilTimeout+0x30>
 8001f92:	f7fe feb7 	bl	8000d04 <HAL_GetTick>
 8001f96:	4602      	mov	r2, r0
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	1ad3      	subs	r3, r2, r3
 8001f9c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001f9e:	429a      	cmp	r2, r3
 8001fa0:	d241      	bcs.n	8002026 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	330c      	adds	r3, #12
 8001fa8:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001faa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001fac:	e853 3f00 	ldrex	r3, [r3]
 8001fb0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8001fb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fb4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8001fb8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	330c      	adds	r3, #12
 8001fc0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001fc2:	637a      	str	r2, [r7, #52]	; 0x34
 8001fc4:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001fc6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001fc8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001fca:	e841 2300 	strex	r3, r2, [r1]
 8001fce:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8001fd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d1e5      	bne.n	8001fa2 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	3314      	adds	r3, #20
 8001fdc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001fde:	697b      	ldr	r3, [r7, #20]
 8001fe0:	e853 3f00 	ldrex	r3, [r3]
 8001fe4:	613b      	str	r3, [r7, #16]
   return(result);
 8001fe6:	693b      	ldr	r3, [r7, #16]
 8001fe8:	f023 0301 	bic.w	r3, r3, #1
 8001fec:	63bb      	str	r3, [r7, #56]	; 0x38
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	3314      	adds	r3, #20
 8001ff4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001ff6:	623a      	str	r2, [r7, #32]
 8001ff8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001ffa:	69f9      	ldr	r1, [r7, #28]
 8001ffc:	6a3a      	ldr	r2, [r7, #32]
 8001ffe:	e841 2300 	strex	r3, r2, [r1]
 8002002:	61bb      	str	r3, [r7, #24]
   return(result);
 8002004:	69bb      	ldr	r3, [r7, #24]
 8002006:	2b00      	cmp	r3, #0
 8002008:	d1e5      	bne.n	8001fd6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	2220      	movs	r2, #32
 800200e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	2220      	movs	r2, #32
 8002016:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	2200      	movs	r2, #0
 800201e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002022:	2303      	movs	r3, #3
 8002024:	e00f      	b.n	8002046 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	681a      	ldr	r2, [r3, #0]
 800202c:	68bb      	ldr	r3, [r7, #8]
 800202e:	4013      	ands	r3, r2
 8002030:	68ba      	ldr	r2, [r7, #8]
 8002032:	429a      	cmp	r2, r3
 8002034:	bf0c      	ite	eq
 8002036:	2301      	moveq	r3, #1
 8002038:	2300      	movne	r3, #0
 800203a:	b2db      	uxtb	r3, r3
 800203c:	461a      	mov	r2, r3
 800203e:	79fb      	ldrb	r3, [r7, #7]
 8002040:	429a      	cmp	r2, r3
 8002042:	d09f      	beq.n	8001f84 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002044:	2300      	movs	r3, #0
}
 8002046:	4618      	mov	r0, r3
 8002048:	3740      	adds	r7, #64	; 0x40
 800204a:	46bd      	mov	sp, r7
 800204c:	bd80      	pop	{r7, pc}
	...

08002050 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002050:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002054:	b0c0      	sub	sp, #256	; 0x100
 8002056:	af00      	add	r7, sp, #0
 8002058:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800205c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	691b      	ldr	r3, [r3, #16]
 8002064:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002068:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800206c:	68d9      	ldr	r1, [r3, #12]
 800206e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002072:	681a      	ldr	r2, [r3, #0]
 8002074:	ea40 0301 	orr.w	r3, r0, r1
 8002078:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800207a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800207e:	689a      	ldr	r2, [r3, #8]
 8002080:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002084:	691b      	ldr	r3, [r3, #16]
 8002086:	431a      	orrs	r2, r3
 8002088:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800208c:	695b      	ldr	r3, [r3, #20]
 800208e:	431a      	orrs	r2, r3
 8002090:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002094:	69db      	ldr	r3, [r3, #28]
 8002096:	4313      	orrs	r3, r2
 8002098:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800209c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	68db      	ldr	r3, [r3, #12]
 80020a4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80020a8:	f021 010c 	bic.w	r1, r1, #12
 80020ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80020b0:	681a      	ldr	r2, [r3, #0]
 80020b2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80020b6:	430b      	orrs	r3, r1
 80020b8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80020ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	695b      	ldr	r3, [r3, #20]
 80020c2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80020c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80020ca:	6999      	ldr	r1, [r3, #24]
 80020cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80020d0:	681a      	ldr	r2, [r3, #0]
 80020d2:	ea40 0301 	orr.w	r3, r0, r1
 80020d6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80020d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80020dc:	681a      	ldr	r2, [r3, #0]
 80020de:	4b8f      	ldr	r3, [pc, #572]	; (800231c <UART_SetConfig+0x2cc>)
 80020e0:	429a      	cmp	r2, r3
 80020e2:	d005      	beq.n	80020f0 <UART_SetConfig+0xa0>
 80020e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80020e8:	681a      	ldr	r2, [r3, #0]
 80020ea:	4b8d      	ldr	r3, [pc, #564]	; (8002320 <UART_SetConfig+0x2d0>)
 80020ec:	429a      	cmp	r2, r3
 80020ee:	d104      	bne.n	80020fa <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80020f0:	f7ff fe4c 	bl	8001d8c <HAL_RCC_GetPCLK2Freq>
 80020f4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80020f8:	e003      	b.n	8002102 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80020fa:	f7ff fe33 	bl	8001d64 <HAL_RCC_GetPCLK1Freq>
 80020fe:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002102:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002106:	69db      	ldr	r3, [r3, #28]
 8002108:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800210c:	f040 810c 	bne.w	8002328 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002110:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002114:	2200      	movs	r2, #0
 8002116:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800211a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800211e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002122:	4622      	mov	r2, r4
 8002124:	462b      	mov	r3, r5
 8002126:	1891      	adds	r1, r2, r2
 8002128:	65b9      	str	r1, [r7, #88]	; 0x58
 800212a:	415b      	adcs	r3, r3
 800212c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800212e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002132:	4621      	mov	r1, r4
 8002134:	eb12 0801 	adds.w	r8, r2, r1
 8002138:	4629      	mov	r1, r5
 800213a:	eb43 0901 	adc.w	r9, r3, r1
 800213e:	f04f 0200 	mov.w	r2, #0
 8002142:	f04f 0300 	mov.w	r3, #0
 8002146:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800214a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800214e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002152:	4690      	mov	r8, r2
 8002154:	4699      	mov	r9, r3
 8002156:	4623      	mov	r3, r4
 8002158:	eb18 0303 	adds.w	r3, r8, r3
 800215c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002160:	462b      	mov	r3, r5
 8002162:	eb49 0303 	adc.w	r3, r9, r3
 8002166:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800216a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800216e:	685b      	ldr	r3, [r3, #4]
 8002170:	2200      	movs	r2, #0
 8002172:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002176:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800217a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800217e:	460b      	mov	r3, r1
 8002180:	18db      	adds	r3, r3, r3
 8002182:	653b      	str	r3, [r7, #80]	; 0x50
 8002184:	4613      	mov	r3, r2
 8002186:	eb42 0303 	adc.w	r3, r2, r3
 800218a:	657b      	str	r3, [r7, #84]	; 0x54
 800218c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002190:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002194:	f7fe f884 	bl	80002a0 <__aeabi_uldivmod>
 8002198:	4602      	mov	r2, r0
 800219a:	460b      	mov	r3, r1
 800219c:	4b61      	ldr	r3, [pc, #388]	; (8002324 <UART_SetConfig+0x2d4>)
 800219e:	fba3 2302 	umull	r2, r3, r3, r2
 80021a2:	095b      	lsrs	r3, r3, #5
 80021a4:	011c      	lsls	r4, r3, #4
 80021a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80021aa:	2200      	movs	r2, #0
 80021ac:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80021b0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80021b4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80021b8:	4642      	mov	r2, r8
 80021ba:	464b      	mov	r3, r9
 80021bc:	1891      	adds	r1, r2, r2
 80021be:	64b9      	str	r1, [r7, #72]	; 0x48
 80021c0:	415b      	adcs	r3, r3
 80021c2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80021c4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80021c8:	4641      	mov	r1, r8
 80021ca:	eb12 0a01 	adds.w	sl, r2, r1
 80021ce:	4649      	mov	r1, r9
 80021d0:	eb43 0b01 	adc.w	fp, r3, r1
 80021d4:	f04f 0200 	mov.w	r2, #0
 80021d8:	f04f 0300 	mov.w	r3, #0
 80021dc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80021e0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80021e4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80021e8:	4692      	mov	sl, r2
 80021ea:	469b      	mov	fp, r3
 80021ec:	4643      	mov	r3, r8
 80021ee:	eb1a 0303 	adds.w	r3, sl, r3
 80021f2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80021f6:	464b      	mov	r3, r9
 80021f8:	eb4b 0303 	adc.w	r3, fp, r3
 80021fc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002200:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002204:	685b      	ldr	r3, [r3, #4]
 8002206:	2200      	movs	r2, #0
 8002208:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800220c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002210:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002214:	460b      	mov	r3, r1
 8002216:	18db      	adds	r3, r3, r3
 8002218:	643b      	str	r3, [r7, #64]	; 0x40
 800221a:	4613      	mov	r3, r2
 800221c:	eb42 0303 	adc.w	r3, r2, r3
 8002220:	647b      	str	r3, [r7, #68]	; 0x44
 8002222:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002226:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800222a:	f7fe f839 	bl	80002a0 <__aeabi_uldivmod>
 800222e:	4602      	mov	r2, r0
 8002230:	460b      	mov	r3, r1
 8002232:	4611      	mov	r1, r2
 8002234:	4b3b      	ldr	r3, [pc, #236]	; (8002324 <UART_SetConfig+0x2d4>)
 8002236:	fba3 2301 	umull	r2, r3, r3, r1
 800223a:	095b      	lsrs	r3, r3, #5
 800223c:	2264      	movs	r2, #100	; 0x64
 800223e:	fb02 f303 	mul.w	r3, r2, r3
 8002242:	1acb      	subs	r3, r1, r3
 8002244:	00db      	lsls	r3, r3, #3
 8002246:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800224a:	4b36      	ldr	r3, [pc, #216]	; (8002324 <UART_SetConfig+0x2d4>)
 800224c:	fba3 2302 	umull	r2, r3, r3, r2
 8002250:	095b      	lsrs	r3, r3, #5
 8002252:	005b      	lsls	r3, r3, #1
 8002254:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002258:	441c      	add	r4, r3
 800225a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800225e:	2200      	movs	r2, #0
 8002260:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002264:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002268:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800226c:	4642      	mov	r2, r8
 800226e:	464b      	mov	r3, r9
 8002270:	1891      	adds	r1, r2, r2
 8002272:	63b9      	str	r1, [r7, #56]	; 0x38
 8002274:	415b      	adcs	r3, r3
 8002276:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002278:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800227c:	4641      	mov	r1, r8
 800227e:	1851      	adds	r1, r2, r1
 8002280:	6339      	str	r1, [r7, #48]	; 0x30
 8002282:	4649      	mov	r1, r9
 8002284:	414b      	adcs	r3, r1
 8002286:	637b      	str	r3, [r7, #52]	; 0x34
 8002288:	f04f 0200 	mov.w	r2, #0
 800228c:	f04f 0300 	mov.w	r3, #0
 8002290:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002294:	4659      	mov	r1, fp
 8002296:	00cb      	lsls	r3, r1, #3
 8002298:	4651      	mov	r1, sl
 800229a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800229e:	4651      	mov	r1, sl
 80022a0:	00ca      	lsls	r2, r1, #3
 80022a2:	4610      	mov	r0, r2
 80022a4:	4619      	mov	r1, r3
 80022a6:	4603      	mov	r3, r0
 80022a8:	4642      	mov	r2, r8
 80022aa:	189b      	adds	r3, r3, r2
 80022ac:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80022b0:	464b      	mov	r3, r9
 80022b2:	460a      	mov	r2, r1
 80022b4:	eb42 0303 	adc.w	r3, r2, r3
 80022b8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80022bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	2200      	movs	r2, #0
 80022c4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80022c8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80022cc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80022d0:	460b      	mov	r3, r1
 80022d2:	18db      	adds	r3, r3, r3
 80022d4:	62bb      	str	r3, [r7, #40]	; 0x28
 80022d6:	4613      	mov	r3, r2
 80022d8:	eb42 0303 	adc.w	r3, r2, r3
 80022dc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80022de:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80022e2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80022e6:	f7fd ffdb 	bl	80002a0 <__aeabi_uldivmod>
 80022ea:	4602      	mov	r2, r0
 80022ec:	460b      	mov	r3, r1
 80022ee:	4b0d      	ldr	r3, [pc, #52]	; (8002324 <UART_SetConfig+0x2d4>)
 80022f0:	fba3 1302 	umull	r1, r3, r3, r2
 80022f4:	095b      	lsrs	r3, r3, #5
 80022f6:	2164      	movs	r1, #100	; 0x64
 80022f8:	fb01 f303 	mul.w	r3, r1, r3
 80022fc:	1ad3      	subs	r3, r2, r3
 80022fe:	00db      	lsls	r3, r3, #3
 8002300:	3332      	adds	r3, #50	; 0x32
 8002302:	4a08      	ldr	r2, [pc, #32]	; (8002324 <UART_SetConfig+0x2d4>)
 8002304:	fba2 2303 	umull	r2, r3, r2, r3
 8002308:	095b      	lsrs	r3, r3, #5
 800230a:	f003 0207 	and.w	r2, r3, #7
 800230e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	4422      	add	r2, r4
 8002316:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002318:	e105      	b.n	8002526 <UART_SetConfig+0x4d6>
 800231a:	bf00      	nop
 800231c:	40011000 	.word	0x40011000
 8002320:	40011400 	.word	0x40011400
 8002324:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002328:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800232c:	2200      	movs	r2, #0
 800232e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002332:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8002336:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800233a:	4642      	mov	r2, r8
 800233c:	464b      	mov	r3, r9
 800233e:	1891      	adds	r1, r2, r2
 8002340:	6239      	str	r1, [r7, #32]
 8002342:	415b      	adcs	r3, r3
 8002344:	627b      	str	r3, [r7, #36]	; 0x24
 8002346:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800234a:	4641      	mov	r1, r8
 800234c:	1854      	adds	r4, r2, r1
 800234e:	4649      	mov	r1, r9
 8002350:	eb43 0501 	adc.w	r5, r3, r1
 8002354:	f04f 0200 	mov.w	r2, #0
 8002358:	f04f 0300 	mov.w	r3, #0
 800235c:	00eb      	lsls	r3, r5, #3
 800235e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002362:	00e2      	lsls	r2, r4, #3
 8002364:	4614      	mov	r4, r2
 8002366:	461d      	mov	r5, r3
 8002368:	4643      	mov	r3, r8
 800236a:	18e3      	adds	r3, r4, r3
 800236c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002370:	464b      	mov	r3, r9
 8002372:	eb45 0303 	adc.w	r3, r5, r3
 8002376:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800237a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	2200      	movs	r2, #0
 8002382:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002386:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800238a:	f04f 0200 	mov.w	r2, #0
 800238e:	f04f 0300 	mov.w	r3, #0
 8002392:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002396:	4629      	mov	r1, r5
 8002398:	008b      	lsls	r3, r1, #2
 800239a:	4621      	mov	r1, r4
 800239c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80023a0:	4621      	mov	r1, r4
 80023a2:	008a      	lsls	r2, r1, #2
 80023a4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80023a8:	f7fd ff7a 	bl	80002a0 <__aeabi_uldivmod>
 80023ac:	4602      	mov	r2, r0
 80023ae:	460b      	mov	r3, r1
 80023b0:	4b60      	ldr	r3, [pc, #384]	; (8002534 <UART_SetConfig+0x4e4>)
 80023b2:	fba3 2302 	umull	r2, r3, r3, r2
 80023b6:	095b      	lsrs	r3, r3, #5
 80023b8:	011c      	lsls	r4, r3, #4
 80023ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80023be:	2200      	movs	r2, #0
 80023c0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80023c4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80023c8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80023cc:	4642      	mov	r2, r8
 80023ce:	464b      	mov	r3, r9
 80023d0:	1891      	adds	r1, r2, r2
 80023d2:	61b9      	str	r1, [r7, #24]
 80023d4:	415b      	adcs	r3, r3
 80023d6:	61fb      	str	r3, [r7, #28]
 80023d8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80023dc:	4641      	mov	r1, r8
 80023de:	1851      	adds	r1, r2, r1
 80023e0:	6139      	str	r1, [r7, #16]
 80023e2:	4649      	mov	r1, r9
 80023e4:	414b      	adcs	r3, r1
 80023e6:	617b      	str	r3, [r7, #20]
 80023e8:	f04f 0200 	mov.w	r2, #0
 80023ec:	f04f 0300 	mov.w	r3, #0
 80023f0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80023f4:	4659      	mov	r1, fp
 80023f6:	00cb      	lsls	r3, r1, #3
 80023f8:	4651      	mov	r1, sl
 80023fa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80023fe:	4651      	mov	r1, sl
 8002400:	00ca      	lsls	r2, r1, #3
 8002402:	4610      	mov	r0, r2
 8002404:	4619      	mov	r1, r3
 8002406:	4603      	mov	r3, r0
 8002408:	4642      	mov	r2, r8
 800240a:	189b      	adds	r3, r3, r2
 800240c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002410:	464b      	mov	r3, r9
 8002412:	460a      	mov	r2, r1
 8002414:	eb42 0303 	adc.w	r3, r2, r3
 8002418:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800241c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002420:	685b      	ldr	r3, [r3, #4]
 8002422:	2200      	movs	r2, #0
 8002424:	67bb      	str	r3, [r7, #120]	; 0x78
 8002426:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002428:	f04f 0200 	mov.w	r2, #0
 800242c:	f04f 0300 	mov.w	r3, #0
 8002430:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002434:	4649      	mov	r1, r9
 8002436:	008b      	lsls	r3, r1, #2
 8002438:	4641      	mov	r1, r8
 800243a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800243e:	4641      	mov	r1, r8
 8002440:	008a      	lsls	r2, r1, #2
 8002442:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8002446:	f7fd ff2b 	bl	80002a0 <__aeabi_uldivmod>
 800244a:	4602      	mov	r2, r0
 800244c:	460b      	mov	r3, r1
 800244e:	4b39      	ldr	r3, [pc, #228]	; (8002534 <UART_SetConfig+0x4e4>)
 8002450:	fba3 1302 	umull	r1, r3, r3, r2
 8002454:	095b      	lsrs	r3, r3, #5
 8002456:	2164      	movs	r1, #100	; 0x64
 8002458:	fb01 f303 	mul.w	r3, r1, r3
 800245c:	1ad3      	subs	r3, r2, r3
 800245e:	011b      	lsls	r3, r3, #4
 8002460:	3332      	adds	r3, #50	; 0x32
 8002462:	4a34      	ldr	r2, [pc, #208]	; (8002534 <UART_SetConfig+0x4e4>)
 8002464:	fba2 2303 	umull	r2, r3, r2, r3
 8002468:	095b      	lsrs	r3, r3, #5
 800246a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800246e:	441c      	add	r4, r3
 8002470:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002474:	2200      	movs	r2, #0
 8002476:	673b      	str	r3, [r7, #112]	; 0x70
 8002478:	677a      	str	r2, [r7, #116]	; 0x74
 800247a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800247e:	4642      	mov	r2, r8
 8002480:	464b      	mov	r3, r9
 8002482:	1891      	adds	r1, r2, r2
 8002484:	60b9      	str	r1, [r7, #8]
 8002486:	415b      	adcs	r3, r3
 8002488:	60fb      	str	r3, [r7, #12]
 800248a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800248e:	4641      	mov	r1, r8
 8002490:	1851      	adds	r1, r2, r1
 8002492:	6039      	str	r1, [r7, #0]
 8002494:	4649      	mov	r1, r9
 8002496:	414b      	adcs	r3, r1
 8002498:	607b      	str	r3, [r7, #4]
 800249a:	f04f 0200 	mov.w	r2, #0
 800249e:	f04f 0300 	mov.w	r3, #0
 80024a2:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80024a6:	4659      	mov	r1, fp
 80024a8:	00cb      	lsls	r3, r1, #3
 80024aa:	4651      	mov	r1, sl
 80024ac:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80024b0:	4651      	mov	r1, sl
 80024b2:	00ca      	lsls	r2, r1, #3
 80024b4:	4610      	mov	r0, r2
 80024b6:	4619      	mov	r1, r3
 80024b8:	4603      	mov	r3, r0
 80024ba:	4642      	mov	r2, r8
 80024bc:	189b      	adds	r3, r3, r2
 80024be:	66bb      	str	r3, [r7, #104]	; 0x68
 80024c0:	464b      	mov	r3, r9
 80024c2:	460a      	mov	r2, r1
 80024c4:	eb42 0303 	adc.w	r3, r2, r3
 80024c8:	66fb      	str	r3, [r7, #108]	; 0x6c
 80024ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	2200      	movs	r2, #0
 80024d2:	663b      	str	r3, [r7, #96]	; 0x60
 80024d4:	667a      	str	r2, [r7, #100]	; 0x64
 80024d6:	f04f 0200 	mov.w	r2, #0
 80024da:	f04f 0300 	mov.w	r3, #0
 80024de:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80024e2:	4649      	mov	r1, r9
 80024e4:	008b      	lsls	r3, r1, #2
 80024e6:	4641      	mov	r1, r8
 80024e8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80024ec:	4641      	mov	r1, r8
 80024ee:	008a      	lsls	r2, r1, #2
 80024f0:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80024f4:	f7fd fed4 	bl	80002a0 <__aeabi_uldivmod>
 80024f8:	4602      	mov	r2, r0
 80024fa:	460b      	mov	r3, r1
 80024fc:	4b0d      	ldr	r3, [pc, #52]	; (8002534 <UART_SetConfig+0x4e4>)
 80024fe:	fba3 1302 	umull	r1, r3, r3, r2
 8002502:	095b      	lsrs	r3, r3, #5
 8002504:	2164      	movs	r1, #100	; 0x64
 8002506:	fb01 f303 	mul.w	r3, r1, r3
 800250a:	1ad3      	subs	r3, r2, r3
 800250c:	011b      	lsls	r3, r3, #4
 800250e:	3332      	adds	r3, #50	; 0x32
 8002510:	4a08      	ldr	r2, [pc, #32]	; (8002534 <UART_SetConfig+0x4e4>)
 8002512:	fba2 2303 	umull	r2, r3, r2, r3
 8002516:	095b      	lsrs	r3, r3, #5
 8002518:	f003 020f 	and.w	r2, r3, #15
 800251c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	4422      	add	r2, r4
 8002524:	609a      	str	r2, [r3, #8]
}
 8002526:	bf00      	nop
 8002528:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800252c:	46bd      	mov	sp, r7
 800252e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002532:	bf00      	nop
 8002534:	51eb851f 	.word	0x51eb851f

08002538 <main>:
  * @brief  Main program
  * @param  None
  * @retval None
  */
int main(void)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b084      	sub	sp, #16
 800253c:	af00      	add	r7, sp, #0
         duration should be kept 1ms since PPP_TIMEOUT_VALUEs are defined and 
         handled in milliseconds basis.
       - Set NVIC Group Priority to 4
       - Low Level Initialization
     */
	HAL_Init();
 800253e:	f7fe fb81 	bl	8000c44 <HAL_Init>

	/* Configure the system clock to 180 MHz */
	SystemClock_Config();
 8002542:	f000 f855 	bl	80025f0 <SystemClock_Config>

	/* Initialize BSP Led for blue led (LED2) */
	BSP_LED_Init(LED1);
 8002546:	2000      	movs	r0, #0
 8002548:	f7fe f962 	bl	8000810 <BSP_LED_Init>
	BSP_LED_Init(LED2);
 800254c:	2001      	movs	r0, #1
 800254e:	f7fe f95f 	bl	8000810 <BSP_LED_Init>

	/* Initialize BSP for button */
	BSP_PB_Init(BUTTON_USER, BUTTON_MODE_GPIO);
 8002552:	2100      	movs	r1, #0
 8002554:	2000      	movs	r0, #0
 8002556:	f7fe f9df 	bl	8000918 <BSP_PB_Init>

	/* Start the FSM */
	debounceFSM_init();
 800255a:	f7fe f823 	bl	80005a4 <debounceFSM_init>

	/* Variable definitions */
	bool_t delaySelect = false;
 800255e:	2300      	movs	r3, #0
 8002560:	73fb      	strb	r3, [r7, #15]
	delay_t Delays;

	/* Initialize delay structure and run it */
	delayInit(&Delays, LEDSEC1);
 8002562:	463b      	mov	r3, r7
 8002564:	2164      	movs	r1, #100	; 0x64
 8002566:	4618      	mov	r0, r3
 8002568:	f7fe f8bc 	bl	80006e4 <delayInit>
	delayRead(&Delays);
 800256c:	463b      	mov	r3, r7
 800256e:	4618      	mov	r0, r3
 8002570:	f7fe f8c9 	bl	8000706 <delayRead>
	if(!uartInit()) {
 8002574:	f7fe f8fe 	bl	8000774 <uartInit>
 8002578:	4603      	mov	r3, r0
 800257a:	2b00      	cmp	r3, #0
 800257c:	d101      	bne.n	8002582 <main+0x4a>
					Error_Handler();
 800257e:	f000 f899 	bl	80026b4 <Error_Handler>
				}
	/* Infinite loop */
	while (1)
	{

		debounceFSM_update();
 8002582:	f7fe f81f 	bl	80005c4 <debounceFSM_update>

		/* revisa si el boton fue apretado */
		if(readKey()){
 8002586:	f7fe f895 	bl	80006b4 <readKey>
 800258a:	4603      	mov	r3, r0
 800258c:	2b00      	cmp	r3, #0
 800258e:	d012      	beq.n	80025b6 <main+0x7e>
			/* cambia las velocidades del blink LED2*/
			if(delaySelect ) {
 8002590:	7bfb      	ldrb	r3, [r7, #15]
 8002592:	2b00      	cmp	r3, #0
 8002594:	d007      	beq.n	80025a6 <main+0x6e>
				delaySelect = false;
 8002596:	2300      	movs	r3, #0
 8002598:	73fb      	strb	r3, [r7, #15]
				delayWrite(&Delays, LEDSEC1);
 800259a:	463b      	mov	r3, r7
 800259c:	2164      	movs	r1, #100	; 0x64
 800259e:	4618      	mov	r0, r3
 80025a0:	f7fe f8d9 	bl	8000756 <delayWrite>
 80025a4:	e007      	b.n	80025b6 <main+0x7e>

			}
			else{
				delaySelect = true;
 80025a6:	2301      	movs	r3, #1
 80025a8:	73fb      	strb	r3, [r7, #15]
				delayWrite(&Delays, LEDSEC2);
 80025aa:	463b      	mov	r3, r7
 80025ac:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80025b0:	4618      	mov	r0, r3
 80025b2:	f7fe f8d0 	bl	8000756 <delayWrite>
			}

		}
		if(delayRead(&Delays)){
 80025b6:	463b      	mov	r3, r7
 80025b8:	4618      	mov	r0, r3
 80025ba:	f7fe f8a4 	bl	8000706 <delayRead>
 80025be:	4603      	mov	r3, r0
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d0de      	beq.n	8002582 <main+0x4a>
			BSP_LED_Toggle(LED2);
 80025c4:	2001      	movs	r0, #1
 80025c6:	f7fe f98d 	bl	80008e4 <BSP_LED_Toggle>
		debounceFSM_update();
 80025ca:	e7da      	b.n	8002582 <main+0x4a>

080025cc <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b082      	sub	sp, #8
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART3 and Loop until the end of transmission */
  HAL_UART_Transmit(&UartHandle, (uint8_t *)&ch, 1, 0xFFFF);
 80025d4:	1d39      	adds	r1, r7, #4
 80025d6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80025da:	2201      	movs	r2, #1
 80025dc:	4803      	ldr	r0, [pc, #12]	; (80025ec <__io_putchar+0x20>)
 80025de:	f7ff fc36 	bl	8001e4e <HAL_UART_Transmit>

  return ch;
 80025e2:	687b      	ldr	r3, [r7, #4]
}
 80025e4:	4618      	mov	r0, r3
 80025e6:	3708      	adds	r7, #8
 80025e8:	46bd      	mov	sp, r7
 80025ea:	bd80      	pop	{r7, pc}
 80025ec:	200000f8 	.word	0x200000f8

080025f0 <SystemClock_Config>:
  *            Flash Latency(WS)              = 5
  * @param  None
  * @retval None
  */
static void SystemClock_Config(void)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b094      	sub	sp, #80	; 0x50
 80025f4:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;

  /* Enable Power Control clock */
  __HAL_RCC_PWR_CLK_ENABLE();
 80025f6:	2300      	movs	r3, #0
 80025f8:	60bb      	str	r3, [r7, #8]
 80025fa:	4b2c      	ldr	r3, [pc, #176]	; (80026ac <SystemClock_Config+0xbc>)
 80025fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025fe:	4a2b      	ldr	r2, [pc, #172]	; (80026ac <SystemClock_Config+0xbc>)
 8002600:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002604:	6413      	str	r3, [r2, #64]	; 0x40
 8002606:	4b29      	ldr	r3, [pc, #164]	; (80026ac <SystemClock_Config+0xbc>)
 8002608:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800260a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800260e:	60bb      	str	r3, [r7, #8]
 8002610:	68bb      	ldr	r3, [r7, #8]
  
  /* The voltage scaling allows optimizing the power consumption when the device is 
     clocked below the maximum system frequency, to update the voltage scaling value 
     regarding system frequency refer to product datasheet.  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002612:	2300      	movs	r3, #0
 8002614:	607b      	str	r3, [r7, #4]
 8002616:	4b26      	ldr	r3, [pc, #152]	; (80026b0 <SystemClock_Config+0xc0>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4a25      	ldr	r2, [pc, #148]	; (80026b0 <SystemClock_Config+0xc0>)
 800261c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002620:	6013      	str	r3, [r2, #0]
 8002622:	4b23      	ldr	r3, [pc, #140]	; (80026b0 <SystemClock_Config+0xc0>)
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800262a:	607b      	str	r3, [r7, #4]
 800262c:	687b      	ldr	r3, [r7, #4]
  
  /* Enable HSE Oscillator and activate PLL with HSE as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800262e:	2301      	movs	r3, #1
 8002630:	60fb      	str	r3, [r7, #12]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8002632:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8002636:	613b      	str	r3, [r7, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002638:	2302      	movs	r3, #2
 800263a:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800263c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002640:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002642:	2308      	movs	r3, #8
 8002644:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLN = 360;
 8002646:	f44f 73b4 	mov.w	r3, #360	; 0x168
 800264a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800264c:	2302      	movs	r3, #2
 800264e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002650:	2307      	movs	r3, #7
 8002652:	63bb      	str	r3, [r7, #56]	; 0x38
  if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002654:	f107 030c 	add.w	r3, r7, #12
 8002658:	4618      	mov	r0, r3
 800265a:	f7fe ff13 	bl	8001484 <HAL_RCC_OscConfig>
 800265e:	4603      	mov	r3, r0
 8002660:	2b00      	cmp	r3, #0
 8002662:	d001      	beq.n	8002668 <SystemClock_Config+0x78>
  {
    /* Initialization Error */
    Error_Handler();
 8002664:	f000 f826 	bl	80026b4 <Error_Handler>
  }
  
  if(HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002668:	f7fe febc 	bl	80013e4 <HAL_PWREx_EnableOverDrive>
 800266c:	4603      	mov	r3, r0
 800266e:	2b00      	cmp	r3, #0
 8002670:	d001      	beq.n	8002676 <SystemClock_Config+0x86>
  {
    /* Initialization Error */
    Error_Handler();
 8002672:	f000 f81f 	bl	80026b4 <Error_Handler>
  }
  
  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 
     clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 8002676:	230f      	movs	r3, #15
 8002678:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800267a:	2302      	movs	r3, #2
 800267c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800267e:	2300      	movs	r3, #0
 8002680:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;  
 8002682:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002686:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;  
 8002688:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800268c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800268e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002692:	2105      	movs	r1, #5
 8002694:	4618      	mov	r0, r3
 8002696:	f7ff f96d 	bl	8001974 <HAL_RCC_ClockConfig>
 800269a:	4603      	mov	r3, r0
 800269c:	2b00      	cmp	r3, #0
 800269e:	d001      	beq.n	80026a4 <SystemClock_Config+0xb4>
  {
    /* Initialization Error */
    Error_Handler();
 80026a0:	f000 f808 	bl	80026b4 <Error_Handler>
  }
}
 80026a4:	bf00      	nop
 80026a6:	3750      	adds	r7, #80	; 0x50
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bd80      	pop	{r7, pc}
 80026ac:	40023800 	.word	0x40023800
 80026b0:	40007000 	.word	0x40007000

080026b4 <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
static void Error_Handler(void)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	af00      	add	r7, sp, #0
  /* Turn LED2 on */
  BSP_LED_On(LED2);
 80026b8:	2001      	movs	r0, #1
 80026ba:	f7fe f8f9 	bl	80008b0 <BSP_LED_On>
  while (1)
 80026be:	e7fe      	b.n	80026be <Error_Handler+0xa>

080026c0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80026c0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80026f8 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80026c4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80026c6:	e003      	b.n	80026d0 <LoopCopyDataInit>

080026c8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80026c8:	4b0c      	ldr	r3, [pc, #48]	; (80026fc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80026ca:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80026cc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80026ce:	3104      	adds	r1, #4

080026d0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80026d0:	480b      	ldr	r0, [pc, #44]	; (8002700 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80026d2:	4b0c      	ldr	r3, [pc, #48]	; (8002704 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80026d4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80026d6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80026d8:	d3f6      	bcc.n	80026c8 <CopyDataInit>
  ldr  r2, =_sbss
 80026da:	4a0b      	ldr	r2, [pc, #44]	; (8002708 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80026dc:	e002      	b.n	80026e4 <LoopFillZerobss>

080026de <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80026de:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80026e0:	f842 3b04 	str.w	r3, [r2], #4

080026e4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80026e4:	4b09      	ldr	r3, [pc, #36]	; (800270c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80026e6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80026e8:	d3f9      	bcc.n	80026de <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80026ea:	f7fe f981 	bl	80009f0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80026ee:	f000 f847 	bl	8002780 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80026f2:	f7ff ff21 	bl	8002538 <main>
  bx  lr    
 80026f6:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80026f8:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 80026fc:	080038ec 	.word	0x080038ec
  ldr  r0, =_sdata
 8002700:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002704:	20000080 	.word	0x20000080
  ldr  r2, =_sbss
 8002708:	20000080 	.word	0x20000080
  ldr  r3, = _ebss
 800270c:	2000014c 	.word	0x2000014c

08002710 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002710:	e7fe      	b.n	8002710 <ADC_IRQHandler>
	...

08002714 <__assert_func>:
 8002714:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8002716:	4614      	mov	r4, r2
 8002718:	461a      	mov	r2, r3
 800271a:	4b09      	ldr	r3, [pc, #36]	; (8002740 <__assert_func+0x2c>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	4605      	mov	r5, r0
 8002720:	68d8      	ldr	r0, [r3, #12]
 8002722:	b14c      	cbz	r4, 8002738 <__assert_func+0x24>
 8002724:	4b07      	ldr	r3, [pc, #28]	; (8002744 <__assert_func+0x30>)
 8002726:	9100      	str	r1, [sp, #0]
 8002728:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800272c:	4906      	ldr	r1, [pc, #24]	; (8002748 <__assert_func+0x34>)
 800272e:	462b      	mov	r3, r5
 8002730:	f000 f814 	bl	800275c <fiprintf>
 8002734:	f000 fbfe 	bl	8002f34 <abort>
 8002738:	4b04      	ldr	r3, [pc, #16]	; (800274c <__assert_func+0x38>)
 800273a:	461c      	mov	r4, r3
 800273c:	e7f3      	b.n	8002726 <__assert_func+0x12>
 800273e:	bf00      	nop
 8002740:	2000001c 	.word	0x2000001c
 8002744:	08003808 	.word	0x08003808
 8002748:	08003815 	.word	0x08003815
 800274c:	08003843 	.word	0x08003843

08002750 <__errno>:
 8002750:	4b01      	ldr	r3, [pc, #4]	; (8002758 <__errno+0x8>)
 8002752:	6818      	ldr	r0, [r3, #0]
 8002754:	4770      	bx	lr
 8002756:	bf00      	nop
 8002758:	2000001c 	.word	0x2000001c

0800275c <fiprintf>:
 800275c:	b40e      	push	{r1, r2, r3}
 800275e:	b503      	push	{r0, r1, lr}
 8002760:	4601      	mov	r1, r0
 8002762:	ab03      	add	r3, sp, #12
 8002764:	4805      	ldr	r0, [pc, #20]	; (800277c <fiprintf+0x20>)
 8002766:	f853 2b04 	ldr.w	r2, [r3], #4
 800276a:	6800      	ldr	r0, [r0, #0]
 800276c:	9301      	str	r3, [sp, #4]
 800276e:	f000 f85d 	bl	800282c <_vfiprintf_r>
 8002772:	b002      	add	sp, #8
 8002774:	f85d eb04 	ldr.w	lr, [sp], #4
 8002778:	b003      	add	sp, #12
 800277a:	4770      	bx	lr
 800277c:	2000001c 	.word	0x2000001c

08002780 <__libc_init_array>:
 8002780:	b570      	push	{r4, r5, r6, lr}
 8002782:	4d0d      	ldr	r5, [pc, #52]	; (80027b8 <__libc_init_array+0x38>)
 8002784:	4c0d      	ldr	r4, [pc, #52]	; (80027bc <__libc_init_array+0x3c>)
 8002786:	1b64      	subs	r4, r4, r5
 8002788:	10a4      	asrs	r4, r4, #2
 800278a:	2600      	movs	r6, #0
 800278c:	42a6      	cmp	r6, r4
 800278e:	d109      	bne.n	80027a4 <__libc_init_array+0x24>
 8002790:	4d0b      	ldr	r5, [pc, #44]	; (80027c0 <__libc_init_array+0x40>)
 8002792:	4c0c      	ldr	r4, [pc, #48]	; (80027c4 <__libc_init_array+0x44>)
 8002794:	f000 ffe2 	bl	800375c <_init>
 8002798:	1b64      	subs	r4, r4, r5
 800279a:	10a4      	asrs	r4, r4, #2
 800279c:	2600      	movs	r6, #0
 800279e:	42a6      	cmp	r6, r4
 80027a0:	d105      	bne.n	80027ae <__libc_init_array+0x2e>
 80027a2:	bd70      	pop	{r4, r5, r6, pc}
 80027a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80027a8:	4798      	blx	r3
 80027aa:	3601      	adds	r6, #1
 80027ac:	e7ee      	b.n	800278c <__libc_init_array+0xc>
 80027ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80027b2:	4798      	blx	r3
 80027b4:	3601      	adds	r6, #1
 80027b6:	e7f2      	b.n	800279e <__libc_init_array+0x1e>
 80027b8:	080038e4 	.word	0x080038e4
 80027bc:	080038e4 	.word	0x080038e4
 80027c0:	080038e4 	.word	0x080038e4
 80027c4:	080038e8 	.word	0x080038e8

080027c8 <memset>:
 80027c8:	4402      	add	r2, r0
 80027ca:	4603      	mov	r3, r0
 80027cc:	4293      	cmp	r3, r2
 80027ce:	d100      	bne.n	80027d2 <memset+0xa>
 80027d0:	4770      	bx	lr
 80027d2:	f803 1b01 	strb.w	r1, [r3], #1
 80027d6:	e7f9      	b.n	80027cc <memset+0x4>

080027d8 <__sfputc_r>:
 80027d8:	6893      	ldr	r3, [r2, #8]
 80027da:	3b01      	subs	r3, #1
 80027dc:	2b00      	cmp	r3, #0
 80027de:	b410      	push	{r4}
 80027e0:	6093      	str	r3, [r2, #8]
 80027e2:	da08      	bge.n	80027f6 <__sfputc_r+0x1e>
 80027e4:	6994      	ldr	r4, [r2, #24]
 80027e6:	42a3      	cmp	r3, r4
 80027e8:	db01      	blt.n	80027ee <__sfputc_r+0x16>
 80027ea:	290a      	cmp	r1, #10
 80027ec:	d103      	bne.n	80027f6 <__sfputc_r+0x1e>
 80027ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 80027f2:	f000 badf 	b.w	8002db4 <__swbuf_r>
 80027f6:	6813      	ldr	r3, [r2, #0]
 80027f8:	1c58      	adds	r0, r3, #1
 80027fa:	6010      	str	r0, [r2, #0]
 80027fc:	7019      	strb	r1, [r3, #0]
 80027fe:	4608      	mov	r0, r1
 8002800:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002804:	4770      	bx	lr

08002806 <__sfputs_r>:
 8002806:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002808:	4606      	mov	r6, r0
 800280a:	460f      	mov	r7, r1
 800280c:	4614      	mov	r4, r2
 800280e:	18d5      	adds	r5, r2, r3
 8002810:	42ac      	cmp	r4, r5
 8002812:	d101      	bne.n	8002818 <__sfputs_r+0x12>
 8002814:	2000      	movs	r0, #0
 8002816:	e007      	b.n	8002828 <__sfputs_r+0x22>
 8002818:	f814 1b01 	ldrb.w	r1, [r4], #1
 800281c:	463a      	mov	r2, r7
 800281e:	4630      	mov	r0, r6
 8002820:	f7ff ffda 	bl	80027d8 <__sfputc_r>
 8002824:	1c43      	adds	r3, r0, #1
 8002826:	d1f3      	bne.n	8002810 <__sfputs_r+0xa>
 8002828:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800282c <_vfiprintf_r>:
 800282c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002830:	460d      	mov	r5, r1
 8002832:	b09d      	sub	sp, #116	; 0x74
 8002834:	4614      	mov	r4, r2
 8002836:	4698      	mov	r8, r3
 8002838:	4606      	mov	r6, r0
 800283a:	b118      	cbz	r0, 8002844 <_vfiprintf_r+0x18>
 800283c:	6983      	ldr	r3, [r0, #24]
 800283e:	b90b      	cbnz	r3, 8002844 <_vfiprintf_r+0x18>
 8002840:	f000 fc9a 	bl	8003178 <__sinit>
 8002844:	4b89      	ldr	r3, [pc, #548]	; (8002a6c <_vfiprintf_r+0x240>)
 8002846:	429d      	cmp	r5, r3
 8002848:	d11b      	bne.n	8002882 <_vfiprintf_r+0x56>
 800284a:	6875      	ldr	r5, [r6, #4]
 800284c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800284e:	07d9      	lsls	r1, r3, #31
 8002850:	d405      	bmi.n	800285e <_vfiprintf_r+0x32>
 8002852:	89ab      	ldrh	r3, [r5, #12]
 8002854:	059a      	lsls	r2, r3, #22
 8002856:	d402      	bmi.n	800285e <_vfiprintf_r+0x32>
 8002858:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800285a:	f000 fd2b 	bl	80032b4 <__retarget_lock_acquire_recursive>
 800285e:	89ab      	ldrh	r3, [r5, #12]
 8002860:	071b      	lsls	r3, r3, #28
 8002862:	d501      	bpl.n	8002868 <_vfiprintf_r+0x3c>
 8002864:	692b      	ldr	r3, [r5, #16]
 8002866:	b9eb      	cbnz	r3, 80028a4 <_vfiprintf_r+0x78>
 8002868:	4629      	mov	r1, r5
 800286a:	4630      	mov	r0, r6
 800286c:	f000 faf4 	bl	8002e58 <__swsetup_r>
 8002870:	b1c0      	cbz	r0, 80028a4 <_vfiprintf_r+0x78>
 8002872:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002874:	07dc      	lsls	r4, r3, #31
 8002876:	d50e      	bpl.n	8002896 <_vfiprintf_r+0x6a>
 8002878:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800287c:	b01d      	add	sp, #116	; 0x74
 800287e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002882:	4b7b      	ldr	r3, [pc, #492]	; (8002a70 <_vfiprintf_r+0x244>)
 8002884:	429d      	cmp	r5, r3
 8002886:	d101      	bne.n	800288c <_vfiprintf_r+0x60>
 8002888:	68b5      	ldr	r5, [r6, #8]
 800288a:	e7df      	b.n	800284c <_vfiprintf_r+0x20>
 800288c:	4b79      	ldr	r3, [pc, #484]	; (8002a74 <_vfiprintf_r+0x248>)
 800288e:	429d      	cmp	r5, r3
 8002890:	bf08      	it	eq
 8002892:	68f5      	ldreq	r5, [r6, #12]
 8002894:	e7da      	b.n	800284c <_vfiprintf_r+0x20>
 8002896:	89ab      	ldrh	r3, [r5, #12]
 8002898:	0598      	lsls	r0, r3, #22
 800289a:	d4ed      	bmi.n	8002878 <_vfiprintf_r+0x4c>
 800289c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800289e:	f000 fd0a 	bl	80032b6 <__retarget_lock_release_recursive>
 80028a2:	e7e9      	b.n	8002878 <_vfiprintf_r+0x4c>
 80028a4:	2300      	movs	r3, #0
 80028a6:	9309      	str	r3, [sp, #36]	; 0x24
 80028a8:	2320      	movs	r3, #32
 80028aa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80028ae:	f8cd 800c 	str.w	r8, [sp, #12]
 80028b2:	2330      	movs	r3, #48	; 0x30
 80028b4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8002a78 <_vfiprintf_r+0x24c>
 80028b8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80028bc:	f04f 0901 	mov.w	r9, #1
 80028c0:	4623      	mov	r3, r4
 80028c2:	469a      	mov	sl, r3
 80028c4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80028c8:	b10a      	cbz	r2, 80028ce <_vfiprintf_r+0xa2>
 80028ca:	2a25      	cmp	r2, #37	; 0x25
 80028cc:	d1f9      	bne.n	80028c2 <_vfiprintf_r+0x96>
 80028ce:	ebba 0b04 	subs.w	fp, sl, r4
 80028d2:	d00b      	beq.n	80028ec <_vfiprintf_r+0xc0>
 80028d4:	465b      	mov	r3, fp
 80028d6:	4622      	mov	r2, r4
 80028d8:	4629      	mov	r1, r5
 80028da:	4630      	mov	r0, r6
 80028dc:	f7ff ff93 	bl	8002806 <__sfputs_r>
 80028e0:	3001      	adds	r0, #1
 80028e2:	f000 80aa 	beq.w	8002a3a <_vfiprintf_r+0x20e>
 80028e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80028e8:	445a      	add	r2, fp
 80028ea:	9209      	str	r2, [sp, #36]	; 0x24
 80028ec:	f89a 3000 	ldrb.w	r3, [sl]
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	f000 80a2 	beq.w	8002a3a <_vfiprintf_r+0x20e>
 80028f6:	2300      	movs	r3, #0
 80028f8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80028fc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002900:	f10a 0a01 	add.w	sl, sl, #1
 8002904:	9304      	str	r3, [sp, #16]
 8002906:	9307      	str	r3, [sp, #28]
 8002908:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800290c:	931a      	str	r3, [sp, #104]	; 0x68
 800290e:	4654      	mov	r4, sl
 8002910:	2205      	movs	r2, #5
 8002912:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002916:	4858      	ldr	r0, [pc, #352]	; (8002a78 <_vfiprintf_r+0x24c>)
 8002918:	f7fd fc72 	bl	8000200 <memchr>
 800291c:	9a04      	ldr	r2, [sp, #16]
 800291e:	b9d8      	cbnz	r0, 8002958 <_vfiprintf_r+0x12c>
 8002920:	06d1      	lsls	r1, r2, #27
 8002922:	bf44      	itt	mi
 8002924:	2320      	movmi	r3, #32
 8002926:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800292a:	0713      	lsls	r3, r2, #28
 800292c:	bf44      	itt	mi
 800292e:	232b      	movmi	r3, #43	; 0x2b
 8002930:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002934:	f89a 3000 	ldrb.w	r3, [sl]
 8002938:	2b2a      	cmp	r3, #42	; 0x2a
 800293a:	d015      	beq.n	8002968 <_vfiprintf_r+0x13c>
 800293c:	9a07      	ldr	r2, [sp, #28]
 800293e:	4654      	mov	r4, sl
 8002940:	2000      	movs	r0, #0
 8002942:	f04f 0c0a 	mov.w	ip, #10
 8002946:	4621      	mov	r1, r4
 8002948:	f811 3b01 	ldrb.w	r3, [r1], #1
 800294c:	3b30      	subs	r3, #48	; 0x30
 800294e:	2b09      	cmp	r3, #9
 8002950:	d94e      	bls.n	80029f0 <_vfiprintf_r+0x1c4>
 8002952:	b1b0      	cbz	r0, 8002982 <_vfiprintf_r+0x156>
 8002954:	9207      	str	r2, [sp, #28]
 8002956:	e014      	b.n	8002982 <_vfiprintf_r+0x156>
 8002958:	eba0 0308 	sub.w	r3, r0, r8
 800295c:	fa09 f303 	lsl.w	r3, r9, r3
 8002960:	4313      	orrs	r3, r2
 8002962:	9304      	str	r3, [sp, #16]
 8002964:	46a2      	mov	sl, r4
 8002966:	e7d2      	b.n	800290e <_vfiprintf_r+0xe2>
 8002968:	9b03      	ldr	r3, [sp, #12]
 800296a:	1d19      	adds	r1, r3, #4
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	9103      	str	r1, [sp, #12]
 8002970:	2b00      	cmp	r3, #0
 8002972:	bfbb      	ittet	lt
 8002974:	425b      	neglt	r3, r3
 8002976:	f042 0202 	orrlt.w	r2, r2, #2
 800297a:	9307      	strge	r3, [sp, #28]
 800297c:	9307      	strlt	r3, [sp, #28]
 800297e:	bfb8      	it	lt
 8002980:	9204      	strlt	r2, [sp, #16]
 8002982:	7823      	ldrb	r3, [r4, #0]
 8002984:	2b2e      	cmp	r3, #46	; 0x2e
 8002986:	d10c      	bne.n	80029a2 <_vfiprintf_r+0x176>
 8002988:	7863      	ldrb	r3, [r4, #1]
 800298a:	2b2a      	cmp	r3, #42	; 0x2a
 800298c:	d135      	bne.n	80029fa <_vfiprintf_r+0x1ce>
 800298e:	9b03      	ldr	r3, [sp, #12]
 8002990:	1d1a      	adds	r2, r3, #4
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	9203      	str	r2, [sp, #12]
 8002996:	2b00      	cmp	r3, #0
 8002998:	bfb8      	it	lt
 800299a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800299e:	3402      	adds	r4, #2
 80029a0:	9305      	str	r3, [sp, #20]
 80029a2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8002a88 <_vfiprintf_r+0x25c>
 80029a6:	7821      	ldrb	r1, [r4, #0]
 80029a8:	2203      	movs	r2, #3
 80029aa:	4650      	mov	r0, sl
 80029ac:	f7fd fc28 	bl	8000200 <memchr>
 80029b0:	b140      	cbz	r0, 80029c4 <_vfiprintf_r+0x198>
 80029b2:	2340      	movs	r3, #64	; 0x40
 80029b4:	eba0 000a 	sub.w	r0, r0, sl
 80029b8:	fa03 f000 	lsl.w	r0, r3, r0
 80029bc:	9b04      	ldr	r3, [sp, #16]
 80029be:	4303      	orrs	r3, r0
 80029c0:	3401      	adds	r4, #1
 80029c2:	9304      	str	r3, [sp, #16]
 80029c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80029c8:	482c      	ldr	r0, [pc, #176]	; (8002a7c <_vfiprintf_r+0x250>)
 80029ca:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80029ce:	2206      	movs	r2, #6
 80029d0:	f7fd fc16 	bl	8000200 <memchr>
 80029d4:	2800      	cmp	r0, #0
 80029d6:	d03f      	beq.n	8002a58 <_vfiprintf_r+0x22c>
 80029d8:	4b29      	ldr	r3, [pc, #164]	; (8002a80 <_vfiprintf_r+0x254>)
 80029da:	bb1b      	cbnz	r3, 8002a24 <_vfiprintf_r+0x1f8>
 80029dc:	9b03      	ldr	r3, [sp, #12]
 80029de:	3307      	adds	r3, #7
 80029e0:	f023 0307 	bic.w	r3, r3, #7
 80029e4:	3308      	adds	r3, #8
 80029e6:	9303      	str	r3, [sp, #12]
 80029e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80029ea:	443b      	add	r3, r7
 80029ec:	9309      	str	r3, [sp, #36]	; 0x24
 80029ee:	e767      	b.n	80028c0 <_vfiprintf_r+0x94>
 80029f0:	fb0c 3202 	mla	r2, ip, r2, r3
 80029f4:	460c      	mov	r4, r1
 80029f6:	2001      	movs	r0, #1
 80029f8:	e7a5      	b.n	8002946 <_vfiprintf_r+0x11a>
 80029fa:	2300      	movs	r3, #0
 80029fc:	3401      	adds	r4, #1
 80029fe:	9305      	str	r3, [sp, #20]
 8002a00:	4619      	mov	r1, r3
 8002a02:	f04f 0c0a 	mov.w	ip, #10
 8002a06:	4620      	mov	r0, r4
 8002a08:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002a0c:	3a30      	subs	r2, #48	; 0x30
 8002a0e:	2a09      	cmp	r2, #9
 8002a10:	d903      	bls.n	8002a1a <_vfiprintf_r+0x1ee>
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d0c5      	beq.n	80029a2 <_vfiprintf_r+0x176>
 8002a16:	9105      	str	r1, [sp, #20]
 8002a18:	e7c3      	b.n	80029a2 <_vfiprintf_r+0x176>
 8002a1a:	fb0c 2101 	mla	r1, ip, r1, r2
 8002a1e:	4604      	mov	r4, r0
 8002a20:	2301      	movs	r3, #1
 8002a22:	e7f0      	b.n	8002a06 <_vfiprintf_r+0x1da>
 8002a24:	ab03      	add	r3, sp, #12
 8002a26:	9300      	str	r3, [sp, #0]
 8002a28:	462a      	mov	r2, r5
 8002a2a:	4b16      	ldr	r3, [pc, #88]	; (8002a84 <_vfiprintf_r+0x258>)
 8002a2c:	a904      	add	r1, sp, #16
 8002a2e:	4630      	mov	r0, r6
 8002a30:	f3af 8000 	nop.w
 8002a34:	4607      	mov	r7, r0
 8002a36:	1c78      	adds	r0, r7, #1
 8002a38:	d1d6      	bne.n	80029e8 <_vfiprintf_r+0x1bc>
 8002a3a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002a3c:	07d9      	lsls	r1, r3, #31
 8002a3e:	d405      	bmi.n	8002a4c <_vfiprintf_r+0x220>
 8002a40:	89ab      	ldrh	r3, [r5, #12]
 8002a42:	059a      	lsls	r2, r3, #22
 8002a44:	d402      	bmi.n	8002a4c <_vfiprintf_r+0x220>
 8002a46:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002a48:	f000 fc35 	bl	80032b6 <__retarget_lock_release_recursive>
 8002a4c:	89ab      	ldrh	r3, [r5, #12]
 8002a4e:	065b      	lsls	r3, r3, #25
 8002a50:	f53f af12 	bmi.w	8002878 <_vfiprintf_r+0x4c>
 8002a54:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002a56:	e711      	b.n	800287c <_vfiprintf_r+0x50>
 8002a58:	ab03      	add	r3, sp, #12
 8002a5a:	9300      	str	r3, [sp, #0]
 8002a5c:	462a      	mov	r2, r5
 8002a5e:	4b09      	ldr	r3, [pc, #36]	; (8002a84 <_vfiprintf_r+0x258>)
 8002a60:	a904      	add	r1, sp, #16
 8002a62:	4630      	mov	r0, r6
 8002a64:	f000 f880 	bl	8002b68 <_printf_i>
 8002a68:	e7e4      	b.n	8002a34 <_vfiprintf_r+0x208>
 8002a6a:	bf00      	nop
 8002a6c:	0800389c 	.word	0x0800389c
 8002a70:	080038bc 	.word	0x080038bc
 8002a74:	0800387c 	.word	0x0800387c
 8002a78:	08003848 	.word	0x08003848
 8002a7c:	08003852 	.word	0x08003852
 8002a80:	00000000 	.word	0x00000000
 8002a84:	08002807 	.word	0x08002807
 8002a88:	0800384e 	.word	0x0800384e

08002a8c <_printf_common>:
 8002a8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002a90:	4616      	mov	r6, r2
 8002a92:	4699      	mov	r9, r3
 8002a94:	688a      	ldr	r2, [r1, #8]
 8002a96:	690b      	ldr	r3, [r1, #16]
 8002a98:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002a9c:	4293      	cmp	r3, r2
 8002a9e:	bfb8      	it	lt
 8002aa0:	4613      	movlt	r3, r2
 8002aa2:	6033      	str	r3, [r6, #0]
 8002aa4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002aa8:	4607      	mov	r7, r0
 8002aaa:	460c      	mov	r4, r1
 8002aac:	b10a      	cbz	r2, 8002ab2 <_printf_common+0x26>
 8002aae:	3301      	adds	r3, #1
 8002ab0:	6033      	str	r3, [r6, #0]
 8002ab2:	6823      	ldr	r3, [r4, #0]
 8002ab4:	0699      	lsls	r1, r3, #26
 8002ab6:	bf42      	ittt	mi
 8002ab8:	6833      	ldrmi	r3, [r6, #0]
 8002aba:	3302      	addmi	r3, #2
 8002abc:	6033      	strmi	r3, [r6, #0]
 8002abe:	6825      	ldr	r5, [r4, #0]
 8002ac0:	f015 0506 	ands.w	r5, r5, #6
 8002ac4:	d106      	bne.n	8002ad4 <_printf_common+0x48>
 8002ac6:	f104 0a19 	add.w	sl, r4, #25
 8002aca:	68e3      	ldr	r3, [r4, #12]
 8002acc:	6832      	ldr	r2, [r6, #0]
 8002ace:	1a9b      	subs	r3, r3, r2
 8002ad0:	42ab      	cmp	r3, r5
 8002ad2:	dc26      	bgt.n	8002b22 <_printf_common+0x96>
 8002ad4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002ad8:	1e13      	subs	r3, r2, #0
 8002ada:	6822      	ldr	r2, [r4, #0]
 8002adc:	bf18      	it	ne
 8002ade:	2301      	movne	r3, #1
 8002ae0:	0692      	lsls	r2, r2, #26
 8002ae2:	d42b      	bmi.n	8002b3c <_printf_common+0xb0>
 8002ae4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002ae8:	4649      	mov	r1, r9
 8002aea:	4638      	mov	r0, r7
 8002aec:	47c0      	blx	r8
 8002aee:	3001      	adds	r0, #1
 8002af0:	d01e      	beq.n	8002b30 <_printf_common+0xa4>
 8002af2:	6823      	ldr	r3, [r4, #0]
 8002af4:	68e5      	ldr	r5, [r4, #12]
 8002af6:	6832      	ldr	r2, [r6, #0]
 8002af8:	f003 0306 	and.w	r3, r3, #6
 8002afc:	2b04      	cmp	r3, #4
 8002afe:	bf08      	it	eq
 8002b00:	1aad      	subeq	r5, r5, r2
 8002b02:	68a3      	ldr	r3, [r4, #8]
 8002b04:	6922      	ldr	r2, [r4, #16]
 8002b06:	bf0c      	ite	eq
 8002b08:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002b0c:	2500      	movne	r5, #0
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	bfc4      	itt	gt
 8002b12:	1a9b      	subgt	r3, r3, r2
 8002b14:	18ed      	addgt	r5, r5, r3
 8002b16:	2600      	movs	r6, #0
 8002b18:	341a      	adds	r4, #26
 8002b1a:	42b5      	cmp	r5, r6
 8002b1c:	d11a      	bne.n	8002b54 <_printf_common+0xc8>
 8002b1e:	2000      	movs	r0, #0
 8002b20:	e008      	b.n	8002b34 <_printf_common+0xa8>
 8002b22:	2301      	movs	r3, #1
 8002b24:	4652      	mov	r2, sl
 8002b26:	4649      	mov	r1, r9
 8002b28:	4638      	mov	r0, r7
 8002b2a:	47c0      	blx	r8
 8002b2c:	3001      	adds	r0, #1
 8002b2e:	d103      	bne.n	8002b38 <_printf_common+0xac>
 8002b30:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002b34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002b38:	3501      	adds	r5, #1
 8002b3a:	e7c6      	b.n	8002aca <_printf_common+0x3e>
 8002b3c:	18e1      	adds	r1, r4, r3
 8002b3e:	1c5a      	adds	r2, r3, #1
 8002b40:	2030      	movs	r0, #48	; 0x30
 8002b42:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002b46:	4422      	add	r2, r4
 8002b48:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002b4c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002b50:	3302      	adds	r3, #2
 8002b52:	e7c7      	b.n	8002ae4 <_printf_common+0x58>
 8002b54:	2301      	movs	r3, #1
 8002b56:	4622      	mov	r2, r4
 8002b58:	4649      	mov	r1, r9
 8002b5a:	4638      	mov	r0, r7
 8002b5c:	47c0      	blx	r8
 8002b5e:	3001      	adds	r0, #1
 8002b60:	d0e6      	beq.n	8002b30 <_printf_common+0xa4>
 8002b62:	3601      	adds	r6, #1
 8002b64:	e7d9      	b.n	8002b1a <_printf_common+0x8e>
	...

08002b68 <_printf_i>:
 8002b68:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002b6c:	7e0f      	ldrb	r7, [r1, #24]
 8002b6e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002b70:	2f78      	cmp	r7, #120	; 0x78
 8002b72:	4691      	mov	r9, r2
 8002b74:	4680      	mov	r8, r0
 8002b76:	460c      	mov	r4, r1
 8002b78:	469a      	mov	sl, r3
 8002b7a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002b7e:	d807      	bhi.n	8002b90 <_printf_i+0x28>
 8002b80:	2f62      	cmp	r7, #98	; 0x62
 8002b82:	d80a      	bhi.n	8002b9a <_printf_i+0x32>
 8002b84:	2f00      	cmp	r7, #0
 8002b86:	f000 80d8 	beq.w	8002d3a <_printf_i+0x1d2>
 8002b8a:	2f58      	cmp	r7, #88	; 0x58
 8002b8c:	f000 80a3 	beq.w	8002cd6 <_printf_i+0x16e>
 8002b90:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002b94:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002b98:	e03a      	b.n	8002c10 <_printf_i+0xa8>
 8002b9a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002b9e:	2b15      	cmp	r3, #21
 8002ba0:	d8f6      	bhi.n	8002b90 <_printf_i+0x28>
 8002ba2:	a101      	add	r1, pc, #4	; (adr r1, 8002ba8 <_printf_i+0x40>)
 8002ba4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002ba8:	08002c01 	.word	0x08002c01
 8002bac:	08002c15 	.word	0x08002c15
 8002bb0:	08002b91 	.word	0x08002b91
 8002bb4:	08002b91 	.word	0x08002b91
 8002bb8:	08002b91 	.word	0x08002b91
 8002bbc:	08002b91 	.word	0x08002b91
 8002bc0:	08002c15 	.word	0x08002c15
 8002bc4:	08002b91 	.word	0x08002b91
 8002bc8:	08002b91 	.word	0x08002b91
 8002bcc:	08002b91 	.word	0x08002b91
 8002bd0:	08002b91 	.word	0x08002b91
 8002bd4:	08002d21 	.word	0x08002d21
 8002bd8:	08002c45 	.word	0x08002c45
 8002bdc:	08002d03 	.word	0x08002d03
 8002be0:	08002b91 	.word	0x08002b91
 8002be4:	08002b91 	.word	0x08002b91
 8002be8:	08002d43 	.word	0x08002d43
 8002bec:	08002b91 	.word	0x08002b91
 8002bf0:	08002c45 	.word	0x08002c45
 8002bf4:	08002b91 	.word	0x08002b91
 8002bf8:	08002b91 	.word	0x08002b91
 8002bfc:	08002d0b 	.word	0x08002d0b
 8002c00:	682b      	ldr	r3, [r5, #0]
 8002c02:	1d1a      	adds	r2, r3, #4
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	602a      	str	r2, [r5, #0]
 8002c08:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002c0c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002c10:	2301      	movs	r3, #1
 8002c12:	e0a3      	b.n	8002d5c <_printf_i+0x1f4>
 8002c14:	6820      	ldr	r0, [r4, #0]
 8002c16:	6829      	ldr	r1, [r5, #0]
 8002c18:	0606      	lsls	r6, r0, #24
 8002c1a:	f101 0304 	add.w	r3, r1, #4
 8002c1e:	d50a      	bpl.n	8002c36 <_printf_i+0xce>
 8002c20:	680e      	ldr	r6, [r1, #0]
 8002c22:	602b      	str	r3, [r5, #0]
 8002c24:	2e00      	cmp	r6, #0
 8002c26:	da03      	bge.n	8002c30 <_printf_i+0xc8>
 8002c28:	232d      	movs	r3, #45	; 0x2d
 8002c2a:	4276      	negs	r6, r6
 8002c2c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002c30:	485e      	ldr	r0, [pc, #376]	; (8002dac <_printf_i+0x244>)
 8002c32:	230a      	movs	r3, #10
 8002c34:	e019      	b.n	8002c6a <_printf_i+0x102>
 8002c36:	680e      	ldr	r6, [r1, #0]
 8002c38:	602b      	str	r3, [r5, #0]
 8002c3a:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002c3e:	bf18      	it	ne
 8002c40:	b236      	sxthne	r6, r6
 8002c42:	e7ef      	b.n	8002c24 <_printf_i+0xbc>
 8002c44:	682b      	ldr	r3, [r5, #0]
 8002c46:	6820      	ldr	r0, [r4, #0]
 8002c48:	1d19      	adds	r1, r3, #4
 8002c4a:	6029      	str	r1, [r5, #0]
 8002c4c:	0601      	lsls	r1, r0, #24
 8002c4e:	d501      	bpl.n	8002c54 <_printf_i+0xec>
 8002c50:	681e      	ldr	r6, [r3, #0]
 8002c52:	e002      	b.n	8002c5a <_printf_i+0xf2>
 8002c54:	0646      	lsls	r6, r0, #25
 8002c56:	d5fb      	bpl.n	8002c50 <_printf_i+0xe8>
 8002c58:	881e      	ldrh	r6, [r3, #0]
 8002c5a:	4854      	ldr	r0, [pc, #336]	; (8002dac <_printf_i+0x244>)
 8002c5c:	2f6f      	cmp	r7, #111	; 0x6f
 8002c5e:	bf0c      	ite	eq
 8002c60:	2308      	moveq	r3, #8
 8002c62:	230a      	movne	r3, #10
 8002c64:	2100      	movs	r1, #0
 8002c66:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002c6a:	6865      	ldr	r5, [r4, #4]
 8002c6c:	60a5      	str	r5, [r4, #8]
 8002c6e:	2d00      	cmp	r5, #0
 8002c70:	bfa2      	ittt	ge
 8002c72:	6821      	ldrge	r1, [r4, #0]
 8002c74:	f021 0104 	bicge.w	r1, r1, #4
 8002c78:	6021      	strge	r1, [r4, #0]
 8002c7a:	b90e      	cbnz	r6, 8002c80 <_printf_i+0x118>
 8002c7c:	2d00      	cmp	r5, #0
 8002c7e:	d04d      	beq.n	8002d1c <_printf_i+0x1b4>
 8002c80:	4615      	mov	r5, r2
 8002c82:	fbb6 f1f3 	udiv	r1, r6, r3
 8002c86:	fb03 6711 	mls	r7, r3, r1, r6
 8002c8a:	5dc7      	ldrb	r7, [r0, r7]
 8002c8c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002c90:	4637      	mov	r7, r6
 8002c92:	42bb      	cmp	r3, r7
 8002c94:	460e      	mov	r6, r1
 8002c96:	d9f4      	bls.n	8002c82 <_printf_i+0x11a>
 8002c98:	2b08      	cmp	r3, #8
 8002c9a:	d10b      	bne.n	8002cb4 <_printf_i+0x14c>
 8002c9c:	6823      	ldr	r3, [r4, #0]
 8002c9e:	07de      	lsls	r6, r3, #31
 8002ca0:	d508      	bpl.n	8002cb4 <_printf_i+0x14c>
 8002ca2:	6923      	ldr	r3, [r4, #16]
 8002ca4:	6861      	ldr	r1, [r4, #4]
 8002ca6:	4299      	cmp	r1, r3
 8002ca8:	bfde      	ittt	le
 8002caa:	2330      	movle	r3, #48	; 0x30
 8002cac:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002cb0:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8002cb4:	1b52      	subs	r2, r2, r5
 8002cb6:	6122      	str	r2, [r4, #16]
 8002cb8:	f8cd a000 	str.w	sl, [sp]
 8002cbc:	464b      	mov	r3, r9
 8002cbe:	aa03      	add	r2, sp, #12
 8002cc0:	4621      	mov	r1, r4
 8002cc2:	4640      	mov	r0, r8
 8002cc4:	f7ff fee2 	bl	8002a8c <_printf_common>
 8002cc8:	3001      	adds	r0, #1
 8002cca:	d14c      	bne.n	8002d66 <_printf_i+0x1fe>
 8002ccc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002cd0:	b004      	add	sp, #16
 8002cd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002cd6:	4835      	ldr	r0, [pc, #212]	; (8002dac <_printf_i+0x244>)
 8002cd8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8002cdc:	6829      	ldr	r1, [r5, #0]
 8002cde:	6823      	ldr	r3, [r4, #0]
 8002ce0:	f851 6b04 	ldr.w	r6, [r1], #4
 8002ce4:	6029      	str	r1, [r5, #0]
 8002ce6:	061d      	lsls	r5, r3, #24
 8002ce8:	d514      	bpl.n	8002d14 <_printf_i+0x1ac>
 8002cea:	07df      	lsls	r7, r3, #31
 8002cec:	bf44      	itt	mi
 8002cee:	f043 0320 	orrmi.w	r3, r3, #32
 8002cf2:	6023      	strmi	r3, [r4, #0]
 8002cf4:	b91e      	cbnz	r6, 8002cfe <_printf_i+0x196>
 8002cf6:	6823      	ldr	r3, [r4, #0]
 8002cf8:	f023 0320 	bic.w	r3, r3, #32
 8002cfc:	6023      	str	r3, [r4, #0]
 8002cfe:	2310      	movs	r3, #16
 8002d00:	e7b0      	b.n	8002c64 <_printf_i+0xfc>
 8002d02:	6823      	ldr	r3, [r4, #0]
 8002d04:	f043 0320 	orr.w	r3, r3, #32
 8002d08:	6023      	str	r3, [r4, #0]
 8002d0a:	2378      	movs	r3, #120	; 0x78
 8002d0c:	4828      	ldr	r0, [pc, #160]	; (8002db0 <_printf_i+0x248>)
 8002d0e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002d12:	e7e3      	b.n	8002cdc <_printf_i+0x174>
 8002d14:	0659      	lsls	r1, r3, #25
 8002d16:	bf48      	it	mi
 8002d18:	b2b6      	uxthmi	r6, r6
 8002d1a:	e7e6      	b.n	8002cea <_printf_i+0x182>
 8002d1c:	4615      	mov	r5, r2
 8002d1e:	e7bb      	b.n	8002c98 <_printf_i+0x130>
 8002d20:	682b      	ldr	r3, [r5, #0]
 8002d22:	6826      	ldr	r6, [r4, #0]
 8002d24:	6961      	ldr	r1, [r4, #20]
 8002d26:	1d18      	adds	r0, r3, #4
 8002d28:	6028      	str	r0, [r5, #0]
 8002d2a:	0635      	lsls	r5, r6, #24
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	d501      	bpl.n	8002d34 <_printf_i+0x1cc>
 8002d30:	6019      	str	r1, [r3, #0]
 8002d32:	e002      	b.n	8002d3a <_printf_i+0x1d2>
 8002d34:	0670      	lsls	r0, r6, #25
 8002d36:	d5fb      	bpl.n	8002d30 <_printf_i+0x1c8>
 8002d38:	8019      	strh	r1, [r3, #0]
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	6123      	str	r3, [r4, #16]
 8002d3e:	4615      	mov	r5, r2
 8002d40:	e7ba      	b.n	8002cb8 <_printf_i+0x150>
 8002d42:	682b      	ldr	r3, [r5, #0]
 8002d44:	1d1a      	adds	r2, r3, #4
 8002d46:	602a      	str	r2, [r5, #0]
 8002d48:	681d      	ldr	r5, [r3, #0]
 8002d4a:	6862      	ldr	r2, [r4, #4]
 8002d4c:	2100      	movs	r1, #0
 8002d4e:	4628      	mov	r0, r5
 8002d50:	f7fd fa56 	bl	8000200 <memchr>
 8002d54:	b108      	cbz	r0, 8002d5a <_printf_i+0x1f2>
 8002d56:	1b40      	subs	r0, r0, r5
 8002d58:	6060      	str	r0, [r4, #4]
 8002d5a:	6863      	ldr	r3, [r4, #4]
 8002d5c:	6123      	str	r3, [r4, #16]
 8002d5e:	2300      	movs	r3, #0
 8002d60:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002d64:	e7a8      	b.n	8002cb8 <_printf_i+0x150>
 8002d66:	6923      	ldr	r3, [r4, #16]
 8002d68:	462a      	mov	r2, r5
 8002d6a:	4649      	mov	r1, r9
 8002d6c:	4640      	mov	r0, r8
 8002d6e:	47d0      	blx	sl
 8002d70:	3001      	adds	r0, #1
 8002d72:	d0ab      	beq.n	8002ccc <_printf_i+0x164>
 8002d74:	6823      	ldr	r3, [r4, #0]
 8002d76:	079b      	lsls	r3, r3, #30
 8002d78:	d413      	bmi.n	8002da2 <_printf_i+0x23a>
 8002d7a:	68e0      	ldr	r0, [r4, #12]
 8002d7c:	9b03      	ldr	r3, [sp, #12]
 8002d7e:	4298      	cmp	r0, r3
 8002d80:	bfb8      	it	lt
 8002d82:	4618      	movlt	r0, r3
 8002d84:	e7a4      	b.n	8002cd0 <_printf_i+0x168>
 8002d86:	2301      	movs	r3, #1
 8002d88:	4632      	mov	r2, r6
 8002d8a:	4649      	mov	r1, r9
 8002d8c:	4640      	mov	r0, r8
 8002d8e:	47d0      	blx	sl
 8002d90:	3001      	adds	r0, #1
 8002d92:	d09b      	beq.n	8002ccc <_printf_i+0x164>
 8002d94:	3501      	adds	r5, #1
 8002d96:	68e3      	ldr	r3, [r4, #12]
 8002d98:	9903      	ldr	r1, [sp, #12]
 8002d9a:	1a5b      	subs	r3, r3, r1
 8002d9c:	42ab      	cmp	r3, r5
 8002d9e:	dcf2      	bgt.n	8002d86 <_printf_i+0x21e>
 8002da0:	e7eb      	b.n	8002d7a <_printf_i+0x212>
 8002da2:	2500      	movs	r5, #0
 8002da4:	f104 0619 	add.w	r6, r4, #25
 8002da8:	e7f5      	b.n	8002d96 <_printf_i+0x22e>
 8002daa:	bf00      	nop
 8002dac:	08003859 	.word	0x08003859
 8002db0:	0800386a 	.word	0x0800386a

08002db4 <__swbuf_r>:
 8002db4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002db6:	460e      	mov	r6, r1
 8002db8:	4614      	mov	r4, r2
 8002dba:	4605      	mov	r5, r0
 8002dbc:	b118      	cbz	r0, 8002dc6 <__swbuf_r+0x12>
 8002dbe:	6983      	ldr	r3, [r0, #24]
 8002dc0:	b90b      	cbnz	r3, 8002dc6 <__swbuf_r+0x12>
 8002dc2:	f000 f9d9 	bl	8003178 <__sinit>
 8002dc6:	4b21      	ldr	r3, [pc, #132]	; (8002e4c <__swbuf_r+0x98>)
 8002dc8:	429c      	cmp	r4, r3
 8002dca:	d12b      	bne.n	8002e24 <__swbuf_r+0x70>
 8002dcc:	686c      	ldr	r4, [r5, #4]
 8002dce:	69a3      	ldr	r3, [r4, #24]
 8002dd0:	60a3      	str	r3, [r4, #8]
 8002dd2:	89a3      	ldrh	r3, [r4, #12]
 8002dd4:	071a      	lsls	r2, r3, #28
 8002dd6:	d52f      	bpl.n	8002e38 <__swbuf_r+0x84>
 8002dd8:	6923      	ldr	r3, [r4, #16]
 8002dda:	b36b      	cbz	r3, 8002e38 <__swbuf_r+0x84>
 8002ddc:	6923      	ldr	r3, [r4, #16]
 8002dde:	6820      	ldr	r0, [r4, #0]
 8002de0:	1ac0      	subs	r0, r0, r3
 8002de2:	6963      	ldr	r3, [r4, #20]
 8002de4:	b2f6      	uxtb	r6, r6
 8002de6:	4283      	cmp	r3, r0
 8002de8:	4637      	mov	r7, r6
 8002dea:	dc04      	bgt.n	8002df6 <__swbuf_r+0x42>
 8002dec:	4621      	mov	r1, r4
 8002dee:	4628      	mov	r0, r5
 8002df0:	f000 f92e 	bl	8003050 <_fflush_r>
 8002df4:	bb30      	cbnz	r0, 8002e44 <__swbuf_r+0x90>
 8002df6:	68a3      	ldr	r3, [r4, #8]
 8002df8:	3b01      	subs	r3, #1
 8002dfa:	60a3      	str	r3, [r4, #8]
 8002dfc:	6823      	ldr	r3, [r4, #0]
 8002dfe:	1c5a      	adds	r2, r3, #1
 8002e00:	6022      	str	r2, [r4, #0]
 8002e02:	701e      	strb	r6, [r3, #0]
 8002e04:	6963      	ldr	r3, [r4, #20]
 8002e06:	3001      	adds	r0, #1
 8002e08:	4283      	cmp	r3, r0
 8002e0a:	d004      	beq.n	8002e16 <__swbuf_r+0x62>
 8002e0c:	89a3      	ldrh	r3, [r4, #12]
 8002e0e:	07db      	lsls	r3, r3, #31
 8002e10:	d506      	bpl.n	8002e20 <__swbuf_r+0x6c>
 8002e12:	2e0a      	cmp	r6, #10
 8002e14:	d104      	bne.n	8002e20 <__swbuf_r+0x6c>
 8002e16:	4621      	mov	r1, r4
 8002e18:	4628      	mov	r0, r5
 8002e1a:	f000 f919 	bl	8003050 <_fflush_r>
 8002e1e:	b988      	cbnz	r0, 8002e44 <__swbuf_r+0x90>
 8002e20:	4638      	mov	r0, r7
 8002e22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002e24:	4b0a      	ldr	r3, [pc, #40]	; (8002e50 <__swbuf_r+0x9c>)
 8002e26:	429c      	cmp	r4, r3
 8002e28:	d101      	bne.n	8002e2e <__swbuf_r+0x7a>
 8002e2a:	68ac      	ldr	r4, [r5, #8]
 8002e2c:	e7cf      	b.n	8002dce <__swbuf_r+0x1a>
 8002e2e:	4b09      	ldr	r3, [pc, #36]	; (8002e54 <__swbuf_r+0xa0>)
 8002e30:	429c      	cmp	r4, r3
 8002e32:	bf08      	it	eq
 8002e34:	68ec      	ldreq	r4, [r5, #12]
 8002e36:	e7ca      	b.n	8002dce <__swbuf_r+0x1a>
 8002e38:	4621      	mov	r1, r4
 8002e3a:	4628      	mov	r0, r5
 8002e3c:	f000 f80c 	bl	8002e58 <__swsetup_r>
 8002e40:	2800      	cmp	r0, #0
 8002e42:	d0cb      	beq.n	8002ddc <__swbuf_r+0x28>
 8002e44:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8002e48:	e7ea      	b.n	8002e20 <__swbuf_r+0x6c>
 8002e4a:	bf00      	nop
 8002e4c:	0800389c 	.word	0x0800389c
 8002e50:	080038bc 	.word	0x080038bc
 8002e54:	0800387c 	.word	0x0800387c

08002e58 <__swsetup_r>:
 8002e58:	4b32      	ldr	r3, [pc, #200]	; (8002f24 <__swsetup_r+0xcc>)
 8002e5a:	b570      	push	{r4, r5, r6, lr}
 8002e5c:	681d      	ldr	r5, [r3, #0]
 8002e5e:	4606      	mov	r6, r0
 8002e60:	460c      	mov	r4, r1
 8002e62:	b125      	cbz	r5, 8002e6e <__swsetup_r+0x16>
 8002e64:	69ab      	ldr	r3, [r5, #24]
 8002e66:	b913      	cbnz	r3, 8002e6e <__swsetup_r+0x16>
 8002e68:	4628      	mov	r0, r5
 8002e6a:	f000 f985 	bl	8003178 <__sinit>
 8002e6e:	4b2e      	ldr	r3, [pc, #184]	; (8002f28 <__swsetup_r+0xd0>)
 8002e70:	429c      	cmp	r4, r3
 8002e72:	d10f      	bne.n	8002e94 <__swsetup_r+0x3c>
 8002e74:	686c      	ldr	r4, [r5, #4]
 8002e76:	89a3      	ldrh	r3, [r4, #12]
 8002e78:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002e7c:	0719      	lsls	r1, r3, #28
 8002e7e:	d42c      	bmi.n	8002eda <__swsetup_r+0x82>
 8002e80:	06dd      	lsls	r5, r3, #27
 8002e82:	d411      	bmi.n	8002ea8 <__swsetup_r+0x50>
 8002e84:	2309      	movs	r3, #9
 8002e86:	6033      	str	r3, [r6, #0]
 8002e88:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8002e8c:	81a3      	strh	r3, [r4, #12]
 8002e8e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002e92:	e03e      	b.n	8002f12 <__swsetup_r+0xba>
 8002e94:	4b25      	ldr	r3, [pc, #148]	; (8002f2c <__swsetup_r+0xd4>)
 8002e96:	429c      	cmp	r4, r3
 8002e98:	d101      	bne.n	8002e9e <__swsetup_r+0x46>
 8002e9a:	68ac      	ldr	r4, [r5, #8]
 8002e9c:	e7eb      	b.n	8002e76 <__swsetup_r+0x1e>
 8002e9e:	4b24      	ldr	r3, [pc, #144]	; (8002f30 <__swsetup_r+0xd8>)
 8002ea0:	429c      	cmp	r4, r3
 8002ea2:	bf08      	it	eq
 8002ea4:	68ec      	ldreq	r4, [r5, #12]
 8002ea6:	e7e6      	b.n	8002e76 <__swsetup_r+0x1e>
 8002ea8:	0758      	lsls	r0, r3, #29
 8002eaa:	d512      	bpl.n	8002ed2 <__swsetup_r+0x7a>
 8002eac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002eae:	b141      	cbz	r1, 8002ec2 <__swsetup_r+0x6a>
 8002eb0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002eb4:	4299      	cmp	r1, r3
 8002eb6:	d002      	beq.n	8002ebe <__swsetup_r+0x66>
 8002eb8:	4630      	mov	r0, r6
 8002eba:	f000 fa63 	bl	8003384 <_free_r>
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	6363      	str	r3, [r4, #52]	; 0x34
 8002ec2:	89a3      	ldrh	r3, [r4, #12]
 8002ec4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002ec8:	81a3      	strh	r3, [r4, #12]
 8002eca:	2300      	movs	r3, #0
 8002ecc:	6063      	str	r3, [r4, #4]
 8002ece:	6923      	ldr	r3, [r4, #16]
 8002ed0:	6023      	str	r3, [r4, #0]
 8002ed2:	89a3      	ldrh	r3, [r4, #12]
 8002ed4:	f043 0308 	orr.w	r3, r3, #8
 8002ed8:	81a3      	strh	r3, [r4, #12]
 8002eda:	6923      	ldr	r3, [r4, #16]
 8002edc:	b94b      	cbnz	r3, 8002ef2 <__swsetup_r+0x9a>
 8002ede:	89a3      	ldrh	r3, [r4, #12]
 8002ee0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002ee4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002ee8:	d003      	beq.n	8002ef2 <__swsetup_r+0x9a>
 8002eea:	4621      	mov	r1, r4
 8002eec:	4630      	mov	r0, r6
 8002eee:	f000 fa09 	bl	8003304 <__smakebuf_r>
 8002ef2:	89a0      	ldrh	r0, [r4, #12]
 8002ef4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002ef8:	f010 0301 	ands.w	r3, r0, #1
 8002efc:	d00a      	beq.n	8002f14 <__swsetup_r+0xbc>
 8002efe:	2300      	movs	r3, #0
 8002f00:	60a3      	str	r3, [r4, #8]
 8002f02:	6963      	ldr	r3, [r4, #20]
 8002f04:	425b      	negs	r3, r3
 8002f06:	61a3      	str	r3, [r4, #24]
 8002f08:	6923      	ldr	r3, [r4, #16]
 8002f0a:	b943      	cbnz	r3, 8002f1e <__swsetup_r+0xc6>
 8002f0c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8002f10:	d1ba      	bne.n	8002e88 <__swsetup_r+0x30>
 8002f12:	bd70      	pop	{r4, r5, r6, pc}
 8002f14:	0781      	lsls	r1, r0, #30
 8002f16:	bf58      	it	pl
 8002f18:	6963      	ldrpl	r3, [r4, #20]
 8002f1a:	60a3      	str	r3, [r4, #8]
 8002f1c:	e7f4      	b.n	8002f08 <__swsetup_r+0xb0>
 8002f1e:	2000      	movs	r0, #0
 8002f20:	e7f7      	b.n	8002f12 <__swsetup_r+0xba>
 8002f22:	bf00      	nop
 8002f24:	2000001c 	.word	0x2000001c
 8002f28:	0800389c 	.word	0x0800389c
 8002f2c:	080038bc 	.word	0x080038bc
 8002f30:	0800387c 	.word	0x0800387c

08002f34 <abort>:
 8002f34:	b508      	push	{r3, lr}
 8002f36:	2006      	movs	r0, #6
 8002f38:	f000 fb3c 	bl	80035b4 <raise>
 8002f3c:	2001      	movs	r0, #1
 8002f3e:	f7fd fdd3 	bl	8000ae8 <_exit>
	...

08002f44 <__sflush_r>:
 8002f44:	898a      	ldrh	r2, [r1, #12]
 8002f46:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002f4a:	4605      	mov	r5, r0
 8002f4c:	0710      	lsls	r0, r2, #28
 8002f4e:	460c      	mov	r4, r1
 8002f50:	d458      	bmi.n	8003004 <__sflush_r+0xc0>
 8002f52:	684b      	ldr	r3, [r1, #4]
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	dc05      	bgt.n	8002f64 <__sflush_r+0x20>
 8002f58:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	dc02      	bgt.n	8002f64 <__sflush_r+0x20>
 8002f5e:	2000      	movs	r0, #0
 8002f60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002f64:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002f66:	2e00      	cmp	r6, #0
 8002f68:	d0f9      	beq.n	8002f5e <__sflush_r+0x1a>
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002f70:	682f      	ldr	r7, [r5, #0]
 8002f72:	602b      	str	r3, [r5, #0]
 8002f74:	d032      	beq.n	8002fdc <__sflush_r+0x98>
 8002f76:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002f78:	89a3      	ldrh	r3, [r4, #12]
 8002f7a:	075a      	lsls	r2, r3, #29
 8002f7c:	d505      	bpl.n	8002f8a <__sflush_r+0x46>
 8002f7e:	6863      	ldr	r3, [r4, #4]
 8002f80:	1ac0      	subs	r0, r0, r3
 8002f82:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002f84:	b10b      	cbz	r3, 8002f8a <__sflush_r+0x46>
 8002f86:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002f88:	1ac0      	subs	r0, r0, r3
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	4602      	mov	r2, r0
 8002f8e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002f90:	6a21      	ldr	r1, [r4, #32]
 8002f92:	4628      	mov	r0, r5
 8002f94:	47b0      	blx	r6
 8002f96:	1c43      	adds	r3, r0, #1
 8002f98:	89a3      	ldrh	r3, [r4, #12]
 8002f9a:	d106      	bne.n	8002faa <__sflush_r+0x66>
 8002f9c:	6829      	ldr	r1, [r5, #0]
 8002f9e:	291d      	cmp	r1, #29
 8002fa0:	d82c      	bhi.n	8002ffc <__sflush_r+0xb8>
 8002fa2:	4a2a      	ldr	r2, [pc, #168]	; (800304c <__sflush_r+0x108>)
 8002fa4:	40ca      	lsrs	r2, r1
 8002fa6:	07d6      	lsls	r6, r2, #31
 8002fa8:	d528      	bpl.n	8002ffc <__sflush_r+0xb8>
 8002faa:	2200      	movs	r2, #0
 8002fac:	6062      	str	r2, [r4, #4]
 8002fae:	04d9      	lsls	r1, r3, #19
 8002fb0:	6922      	ldr	r2, [r4, #16]
 8002fb2:	6022      	str	r2, [r4, #0]
 8002fb4:	d504      	bpl.n	8002fc0 <__sflush_r+0x7c>
 8002fb6:	1c42      	adds	r2, r0, #1
 8002fb8:	d101      	bne.n	8002fbe <__sflush_r+0x7a>
 8002fba:	682b      	ldr	r3, [r5, #0]
 8002fbc:	b903      	cbnz	r3, 8002fc0 <__sflush_r+0x7c>
 8002fbe:	6560      	str	r0, [r4, #84]	; 0x54
 8002fc0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002fc2:	602f      	str	r7, [r5, #0]
 8002fc4:	2900      	cmp	r1, #0
 8002fc6:	d0ca      	beq.n	8002f5e <__sflush_r+0x1a>
 8002fc8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002fcc:	4299      	cmp	r1, r3
 8002fce:	d002      	beq.n	8002fd6 <__sflush_r+0x92>
 8002fd0:	4628      	mov	r0, r5
 8002fd2:	f000 f9d7 	bl	8003384 <_free_r>
 8002fd6:	2000      	movs	r0, #0
 8002fd8:	6360      	str	r0, [r4, #52]	; 0x34
 8002fda:	e7c1      	b.n	8002f60 <__sflush_r+0x1c>
 8002fdc:	6a21      	ldr	r1, [r4, #32]
 8002fde:	2301      	movs	r3, #1
 8002fe0:	4628      	mov	r0, r5
 8002fe2:	47b0      	blx	r6
 8002fe4:	1c41      	adds	r1, r0, #1
 8002fe6:	d1c7      	bne.n	8002f78 <__sflush_r+0x34>
 8002fe8:	682b      	ldr	r3, [r5, #0]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d0c4      	beq.n	8002f78 <__sflush_r+0x34>
 8002fee:	2b1d      	cmp	r3, #29
 8002ff0:	d001      	beq.n	8002ff6 <__sflush_r+0xb2>
 8002ff2:	2b16      	cmp	r3, #22
 8002ff4:	d101      	bne.n	8002ffa <__sflush_r+0xb6>
 8002ff6:	602f      	str	r7, [r5, #0]
 8002ff8:	e7b1      	b.n	8002f5e <__sflush_r+0x1a>
 8002ffa:	89a3      	ldrh	r3, [r4, #12]
 8002ffc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003000:	81a3      	strh	r3, [r4, #12]
 8003002:	e7ad      	b.n	8002f60 <__sflush_r+0x1c>
 8003004:	690f      	ldr	r7, [r1, #16]
 8003006:	2f00      	cmp	r7, #0
 8003008:	d0a9      	beq.n	8002f5e <__sflush_r+0x1a>
 800300a:	0793      	lsls	r3, r2, #30
 800300c:	680e      	ldr	r6, [r1, #0]
 800300e:	bf08      	it	eq
 8003010:	694b      	ldreq	r3, [r1, #20]
 8003012:	600f      	str	r7, [r1, #0]
 8003014:	bf18      	it	ne
 8003016:	2300      	movne	r3, #0
 8003018:	eba6 0807 	sub.w	r8, r6, r7
 800301c:	608b      	str	r3, [r1, #8]
 800301e:	f1b8 0f00 	cmp.w	r8, #0
 8003022:	dd9c      	ble.n	8002f5e <__sflush_r+0x1a>
 8003024:	6a21      	ldr	r1, [r4, #32]
 8003026:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003028:	4643      	mov	r3, r8
 800302a:	463a      	mov	r2, r7
 800302c:	4628      	mov	r0, r5
 800302e:	47b0      	blx	r6
 8003030:	2800      	cmp	r0, #0
 8003032:	dc06      	bgt.n	8003042 <__sflush_r+0xfe>
 8003034:	89a3      	ldrh	r3, [r4, #12]
 8003036:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800303a:	81a3      	strh	r3, [r4, #12]
 800303c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003040:	e78e      	b.n	8002f60 <__sflush_r+0x1c>
 8003042:	4407      	add	r7, r0
 8003044:	eba8 0800 	sub.w	r8, r8, r0
 8003048:	e7e9      	b.n	800301e <__sflush_r+0xda>
 800304a:	bf00      	nop
 800304c:	20400001 	.word	0x20400001

08003050 <_fflush_r>:
 8003050:	b538      	push	{r3, r4, r5, lr}
 8003052:	690b      	ldr	r3, [r1, #16]
 8003054:	4605      	mov	r5, r0
 8003056:	460c      	mov	r4, r1
 8003058:	b913      	cbnz	r3, 8003060 <_fflush_r+0x10>
 800305a:	2500      	movs	r5, #0
 800305c:	4628      	mov	r0, r5
 800305e:	bd38      	pop	{r3, r4, r5, pc}
 8003060:	b118      	cbz	r0, 800306a <_fflush_r+0x1a>
 8003062:	6983      	ldr	r3, [r0, #24]
 8003064:	b90b      	cbnz	r3, 800306a <_fflush_r+0x1a>
 8003066:	f000 f887 	bl	8003178 <__sinit>
 800306a:	4b14      	ldr	r3, [pc, #80]	; (80030bc <_fflush_r+0x6c>)
 800306c:	429c      	cmp	r4, r3
 800306e:	d11b      	bne.n	80030a8 <_fflush_r+0x58>
 8003070:	686c      	ldr	r4, [r5, #4]
 8003072:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003076:	2b00      	cmp	r3, #0
 8003078:	d0ef      	beq.n	800305a <_fflush_r+0xa>
 800307a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800307c:	07d0      	lsls	r0, r2, #31
 800307e:	d404      	bmi.n	800308a <_fflush_r+0x3a>
 8003080:	0599      	lsls	r1, r3, #22
 8003082:	d402      	bmi.n	800308a <_fflush_r+0x3a>
 8003084:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003086:	f000 f915 	bl	80032b4 <__retarget_lock_acquire_recursive>
 800308a:	4628      	mov	r0, r5
 800308c:	4621      	mov	r1, r4
 800308e:	f7ff ff59 	bl	8002f44 <__sflush_r>
 8003092:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003094:	07da      	lsls	r2, r3, #31
 8003096:	4605      	mov	r5, r0
 8003098:	d4e0      	bmi.n	800305c <_fflush_r+0xc>
 800309a:	89a3      	ldrh	r3, [r4, #12]
 800309c:	059b      	lsls	r3, r3, #22
 800309e:	d4dd      	bmi.n	800305c <_fflush_r+0xc>
 80030a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80030a2:	f000 f908 	bl	80032b6 <__retarget_lock_release_recursive>
 80030a6:	e7d9      	b.n	800305c <_fflush_r+0xc>
 80030a8:	4b05      	ldr	r3, [pc, #20]	; (80030c0 <_fflush_r+0x70>)
 80030aa:	429c      	cmp	r4, r3
 80030ac:	d101      	bne.n	80030b2 <_fflush_r+0x62>
 80030ae:	68ac      	ldr	r4, [r5, #8]
 80030b0:	e7df      	b.n	8003072 <_fflush_r+0x22>
 80030b2:	4b04      	ldr	r3, [pc, #16]	; (80030c4 <_fflush_r+0x74>)
 80030b4:	429c      	cmp	r4, r3
 80030b6:	bf08      	it	eq
 80030b8:	68ec      	ldreq	r4, [r5, #12]
 80030ba:	e7da      	b.n	8003072 <_fflush_r+0x22>
 80030bc:	0800389c 	.word	0x0800389c
 80030c0:	080038bc 	.word	0x080038bc
 80030c4:	0800387c 	.word	0x0800387c

080030c8 <std>:
 80030c8:	2300      	movs	r3, #0
 80030ca:	b510      	push	{r4, lr}
 80030cc:	4604      	mov	r4, r0
 80030ce:	e9c0 3300 	strd	r3, r3, [r0]
 80030d2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80030d6:	6083      	str	r3, [r0, #8]
 80030d8:	8181      	strh	r1, [r0, #12]
 80030da:	6643      	str	r3, [r0, #100]	; 0x64
 80030dc:	81c2      	strh	r2, [r0, #14]
 80030de:	6183      	str	r3, [r0, #24]
 80030e0:	4619      	mov	r1, r3
 80030e2:	2208      	movs	r2, #8
 80030e4:	305c      	adds	r0, #92	; 0x5c
 80030e6:	f7ff fb6f 	bl	80027c8 <memset>
 80030ea:	4b05      	ldr	r3, [pc, #20]	; (8003100 <std+0x38>)
 80030ec:	6263      	str	r3, [r4, #36]	; 0x24
 80030ee:	4b05      	ldr	r3, [pc, #20]	; (8003104 <std+0x3c>)
 80030f0:	62a3      	str	r3, [r4, #40]	; 0x28
 80030f2:	4b05      	ldr	r3, [pc, #20]	; (8003108 <std+0x40>)
 80030f4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80030f6:	4b05      	ldr	r3, [pc, #20]	; (800310c <std+0x44>)
 80030f8:	6224      	str	r4, [r4, #32]
 80030fa:	6323      	str	r3, [r4, #48]	; 0x30
 80030fc:	bd10      	pop	{r4, pc}
 80030fe:	bf00      	nop
 8003100:	080035ed 	.word	0x080035ed
 8003104:	0800360f 	.word	0x0800360f
 8003108:	08003647 	.word	0x08003647
 800310c:	0800366b 	.word	0x0800366b

08003110 <_cleanup_r>:
 8003110:	4901      	ldr	r1, [pc, #4]	; (8003118 <_cleanup_r+0x8>)
 8003112:	f000 b8af 	b.w	8003274 <_fwalk_reent>
 8003116:	bf00      	nop
 8003118:	08003051 	.word	0x08003051

0800311c <__sfmoreglue>:
 800311c:	b570      	push	{r4, r5, r6, lr}
 800311e:	2268      	movs	r2, #104	; 0x68
 8003120:	1e4d      	subs	r5, r1, #1
 8003122:	4355      	muls	r5, r2
 8003124:	460e      	mov	r6, r1
 8003126:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800312a:	f000 f997 	bl	800345c <_malloc_r>
 800312e:	4604      	mov	r4, r0
 8003130:	b140      	cbz	r0, 8003144 <__sfmoreglue+0x28>
 8003132:	2100      	movs	r1, #0
 8003134:	e9c0 1600 	strd	r1, r6, [r0]
 8003138:	300c      	adds	r0, #12
 800313a:	60a0      	str	r0, [r4, #8]
 800313c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003140:	f7ff fb42 	bl	80027c8 <memset>
 8003144:	4620      	mov	r0, r4
 8003146:	bd70      	pop	{r4, r5, r6, pc}

08003148 <__sfp_lock_acquire>:
 8003148:	4801      	ldr	r0, [pc, #4]	; (8003150 <__sfp_lock_acquire+0x8>)
 800314a:	f000 b8b3 	b.w	80032b4 <__retarget_lock_acquire_recursive>
 800314e:	bf00      	nop
 8003150:	2000013d 	.word	0x2000013d

08003154 <__sfp_lock_release>:
 8003154:	4801      	ldr	r0, [pc, #4]	; (800315c <__sfp_lock_release+0x8>)
 8003156:	f000 b8ae 	b.w	80032b6 <__retarget_lock_release_recursive>
 800315a:	bf00      	nop
 800315c:	2000013d 	.word	0x2000013d

08003160 <__sinit_lock_acquire>:
 8003160:	4801      	ldr	r0, [pc, #4]	; (8003168 <__sinit_lock_acquire+0x8>)
 8003162:	f000 b8a7 	b.w	80032b4 <__retarget_lock_acquire_recursive>
 8003166:	bf00      	nop
 8003168:	2000013e 	.word	0x2000013e

0800316c <__sinit_lock_release>:
 800316c:	4801      	ldr	r0, [pc, #4]	; (8003174 <__sinit_lock_release+0x8>)
 800316e:	f000 b8a2 	b.w	80032b6 <__retarget_lock_release_recursive>
 8003172:	bf00      	nop
 8003174:	2000013e 	.word	0x2000013e

08003178 <__sinit>:
 8003178:	b510      	push	{r4, lr}
 800317a:	4604      	mov	r4, r0
 800317c:	f7ff fff0 	bl	8003160 <__sinit_lock_acquire>
 8003180:	69a3      	ldr	r3, [r4, #24]
 8003182:	b11b      	cbz	r3, 800318c <__sinit+0x14>
 8003184:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003188:	f7ff bff0 	b.w	800316c <__sinit_lock_release>
 800318c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8003190:	6523      	str	r3, [r4, #80]	; 0x50
 8003192:	4b13      	ldr	r3, [pc, #76]	; (80031e0 <__sinit+0x68>)
 8003194:	4a13      	ldr	r2, [pc, #76]	; (80031e4 <__sinit+0x6c>)
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	62a2      	str	r2, [r4, #40]	; 0x28
 800319a:	42a3      	cmp	r3, r4
 800319c:	bf04      	itt	eq
 800319e:	2301      	moveq	r3, #1
 80031a0:	61a3      	streq	r3, [r4, #24]
 80031a2:	4620      	mov	r0, r4
 80031a4:	f000 f820 	bl	80031e8 <__sfp>
 80031a8:	6060      	str	r0, [r4, #4]
 80031aa:	4620      	mov	r0, r4
 80031ac:	f000 f81c 	bl	80031e8 <__sfp>
 80031b0:	60a0      	str	r0, [r4, #8]
 80031b2:	4620      	mov	r0, r4
 80031b4:	f000 f818 	bl	80031e8 <__sfp>
 80031b8:	2200      	movs	r2, #0
 80031ba:	60e0      	str	r0, [r4, #12]
 80031bc:	2104      	movs	r1, #4
 80031be:	6860      	ldr	r0, [r4, #4]
 80031c0:	f7ff ff82 	bl	80030c8 <std>
 80031c4:	68a0      	ldr	r0, [r4, #8]
 80031c6:	2201      	movs	r2, #1
 80031c8:	2109      	movs	r1, #9
 80031ca:	f7ff ff7d 	bl	80030c8 <std>
 80031ce:	68e0      	ldr	r0, [r4, #12]
 80031d0:	2202      	movs	r2, #2
 80031d2:	2112      	movs	r1, #18
 80031d4:	f7ff ff78 	bl	80030c8 <std>
 80031d8:	2301      	movs	r3, #1
 80031da:	61a3      	str	r3, [r4, #24]
 80031dc:	e7d2      	b.n	8003184 <__sinit+0xc>
 80031de:	bf00      	nop
 80031e0:	08003844 	.word	0x08003844
 80031e4:	08003111 	.word	0x08003111

080031e8 <__sfp>:
 80031e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031ea:	4607      	mov	r7, r0
 80031ec:	f7ff ffac 	bl	8003148 <__sfp_lock_acquire>
 80031f0:	4b1e      	ldr	r3, [pc, #120]	; (800326c <__sfp+0x84>)
 80031f2:	681e      	ldr	r6, [r3, #0]
 80031f4:	69b3      	ldr	r3, [r6, #24]
 80031f6:	b913      	cbnz	r3, 80031fe <__sfp+0x16>
 80031f8:	4630      	mov	r0, r6
 80031fa:	f7ff ffbd 	bl	8003178 <__sinit>
 80031fe:	3648      	adds	r6, #72	; 0x48
 8003200:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8003204:	3b01      	subs	r3, #1
 8003206:	d503      	bpl.n	8003210 <__sfp+0x28>
 8003208:	6833      	ldr	r3, [r6, #0]
 800320a:	b30b      	cbz	r3, 8003250 <__sfp+0x68>
 800320c:	6836      	ldr	r6, [r6, #0]
 800320e:	e7f7      	b.n	8003200 <__sfp+0x18>
 8003210:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8003214:	b9d5      	cbnz	r5, 800324c <__sfp+0x64>
 8003216:	4b16      	ldr	r3, [pc, #88]	; (8003270 <__sfp+0x88>)
 8003218:	60e3      	str	r3, [r4, #12]
 800321a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800321e:	6665      	str	r5, [r4, #100]	; 0x64
 8003220:	f000 f847 	bl	80032b2 <__retarget_lock_init_recursive>
 8003224:	f7ff ff96 	bl	8003154 <__sfp_lock_release>
 8003228:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800322c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8003230:	6025      	str	r5, [r4, #0]
 8003232:	61a5      	str	r5, [r4, #24]
 8003234:	2208      	movs	r2, #8
 8003236:	4629      	mov	r1, r5
 8003238:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800323c:	f7ff fac4 	bl	80027c8 <memset>
 8003240:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8003244:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8003248:	4620      	mov	r0, r4
 800324a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800324c:	3468      	adds	r4, #104	; 0x68
 800324e:	e7d9      	b.n	8003204 <__sfp+0x1c>
 8003250:	2104      	movs	r1, #4
 8003252:	4638      	mov	r0, r7
 8003254:	f7ff ff62 	bl	800311c <__sfmoreglue>
 8003258:	4604      	mov	r4, r0
 800325a:	6030      	str	r0, [r6, #0]
 800325c:	2800      	cmp	r0, #0
 800325e:	d1d5      	bne.n	800320c <__sfp+0x24>
 8003260:	f7ff ff78 	bl	8003154 <__sfp_lock_release>
 8003264:	230c      	movs	r3, #12
 8003266:	603b      	str	r3, [r7, #0]
 8003268:	e7ee      	b.n	8003248 <__sfp+0x60>
 800326a:	bf00      	nop
 800326c:	08003844 	.word	0x08003844
 8003270:	ffff0001 	.word	0xffff0001

08003274 <_fwalk_reent>:
 8003274:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003278:	4606      	mov	r6, r0
 800327a:	4688      	mov	r8, r1
 800327c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8003280:	2700      	movs	r7, #0
 8003282:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003286:	f1b9 0901 	subs.w	r9, r9, #1
 800328a:	d505      	bpl.n	8003298 <_fwalk_reent+0x24>
 800328c:	6824      	ldr	r4, [r4, #0]
 800328e:	2c00      	cmp	r4, #0
 8003290:	d1f7      	bne.n	8003282 <_fwalk_reent+0xe>
 8003292:	4638      	mov	r0, r7
 8003294:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003298:	89ab      	ldrh	r3, [r5, #12]
 800329a:	2b01      	cmp	r3, #1
 800329c:	d907      	bls.n	80032ae <_fwalk_reent+0x3a>
 800329e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80032a2:	3301      	adds	r3, #1
 80032a4:	d003      	beq.n	80032ae <_fwalk_reent+0x3a>
 80032a6:	4629      	mov	r1, r5
 80032a8:	4630      	mov	r0, r6
 80032aa:	47c0      	blx	r8
 80032ac:	4307      	orrs	r7, r0
 80032ae:	3568      	adds	r5, #104	; 0x68
 80032b0:	e7e9      	b.n	8003286 <_fwalk_reent+0x12>

080032b2 <__retarget_lock_init_recursive>:
 80032b2:	4770      	bx	lr

080032b4 <__retarget_lock_acquire_recursive>:
 80032b4:	4770      	bx	lr

080032b6 <__retarget_lock_release_recursive>:
 80032b6:	4770      	bx	lr

080032b8 <__swhatbuf_r>:
 80032b8:	b570      	push	{r4, r5, r6, lr}
 80032ba:	460e      	mov	r6, r1
 80032bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80032c0:	2900      	cmp	r1, #0
 80032c2:	b096      	sub	sp, #88	; 0x58
 80032c4:	4614      	mov	r4, r2
 80032c6:	461d      	mov	r5, r3
 80032c8:	da08      	bge.n	80032dc <__swhatbuf_r+0x24>
 80032ca:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80032ce:	2200      	movs	r2, #0
 80032d0:	602a      	str	r2, [r5, #0]
 80032d2:	061a      	lsls	r2, r3, #24
 80032d4:	d410      	bmi.n	80032f8 <__swhatbuf_r+0x40>
 80032d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80032da:	e00e      	b.n	80032fa <__swhatbuf_r+0x42>
 80032dc:	466a      	mov	r2, sp
 80032de:	f000 f9eb 	bl	80036b8 <_fstat_r>
 80032e2:	2800      	cmp	r0, #0
 80032e4:	dbf1      	blt.n	80032ca <__swhatbuf_r+0x12>
 80032e6:	9a01      	ldr	r2, [sp, #4]
 80032e8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80032ec:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80032f0:	425a      	negs	r2, r3
 80032f2:	415a      	adcs	r2, r3
 80032f4:	602a      	str	r2, [r5, #0]
 80032f6:	e7ee      	b.n	80032d6 <__swhatbuf_r+0x1e>
 80032f8:	2340      	movs	r3, #64	; 0x40
 80032fa:	2000      	movs	r0, #0
 80032fc:	6023      	str	r3, [r4, #0]
 80032fe:	b016      	add	sp, #88	; 0x58
 8003300:	bd70      	pop	{r4, r5, r6, pc}
	...

08003304 <__smakebuf_r>:
 8003304:	898b      	ldrh	r3, [r1, #12]
 8003306:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003308:	079d      	lsls	r5, r3, #30
 800330a:	4606      	mov	r6, r0
 800330c:	460c      	mov	r4, r1
 800330e:	d507      	bpl.n	8003320 <__smakebuf_r+0x1c>
 8003310:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003314:	6023      	str	r3, [r4, #0]
 8003316:	6123      	str	r3, [r4, #16]
 8003318:	2301      	movs	r3, #1
 800331a:	6163      	str	r3, [r4, #20]
 800331c:	b002      	add	sp, #8
 800331e:	bd70      	pop	{r4, r5, r6, pc}
 8003320:	ab01      	add	r3, sp, #4
 8003322:	466a      	mov	r2, sp
 8003324:	f7ff ffc8 	bl	80032b8 <__swhatbuf_r>
 8003328:	9900      	ldr	r1, [sp, #0]
 800332a:	4605      	mov	r5, r0
 800332c:	4630      	mov	r0, r6
 800332e:	f000 f895 	bl	800345c <_malloc_r>
 8003332:	b948      	cbnz	r0, 8003348 <__smakebuf_r+0x44>
 8003334:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003338:	059a      	lsls	r2, r3, #22
 800333a:	d4ef      	bmi.n	800331c <__smakebuf_r+0x18>
 800333c:	f023 0303 	bic.w	r3, r3, #3
 8003340:	f043 0302 	orr.w	r3, r3, #2
 8003344:	81a3      	strh	r3, [r4, #12]
 8003346:	e7e3      	b.n	8003310 <__smakebuf_r+0xc>
 8003348:	4b0d      	ldr	r3, [pc, #52]	; (8003380 <__smakebuf_r+0x7c>)
 800334a:	62b3      	str	r3, [r6, #40]	; 0x28
 800334c:	89a3      	ldrh	r3, [r4, #12]
 800334e:	6020      	str	r0, [r4, #0]
 8003350:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003354:	81a3      	strh	r3, [r4, #12]
 8003356:	9b00      	ldr	r3, [sp, #0]
 8003358:	6163      	str	r3, [r4, #20]
 800335a:	9b01      	ldr	r3, [sp, #4]
 800335c:	6120      	str	r0, [r4, #16]
 800335e:	b15b      	cbz	r3, 8003378 <__smakebuf_r+0x74>
 8003360:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003364:	4630      	mov	r0, r6
 8003366:	f000 f9b9 	bl	80036dc <_isatty_r>
 800336a:	b128      	cbz	r0, 8003378 <__smakebuf_r+0x74>
 800336c:	89a3      	ldrh	r3, [r4, #12]
 800336e:	f023 0303 	bic.w	r3, r3, #3
 8003372:	f043 0301 	orr.w	r3, r3, #1
 8003376:	81a3      	strh	r3, [r4, #12]
 8003378:	89a0      	ldrh	r0, [r4, #12]
 800337a:	4305      	orrs	r5, r0
 800337c:	81a5      	strh	r5, [r4, #12]
 800337e:	e7cd      	b.n	800331c <__smakebuf_r+0x18>
 8003380:	08003111 	.word	0x08003111

08003384 <_free_r>:
 8003384:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003386:	2900      	cmp	r1, #0
 8003388:	d044      	beq.n	8003414 <_free_r+0x90>
 800338a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800338e:	9001      	str	r0, [sp, #4]
 8003390:	2b00      	cmp	r3, #0
 8003392:	f1a1 0404 	sub.w	r4, r1, #4
 8003396:	bfb8      	it	lt
 8003398:	18e4      	addlt	r4, r4, r3
 800339a:	f000 f9c1 	bl	8003720 <__malloc_lock>
 800339e:	4a1e      	ldr	r2, [pc, #120]	; (8003418 <_free_r+0x94>)
 80033a0:	9801      	ldr	r0, [sp, #4]
 80033a2:	6813      	ldr	r3, [r2, #0]
 80033a4:	b933      	cbnz	r3, 80033b4 <_free_r+0x30>
 80033a6:	6063      	str	r3, [r4, #4]
 80033a8:	6014      	str	r4, [r2, #0]
 80033aa:	b003      	add	sp, #12
 80033ac:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80033b0:	f000 b9bc 	b.w	800372c <__malloc_unlock>
 80033b4:	42a3      	cmp	r3, r4
 80033b6:	d908      	bls.n	80033ca <_free_r+0x46>
 80033b8:	6825      	ldr	r5, [r4, #0]
 80033ba:	1961      	adds	r1, r4, r5
 80033bc:	428b      	cmp	r3, r1
 80033be:	bf01      	itttt	eq
 80033c0:	6819      	ldreq	r1, [r3, #0]
 80033c2:	685b      	ldreq	r3, [r3, #4]
 80033c4:	1949      	addeq	r1, r1, r5
 80033c6:	6021      	streq	r1, [r4, #0]
 80033c8:	e7ed      	b.n	80033a6 <_free_r+0x22>
 80033ca:	461a      	mov	r2, r3
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	b10b      	cbz	r3, 80033d4 <_free_r+0x50>
 80033d0:	42a3      	cmp	r3, r4
 80033d2:	d9fa      	bls.n	80033ca <_free_r+0x46>
 80033d4:	6811      	ldr	r1, [r2, #0]
 80033d6:	1855      	adds	r5, r2, r1
 80033d8:	42a5      	cmp	r5, r4
 80033da:	d10b      	bne.n	80033f4 <_free_r+0x70>
 80033dc:	6824      	ldr	r4, [r4, #0]
 80033de:	4421      	add	r1, r4
 80033e0:	1854      	adds	r4, r2, r1
 80033e2:	42a3      	cmp	r3, r4
 80033e4:	6011      	str	r1, [r2, #0]
 80033e6:	d1e0      	bne.n	80033aa <_free_r+0x26>
 80033e8:	681c      	ldr	r4, [r3, #0]
 80033ea:	685b      	ldr	r3, [r3, #4]
 80033ec:	6053      	str	r3, [r2, #4]
 80033ee:	4421      	add	r1, r4
 80033f0:	6011      	str	r1, [r2, #0]
 80033f2:	e7da      	b.n	80033aa <_free_r+0x26>
 80033f4:	d902      	bls.n	80033fc <_free_r+0x78>
 80033f6:	230c      	movs	r3, #12
 80033f8:	6003      	str	r3, [r0, #0]
 80033fa:	e7d6      	b.n	80033aa <_free_r+0x26>
 80033fc:	6825      	ldr	r5, [r4, #0]
 80033fe:	1961      	adds	r1, r4, r5
 8003400:	428b      	cmp	r3, r1
 8003402:	bf04      	itt	eq
 8003404:	6819      	ldreq	r1, [r3, #0]
 8003406:	685b      	ldreq	r3, [r3, #4]
 8003408:	6063      	str	r3, [r4, #4]
 800340a:	bf04      	itt	eq
 800340c:	1949      	addeq	r1, r1, r5
 800340e:	6021      	streq	r1, [r4, #0]
 8003410:	6054      	str	r4, [r2, #4]
 8003412:	e7ca      	b.n	80033aa <_free_r+0x26>
 8003414:	b003      	add	sp, #12
 8003416:	bd30      	pop	{r4, r5, pc}
 8003418:	20000140 	.word	0x20000140

0800341c <sbrk_aligned>:
 800341c:	b570      	push	{r4, r5, r6, lr}
 800341e:	4e0e      	ldr	r6, [pc, #56]	; (8003458 <sbrk_aligned+0x3c>)
 8003420:	460c      	mov	r4, r1
 8003422:	6831      	ldr	r1, [r6, #0]
 8003424:	4605      	mov	r5, r0
 8003426:	b911      	cbnz	r1, 800342e <sbrk_aligned+0x12>
 8003428:	f000 f88c 	bl	8003544 <_sbrk_r>
 800342c:	6030      	str	r0, [r6, #0]
 800342e:	4621      	mov	r1, r4
 8003430:	4628      	mov	r0, r5
 8003432:	f000 f887 	bl	8003544 <_sbrk_r>
 8003436:	1c43      	adds	r3, r0, #1
 8003438:	d00a      	beq.n	8003450 <sbrk_aligned+0x34>
 800343a:	1cc4      	adds	r4, r0, #3
 800343c:	f024 0403 	bic.w	r4, r4, #3
 8003440:	42a0      	cmp	r0, r4
 8003442:	d007      	beq.n	8003454 <sbrk_aligned+0x38>
 8003444:	1a21      	subs	r1, r4, r0
 8003446:	4628      	mov	r0, r5
 8003448:	f000 f87c 	bl	8003544 <_sbrk_r>
 800344c:	3001      	adds	r0, #1
 800344e:	d101      	bne.n	8003454 <sbrk_aligned+0x38>
 8003450:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8003454:	4620      	mov	r0, r4
 8003456:	bd70      	pop	{r4, r5, r6, pc}
 8003458:	20000144 	.word	0x20000144

0800345c <_malloc_r>:
 800345c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003460:	1ccd      	adds	r5, r1, #3
 8003462:	f025 0503 	bic.w	r5, r5, #3
 8003466:	3508      	adds	r5, #8
 8003468:	2d0c      	cmp	r5, #12
 800346a:	bf38      	it	cc
 800346c:	250c      	movcc	r5, #12
 800346e:	2d00      	cmp	r5, #0
 8003470:	4607      	mov	r7, r0
 8003472:	db01      	blt.n	8003478 <_malloc_r+0x1c>
 8003474:	42a9      	cmp	r1, r5
 8003476:	d905      	bls.n	8003484 <_malloc_r+0x28>
 8003478:	230c      	movs	r3, #12
 800347a:	603b      	str	r3, [r7, #0]
 800347c:	2600      	movs	r6, #0
 800347e:	4630      	mov	r0, r6
 8003480:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003484:	4e2e      	ldr	r6, [pc, #184]	; (8003540 <_malloc_r+0xe4>)
 8003486:	f000 f94b 	bl	8003720 <__malloc_lock>
 800348a:	6833      	ldr	r3, [r6, #0]
 800348c:	461c      	mov	r4, r3
 800348e:	bb34      	cbnz	r4, 80034de <_malloc_r+0x82>
 8003490:	4629      	mov	r1, r5
 8003492:	4638      	mov	r0, r7
 8003494:	f7ff ffc2 	bl	800341c <sbrk_aligned>
 8003498:	1c43      	adds	r3, r0, #1
 800349a:	4604      	mov	r4, r0
 800349c:	d14d      	bne.n	800353a <_malloc_r+0xde>
 800349e:	6834      	ldr	r4, [r6, #0]
 80034a0:	4626      	mov	r6, r4
 80034a2:	2e00      	cmp	r6, #0
 80034a4:	d140      	bne.n	8003528 <_malloc_r+0xcc>
 80034a6:	6823      	ldr	r3, [r4, #0]
 80034a8:	4631      	mov	r1, r6
 80034aa:	4638      	mov	r0, r7
 80034ac:	eb04 0803 	add.w	r8, r4, r3
 80034b0:	f000 f848 	bl	8003544 <_sbrk_r>
 80034b4:	4580      	cmp	r8, r0
 80034b6:	d13a      	bne.n	800352e <_malloc_r+0xd2>
 80034b8:	6821      	ldr	r1, [r4, #0]
 80034ba:	3503      	adds	r5, #3
 80034bc:	1a6d      	subs	r5, r5, r1
 80034be:	f025 0503 	bic.w	r5, r5, #3
 80034c2:	3508      	adds	r5, #8
 80034c4:	2d0c      	cmp	r5, #12
 80034c6:	bf38      	it	cc
 80034c8:	250c      	movcc	r5, #12
 80034ca:	4629      	mov	r1, r5
 80034cc:	4638      	mov	r0, r7
 80034ce:	f7ff ffa5 	bl	800341c <sbrk_aligned>
 80034d2:	3001      	adds	r0, #1
 80034d4:	d02b      	beq.n	800352e <_malloc_r+0xd2>
 80034d6:	6823      	ldr	r3, [r4, #0]
 80034d8:	442b      	add	r3, r5
 80034da:	6023      	str	r3, [r4, #0]
 80034dc:	e00e      	b.n	80034fc <_malloc_r+0xa0>
 80034de:	6822      	ldr	r2, [r4, #0]
 80034e0:	1b52      	subs	r2, r2, r5
 80034e2:	d41e      	bmi.n	8003522 <_malloc_r+0xc6>
 80034e4:	2a0b      	cmp	r2, #11
 80034e6:	d916      	bls.n	8003516 <_malloc_r+0xba>
 80034e8:	1961      	adds	r1, r4, r5
 80034ea:	42a3      	cmp	r3, r4
 80034ec:	6025      	str	r5, [r4, #0]
 80034ee:	bf18      	it	ne
 80034f0:	6059      	strne	r1, [r3, #4]
 80034f2:	6863      	ldr	r3, [r4, #4]
 80034f4:	bf08      	it	eq
 80034f6:	6031      	streq	r1, [r6, #0]
 80034f8:	5162      	str	r2, [r4, r5]
 80034fa:	604b      	str	r3, [r1, #4]
 80034fc:	4638      	mov	r0, r7
 80034fe:	f104 060b 	add.w	r6, r4, #11
 8003502:	f000 f913 	bl	800372c <__malloc_unlock>
 8003506:	f026 0607 	bic.w	r6, r6, #7
 800350a:	1d23      	adds	r3, r4, #4
 800350c:	1af2      	subs	r2, r6, r3
 800350e:	d0b6      	beq.n	800347e <_malloc_r+0x22>
 8003510:	1b9b      	subs	r3, r3, r6
 8003512:	50a3      	str	r3, [r4, r2]
 8003514:	e7b3      	b.n	800347e <_malloc_r+0x22>
 8003516:	6862      	ldr	r2, [r4, #4]
 8003518:	42a3      	cmp	r3, r4
 800351a:	bf0c      	ite	eq
 800351c:	6032      	streq	r2, [r6, #0]
 800351e:	605a      	strne	r2, [r3, #4]
 8003520:	e7ec      	b.n	80034fc <_malloc_r+0xa0>
 8003522:	4623      	mov	r3, r4
 8003524:	6864      	ldr	r4, [r4, #4]
 8003526:	e7b2      	b.n	800348e <_malloc_r+0x32>
 8003528:	4634      	mov	r4, r6
 800352a:	6876      	ldr	r6, [r6, #4]
 800352c:	e7b9      	b.n	80034a2 <_malloc_r+0x46>
 800352e:	230c      	movs	r3, #12
 8003530:	603b      	str	r3, [r7, #0]
 8003532:	4638      	mov	r0, r7
 8003534:	f000 f8fa 	bl	800372c <__malloc_unlock>
 8003538:	e7a1      	b.n	800347e <_malloc_r+0x22>
 800353a:	6025      	str	r5, [r4, #0]
 800353c:	e7de      	b.n	80034fc <_malloc_r+0xa0>
 800353e:	bf00      	nop
 8003540:	20000140 	.word	0x20000140

08003544 <_sbrk_r>:
 8003544:	b538      	push	{r3, r4, r5, lr}
 8003546:	4d06      	ldr	r5, [pc, #24]	; (8003560 <_sbrk_r+0x1c>)
 8003548:	2300      	movs	r3, #0
 800354a:	4604      	mov	r4, r0
 800354c:	4608      	mov	r0, r1
 800354e:	602b      	str	r3, [r5, #0]
 8003550:	f7fd fb42 	bl	8000bd8 <_sbrk>
 8003554:	1c43      	adds	r3, r0, #1
 8003556:	d102      	bne.n	800355e <_sbrk_r+0x1a>
 8003558:	682b      	ldr	r3, [r5, #0]
 800355a:	b103      	cbz	r3, 800355e <_sbrk_r+0x1a>
 800355c:	6023      	str	r3, [r4, #0]
 800355e:	bd38      	pop	{r3, r4, r5, pc}
 8003560:	20000148 	.word	0x20000148

08003564 <_raise_r>:
 8003564:	291f      	cmp	r1, #31
 8003566:	b538      	push	{r3, r4, r5, lr}
 8003568:	4604      	mov	r4, r0
 800356a:	460d      	mov	r5, r1
 800356c:	d904      	bls.n	8003578 <_raise_r+0x14>
 800356e:	2316      	movs	r3, #22
 8003570:	6003      	str	r3, [r0, #0]
 8003572:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003576:	bd38      	pop	{r3, r4, r5, pc}
 8003578:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800357a:	b112      	cbz	r2, 8003582 <_raise_r+0x1e>
 800357c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8003580:	b94b      	cbnz	r3, 8003596 <_raise_r+0x32>
 8003582:	4620      	mov	r0, r4
 8003584:	f000 f830 	bl	80035e8 <_getpid_r>
 8003588:	462a      	mov	r2, r5
 800358a:	4601      	mov	r1, r0
 800358c:	4620      	mov	r0, r4
 800358e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003592:	f000 b817 	b.w	80035c4 <_kill_r>
 8003596:	2b01      	cmp	r3, #1
 8003598:	d00a      	beq.n	80035b0 <_raise_r+0x4c>
 800359a:	1c59      	adds	r1, r3, #1
 800359c:	d103      	bne.n	80035a6 <_raise_r+0x42>
 800359e:	2316      	movs	r3, #22
 80035a0:	6003      	str	r3, [r0, #0]
 80035a2:	2001      	movs	r0, #1
 80035a4:	e7e7      	b.n	8003576 <_raise_r+0x12>
 80035a6:	2400      	movs	r4, #0
 80035a8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80035ac:	4628      	mov	r0, r5
 80035ae:	4798      	blx	r3
 80035b0:	2000      	movs	r0, #0
 80035b2:	e7e0      	b.n	8003576 <_raise_r+0x12>

080035b4 <raise>:
 80035b4:	4b02      	ldr	r3, [pc, #8]	; (80035c0 <raise+0xc>)
 80035b6:	4601      	mov	r1, r0
 80035b8:	6818      	ldr	r0, [r3, #0]
 80035ba:	f7ff bfd3 	b.w	8003564 <_raise_r>
 80035be:	bf00      	nop
 80035c0:	2000001c 	.word	0x2000001c

080035c4 <_kill_r>:
 80035c4:	b538      	push	{r3, r4, r5, lr}
 80035c6:	4d07      	ldr	r5, [pc, #28]	; (80035e4 <_kill_r+0x20>)
 80035c8:	2300      	movs	r3, #0
 80035ca:	4604      	mov	r4, r0
 80035cc:	4608      	mov	r0, r1
 80035ce:	4611      	mov	r1, r2
 80035d0:	602b      	str	r3, [r5, #0]
 80035d2:	f7fd fa79 	bl	8000ac8 <_kill>
 80035d6:	1c43      	adds	r3, r0, #1
 80035d8:	d102      	bne.n	80035e0 <_kill_r+0x1c>
 80035da:	682b      	ldr	r3, [r5, #0]
 80035dc:	b103      	cbz	r3, 80035e0 <_kill_r+0x1c>
 80035de:	6023      	str	r3, [r4, #0]
 80035e0:	bd38      	pop	{r3, r4, r5, pc}
 80035e2:	bf00      	nop
 80035e4:	20000148 	.word	0x20000148

080035e8 <_getpid_r>:
 80035e8:	f7fd ba66 	b.w	8000ab8 <_getpid>

080035ec <__sread>:
 80035ec:	b510      	push	{r4, lr}
 80035ee:	460c      	mov	r4, r1
 80035f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80035f4:	f000 f8a0 	bl	8003738 <_read_r>
 80035f8:	2800      	cmp	r0, #0
 80035fa:	bfab      	itete	ge
 80035fc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80035fe:	89a3      	ldrhlt	r3, [r4, #12]
 8003600:	181b      	addge	r3, r3, r0
 8003602:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003606:	bfac      	ite	ge
 8003608:	6563      	strge	r3, [r4, #84]	; 0x54
 800360a:	81a3      	strhlt	r3, [r4, #12]
 800360c:	bd10      	pop	{r4, pc}

0800360e <__swrite>:
 800360e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003612:	461f      	mov	r7, r3
 8003614:	898b      	ldrh	r3, [r1, #12]
 8003616:	05db      	lsls	r3, r3, #23
 8003618:	4605      	mov	r5, r0
 800361a:	460c      	mov	r4, r1
 800361c:	4616      	mov	r6, r2
 800361e:	d505      	bpl.n	800362c <__swrite+0x1e>
 8003620:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003624:	2302      	movs	r3, #2
 8003626:	2200      	movs	r2, #0
 8003628:	f000 f868 	bl	80036fc <_lseek_r>
 800362c:	89a3      	ldrh	r3, [r4, #12]
 800362e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003632:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003636:	81a3      	strh	r3, [r4, #12]
 8003638:	4632      	mov	r2, r6
 800363a:	463b      	mov	r3, r7
 800363c:	4628      	mov	r0, r5
 800363e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003642:	f000 b817 	b.w	8003674 <_write_r>

08003646 <__sseek>:
 8003646:	b510      	push	{r4, lr}
 8003648:	460c      	mov	r4, r1
 800364a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800364e:	f000 f855 	bl	80036fc <_lseek_r>
 8003652:	1c43      	adds	r3, r0, #1
 8003654:	89a3      	ldrh	r3, [r4, #12]
 8003656:	bf15      	itete	ne
 8003658:	6560      	strne	r0, [r4, #84]	; 0x54
 800365a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800365e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003662:	81a3      	strheq	r3, [r4, #12]
 8003664:	bf18      	it	ne
 8003666:	81a3      	strhne	r3, [r4, #12]
 8003668:	bd10      	pop	{r4, pc}

0800366a <__sclose>:
 800366a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800366e:	f000 b813 	b.w	8003698 <_close_r>
	...

08003674 <_write_r>:
 8003674:	b538      	push	{r3, r4, r5, lr}
 8003676:	4d07      	ldr	r5, [pc, #28]	; (8003694 <_write_r+0x20>)
 8003678:	4604      	mov	r4, r0
 800367a:	4608      	mov	r0, r1
 800367c:	4611      	mov	r1, r2
 800367e:	2200      	movs	r2, #0
 8003680:	602a      	str	r2, [r5, #0]
 8003682:	461a      	mov	r2, r3
 8003684:	f7fd fa57 	bl	8000b36 <_write>
 8003688:	1c43      	adds	r3, r0, #1
 800368a:	d102      	bne.n	8003692 <_write_r+0x1e>
 800368c:	682b      	ldr	r3, [r5, #0]
 800368e:	b103      	cbz	r3, 8003692 <_write_r+0x1e>
 8003690:	6023      	str	r3, [r4, #0]
 8003692:	bd38      	pop	{r3, r4, r5, pc}
 8003694:	20000148 	.word	0x20000148

08003698 <_close_r>:
 8003698:	b538      	push	{r3, r4, r5, lr}
 800369a:	4d06      	ldr	r5, [pc, #24]	; (80036b4 <_close_r+0x1c>)
 800369c:	2300      	movs	r3, #0
 800369e:	4604      	mov	r4, r0
 80036a0:	4608      	mov	r0, r1
 80036a2:	602b      	str	r3, [r5, #0]
 80036a4:	f7fd fa63 	bl	8000b6e <_close>
 80036a8:	1c43      	adds	r3, r0, #1
 80036aa:	d102      	bne.n	80036b2 <_close_r+0x1a>
 80036ac:	682b      	ldr	r3, [r5, #0]
 80036ae:	b103      	cbz	r3, 80036b2 <_close_r+0x1a>
 80036b0:	6023      	str	r3, [r4, #0]
 80036b2:	bd38      	pop	{r3, r4, r5, pc}
 80036b4:	20000148 	.word	0x20000148

080036b8 <_fstat_r>:
 80036b8:	b538      	push	{r3, r4, r5, lr}
 80036ba:	4d07      	ldr	r5, [pc, #28]	; (80036d8 <_fstat_r+0x20>)
 80036bc:	2300      	movs	r3, #0
 80036be:	4604      	mov	r4, r0
 80036c0:	4608      	mov	r0, r1
 80036c2:	4611      	mov	r1, r2
 80036c4:	602b      	str	r3, [r5, #0]
 80036c6:	f7fd fa5e 	bl	8000b86 <_fstat>
 80036ca:	1c43      	adds	r3, r0, #1
 80036cc:	d102      	bne.n	80036d4 <_fstat_r+0x1c>
 80036ce:	682b      	ldr	r3, [r5, #0]
 80036d0:	b103      	cbz	r3, 80036d4 <_fstat_r+0x1c>
 80036d2:	6023      	str	r3, [r4, #0]
 80036d4:	bd38      	pop	{r3, r4, r5, pc}
 80036d6:	bf00      	nop
 80036d8:	20000148 	.word	0x20000148

080036dc <_isatty_r>:
 80036dc:	b538      	push	{r3, r4, r5, lr}
 80036de:	4d06      	ldr	r5, [pc, #24]	; (80036f8 <_isatty_r+0x1c>)
 80036e0:	2300      	movs	r3, #0
 80036e2:	4604      	mov	r4, r0
 80036e4:	4608      	mov	r0, r1
 80036e6:	602b      	str	r3, [r5, #0]
 80036e8:	f7fd fa5d 	bl	8000ba6 <_isatty>
 80036ec:	1c43      	adds	r3, r0, #1
 80036ee:	d102      	bne.n	80036f6 <_isatty_r+0x1a>
 80036f0:	682b      	ldr	r3, [r5, #0]
 80036f2:	b103      	cbz	r3, 80036f6 <_isatty_r+0x1a>
 80036f4:	6023      	str	r3, [r4, #0]
 80036f6:	bd38      	pop	{r3, r4, r5, pc}
 80036f8:	20000148 	.word	0x20000148

080036fc <_lseek_r>:
 80036fc:	b538      	push	{r3, r4, r5, lr}
 80036fe:	4d07      	ldr	r5, [pc, #28]	; (800371c <_lseek_r+0x20>)
 8003700:	4604      	mov	r4, r0
 8003702:	4608      	mov	r0, r1
 8003704:	4611      	mov	r1, r2
 8003706:	2200      	movs	r2, #0
 8003708:	602a      	str	r2, [r5, #0]
 800370a:	461a      	mov	r2, r3
 800370c:	f7fd fa56 	bl	8000bbc <_lseek>
 8003710:	1c43      	adds	r3, r0, #1
 8003712:	d102      	bne.n	800371a <_lseek_r+0x1e>
 8003714:	682b      	ldr	r3, [r5, #0]
 8003716:	b103      	cbz	r3, 800371a <_lseek_r+0x1e>
 8003718:	6023      	str	r3, [r4, #0]
 800371a:	bd38      	pop	{r3, r4, r5, pc}
 800371c:	20000148 	.word	0x20000148

08003720 <__malloc_lock>:
 8003720:	4801      	ldr	r0, [pc, #4]	; (8003728 <__malloc_lock+0x8>)
 8003722:	f7ff bdc7 	b.w	80032b4 <__retarget_lock_acquire_recursive>
 8003726:	bf00      	nop
 8003728:	2000013c 	.word	0x2000013c

0800372c <__malloc_unlock>:
 800372c:	4801      	ldr	r0, [pc, #4]	; (8003734 <__malloc_unlock+0x8>)
 800372e:	f7ff bdc2 	b.w	80032b6 <__retarget_lock_release_recursive>
 8003732:	bf00      	nop
 8003734:	2000013c 	.word	0x2000013c

08003738 <_read_r>:
 8003738:	b538      	push	{r3, r4, r5, lr}
 800373a:	4d07      	ldr	r5, [pc, #28]	; (8003758 <_read_r+0x20>)
 800373c:	4604      	mov	r4, r0
 800373e:	4608      	mov	r0, r1
 8003740:	4611      	mov	r1, r2
 8003742:	2200      	movs	r2, #0
 8003744:	602a      	str	r2, [r5, #0]
 8003746:	461a      	mov	r2, r3
 8003748:	f7fd f9d8 	bl	8000afc <_read>
 800374c:	1c43      	adds	r3, r0, #1
 800374e:	d102      	bne.n	8003756 <_read_r+0x1e>
 8003750:	682b      	ldr	r3, [r5, #0]
 8003752:	b103      	cbz	r3, 8003756 <_read_r+0x1e>
 8003754:	6023      	str	r3, [r4, #0]
 8003756:	bd38      	pop	{r3, r4, r5, pc}
 8003758:	20000148 	.word	0x20000148

0800375c <_init>:
 800375c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800375e:	bf00      	nop
 8003760:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003762:	bc08      	pop	{r3}
 8003764:	469e      	mov	lr, r3
 8003766:	4770      	bx	lr

08003768 <_fini>:
 8003768:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800376a:	bf00      	nop
 800376c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800376e:	bc08      	pop	{r3}
 8003770:	469e      	mov	lr, r3
 8003772:	4770      	bx	lr
