// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __myip_v1_0_HLS_weicud_H__
#define __myip_v1_0_HLS_weicud_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct myip_v1_0_HLS_weicud_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 172;
  static const unsigned AddressWidth = 8;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(myip_v1_0_HLS_weicud_ram) {
        ram[0] = "0b00111100100010100011110110011000";
        ram[1] = "0b00111101110110111010111001110011";
        ram[2] = "0b00111101100111001101010111001011";
        ram[3] = "0b00111101010101001101100000010010";
        ram[4] = "0b00111110000001101100101010011100";
        ram[5] = "0b10111100101011001011110000110000";
        ram[6] = "0b00111110000000011000011100111011";
        ram[7] = "0b00111110011101100100100001101101";
        ram[8] = "0b00111110010001000111000001110110";
        ram[9] = "0b00111101011111000011011010010100";
        ram[10] = "0b10111101011100001110011101110001";
        ram[11] = "0b10111100010111110100101001110110";
        ram[12] = "0b10111110001010100000011111011101";
        ram[13] = "0b00111101110011010010010100000111";
        ram[14] = "0b00111110000110000101011010111101";
        ram[15] = "0b00111101011011001010000011011001";
        ram[16] = "0b10111101101100001111111010011111";
        ram[17] = "0b10111101010111111101100011010000";
        ram[18] = "0b10111110010111000111110000011110";
        ram[19] = "0b00111010010011101100100011011000";
        ram[20] = "0b10111110001111011100110100010011";
        ram[21] = "0b00111101001010100111011000100110";
        ram[22] = "0b00111101111100100100011110011101";
        ram[23] = "0b10111101110110101000101001011011";
        ram[24] = "0b00111110000101010101110100110010";
        ram[25] = "0b10111110001001111010000111001001";
        ram[26] = "0b10111110010111111100101000111010";
        ram[27] = "0b00111100101101110111101001111100";
        ram[28] = "0b00111101101010000100010111000011";
        ram[29] = "0b10111101100101111011000010000010";
        ram[30] = "0b10111101110011111010110100111100";
        ram[31] = "0b00111110000010000000101111000111";
        ram[32] = "0b10111101110101100010101011101001";
        ram[33] = "0b10111101011111111110001100001110";
        ram[34] = "0b10111110000111000110010100111001";
        ram[35] = "0b10111101100110101000011011000010";
        ram[36] = "0b00111101100110110110011110000100";
        ram[37] = "0b00111101111010001001010000111000";
        ram[38] = "0b00111110000111011010100100001100";
        ram[39] = "0b00111101111101111101100110101011";
        ram[40] = "0b10111011101010001011000000110000";
        ram[41] = "0b00111110100001110001000011111011";
        ram[42] = "0b00111101001111011100000010110011";
        ram[43] = "0b00111101101101101000010101101001";
        ram[44] = "0b00111101100100010101111100101000";
        ram[45] = "0b10111110001001100000101110011101";
        ram[46] = "0b10111101111100110010011110011111";
        ram[47] = "0b10111100000101100110010010011000";
        ram[48] = "0b00111101101110010001111101010001";
        ram[49] = "0b00111110000000110000110110111000";
        ram[50] = "0b10111101111101000001001010101110";
        ram[51] = "0b10111101000101010111011111110010";
        ram[52] = "0b10111110000010111101100101011100";
        ram[53] = "0b10111101110011110000111111100001";
        ram[54] = "0b00111100110101000010001101101110";
        ram[55] = "0b10111110010000001101111011011000";
        ram[56] = "0b10111110000010001100110011011001";
        ram[57] = "0b10111100001010001001001011100111";
        ram[58] = "0b00111100110100100101010101100011";
        ram[59] = "0b10111101001011010110100001101010";
        ram[60] = "0b10111100111010011100100010010101";
        ram[61] = "0b00111101111111000101111000100110";
        ram[62] = "0b00111100010010100011110101011111";
        ram[63] = "0b00111110000010000010110111010010";
        ram[64] = "0b00111101001000101111110001010111";
        ram[65] = "0b10111100101011001010101011000010";
        ram[66] = "0b00111110000011011100101111011100";
        ram[67] = "0b00111110001100011100101000100110";
        ram[68] = "0b10111101111001001111000010010111";
        ram[69] = "0b00111110000010011111110111000010";
        ram[70] = "0b10111101001110001101110010001001";
        ram[71] = "0b10111101011010110101100000010100";
        ram[72] = "0b10111101001000001111100001010001";
        ram[73] = "0b00111101010011100011000001010011";
        ram[74] = "0b00111101100010110000101001111101";
        ram[75] = "0b00111100001111001001010001111111";
        ram[76] = "0b10111101100110101010111100000111";
        ram[77] = "0b00111101001001011100100001001111";
        ram[78] = "0b10111110001011100010001100100000";
        ram[79] = "0b10111101100110100100101010011101";
        ram[80] = "0b10111101110110101011111000000101";
        ram[81] = "0b10111110000110000110011001101101";
        ram[82] = "0b10111101001110001001010110001100";
        ram[83] = "0b10111101010000000100010001010110";
        ram[84] = "0b10111110010010110001010101101010";
        ram[85] = "0b10111100010101111001110110001001";
        ram[86] = "0b10111101111000110000111111111101";
        ram[87] = "0b00111101010110011111010001000010";
        ram[88] = "0b00111101110010100000111000110001";
        ram[89] = "0b00111101101100000111111000011111";
        ram[90] = "0b10111101101111101110110010111100";
        ram[91] = "0b00111101101001011011111000101101";
        ram[92] = "0b10111101000010100100101111010100";
        ram[93] = "0b00111110010110111001111001000011";
        ram[94] = "0b00111101011111010001001101011100";
        ram[95] = "0b10111101111111000010010101011100";
        ram[96] = "0b10111110010101101101110011100010";
        ram[97] = "0b00111101100101001101101111000100";
        ram[98] = "0b10111101001100010100111011000110";
        ram[99] = "0b10111101100101100110101101110100";
        ram[100] = "0b10111110001111001100001001111011";
        ram[101] = "0b10111101001001110011011001101001";
        ram[102] = "0b10111100111110010001111010101011";
        ram[103] = "0b10111100001001101110010000010100";
        ram[104] = "0b10111101101001001111011010100100";
        ram[105] = "0b10111011101110000101110011010010";
        ram[106] = "0b00111101110011000010011110011010";
        ram[107] = "0b00111101101101000000000110100010";
        ram[108] = "0b10111110010100010110100011101111";
        ram[109] = "0b00111101000110011110001001001111";
        ram[110] = "0b00111101100101000000000101101011";
        ram[111] = "0b00111100011011010100010101101101";
        ram[112] = "0b10111101010101101110100101010111";
        ram[113] = "0b00111101001100101011111001011111";
        ram[114] = "0b00111110000101111101100010011110";
        ram[115] = "0b10111101100010111001001101111111";
        ram[116] = "0b10111101100111110111010011011011";
        ram[117] = "0b00111110000111000000010001110011";
        ram[118] = "0b00111011110110110111110001010100";
        ram[119] = "0b10111100101111001001100011000001";
        ram[120] = "0b00111101111100110101111010010100";
        ram[121] = "0b00111010111100001011001100000101";
        ram[122] = "0b10111101000001001100011111011101";
        ram[123] = "0b00111110010110110101100001110011";
        ram[124] = "0b10111100110011111011100101010001";
        ram[125] = "0b10111101101111111110100000011101";
        ram[126] = "0b10111101111011111100111011101101";
        ram[127] = "0b00111101111001100011011101100100";
        ram[128] = "0b00111101100110111010000000010001";
        ram[129] = "0b00111110100100100101111011110001";
        ram[130] = "0b00111101011010111001110001101001";
        ram[131] = "0b00111100110101111010010000111111";
        ram[132] = "0b10111110000001101100001010100111";
        ram[133] = "0b10111110010000000011011000011110";
        ram[134] = "0b10111101100111111100100000110100";
        ram[135] = "0b00111110010011110110010110010000";
        ram[136] = "0b00111101111001010100010111001111";
        ram[137] = "0b10111110011000011110101000001100";
        ram[138] = "0b00111110011011110111101010110110";
        ram[139] = "0b00111011111111100101001111011101";
        ram[140] = "0b10111101110001100001010000101011";
        ram[141] = "0b00111101010000001100011010000111";
        ram[142] = "0b00111101011010101100110000111111";
        ram[143] = "0b10111101100000110000001101101000";
        ram[144] = "0b00111101110111010010001000001111";
        ram[145] = "0b00111101001110001011110101011000";
        ram[146] = "0b10111110011010010011011010111010";
        ram[147] = "0b00111110011010101101000100111000";
        ram[148] = "0b10111100100000011101100111111000";
        ram[149] = "0b10111110000110000100111001101011";
        ram[150] = "0b00111110001101001000110010100000";
        ram[151] = "0b10111110000011100010111110111000";
        ram[152] = "0b10111101110110010100111110010110";
        ram[153] = "0b00111101010001011010010011010011";
        ram[154] = "0b00111101101101100001011100001110";
        ram[155] = "0b10111110000101010001010010111000";
        ram[156] = "0b10111110001011000111000110001110";
        ram[157] = "0b00111101100010111111100011110101";
        ram[158] = "0b00111101010000101011101010101110";
        ram[159] = "0b00111101101110101110110111011101";
        ram[160] = "0b10111100110010011001111111001100";
        ram[161] = "0b10111110001000011110111111001110";
        ram[162] = "0b00111110001001001100100101011000";
        ram[163] = "0b00111101100101011010100111011001";
        ram[164] = "0b00111101101110100010000101101001";
        ram[165] = "0b10111101110010010010010111001011";
        ram[166] = "0b10111101001011101010111111111110";
        ram[167] = "0b00111110010011110101100101101101";
        ram[168] = "0b10111101110100000111101101110011";
        ram[169] = "0b00111101101101000110010111010001";
        ram[170] = "0b10111101101010101000100111011110";
        ram[171] = "0b00111100011101000100111010111000";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(myip_v1_0_HLS_weicud) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 172;
static const unsigned AddressWidth = 8;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


myip_v1_0_HLS_weicud_ram* meminst;


SC_CTOR(myip_v1_0_HLS_weicud) {
meminst = new myip_v1_0_HLS_weicud_ram("myip_v1_0_HLS_weicud_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~myip_v1_0_HLS_weicud() {
    delete meminst;
}


};//endmodule
#endif
