--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml vga_pong.twx vga_pong.ncd -o vga_pong.twr vga_pong.pcf
-ucf vga_ucf.ucf

Design file:              vga_pong.ncd
Physical constraint file: vga_pong.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLK_50MHZ_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 41784 paths analyzed, 342 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.655ns.
--------------------------------------------------------------------------------

Paths for end point unit1/x_delta_reg_4 (SLICE_X48Y76.G2), 694 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               unit1/bar0_y_reg_4 (FF)
  Destination:          unit1/x_delta_reg_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.640ns (Levels of Logic = 7)
  Clock Path Skew:      -0.015ns (0.092 - 0.107)
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: unit1/bar0_y_reg_4 to unit1/x_delta_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y30.YQ      Tcko                  0.652   unit1/bar0_y_reg<5>
                                                       unit1/bar0_y_reg_4
    SLICE_X39Y43.F1      net (fanout=9)        2.032   unit1/bar0_y_reg<4>
    SLICE_X39Y43.X       Tilo                  0.704   unit1/N18
                                                       unit1/Madd_bar0_y_b_addsub0000_xor<9>121
    SLICE_X41Y42.G2      net (fanout=3)        0.502   unit1/N18
    SLICE_X41Y42.COUT    Topcyg                1.001   unit1/bar0_y_b<6>
                                                       unit1/Msub_bar0_y_b_lut<7>
                                                       unit1/Msub_bar0_y_b_cy<7>
    SLICE_X41Y43.CIN     net (fanout=1)        0.000   unit1/Msub_bar0_y_b_cy<7>
    SLICE_X41Y43.Y       Tciny                 0.869   unit1/bar0_y_b<8>
                                                       unit1/Msub_bar0_y_b_cy<8>
                                                       unit1/Msub_bar0_y_b_xor<9>
    SLICE_X43Y40.G2      net (fanout=14)       0.712   unit1/bar0_y_b<9>
    SLICE_X43Y40.COUT    Topcyg                1.001   unit1/x_delta_next_cmp_le0003
                                                       unit1/Mcompar_x_delta_next_cmp_le0003_lut<9>
                                                       unit1/Mcompar_x_delta_next_cmp_le0003_cy<9>
    SLICE_X50Y70.F2      net (fanout=1)        2.163   unit1/x_delta_next_cmp_le0003
    SLICE_X50Y70.X       Tilo                  0.759   unit1/x_delta_next<0>229
                                                       unit1/x_delta_next<0>229
    SLICE_X50Y76.G1      net (fanout=1)        0.662   unit1/x_delta_next<0>229
    SLICE_X50Y76.Y       Tilo                  0.759   unit1/x_delta_reg<8>
                                                       unit1/x_delta_next<0>269
    SLICE_X48Y76.G2      net (fanout=10)       0.932   unit1/N20
    SLICE_X48Y76.CLK     Tgck                  0.892   unit1/x_delta_reg<5>
                                                       unit1/x_delta_next<4>1
                                                       unit1/x_delta_reg_4
    -------------------------------------------------  ---------------------------
    Total                                     13.640ns (6.637ns logic, 7.003ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               unit1/bar0_y_reg_4 (FF)
  Destination:          unit1/x_delta_reg_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.608ns (Levels of Logic = 7)
  Clock Path Skew:      -0.015ns (0.092 - 0.107)
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: unit1/bar0_y_reg_4 to unit1/x_delta_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y30.YQ      Tcko                  0.652   unit1/bar0_y_reg<5>
                                                       unit1/bar0_y_reg_4
    SLICE_X39Y43.F1      net (fanout=9)        2.032   unit1/bar0_y_reg<4>
    SLICE_X39Y43.X       Tilo                  0.704   unit1/N18
                                                       unit1/Madd_bar0_y_b_addsub0000_xor<9>121
    SLICE_X41Y42.G2      net (fanout=3)        0.502   unit1/N18
    SLICE_X41Y42.Y       Topgy                 1.231   unit1/bar0_y_b<6>
                                                       unit1/Msub_bar0_y_b_lut<7>
                                                       unit1/Msub_bar0_y_b_xor<7>
    SLICE_X43Y39.G2      net (fanout=4)        1.201   unit1/bar0_y_b<7>
    SLICE_X43Y39.COUT    Topcyg                1.001   unit1/Mcompar_x_delta_next_cmp_le0003_cy<7>
                                                       unit1/Mcompar_x_delta_next_cmp_le0003_lut<7>
                                                       unit1/Mcompar_x_delta_next_cmp_le0003_cy<7>
    SLICE_X43Y40.CIN     net (fanout=1)        0.000   unit1/Mcompar_x_delta_next_cmp_le0003_cy<7>
    SLICE_X43Y40.COUT    Tbyp                  0.118   unit1/x_delta_next_cmp_le0003
                                                       unit1/Mcompar_x_delta_next_cmp_le0003_cy<8>
                                                       unit1/Mcompar_x_delta_next_cmp_le0003_cy<9>
    SLICE_X50Y70.F2      net (fanout=1)        2.163   unit1/x_delta_next_cmp_le0003
    SLICE_X50Y70.X       Tilo                  0.759   unit1/x_delta_next<0>229
                                                       unit1/x_delta_next<0>229
    SLICE_X50Y76.G1      net (fanout=1)        0.662   unit1/x_delta_next<0>229
    SLICE_X50Y76.Y       Tilo                  0.759   unit1/x_delta_reg<8>
                                                       unit1/x_delta_next<0>269
    SLICE_X48Y76.G2      net (fanout=10)       0.932   unit1/N20
    SLICE_X48Y76.CLK     Tgck                  0.892   unit1/x_delta_reg<5>
                                                       unit1/x_delta_next<4>1
                                                       unit1/x_delta_reg_4
    -------------------------------------------------  ---------------------------
    Total                                     13.608ns (6.116ns logic, 7.492ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               unit1/bar0_y_reg_6 (FF)
  Destination:          unit1/x_delta_reg_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.595ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.092 - 0.109)
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: unit1/bar0_y_reg_6 to unit1/x_delta_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y33.YQ      Tcko                  0.652   unit1/bar0_y_reg<7>
                                                       unit1/bar0_y_reg_6
    SLICE_X39Y43.F2      net (fanout=7)        1.987   unit1/bar0_y_reg<6>
    SLICE_X39Y43.X       Tilo                  0.704   unit1/N18
                                                       unit1/Madd_bar0_y_b_addsub0000_xor<9>121
    SLICE_X41Y42.G2      net (fanout=3)        0.502   unit1/N18
    SLICE_X41Y42.COUT    Topcyg                1.001   unit1/bar0_y_b<6>
                                                       unit1/Msub_bar0_y_b_lut<7>
                                                       unit1/Msub_bar0_y_b_cy<7>
    SLICE_X41Y43.CIN     net (fanout=1)        0.000   unit1/Msub_bar0_y_b_cy<7>
    SLICE_X41Y43.Y       Tciny                 0.869   unit1/bar0_y_b<8>
                                                       unit1/Msub_bar0_y_b_cy<8>
                                                       unit1/Msub_bar0_y_b_xor<9>
    SLICE_X43Y40.G2      net (fanout=14)       0.712   unit1/bar0_y_b<9>
    SLICE_X43Y40.COUT    Topcyg                1.001   unit1/x_delta_next_cmp_le0003
                                                       unit1/Mcompar_x_delta_next_cmp_le0003_lut<9>
                                                       unit1/Mcompar_x_delta_next_cmp_le0003_cy<9>
    SLICE_X50Y70.F2      net (fanout=1)        2.163   unit1/x_delta_next_cmp_le0003
    SLICE_X50Y70.X       Tilo                  0.759   unit1/x_delta_next<0>229
                                                       unit1/x_delta_next<0>229
    SLICE_X50Y76.G1      net (fanout=1)        0.662   unit1/x_delta_next<0>229
    SLICE_X50Y76.Y       Tilo                  0.759   unit1/x_delta_reg<8>
                                                       unit1/x_delta_next<0>269
    SLICE_X48Y76.G2      net (fanout=10)       0.932   unit1/N20
    SLICE_X48Y76.CLK     Tgck                  0.892   unit1/x_delta_reg<5>
                                                       unit1/x_delta_next<4>1
                                                       unit1/x_delta_reg_4
    -------------------------------------------------  ---------------------------
    Total                                     13.595ns (6.637ns logic, 6.958ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

Paths for end point unit1/x_delta_reg_9 (SLICE_X50Y74.F1), 694 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               unit1/bar0_y_reg_4 (FF)
  Destination:          unit1/x_delta_reg_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.492ns (Levels of Logic = 7)
  Clock Path Skew:      -0.011ns (0.096 - 0.107)
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: unit1/bar0_y_reg_4 to unit1/x_delta_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y30.YQ      Tcko                  0.652   unit1/bar0_y_reg<5>
                                                       unit1/bar0_y_reg_4
    SLICE_X39Y43.F1      net (fanout=9)        2.032   unit1/bar0_y_reg<4>
    SLICE_X39Y43.X       Tilo                  0.704   unit1/N18
                                                       unit1/Madd_bar0_y_b_addsub0000_xor<9>121
    SLICE_X41Y42.G2      net (fanout=3)        0.502   unit1/N18
    SLICE_X41Y42.COUT    Topcyg                1.001   unit1/bar0_y_b<6>
                                                       unit1/Msub_bar0_y_b_lut<7>
                                                       unit1/Msub_bar0_y_b_cy<7>
    SLICE_X41Y43.CIN     net (fanout=1)        0.000   unit1/Msub_bar0_y_b_cy<7>
    SLICE_X41Y43.Y       Tciny                 0.869   unit1/bar0_y_b<8>
                                                       unit1/Msub_bar0_y_b_cy<8>
                                                       unit1/Msub_bar0_y_b_xor<9>
    SLICE_X43Y40.G2      net (fanout=14)       0.712   unit1/bar0_y_b<9>
    SLICE_X43Y40.COUT    Topcyg                1.001   unit1/x_delta_next_cmp_le0003
                                                       unit1/Mcompar_x_delta_next_cmp_le0003_lut<9>
                                                       unit1/Mcompar_x_delta_next_cmp_le0003_cy<9>
    SLICE_X50Y70.F2      net (fanout=1)        2.163   unit1/x_delta_next_cmp_le0003
    SLICE_X50Y70.X       Tilo                  0.759   unit1/x_delta_next<0>229
                                                       unit1/x_delta_next<0>229
    SLICE_X50Y76.G1      net (fanout=1)        0.662   unit1/x_delta_next<0>229
    SLICE_X50Y76.Y       Tilo                  0.759   unit1/x_delta_reg<8>
                                                       unit1/x_delta_next<0>269
    SLICE_X50Y74.F1      net (fanout=10)       0.784   unit1/N20
    SLICE_X50Y74.CLK     Tfck                  0.892   unit1/x_delta_reg<9>
                                                       unit1/x_delta_next<9>1
                                                       unit1/x_delta_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.492ns (6.637ns logic, 6.855ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.529ns (requirement - (data path - clock path skew + uncertainty))
  Source:               unit1/bar0_y_reg_4 (FF)
  Destination:          unit1/x_delta_reg_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.460ns (Levels of Logic = 7)
  Clock Path Skew:      -0.011ns (0.096 - 0.107)
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: unit1/bar0_y_reg_4 to unit1/x_delta_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y30.YQ      Tcko                  0.652   unit1/bar0_y_reg<5>
                                                       unit1/bar0_y_reg_4
    SLICE_X39Y43.F1      net (fanout=9)        2.032   unit1/bar0_y_reg<4>
    SLICE_X39Y43.X       Tilo                  0.704   unit1/N18
                                                       unit1/Madd_bar0_y_b_addsub0000_xor<9>121
    SLICE_X41Y42.G2      net (fanout=3)        0.502   unit1/N18
    SLICE_X41Y42.Y       Topgy                 1.231   unit1/bar0_y_b<6>
                                                       unit1/Msub_bar0_y_b_lut<7>
                                                       unit1/Msub_bar0_y_b_xor<7>
    SLICE_X43Y39.G2      net (fanout=4)        1.201   unit1/bar0_y_b<7>
    SLICE_X43Y39.COUT    Topcyg                1.001   unit1/Mcompar_x_delta_next_cmp_le0003_cy<7>
                                                       unit1/Mcompar_x_delta_next_cmp_le0003_lut<7>
                                                       unit1/Mcompar_x_delta_next_cmp_le0003_cy<7>
    SLICE_X43Y40.CIN     net (fanout=1)        0.000   unit1/Mcompar_x_delta_next_cmp_le0003_cy<7>
    SLICE_X43Y40.COUT    Tbyp                  0.118   unit1/x_delta_next_cmp_le0003
                                                       unit1/Mcompar_x_delta_next_cmp_le0003_cy<8>
                                                       unit1/Mcompar_x_delta_next_cmp_le0003_cy<9>
    SLICE_X50Y70.F2      net (fanout=1)        2.163   unit1/x_delta_next_cmp_le0003
    SLICE_X50Y70.X       Tilo                  0.759   unit1/x_delta_next<0>229
                                                       unit1/x_delta_next<0>229
    SLICE_X50Y76.G1      net (fanout=1)        0.662   unit1/x_delta_next<0>229
    SLICE_X50Y76.Y       Tilo                  0.759   unit1/x_delta_reg<8>
                                                       unit1/x_delta_next<0>269
    SLICE_X50Y74.F1      net (fanout=10)       0.784   unit1/N20
    SLICE_X50Y74.CLK     Tfck                  0.892   unit1/x_delta_reg<9>
                                                       unit1/x_delta_next<9>1
                                                       unit1/x_delta_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.460ns (6.116ns logic, 7.344ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               unit1/bar0_y_reg_6 (FF)
  Destination:          unit1/x_delta_reg_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.447ns (Levels of Logic = 7)
  Clock Path Skew:      -0.013ns (0.096 - 0.109)
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: unit1/bar0_y_reg_6 to unit1/x_delta_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y33.YQ      Tcko                  0.652   unit1/bar0_y_reg<7>
                                                       unit1/bar0_y_reg_6
    SLICE_X39Y43.F2      net (fanout=7)        1.987   unit1/bar0_y_reg<6>
    SLICE_X39Y43.X       Tilo                  0.704   unit1/N18
                                                       unit1/Madd_bar0_y_b_addsub0000_xor<9>121
    SLICE_X41Y42.G2      net (fanout=3)        0.502   unit1/N18
    SLICE_X41Y42.COUT    Topcyg                1.001   unit1/bar0_y_b<6>
                                                       unit1/Msub_bar0_y_b_lut<7>
                                                       unit1/Msub_bar0_y_b_cy<7>
    SLICE_X41Y43.CIN     net (fanout=1)        0.000   unit1/Msub_bar0_y_b_cy<7>
    SLICE_X41Y43.Y       Tciny                 0.869   unit1/bar0_y_b<8>
                                                       unit1/Msub_bar0_y_b_cy<8>
                                                       unit1/Msub_bar0_y_b_xor<9>
    SLICE_X43Y40.G2      net (fanout=14)       0.712   unit1/bar0_y_b<9>
    SLICE_X43Y40.COUT    Topcyg                1.001   unit1/x_delta_next_cmp_le0003
                                                       unit1/Mcompar_x_delta_next_cmp_le0003_lut<9>
                                                       unit1/Mcompar_x_delta_next_cmp_le0003_cy<9>
    SLICE_X50Y70.F2      net (fanout=1)        2.163   unit1/x_delta_next_cmp_le0003
    SLICE_X50Y70.X       Tilo                  0.759   unit1/x_delta_next<0>229
                                                       unit1/x_delta_next<0>229
    SLICE_X50Y76.G1      net (fanout=1)        0.662   unit1/x_delta_next<0>229
    SLICE_X50Y76.Y       Tilo                  0.759   unit1/x_delta_reg<8>
                                                       unit1/x_delta_next<0>269
    SLICE_X50Y74.F1      net (fanout=10)       0.784   unit1/N20
    SLICE_X50Y74.CLK     Tfck                  0.892   unit1/x_delta_reg<9>
                                                       unit1/x_delta_next<9>1
                                                       unit1/x_delta_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.447ns (6.637ns logic, 6.810ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Paths for end point unit1/x_delta_reg_5 (SLICE_X48Y76.F1), 694 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               unit1/bar0_y_reg_4 (FF)
  Destination:          unit1/x_delta_reg_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.369ns (Levels of Logic = 7)
  Clock Path Skew:      -0.015ns (0.092 - 0.107)
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: unit1/bar0_y_reg_4 to unit1/x_delta_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y30.YQ      Tcko                  0.652   unit1/bar0_y_reg<5>
                                                       unit1/bar0_y_reg_4
    SLICE_X39Y43.F1      net (fanout=9)        2.032   unit1/bar0_y_reg<4>
    SLICE_X39Y43.X       Tilo                  0.704   unit1/N18
                                                       unit1/Madd_bar0_y_b_addsub0000_xor<9>121
    SLICE_X41Y42.G2      net (fanout=3)        0.502   unit1/N18
    SLICE_X41Y42.COUT    Topcyg                1.001   unit1/bar0_y_b<6>
                                                       unit1/Msub_bar0_y_b_lut<7>
                                                       unit1/Msub_bar0_y_b_cy<7>
    SLICE_X41Y43.CIN     net (fanout=1)        0.000   unit1/Msub_bar0_y_b_cy<7>
    SLICE_X41Y43.Y       Tciny                 0.869   unit1/bar0_y_b<8>
                                                       unit1/Msub_bar0_y_b_cy<8>
                                                       unit1/Msub_bar0_y_b_xor<9>
    SLICE_X43Y40.G2      net (fanout=14)       0.712   unit1/bar0_y_b<9>
    SLICE_X43Y40.COUT    Topcyg                1.001   unit1/x_delta_next_cmp_le0003
                                                       unit1/Mcompar_x_delta_next_cmp_le0003_lut<9>
                                                       unit1/Mcompar_x_delta_next_cmp_le0003_cy<9>
    SLICE_X50Y70.F2      net (fanout=1)        2.163   unit1/x_delta_next_cmp_le0003
    SLICE_X50Y70.X       Tilo                  0.759   unit1/x_delta_next<0>229
                                                       unit1/x_delta_next<0>229
    SLICE_X50Y76.G1      net (fanout=1)        0.662   unit1/x_delta_next<0>229
    SLICE_X50Y76.Y       Tilo                  0.759   unit1/x_delta_reg<8>
                                                       unit1/x_delta_next<0>269
    SLICE_X48Y76.F1      net (fanout=10)       0.661   unit1/N20
    SLICE_X48Y76.CLK     Tfck                  0.892   unit1/x_delta_reg<5>
                                                       unit1/x_delta_next<5>1
                                                       unit1/x_delta_reg_5
    -------------------------------------------------  ---------------------------
    Total                                     13.369ns (6.637ns logic, 6.732ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               unit1/bar0_y_reg_4 (FF)
  Destination:          unit1/x_delta_reg_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.337ns (Levels of Logic = 7)
  Clock Path Skew:      -0.015ns (0.092 - 0.107)
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: unit1/bar0_y_reg_4 to unit1/x_delta_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y30.YQ      Tcko                  0.652   unit1/bar0_y_reg<5>
                                                       unit1/bar0_y_reg_4
    SLICE_X39Y43.F1      net (fanout=9)        2.032   unit1/bar0_y_reg<4>
    SLICE_X39Y43.X       Tilo                  0.704   unit1/N18
                                                       unit1/Madd_bar0_y_b_addsub0000_xor<9>121
    SLICE_X41Y42.G2      net (fanout=3)        0.502   unit1/N18
    SLICE_X41Y42.Y       Topgy                 1.231   unit1/bar0_y_b<6>
                                                       unit1/Msub_bar0_y_b_lut<7>
                                                       unit1/Msub_bar0_y_b_xor<7>
    SLICE_X43Y39.G2      net (fanout=4)        1.201   unit1/bar0_y_b<7>
    SLICE_X43Y39.COUT    Topcyg                1.001   unit1/Mcompar_x_delta_next_cmp_le0003_cy<7>
                                                       unit1/Mcompar_x_delta_next_cmp_le0003_lut<7>
                                                       unit1/Mcompar_x_delta_next_cmp_le0003_cy<7>
    SLICE_X43Y40.CIN     net (fanout=1)        0.000   unit1/Mcompar_x_delta_next_cmp_le0003_cy<7>
    SLICE_X43Y40.COUT    Tbyp                  0.118   unit1/x_delta_next_cmp_le0003
                                                       unit1/Mcompar_x_delta_next_cmp_le0003_cy<8>
                                                       unit1/Mcompar_x_delta_next_cmp_le0003_cy<9>
    SLICE_X50Y70.F2      net (fanout=1)        2.163   unit1/x_delta_next_cmp_le0003
    SLICE_X50Y70.X       Tilo                  0.759   unit1/x_delta_next<0>229
                                                       unit1/x_delta_next<0>229
    SLICE_X50Y76.G1      net (fanout=1)        0.662   unit1/x_delta_next<0>229
    SLICE_X50Y76.Y       Tilo                  0.759   unit1/x_delta_reg<8>
                                                       unit1/x_delta_next<0>269
    SLICE_X48Y76.F1      net (fanout=10)       0.661   unit1/N20
    SLICE_X48Y76.CLK     Tfck                  0.892   unit1/x_delta_reg<5>
                                                       unit1/x_delta_next<5>1
                                                       unit1/x_delta_reg_5
    -------------------------------------------------  ---------------------------
    Total                                     13.337ns (6.116ns logic, 7.221ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               unit1/bar0_y_reg_6 (FF)
  Destination:          unit1/x_delta_reg_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.324ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.092 - 0.109)
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: unit1/bar0_y_reg_6 to unit1/x_delta_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y33.YQ      Tcko                  0.652   unit1/bar0_y_reg<7>
                                                       unit1/bar0_y_reg_6
    SLICE_X39Y43.F2      net (fanout=7)        1.987   unit1/bar0_y_reg<6>
    SLICE_X39Y43.X       Tilo                  0.704   unit1/N18
                                                       unit1/Madd_bar0_y_b_addsub0000_xor<9>121
    SLICE_X41Y42.G2      net (fanout=3)        0.502   unit1/N18
    SLICE_X41Y42.COUT    Topcyg                1.001   unit1/bar0_y_b<6>
                                                       unit1/Msub_bar0_y_b_lut<7>
                                                       unit1/Msub_bar0_y_b_cy<7>
    SLICE_X41Y43.CIN     net (fanout=1)        0.000   unit1/Msub_bar0_y_b_cy<7>
    SLICE_X41Y43.Y       Tciny                 0.869   unit1/bar0_y_b<8>
                                                       unit1/Msub_bar0_y_b_cy<8>
                                                       unit1/Msub_bar0_y_b_xor<9>
    SLICE_X43Y40.G2      net (fanout=14)       0.712   unit1/bar0_y_b<9>
    SLICE_X43Y40.COUT    Topcyg                1.001   unit1/x_delta_next_cmp_le0003
                                                       unit1/Mcompar_x_delta_next_cmp_le0003_lut<9>
                                                       unit1/Mcompar_x_delta_next_cmp_le0003_cy<9>
    SLICE_X50Y70.F2      net (fanout=1)        2.163   unit1/x_delta_next_cmp_le0003
    SLICE_X50Y70.X       Tilo                  0.759   unit1/x_delta_next<0>229
                                                       unit1/x_delta_next<0>229
    SLICE_X50Y76.G1      net (fanout=1)        0.662   unit1/x_delta_next<0>229
    SLICE_X50Y76.Y       Tilo                  0.759   unit1/x_delta_reg<8>
                                                       unit1/x_delta_next<0>269
    SLICE_X48Y76.F1      net (fanout=10)       0.661   unit1/N20
    SLICE_X48Y76.CLK     Tfck                  0.892   unit1/x_delta_reg<5>
                                                       unit1/x_delta_next<5>1
                                                       unit1/x_delta_reg_5
    -------------------------------------------------  ---------------------------
    Total                                     13.324ns (6.637ns logic, 6.687ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_50MHZ_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point unit0/mod2_reg (SLICE_X67Y65.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.050ns (requirement - (clock path skew + uncertainty - data path))
  Source:               unit0/mod2_reg (FF)
  Destination:          unit0/mod2_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.050ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHZ_BUFGP rising at 20.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: unit0/mod2_reg to unit0/mod2_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y65.YQ      Tcko                  0.470   unit0/mod2_reg
                                                       unit0/mod2_reg
    SLICE_X67Y65.BY      net (fanout=16)       0.445   unit0/mod2_reg
    SLICE_X67Y65.CLK     Tckdi       (-Th)    -0.135   unit0/mod2_reg
                                                       unit0/mod2_reg
    -------------------------------------------------  ---------------------------
    Total                                      1.050ns (0.605ns logic, 0.445ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------

Paths for end point rgb_reg_1 (SLICE_X67Y63.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.062ns (requirement - (clock path skew + uncertainty - data path))
  Source:               unit0/mod2_reg (FF)
  Destination:          rgb_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.060ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.002 - 0.004)
  Source Clock:         CLK_50MHZ_BUFGP rising at 20.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: unit0/mod2_reg to rgb_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y65.YQ      Tcko                  0.470   unit0/mod2_reg
                                                       unit0/mod2_reg
    SLICE_X67Y63.CE      net (fanout=16)       0.521   unit0/mod2_reg
    SLICE_X67Y63.CLK     Tckce       (-Th)    -0.069   rgb_reg<1>
                                                       rgb_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      1.060ns (0.539ns logic, 0.521ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------

Paths for end point rgb_reg_2 (SLICE_X67Y62.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.062ns (requirement - (clock path skew + uncertainty - data path))
  Source:               unit0/mod2_reg (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.060ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.002 - 0.004)
  Source Clock:         CLK_50MHZ_BUFGP rising at 20.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: unit0/mod2_reg to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y65.YQ      Tcko                  0.470   unit0/mod2_reg
                                                       unit0/mod2_reg
    SLICE_X67Y62.CE      net (fanout=16)       0.521   unit0/mod2_reg
    SLICE_X67Y62.CLK     Tckce       (-Th)    -0.069   rgb_reg<2>
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      1.060ns (0.539ns logic, 0.521ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_50MHZ_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 17.935ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: unit1/bar0_y_reg<1>/CLK
  Logical resource: unit1/bar0_y_reg_1/CK
  Location pin: SLICE_X32Y32.CLK
  Clock network: CLK_50MHZ_BUFGP
--------------------------------------------------------------------------------
Slack: 17.935ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: unit1/x_delta_reg<8>/CLK
  Logical resource: unit1/x_delta_reg_8/CK
  Location pin: SLICE_X50Y76.CLK
  Clock network: CLK_50MHZ_BUFGP
--------------------------------------------------------------------------------
Slack: 17.935ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: unit1/bar1_y_reg<1>/CLK
  Logical resource: unit1/bar1_y_reg_1/CK
  Location pin: SLICE_X52Y36.CLK
  Clock network: CLK_50MHZ_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_50MHZ
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_50MHZ      |   13.655|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 41784 paths, 0 nets, and 1213 connections

Design statistics:
   Minimum period:  13.655ns{1}   (Maximum frequency:  73.233MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Aug 08 17:51:29 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 178 MB



