#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Mar 20 14:30:14 2021
# Process ID: 23106
# Current directory: /home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/hls_src/L1toORAN
# Command line: vivado
# Log file: /home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/hls_src/L1toORAN/vivado.log
# Journal file: /home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/hls_src/L1toORAN/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/hls_src'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/sim_src'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:Userplane_L1_Data_Gen:1.0'. The one found in IP location '/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/hls_src/U_plane_src/12_Dummy_L1_to_UPLANE/solution1/impl/ip' will take precedence over the same IP in location /home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/hls_src/other_ips/12_Dummy_L1_to_UPLANE/solution1/impl/ip
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 6589.945 ; gain = 216.824 ; free physical = 10342 ; free virtual = 85721
update_compile_order -fileset sources_1
open_bd_design {/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/CU_Integration_sim.bd}
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_3
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_4
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_3
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_4
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_5
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_6
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_2
Adding component instance block -- xilinx.com:hls:cplane_packetizer:1.0 - cplane_packetizer_0
Adding component instance block -- xilinx.com:ip:axis_register_slice:1.1 - axis_register_slice_0
Adding component instance block -- xilinx.com:ip:axis_register_slice:1.1 - axis_register_slice_11
Adding component instance block -- xilinx.com:hls:cplane_depacketizer:1.0 - cplane_depacketizer_0
Adding component instance block -- xilinx.com:ip:axis_register_slice:1.1 - axis_register_slice_6
Adding component instance block -- xilinx.com:ip:axis_register_slice:1.1 - axis_register_slice_7
Adding component instance block -- xilinx.com:hls:ethernet_mux:1.0 - ethernet_mux_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_6
Adding component instance block -- xilinx.com:hls:ecpri_mux:1.0 - ecpri_mux_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_1
Adding component instance block -- xilinx.com:hls:err_count:1.0 - err_count_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_8
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_2
Adding component instance block -- xilinx.com:hls:uplane_depacketiser:1.0 - uplane_depacketiser_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_2
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_3
Adding component instance block -- xilinx.com:hls:Ethernet_demux:1.0 - Ethernet_demux_0
Adding component instance block -- xilinx.com:hls:ecpri_demux:1.0 - ecpri_demux_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_3
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_5
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_6
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_3
Adding component instance block -- xilinx.com:hls:epacket_gen:1.0 - epacket_gen_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_4
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_6
Adding component instance block -- xilinx.com:hls:Data_Gen:1.0 - Data_Gen_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_5
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_2
Adding component instance block -- xilinx.com:hls:uplane_packetiser:1.0 - uplane_packetiser_0
Adding component instance block -- xilinx.com:hls:Userplane_L1_Data_Gen:1.0 - Userplane_L1_Data_Gen_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding component instance block -- xilinx.com:hls:BfW_Coeff_Gen:1.0 - BfW_Coeff_Gen_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_4
Adding component instance block -- xilinx.com:hls:L1_Data_Gen:1.0 - L1_Data_Gen_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:hls:L1toORAN:1.0 - L1toORAN_0
Successfully read diagram <CU_Integration_sim> from BD file </home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/CU_Integration_sim.bd>
regenerate_bd_layout
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CU_Integration_sim_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.sim/sim_1/behav/xsim/BfW_Coeff_Gen_coeff_rom.dat'
INFO: [SIM-utils-43] Exported '/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.sim/sim_1/behav/xsim/L1_Data_Gen_numBeam_rom.dat'
INFO: [SIM-utils-43] Exported '/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.sim/sim_1/behav/xsim/L1toORAN_mask_table1_rom.dat'
INFO: [SIM-utils-43] Exported '/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.sim/sim_1/behav/xsim/err_count_expOutput_V_rom.dat'
INFO: [SIM-utils-43] Exported '/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.sim/sim_1/behav/xsim/err_count_expOutput_V_rom.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax --d SIM_SPEED_UP -prj CU_Integration_sim_wrapper_vlog.prj
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:03:46 . Memory (MB): peak = 7104.234 ; gain = 0.000 ; free physical = 10151 ; free virtual = 85523
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:03:49 . Memory (MB): peak = 7104.234 ; gain = 0.000 ; free physical = 10162 ; free virtual = 85535
INFO: [Common 17-344] 'launch_simulation' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar 20 14:34:57 2021...
