$date
	Sun Oct 23 09:20:04 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#977421
b1110 !
1"
#977422
b1110 &
b1110 %
1$
#977423
0"
#977426
b111 &
b111 %
#977430
b10110 &
b10110 %
#977434
b1011 &
b1011 %
#977438
b100010 &
b100010 %
#977442
b10001 &
b10001 %
#977446
b110100 &
b110100 %
#977450
b11010 &
b11010 %
#977454
b1101 &
b1101 %
#977458
b101000 &
b101000 %
#977462
b10100 &
b10100 %
#977466
b1010 &
b1010 %
#977470
b101 &
b101 %
#977474
b10000 &
b10000 %
#977478
b1000 &
b1000 %
#977482
b100 &
b100 %
#977486
b10 &
b10 %
#977490
b1 &
b1 %
1#
#977494
b0 &
0#
b0 %
0$
#1961211
b10001 !
1"
#1961214
b10001 &
b10001 %
1$
#1961215
0"
#1961218
b110100 &
b110100 %
#1961222
b11010 &
b11010 %
#1961226
b1101 &
b1101 %
#1961230
b101000 &
b101000 %
#1961234
b10100 &
b10100 %
#1961238
b1010 &
b1010 %
#1961242
b101 &
b101 %
#1961246
b10000 &
b10000 %
#1961250
b1000 &
b1000 %
#1961254
b100 &
b100 %
#1961258
b10 &
b10 %
#1961262
b1 &
1#
b1 %
#1961266
b0 &
b0 %
0#
0$
#2951938
b10000 &
b10000 %
1$
b10000 !
1"
#2951939
0"
#2951942
b1000 &
b1000 %
#2951946
b100 &
b100 %
#2951950
b10 &
b10 %
#2951954
b1 &
b1 %
1#
#2951958
b0 &
0#
b0 %
0$
#4500012
