TimeQuest Timing Analyzer report for top
Mon Mar 27 16:48:40 2017
Quartus Prime Version 16.1.2 Build 203 01/18/2017 SJ Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 950mV 100C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 950mV 100C Model Setup Summary
  9. Slow 950mV 100C Model Hold Summary
 10. Slow 950mV 100C Model Recovery Summary
 11. Slow 950mV 100C Model Removal Summary
 12. Slow 950mV 100C Model Minimum Pulse Width Summary
 13. Slow 950mV 100C Model Net Delay Summary
 14. Slow 950mV 100C Model Metastability Summary
 15. Slow 950mV 0C Model Fmax Summary
 16. Slow 950mV 0C Model Setup Summary
 17. Slow 950mV 0C Model Hold Summary
 18. Slow 950mV 0C Model Recovery Summary
 19. Slow 950mV 0C Model Removal Summary
 20. Slow 950mV 0C Model Minimum Pulse Width Summary
 21. Slow 950mV 0C Model Net Delay Summary
 22. Slow 950mV 0C Model Metastability Summary
 23. Fast 950mV 100C Model Setup Summary
 24. Fast 950mV 100C Model Hold Summary
 25. Fast 950mV 100C Model Recovery Summary
 26. Fast 950mV 100C Model Removal Summary
 27. Fast 950mV 100C Model Minimum Pulse Width Summary
 28. Fast 950mV 100C Model Net Delay Summary
 29. Fast 950mV 100C Model Metastability Summary
 30. Fast 950mV 0C Model Setup Summary
 31. Fast 950mV 0C Model Hold Summary
 32. Fast 950mV 0C Model Recovery Summary
 33. Fast 950mV 0C Model Removal Summary
 34. Fast 950mV 0C Model Minimum Pulse Width Summary
 35. Fast 950mV 0C Model Net Delay Summary
 36. Fast 950mV 0C Model Metastability Summary
 37. Multicorner Timing Analysis Summary
 38. Board Trace Model Assignments
 39. Input Transition Times
 40. Signal Integrity Metrics (Slow 950mv 100c Model)
 41. Signal Integrity Metrics (Fast 950mv 0c Model)
 42. Setup Transfers
 43. Hold Transfers
 44. Recovery Transfers
 45. Removal Transfers
 46. Unconstrained Paths Summary
 47. Clock Status Summary
 48. TimeQuest Timing Analyzer INI Usage
 49. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                          ;
+-----------------------+----------------------------------------------------+
; Quartus Prime Version ; Version 16.1.2 Build 203 01/18/2017 SJ Pro Edition ;
; Timing Analyzer       ; TimeQuest Spectra-Q                                ;
; Revision Name         ; top                                                ;
; Device Family         ; Arria 10                                           ;
; Device Name           ; 10AX115S2F45I1SG                                   ;
; Snapshot              ; final                                              ;
; Timing Models         ; Final                                              ;
; Delay Model           ; Combined                                           ;
; Rise/Fall Delays      ; Enabled                                            ;
+-----------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 32          ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.14        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.7%      ;
;     Processor 3            ;   4.6%      ;
;     Processor 4            ;   4.6%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                   ;
+-----------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                               ; Status ; Read at                  ;
+-----------------------------------------------------------------------------+--------+--------------------------+
; kernel_system/altera_reset_controller_161/synth/altera_reset_controller.sdc ; OK     ; Mon Mar 27 16:48:12 2017 ;
; base.sdc                                                                    ; OK     ; Mon Mar 27 16:48:15 2017 ;
+-----------------------------------------------------------------------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------+-----------+----------+-------------+--------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                               ; Type      ; Period   ; Frequency   ; Rise   ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                                          ; Source                                                                                                                                                                                                                                                                                                              ; Targets                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------+-----------+----------+-------------+--------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altera_ts_clk                                                            ; Base      ; 1000.000 ; 1.0 MHz     ; 0.000  ; 500.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                 ;                                                                                                                                                                                                                                                                                                                     ; { board_inst|temperature|temperature|temp|sd1~sn_adc_ts_clk.reg }                                                                                                                                                                                                                                                        ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk ; Generated ; 6.666    ; 150.02 MHz  ; 0.000  ; 3.333   ;            ; 8         ; 1           ;       ;        ;           ;            ; false    ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk   ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                                                                                     ; { board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst|outclk[3] }                                                                                                                                                                                                                     ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk       ; Generated ; 3.333    ; 300.03 MHz  ; 0.104  ; 1.770   ;            ; 4         ; 1           ; 11.2  ;        ;           ;            ; false    ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk   ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                                                                                     ; { board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pa_core_clk_out[0] }                                                                                                                                                                  ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_0          ; Generated ; 1.666    ; 600.24 MHz  ; 0.104  ; 0.937   ;            ; 2         ; 1           ; 22.5  ;        ;           ;            ; false    ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk   ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                                                                                     ; { board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst|loaden[0] }                                                                                                                                                                                                                     ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_1          ; Generated ; 1.666    ; 600.24 MHz  ; 0.104  ; 0.937   ;            ; 2         ; 1           ; 22.5  ;        ;           ;            ; false    ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk_1 ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|vcoph[0]                                                                                                                                                                                                        ; { board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|loaden[0] }                                                                                                                                                                                                        ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_2          ; Generated ; 1.666    ; 600.24 MHz  ; 0.104  ; 0.937   ;            ; 2         ; 1           ; 22.5  ;        ;           ;            ; false    ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk_2 ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate|vcoph[0]                                                                                                                                                                                                          ; { board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate|loaden[0] }                                                                                                                                                                                                          ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_0        ; Generated ; 3.333    ; 300.03 MHz  ; 0.104  ; 1.770   ;            ; 4         ; 1           ; 11.2  ;        ;           ;            ; false    ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk   ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                                                                                     ; { board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst|lvds_clk[0] }                                                                                                                                                                                                                   ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1        ; Generated ; 3.333    ; 300.03 MHz  ; 0.104  ; 1.770   ;            ; 4         ; 1           ; 11.2  ;        ;           ;            ; false    ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk_1 ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|vcoph[0]                                                                                                                                                                                                        ; { board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|lvds_clk[0] }                                                                                                                                                                                                      ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2        ; Generated ; 3.333    ; 300.03 MHz  ; 0.104  ; 1.770   ;            ; 4         ; 1           ; 11.2  ;        ;           ;            ; false    ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk_2 ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate|vcoph[0]                                                                                                                                                                                                          ; { board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate|lvds_clk[0] }                                                                                                                                                                                                        ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk            ; Generated ; 0.833    ; 1200.48 MHz ; 0.000  ; 0.416   ;            ; 1         ; 8           ;       ;        ;           ;            ; false    ; pll_ref_clk                                                     ; pll_ref_clk                                                                                                                                                                                                                                                                                                         ; { board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst|vcoph[0] }                                                                                                                                                                                                                      ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk_1          ; Generated ; 0.833    ; 1200.48 MHz ; 0.000  ; 0.416   ;            ; 1         ; 8           ;       ;        ;           ;            ; false    ; pll_ref_clk                                                     ; pll_ref_clk                                                                                                                                                                                                                                                                                                         ; { board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|vcoph[0] }                                                                                                                                                                                                         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk_2          ; Generated ; 0.833    ; 1200.48 MHz ; 0.000  ; 0.416   ;            ; 1         ; 8           ;       ;        ;           ;            ; false    ; pll_ref_clk                                                     ; pll_ref_clk                                                                                                                                                                                                                                                                                                         ; { board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate|vcoph[0] }                                                                                                                                                                                                           ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_0           ; Generated ; 0.833    ; 1200.48 MHz ; 0.000  ; 0.416   ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk   ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                                                                                     ; { board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].lane_gen[0].lane_inst~out_phy_reg }                                                                                                                                                                  ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_1           ; Generated ; 0.833    ; 1200.48 MHz ; 0.000  ; 0.416   ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk   ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                                                                                     ; { board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].lane_gen[1].lane_inst~out_phy_reg }                                                                                                                                                                  ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_2           ; Generated ; 0.833    ; 1200.48 MHz ; 0.000  ; 0.416   ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk   ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                                                                                     ; { board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].lane_gen[2].lane_inst~out_phy_reg }                                                                                                                                                                  ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_3           ; Generated ; 0.833    ; 1200.48 MHz ; 0.000  ; 0.416   ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk_1 ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|vcoph[0]                                                                                                                                                                                                        ; { board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[3].lane_inst~out_phy_reg }                                                                                                                                                                  ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_4           ; Generated ; 0.833    ; 1200.48 MHz ; 0.000  ; 0.416   ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk_2 ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate|vcoph[0]                                                                                                                                                                                                          ; { board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].lane_gen[3].lane_inst~out_phy_reg }                                                                                                                                                                  ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_5           ; Generated ; 0.833    ; 1200.48 MHz ; 0.000  ; 0.416   ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk_1 ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|vcoph[0]                                                                                                                                                                                                        ; { board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[2].lane_inst~out_phy_reg }                                                                                                                                                                  ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_6           ; Generated ; 0.833    ; 1200.48 MHz ; 0.000  ; 0.416   ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk_2 ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate|vcoph[0]                                                                                                                                                                                                          ; { board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[0].lane_inst~out_phy_reg }                                                                                                                                                                  ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_7           ; Generated ; 0.833    ; 1200.48 MHz ; 0.000  ; 0.416   ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk_1 ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|vcoph[0]                                                                                                                                                                                                        ; { board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst~out_phy_reg }                                                                                                                                                                  ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_8           ; Generated ; 0.833    ; 1200.48 MHz ; 0.000  ; 0.416   ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk_1 ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|vcoph[0]                                                                                                                                                                                                        ; { board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[1].lane_inst~out_phy_reg }                                                                                                                                                                  ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_9           ; Generated ; 0.833    ; 1200.48 MHz ; 0.000  ; 0.416   ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk_2 ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate|vcoph[0]                                                                                                                                                                                                          ; { board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst~out_phy_reg }                                                                                                                                                                  ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_10          ; Generated ; 0.833    ; 1200.48 MHz ; 0.000  ; 0.416   ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk_2 ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate|vcoph[0]                                                                                                                                                                                                          ; { board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[2].lane_inst~out_phy_reg }                                                                                                                                                                  ;
; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0              ; Generated ; 2.666    ; 375.09 MHz  ; 0.000  ; 1.333   ; 50.00      ; 2         ; 6           ;       ;        ;           ;            ; false    ; kernel_pll_refclk                                               ; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|altera_iopll_i|twentynm_pll|iopll_inst|refclk[0]                                                                                                                                                                                                                ; { board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|altera_iopll_i|twentynm_pll|iopll_inst|outclk[0] }                                                                                                                                                                                                                 ;
; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk1              ; Generated ; 1.333    ; 750.19 MHz  ; 0.000  ; 0.666   ; 50.00      ; 1         ; 6           ;       ;        ;           ;            ; false    ; kernel_pll_refclk                                               ; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|altera_iopll_i|twentynm_pll|iopll_inst|refclk[0]                                                                                                                                                                                                                ; { board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|altera_iopll_i|twentynm_pll|iopll_inst|outclk[1] }                                                                                                                                                                                                                 ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|pma_hclk_by2                 ; Generated ; 4.000    ; 250.0 MHz   ; 0.000  ; 2.000   ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; board_inst|pcie|pcie|pll_pcie_clk                               ; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk        ; { board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2 } ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_clk                       ; Generated ; 25.600   ; 39.06 MHz   ; 0.000  ; 12.800  ; 50.00      ; 4         ; 1           ;       ;        ;           ;            ; false    ; board_inst|pcie|pcie|tx_bonding_clocks[0]                       ; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg  ; { board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1 }                              ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_clkout                    ; Generated ; 25.600   ; 39.06 MHz   ; 0.000  ; 12.800  ; 50.00      ; 4         ; 1           ;       ;        ;           ;            ; false    ; board_inst|pcie|pcie|tx_bonding_clocks[0]                       ; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg  ; { board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out }                          ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; Generated ; 10.000   ; 100.0 MHz   ; 0.000  ; 5.000   ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; pcie_refclk                                                     ; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[0]  ; { board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref }                               ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk                   ; Generated ; 2.000    ; 500.0 MHz   ; 0.000  ; 1.000   ; 50.00      ; 1         ; 5           ;       ;        ;           ;            ; false    ; pcie_refclk                                                     ; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[0]  ; { board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv }                                   ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk                       ; Generated ; 25.600   ; 39.06 MHz   ; 0.000  ; 12.800  ; 50.00      ; 4         ; 1           ;       ;        ;           ;            ; false    ; board_inst|pcie|pcie|tx_bonding_clocks[0]                       ; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg          ; { board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1 }                              ;
; board_inst|pcie|pcie|g_xcvr_native_insts[1]|pma_hclk_by2                 ; Generated ; 4.000    ; 250.0 MHz   ; 0.000  ; 2.000   ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; board_inst|pcie|pcie|pll_pcie_clk                               ; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk        ; { board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2 } ;
; board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_clk                       ; Generated ; 25.600   ; 39.06 MHz   ; 0.000  ; 12.800  ; 50.00      ; 4         ; 1           ;       ;        ;           ;            ; false    ; board_inst|pcie|pcie|tx_bonding_clocks[0]                       ; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg  ; { board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1 }                              ;
; board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_clkout                    ; Generated ; 25.600   ; 39.06 MHz   ; 0.000  ; 12.800  ; 50.00      ; 4         ; 1           ;       ;        ;           ;            ; false    ; board_inst|pcie|pcie|tx_bonding_clocks[0]                       ; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg  ; { board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out }                          ;
; board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_fref                      ; Generated ; 10.000   ; 100.0 MHz   ; 0.000  ; 5.000   ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; pcie_refclk                                                     ; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[0]  ; { board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref }                               ;
; board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk                   ; Generated ; 2.000    ; 500.0 MHz   ; 0.000  ; 1.000   ; 50.00      ; 1         ; 5           ;       ;        ;           ;            ; false    ; pcie_refclk                                                     ; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[0]  ; { board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv }                                   ;
; board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk                       ; Generated ; 25.600   ; 39.06 MHz   ; 0.000  ; 12.800  ; 50.00      ; 4         ; 1           ;       ;        ;           ;            ; false    ; board_inst|pcie|pcie|tx_bonding_clocks[0]                       ; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg          ; { board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1 }                              ;
; board_inst|pcie|pcie|g_xcvr_native_insts[2]|pma_hclk_by2                 ; Generated ; 4.000    ; 250.0 MHz   ; 0.000  ; 2.000   ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; board_inst|pcie|pcie|pll_pcie_clk                               ; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk        ; { board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2 } ;
; board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_clk                       ; Generated ; 25.600   ; 39.06 MHz   ; 0.000  ; 12.800  ; 50.00      ; 4         ; 1           ;       ;        ;           ;            ; false    ; board_inst|pcie|pcie|tx_bonding_clocks[0]                       ; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg  ; { board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1 }                              ;
; board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_clkout                    ; Generated ; 25.600   ; 39.06 MHz   ; 0.000  ; 12.800  ; 50.00      ; 4         ; 1           ;       ;        ;           ;            ; false    ; board_inst|pcie|pcie|tx_bonding_clocks[0]                       ; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg  ; { board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out }                          ;
; board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_fref                      ; Generated ; 10.000   ; 100.0 MHz   ; 0.000  ; 5.000   ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; pcie_refclk                                                     ; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[11] ; { board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref }                               ;
; board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk                   ; Generated ; 2.000    ; 500.0 MHz   ; 0.000  ; 1.000   ; 50.00      ; 1         ; 5           ;       ;        ;           ;            ; false    ; pcie_refclk                                                     ; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[11] ; { board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv }                                   ;
; board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk                       ; Generated ; 25.600   ; 39.06 MHz   ; 0.000  ; 12.800  ; 50.00      ; 4         ; 1           ;       ;        ;           ;            ; false    ; board_inst|pcie|pcie|tx_bonding_clocks[0]                       ; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg          ; { board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1 }                              ;
; board_inst|pcie|pcie|g_xcvr_native_insts[3]|pma_hclk_by2                 ; Generated ; 4.000    ; 250.0 MHz   ; 0.000  ; 2.000   ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; board_inst|pcie|pcie|pll_pcie_clk                               ; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk        ; { board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2 } ;
; board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_clk                       ; Generated ; 25.600   ; 39.06 MHz   ; 0.000  ; 12.800  ; 50.00      ; 4         ; 1           ;       ;        ;           ;            ; false    ; board_inst|pcie|pcie|tx_bonding_clocks[0]                       ; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg  ; { board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1 }                              ;
; board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_clkout                    ; Generated ; 25.600   ; 39.06 MHz   ; 0.000  ; 12.800  ; 50.00      ; 4         ; 1           ;       ;        ;           ;            ; false    ; board_inst|pcie|pcie|tx_bonding_clocks[0]                       ; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg  ; { board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out }                          ;
; board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_fref                      ; Generated ; 10.000   ; 100.0 MHz   ; 0.000  ; 5.000   ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; pcie_refclk                                                     ; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[11] ; { board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref }                               ;
; board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk                   ; Generated ; 2.000    ; 500.0 MHz   ; 0.000  ; 1.000   ; 50.00      ; 1         ; 5           ;       ;        ;           ;            ; false    ; pcie_refclk                                                     ; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[11] ; { board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv }                                   ;
; board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk                       ; Generated ; 25.600   ; 39.06 MHz   ; 0.000  ; 12.800  ; 50.00      ; 4         ; 1           ;       ;        ;           ;            ; false    ; board_inst|pcie|pcie|tx_bonding_clocks[0]                       ; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg          ; { board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1 }                              ;
; board_inst|pcie|pcie|g_xcvr_native_insts[4]|pma_hclk_by2                 ; Generated ; 4.000    ; 250.0 MHz   ; 0.000  ; 2.000   ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; board_inst|pcie|pcie|pll_pcie_clk                               ; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk        ; { board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2 } ;
; board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_clk                       ; Generated ; 25.600   ; 39.06 MHz   ; 0.000  ; 12.800  ; 50.00      ; 4         ; 1           ;       ;        ;           ;            ; false    ; board_inst|pcie|pcie|tx_bonding_clocks[0]                       ; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg  ; { board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1 }                              ;
; board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_clkout                    ; Generated ; 25.600   ; 39.06 MHz   ; 0.000  ; 12.800  ; 50.00      ; 4         ; 1           ;       ;        ;           ;            ; false    ; board_inst|pcie|pcie|tx_bonding_clocks[0]                       ; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg  ; { board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out }                          ;
; board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_fref                      ; Generated ; 10.000   ; 100.0 MHz   ; 0.000  ; 5.000   ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; pcie_refclk                                                     ; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[11] ; { board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref }                               ;
; board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk                   ; Generated ; 2.000    ; 500.0 MHz   ; 0.000  ; 1.000   ; 50.00      ; 1         ; 5           ;       ;        ;           ;            ; false    ; pcie_refclk                                                     ; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[11] ; { board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv }                                   ;
; board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk                       ; Generated ; 25.600   ; 39.06 MHz   ; 0.000  ; 12.800  ; 50.00      ; 4         ; 1           ;       ;        ;           ;            ; false    ; board_inst|pcie|pcie|tx_bonding_clocks[0]                       ; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg          ; { board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1 }                              ;
; board_inst|pcie|pcie|g_xcvr_native_insts[5]|pma_hclk_by2                 ; Generated ; 4.000    ; 250.0 MHz   ; 0.000  ; 2.000   ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; board_inst|pcie|pcie|pll_pcie_clk                               ; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk        ; { board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2 } ;
; board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_clk                       ; Generated ; 25.600   ; 39.06 MHz   ; 0.000  ; 12.800  ; 50.00      ; 4         ; 1           ;       ;        ;           ;            ; false    ; board_inst|pcie|pcie|tx_bonding_clocks[0]                       ; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg  ; { board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1 }                              ;
; board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_clkout                    ; Generated ; 25.600   ; 39.06 MHz   ; 0.000  ; 12.800  ; 50.00      ; 4         ; 1           ;       ;        ;           ;            ; false    ; board_inst|pcie|pcie|tx_bonding_clocks[0]                       ; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg  ; { board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out }                          ;
; board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_fref                      ; Generated ; 10.000   ; 100.0 MHz   ; 0.000  ; 5.000   ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; pcie_refclk                                                     ; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[10] ; { board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref }                               ;
; board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk                   ; Generated ; 2.000    ; 500.0 MHz   ; 0.000  ; 1.000   ; 50.00      ; 1         ; 5           ;       ;        ;           ;            ; false    ; pcie_refclk                                                     ; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[10] ; { board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv }                                   ;
; board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk                       ; Generated ; 25.600   ; 39.06 MHz   ; 0.000  ; 12.800  ; 50.00      ; 4         ; 1           ;       ;        ;           ;            ; false    ; board_inst|pcie|pcie|tx_bonding_clocks[0]                       ; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg          ; { board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1 }                              ;
; board_inst|pcie|pcie|g_xcvr_native_insts[6]|pma_hclk_by2                 ; Generated ; 4.000    ; 250.0 MHz   ; 0.000  ; 2.000   ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; board_inst|pcie|pcie|pll_pcie_clk                               ; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk        ; { board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2 } ;
; board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_clk                       ; Generated ; 25.600   ; 39.06 MHz   ; 0.000  ; 12.800  ; 50.00      ; 4         ; 1           ;       ;        ;           ;            ; false    ; board_inst|pcie|pcie|tx_bonding_clocks[0]                       ; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg  ; { board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1 }                              ;
; board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_clkout                    ; Generated ; 25.600   ; 39.06 MHz   ; 0.000  ; 12.800  ; 50.00      ; 4         ; 1           ;       ;        ;           ;            ; false    ; board_inst|pcie|pcie|tx_bonding_clocks[0]                       ; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg  ; { board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out }                          ;
; board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_fref                      ; Generated ; 10.000   ; 100.0 MHz   ; 0.000  ; 5.000   ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; pcie_refclk                                                     ; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[10] ; { board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref }                               ;
; board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk                   ; Generated ; 2.000    ; 500.0 MHz   ; 0.000  ; 1.000   ; 50.00      ; 1         ; 5           ;       ;        ;           ;            ; false    ; pcie_refclk                                                     ; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[10] ; { board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv }                                   ;
; board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk                       ; Generated ; 25.600   ; 39.06 MHz   ; 0.000  ; 12.800  ; 50.00      ; 4         ; 1           ;       ;        ;           ;            ; false    ; board_inst|pcie|pcie|tx_bonding_clocks[0]                       ; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg          ; { board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1 }                              ;
; board_inst|pcie|pcie|g_xcvr_native_insts[7]|pma_hclk_by2                 ; Generated ; 4.000    ; 250.0 MHz   ; 0.000  ; 2.000   ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; board_inst|pcie|pcie|pll_pcie_clk                               ; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk        ; { board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2 } ;
; board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_clk                       ; Generated ; 25.600   ; 39.06 MHz   ; 0.000  ; 12.800  ; 50.00      ; 4         ; 1           ;       ;        ;           ;            ; false    ; board_inst|pcie|pcie|tx_bonding_clocks[0]                       ; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg  ; { board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1 }                              ;
; board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_clkout                    ; Generated ; 25.600   ; 39.06 MHz   ; 0.000  ; 12.800  ; 50.00      ; 4         ; 1           ;       ;        ;           ;            ; false    ; board_inst|pcie|pcie|tx_bonding_clocks[0]                       ; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg  ; { board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out }                          ;
; board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_fref                      ; Generated ; 10.000   ; 100.0 MHz   ; 0.000  ; 5.000   ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; pcie_refclk                                                     ; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[10] ; { board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref }                               ;
; board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk                   ; Generated ; 2.000    ; 500.0 MHz   ; 0.000  ; 1.000   ; 50.00      ; 1         ; 5           ;       ;        ;           ;            ; false    ; pcie_refclk                                                     ; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[10] ; { board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv }                                   ;
; board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk                       ; Generated ; 25.600   ; 39.06 MHz   ; 0.000  ; 12.800  ; 50.00      ; 4         ; 1           ;       ;        ;           ;            ; false    ; board_inst|pcie|pcie|tx_bonding_clocks[0]                       ; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg          ; { board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1 }                              ;
; board_inst|pcie|pcie|hip_cmn_clk[0]                                      ; Generated ; 2.000    ; 500.0 MHz   ; 0.000  ; 1.000   ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; board_inst|pcie|pcie|pll_pcie_clk                               ; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk        ; { board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface|hip_cmn_clk[0] }   ;
; board_inst|pcie|pcie|pld_clk                                             ; Generated ; 4.000    ; 250.0 MHz   ; 0.000  ; 2.000   ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; board_inst|pcie|pcie|wys~CORE_CLK_OUT                           ; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|wys~CORE_CLK_OUTCLKENA0|outclk                                                                                                                                                                                                                                         ; { board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|wys|pld_clk }                                                                                                                                                                                                                                                             ;
; board_inst|pcie|pcie|pll_pcie_clk                                        ; Generated ; 2.000    ; 500.0 MHz   ; 0.000  ; 1.000   ; 50.00      ; 1         ; 5           ;       ;        ;           ;            ; false    ; pcie_refclk                                                     ; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.fpll_g3|fpll_g3|fpll_refclk_select_inst|ref_iqclk[11]                                                                                                                                                                             ; { board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.fpll_g3|fpll_g3|fpll_inst|hclk_out }                                                                                                                                                                                                 ;
; board_inst|pcie|pcie|twentynm_atx_pll_inst~O_CLK0_8G                     ; Generated ; 0.250    ; 4000.0 MHz  ; 0.125  ; 0.250   ; 50.00      ; 1         ; 40          ;       ;        ;           ;            ; true     ; pcie_refclk                                                     ; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.g_pll_g3n.lcpll_g3xn|lcpll_g3xn|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_lc_refclk_select_mux_inst|ref_iqclk[11]                                                                                                                   ; { board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.g_pll_g3n.lcpll_g3xn|lcpll_g3xn|a10_xcvr_atx_pll_inst|twentynm_atx_pll_inst|clk0_8g }                                                                                                                                                ;
; board_inst|pcie|pcie|tx_bonding_clocks[0]                                ; Generated ; 6.400    ; 156.25 MHz  ; 0.000  ; 3.200   ; 50.00      ; 16        ; 1           ;       ;        ;           ;            ; false    ; board_inst|pcie|pcie|tx_serial_clk                              ; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.g_pll_g3n.lcpll_g3xn|lcpll_g3xn|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_cgb_master_inst|clk_fpll_b                                                                                                                                ; { board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.g_pll_g3n.lcpll_g3xn|lcpll_g3xn|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_cgb_master_inst|cpulse_out_bus[0] }                                                                                                                          ;
; board_inst|pcie|pcie|tx_clkout                                           ; Generated ; 25.600   ; 39.06 MHz   ; 0.000  ; 12.800  ; 50.00      ; 4         ; 1           ;       ;        ;           ;            ; false    ; board_inst|pcie|pcie|tx_bonding_clocks[0]                       ; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pld_clk_div_by_4_reg          ; { board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1_out }                          ;
; board_inst|pcie|pcie|tx_serial_clk                                       ; Generated ; 0.400    ; 2500.0 MHz  ; 0.000  ; 0.200   ; 50.00      ; 1         ; 25          ;       ;        ;           ;            ; false    ; pcie_refclk                                                     ; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.fpll_g3|fpll_g3|fpll_refclk_select_inst|ref_iqclk[11]                                                                                                                                                                             ; { board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.fpll_g3|fpll_g3|fpll_inst|clk0 }                                                                                                                                                                                                     ;
; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; Generated ; 4.000    ; 250.0 MHz   ; 0.000  ; 2.000   ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; board_inst|pcie|pcie|hip_cmn_clk[0]                             ; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|wys|pll_fixed_clk_central                                                                                                                                                                                                                                              ; { board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|wys|core_clk_out }                                                                                                                                                                                                                                                        ;
; config_clk                                                               ; Base      ; 20.000   ; 50.0 MHz    ; 0.000  ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                 ;                                                                                                                                                                                                                                                                                                                     ; { config_clk }                                                                                                                                                                                                                                                                                                           ;
; kernel_pll_refclk                                                        ; Base      ; 8.000    ; 125.0 MHz   ; 0.000  ; 4.000   ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                 ;                                                                                                                                                                                                                                                                                                                     ; { kernel_pll_refclk }                                                                                                                                                                                                                                                                                                    ;
; mem_dqs[0]_IN                                                            ; Base      ; 0.832    ; 1201.92 MHz ; 0.000  ; 0.417   ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                 ;                                                                                                                                                                                                                                                                                                                     ; { mem_dqs[0] }                                                                                                                                                                                                                                                                                                           ;
; mem_dqs[1]_IN                                                            ; Base      ; 0.832    ; 1201.92 MHz ; 0.000  ; 0.417   ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                 ;                                                                                                                                                                                                                                                                                                                     ; { mem_dqs[1] }                                                                                                                                                                                                                                                                                                           ;
; mem_dqs[2]_IN                                                            ; Base      ; 0.832    ; 1201.92 MHz ; 0.000  ; 0.417   ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                 ;                                                                                                                                                                                                                                                                                                                     ; { mem_dqs[2] }                                                                                                                                                                                                                                                                                                           ;
; mem_dqs[3]_IN                                                            ; Base      ; 0.832    ; 1201.92 MHz ; 0.000  ; 0.417   ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                 ;                                                                                                                                                                                                                                                                                                                     ; { mem_dqs[3] }                                                                                                                                                                                                                                                                                                           ;
; mem_dqs[4]_IN                                                            ; Base      ; 0.832    ; 1201.92 MHz ; 0.000  ; 0.417   ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                 ;                                                                                                                                                                                                                                                                                                                     ; { mem_dqs[4] }                                                                                                                                                                                                                                                                                                           ;
; mem_dqs[5]_IN                                                            ; Base      ; 0.832    ; 1201.92 MHz ; 0.000  ; 0.417   ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                 ;                                                                                                                                                                                                                                                                                                                     ; { mem_dqs[5] }                                                                                                                                                                                                                                                                                                           ;
; mem_dqs[6]_IN                                                            ; Base      ; 0.832    ; 1201.92 MHz ; 0.000  ; 0.417   ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                 ;                                                                                                                                                                                                                                                                                                                     ; { mem_dqs[6] }                                                                                                                                                                                                                                                                                                           ;
; mem_dqs[7]_IN                                                            ; Base      ; 0.832    ; 1201.92 MHz ; 0.000  ; 0.417   ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                 ;                                                                                                                                                                                                                                                                                                                     ; { mem_dqs[7] }                                                                                                                                                                                                                                                                                                           ;
; pcie_refclk                                                              ; Base      ; 10.000   ; 100.0 MHz   ; 0.000  ; 5.000   ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                 ;                                                                                                                                                                                                                                                                                                                     ; { pcie_refclk }                                                                                                                                                                                                                                                                                                          ;
; pll_ref_clk                                                              ; Base      ; 6.666    ; 150.02 MHz  ; 0.000  ; 3.333   ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                 ;                                                                                                                                                                                                                                                                                                                     ; { pll_ref_clk }                                                                                                                                                                                                                                                                                                          ;
; pr_clk_enable_dclk_reg2_user_clk                                         ; Generated ; 20.000   ; 50.0 MHz    ; 10.000 ; 20.000  ;            ; 1         ; 1           ;       ;        ;           ;            ; true     ; config_clk                                                      ; config_clk                                                                                                                                                                                                                                                                                                          ; { board_inst|alt_pr|alt_pr|alt_pr_bitstream_host|alt_pr_bitstream_controller_v2|enable_dclk_reg2 }                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------+-----------+----------+-------------+--------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow 950mV 100C Model Fmax Summary                                                                             ;
+------------+-----------------+--------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                               ; Note ;
+------------+-----------------+--------------------------------------------------------------------------+------+
; 80.02 MHz  ; 80.02 MHz       ; config_clk                                                               ;      ;
; 254.19 MHz ; 254.19 MHz      ; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ;      ;
; 303.03 MHz ; 303.03 MHz      ; board_inst|pcie|pcie|tx_bonding_clocks[0]                                ;      ;
; 305.81 MHz ; 305.81 MHz      ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk       ;      ;
; 307.22 MHz ; 307.22 MHz      ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk ;      ;
; 376.36 MHz ; 376.36 MHz      ; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0              ;      ;
; 555.86 MHz ; 555.86 MHz      ; pll_ref_clk                                                              ;      ;
+------------+-----------------+--------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------------------------+
; Slow 950mV 100C Model Setup Summary                                                               ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0              ; 0.009  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk       ; 0.063  ; 0.000         ;
; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; 0.066  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2        ; 0.305  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1        ; 0.361  ; 0.000         ;
; board_inst|pcie|pcie|pld_clk                                             ; 0.392  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_0        ; 0.771  ; 0.000         ;
; board_inst|pcie|pcie|tx_bonding_clocks[0]                                ; 3.037  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk                       ; 3.137  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk                       ; 3.141  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk                       ; 3.149  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk                       ; 3.388  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk ; 3.411  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk                       ; 3.487  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk                       ; 3.514  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk                       ; 3.542  ; 0.000         ;
; config_clk                                                               ; 3.810  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk                       ; 3.980  ; 0.000         ;
; pll_ref_clk                                                              ; 4.867  ; 0.000         ;
; pr_clk_enable_dclk_reg2_user_clk                                         ; 14.523 ; 0.000         ;
+--------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------+
; Slow 950mV 100C Model Hold Summary                                                               ;
+--------------------------------------------------------------------------+-------+---------------+
; Clock                                                                    ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------+-------+---------------+
; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0              ; 0.035 ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk       ; 0.038 ; 0.000         ;
; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; 0.038 ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk ; 0.039 ; 0.000         ;
; config_clk                                                               ; 0.043 ; 0.000         ;
; board_inst|pcie|pcie|tx_bonding_clocks[0]                                ; 0.177 ; 0.000         ;
; board_inst|pcie|pcie|pld_clk                                             ; 0.260 ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2        ; 0.306 ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1        ; 0.308 ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_0        ; 0.479 ; 0.000         ;
; pll_ref_clk                                                              ; 0.545 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk                       ; 0.839 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk                       ; 0.842 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk                       ; 0.876 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk                       ; 0.882 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk                       ; 0.917 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk                       ; 0.918 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk                       ; 0.937 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk                       ; 1.015 ; 0.000         ;
; pr_clk_enable_dclk_reg2_user_clk                                         ; 1.034 ; 0.000         ;
+--------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------+
; Slow 950mV 100C Model Recovery Summary                                                            ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; 0.327  ; 0.000         ;
; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0              ; 0.506  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk       ; 0.512  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk ; 4.763  ; 0.000         ;
; pll_ref_clk                                                              ; 5.315  ; 0.000         ;
; config_clk                                                               ; 12.603 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_fref                      ; 15.503 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_fref                      ; 15.883 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_fref                      ; 15.980 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_fref                      ; 16.001 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_fref                      ; 16.037 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_fref                      ; 16.230 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_fref                      ; 16.253 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk                   ; 17.115 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; 17.293 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk                   ; 17.502 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk                   ; 17.599 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk                   ; 17.620 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk                   ; 17.638 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk                   ; 17.656 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk                   ; 17.849 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk                   ; 17.872 ; 0.000         ;
+--------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------+
; Slow 950mV 100C Model Removal Summary                                                             ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0              ; 0.308  ; 0.000         ;
; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; 0.308  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk ; 0.312  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk       ; 0.357  ; 0.000         ;
; config_clk                                                               ; 0.642  ; 0.000         ;
; pll_ref_clk                                                              ; 0.727  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk                   ; 8.518  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk                   ; 8.526  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk                   ; 8.740  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk                   ; 8.778  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk                   ; 8.792  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk                   ; 8.840  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk                   ; 9.229  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk                   ; 9.336  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_fref                      ; 9.991  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_fref                      ; 10.011 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_fref                      ; 10.180 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_fref                      ; 10.208 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_fref                      ; 10.246 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_fref                      ; 10.294 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_fref                      ; 10.627 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; 12.070 ; 0.000         ;
+--------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------+
; Slow 950mV 100C Model Minimum Pulse Width Summary                                                 ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk1              ; -0.217 ; -0.217        ;
; mem_dqs[0]_IN                                                            ; 0.123  ; 0.000         ;
; mem_dqs[4]_IN                                                            ; 0.123  ; 0.000         ;
; mem_dqs[1]_IN                                                            ; 0.124  ; 0.000         ;
; mem_dqs[2]_IN                                                            ; 0.124  ; 0.000         ;
; mem_dqs[3]_IN                                                            ; 0.124  ; 0.000         ;
; mem_dqs[5]_IN                                                            ; 0.124  ; 0.000         ;
; mem_dqs[6]_IN                                                            ; 0.124  ; 0.000         ;
; mem_dqs[7]_IN                                                            ; 0.124  ; 0.000         ;
; board_inst|pcie|pcie|twentynm_atx_pll_inst~O_CLK0_8G                     ; 0.125  ; 0.000         ;
; board_inst|pcie|pcie|tx_serial_clk                                       ; 0.200  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_10          ; 0.338  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_3           ; 0.338  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_4           ; 0.338  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_5           ; 0.338  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_6           ; 0.338  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_7           ; 0.338  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_8           ; 0.338  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_9           ; 0.338  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk            ; 0.386  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_0           ; 0.399  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_1           ; 0.399  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_2           ; 0.399  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk_1          ; 0.412  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk_2          ; 0.412  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_0          ; 0.719  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_1          ; 0.720  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_2          ; 0.720  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk                   ; 0.866  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk                   ; 0.866  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk                   ; 0.866  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk                   ; 0.866  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk                   ; 0.866  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk                   ; 0.866  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk                   ; 0.866  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk                   ; 0.866  ; 0.000         ;
; board_inst|pcie|pcie|pll_pcie_clk                                        ; 0.909  ; 0.000         ;
; board_inst|pcie|pcie|hip_cmn_clk[0]                                      ; 0.926  ; 0.000         ;
; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0              ; 0.965  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk       ; 1.329  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_0        ; 1.554  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1        ; 1.555  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2        ; 1.555  ; 0.000         ;
; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; 1.612  ; 0.000         ;
; board_inst|pcie|pcie|pld_clk                                             ; 1.867  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|pma_hclk_by2                 ; 1.882  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[1]|pma_hclk_by2                 ; 1.882  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[2]|pma_hclk_by2                 ; 1.882  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[3]|pma_hclk_by2                 ; 1.882  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[4]|pma_hclk_by2                 ; 1.882  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[5]|pma_hclk_by2                 ; 1.882  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[6]|pma_hclk_by2                 ; 1.882  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[7]|pma_hclk_by2                 ; 1.882  ; 0.000         ;
; board_inst|pcie|pcie|tx_bonding_clocks[0]                                ; 2.855  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk ; 2.973  ; 0.000         ;
; pll_ref_clk                                                              ; 3.161  ; 0.000         ;
; kernel_pll_refclk                                                        ; 3.971  ; 0.000         ;
; pcie_refclk                                                              ; 4.745  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; 4.881  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_fref                      ; 4.892  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_fref                      ; 4.892  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_fref                      ; 4.892  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_fref                      ; 4.892  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_fref                      ; 4.892  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_fref                      ; 4.892  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_fref                      ; 4.892  ; 0.000         ;
; config_clk                                                               ; 9.448  ; 0.000         ;
; pr_clk_enable_dclk_reg2_user_clk                                         ; 9.866  ; 0.000         ;
; board_inst|pcie|pcie|tx_clkout                                           ; 12.661 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_clk                       ; 12.688 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_clk                       ; 12.688 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_clk                       ; 12.688 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_clk                       ; 12.688 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_clk                       ; 12.688 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_clk                       ; 12.688 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_clk                       ; 12.688 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_clk                       ; 12.688 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk                       ; 12.704 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk                       ; 12.704 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk                       ; 12.704 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk                       ; 12.704 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk                       ; 12.704 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk                       ; 12.704 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk                       ; 12.704 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk                       ; 12.704 ; 0.000         ;
+--------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 950mV 100C Model Net Delay Summary                                                                                                                                                                                                     ;
+---------------+-------+----------+--------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------+
; Name          ; Slack ; Required ; Actual ; From                                                                ; To                                                                                                                 ; Type ;
+---------------+-------+----------+--------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------+
; set_net_delay ; 0.665 ; 2.132    ; 1.467  ; [all_registers]                                                     ; [get_registers {*altera_avalon_st_clock_crosser:*|altera_std_synchronizer_nocut:*|din_s1}]                         ; max  ;
; set_net_delay ; 0.874 ; 2.132    ; 1.258  ; [get_pins -compatibility_mode {*|out_rd_ptr_gray[*]*}]              ; [get_registers {*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]  ; max  ;
; set_net_delay ; 0.986 ; 2.132    ; 1.146  ; [get_pins -compatibility_mode {*|in_wr_ptr_gray[*]*}]               ; [get_registers {*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}] ; max  ;
; set_net_delay ; 1.099 ; 2.132    ; 1.033  ; [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}] ; [get_registers {*altera_avalon_st_clock_crosser:*|out_data_buffer*}]                                               ; max  ;
+---------------+-------+----------+--------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------+


-----------------------------------------------
; Slow 950mV 100C Model Metastability Summary ;
-----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 140
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.121
Worst Case Available Settling Time: 3.027 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2382.8
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



+----------------------------------------------------------------------------------------------------------------+
; Slow 950mV 0C Model Fmax Summary                                                                               ;
+------------+-----------------+--------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                               ; Note ;
+------------+-----------------+--------------------------------------------------------------------------+------+
; 88.58 MHz  ; 88.58 MHz       ; config_clk                                                               ;      ;
; 278.32 MHz ; 278.32 MHz      ; board_inst|pcie|pcie|tx_bonding_clocks[0]                                ;      ;
; 287.94 MHz ; 287.94 MHz      ; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ;      ;
; 324.15 MHz ; 324.15 MHz      ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk       ;      ;
; 326.05 MHz ; 326.05 MHz      ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk ;      ;
; 392.16 MHz ; 392.16 MHz      ; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0              ;      ;
; 591.02 MHz ; 591.02 MHz      ; pll_ref_clk                                                              ;      ;
+------------+-----------------+--------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------------------+
; Slow 950mV 0C Model Setup Summary                                                                 ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0              ; 0.116  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk       ; 0.248  ; 0.000         ;
; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; 0.523  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2        ; 0.534  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1        ; 0.589  ; 0.000         ;
; board_inst|pcie|pcie|pld_clk                                             ; 0.769  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_0        ; 1.030  ; 0.000         ;
; board_inst|pcie|pcie|tx_bonding_clocks[0]                                ; 2.739  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk                       ; 2.846  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk                       ; 2.848  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk                       ; 2.880  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk                       ; 3.122  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk                       ; 3.222  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk                       ; 3.249  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk                       ; 3.331  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk ; 3.599  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk                       ; 3.769  ; 0.000         ;
; config_clk                                                               ; 4.526  ; 0.000         ;
; pll_ref_clk                                                              ; 4.974  ; 0.000         ;
; pr_clk_enable_dclk_reg2_user_clk                                         ; 15.176 ; 0.000         ;
+--------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------+
; Slow 950mV 0C Model Hold Summary                                                                 ;
+--------------------------------------------------------------------------+-------+---------------+
; Clock                                                                    ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------+-------+---------------+
; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0              ; 0.031 ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk       ; 0.034 ; 0.000         ;
; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; 0.035 ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk ; 0.039 ; 0.000         ;
; config_clk                                                               ; 0.045 ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2        ; 0.169 ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1        ; 0.173 ; 0.000         ;
; board_inst|pcie|pcie|tx_bonding_clocks[0]                                ; 0.204 ; 0.000         ;
; board_inst|pcie|pcie|pld_clk                                             ; 0.273 ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_0        ; 0.418 ; 0.000         ;
; pll_ref_clk                                                              ; 0.455 ; 0.000         ;
; pr_clk_enable_dclk_reg2_user_clk                                         ; 0.916 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk                       ; 0.928 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk                       ; 0.935 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk                       ; 0.968 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk                       ; 0.973 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk                       ; 1.000 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk                       ; 1.007 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk                       ; 1.013 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk                       ; 1.122 ; 0.000         ;
+--------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------+
; Slow 950mV 0C Model Recovery Summary                                                              ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; 0.681  ; 0.000         ;
; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0              ; 0.757  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk       ; 0.897  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk ; 4.910  ; 0.000         ;
; pll_ref_clk                                                              ; 5.455  ; 0.000         ;
; config_clk                                                               ; 13.496 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_fref                      ; 15.142 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_fref                      ; 15.575 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_fref                      ; 15.679 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_fref                      ; 15.692 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_fref                      ; 15.725 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_fref                      ; 15.952 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_fref                      ; 15.970 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk                   ; 16.822 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; 17.032 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk                   ; 17.255 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk                   ; 17.359 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk                   ; 17.372 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk                   ; 17.390 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk                   ; 17.405 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk                   ; 17.632 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk                   ; 17.650 ; 0.000         ;
+--------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------+
; Slow 950mV 0C Model Removal Summary                                                               ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; 0.288  ; 0.000         ;
; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0              ; 0.292  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk ; 0.300  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk       ; 0.311  ; 0.000         ;
; config_clk                                                               ; 0.502  ; 0.000         ;
; pll_ref_clk                                                              ; 0.625  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk                   ; 8.563  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk                   ; 8.566  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk                   ; 8.812  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk                   ; 8.842  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk                   ; 8.865  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk                   ; 8.905  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk                   ; 9.343  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk                   ; 9.417  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_fref                      ; 10.098 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_fref                      ; 10.114 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_fref                      ; 10.313 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_fref                      ; 10.332 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_fref                      ; 10.381 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_fref                      ; 10.422 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_fref                      ; 10.803 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; 12.268 ; 0.000         ;
+--------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------+
; Slow 950mV 0C Model Minimum Pulse Width Summary                                                   ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk1              ; -0.217 ; -0.217        ;
; mem_dqs[1]_IN                                                            ; 0.100  ; 0.000         ;
; mem_dqs[5]_IN                                                            ; 0.100  ; 0.000         ;
; mem_dqs[0]_IN                                                            ; 0.101  ; 0.000         ;
; mem_dqs[2]_IN                                                            ; 0.101  ; 0.000         ;
; mem_dqs[3]_IN                                                            ; 0.101  ; 0.000         ;
; mem_dqs[4]_IN                                                            ; 0.101  ; 0.000         ;
; mem_dqs[6]_IN                                                            ; 0.101  ; 0.000         ;
; mem_dqs[7]_IN                                                            ; 0.101  ; 0.000         ;
; board_inst|pcie|pcie|twentynm_atx_pll_inst~O_CLK0_8G                     ; 0.124  ; 0.000         ;
; board_inst|pcie|pcie|tx_serial_clk                                       ; 0.200  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_10          ; 0.344  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_3           ; 0.344  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_4           ; 0.344  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_5           ; 0.344  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_6           ; 0.344  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_7           ; 0.344  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_8           ; 0.344  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_9           ; 0.344  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_0           ; 0.382  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_1           ; 0.382  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_2           ; 0.382  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk            ; 0.389  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk_1          ; 0.412  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk_2          ; 0.412  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_0          ; 0.708  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_1          ; 0.708  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_2          ; 0.708  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk                   ; 0.848  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk                   ; 0.848  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk                   ; 0.848  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk                   ; 0.848  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk                   ; 0.848  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk                   ; 0.848  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk                   ; 0.848  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk                   ; 0.848  ; 0.000         ;
; board_inst|pcie|pcie|pll_pcie_clk                                        ; 0.901  ; 0.000         ;
; board_inst|pcie|pcie|hip_cmn_clk[0]                                      ; 0.911  ; 0.000         ;
; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0              ; 0.963  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk       ; 1.319  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_0        ; 1.545  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1        ; 1.545  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2        ; 1.545  ; 0.000         ;
; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; 1.592  ; 0.000         ;
; board_inst|pcie|pcie|pld_clk                                             ; 1.847  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|pma_hclk_by2                 ; 1.871  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[1]|pma_hclk_by2                 ; 1.871  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[2]|pma_hclk_by2                 ; 1.871  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[3]|pma_hclk_by2                 ; 1.871  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[4]|pma_hclk_by2                 ; 1.871  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[5]|pma_hclk_by2                 ; 1.871  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[6]|pma_hclk_by2                 ; 1.871  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[7]|pma_hclk_by2                 ; 1.871  ; 0.000         ;
; board_inst|pcie|pcie|tx_bonding_clocks[0]                                ; 2.835  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk ; 2.984  ; 0.000         ;
; pll_ref_clk                                                              ; 3.147  ; 0.000         ;
; kernel_pll_refclk                                                        ; 3.957  ; 0.000         ;
; pcie_refclk                                                              ; 4.729  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; 4.868  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_fref                      ; 4.875  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_fref                      ; 4.875  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_fref                      ; 4.875  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_fref                      ; 4.875  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_fref                      ; 4.875  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_fref                      ; 4.875  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_fref                      ; 4.875  ; 0.000         ;
; config_clk                                                               ; 9.482  ; 0.000         ;
; pr_clk_enable_dclk_reg2_user_clk                                         ; 9.872  ; 0.000         ;
; board_inst|pcie|pcie|tx_clkout                                           ; 12.638 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_clk                       ; 12.672 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_clk                       ; 12.672 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_clk                       ; 12.672 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_clk                       ; 12.672 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_clk                       ; 12.672 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_clk                       ; 12.672 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_clk                       ; 12.672 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_clk                       ; 12.672 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk                       ; 12.688 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk                       ; 12.688 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk                       ; 12.688 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk                       ; 12.688 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk                       ; 12.688 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk                       ; 12.688 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk                       ; 12.688 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk                       ; 12.688 ; 0.000         ;
+--------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 950mV 0C Model Net Delay Summary                                                                                                                                                                                                       ;
+---------------+-------+----------+--------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------+
; Name          ; Slack ; Required ; Actual ; From                                                                ; To                                                                                                                 ; Type ;
+---------------+-------+----------+--------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------+
; set_net_delay ; 0.835 ; 2.132    ; 1.297  ; [all_registers]                                                     ; [get_registers {*altera_avalon_st_clock_crosser:*|altera_std_synchronizer_nocut:*|din_s1}]                         ; max  ;
; set_net_delay ; 1.060 ; 2.132    ; 1.072  ; [get_pins -compatibility_mode {*|out_rd_ptr_gray[*]*}]              ; [get_registers {*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]  ; max  ;
; set_net_delay ; 1.170 ; 2.132    ; 0.962  ; [get_pins -compatibility_mode {*|in_wr_ptr_gray[*]*}]               ; [get_registers {*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}] ; max  ;
; set_net_delay ; 1.237 ; 2.132    ; 0.895  ; [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}] ; [get_registers {*altera_avalon_st_clock_crosser:*|out_data_buffer*}]                                               ; max  ;
+---------------+-------+----------+--------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------+


---------------------------------------------
; Slow 950mV 0C Model Metastability Summary ;
---------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 140
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.121
Worst Case Available Settling Time: 3.182 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 449.8
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



+---------------------------------------------------------------------------------------------------+
; Fast 950mV 100C Model Setup Summary                                                               ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; 0.717  ; 0.000         ;
; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0              ; 0.736  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk       ; 0.755  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2        ; 0.915  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1        ; 0.968  ; 0.000         ;
; board_inst|pcie|pcie|pld_clk                                             ; 1.135  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_0        ; 1.274  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk ; 4.107  ; 0.000         ;
; board_inst|pcie|pcie|tx_bonding_clocks[0]                                ; 4.605  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk                       ; 4.662  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk                       ; 4.670  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk                       ; 4.688  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk                       ; 4.790  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk                       ; 4.862  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk                       ; 4.883  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk                       ; 4.889  ; 0.000         ;
; config_clk                                                               ; 5.061  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk                       ; 5.185  ; 0.000         ;
; pll_ref_clk                                                              ; 5.326  ; 0.000         ;
; pr_clk_enable_dclk_reg2_user_clk                                         ; 15.639 ; 0.000         ;
+--------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------+
; Fast 950mV 100C Model Hold Summary                                                               ;
+--------------------------------------------------------------------------+-------+---------------+
; Clock                                                                    ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------+-------+---------------+
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk       ; 0.013 ; 0.000         ;
; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0              ; 0.016 ; 0.000         ;
; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; 0.016 ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk ; 0.018 ; 0.000         ;
; config_clk                                                               ; 0.024 ; 0.000         ;
; board_inst|pcie|pcie|tx_bonding_clocks[0]                                ; 0.075 ; 0.000         ;
; board_inst|pcie|pcie|pld_clk                                             ; 0.136 ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2        ; 0.282 ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1        ; 0.320 ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_0        ; 0.336 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk                       ; 0.381 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk                       ; 0.394 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk                       ; 0.398 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk                       ; 0.406 ; 0.000         ;
; pll_ref_clk                                                              ; 0.416 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk                       ; 0.426 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk                       ; 0.435 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk                       ; 0.451 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk                       ; 0.456 ; 0.000         ;
; pr_clk_enable_dclk_reg2_user_clk                                         ; 0.799 ; 0.000         ;
+--------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------+
; Fast 950mV 100C Model Recovery Summary                                                            ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0              ; 0.994  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk       ; 1.005  ; 0.000         ;
; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; 1.018  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk ; 5.180  ; 0.000         ;
; pll_ref_clk                                                              ; 5.596  ; 0.000         ;
; config_clk                                                               ; 14.217 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk                   ; 17.528 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_fref                      ; 17.563 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk                   ; 17.724 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_fref                      ; 17.759 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk                   ; 17.784 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_fref                      ; 17.819 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk                   ; 17.844 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_fref                      ; 17.879 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk                   ; 17.888 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk                   ; 17.888 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_fref                      ; 17.923 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk                   ; 17.978 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk                   ; 18.005 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_fref                      ; 18.013 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_fref                      ; 18.040 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; 18.499 ; 0.000         ;
+--------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------+
; Fast 950mV 100C Model Removal Summary                                                             ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; 0.198  ; 0.000         ;
; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0              ; 0.204  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk ; 0.205  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk       ; 0.242  ; 0.000         ;
; config_clk                                                               ; 0.465  ; 0.000         ;
; pll_ref_clk                                                              ; 0.583  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_fref                      ; 10.012 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_fref                      ; 10.036 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk                   ; 10.052 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk                   ; 10.068 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_fref                      ; 10.115 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk                   ; 10.166 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_fref                      ; 10.175 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_fref                      ; 10.184 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk                   ; 10.219 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk                   ; 10.238 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_fref                      ; 10.238 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk                   ; 10.283 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_fref                      ; 10.410 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk                   ; 10.475 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk                   ; 10.585 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; 11.116 ; 0.000         ;
+--------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------+
; Fast 950mV 100C Model Minimum Pulse Width Summary                                                 ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk1              ; -0.217 ; -0.217        ;
; board_inst|pcie|pcie|twentynm_atx_pll_inst~O_CLK0_8G                     ; 0.125  ; 0.000         ;
; mem_dqs[0]_IN                                                            ; 0.125  ; 0.000         ;
; mem_dqs[1]_IN                                                            ; 0.125  ; 0.000         ;
; mem_dqs[2]_IN                                                            ; 0.125  ; 0.000         ;
; mem_dqs[3]_IN                                                            ; 0.125  ; 0.000         ;
; mem_dqs[4]_IN                                                            ; 0.125  ; 0.000         ;
; mem_dqs[5]_IN                                                            ; 0.125  ; 0.000         ;
; mem_dqs[6]_IN                                                            ; 0.125  ; 0.000         ;
; mem_dqs[7]_IN                                                            ; 0.125  ; 0.000         ;
; board_inst|pcie|pcie|tx_serial_clk                                       ; 0.200  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_10          ; 0.332  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_3           ; 0.332  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_4           ; 0.332  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_5           ; 0.332  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_6           ; 0.332  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_7           ; 0.332  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_8           ; 0.332  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_9           ; 0.332  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_0           ; 0.399  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_1           ; 0.404  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_2           ; 0.404  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk            ; 0.409  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk_1          ; 0.414  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk_2          ; 0.414  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_0          ; 0.780  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_1          ; 0.780  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_2          ; 0.780  ; 0.000         ;
; board_inst|pcie|pcie|pll_pcie_clk                                        ; 0.896  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk                   ; 0.937  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk                   ; 0.937  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk                   ; 0.937  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk                   ; 0.937  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk                   ; 0.937  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk                   ; 0.937  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk                   ; 0.937  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk                   ; 0.937  ; 0.000         ;
; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0              ; 0.947  ; 0.000         ;
; board_inst|pcie|pcie|hip_cmn_clk[0]                                      ; 0.970  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk       ; 1.352  ; 0.000         ;
; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; 1.612  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_0        ; 1.615  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1        ; 1.615  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2        ; 1.615  ; 0.000         ;
; board_inst|pcie|pcie|pld_clk                                             ; 1.939  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|pma_hclk_by2                 ; 1.941  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[1]|pma_hclk_by2                 ; 1.941  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[2]|pma_hclk_by2                 ; 1.941  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[3]|pma_hclk_by2                 ; 1.941  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[4]|pma_hclk_by2                 ; 1.941  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[5]|pma_hclk_by2                 ; 1.941  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[6]|pma_hclk_by2                 ; 1.941  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[7]|pma_hclk_by2                 ; 1.941  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk ; 2.966  ; 0.000         ;
; board_inst|pcie|pcie|tx_bonding_clocks[0]                                ; 3.017  ; 0.000         ;
; pll_ref_clk                                                              ; 3.222  ; 0.000         ;
; kernel_pll_refclk                                                        ; 3.972  ; 0.000         ;
; pcie_refclk                                                              ; 4.905  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; 4.950  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_fref                      ; 4.951  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_fref                      ; 4.951  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_fref                      ; 4.951  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_fref                      ; 4.951  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_fref                      ; 4.951  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_fref                      ; 4.951  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_fref                      ; 4.951  ; 0.000         ;
; config_clk                                                               ; 9.436  ; 0.000         ;
; pr_clk_enable_dclk_reg2_user_clk                                         ; 9.952  ; 0.000         ;
; board_inst|pcie|pcie|tx_clkout                                           ; 12.737 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_clk                       ; 12.749 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_clk                       ; 12.749 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_clk                       ; 12.749 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_clk                       ; 12.749 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_clk                       ; 12.749 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_clk                       ; 12.749 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_clk                       ; 12.749 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_clk                       ; 12.749 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk                       ; 12.755 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk                       ; 12.755 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk                       ; 12.755 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk                       ; 12.755 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk                       ; 12.755 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk                       ; 12.755 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk                       ; 12.755 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk                       ; 12.755 ; 0.000         ;
+--------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 950mV 100C Model Net Delay Summary                                                                                                                                                                                                     ;
+---------------+-------+----------+--------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------+
; Name          ; Slack ; Required ; Actual ; From                                                                ; To                                                                                                                 ; Type ;
+---------------+-------+----------+--------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------+
; set_net_delay ; 1.024 ; 2.132    ; 1.108  ; [all_registers]                                                     ; [get_registers {*altera_avalon_st_clock_crosser:*|altera_std_synchronizer_nocut:*|din_s1}]                         ; max  ;
; set_net_delay ; 1.031 ; 2.132    ; 1.101  ; [get_pins -compatibility_mode {*|out_rd_ptr_gray[*]*}]              ; [get_registers {*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]  ; max  ;
; set_net_delay ; 1.157 ; 2.132    ; 0.975  ; [get_pins -compatibility_mode {*|in_wr_ptr_gray[*]*}]               ; [get_registers {*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}] ; max  ;
; set_net_delay ; 1.292 ; 2.132    ; 0.840  ; [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}] ; [get_registers {*altera_avalon_st_clock_crosser:*|out_data_buffer*}]                                               ; max  ;
+---------------+-------+----------+--------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------+


-----------------------------------------------
; Fast 950mV 100C Model Metastability Summary ;
-----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 140
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.121
Worst Case Available Settling Time: 3.597 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2382.8
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



+---------------------------------------------------------------------------------------------------+
; Fast 950mV 0C Model Setup Summary                                                                 ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0              ; 0.971  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk       ; 1.158  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2        ; 1.219  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1        ; 1.287  ; 0.000         ;
; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; 1.321  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_0        ; 1.576  ; 0.000         ;
; board_inst|pcie|pcie|pld_clk                                             ; 1.647  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk ; 4.489  ; 0.000         ;
; board_inst|pcie|pcie|tx_bonding_clocks[0]                                ; 4.676  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk                       ; 4.731  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk                       ; 4.732  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk                       ; 4.748  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk                       ; 4.861  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk                       ; 4.925  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk                       ; 4.944  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk                       ; 4.944  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk                       ; 5.224  ; 0.000         ;
; pll_ref_clk                                                              ; 5.497  ; 0.000         ;
; config_clk                                                               ; 5.636  ; 0.000         ;
; pr_clk_enable_dclk_reg2_user_clk                                         ; 16.186 ; 0.000         ;
+--------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------+
; Fast 950mV 0C Model Hold Summary                                                                 ;
+--------------------------------------------------------------------------+-------+---------------+
; Clock                                                                    ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------+-------+---------------+
; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0              ; 0.011 ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk       ; 0.014 ; 0.000         ;
; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; 0.014 ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk ; 0.018 ; 0.000         ;
; config_clk                                                               ; 0.022 ; 0.000         ;
; board_inst|pcie|pcie|tx_bonding_clocks[0]                                ; 0.083 ; 0.000         ;
; board_inst|pcie|pcie|pld_clk                                             ; 0.107 ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2        ; 0.159 ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1        ; 0.172 ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_0        ; 0.261 ; 0.000         ;
; pll_ref_clk                                                              ; 0.321 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk                       ; 0.377 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk                       ; 0.384 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk                       ; 0.388 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk                       ; 0.401 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk                       ; 0.417 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk                       ; 0.419 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk                       ; 0.438 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk                       ; 0.442 ; 0.000         ;
; pr_clk_enable_dclk_reg2_user_clk                                         ; 0.819 ; 0.000         ;
+--------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------+
; Fast 950mV 0C Model Recovery Summary                                                              ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0              ; 1.321  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk       ; 1.461  ; 0.000         ;
; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; 1.545  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk ; 5.410  ; 0.000         ;
; pll_ref_clk                                                              ; 5.776  ; 0.000         ;
; config_clk                                                               ; 15.348 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_fref                      ; 17.693 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_fref                      ; 17.885 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_fref                      ; 17.939 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_fref                      ; 17.943 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_fref                      ; 17.981 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_fref                      ; 18.073 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_fref                      ; 18.096 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; 18.545 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk                   ; 18.647 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk                   ; 18.847 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk                   ; 18.901 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk                   ; 18.905 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk                   ; 18.943 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk                   ; 18.952 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk                   ; 19.035 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk                   ; 19.058 ; 0.000         ;
+--------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------+
; Fast 950mV 0C Model Removal Summary                                                               ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0              ; 0.172  ; 0.000         ;
; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; 0.173  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk ; 0.179  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk       ; 0.200  ; 0.000         ;
; config_clk                                                               ; 0.338  ; 0.000         ;
; pll_ref_clk                                                              ; 0.462  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk                   ; 9.075  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk                   ; 9.089  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk                   ; 9.190  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk                   ; 9.214  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk                   ; 9.241  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk                   ; 9.256  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk                   ; 9.445  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk                   ; 9.595  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_fref                      ; 10.007 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_fref                      ; 10.027 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_fref                      ; 10.108 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_fref                      ; 10.126 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_fref                      ; 10.165 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_fref                      ; 10.178 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_fref                      ; 10.346 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; 11.078 ; 0.000         ;
+--------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------+
; Fast 950mV 0C Model Minimum Pulse Width Summary                                                   ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk1              ; -0.217 ; -0.217        ;
; board_inst|pcie|pcie|twentynm_atx_pll_inst~O_CLK0_8G                     ; 0.124  ; 0.000         ;
; mem_dqs[2]_IN                                                            ; 0.142  ; 0.000         ;
; mem_dqs[3]_IN                                                            ; 0.142  ; 0.000         ;
; mem_dqs[6]_IN                                                            ; 0.142  ; 0.000         ;
; mem_dqs[7]_IN                                                            ; 0.142  ; 0.000         ;
; mem_dqs[0]_IN                                                            ; 0.143  ; 0.000         ;
; mem_dqs[1]_IN                                                            ; 0.143  ; 0.000         ;
; mem_dqs[4]_IN                                                            ; 0.143  ; 0.000         ;
; mem_dqs[5]_IN                                                            ; 0.143  ; 0.000         ;
; board_inst|pcie|pcie|tx_serial_clk                                       ; 0.200  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_10          ; 0.347  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_3           ; 0.347  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_4           ; 0.347  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_5           ; 0.347  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_6           ; 0.347  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_7           ; 0.347  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_8           ; 0.347  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_9           ; 0.347  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk            ; 0.406  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_0           ; 0.408  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_1           ; 0.409  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_2           ; 0.409  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk_1          ; 0.414  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk_2          ; 0.414  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_0          ; 0.784  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_1          ; 0.784  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_2          ; 0.784  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk                   ; 0.937  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk                   ; 0.937  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk                   ; 0.937  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk                   ; 0.937  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk                   ; 0.937  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk                   ; 0.937  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk                   ; 0.937  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk                   ; 0.937  ; 0.000         ;
; board_inst|pcie|pcie|pll_pcie_clk                                        ; 0.953  ; 0.000         ;
; board_inst|pcie|pcie|hip_cmn_clk[0]                                      ; 0.969  ; 0.000         ;
; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0              ; 0.996  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk       ; 1.344  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_0        ; 1.618  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1        ; 1.618  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2        ; 1.618  ; 0.000         ;
; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; 1.653  ; 0.000         ;
; board_inst|pcie|pcie|pld_clk                                             ; 1.938  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|pma_hclk_by2                 ; 1.941  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[1]|pma_hclk_by2                 ; 1.941  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[2]|pma_hclk_by2                 ; 1.941  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[3]|pma_hclk_by2                 ; 1.941  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[4]|pma_hclk_by2                 ; 1.941  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[5]|pma_hclk_by2                 ; 1.941  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[6]|pma_hclk_by2                 ; 1.941  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[7]|pma_hclk_by2                 ; 1.941  ; 0.000         ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk ; 3.007  ; 0.000         ;
; board_inst|pcie|pcie|tx_bonding_clocks[0]                                ; 3.025  ; 0.000         ;
; pll_ref_clk                                                              ; 3.209  ; 0.000         ;
; kernel_pll_refclk                                                        ; 3.987  ; 0.000         ;
; pcie_refclk                                                              ; 4.908  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; 4.950  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_fref                      ; 4.951  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_fref                      ; 4.951  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_fref                      ; 4.951  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_fref                      ; 4.951  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_fref                      ; 4.951  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_fref                      ; 4.951  ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_fref                      ; 4.951  ; 0.000         ;
; config_clk                                                               ; 9.435  ; 0.000         ;
; pr_clk_enable_dclk_reg2_user_clk                                         ; 9.911  ; 0.000         ;
; board_inst|pcie|pcie|tx_clkout                                           ; 12.734 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_clk                       ; 12.750 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_clk                       ; 12.750 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_clk                       ; 12.750 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_clk                       ; 12.750 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_clk                       ; 12.750 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_clk                       ; 12.750 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_clk                       ; 12.750 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_clk                       ; 12.750 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk                       ; 12.756 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk                       ; 12.756 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk                       ; 12.756 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk                       ; 12.756 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk                       ; 12.756 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk                       ; 12.756 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk                       ; 12.756 ; 0.000         ;
; board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk                       ; 12.756 ; 0.000         ;
+--------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 950mV 0C Model Net Delay Summary                                                                                                                                                                                                       ;
+---------------+-------+----------+--------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------+
; Name          ; Slack ; Required ; Actual ; From                                                                ; To                                                                                                                 ; Type ;
+---------------+-------+----------+--------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------+
; set_net_delay ; 1.232 ; 2.132    ; 0.900  ; [all_registers]                                                     ; [get_registers {*altera_avalon_st_clock_crosser:*|altera_std_synchronizer_nocut:*|din_s1}]                         ; max  ;
; set_net_delay ; 1.243 ; 2.132    ; 0.889  ; [get_pins -compatibility_mode {*|out_rd_ptr_gray[*]*}]              ; [get_registers {*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]  ; max  ;
; set_net_delay ; 1.351 ; 2.132    ; 0.781  ; [get_pins -compatibility_mode {*|in_wr_ptr_gray[*]*}]               ; [get_registers {*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}] ; max  ;
; set_net_delay ; 1.441 ; 2.132    ; 0.691  ; [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}] ; [get_registers {*altera_avalon_st_clock_crosser:*|out_data_buffer*}]                                               ; max  ;
+---------------+-------+----------+--------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------+


---------------------------------------------
; Fast 950mV 0C Model Metastability Summary ;
---------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 140
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.121
Worst Case Available Settling Time: 3.805 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 449.8
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



+---------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                   ;
+---------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                                     ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                          ; 0.009  ; 0.011 ; 0.327    ; 0.172   ; -0.217              ;
;  board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk ; 3.411  ; 0.018 ; 4.763    ; 0.179   ; 2.966               ;
;  board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk       ; 0.063  ; 0.013 ; 0.512    ; 0.200   ; 1.319               ;
;  board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_0          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.708               ;
;  board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_1          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.708               ;
;  board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_2          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.708               ;
;  board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_0        ; 0.771  ; 0.261 ; N/A      ; N/A     ; 1.545               ;
;  board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1        ; 0.361  ; 0.172 ; N/A      ; N/A     ; 1.545               ;
;  board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2        ; 0.305  ; 0.159 ; N/A      ; N/A     ; 1.545               ;
;  board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk            ; N/A    ; N/A   ; N/A      ; N/A     ; 0.386               ;
;  board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk_1          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.412               ;
;  board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk_2          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.412               ;
;  board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_0           ; N/A    ; N/A   ; N/A      ; N/A     ; 0.382               ;
;  board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_1           ; N/A    ; N/A   ; N/A      ; N/A     ; 0.382               ;
;  board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_10          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.332               ;
;  board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_2           ; N/A    ; N/A   ; N/A      ; N/A     ; 0.382               ;
;  board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_3           ; N/A    ; N/A   ; N/A      ; N/A     ; 0.332               ;
;  board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_4           ; N/A    ; N/A   ; N/A      ; N/A     ; 0.332               ;
;  board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_5           ; N/A    ; N/A   ; N/A      ; N/A     ; 0.332               ;
;  board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_6           ; N/A    ; N/A   ; N/A      ; N/A     ; 0.332               ;
;  board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_7           ; N/A    ; N/A   ; N/A      ; N/A     ; 0.332               ;
;  board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_8           ; N/A    ; N/A   ; N/A      ; N/A     ; 0.332               ;
;  board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_9           ; N/A    ; N/A   ; N/A      ; N/A     ; 0.332               ;
;  board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0              ; 0.009  ; 0.011 ; 0.506    ; 0.172   ; 0.947               ;
;  board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk1              ; N/A    ; N/A   ; N/A      ; N/A     ; -0.217              ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[0]|pma_hclk_by2                 ; N/A    ; N/A   ; N/A      ; N/A     ; 1.871               ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_clk                       ; N/A    ; N/A   ; N/A      ; N/A     ; 12.672              ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; N/A    ; N/A   ; 17.032   ; 11.078  ; 4.868               ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk                   ; N/A    ; N/A   ; 17.390   ; 9.336   ; 0.848               ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk                       ; 2.846  ; 0.401 ; N/A      ; N/A     ; 12.688              ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[1]|pma_hclk_by2                 ; N/A    ; N/A   ; N/A      ; N/A     ; 1.871               ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_clk                       ; N/A    ; N/A   ; N/A      ; N/A     ; 12.672              ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_fref                      ; N/A    ; N/A   ; 15.692   ; 10.165  ; 4.875               ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk                   ; N/A    ; N/A   ; 17.372   ; 8.792   ; 0.848               ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk                       ; 3.122  ; 0.388 ; N/A      ; N/A     ; 12.688              ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[2]|pma_hclk_by2                 ; N/A    ; N/A   ; N/A      ; N/A     ; 1.871               ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_clk                       ; N/A    ; N/A   ; N/A      ; N/A     ; 12.672              ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_fref                      ; N/A    ; N/A   ; 15.952   ; 10.011  ; 4.875               ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk                   ; N/A    ; N/A   ; 17.632   ; 8.526   ; 0.848               ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk                       ; 3.249  ; 0.377 ; N/A      ; N/A     ; 12.688              ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[3]|pma_hclk_by2                 ; N/A    ; N/A   ; N/A      ; N/A     ; 1.871               ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_clk                       ; N/A    ; N/A   ; N/A      ; N/A     ; 12.672              ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_fref                      ; N/A    ; N/A   ; 15.970   ; 9.991   ; 4.875               ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk                   ; N/A    ; N/A   ; 17.650   ; 8.518   ; 0.848               ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk                       ; 3.769  ; 0.438 ; N/A      ; N/A     ; 12.688              ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[4]|pma_hclk_by2                 ; N/A    ; N/A   ; N/A      ; N/A     ; 1.871               ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_clk                       ; N/A    ; N/A   ; N/A      ; N/A     ; 12.672              ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_fref                      ; N/A    ; N/A   ; 15.725   ; 10.108  ; 4.875               ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk                   ; N/A    ; N/A   ; 17.405   ; 8.740   ; 0.848               ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk                       ; 3.331  ; 0.417 ; N/A      ; N/A     ; 12.688              ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[5]|pma_hclk_by2                 ; N/A    ; N/A   ; N/A      ; N/A     ; 1.871               ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_clk                       ; N/A    ; N/A   ; N/A      ; N/A     ; 12.672              ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_fref                      ; N/A    ; N/A   ; 15.679   ; 10.126  ; 4.875               ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk                   ; N/A    ; N/A   ; 17.359   ; 8.778   ; 0.848               ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk                       ; 3.222  ; 0.384 ; N/A      ; N/A     ; 12.688              ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[6]|pma_hclk_by2                 ; N/A    ; N/A   ; N/A      ; N/A     ; 1.871               ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_clk                       ; N/A    ; N/A   ; N/A      ; N/A     ; 12.672              ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_fref                      ; N/A    ; N/A   ; 15.575   ; 10.178  ; 4.875               ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk                   ; N/A    ; N/A   ; 17.255   ; 8.840   ; 0.848               ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk                       ; 2.880  ; 0.419 ; N/A      ; N/A     ; 12.688              ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[7]|pma_hclk_by2                 ; N/A    ; N/A   ; N/A      ; N/A     ; 1.871               ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_clk                       ; N/A    ; N/A   ; N/A      ; N/A     ; 12.672              ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_fref                      ; N/A    ; N/A   ; 15.142   ; 10.346  ; 4.875               ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk                   ; N/A    ; N/A   ; 16.822   ; 9.229   ; 0.848               ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk                       ; 2.848  ; 0.442 ; N/A      ; N/A     ; 12.688              ;
;  board_inst|pcie|pcie|hip_cmn_clk[0]                                      ; N/A    ; N/A   ; N/A      ; N/A     ; 0.911               ;
;  board_inst|pcie|pcie|pld_clk                                             ; 0.392  ; 0.107 ; N/A      ; N/A     ; 1.847               ;
;  board_inst|pcie|pcie|pll_pcie_clk                                        ; N/A    ; N/A   ; N/A      ; N/A     ; 0.896               ;
;  board_inst|pcie|pcie|twentynm_atx_pll_inst~O_CLK0_8G                     ; N/A    ; N/A   ; N/A      ; N/A     ; 0.124               ;
;  board_inst|pcie|pcie|tx_bonding_clocks[0]                                ; 2.739  ; 0.075 ; N/A      ; N/A     ; 2.835               ;
;  board_inst|pcie|pcie|tx_clkout                                           ; N/A    ; N/A   ; N/A      ; N/A     ; 12.638              ;
;  board_inst|pcie|pcie|tx_serial_clk                                       ; N/A    ; N/A   ; N/A      ; N/A     ; 0.200               ;
;  board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; 0.066  ; 0.014 ; 0.327    ; 0.173   ; 1.592               ;
;  config_clk                                                               ; 3.810  ; 0.022 ; 12.603   ; 0.338   ; 9.435               ;
;  kernel_pll_refclk                                                        ; N/A    ; N/A   ; N/A      ; N/A     ; 3.957               ;
;  mem_dqs[0]_IN                                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 0.101               ;
;  mem_dqs[1]_IN                                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 0.100               ;
;  mem_dqs[2]_IN                                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 0.101               ;
;  mem_dqs[3]_IN                                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 0.101               ;
;  mem_dqs[4]_IN                                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 0.101               ;
;  mem_dqs[5]_IN                                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 0.100               ;
;  mem_dqs[6]_IN                                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 0.101               ;
;  mem_dqs[7]_IN                                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 0.101               ;
;  pcie_refclk                                                              ; N/A    ; N/A   ; N/A      ; N/A     ; 4.729               ;
;  pll_ref_clk                                                              ; 4.867  ; 0.321 ; 5.315    ; 0.462   ; 3.147               ;
;  pr_clk_enable_dclk_reg2_user_clk                                         ; 14.523 ; 0.799 ; N/A      ; N/A     ; 9.866               ;
; Design-wide TNS                                                           ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; -0.217              ;
;  board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk       ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_0          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_1          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_2          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_0        ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1        ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2        ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk            ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk_1          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk_2          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_0           ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_1           ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_10          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_2           ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_3           ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_4           ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_5           ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_6           ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_7           ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_8           ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_9           ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0              ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk1              ; N/A    ; N/A   ; N/A      ; N/A     ; -0.217              ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[0]|pma_hclk_by2                 ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_clk                       ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; N/A    ; N/A   ; 0.000    ; 0.000   ; 0.000               ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk                   ; N/A    ; N/A   ; 0.000    ; 0.000   ; 0.000               ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk                       ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[1]|pma_hclk_by2                 ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_clk                       ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_fref                      ; N/A    ; N/A   ; 0.000    ; 0.000   ; 0.000               ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk                   ; N/A    ; N/A   ; 0.000    ; 0.000   ; 0.000               ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk                       ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[2]|pma_hclk_by2                 ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_clk                       ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_fref                      ; N/A    ; N/A   ; 0.000    ; 0.000   ; 0.000               ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk                   ; N/A    ; N/A   ; 0.000    ; 0.000   ; 0.000               ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk                       ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[3]|pma_hclk_by2                 ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_clk                       ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_fref                      ; N/A    ; N/A   ; 0.000    ; 0.000   ; 0.000               ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk                   ; N/A    ; N/A   ; 0.000    ; 0.000   ; 0.000               ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk                       ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[4]|pma_hclk_by2                 ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_clk                       ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_fref                      ; N/A    ; N/A   ; 0.000    ; 0.000   ; 0.000               ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk                   ; N/A    ; N/A   ; 0.000    ; 0.000   ; 0.000               ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk                       ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[5]|pma_hclk_by2                 ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_clk                       ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_fref                      ; N/A    ; N/A   ; 0.000    ; 0.000   ; 0.000               ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk                   ; N/A    ; N/A   ; 0.000    ; 0.000   ; 0.000               ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk                       ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[6]|pma_hclk_by2                 ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_clk                       ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_fref                      ; N/A    ; N/A   ; 0.000    ; 0.000   ; 0.000               ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk                   ; N/A    ; N/A   ; 0.000    ; 0.000   ; 0.000               ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk                       ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[7]|pma_hclk_by2                 ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_clk                       ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_fref                      ; N/A    ; N/A   ; 0.000    ; 0.000   ; 0.000               ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk                   ; N/A    ; N/A   ; 0.000    ; 0.000   ; 0.000               ;
;  board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk                       ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  board_inst|pcie|pcie|hip_cmn_clk[0]                                      ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  board_inst|pcie|pcie|pld_clk                                             ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  board_inst|pcie|pcie|pll_pcie_clk                                        ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  board_inst|pcie|pcie|twentynm_atx_pll_inst~O_CLK0_8G                     ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  board_inst|pcie|pcie|tx_bonding_clocks[0]                                ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  board_inst|pcie|pcie|tx_clkout                                           ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  board_inst|pcie|pcie|tx_serial_clk                                       ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  config_clk                                                               ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  kernel_pll_refclk                                                        ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  mem_dqs[0]_IN                                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  mem_dqs[1]_IN                                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  mem_dqs[2]_IN                                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  mem_dqs[3]_IN                                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  mem_dqs[4]_IN                                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  mem_dqs[5]_IN                                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  mem_dqs[6]_IN                                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  mem_dqs[7]_IN                                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pcie_refclk                                                              ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll_ref_clk                                                              ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  pr_clk_enable_dclk_reg2_user_clk                                         ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------------------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard            ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+-------------------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; mem_reset_n(0) ; 1.2 V                   ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds(0)        ; 1.8 V                   ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds(8)        ; 1.8 V                   ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_ba(0)      ; SSTL-12                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_ba(1)      ; SSTL-12                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_bg(0)      ; SSTL-12                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_cke(0)     ; SSTL-12                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_ck(0)      ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; mem_ck_n(0)    ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; mem_cs_n(0)    ; SSTL-12                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_odt(0)     ; SSTL-12                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_act_n(0)   ; SSTL-12                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_a(0)       ; SSTL-12                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_a(1)       ; SSTL-12                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_a(2)       ; SSTL-12                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_a(3)       ; SSTL-12                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_a(4)       ; SSTL-12                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_a(5)       ; SSTL-12                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_a(6)       ; SSTL-12                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_a(7)       ; SSTL-12                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_a(8)       ; SSTL-12                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_a(9)       ; SSTL-12                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_a(10)      ; SSTL-12                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_a(11)      ; SSTL-12                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_a(12)      ; SSTL-12                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_a(13)      ; SSTL-12                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_a(14)      ; SSTL-12                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_a(15)      ; SSTL-12                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_a(16)      ; SSTL-12                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds(1)        ; 1.8 V                   ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds(2)        ; 1.8 V                   ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds(3)        ; 1.8 V                   ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds(4)        ; 1.8 V                   ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds(5)        ; 1.8 V                   ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds(6)        ; 1.8 V                   ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds(7)        ; 1.8 V                   ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds(9)        ; 1.8 V                   ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds(10)       ; 1.8 V                   ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds(11)       ; 1.8 V                   ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds(12)       ; 1.8 V                   ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds(13)       ; 1.8 V                   ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds(14)       ; 1.8 V                   ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds(15)       ; 1.8 V                   ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(0)      ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(1)      ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(2)      ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(3)      ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(4)      ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(5)      ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(6)      ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(7)      ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(8)      ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(9)      ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(10)     ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(11)     ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(12)     ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(13)     ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(14)     ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(15)     ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(16)     ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(17)     ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(18)     ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(19)     ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(20)     ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(21)     ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(22)     ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(23)     ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(24)     ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(25)     ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(26)     ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(27)     ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(28)     ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(29)     ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(30)     ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(31)     ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(32)     ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(33)     ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(34)     ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(35)     ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(36)     ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(37)     ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(38)     ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(39)     ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(40)     ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(41)     ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(42)     ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(43)     ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(44)     ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(45)     ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(46)     ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(47)     ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(48)     ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(49)     ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(50)     ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(51)     ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(52)     ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(53)     ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(54)     ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(55)     ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(56)     ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(57)     ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(58)     ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(59)     ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(60)     ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(61)     ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(62)     ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq(63)     ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dqs(0)     ; Differential 1.2-V POD  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; open               ; n/a           ; n/a             ; n/a         ;
; mem_dqs(1)     ; Differential 1.2-V POD  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; open               ; n/a           ; n/a             ; n/a         ;
; mem_dqs(2)     ; Differential 1.2-V POD  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; open               ; n/a           ; n/a             ; n/a         ;
; mem_dqs(3)     ; Differential 1.2-V POD  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; open               ; n/a           ; n/a             ; n/a         ;
; mem_dqs(4)     ; Differential 1.2-V POD  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; open               ; n/a           ; n/a             ; n/a         ;
; mem_dqs(5)     ; Differential 1.2-V POD  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; open               ; n/a           ; n/a             ; n/a         ;
; mem_dqs(6)     ; Differential 1.2-V POD  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; open               ; n/a           ; n/a             ; n/a         ;
; mem_dqs(7)     ; Differential 1.2-V POD  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; open               ; n/a           ; n/a             ; n/a         ;
; mem_dqs_n(0)   ; Differential 1.2-V POD  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; open               ; n/a           ; n/a             ; n/a         ;
; mem_dqs_n(1)   ; Differential 1.2-V POD  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; open               ; n/a           ; n/a             ; n/a         ;
; mem_dqs_n(2)   ; Differential 1.2-V POD  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; open               ; n/a           ; n/a             ; n/a         ;
; mem_dqs_n(3)   ; Differential 1.2-V POD  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; open               ; n/a           ; n/a             ; n/a         ;
; mem_dqs_n(4)   ; Differential 1.2-V POD  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; open               ; n/a           ; n/a             ; n/a         ;
; mem_dqs_n(5)   ; Differential 1.2-V POD  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; open               ; n/a           ; n/a             ; n/a         ;
; mem_dqs_n(6)   ; Differential 1.2-V POD  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; open               ; n/a           ; n/a             ; n/a         ;
; mem_dqs_n(7)   ; Differential 1.2-V POD  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; open               ; n/a           ; n/a             ; n/a         ;
; mem_dbi_n(0)   ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dbi_n(1)   ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dbi_n(2)   ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dbi_n(3)   ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dbi_n(4)   ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dbi_n(5)   ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dbi_n(6)   ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dbi_n(7)   ; 1.2-V POD               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 48 Ohm        ; open            ; open  ; vccio               ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+-------------------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-----------------------------------------------------------------------------------+
; Input Transition Times                                                            ;
+----------------------+------------------------+-----------------+-----------------+
; Pin                  ; I/O Standard           ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------------+------------------------+-----------------+-----------------+
; mem_dq(0)            ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dq(1)            ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dq(2)            ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dq(3)            ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dq(4)            ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dq(5)            ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dq(6)            ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dq(7)            ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dq(8)            ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dq(9)            ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dq(10)           ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dq(11)           ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dq(12)           ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dq(13)           ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dq(14)           ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dq(15)           ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dq(16)           ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dq(17)           ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dq(18)           ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dq(19)           ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dq(20)           ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dq(21)           ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dq(22)           ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dq(23)           ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dq(24)           ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dq(25)           ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dq(26)           ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dq(27)           ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dq(28)           ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dq(29)           ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dq(30)           ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dq(31)           ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dq(32)           ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dq(33)           ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dq(34)           ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dq(35)           ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dq(36)           ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dq(37)           ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dq(38)           ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dq(39)           ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dq(40)           ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dq(41)           ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dq(42)           ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dq(43)           ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dq(44)           ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dq(45)           ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dq(46)           ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dq(47)           ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dq(48)           ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dq(49)           ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dq(50)           ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dq(51)           ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dq(52)           ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dq(53)           ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dq(54)           ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dq(55)           ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dq(56)           ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dq(57)           ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dq(58)           ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dq(59)           ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dq(60)           ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dq(61)           ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dq(62)           ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dq(63)           ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dqs(0)           ; Differential 1.2-V POD ; 960 ps          ; 960 ps          ;
; mem_dqs(1)           ; Differential 1.2-V POD ; 960 ps          ; 960 ps          ;
; mem_dqs(2)           ; Differential 1.2-V POD ; 960 ps          ; 960 ps          ;
; mem_dqs(3)           ; Differential 1.2-V POD ; 960 ps          ; 960 ps          ;
; mem_dqs(4)           ; Differential 1.2-V POD ; 960 ps          ; 960 ps          ;
; mem_dqs(5)           ; Differential 1.2-V POD ; 960 ps          ; 960 ps          ;
; mem_dqs(6)           ; Differential 1.2-V POD ; 960 ps          ; 960 ps          ;
; mem_dqs(7)           ; Differential 1.2-V POD ; 960 ps          ; 960 ps          ;
; mem_dqs_n(0)         ; Differential 1.2-V POD ; 960 ps          ; 960 ps          ;
; mem_dqs_n(1)         ; Differential 1.2-V POD ; 960 ps          ; 960 ps          ;
; mem_dqs_n(2)         ; Differential 1.2-V POD ; 960 ps          ; 960 ps          ;
; mem_dqs_n(3)         ; Differential 1.2-V POD ; 960 ps          ; 960 ps          ;
; mem_dqs_n(4)         ; Differential 1.2-V POD ; 960 ps          ; 960 ps          ;
; mem_dqs_n(5)         ; Differential 1.2-V POD ; 960 ps          ; 960 ps          ;
; mem_dqs_n(6)         ; Differential 1.2-V POD ; 960 ps          ; 960 ps          ;
; mem_dqs_n(7)         ; Differential 1.2-V POD ; 960 ps          ; 960 ps          ;
; mem_dbi_n(0)         ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dbi_n(1)         ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dbi_n(2)         ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dbi_n(3)         ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dbi_n(4)         ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dbi_n(5)         ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dbi_n(6)         ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; mem_dbi_n(7)         ; 1.2-V POD              ; 960 ps          ; 960 ps          ;
; oct_rzqin            ; 1.2 V                  ; 960 ps          ; 960 ps          ;
; push_button          ; 1.8 V                  ; 1440 ps         ; 1440 ps         ;
; pll_ref_clk          ; LVDS                   ; 1440 ps         ; 1440 ps         ;
; config_clk           ; 1.8 V                  ; 1440 ps         ; 1440 ps         ;
; kernel_pll_refclk    ; LVDS                   ; 1440 ps         ; 1440 ps         ;
; perstl0_n            ; 1.8 V                  ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_CLKUSR~      ; 1.8 V                  ; 1440 ps         ; 1440 ps         ;
; pll_ref_clk(n)       ; LVDS                   ; 1440 ps         ; 1440 ps         ;
; kernel_pll_refclk(n) ; LVDS                   ; 1440 ps         ; 1440 ps         ;
+----------------------+------------------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 950mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard            ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+-------------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; mem_reset_n(0) ; 1.2 V                   ; 0 s                 ; 0 s                 ; 1.1 V                        ; 4.35e-06 V                   ; 1.16 V              ; -0.0701 V           ; 0.1 V                                ; 0.101 V                              ; 1.33e-10 s                  ; 1.31e-10 s                  ; No                         ; No                         ; 1.1 V                       ; 4.35e-06 V                  ; 1.16 V             ; -0.0701 V          ; 0.1 V                               ; 0.101 V                             ; 1.33e-10 s                 ; 1.31e-10 s                 ; No                        ; No                        ;
; leds(0)        ; 1.8 V                   ; 0 s                 ; 0 s                 ; 1.66 V                       ; 6.67e-06 V                   ; 1.71 V              ; -0.0629 V           ; 0.099 V                              ; 0.211 V                              ; 2.32e-10 s                  ; 1.49e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 6.67e-06 V                  ; 1.71 V             ; -0.0629 V          ; 0.099 V                             ; 0.211 V                             ; 2.32e-10 s                 ; 1.49e-10 s                 ; No                        ; No                        ;
; leds(8)        ; 1.8 V                   ; 0 s                 ; 0 s                 ; 1.66 V                       ; 6.67e-06 V                   ; 1.71 V              ; -0.0629 V           ; 0.099 V                              ; 0.211 V                              ; 2.32e-10 s                  ; 1.49e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 6.67e-06 V                  ; 1.71 V             ; -0.0629 V          ; 0.099 V                             ; 0.211 V                             ; 2.32e-10 s                 ; 1.49e-10 s                 ; No                        ; No                        ;
; mem_ba(0)      ; SSTL-12                 ; 0 s                 ; 0 s                 ; 1.1 V                        ; 5.13e-06 V                   ; 1.17 V              ; -0.0723 V           ; 0.11 V                               ; 0.123 V                              ; 1.33e-10 s                  ; 1.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; 5.13e-06 V                  ; 1.17 V             ; -0.0723 V          ; 0.11 V                              ; 0.123 V                             ; 1.33e-10 s                 ; 1.34e-10 s                 ; No                        ; No                        ;
; mem_ba(1)      ; SSTL-12                 ; 0 s                 ; 0 s                 ; 1.1 V                        ; 5.13e-06 V                   ; 1.17 V              ; -0.0723 V           ; 0.11 V                               ; 0.123 V                              ; 1.33e-10 s                  ; 1.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; 5.13e-06 V                  ; 1.17 V             ; -0.0723 V          ; 0.11 V                              ; 0.123 V                             ; 1.33e-10 s                 ; 1.34e-10 s                 ; No                        ; No                        ;
; mem_bg(0)      ; SSTL-12                 ; 0 s                 ; 0 s                 ; 1.1 V                        ; 5.13e-06 V                   ; 1.17 V              ; -0.0723 V           ; 0.11 V                               ; 0.123 V                              ; 1.33e-10 s                  ; 1.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; 5.13e-06 V                  ; 1.17 V             ; -0.0723 V          ; 0.11 V                              ; 0.123 V                             ; 1.33e-10 s                 ; 1.34e-10 s                 ; No                        ; No                        ;
; mem_cke(0)     ; SSTL-12                 ; 0 s                 ; 0 s                 ; 1.1 V                        ; 5.13e-06 V                   ; 1.17 V              ; -0.0723 V           ; 0.11 V                               ; 0.123 V                              ; 1.33e-10 s                  ; 1.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; 5.13e-06 V                  ; 1.17 V             ; -0.0723 V          ; 0.11 V                              ; 0.123 V                             ; 1.33e-10 s                 ; 1.34e-10 s                 ; No                        ; No                        ;
; mem_ck(0)      ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 1.34e-10 s                  ; 1.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 1.34e-10 s                 ; 1.34e-10 s                 ; No                        ; No                        ;
; mem_ck_n(0)    ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 1.34e-10 s                  ; 1.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 1.34e-10 s                 ; 1.34e-10 s                 ; No                        ; No                        ;
; mem_cs_n(0)    ; SSTL-12                 ; 0 s                 ; 0 s                 ; 1.1 V                        ; 5.13e-06 V                   ; 1.17 V              ; -0.0723 V           ; 0.11 V                               ; 0.123 V                              ; 1.33e-10 s                  ; 1.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; 5.13e-06 V                  ; 1.17 V             ; -0.0723 V          ; 0.11 V                              ; 0.123 V                             ; 1.33e-10 s                 ; 1.34e-10 s                 ; No                        ; No                        ;
; mem_odt(0)     ; SSTL-12                 ; 0 s                 ; 0 s                 ; 1.1 V                        ; 5.13e-06 V                   ; 1.17 V              ; -0.0723 V           ; 0.11 V                               ; 0.123 V                              ; 1.33e-10 s                  ; 1.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; 5.13e-06 V                  ; 1.17 V             ; -0.0723 V          ; 0.11 V                              ; 0.123 V                             ; 1.33e-10 s                 ; 1.34e-10 s                 ; No                        ; No                        ;
; mem_act_n(0)   ; SSTL-12                 ; 0 s                 ; 0 s                 ; 1.1 V                        ; 5.13e-06 V                   ; 1.17 V              ; -0.0723 V           ; 0.11 V                               ; 0.123 V                              ; 1.33e-10 s                  ; 1.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; 5.13e-06 V                  ; 1.17 V             ; -0.0723 V          ; 0.11 V                              ; 0.123 V                             ; 1.33e-10 s                 ; 1.34e-10 s                 ; No                        ; No                        ;
; mem_a(0)       ; SSTL-12                 ; 0 s                 ; 0 s                 ; 1.1 V                        ; 5.13e-06 V                   ; 1.17 V              ; -0.0723 V           ; 0.11 V                               ; 0.123 V                              ; 1.33e-10 s                  ; 1.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; 5.13e-06 V                  ; 1.17 V             ; -0.0723 V          ; 0.11 V                              ; 0.123 V                             ; 1.33e-10 s                 ; 1.34e-10 s                 ; No                        ; No                        ;
; mem_a(1)       ; SSTL-12                 ; 0 s                 ; 0 s                 ; 1.1 V                        ; 5.13e-06 V                   ; 1.17 V              ; -0.0723 V           ; 0.11 V                               ; 0.123 V                              ; 1.33e-10 s                  ; 1.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; 5.13e-06 V                  ; 1.17 V             ; -0.0723 V          ; 0.11 V                              ; 0.123 V                             ; 1.33e-10 s                 ; 1.34e-10 s                 ; No                        ; No                        ;
; mem_a(2)       ; SSTL-12                 ; 0 s                 ; 0 s                 ; 1.1 V                        ; 5.13e-06 V                   ; 1.17 V              ; -0.0723 V           ; 0.11 V                               ; 0.123 V                              ; 1.33e-10 s                  ; 1.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; 5.13e-06 V                  ; 1.17 V             ; -0.0723 V          ; 0.11 V                              ; 0.123 V                             ; 1.33e-10 s                 ; 1.34e-10 s                 ; No                        ; No                        ;
; mem_a(3)       ; SSTL-12                 ; 0 s                 ; 0 s                 ; 1.1 V                        ; 5.13e-06 V                   ; 1.17 V              ; -0.0723 V           ; 0.11 V                               ; 0.123 V                              ; 1.33e-10 s                  ; 1.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; 5.13e-06 V                  ; 1.17 V             ; -0.0723 V          ; 0.11 V                              ; 0.123 V                             ; 1.33e-10 s                 ; 1.34e-10 s                 ; No                        ; No                        ;
; mem_a(4)       ; SSTL-12                 ; 0 s                 ; 0 s                 ; 1.1 V                        ; 5.13e-06 V                   ; 1.17 V              ; -0.0723 V           ; 0.11 V                               ; 0.123 V                              ; 1.33e-10 s                  ; 1.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; 5.13e-06 V                  ; 1.17 V             ; -0.0723 V          ; 0.11 V                              ; 0.123 V                             ; 1.33e-10 s                 ; 1.34e-10 s                 ; No                        ; No                        ;
; mem_a(5)       ; SSTL-12                 ; 0 s                 ; 0 s                 ; 1.1 V                        ; 5.13e-06 V                   ; 1.17 V              ; -0.0723 V           ; 0.11 V                               ; 0.123 V                              ; 1.33e-10 s                  ; 1.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; 5.13e-06 V                  ; 1.17 V             ; -0.0723 V          ; 0.11 V                              ; 0.123 V                             ; 1.33e-10 s                 ; 1.34e-10 s                 ; No                        ; No                        ;
; mem_a(6)       ; SSTL-12                 ; 0 s                 ; 0 s                 ; 1.1 V                        ; 5.13e-06 V                   ; 1.17 V              ; -0.0723 V           ; 0.11 V                               ; 0.123 V                              ; 1.33e-10 s                  ; 1.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; 5.13e-06 V                  ; 1.17 V             ; -0.0723 V          ; 0.11 V                              ; 0.123 V                             ; 1.33e-10 s                 ; 1.34e-10 s                 ; No                        ; No                        ;
; mem_a(7)       ; SSTL-12                 ; 0 s                 ; 0 s                 ; 1.1 V                        ; 5.13e-06 V                   ; 1.17 V              ; -0.0723 V           ; 0.11 V                               ; 0.123 V                              ; 1.33e-10 s                  ; 1.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; 5.13e-06 V                  ; 1.17 V             ; -0.0723 V          ; 0.11 V                              ; 0.123 V                             ; 1.33e-10 s                 ; 1.34e-10 s                 ; No                        ; No                        ;
; mem_a(8)       ; SSTL-12                 ; 0 s                 ; 0 s                 ; 1.1 V                        ; 5.13e-06 V                   ; 1.17 V              ; -0.0723 V           ; 0.11 V                               ; 0.123 V                              ; 1.33e-10 s                  ; 1.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; 5.13e-06 V                  ; 1.17 V             ; -0.0723 V          ; 0.11 V                              ; 0.123 V                             ; 1.33e-10 s                 ; 1.34e-10 s                 ; No                        ; No                        ;
; mem_a(9)       ; SSTL-12                 ; 0 s                 ; 0 s                 ; 1.1 V                        ; 5.13e-06 V                   ; 1.17 V              ; -0.0723 V           ; 0.11 V                               ; 0.123 V                              ; 1.33e-10 s                  ; 1.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; 5.13e-06 V                  ; 1.17 V             ; -0.0723 V          ; 0.11 V                              ; 0.123 V                             ; 1.33e-10 s                 ; 1.34e-10 s                 ; No                        ; No                        ;
; mem_a(10)      ; SSTL-12                 ; 0 s                 ; 0 s                 ; 1.1 V                        ; 5.13e-06 V                   ; 1.17 V              ; -0.0723 V           ; 0.11 V                               ; 0.123 V                              ; 1.33e-10 s                  ; 1.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; 5.13e-06 V                  ; 1.17 V             ; -0.0723 V          ; 0.11 V                              ; 0.123 V                             ; 1.33e-10 s                 ; 1.34e-10 s                 ; No                        ; No                        ;
; mem_a(11)      ; SSTL-12                 ; 0 s                 ; 0 s                 ; 1.1 V                        ; 5.13e-06 V                   ; 1.17 V              ; -0.0723 V           ; 0.11 V                               ; 0.123 V                              ; 1.33e-10 s                  ; 1.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; 5.13e-06 V                  ; 1.17 V             ; -0.0723 V          ; 0.11 V                              ; 0.123 V                             ; 1.33e-10 s                 ; 1.34e-10 s                 ; No                        ; No                        ;
; mem_a(12)      ; SSTL-12                 ; 0 s                 ; 0 s                 ; 1.1 V                        ; 5.13e-06 V                   ; 1.17 V              ; -0.0723 V           ; 0.11 V                               ; 0.123 V                              ; 1.33e-10 s                  ; 1.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; 5.13e-06 V                  ; 1.17 V             ; -0.0723 V          ; 0.11 V                              ; 0.123 V                             ; 1.33e-10 s                 ; 1.34e-10 s                 ; No                        ; No                        ;
; mem_a(13)      ; SSTL-12                 ; 0 s                 ; 0 s                 ; 1.1 V                        ; 5.13e-06 V                   ; 1.17 V              ; -0.0723 V           ; 0.11 V                               ; 0.123 V                              ; 1.33e-10 s                  ; 1.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; 5.13e-06 V                  ; 1.17 V             ; -0.0723 V          ; 0.11 V                              ; 0.123 V                             ; 1.33e-10 s                 ; 1.34e-10 s                 ; No                        ; No                        ;
; mem_a(14)      ; SSTL-12                 ; 0 s                 ; 0 s                 ; 1.1 V                        ; 5.13e-06 V                   ; 1.17 V              ; -0.0723 V           ; 0.11 V                               ; 0.123 V                              ; 1.33e-10 s                  ; 1.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; 5.13e-06 V                  ; 1.17 V             ; -0.0723 V          ; 0.11 V                              ; 0.123 V                             ; 1.33e-10 s                 ; 1.34e-10 s                 ; No                        ; No                        ;
; mem_a(15)      ; SSTL-12                 ; 0 s                 ; 0 s                 ; 1.1 V                        ; 5.13e-06 V                   ; 1.17 V              ; -0.0723 V           ; 0.11 V                               ; 0.123 V                              ; 1.33e-10 s                  ; 1.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; 5.13e-06 V                  ; 1.17 V             ; -0.0723 V          ; 0.11 V                              ; 0.123 V                             ; 1.33e-10 s                 ; 1.34e-10 s                 ; No                        ; No                        ;
; mem_a(16)      ; SSTL-12                 ; 0 s                 ; 0 s                 ; 1.1 V                        ; 5.13e-06 V                   ; 1.17 V              ; -0.0723 V           ; 0.11 V                               ; 0.123 V                              ; 1.33e-10 s                  ; 1.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; 5.13e-06 V                  ; 1.17 V             ; -0.0723 V          ; 0.11 V                              ; 0.123 V                             ; 1.33e-10 s                 ; 1.34e-10 s                 ; No                        ; No                        ;
; leds(1)        ; 1.8 V                   ; 0 s                 ; 0 s                 ; 1.66 V                       ; 6.67e-06 V                   ; 1.71 V              ; -0.0629 V           ; 0.099 V                              ; 0.211 V                              ; 2.32e-10 s                  ; 1.49e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 6.67e-06 V                  ; 1.71 V             ; -0.0629 V          ; 0.099 V                             ; 0.211 V                             ; 2.32e-10 s                 ; 1.49e-10 s                 ; No                        ; No                        ;
; leds(2)        ; 1.8 V                   ; 0 s                 ; 0 s                 ; 1.66 V                       ; 6.67e-06 V                   ; 1.71 V              ; -0.0629 V           ; 0.099 V                              ; 0.211 V                              ; 2.32e-10 s                  ; 1.49e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 6.67e-06 V                  ; 1.71 V             ; -0.0629 V          ; 0.099 V                             ; 0.211 V                             ; 2.32e-10 s                 ; 1.49e-10 s                 ; No                        ; No                        ;
; leds(3)        ; 1.8 V                   ; 0 s                 ; 0 s                 ; 1.66 V                       ; 6.67e-06 V                   ; 1.71 V              ; -0.0629 V           ; 0.099 V                              ; 0.211 V                              ; 2.32e-10 s                  ; 1.49e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 6.67e-06 V                  ; 1.71 V             ; -0.0629 V          ; 0.099 V                             ; 0.211 V                             ; 2.32e-10 s                 ; 1.49e-10 s                 ; No                        ; No                        ;
; leds(4)        ; 1.8 V                   ; 0 s                 ; 0 s                 ; 1.66 V                       ; 6.67e-06 V                   ; 1.71 V              ; -0.0629 V           ; 0.099 V                              ; 0.211 V                              ; 2.32e-10 s                  ; 1.49e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 6.67e-06 V                  ; 1.71 V             ; -0.0629 V          ; 0.099 V                             ; 0.211 V                             ; 2.32e-10 s                 ; 1.49e-10 s                 ; No                        ; No                        ;
; leds(5)        ; 1.8 V                   ; 0 s                 ; 0 s                 ; 1.66 V                       ; 6.67e-06 V                   ; 1.71 V              ; -0.0629 V           ; 0.099 V                              ; 0.211 V                              ; 2.32e-10 s                  ; 1.49e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 6.67e-06 V                  ; 1.71 V             ; -0.0629 V          ; 0.099 V                             ; 0.211 V                             ; 2.32e-10 s                 ; 1.49e-10 s                 ; No                        ; No                        ;
; leds(6)        ; 1.8 V                   ; 0 s                 ; 0 s                 ; 1.66 V                       ; 6.67e-06 V                   ; 1.71 V              ; -0.0629 V           ; 0.099 V                              ; 0.211 V                              ; 2.32e-10 s                  ; 1.49e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 6.67e-06 V                  ; 1.71 V             ; -0.0629 V          ; 0.099 V                             ; 0.211 V                             ; 2.32e-10 s                 ; 1.49e-10 s                 ; No                        ; No                        ;
; leds(7)        ; 1.8 V                   ; 0 s                 ; 0 s                 ; 1.66 V                       ; 6.67e-06 V                   ; 1.71 V              ; -0.0629 V           ; 0.099 V                              ; 0.211 V                              ; 2.32e-10 s                  ; 1.49e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 6.67e-06 V                  ; 1.71 V             ; -0.0629 V          ; 0.099 V                             ; 0.211 V                             ; 2.32e-10 s                 ; 1.49e-10 s                 ; No                        ; No                        ;
; leds(9)        ; 1.8 V                   ; 0 s                 ; 0 s                 ; 1.66 V                       ; 6.67e-06 V                   ; 1.71 V              ; -0.0629 V           ; 0.099 V                              ; 0.211 V                              ; 2.32e-10 s                  ; 1.49e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 6.67e-06 V                  ; 1.71 V             ; -0.0629 V          ; 0.099 V                             ; 0.211 V                             ; 2.32e-10 s                 ; 1.49e-10 s                 ; No                        ; No                        ;
; leds(10)       ; 1.8 V                   ; 0 s                 ; 0 s                 ; 1.66 V                       ; 6.67e-06 V                   ; 1.71 V              ; -0.0629 V           ; 0.099 V                              ; 0.211 V                              ; 2.32e-10 s                  ; 1.49e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 6.67e-06 V                  ; 1.71 V             ; -0.0629 V          ; 0.099 V                             ; 0.211 V                             ; 2.32e-10 s                 ; 1.49e-10 s                 ; No                        ; No                        ;
; leds(11)       ; 1.8 V                   ; 0 s                 ; 0 s                 ; 1.66 V                       ; 6.67e-06 V                   ; 1.71 V              ; -0.0629 V           ; 0.099 V                              ; 0.211 V                              ; 2.32e-10 s                  ; 1.49e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 6.67e-06 V                  ; 1.71 V             ; -0.0629 V          ; 0.099 V                             ; 0.211 V                             ; 2.32e-10 s                 ; 1.49e-10 s                 ; No                        ; No                        ;
; leds(12)       ; 1.8 V                   ; 0 s                 ; 0 s                 ; 1.66 V                       ; 6.67e-06 V                   ; 1.71 V              ; -0.0629 V           ; 0.099 V                              ; 0.211 V                              ; 2.32e-10 s                  ; 1.49e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 6.67e-06 V                  ; 1.71 V             ; -0.0629 V          ; 0.099 V                             ; 0.211 V                             ; 2.32e-10 s                 ; 1.49e-10 s                 ; No                        ; No                        ;
; leds(13)       ; 1.8 V                   ; 0 s                 ; 0 s                 ; 1.66 V                       ; 6.67e-06 V                   ; 1.71 V              ; -0.0629 V           ; 0.099 V                              ; 0.211 V                              ; 2.32e-10 s                  ; 1.49e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 6.67e-06 V                  ; 1.71 V             ; -0.0629 V          ; 0.099 V                             ; 0.211 V                             ; 2.32e-10 s                 ; 1.49e-10 s                 ; No                        ; No                        ;
; leds(14)       ; 1.8 V                   ; 0 s                 ; 0 s                 ; 1.66 V                       ; 6.67e-06 V                   ; 1.71 V              ; -0.0629 V           ; 0.099 V                              ; 0.211 V                              ; 2.32e-10 s                  ; 1.49e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 6.67e-06 V                  ; 1.71 V             ; -0.0629 V          ; 0.099 V                             ; 0.211 V                             ; 2.32e-10 s                 ; 1.49e-10 s                 ; No                        ; No                        ;
; leds(15)       ; 1.8 V                   ; 0 s                 ; 0 s                 ; 1.66 V                       ; 6.67e-06 V                   ; 1.71 V              ; -0.0629 V           ; 0.099 V                              ; 0.211 V                              ; 2.32e-10 s                  ; 1.49e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 6.67e-06 V                  ; 1.71 V             ; -0.0629 V          ; 0.099 V                             ; 0.211 V                             ; 2.32e-10 s                 ; 1.49e-10 s                 ; No                        ; No                        ;
; mem_dq(0)      ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dq(1)      ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dq(2)      ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dq(3)      ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dq(4)      ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dq(5)      ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dq(6)      ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dq(7)      ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dq(8)      ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dq(9)      ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dq(10)     ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dq(11)     ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dq(12)     ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dq(13)     ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dq(14)     ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dq(15)     ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dq(16)     ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dq(17)     ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dq(18)     ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dq(19)     ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dq(20)     ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dq(21)     ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dq(22)     ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dq(23)     ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dq(24)     ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dq(25)     ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dq(26)     ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dq(27)     ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dq(28)     ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dq(29)     ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dq(30)     ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dq(31)     ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dq(32)     ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dq(33)     ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dq(34)     ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dq(35)     ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dq(36)     ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dq(37)     ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dq(38)     ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dq(39)     ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dq(40)     ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dq(41)     ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dq(42)     ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dq(43)     ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dq(44)     ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dq(45)     ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dq(46)     ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dq(47)     ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dq(48)     ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dq(49)     ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dq(50)     ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dq(51)     ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dq(52)     ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dq(53)     ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dq(54)     ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dq(55)     ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dq(56)     ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dq(57)     ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dq(58)     ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dq(59)     ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dq(60)     ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dq(61)     ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dq(62)     ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dq(63)     ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dqs(0)     ; Differential 1.2-V POD  ; 0 s                 ; 0 s                 ; 0.689 V                      ; -0.689 V                     ; -                   ; -                   ; -                                    ; -                                    ; 9.44e-11 s                  ; 9.44e-11 s                  ; Yes                        ; Yes                        ; 0.689 V                     ; -0.689 V                    ; -                  ; -                  ; -                                   ; -                                   ; 9.44e-11 s                 ; 9.44e-11 s                 ; Yes                       ; Yes                       ;
; mem_dqs(1)     ; Differential 1.2-V POD  ; 0 s                 ; 0 s                 ; 0.689 V                      ; -0.689 V                     ; -                   ; -                   ; -                                    ; -                                    ; 9.44e-11 s                  ; 9.44e-11 s                  ; Yes                        ; Yes                        ; 0.689 V                     ; -0.689 V                    ; -                  ; -                  ; -                                   ; -                                   ; 9.44e-11 s                 ; 9.44e-11 s                 ; Yes                       ; Yes                       ;
; mem_dqs(2)     ; Differential 1.2-V POD  ; 0 s                 ; 0 s                 ; 0.689 V                      ; -0.689 V                     ; -                   ; -                   ; -                                    ; -                                    ; 9.44e-11 s                  ; 9.44e-11 s                  ; Yes                        ; Yes                        ; 0.689 V                     ; -0.689 V                    ; -                  ; -                  ; -                                   ; -                                   ; 9.44e-11 s                 ; 9.44e-11 s                 ; Yes                       ; Yes                       ;
; mem_dqs(3)     ; Differential 1.2-V POD  ; 0 s                 ; 0 s                 ; 0.689 V                      ; -0.689 V                     ; -                   ; -                   ; -                                    ; -                                    ; 9.44e-11 s                  ; 9.44e-11 s                  ; Yes                        ; Yes                        ; 0.689 V                     ; -0.689 V                    ; -                  ; -                  ; -                                   ; -                                   ; 9.44e-11 s                 ; 9.44e-11 s                 ; Yes                       ; Yes                       ;
; mem_dqs(4)     ; Differential 1.2-V POD  ; 0 s                 ; 0 s                 ; 0.689 V                      ; -0.689 V                     ; -                   ; -                   ; -                                    ; -                                    ; 9.44e-11 s                  ; 9.44e-11 s                  ; Yes                        ; Yes                        ; 0.689 V                     ; -0.689 V                    ; -                  ; -                  ; -                                   ; -                                   ; 9.44e-11 s                 ; 9.44e-11 s                 ; Yes                       ; Yes                       ;
; mem_dqs(5)     ; Differential 1.2-V POD  ; 0 s                 ; 0 s                 ; 0.689 V                      ; -0.689 V                     ; -                   ; -                   ; -                                    ; -                                    ; 9.44e-11 s                  ; 9.44e-11 s                  ; Yes                        ; Yes                        ; 0.689 V                     ; -0.689 V                    ; -                  ; -                  ; -                                   ; -                                   ; 9.44e-11 s                 ; 9.44e-11 s                 ; Yes                       ; Yes                       ;
; mem_dqs(6)     ; Differential 1.2-V POD  ; 0 s                 ; 0 s                 ; 0.689 V                      ; -0.689 V                     ; -                   ; -                   ; -                                    ; -                                    ; 9.44e-11 s                  ; 9.44e-11 s                  ; Yes                        ; Yes                        ; 0.689 V                     ; -0.689 V                    ; -                  ; -                  ; -                                   ; -                                   ; 9.44e-11 s                 ; 9.44e-11 s                 ; Yes                       ; Yes                       ;
; mem_dqs(7)     ; Differential 1.2-V POD  ; 0 s                 ; 0 s                 ; 0.689 V                      ; -0.689 V                     ; -                   ; -                   ; -                                    ; -                                    ; 9.44e-11 s                  ; 9.44e-11 s                  ; Yes                        ; Yes                        ; 0.689 V                     ; -0.689 V                    ; -                  ; -                  ; -                                   ; -                                   ; 9.44e-11 s                 ; 9.44e-11 s                 ; Yes                       ; Yes                       ;
; mem_dqs_n(0)   ; Differential 1.2-V POD  ; 0 s                 ; 0 s                 ; 0.689 V                      ; -0.689 V                     ; -                   ; -                   ; -                                    ; -                                    ; 9.44e-11 s                  ; 9.44e-11 s                  ; Yes                        ; Yes                        ; 0.689 V                     ; -0.689 V                    ; -                  ; -                  ; -                                   ; -                                   ; 9.44e-11 s                 ; 9.44e-11 s                 ; Yes                       ; Yes                       ;
; mem_dqs_n(1)   ; Differential 1.2-V POD  ; 0 s                 ; 0 s                 ; 0.689 V                      ; -0.689 V                     ; -                   ; -                   ; -                                    ; -                                    ; 9.44e-11 s                  ; 9.44e-11 s                  ; Yes                        ; Yes                        ; 0.689 V                     ; -0.689 V                    ; -                  ; -                  ; -                                   ; -                                   ; 9.44e-11 s                 ; 9.44e-11 s                 ; Yes                       ; Yes                       ;
; mem_dqs_n(2)   ; Differential 1.2-V POD  ; 0 s                 ; 0 s                 ; 0.689 V                      ; -0.689 V                     ; -                   ; -                   ; -                                    ; -                                    ; 9.44e-11 s                  ; 9.44e-11 s                  ; Yes                        ; Yes                        ; 0.689 V                     ; -0.689 V                    ; -                  ; -                  ; -                                   ; -                                   ; 9.44e-11 s                 ; 9.44e-11 s                 ; Yes                       ; Yes                       ;
; mem_dqs_n(3)   ; Differential 1.2-V POD  ; 0 s                 ; 0 s                 ; 0.689 V                      ; -0.689 V                     ; -                   ; -                   ; -                                    ; -                                    ; 9.44e-11 s                  ; 9.44e-11 s                  ; Yes                        ; Yes                        ; 0.689 V                     ; -0.689 V                    ; -                  ; -                  ; -                                   ; -                                   ; 9.44e-11 s                 ; 9.44e-11 s                 ; Yes                       ; Yes                       ;
; mem_dqs_n(4)   ; Differential 1.2-V POD  ; 0 s                 ; 0 s                 ; 0.689 V                      ; -0.689 V                     ; -                   ; -                   ; -                                    ; -                                    ; 9.44e-11 s                  ; 9.44e-11 s                  ; Yes                        ; Yes                        ; 0.689 V                     ; -0.689 V                    ; -                  ; -                  ; -                                   ; -                                   ; 9.44e-11 s                 ; 9.44e-11 s                 ; Yes                       ; Yes                       ;
; mem_dqs_n(5)   ; Differential 1.2-V POD  ; 0 s                 ; 0 s                 ; 0.689 V                      ; -0.689 V                     ; -                   ; -                   ; -                                    ; -                                    ; 9.44e-11 s                  ; 9.44e-11 s                  ; Yes                        ; Yes                        ; 0.689 V                     ; -0.689 V                    ; -                  ; -                  ; -                                   ; -                                   ; 9.44e-11 s                 ; 9.44e-11 s                 ; Yes                       ; Yes                       ;
; mem_dqs_n(6)   ; Differential 1.2-V POD  ; 0 s                 ; 0 s                 ; 0.689 V                      ; -0.689 V                     ; -                   ; -                   ; -                                    ; -                                    ; 9.44e-11 s                  ; 9.44e-11 s                  ; Yes                        ; Yes                        ; 0.689 V                     ; -0.689 V                    ; -                  ; -                  ; -                                   ; -                                   ; 9.44e-11 s                 ; 9.44e-11 s                 ; Yes                       ; Yes                       ;
; mem_dqs_n(7)   ; Differential 1.2-V POD  ; 0 s                 ; 0 s                 ; 0.689 V                      ; -0.689 V                     ; -                   ; -                   ; -                                    ; -                                    ; 9.44e-11 s                  ; 9.44e-11 s                  ; Yes                        ; Yes                        ; 0.689 V                     ; -0.689 V                    ; -                  ; -                  ; -                                   ; -                                   ; 9.44e-11 s                 ; 9.44e-11 s                 ; Yes                       ; Yes                       ;
; mem_dbi_n(0)   ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dbi_n(1)   ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dbi_n(2)   ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dbi_n(3)   ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dbi_n(4)   ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dbi_n(5)   ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dbi_n(6)   ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
; mem_dbi_n(7)   ; 1.2-V POD               ; 2.02e-11 s          ; -3.71e-11 s         ; 1.1 V                        ; 0.415 V                      ; 1.11 V              ; 0.362 V             ; 0 V                                  ; 0 V                                  ; 8.16e-11 s                  ; 9.48e-11 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 0.415 V                     ; 1.11 V             ; 0.362 V            ; 0 V                                 ; 0 V                                 ; 8.16e-11 s                 ; 9.48e-11 s                 ; Yes                       ; Yes                       ;
+----------------+-------------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 950mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard            ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+-------------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; mem_reset_n(0) ; 1.2 V                   ; 0 s                 ; 0 s                 ; 1.26 V                       ; 8.64e-08 V                   ; 1.45 V              ; -0.194 V            ; 0.224 V                              ; 0.242 V                              ; 3.88e-11 s                  ; 3.75e-11 s                  ; No                         ; No                         ; 1.26 V                      ; 8.64e-08 V                  ; 1.45 V             ; -0.194 V           ; 0.224 V                             ; 0.242 V                             ; 3.88e-11 s                 ; 3.75e-11 s                 ; No                        ; No                        ;
; leds(0)        ; 1.8 V                   ; 0 s                 ; 0 s                 ; 1.89 V                       ; 3.2e-07 V                    ; 2 V                 ; -0.183 V            ; 0.163 V                              ; 0.18 V                               ; 1.3e-10 s                   ; 1.22e-10 s                  ; No                         ; No                         ; 1.89 V                      ; 3.2e-07 V                   ; 2 V                ; -0.183 V           ; 0.163 V                             ; 0.18 V                              ; 1.3e-10 s                  ; 1.22e-10 s                 ; No                        ; No                        ;
; leds(8)        ; 1.8 V                   ; 0 s                 ; 0 s                 ; 1.89 V                       ; 3.2e-07 V                    ; 2 V                 ; -0.183 V            ; 0.163 V                              ; 0.18 V                               ; 1.3e-10 s                   ; 1.22e-10 s                  ; No                         ; No                         ; 1.89 V                      ; 3.2e-07 V                   ; 2 V                ; -0.183 V           ; 0.163 V                             ; 0.18 V                              ; 1.3e-10 s                  ; 1.22e-10 s                 ; No                        ; No                        ;
; mem_ba(0)      ; SSTL-12                 ; 0 s                 ; 0 s                 ; 1.26 V                       ; 1.54e-07 V                   ; 1.35 V              ; -0.102 V            ; 0.137 V                              ; 0.162 V                              ; 1.32e-10 s                  ; 1.31e-10 s                  ; No                         ; No                         ; 1.26 V                      ; 1.54e-07 V                  ; 1.35 V             ; -0.102 V           ; 0.137 V                             ; 0.162 V                             ; 1.32e-10 s                 ; 1.31e-10 s                 ; No                        ; No                        ;
; mem_ba(1)      ; SSTL-12                 ; 0 s                 ; 0 s                 ; 1.26 V                       ; 1.54e-07 V                   ; 1.35 V              ; -0.102 V            ; 0.137 V                              ; 0.162 V                              ; 1.32e-10 s                  ; 1.31e-10 s                  ; No                         ; No                         ; 1.26 V                      ; 1.54e-07 V                  ; 1.35 V             ; -0.102 V           ; 0.137 V                             ; 0.162 V                             ; 1.32e-10 s                 ; 1.31e-10 s                 ; No                        ; No                        ;
; mem_bg(0)      ; SSTL-12                 ; 0 s                 ; 0 s                 ; 1.26 V                       ; 1.54e-07 V                   ; 1.35 V              ; -0.102 V            ; 0.137 V                              ; 0.162 V                              ; 1.32e-10 s                  ; 1.31e-10 s                  ; No                         ; No                         ; 1.26 V                      ; 1.54e-07 V                  ; 1.35 V             ; -0.102 V           ; 0.137 V                             ; 0.162 V                             ; 1.32e-10 s                 ; 1.31e-10 s                 ; No                        ; No                        ;
; mem_cke(0)     ; SSTL-12                 ; 0 s                 ; 0 s                 ; 1.26 V                       ; 1.54e-07 V                   ; 1.35 V              ; -0.102 V            ; 0.137 V                              ; 0.162 V                              ; 1.32e-10 s                  ; 1.31e-10 s                  ; No                         ; No                         ; 1.26 V                      ; 1.54e-07 V                  ; 1.35 V             ; -0.102 V           ; 0.137 V                             ; 0.162 V                             ; 1.32e-10 s                 ; 1.31e-10 s                 ; No                        ; No                        ;
; mem_ck(0)      ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.26 V                       ; -1.26 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; No                         ; No                         ; 1.26 V                      ; -1.26 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; No                        ; No                        ;
; mem_ck_n(0)    ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.26 V                       ; -1.26 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; No                         ; No                         ; 1.26 V                      ; -1.26 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; No                        ; No                        ;
; mem_cs_n(0)    ; SSTL-12                 ; 0 s                 ; 0 s                 ; 1.26 V                       ; 1.54e-07 V                   ; 1.35 V              ; -0.102 V            ; 0.137 V                              ; 0.162 V                              ; 1.32e-10 s                  ; 1.31e-10 s                  ; No                         ; No                         ; 1.26 V                      ; 1.54e-07 V                  ; 1.35 V             ; -0.102 V           ; 0.137 V                             ; 0.162 V                             ; 1.32e-10 s                 ; 1.31e-10 s                 ; No                        ; No                        ;
; mem_odt(0)     ; SSTL-12                 ; 0 s                 ; 0 s                 ; 1.26 V                       ; 1.54e-07 V                   ; 1.35 V              ; -0.102 V            ; 0.137 V                              ; 0.162 V                              ; 1.32e-10 s                  ; 1.31e-10 s                  ; No                         ; No                         ; 1.26 V                      ; 1.54e-07 V                  ; 1.35 V             ; -0.102 V           ; 0.137 V                             ; 0.162 V                             ; 1.32e-10 s                 ; 1.31e-10 s                 ; No                        ; No                        ;
; mem_act_n(0)   ; SSTL-12                 ; 0 s                 ; 0 s                 ; 1.26 V                       ; 1.54e-07 V                   ; 1.35 V              ; -0.102 V            ; 0.137 V                              ; 0.162 V                              ; 1.32e-10 s                  ; 1.31e-10 s                  ; No                         ; No                         ; 1.26 V                      ; 1.54e-07 V                  ; 1.35 V             ; -0.102 V           ; 0.137 V                             ; 0.162 V                             ; 1.32e-10 s                 ; 1.31e-10 s                 ; No                        ; No                        ;
; mem_a(0)       ; SSTL-12                 ; 0 s                 ; 0 s                 ; 1.26 V                       ; 1.54e-07 V                   ; 1.35 V              ; -0.102 V            ; 0.137 V                              ; 0.162 V                              ; 1.32e-10 s                  ; 1.31e-10 s                  ; No                         ; No                         ; 1.26 V                      ; 1.54e-07 V                  ; 1.35 V             ; -0.102 V           ; 0.137 V                             ; 0.162 V                             ; 1.32e-10 s                 ; 1.31e-10 s                 ; No                        ; No                        ;
; mem_a(1)       ; SSTL-12                 ; 0 s                 ; 0 s                 ; 1.26 V                       ; 1.54e-07 V                   ; 1.35 V              ; -0.102 V            ; 0.137 V                              ; 0.162 V                              ; 1.32e-10 s                  ; 1.31e-10 s                  ; No                         ; No                         ; 1.26 V                      ; 1.54e-07 V                  ; 1.35 V             ; -0.102 V           ; 0.137 V                             ; 0.162 V                             ; 1.32e-10 s                 ; 1.31e-10 s                 ; No                        ; No                        ;
; mem_a(2)       ; SSTL-12                 ; 0 s                 ; 0 s                 ; 1.26 V                       ; 1.54e-07 V                   ; 1.35 V              ; -0.102 V            ; 0.137 V                              ; 0.162 V                              ; 1.32e-10 s                  ; 1.31e-10 s                  ; No                         ; No                         ; 1.26 V                      ; 1.54e-07 V                  ; 1.35 V             ; -0.102 V           ; 0.137 V                             ; 0.162 V                             ; 1.32e-10 s                 ; 1.31e-10 s                 ; No                        ; No                        ;
; mem_a(3)       ; SSTL-12                 ; 0 s                 ; 0 s                 ; 1.26 V                       ; 1.54e-07 V                   ; 1.35 V              ; -0.102 V            ; 0.137 V                              ; 0.162 V                              ; 1.32e-10 s                  ; 1.31e-10 s                  ; No                         ; No                         ; 1.26 V                      ; 1.54e-07 V                  ; 1.35 V             ; -0.102 V           ; 0.137 V                             ; 0.162 V                             ; 1.32e-10 s                 ; 1.31e-10 s                 ; No                        ; No                        ;
; mem_a(4)       ; SSTL-12                 ; 0 s                 ; 0 s                 ; 1.26 V                       ; 1.54e-07 V                   ; 1.35 V              ; -0.102 V            ; 0.137 V                              ; 0.162 V                              ; 1.32e-10 s                  ; 1.31e-10 s                  ; No                         ; No                         ; 1.26 V                      ; 1.54e-07 V                  ; 1.35 V             ; -0.102 V           ; 0.137 V                             ; 0.162 V                             ; 1.32e-10 s                 ; 1.31e-10 s                 ; No                        ; No                        ;
; mem_a(5)       ; SSTL-12                 ; 0 s                 ; 0 s                 ; 1.26 V                       ; 1.54e-07 V                   ; 1.35 V              ; -0.102 V            ; 0.137 V                              ; 0.162 V                              ; 1.32e-10 s                  ; 1.31e-10 s                  ; No                         ; No                         ; 1.26 V                      ; 1.54e-07 V                  ; 1.35 V             ; -0.102 V           ; 0.137 V                             ; 0.162 V                             ; 1.32e-10 s                 ; 1.31e-10 s                 ; No                        ; No                        ;
; mem_a(6)       ; SSTL-12                 ; 0 s                 ; 0 s                 ; 1.26 V                       ; 1.54e-07 V                   ; 1.35 V              ; -0.102 V            ; 0.137 V                              ; 0.162 V                              ; 1.32e-10 s                  ; 1.31e-10 s                  ; No                         ; No                         ; 1.26 V                      ; 1.54e-07 V                  ; 1.35 V             ; -0.102 V           ; 0.137 V                             ; 0.162 V                             ; 1.32e-10 s                 ; 1.31e-10 s                 ; No                        ; No                        ;
; mem_a(7)       ; SSTL-12                 ; 0 s                 ; 0 s                 ; 1.26 V                       ; 1.54e-07 V                   ; 1.35 V              ; -0.102 V            ; 0.137 V                              ; 0.162 V                              ; 1.32e-10 s                  ; 1.31e-10 s                  ; No                         ; No                         ; 1.26 V                      ; 1.54e-07 V                  ; 1.35 V             ; -0.102 V           ; 0.137 V                             ; 0.162 V                             ; 1.32e-10 s                 ; 1.31e-10 s                 ; No                        ; No                        ;
; mem_a(8)       ; SSTL-12                 ; 0 s                 ; 0 s                 ; 1.26 V                       ; 1.54e-07 V                   ; 1.35 V              ; -0.102 V            ; 0.137 V                              ; 0.162 V                              ; 1.32e-10 s                  ; 1.31e-10 s                  ; No                         ; No                         ; 1.26 V                      ; 1.54e-07 V                  ; 1.35 V             ; -0.102 V           ; 0.137 V                             ; 0.162 V                             ; 1.32e-10 s                 ; 1.31e-10 s                 ; No                        ; No                        ;
; mem_a(9)       ; SSTL-12                 ; 0 s                 ; 0 s                 ; 1.26 V                       ; 1.54e-07 V                   ; 1.35 V              ; -0.102 V            ; 0.137 V                              ; 0.162 V                              ; 1.32e-10 s                  ; 1.31e-10 s                  ; No                         ; No                         ; 1.26 V                      ; 1.54e-07 V                  ; 1.35 V             ; -0.102 V           ; 0.137 V                             ; 0.162 V                             ; 1.32e-10 s                 ; 1.31e-10 s                 ; No                        ; No                        ;
; mem_a(10)      ; SSTL-12                 ; 0 s                 ; 0 s                 ; 1.26 V                       ; 1.54e-07 V                   ; 1.35 V              ; -0.102 V            ; 0.137 V                              ; 0.162 V                              ; 1.32e-10 s                  ; 1.31e-10 s                  ; No                         ; No                         ; 1.26 V                      ; 1.54e-07 V                  ; 1.35 V             ; -0.102 V           ; 0.137 V                             ; 0.162 V                             ; 1.32e-10 s                 ; 1.31e-10 s                 ; No                        ; No                        ;
; mem_a(11)      ; SSTL-12                 ; 0 s                 ; 0 s                 ; 1.26 V                       ; 1.54e-07 V                   ; 1.35 V              ; -0.102 V            ; 0.137 V                              ; 0.162 V                              ; 1.32e-10 s                  ; 1.31e-10 s                  ; No                         ; No                         ; 1.26 V                      ; 1.54e-07 V                  ; 1.35 V             ; -0.102 V           ; 0.137 V                             ; 0.162 V                             ; 1.32e-10 s                 ; 1.31e-10 s                 ; No                        ; No                        ;
; mem_a(12)      ; SSTL-12                 ; 0 s                 ; 0 s                 ; 1.26 V                       ; 1.54e-07 V                   ; 1.35 V              ; -0.102 V            ; 0.137 V                              ; 0.162 V                              ; 1.32e-10 s                  ; 1.31e-10 s                  ; No                         ; No                         ; 1.26 V                      ; 1.54e-07 V                  ; 1.35 V             ; -0.102 V           ; 0.137 V                             ; 0.162 V                             ; 1.32e-10 s                 ; 1.31e-10 s                 ; No                        ; No                        ;
; mem_a(13)      ; SSTL-12                 ; 0 s                 ; 0 s                 ; 1.26 V                       ; 1.54e-07 V                   ; 1.35 V              ; -0.102 V            ; 0.137 V                              ; 0.162 V                              ; 1.32e-10 s                  ; 1.31e-10 s                  ; No                         ; No                         ; 1.26 V                      ; 1.54e-07 V                  ; 1.35 V             ; -0.102 V           ; 0.137 V                             ; 0.162 V                             ; 1.32e-10 s                 ; 1.31e-10 s                 ; No                        ; No                        ;
; mem_a(14)      ; SSTL-12                 ; 0 s                 ; 0 s                 ; 1.26 V                       ; 1.54e-07 V                   ; 1.35 V              ; -0.102 V            ; 0.137 V                              ; 0.162 V                              ; 1.32e-10 s                  ; 1.31e-10 s                  ; No                         ; No                         ; 1.26 V                      ; 1.54e-07 V                  ; 1.35 V             ; -0.102 V           ; 0.137 V                             ; 0.162 V                             ; 1.32e-10 s                 ; 1.31e-10 s                 ; No                        ; No                        ;
; mem_a(15)      ; SSTL-12                 ; 0 s                 ; 0 s                 ; 1.26 V                       ; 1.54e-07 V                   ; 1.35 V              ; -0.102 V            ; 0.137 V                              ; 0.162 V                              ; 1.32e-10 s                  ; 1.31e-10 s                  ; No                         ; No                         ; 1.26 V                      ; 1.54e-07 V                  ; 1.35 V             ; -0.102 V           ; 0.137 V                             ; 0.162 V                             ; 1.32e-10 s                 ; 1.31e-10 s                 ; No                        ; No                        ;
; mem_a(16)      ; SSTL-12                 ; 0 s                 ; 0 s                 ; 1.26 V                       ; 1.54e-07 V                   ; 1.35 V              ; -0.102 V            ; 0.137 V                              ; 0.162 V                              ; 1.32e-10 s                  ; 1.31e-10 s                  ; No                         ; No                         ; 1.26 V                      ; 1.54e-07 V                  ; 1.35 V             ; -0.102 V           ; 0.137 V                             ; 0.162 V                             ; 1.32e-10 s                 ; 1.31e-10 s                 ; No                        ; No                        ;
; leds(1)        ; 1.8 V                   ; 0 s                 ; 0 s                 ; 1.89 V                       ; 3.2e-07 V                    ; 2 V                 ; -0.183 V            ; 0.163 V                              ; 0.18 V                               ; 1.3e-10 s                   ; 1.22e-10 s                  ; No                         ; No                         ; 1.89 V                      ; 3.2e-07 V                   ; 2 V                ; -0.183 V           ; 0.163 V                             ; 0.18 V                              ; 1.3e-10 s                  ; 1.22e-10 s                 ; No                        ; No                        ;
; leds(2)        ; 1.8 V                   ; 0 s                 ; 0 s                 ; 1.89 V                       ; 3.2e-07 V                    ; 2 V                 ; -0.183 V            ; 0.163 V                              ; 0.18 V                               ; 1.3e-10 s                   ; 1.22e-10 s                  ; No                         ; No                         ; 1.89 V                      ; 3.2e-07 V                   ; 2 V                ; -0.183 V           ; 0.163 V                             ; 0.18 V                              ; 1.3e-10 s                  ; 1.22e-10 s                 ; No                        ; No                        ;
; leds(3)        ; 1.8 V                   ; 0 s                 ; 0 s                 ; 1.89 V                       ; 3.2e-07 V                    ; 2 V                 ; -0.183 V            ; 0.163 V                              ; 0.18 V                               ; 1.3e-10 s                   ; 1.22e-10 s                  ; No                         ; No                         ; 1.89 V                      ; 3.2e-07 V                   ; 2 V                ; -0.183 V           ; 0.163 V                             ; 0.18 V                              ; 1.3e-10 s                  ; 1.22e-10 s                 ; No                        ; No                        ;
; leds(4)        ; 1.8 V                   ; 0 s                 ; 0 s                 ; 1.89 V                       ; 3.2e-07 V                    ; 2 V                 ; -0.183 V            ; 0.163 V                              ; 0.18 V                               ; 1.3e-10 s                   ; 1.22e-10 s                  ; No                         ; No                         ; 1.89 V                      ; 3.2e-07 V                   ; 2 V                ; -0.183 V           ; 0.163 V                             ; 0.18 V                              ; 1.3e-10 s                  ; 1.22e-10 s                 ; No                        ; No                        ;
; leds(5)        ; 1.8 V                   ; 0 s                 ; 0 s                 ; 1.89 V                       ; 3.2e-07 V                    ; 2 V                 ; -0.183 V            ; 0.163 V                              ; 0.18 V                               ; 1.3e-10 s                   ; 1.22e-10 s                  ; No                         ; No                         ; 1.89 V                      ; 3.2e-07 V                   ; 2 V                ; -0.183 V           ; 0.163 V                             ; 0.18 V                              ; 1.3e-10 s                  ; 1.22e-10 s                 ; No                        ; No                        ;
; leds(6)        ; 1.8 V                   ; 0 s                 ; 0 s                 ; 1.89 V                       ; 3.2e-07 V                    ; 2 V                 ; -0.183 V            ; 0.163 V                              ; 0.18 V                               ; 1.3e-10 s                   ; 1.22e-10 s                  ; No                         ; No                         ; 1.89 V                      ; 3.2e-07 V                   ; 2 V                ; -0.183 V           ; 0.163 V                             ; 0.18 V                              ; 1.3e-10 s                  ; 1.22e-10 s                 ; No                        ; No                        ;
; leds(7)        ; 1.8 V                   ; 0 s                 ; 0 s                 ; 1.89 V                       ; 3.2e-07 V                    ; 2 V                 ; -0.183 V            ; 0.163 V                              ; 0.18 V                               ; 1.3e-10 s                   ; 1.22e-10 s                  ; No                         ; No                         ; 1.89 V                      ; 3.2e-07 V                   ; 2 V                ; -0.183 V           ; 0.163 V                             ; 0.18 V                              ; 1.3e-10 s                  ; 1.22e-10 s                 ; No                        ; No                        ;
; leds(9)        ; 1.8 V                   ; 0 s                 ; 0 s                 ; 1.89 V                       ; 3.2e-07 V                    ; 2 V                 ; -0.183 V            ; 0.163 V                              ; 0.18 V                               ; 1.3e-10 s                   ; 1.22e-10 s                  ; No                         ; No                         ; 1.89 V                      ; 3.2e-07 V                   ; 2 V                ; -0.183 V           ; 0.163 V                             ; 0.18 V                              ; 1.3e-10 s                  ; 1.22e-10 s                 ; No                        ; No                        ;
; leds(10)       ; 1.8 V                   ; 0 s                 ; 0 s                 ; 1.89 V                       ; 3.2e-07 V                    ; 2 V                 ; -0.183 V            ; 0.163 V                              ; 0.18 V                               ; 1.3e-10 s                   ; 1.22e-10 s                  ; No                         ; No                         ; 1.89 V                      ; 3.2e-07 V                   ; 2 V                ; -0.183 V           ; 0.163 V                             ; 0.18 V                              ; 1.3e-10 s                  ; 1.22e-10 s                 ; No                        ; No                        ;
; leds(11)       ; 1.8 V                   ; 0 s                 ; 0 s                 ; 1.89 V                       ; 3.2e-07 V                    ; 2 V                 ; -0.183 V            ; 0.163 V                              ; 0.18 V                               ; 1.3e-10 s                   ; 1.22e-10 s                  ; No                         ; No                         ; 1.89 V                      ; 3.2e-07 V                   ; 2 V                ; -0.183 V           ; 0.163 V                             ; 0.18 V                              ; 1.3e-10 s                  ; 1.22e-10 s                 ; No                        ; No                        ;
; leds(12)       ; 1.8 V                   ; 0 s                 ; 0 s                 ; 1.89 V                       ; 3.2e-07 V                    ; 2 V                 ; -0.183 V            ; 0.163 V                              ; 0.18 V                               ; 1.3e-10 s                   ; 1.22e-10 s                  ; No                         ; No                         ; 1.89 V                      ; 3.2e-07 V                   ; 2 V                ; -0.183 V           ; 0.163 V                             ; 0.18 V                              ; 1.3e-10 s                  ; 1.22e-10 s                 ; No                        ; No                        ;
; leds(13)       ; 1.8 V                   ; 0 s                 ; 0 s                 ; 1.89 V                       ; 3.2e-07 V                    ; 2 V                 ; -0.183 V            ; 0.163 V                              ; 0.18 V                               ; 1.3e-10 s                   ; 1.22e-10 s                  ; No                         ; No                         ; 1.89 V                      ; 3.2e-07 V                   ; 2 V                ; -0.183 V           ; 0.163 V                             ; 0.18 V                              ; 1.3e-10 s                  ; 1.22e-10 s                 ; No                        ; No                        ;
; leds(14)       ; 1.8 V                   ; 0 s                 ; 0 s                 ; 1.89 V                       ; 3.2e-07 V                    ; 2 V                 ; -0.183 V            ; 0.163 V                              ; 0.18 V                               ; 1.3e-10 s                   ; 1.22e-10 s                  ; No                         ; No                         ; 1.89 V                      ; 3.2e-07 V                   ; 2 V                ; -0.183 V           ; 0.163 V                             ; 0.18 V                              ; 1.3e-10 s                  ; 1.22e-10 s                 ; No                        ; No                        ;
; leds(15)       ; 1.8 V                   ; 0 s                 ; 0 s                 ; 1.89 V                       ; 3.2e-07 V                    ; 2 V                 ; -0.183 V            ; 0.163 V                              ; 0.18 V                               ; 1.3e-10 s                   ; 1.22e-10 s                  ; No                         ; No                         ; 1.89 V                      ; 3.2e-07 V                   ; 2 V                ; -0.183 V           ; 0.163 V                             ; 0.18 V                              ; 1.3e-10 s                  ; 1.22e-10 s                 ; No                        ; No                        ;
; mem_dq(0)      ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dq(1)      ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dq(2)      ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dq(3)      ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dq(4)      ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dq(5)      ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dq(6)      ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dq(7)      ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dq(8)      ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dq(9)      ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dq(10)     ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dq(11)     ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dq(12)     ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dq(13)     ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dq(14)     ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dq(15)     ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dq(16)     ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dq(17)     ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dq(18)     ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dq(19)     ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dq(20)     ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dq(21)     ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dq(22)     ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dq(23)     ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dq(24)     ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dq(25)     ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dq(26)     ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dq(27)     ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dq(28)     ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dq(29)     ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dq(30)     ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dq(31)     ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dq(32)     ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dq(33)     ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dq(34)     ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dq(35)     ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dq(36)     ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dq(37)     ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dq(38)     ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dq(39)     ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dq(40)     ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dq(41)     ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dq(42)     ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dq(43)     ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dq(44)     ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dq(45)     ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dq(46)     ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dq(47)     ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dq(48)     ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dq(49)     ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dq(50)     ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dq(51)     ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dq(52)     ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dq(53)     ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dq(54)     ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dq(55)     ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dq(56)     ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dq(57)     ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dq(58)     ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dq(59)     ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dq(60)     ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dq(61)     ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dq(62)     ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dq(63)     ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dqs(0)     ; Differential 1.2-V POD  ; 0 s                 ; 0 s                 ; 0.808 V                      ; -0.808 V                     ; -                   ; -                   ; -                                    ; -                                    ; 8.6e-11 s                   ; 8.6e-11 s                   ; Yes                        ; Yes                        ; 0.808 V                     ; -0.808 V                    ; -                  ; -                  ; -                                   ; -                                   ; 8.6e-11 s                  ; 8.6e-11 s                  ; Yes                       ; Yes                       ;
; mem_dqs(1)     ; Differential 1.2-V POD  ; 0 s                 ; 0 s                 ; 0.808 V                      ; -0.808 V                     ; -                   ; -                   ; -                                    ; -                                    ; 8.6e-11 s                   ; 8.6e-11 s                   ; Yes                        ; Yes                        ; 0.808 V                     ; -0.808 V                    ; -                  ; -                  ; -                                   ; -                                   ; 8.6e-11 s                  ; 8.6e-11 s                  ; Yes                       ; Yes                       ;
; mem_dqs(2)     ; Differential 1.2-V POD  ; 0 s                 ; 0 s                 ; 0.808 V                      ; -0.808 V                     ; -                   ; -                   ; -                                    ; -                                    ; 8.6e-11 s                   ; 8.6e-11 s                   ; Yes                        ; Yes                        ; 0.808 V                     ; -0.808 V                    ; -                  ; -                  ; -                                   ; -                                   ; 8.6e-11 s                  ; 8.6e-11 s                  ; Yes                       ; Yes                       ;
; mem_dqs(3)     ; Differential 1.2-V POD  ; 0 s                 ; 0 s                 ; 0.808 V                      ; -0.808 V                     ; -                   ; -                   ; -                                    ; -                                    ; 8.6e-11 s                   ; 8.6e-11 s                   ; Yes                        ; Yes                        ; 0.808 V                     ; -0.808 V                    ; -                  ; -                  ; -                                   ; -                                   ; 8.6e-11 s                  ; 8.6e-11 s                  ; Yes                       ; Yes                       ;
; mem_dqs(4)     ; Differential 1.2-V POD  ; 0 s                 ; 0 s                 ; 0.808 V                      ; -0.808 V                     ; -                   ; -                   ; -                                    ; -                                    ; 8.6e-11 s                   ; 8.6e-11 s                   ; Yes                        ; Yes                        ; 0.808 V                     ; -0.808 V                    ; -                  ; -                  ; -                                   ; -                                   ; 8.6e-11 s                  ; 8.6e-11 s                  ; Yes                       ; Yes                       ;
; mem_dqs(5)     ; Differential 1.2-V POD  ; 0 s                 ; 0 s                 ; 0.808 V                      ; -0.808 V                     ; -                   ; -                   ; -                                    ; -                                    ; 8.6e-11 s                   ; 8.6e-11 s                   ; Yes                        ; Yes                        ; 0.808 V                     ; -0.808 V                    ; -                  ; -                  ; -                                   ; -                                   ; 8.6e-11 s                  ; 8.6e-11 s                  ; Yes                       ; Yes                       ;
; mem_dqs(6)     ; Differential 1.2-V POD  ; 0 s                 ; 0 s                 ; 0.808 V                      ; -0.808 V                     ; -                   ; -                   ; -                                    ; -                                    ; 8.6e-11 s                   ; 8.6e-11 s                   ; Yes                        ; Yes                        ; 0.808 V                     ; -0.808 V                    ; -                  ; -                  ; -                                   ; -                                   ; 8.6e-11 s                  ; 8.6e-11 s                  ; Yes                       ; Yes                       ;
; mem_dqs(7)     ; Differential 1.2-V POD  ; 0 s                 ; 0 s                 ; 0.808 V                      ; -0.808 V                     ; -                   ; -                   ; -                                    ; -                                    ; 8.6e-11 s                   ; 8.6e-11 s                   ; Yes                        ; Yes                        ; 0.808 V                     ; -0.808 V                    ; -                  ; -                  ; -                                   ; -                                   ; 8.6e-11 s                  ; 8.6e-11 s                  ; Yes                       ; Yes                       ;
; mem_dqs_n(0)   ; Differential 1.2-V POD  ; 0 s                 ; 0 s                 ; 0.808 V                      ; -0.808 V                     ; -                   ; -                   ; -                                    ; -                                    ; 8.6e-11 s                   ; 8.6e-11 s                   ; Yes                        ; Yes                        ; 0.808 V                     ; -0.808 V                    ; -                  ; -                  ; -                                   ; -                                   ; 8.6e-11 s                  ; 8.6e-11 s                  ; Yes                       ; Yes                       ;
; mem_dqs_n(1)   ; Differential 1.2-V POD  ; 0 s                 ; 0 s                 ; 0.808 V                      ; -0.808 V                     ; -                   ; -                   ; -                                    ; -                                    ; 8.6e-11 s                   ; 8.6e-11 s                   ; Yes                        ; Yes                        ; 0.808 V                     ; -0.808 V                    ; -                  ; -                  ; -                                   ; -                                   ; 8.6e-11 s                  ; 8.6e-11 s                  ; Yes                       ; Yes                       ;
; mem_dqs_n(2)   ; Differential 1.2-V POD  ; 0 s                 ; 0 s                 ; 0.808 V                      ; -0.808 V                     ; -                   ; -                   ; -                                    ; -                                    ; 8.6e-11 s                   ; 8.6e-11 s                   ; Yes                        ; Yes                        ; 0.808 V                     ; -0.808 V                    ; -                  ; -                  ; -                                   ; -                                   ; 8.6e-11 s                  ; 8.6e-11 s                  ; Yes                       ; Yes                       ;
; mem_dqs_n(3)   ; Differential 1.2-V POD  ; 0 s                 ; 0 s                 ; 0.808 V                      ; -0.808 V                     ; -                   ; -                   ; -                                    ; -                                    ; 8.6e-11 s                   ; 8.6e-11 s                   ; Yes                        ; Yes                        ; 0.808 V                     ; -0.808 V                    ; -                  ; -                  ; -                                   ; -                                   ; 8.6e-11 s                  ; 8.6e-11 s                  ; Yes                       ; Yes                       ;
; mem_dqs_n(4)   ; Differential 1.2-V POD  ; 0 s                 ; 0 s                 ; 0.808 V                      ; -0.808 V                     ; -                   ; -                   ; -                                    ; -                                    ; 8.6e-11 s                   ; 8.6e-11 s                   ; Yes                        ; Yes                        ; 0.808 V                     ; -0.808 V                    ; -                  ; -                  ; -                                   ; -                                   ; 8.6e-11 s                  ; 8.6e-11 s                  ; Yes                       ; Yes                       ;
; mem_dqs_n(5)   ; Differential 1.2-V POD  ; 0 s                 ; 0 s                 ; 0.808 V                      ; -0.808 V                     ; -                   ; -                   ; -                                    ; -                                    ; 8.6e-11 s                   ; 8.6e-11 s                   ; Yes                        ; Yes                        ; 0.808 V                     ; -0.808 V                    ; -                  ; -                  ; -                                   ; -                                   ; 8.6e-11 s                  ; 8.6e-11 s                  ; Yes                       ; Yes                       ;
; mem_dqs_n(6)   ; Differential 1.2-V POD  ; 0 s                 ; 0 s                 ; 0.808 V                      ; -0.808 V                     ; -                   ; -                   ; -                                    ; -                                    ; 8.6e-11 s                   ; 8.6e-11 s                   ; Yes                        ; Yes                        ; 0.808 V                     ; -0.808 V                    ; -                  ; -                  ; -                                   ; -                                   ; 8.6e-11 s                  ; 8.6e-11 s                  ; Yes                       ; Yes                       ;
; mem_dqs_n(7)   ; Differential 1.2-V POD  ; 0 s                 ; 0 s                 ; 0.808 V                      ; -0.808 V                     ; -                   ; -                   ; -                                    ; -                                    ; 8.6e-11 s                   ; 8.6e-11 s                   ; Yes                        ; Yes                        ; 0.808 V                     ; -0.808 V                    ; -                  ; -                  ; -                                   ; -                                   ; 8.6e-11 s                  ; 8.6e-11 s                  ; Yes                       ; Yes                       ;
; mem_dbi_n(0)   ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dbi_n(1)   ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dbi_n(2)   ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dbi_n(3)   ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dbi_n(4)   ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dbi_n(5)   ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dbi_n(6)   ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
; mem_dbi_n(7)   ; 1.2-V POD               ; 1.76e-11 s          ; -3.15e-11 s         ; 1.26 V                       ; 0.452 V                      ; 1.27 V              ; 0.366 V             ; 0 V                                  ; 0.001 V                              ; 7.56e-11 s                  ; 8.8e-11 s                   ; Yes                        ; Yes                        ; 1.26 V                      ; 0.452 V                     ; 1.27 V             ; 0.366 V            ; 0 V                                 ; 0.001 V                             ; 7.56e-11 s                 ; 8.8e-11 s                  ; Yes                       ; Yes                       ;
+----------------+-------------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                       ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------+------------+------------+----------+
; From Clock                                                               ; To Clock                                                                 ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------+------------+------------+----------+
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk ; 1175       ; 0          ; 0          ; 0        ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk       ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk       ; 173167     ; 0          ; 0          ; 0        ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_0          ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk       ; 1383       ; 0          ; 0          ; 0        ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_0        ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk       ; 1857       ; 0          ; 0          ; 0        ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1        ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk       ; 256        ; 0          ; 0          ; 0        ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2        ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk       ; 256        ; 0          ; 0          ; 0        ;
; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0              ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk       ; false path ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk       ; false path ; 0          ; 0          ; 0        ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk       ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_0        ; 212        ; 0          ; 0          ; 0        ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk       ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1        ; 288        ; 0          ; 0          ; 0        ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk       ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2        ; 288        ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk            ; false path ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk_1          ; false path ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk_2          ; false path ; 0          ; 0          ; 0        ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk       ; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0              ; false path ; 0          ; 0          ; 0        ;
; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0              ; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0              ; 413318     ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0              ; false path ; 0          ; 0          ; 0        ;
; config_clk                                                               ; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0              ; false path ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; 1          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_bonding_clocks[0]                                ; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk                   ; 1          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_clkout                                           ; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk                   ; 1          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_bonding_clocks[0]                                ; board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk                       ; 5          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_clkout                                           ; board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk                       ; 5          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_bonding_clocks[0]                                ; board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk                   ; 1          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_clkout                                           ; board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk                   ; 1          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_bonding_clocks[0]                                ; board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk                       ; 5          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_clkout                                           ; board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk                       ; 5          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_bonding_clocks[0]                                ; board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk                   ; 1          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_clkout                                           ; board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk                   ; 1          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_bonding_clocks[0]                                ; board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk                       ; 5          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_clkout                                           ; board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk                       ; 5          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_bonding_clocks[0]                                ; board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk                   ; 1          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_clkout                                           ; board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk                   ; 1          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_bonding_clocks[0]                                ; board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk                       ; 5          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_clkout                                           ; board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk                       ; 5          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_bonding_clocks[0]                                ; board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk                   ; 1          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_clkout                                           ; board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk                   ; 1          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_bonding_clocks[0]                                ; board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk                       ; 5          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_clkout                                           ; board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk                       ; 5          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_bonding_clocks[0]                                ; board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk                   ; 1          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_clkout                                           ; board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk                   ; 1          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_bonding_clocks[0]                                ; board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk                       ; 5          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_clkout                                           ; board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk                       ; 5          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_bonding_clocks[0]                                ; board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk                   ; 1          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_clkout                                           ; board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk                   ; 1          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_bonding_clocks[0]                                ; board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk                       ; 5          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_clkout                                           ; board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk                       ; 5          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_bonding_clocks[0]                                ; board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk                   ; 1          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_clkout                                           ; board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk                   ; 1          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_bonding_clocks[0]                                ; board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk                       ; 5          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_clkout                                           ; board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk                       ; 5          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; board_inst|pcie|pcie|pld_clk                                             ; 267        ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_bonding_clocks[0]                                ; board_inst|pcie|pcie|tx_bonding_clocks[0]                                ; 48         ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_clkout                                           ; board_inst|pcie|pcie|tx_bonding_clocks[0]                                ; 48         ; 0          ; 0          ; 0        ;
; altera_ts_clk                                                            ; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; false path ; false path ; 0          ; 0        ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk       ; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; false path ; 0          ; 0          ; 0        ;
; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0              ; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; false path ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|pld_clk                                             ; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; 294        ; 1          ; 0          ; 0        ;
; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; 6482113    ; 0          ; 0          ; 0        ;
; config_clk                                                               ; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; false path ; 0          ; 0          ; 0        ;
; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0              ; config_clk                                                               ; false path ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; config_clk                                                               ; false path ; 0          ; 0          ; 0        ;
; config_clk                                                               ; config_clk                                                               ; 73016      ; 32         ; 33         ; 0        ;
; pr_clk_enable_dclk_reg2_user_clk                                         ; config_clk                                                               ; 3          ; 0          ; 0          ; 0        ;
; pll_ref_clk                                                              ; mem_dqs[0]_IN                                                            ; false path ; 0          ; false path ; 0        ;
; pll_ref_clk                                                              ; mem_dqs[1]_IN                                                            ; false path ; 0          ; false path ; 0        ;
; pll_ref_clk                                                              ; mem_dqs[2]_IN                                                            ; false path ; 0          ; false path ; 0        ;
; pll_ref_clk                                                              ; mem_dqs[3]_IN                                                            ; false path ; 0          ; false path ; 0        ;
; pll_ref_clk                                                              ; mem_dqs[4]_IN                                                            ; false path ; 0          ; false path ; 0        ;
; pll_ref_clk                                                              ; mem_dqs[5]_IN                                                            ; false path ; 0          ; false path ; 0        ;
; pll_ref_clk                                                              ; mem_dqs[6]_IN                                                            ; false path ; 0          ; false path ; 0        ;
; pll_ref_clk                                                              ; mem_dqs[7]_IN                                                            ; false path ; 0          ; false path ; 0        ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk            ; pll_ref_clk                                                              ; 0          ; false path ; 0          ; 0        ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk_1          ; pll_ref_clk                                                              ; 0          ; false path ; 0          ; 0        ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk_2          ; pll_ref_clk                                                              ; 0          ; false path ; 0          ; 0        ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_0           ; pll_ref_clk                                                              ; false path ; false path ; 0          ; 0        ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_1           ; pll_ref_clk                                                              ; false path ; false path ; 0          ; 0        ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_2           ; pll_ref_clk                                                              ; false path ; false path ; 0          ; 0        ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_3           ; pll_ref_clk                                                              ; false path ; false path ; 0          ; 0        ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_4           ; pll_ref_clk                                                              ; false path ; false path ; 0          ; 0        ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_5           ; pll_ref_clk                                                              ; false path ; false path ; 0          ; 0        ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_6           ; pll_ref_clk                                                              ; false path ; false path ; 0          ; 0        ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_7           ; pll_ref_clk                                                              ; false path ; false path ; 0          ; 0        ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_8           ; pll_ref_clk                                                              ; false path ; false path ; 0          ; 0        ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_9           ; pll_ref_clk                                                              ; false path ; false path ; 0          ; 0        ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_10          ; pll_ref_clk                                                              ; false path ; false path ; 0          ; 0        ;
; pll_ref_clk                                                              ; pll_ref_clk                                                              ; 239        ; 0          ; 0          ; 0        ;
; config_clk                                                               ; pr_clk_enable_dclk_reg2_user_clk                                         ; 1          ; 32         ; 0          ; 0        ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------+------------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                        ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------+------------+------------+----------+
; From Clock                                                               ; To Clock                                                                 ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------+------------+------------+----------+
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk ; 1175       ; 0          ; 0          ; 0        ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk       ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk       ; 173167     ; 0          ; 0          ; 0        ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_0          ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk       ; 1383       ; 0          ; 0          ; 0        ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_0        ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk       ; 1857       ; 0          ; 0          ; 0        ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1        ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk       ; 256        ; 0          ; 0          ; 0        ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2        ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk       ; 256        ; 0          ; 0          ; 0        ;
; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0              ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk       ; false path ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk       ; false path ; 0          ; 0          ; 0        ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk       ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_0        ; 212        ; 0          ; 0          ; 0        ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk       ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1        ; 288        ; 0          ; 0          ; 0        ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk       ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2        ; 288        ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk            ; false path ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk_1          ; false path ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk_2          ; false path ; 0          ; 0          ; 0        ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk       ; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0              ; false path ; 0          ; 0          ; 0        ;
; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0              ; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0              ; 413318     ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0              ; false path ; 0          ; 0          ; 0        ;
; config_clk                                                               ; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0              ; false path ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; 1          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_bonding_clocks[0]                                ; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk                   ; 1          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_clkout                                           ; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk                   ; 1          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_bonding_clocks[0]                                ; board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk                       ; 5          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_clkout                                           ; board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk                       ; 5          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_bonding_clocks[0]                                ; board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk                   ; 1          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_clkout                                           ; board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk                   ; 1          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_bonding_clocks[0]                                ; board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk                       ; 5          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_clkout                                           ; board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk                       ; 5          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_bonding_clocks[0]                                ; board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk                   ; 1          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_clkout                                           ; board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk                   ; 1          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_bonding_clocks[0]                                ; board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk                       ; 5          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_clkout                                           ; board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk                       ; 5          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_bonding_clocks[0]                                ; board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk                   ; 1          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_clkout                                           ; board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk                   ; 1          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_bonding_clocks[0]                                ; board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk                       ; 5          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_clkout                                           ; board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk                       ; 5          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_bonding_clocks[0]                                ; board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk                   ; 1          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_clkout                                           ; board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk                   ; 1          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_bonding_clocks[0]                                ; board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk                       ; 5          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_clkout                                           ; board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk                       ; 5          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_bonding_clocks[0]                                ; board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk                   ; 1          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_clkout                                           ; board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk                   ; 1          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_bonding_clocks[0]                                ; board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk                       ; 5          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_clkout                                           ; board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk                       ; 5          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_bonding_clocks[0]                                ; board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk                   ; 1          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_clkout                                           ; board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk                   ; 1          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_bonding_clocks[0]                                ; board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk                       ; 5          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_clkout                                           ; board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk                       ; 5          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_bonding_clocks[0]                                ; board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk                   ; 1          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_clkout                                           ; board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk                   ; 1          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_bonding_clocks[0]                                ; board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk                       ; 5          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_clkout                                           ; board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk                       ; 5          ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; board_inst|pcie|pcie|pld_clk                                             ; 267        ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_bonding_clocks[0]                                ; board_inst|pcie|pcie|tx_bonding_clocks[0]                                ; 48         ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|tx_clkout                                           ; board_inst|pcie|pcie|tx_bonding_clocks[0]                                ; 48         ; 0          ; 0          ; 0        ;
; altera_ts_clk                                                            ; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; false path ; false path ; 0          ; 0        ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk       ; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; false path ; 0          ; 0          ; 0        ;
; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0              ; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; false path ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|pld_clk                                             ; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; 294        ; 1          ; 0          ; 0        ;
; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; 6482113    ; 0          ; 0          ; 0        ;
; config_clk                                                               ; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; false path ; 0          ; 0          ; 0        ;
; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0              ; config_clk                                                               ; false path ; 0          ; 0          ; 0        ;
; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; config_clk                                                               ; false path ; 0          ; 0          ; 0        ;
; config_clk                                                               ; config_clk                                                               ; 73016      ; 32         ; 33         ; 0        ;
; pr_clk_enable_dclk_reg2_user_clk                                         ; config_clk                                                               ; 3          ; 0          ; 0          ; 0        ;
; pll_ref_clk                                                              ; mem_dqs[0]_IN                                                            ; false path ; 0          ; false path ; 0        ;
; pll_ref_clk                                                              ; mem_dqs[1]_IN                                                            ; false path ; 0          ; false path ; 0        ;
; pll_ref_clk                                                              ; mem_dqs[2]_IN                                                            ; false path ; 0          ; false path ; 0        ;
; pll_ref_clk                                                              ; mem_dqs[3]_IN                                                            ; false path ; 0          ; false path ; 0        ;
; pll_ref_clk                                                              ; mem_dqs[4]_IN                                                            ; false path ; 0          ; false path ; 0        ;
; pll_ref_clk                                                              ; mem_dqs[5]_IN                                                            ; false path ; 0          ; false path ; 0        ;
; pll_ref_clk                                                              ; mem_dqs[6]_IN                                                            ; false path ; 0          ; false path ; 0        ;
; pll_ref_clk                                                              ; mem_dqs[7]_IN                                                            ; false path ; 0          ; false path ; 0        ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk            ; pll_ref_clk                                                              ; 0          ; false path ; 0          ; 0        ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk_1          ; pll_ref_clk                                                              ; 0          ; false path ; 0          ; 0        ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk_2          ; pll_ref_clk                                                              ; 0          ; false path ; 0          ; 0        ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_0           ; pll_ref_clk                                                              ; false path ; false path ; 0          ; 0        ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_1           ; pll_ref_clk                                                              ; false path ; false path ; 0          ; 0        ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_2           ; pll_ref_clk                                                              ; false path ; false path ; 0          ; 0        ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_3           ; pll_ref_clk                                                              ; false path ; false path ; 0          ; 0        ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_4           ; pll_ref_clk                                                              ; false path ; false path ; 0          ; 0        ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_5           ; pll_ref_clk                                                              ; false path ; false path ; 0          ; 0        ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_6           ; pll_ref_clk                                                              ; false path ; false path ; 0          ; 0        ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_7           ; pll_ref_clk                                                              ; false path ; false path ; 0          ; 0        ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_8           ; pll_ref_clk                                                              ; false path ; false path ; 0          ; 0        ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_9           ; pll_ref_clk                                                              ; false path ; false path ; 0          ; 0        ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_10          ; pll_ref_clk                                                              ; false path ; false path ; 0          ; 0        ;
; pll_ref_clk                                                              ; pll_ref_clk                                                              ; 239        ; 0          ; 0          ; 0        ;
; config_clk                                                               ; pr_clk_enable_dclk_reg2_user_clk                                         ; 1          ; 32         ; 0          ; 0        ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------+------------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                               ; To Clock                                                                 ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------+----------+----------+----------+
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk ; 141        ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk ; false path ; 0        ; 0        ; 0        ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk       ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk       ; 5765       ; 0        ; 0        ; 0        ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_0          ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk       ; 8          ; 0        ; 0        ; 0        ;
; config_clk                                                               ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk       ; false path ; 0        ; 0        ; 0        ;
; pll_ref_clk                                                              ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk       ; false path ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_0          ; false path ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_1          ; false path ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_2          ; false path ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_0        ; false path ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1        ; false path ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2        ; false path ; 0        ; 0        ; 0        ;
; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0              ; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0              ; 6907       ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0              ; false path ; 0        ; 0        ; 0        ;
; config_clk                                                               ; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0              ; false path ; 0        ; 0        ; 0        ;
; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0              ; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk1              ; 1          ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; 1          ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk                   ; 2          ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk                       ; 1          ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_fref                      ; 1          ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk                   ; 2          ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk                       ; 1          ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_fref                      ; 1          ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk                   ; 2          ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk                       ; 1          ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_fref                      ; 1          ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk                   ; 2          ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk                       ; 1          ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_fref                      ; 1          ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk                   ; 2          ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk                       ; 1          ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_fref                      ; 1          ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk                   ; 2          ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk                       ; 1          ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_fref                      ; 1          ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk                   ; 2          ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk                       ; 1          ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_fref                      ; 1          ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk                   ; 2          ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk                       ; 1          ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; board_inst|pcie|pcie|tx_bonding_clocks[0]                                ; 8          ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; 14427      ; 0        ; 0        ; 0        ;
; config_clk                                                               ; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; false path ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; config_clk                                                               ; false path ; 0        ; 0        ; 0        ;
; config_clk                                                               ; config_clk                                                               ; 413        ; 0        ; 0        ; 0        ;
; pll_ref_clk                                                              ; pll_ref_clk                                                              ; 18         ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                 ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                               ; To Clock                                                                 ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------+----------+----------+----------+
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk ; 141        ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk ; false path ; 0        ; 0        ; 0        ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk       ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk       ; 5765       ; 0        ; 0        ; 0        ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_0          ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk       ; 8          ; 0        ; 0        ; 0        ;
; config_clk                                                               ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk       ; false path ; 0        ; 0        ; 0        ;
; pll_ref_clk                                                              ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk       ; false path ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_0          ; false path ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_1          ; false path ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_2          ; false path ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_0        ; false path ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1        ; false path ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2        ; false path ; 0        ; 0        ; 0        ;
; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0              ; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0              ; 6907       ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0              ; false path ; 0        ; 0        ; 0        ;
; config_clk                                                               ; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0              ; false path ; 0        ; 0        ; 0        ;
; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0              ; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk1              ; 1          ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; 1          ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk                   ; 2          ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk                       ; 1          ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_fref                      ; 1          ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk                   ; 2          ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk                       ; 1          ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_fref                      ; 1          ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk                   ; 2          ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk                       ; 1          ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_fref                      ; 1          ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk                   ; 2          ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk                       ; 1          ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_fref                      ; 1          ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk                   ; 2          ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk                       ; 1          ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_fref                      ; 1          ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk                   ; 2          ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk                       ; 1          ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_fref                      ; 1          ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk                   ; 2          ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk                       ; 1          ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_fref                      ; 1          ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk                   ; 2          ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk                       ; 1          ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; board_inst|pcie|pcie|tx_bonding_clocks[0]                                ; 8          ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; 14427      ; 0        ; 0        ; 0        ;
; config_clk                                                               ; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; false path ; 0        ; 0        ; 0        ;
; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; config_clk                                                               ; false path ; 0        ; 0        ; 0        ;
; config_clk                                                               ; config_clk                                                               ; 413        ; 0        ; 0        ; 0        ;
; pll_ref_clk                                                              ; pll_ref_clk                                                              ; 18         ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------+-------------+
; Target                                                                                                                                                                                                                                                                                                               ; Clock                                                                    ; Type      ; Status      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------+-------------+
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst~out_phy_reg                                                                                                                                                                  ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_7           ; Generated ; Constrained ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[1].lane_inst~out_phy_reg                                                                                                                                                                  ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_8           ; Generated ; Constrained ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[2].lane_inst~out_phy_reg                                                                                                                                                                  ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_5           ; Generated ; Constrained ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[3].lane_inst~out_phy_reg                                                                                                                                                                  ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_3           ; Generated ; Constrained ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].lane_gen[0].lane_inst~out_phy_reg                                                                                                                                                                  ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_0           ; Generated ; Constrained ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].lane_gen[1].lane_inst~out_phy_reg                                                                                                                                                                  ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_1           ; Generated ; Constrained ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].lane_gen[2].lane_inst~out_phy_reg                                                                                                                                                                  ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_2           ; Generated ; Constrained ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].lane_gen[3].lane_inst~out_phy_reg                                                                                                                                                                  ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_4           ; Generated ; Constrained ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pa_core_clk_out[0]                                                                                                                                                                  ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk       ; Generated ; Constrained ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[0].lane_inst~out_phy_reg                                                                                                                                                                  ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_6           ; Generated ; Constrained ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst~out_phy_reg                                                                                                                                                                  ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_9           ; Generated ; Constrained ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[2].lane_inst~out_phy_reg                                                                                                                                                                  ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_10          ; Generated ; Constrained ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                                                                                                                                                     ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_0          ; Generated ; Constrained ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst|lvds_clk[0]                                                                                                                                                                                                                   ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_0        ; Generated ; Constrained ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst|outclk[3]                                                                                                                                                                                                                     ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk ; Generated ; Constrained ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                                                                                      ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk            ; Generated ; Constrained ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|loaden[0]                                                                                                                                                                                                        ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_1          ; Generated ; Constrained ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|lvds_clk[0]                                                                                                                                                                                                      ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1        ; Generated ; Constrained ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|vcoph[0]                                                                                                                                                                                                         ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk_1          ; Generated ; Constrained ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate|loaden[0]                                                                                                                                                                                                          ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_2          ; Generated ; Constrained ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate|lvds_clk[0]                                                                                                                                                                                                        ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2        ; Generated ; Constrained ;
; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate|vcoph[0]                                                                                                                                                                                                           ; board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk_2          ; Generated ; Constrained ;
; board_inst|alt_pr|alt_pr|alt_pr_bitstream_host|alt_pr_bitstream_controller_v2|enable_dclk_reg2                                                                                                                                                                                                                       ; pr_clk_enable_dclk_reg2_user_clk                                         ; Generated ; Constrained ;
; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|altera_iopll_i|twentynm_pll|iopll_inst|outclk[0]                                                                                                                                                                                                                 ; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0              ; Generated ; Constrained ;
; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|altera_iopll_i|twentynm_pll|iopll_inst|outclk[1]                                                                                                                                                                                                                 ; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk1              ; Generated ; Constrained ;
; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.fpll_g3|fpll_g3|fpll_inst|clk0                                                                                                                                                                                                     ; board_inst|pcie|pcie|tx_serial_clk                                       ; Generated ; Constrained ;
; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.fpll_g3|fpll_g3|fpll_inst|hclk_out                                                                                                                                                                                                 ; board_inst|pcie|pcie|pll_pcie_clk                                        ; Generated ; Constrained ;
; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.g_pll_g3n.lcpll_g3xn|lcpll_g3xn|a10_xcvr_atx_pll_inst|twentynm_atx_pll_inst|clk0_8g                                                                                                                                                ; board_inst|pcie|pcie|twentynm_atx_pll_inst~O_CLK0_8G                     ; Generated ; Constrained ;
; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.g_pll_g3n.lcpll_g3xn|lcpll_g3xn|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_cgb_master_inst|cpulse_out_bus[0]                                                                                                                          ; board_inst|pcie|pcie|tx_bonding_clocks[0]                                ; Generated ; Constrained ;
; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1                              ; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_clk                       ; Generated ; Constrained ;
; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out                          ; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_clkout                    ; Generated ; Constrained ;
; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1                              ; board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk                       ; Generated ; Constrained ;
; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2 ; board_inst|pcie|pcie|g_xcvr_native_insts[0]|pma_hclk_by2                 ; Generated ; Constrained ;
; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref                               ; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref                      ; Generated ; Constrained ;
; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv                                   ; board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk                   ; Generated ; Constrained ;
; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1                              ; board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_clk                       ; Generated ; Constrained ;
; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out                          ; board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_clkout                    ; Generated ; Constrained ;
; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1                              ; board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk                       ; Generated ; Constrained ;
; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2 ; board_inst|pcie|pcie|g_xcvr_native_insts[1]|pma_hclk_by2                 ; Generated ; Constrained ;
; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref                               ; board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_fref                      ; Generated ; Constrained ;
; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv                                   ; board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk                   ; Generated ; Constrained ;
; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1                              ; board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_clk                       ; Generated ; Constrained ;
; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out                          ; board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_clkout                    ; Generated ; Constrained ;
; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1                              ; board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk                       ; Generated ; Constrained ;
; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2 ; board_inst|pcie|pcie|g_xcvr_native_insts[2]|pma_hclk_by2                 ; Generated ; Constrained ;
; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref                               ; board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_fref                      ; Generated ; Constrained ;
; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv                                   ; board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk                   ; Generated ; Constrained ;
; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1                              ; board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_clk                       ; Generated ; Constrained ;
; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out                          ; board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_clkout                    ; Generated ; Constrained ;
; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1                              ; board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk                       ; Generated ; Constrained ;
; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1_out                          ; board_inst|pcie|pcie|tx_clkout                                           ; Generated ; Constrained ;
; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2 ; board_inst|pcie|pcie|g_xcvr_native_insts[3]|pma_hclk_by2                 ; Generated ; Constrained ;
; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface|hip_cmn_clk[0]   ; board_inst|pcie|pcie|hip_cmn_clk[0]                                      ; Generated ; Constrained ;
; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref                               ; board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_fref                      ; Generated ; Constrained ;
; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv                                   ; board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk                   ; Generated ; Constrained ;
; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1                              ; board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_clk                       ; Generated ; Constrained ;
; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out                          ; board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_clkout                    ; Generated ; Constrained ;
; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1                              ; board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk                       ; Generated ; Constrained ;
; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2 ; board_inst|pcie|pcie|g_xcvr_native_insts[4]|pma_hclk_by2                 ; Generated ; Constrained ;
; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref                               ; board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_fref                      ; Generated ; Constrained ;
; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv                                   ; board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk                   ; Generated ; Constrained ;
; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1                              ; board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_clk                       ; Generated ; Constrained ;
; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out                          ; board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_clkout                    ; Generated ; Constrained ;
; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1                              ; board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk                       ; Generated ; Constrained ;
; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2 ; board_inst|pcie|pcie|g_xcvr_native_insts[5]|pma_hclk_by2                 ; Generated ; Constrained ;
; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref                               ; board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_fref                      ; Generated ; Constrained ;
; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv                                   ; board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk                   ; Generated ; Constrained ;
; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1                              ; board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_clk                       ; Generated ; Constrained ;
; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out                          ; board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_clkout                    ; Generated ; Constrained ;
; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1                              ; board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk                       ; Generated ; Constrained ;
; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2 ; board_inst|pcie|pcie|g_xcvr_native_insts[6]|pma_hclk_by2                 ; Generated ; Constrained ;
; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref                               ; board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_fref                      ; Generated ; Constrained ;
; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv                                   ; board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk                   ; Generated ; Constrained ;
; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1                              ; board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_clk                       ; Generated ; Constrained ;
; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out                          ; board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_clkout                    ; Generated ; Constrained ;
; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1                              ; board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk                       ; Generated ; Constrained ;
; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2 ; board_inst|pcie|pcie|g_xcvr_native_insts[7]|pma_hclk_by2                 ; Generated ; Constrained ;
; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref                               ; board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_fref                      ; Generated ; Constrained ;
; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv                                   ; board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk                   ; Generated ; Constrained ;
; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|wys|core_clk_out                                                                                                                                                                                                                                                        ; board_inst|pcie|pcie|wys~CORE_CLK_OUT                                    ; Generated ; Constrained ;
; board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|wys|pld_clk                                                                                                                                                                                                                                                             ; board_inst|pcie|pcie|pld_clk                                             ; Generated ; Constrained ;
; board_inst|temperature|temperature|temp|sd1~sn_adc_ts_clk.reg                                                                                                                                                                                                                                                        ; altera_ts_clk                                                            ; Base      ; Constrained ;
; config_clk                                                                                                                                                                                                                                                                                                           ; config_clk                                                               ; Base      ; Constrained ;
; kernel_pll_refclk                                                                                                                                                                                                                                                                                                    ; kernel_pll_refclk                                                        ; Base      ; Constrained ;
; mem_dqs[0]                                                                                                                                                                                                                                                                                                           ; mem_dqs[0]_IN                                                            ; Base      ; Constrained ;
; mem_dqs[1]                                                                                                                                                                                                                                                                                                           ; mem_dqs[1]_IN                                                            ; Base      ; Constrained ;
; mem_dqs[2]                                                                                                                                                                                                                                                                                                           ; mem_dqs[2]_IN                                                            ; Base      ; Constrained ;
; mem_dqs[3]                                                                                                                                                                                                                                                                                                           ; mem_dqs[3]_IN                                                            ; Base      ; Constrained ;
; mem_dqs[4]                                                                                                                                                                                                                                                                                                           ; mem_dqs[4]_IN                                                            ; Base      ; Constrained ;
; mem_dqs[5]                                                                                                                                                                                                                                                                                                           ; mem_dqs[5]_IN                                                            ; Base      ; Constrained ;
; mem_dqs[6]                                                                                                                                                                                                                                                                                                           ; mem_dqs[6]_IN                                                            ; Base      ; Constrained ;
; mem_dqs[7]                                                                                                                                                                                                                                                                                                           ; mem_dqs[7]_IN                                                            ; Base      ; Constrained ;
; pcie_refclk                                                                                                                                                                                                                                                                                                          ; pcie_refclk                                                              ; Base      ; Constrained ;
; pll_ref_clk                                                                                                                                                                                                                                                                                                          ; pll_ref_clk                                                              ; Base      ; Constrained ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer INI Usage                                                                                              ;
+---------------------------------------+------------------------------------------------------------------------------------------+
; Option                                ; Usage                                                                                    ;
+---------------------------------------+------------------------------------------------------------------------------------------+
; Initialization file:                  ; /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/quartus.ini ;
; qhd_compare_global_assignments_for_pr ; off                                                                                      ;
+---------------------------------------+------------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.1.2 Build 203 01/18/2017 SJ Pro Edition
    Info: Processing started: Mon Mar 27 16:44:32 2017
Info: Command: quartus_sta top -c top --report_script=/opt/cad/altera/altera-16.1/hld/ip/board/bsp/failing_clocks.tcl
Info: Using INI file /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/quartus.ini
Info: qsta_default_script.tcl version: #1
Info (16677): Loading final database
Info (16734): Loading "final" snapshot for partition "|".
Info (16734): Loading "final" snapshot for partition "freeze_wrapper_inst|kernel_system_inst".
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[0]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[1]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[2]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[3]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[4]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_address[5]~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Warning (17912): Partition "freeze_wrapper_inst|kernel_system_inst" contains an output port, "kernel_mem0_debugaccess~OPORT", that connects to partition and has no routing. It is possible that the destination logic was swept away.  Consider modifying your design by inserting Wire LUTs so that every partition output has a routed destination.
Info (16678): Successfully loaded final database: elapsed time is 00:00:15
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (21077): Core supply voltage is 0.95V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_xcvr_resync
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_resync*sync_r[0]]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity altpcie_reset_delay_sync
        Info (332166): set_false_path -from [get_fanins -async *app_rstn_altpcie_reset_delay_sync_altpcie_a10_hip_hwtcl*rs_meta[*]] -to [get_keepers *app_rstn_altpcie_reset_delay_sync_altpcie_a10_hip_hwtcl*rs_meta[*]]
        Info (332166): set_false_path -from [get_fanins -async *por_sync_altpcie_reset_delay_sync*rs_meta[*]] -to [get_keepers *por_sync_altpcie_reset_delay_sync*rs_meta[*]]
        Info (332166): set_false_path -from [get_fanins -async *npor_sync_altpcie_reset_delay_sync_altpcie_rs_a10_hip*rs_meta[*]] -to [get_keepers *npor_sync_altpcie_reset_delay_sync_altpcie_rs_a10_hip*rs_meta[*]]
        Info (332166): set_false_path -from [get_fanins -async *app_rstn_altpcie_reset_delay_sync_altpcie_a10_hip_hwtcl*rs_meta[*]] -to [get_keepers *app_rstn_altpcie_reset_delay_sync_altpcie_a10_hip_hwtcl*rs_meta[*]]
        Info (332166): set_false_path -from [get_fanins -async *por_sync_altpcie_reset_delay_sync*rs_meta[*]] -to [get_keepers *por_sync_altpcie_reset_delay_sync*rs_meta[*]]
        Info (332166): set_false_path -from [get_fanins -async *npor_sync_altpcie_reset_delay_sync_altpcie_rs_a10_hip*rs_meta[*]] -to [get_keepers *npor_sync_altpcie_reset_delay_sync_altpcie_rs_a10_hip*rs_meta[*]]
        Info (332166): set_false_path -from [get_fanins -async *app_rstn_altpcie_reset_delay_sync_altpcie_a10_hip_hwtcl*rs_meta[*]] -to [get_keepers *app_rstn_altpcie_reset_delay_sync_altpcie_a10_hip_hwtcl*rs_meta[*]]
        Info (332166): set_false_path -from [get_fanins -async *por_sync_altpcie_reset_delay_sync*rs_meta[*]] -to [get_keepers *por_sync_altpcie_reset_delay_sync*rs_meta[*]]
        Info (332166): set_false_path -from [get_fanins -async *npor_sync_altpcie_reset_delay_sync_altpcie_rs_a10_hip*rs_meta[*]] -to [get_keepers *npor_sync_altpcie_reset_delay_sync_altpcie_rs_a10_hip*rs_meta[*]]
    Info (332165): Entity altpcie_sc_bitsync
        Info (332166): set_multicycle_path -to [get_keepers *pld_clk_in_use_altpcie_sc_bitsync*altpcie_sc_bitsync_meta_dff[*]] 3
        Info (332166): set_false_path -hold -to [get_keepers *pld_clk_in_use_altpcie_sc_bitsync*altpcie_sc_bitsync_meta_dff[*]]
        Info (332166): set_multicycle_path -to [get_keepers *reset_status_altpcie_sc_bitsync*altpcie_sc_bitsync_meta_dff[*]] 3
        Info (332166): set_false_path -hold -to [get_keepers *reset_status_altpcie_sc_bitsync*altpcie_sc_bitsync_meta_dff[*]]
    Info (332165): Entity dcfifo_2ei1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_3v8:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_2v8:dffpipe13|dffe14a* 
Info (332104): Reading SDC File: 'kernel_system/altera_reset_controller_161/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'base.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_clkout} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|wys|pll_fixed_clk_central} -divide_by 2 -duty_cycle 50.00 -name {board_inst|pcie|pcie|wys~CORE_CLK_OUT} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|wys|core_clk_out}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|wys~CORE_CLK_OUTCLKENA0|outclk} -duty_cycle 50.00 -name {board_inst|pcie|pcie|pld_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|wys|pld_clk}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_clkout} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_clkout} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_clkout} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk} -duty_cycle 50.00 -name {board_inst|pcie|pcie|hip_cmn_clk[0]} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface|hip_cmn_clk[0]}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_clkout} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_clkout} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_clkout} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_clkout} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk} -divide_by 2 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[0]|pma_hclk_by2} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[0]} -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk} -divide_by 2 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[1]|pma_hclk_by2} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[0]} -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_fref} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk} -divide_by 2 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[2]|pma_hclk_by2} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[11]} -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_fref} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk} -divide_by 2 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[3]|pma_hclk_by2} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[11]} -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_fref} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk} -divide_by 2 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[4]|pma_hclk_by2} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[11]} -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_fref} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk} -divide_by 2 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[5]|pma_hclk_by2} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[10]} -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_fref} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk} -divide_by 2 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[6]|pma_hclk_by2} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[10]} -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_fref} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk} -divide_by 2 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[7]|pma_hclk_by2} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[10]} -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_fref} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[0]} -multiply_by 5 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.fpll_g3|fpll_g3|fpll_refclk_select_inst|ref_iqclk[11]} -multiply_by 25 -duty_cycle 50.00 -name {board_inst|pcie|pcie|tx_serial_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.fpll_g3|fpll_g3|fpll_inst|clk0}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.fpll_g3|fpll_g3|fpll_refclk_select_inst|ref_iqclk[11]} -multiply_by 5 -duty_cycle 50.00 -name {board_inst|pcie|pcie|pll_pcie_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.fpll_g3|fpll_g3|fpll_inst|hclk_out}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.g_pll_g3n.lcpll_g3xn|lcpll_g3xn|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_lc_refclk_select_mux_inst|ref_iqclk[11]} -inverted -multiply_by 40 -duty_cycle 50.00 -name {board_inst|pcie|pcie|twentynm_atx_pll_inst~O_CLK0_8G} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.g_pll_g3n.lcpll_g3xn|lcpll_g3xn|a10_xcvr_atx_pll_inst|twentynm_atx_pll_inst|clk0_8g}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[0]} -multiply_by 5 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[11]} -multiply_by 5 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[11]} -multiply_by 5 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pld_clk_div_by_4_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|tx_clkout} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1_out}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[11]} -multiply_by 5 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[10]} -multiply_by 5 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[10]} -multiply_by 5 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[10]} -multiply_by 5 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg} -divide_by 4 -duty_cycle 50.00 -name {board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}
    Info (332110): create_generated_clock -source {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.g_pll_g3n.lcpll_g3xn|lcpll_g3xn|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_cgb_master_inst|clk_fpll_b} -divide_by 16 -duty_cycle 50.00 -name {board_inst|pcie|pcie|tx_bonding_clocks[0]} {board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.g_pll_g3n.lcpll_g3xn|lcpll_g3xn|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_cgb_master_inst|cpulse_out_bus[0]}
    Info (332110): create_generated_clock -source {board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|altera_iopll_i|twentynm_pll|iopll_inst|refclk[0]} -divide_by 2 -multiply_by 6 -duty_cycle 50.00 -name {board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0} {board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|altera_iopll_i|twentynm_pll|iopll_inst|outclk[0]}
    Info (332110): create_generated_clock -source {board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|altera_iopll_i|twentynm_pll|iopll_inst|refclk[0]} -multiply_by 6 -duty_cycle 50.00 -name {board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk1} {board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|altera_iopll_i|twentynm_pll|iopll_inst|outclk[1]}
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst|loaden[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst|lvds_clk[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst|outclk[3]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate|loaden[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate|lvds_clk[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|loaden[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|lvds_clk[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at base.sdc(519): a10_internal_oscillator_clock0 could not be matched with a clock File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/base.sdc Line: 519
Warning (332174): Ignored filter at base.sdc(520): acl_hmcc_wrapper_inst|* could not be matched with a clock File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/base.sdc Line: 520
Warning (332174): Ignored filter at base.sdc(520): altera_reserved_tck could not be matched with a clock File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/base.sdc Line: 520
Warning (332054): Assignment set_clock_groups is accepted but has some problems at base.sdc(519): Argument -group with value [get_clocks {  a10_internal_oscillator_clock0  }] contains zero elements File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/base.sdc Line: 519
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {  config_clk  }] -group [get_clocks {  a10_internal_oscillator_clock0  }] -group [get_clocks {  altera_ts_clk  }] -group [get_clocks {  pll_ref_clk  }] -group [get_clocks {  kernel_pll_refclk  }] -group [get_clocks {
   pcie_refclk  board_inst|pcie|*  }] -group [get_clocks {  board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|*  }] -group [get_clocks {  acl_hmcc_wrapper_inst|*  }] -group [get_clocks {  altera_reserved_tck  }] -group [get_clocks {  mem_dqs[0]_IN  mem_dqs[1]_IN  mem_dqs[2]_IN  mem_dqs[3]_IN  mem_dqs[4]_IN  mem_dqs[5]_IN  mem_dqs[6]_IN  mem_dqs[7]_IN  board_inst|acl_ddr4_a10|*  }]  File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/base.sdc Line: 519
Warning (332054): Assignment set_clock_groups is accepted but has some problems at base.sdc(519): Argument -group with value [get_clocks {  acl_hmcc_wrapper_inst|*  }] contains zero elements File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/base.sdc Line: 519
Warning (332054): Assignment set_clock_groups is accepted but has some problems at base.sdc(519): Argument -group with value [get_clocks {  altera_reserved_tck  }] contains zero elements File: /home/wimi/lvs/ofdock_altera/examples_altera_com/hello_world/bin/hello_world/base.sdc Line: 519
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[0].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[1].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[2].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[3].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[4].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[5].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[6].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[7].b|cal_oct.obuf  from: oe  to: o
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_0 with master clock period: 0.833 found on PLL node: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst|loaden[0] does not match the master clock period requirement: 6.671
    Warning (332056): Clock: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_0 with master clock period: 0.833 found on PLL node: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst|lvds_clk[0] does not match the master clock period requirement: 6.671
    Warning (332056): Clock: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk with master clock period: 0.833 found on PLL node: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst|outclk[3] does not match the master clock period requirement: 6.671
    Warning (332056): Clock: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_2 with master clock period: 0.833 found on PLL node: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate|loaden[0] does not match the master clock period requirement: 6.671
    Warning (332056): Clock: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2 with master clock period: 0.833 found on PLL node: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate|lvds_clk[0] does not match the master clock period requirement: 6.671
    Warning (332056): Clock: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_1 with master clock period: 0.833 found on PLL node: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|loaden[0] does not match the master clock period requirement: 6.671
    Warning (332056): Clock: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1 with master clock period: 0.833 found on PLL node: board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|lvds_clk[0] does not match the master clock period requirement: 6.671
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1 (Rise) to board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk (Rise) has uncertainty 0.213 that is less than the recommended uncertainty 0.370
    Info (332172): Hold clock transfer from board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1 (Rise) to board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk (Rise) has uncertainty 0.233 that is less than the recommended uncertainty 0.370
    Info (332172): Setup clock transfer from board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2 (Rise) to board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk (Rise) has uncertainty 0.213 that is less than the recommended uncertainty 0.370
    Info (332172): Hold clock transfer from board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2 (Rise) to board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk (Rise) has uncertainty 0.233 that is less than the recommended uncertainty 0.370
    Info (332172): Setup clock transfer from board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk (Rise) to board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1 (Rise) has uncertainty 0.243 that is less than the recommended uncertainty 0.370
    Info (332172): Hold clock transfer from board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk (Rise) to board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1 (Rise) has uncertainty 0.269 that is less than the recommended uncertainty 0.370
    Info (332172): Setup clock transfer from board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk (Rise) to board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2 (Rise) has uncertainty 0.243 that is less than the recommended uncertainty 0.370
    Info (332172): Hold clock transfer from board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk (Rise) to board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2 (Rise) has uncertainty 0.269 that is less than the recommended uncertainty 0.370
Warning (332088): No paths exist between clock target "board_inst|pcie|pcie|altpcie_a10_hip_pipen1b|wys|core_clk_out" of clock "board_inst|pcie|pcie|wys~CORE_CLK_OUT" and its clock source. Assuming zero source clock latency.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Using custom scripts: /opt/cad/altera/altera-16.1/hld/ip/board/bsp/failing_clocks.tcl
Info: Analyzing Slow 950mV 100C Model
Info (332146): Worst-case setup slack is 0.009
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.009               0.000 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0 
    Info (332119):     0.063               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     0.066               0.000 board_inst|pcie|pcie|wys~CORE_CLK_OUT 
    Info (332119):     0.305               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2 
    Info (332119):     0.361               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1 
    Info (332119):     0.392               0.000 board_inst|pcie|pcie|pld_clk 
    Info (332119):     0.771               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_0 
    Info (332119):     3.037               0.000 board_inst|pcie|pcie|tx_bonding_clocks[0] 
    Info (332119):     3.137               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk 
    Info (332119):     3.141               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk 
    Info (332119):     3.149               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk 
    Info (332119):     3.388               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk 
    Info (332119):     3.411               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     3.487               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk 
    Info (332119):     3.514               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk 
    Info (332119):     3.542               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk 
    Info (332119):     3.810               0.000 config_clk 
    Info (332119):     3.980               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk 
    Info (332119):     4.867               0.000 pll_ref_clk 
    Info (332119):    14.523               0.000 pr_clk_enable_dclk_reg2_user_clk 
Info (332146): Worst-case hold slack is 0.035
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.035               0.000 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0 
    Info (332119):     0.038               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     0.038               0.000 board_inst|pcie|pcie|wys~CORE_CLK_OUT 
    Info (332119):     0.039               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     0.043               0.000 config_clk 
    Info (332119):     0.177               0.000 board_inst|pcie|pcie|tx_bonding_clocks[0] 
    Info (332119):     0.260               0.000 board_inst|pcie|pcie|pld_clk 
    Info (332119):     0.306               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2 
    Info (332119):     0.308               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1 
    Info (332119):     0.479               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_0 
    Info (332119):     0.545               0.000 pll_ref_clk 
    Info (332119):     0.839               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk 
    Info (332119):     0.842               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk 
    Info (332119):     0.876               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk 
    Info (332119):     0.882               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk 
    Info (332119):     0.917               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk 
    Info (332119):     0.918               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk 
    Info (332119):     0.937               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk 
    Info (332119):     1.015               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk 
    Info (332119):     1.034               0.000 pr_clk_enable_dclk_reg2_user_clk 
Info (332146): Worst-case recovery slack is 0.327
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.327               0.000 board_inst|pcie|pcie|wys~CORE_CLK_OUT 
    Info (332119):     0.506               0.000 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0 
    Info (332119):     0.512               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     4.763               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     5.315               0.000 pll_ref_clk 
    Info (332119):    12.603               0.000 config_clk 
    Info (332119):    15.503               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_fref 
    Info (332119):    15.883               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_fref 
    Info (332119):    15.980               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_fref 
    Info (332119):    16.001               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_fref 
    Info (332119):    16.037               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_fref 
    Info (332119):    16.230               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_fref 
    Info (332119):    16.253               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_fref 
    Info (332119):    17.115               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk 
    Info (332119):    17.293               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref 
    Info (332119):    17.502               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk 
    Info (332119):    17.599               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk 
    Info (332119):    17.620               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):    17.638               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):    17.656               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk 
    Info (332119):    17.849               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):    17.872               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk 
Info (332146): Worst-case removal slack is 0.308
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.308               0.000 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0 
    Info (332119):     0.308               0.000 board_inst|pcie|pcie|wys~CORE_CLK_OUT 
    Info (332119):     0.312               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     0.357               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     0.642               0.000 config_clk 
    Info (332119):     0.727               0.000 pll_ref_clk 
    Info (332119):     8.518               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     8.526               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     8.740               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk 
    Info (332119):     8.778               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk 
    Info (332119):     8.792               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     8.840               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk 
    Info (332119):     9.229               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk 
    Info (332119):     9.336               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     9.991               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_fref 
    Info (332119):    10.011               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_fref 
    Info (332119):    10.180               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_fref 
    Info (332119):    10.208               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_fref 
    Info (332119):    10.246               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_fref 
    Info (332119):    10.294               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_fref 
    Info (332119):    10.627               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_fref 
    Info (332119):    12.070               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case minimum pulse width slack is -0.217
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.217              -0.217 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk1 
    Info (332119):     0.123               0.000 mem_dqs[0]_IN 
    Info (332119):     0.123               0.000 mem_dqs[4]_IN 
    Info (332119):     0.124               0.000 mem_dqs[1]_IN 
    Info (332119):     0.124               0.000 mem_dqs[2]_IN 
    Info (332119):     0.124               0.000 mem_dqs[3]_IN 
    Info (332119):     0.124               0.000 mem_dqs[5]_IN 
    Info (332119):     0.124               0.000 mem_dqs[6]_IN 
    Info (332119):     0.124               0.000 mem_dqs[7]_IN 
    Info (332119):     0.125               0.000 board_inst|pcie|pcie|twentynm_atx_pll_inst~O_CLK0_8G 
    Info (332119):     0.200               0.000 board_inst|pcie|pcie|tx_serial_clk 
    Info (332119):     0.338               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_10 
    Info (332119):     0.338               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_3 
    Info (332119):     0.338               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_4 
    Info (332119):     0.338               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_5 
    Info (332119):     0.338               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_6 
    Info (332119):     0.338               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_7 
    Info (332119):     0.338               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_8 
    Info (332119):     0.338               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_9 
    Info (332119):     0.386               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk 
    Info (332119):     0.399               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_0 
    Info (332119):     0.399               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_1 
    Info (332119):     0.399               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_2 
    Info (332119):     0.412               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk_1 
    Info (332119):     0.412               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk_2 
    Info (332119):     0.719               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_0 
    Info (332119):     0.720               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_1 
    Info (332119):     0.720               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_2 
    Info (332119):     0.866               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     0.866               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     0.866               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     0.866               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     0.866               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk 
    Info (332119):     0.866               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk 
    Info (332119):     0.866               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk 
    Info (332119):     0.866               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk 
    Info (332119):     0.909               0.000 board_inst|pcie|pcie|pll_pcie_clk 
    Info (332119):     0.926               0.000 board_inst|pcie|pcie|hip_cmn_clk[0] 
    Info (332119):     0.965               0.000 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0 
    Info (332119):     1.329               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     1.554               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_0 
    Info (332119):     1.555               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1 
    Info (332119):     1.555               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2 
    Info (332119):     1.612               0.000 board_inst|pcie|pcie|wys~CORE_CLK_OUT 
    Info (332119):     1.867               0.000 board_inst|pcie|pcie|pld_clk 
    Info (332119):     1.882               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|pma_hclk_by2 
    Info (332119):     1.882               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|pma_hclk_by2 
    Info (332119):     1.882               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|pma_hclk_by2 
    Info (332119):     1.882               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|pma_hclk_by2 
    Info (332119):     1.882               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|pma_hclk_by2 
    Info (332119):     1.882               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|pma_hclk_by2 
    Info (332119):     1.882               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|pma_hclk_by2 
    Info (332119):     1.882               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|pma_hclk_by2 
    Info (332119):     2.855               0.000 board_inst|pcie|pcie|tx_bonding_clocks[0] 
    Info (332119):     2.973               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     3.161               0.000 pll_ref_clk 
    Info (332119):     3.971               0.000 kernel_pll_refclk 
    Info (332119):     4.745               0.000 pcie_refclk 
    Info (332119):     4.881               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref 
    Info (332119):     4.892               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_fref 
    Info (332119):     4.892               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_fref 
    Info (332119):     4.892               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_fref 
    Info (332119):     4.892               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_fref 
    Info (332119):     4.892               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_fref 
    Info (332119):     4.892               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_fref 
    Info (332119):     4.892               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_fref 
    Info (332119):     9.448               0.000 config_clk 
    Info (332119):     9.866               0.000 pr_clk_enable_dclk_reg2_user_clk 
    Info (332119):    12.661               0.000 board_inst|pcie|pcie|tx_clkout 
    Info (332119):    12.688               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_clk 
    Info (332119):    12.688               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_clk 
    Info (332119):    12.688               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_clk 
    Info (332119):    12.688               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_clk 
    Info (332119):    12.688               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_clk 
    Info (332119):    12.688               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_clk 
    Info (332119):    12.688               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_clk 
    Info (332119):    12.688               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_clk 
    Info (332119):    12.704               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk 
    Info (332119):    12.704               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk 
    Info (332119):    12.704               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk 
    Info (332119):    12.704               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk 
    Info (332119):    12.704               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk 
    Info (332119):    12.704               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk 
    Info (332119):    12.704               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk 
    Info (332119):    12.704               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk 
Info (332163): Slow 950mV 100C Model Net Delay Summary
    Info (332163): 
    Info (332163):          Name  Slack    Req Actual            From              To Type 
    Info (332163): ============= ====== ====== ====== =============== =============== ==== 
    Info (332163): set_net_delay  0.665  2.132  1.467 [all_registers] [get_registers {*altera_avalon_st_clock_crosser:*|altera_std_synchronizer_nocut:*|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): 
    Info (332163): set_net_delay  0.874  2.132  1.258 [get_pins -compatibility_mode {*|out_rd_ptr_gray[*]*}]
    Info (332163):  [get_registers {*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): 
    Info (332163): set_net_delay  0.986  2.132  1.146 [get_pins -compatibility_mode {*|in_wr_ptr_gray[*]*}]
    Info (332163):  [get_registers {*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): 
    Info (332163): set_net_delay  1.099  2.132  1.033 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {*altera_avalon_st_clock_crosser:*|out_data_buffer*}]
    Info (332163):                                                                     max 
Info (332114): Report Metastability: Found 140 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 140
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.121
    Info (332114): Worst Case Available Settling Time: 3.027 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2382.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info: Analyzing Slow 950mV 0C Model
Info (332146): Worst-case setup slack is 0.116
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.116               0.000 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0 
    Info (332119):     0.248               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     0.523               0.000 board_inst|pcie|pcie|wys~CORE_CLK_OUT 
    Info (332119):     0.534               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2 
    Info (332119):     0.589               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1 
    Info (332119):     0.769               0.000 board_inst|pcie|pcie|pld_clk 
    Info (332119):     1.030               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_0 
    Info (332119):     2.739               0.000 board_inst|pcie|pcie|tx_bonding_clocks[0] 
    Info (332119):     2.846               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk 
    Info (332119):     2.848               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk 
    Info (332119):     2.880               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk 
    Info (332119):     3.122               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk 
    Info (332119):     3.222               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk 
    Info (332119):     3.249               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk 
    Info (332119):     3.331               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk 
    Info (332119):     3.599               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     3.769               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk 
    Info (332119):     4.526               0.000 config_clk 
    Info (332119):     4.974               0.000 pll_ref_clk 
    Info (332119):    15.176               0.000 pr_clk_enable_dclk_reg2_user_clk 
Info (332146): Worst-case hold slack is 0.031
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.031               0.000 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0 
    Info (332119):     0.034               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     0.035               0.000 board_inst|pcie|pcie|wys~CORE_CLK_OUT 
    Info (332119):     0.039               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     0.045               0.000 config_clk 
    Info (332119):     0.169               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2 
    Info (332119):     0.173               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1 
    Info (332119):     0.204               0.000 board_inst|pcie|pcie|tx_bonding_clocks[0] 
    Info (332119):     0.273               0.000 board_inst|pcie|pcie|pld_clk 
    Info (332119):     0.418               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_0 
    Info (332119):     0.455               0.000 pll_ref_clk 
    Info (332119):     0.916               0.000 pr_clk_enable_dclk_reg2_user_clk 
    Info (332119):     0.928               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk 
    Info (332119):     0.935               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk 
    Info (332119):     0.968               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk 
    Info (332119):     0.973               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk 
    Info (332119):     1.000               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk 
    Info (332119):     1.007               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk 
    Info (332119):     1.013               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk 
    Info (332119):     1.122               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk 
Info (332146): Worst-case recovery slack is 0.681
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.681               0.000 board_inst|pcie|pcie|wys~CORE_CLK_OUT 
    Info (332119):     0.757               0.000 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0 
    Info (332119):     0.897               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     4.910               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     5.455               0.000 pll_ref_clk 
    Info (332119):    13.496               0.000 config_clk 
    Info (332119):    15.142               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_fref 
    Info (332119):    15.575               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_fref 
    Info (332119):    15.679               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_fref 
    Info (332119):    15.692               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_fref 
    Info (332119):    15.725               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_fref 
    Info (332119):    15.952               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_fref 
    Info (332119):    15.970               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_fref 
    Info (332119):    16.822               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk 
    Info (332119):    17.032               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref 
    Info (332119):    17.255               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk 
    Info (332119):    17.359               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk 
    Info (332119):    17.372               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):    17.390               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):    17.405               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk 
    Info (332119):    17.632               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):    17.650               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk 
Info (332146): Worst-case removal slack is 0.288
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.288               0.000 board_inst|pcie|pcie|wys~CORE_CLK_OUT 
    Info (332119):     0.292               0.000 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0 
    Info (332119):     0.300               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     0.311               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     0.502               0.000 config_clk 
    Info (332119):     0.625               0.000 pll_ref_clk 
    Info (332119):     8.563               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     8.566               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     8.812               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk 
    Info (332119):     8.842               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk 
    Info (332119):     8.865               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     8.905               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk 
    Info (332119):     9.343               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk 
    Info (332119):     9.417               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):    10.098               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_fref 
    Info (332119):    10.114               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_fref 
    Info (332119):    10.313               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_fref 
    Info (332119):    10.332               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_fref 
    Info (332119):    10.381               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_fref 
    Info (332119):    10.422               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_fref 
    Info (332119):    10.803               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_fref 
    Info (332119):    12.268               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref 
Info (332146): Worst-case minimum pulse width slack is -0.217
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.217              -0.217 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk1 
    Info (332119):     0.100               0.000 mem_dqs[1]_IN 
    Info (332119):     0.100               0.000 mem_dqs[5]_IN 
    Info (332119):     0.101               0.000 mem_dqs[0]_IN 
    Info (332119):     0.101               0.000 mem_dqs[2]_IN 
    Info (332119):     0.101               0.000 mem_dqs[3]_IN 
    Info (332119):     0.101               0.000 mem_dqs[4]_IN 
    Info (332119):     0.101               0.000 mem_dqs[6]_IN 
    Info (332119):     0.101               0.000 mem_dqs[7]_IN 
    Info (332119):     0.124               0.000 board_inst|pcie|pcie|twentynm_atx_pll_inst~O_CLK0_8G 
    Info (332119):     0.200               0.000 board_inst|pcie|pcie|tx_serial_clk 
    Info (332119):     0.344               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_10 
    Info (332119):     0.344               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_3 
    Info (332119):     0.344               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_4 
    Info (332119):     0.344               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_5 
    Info (332119):     0.344               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_6 
    Info (332119):     0.344               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_7 
    Info (332119):     0.344               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_8 
    Info (332119):     0.344               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_9 
    Info (332119):     0.382               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_0 
    Info (332119):     0.382               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_1 
    Info (332119):     0.382               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_2 
    Info (332119):     0.389               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk 
    Info (332119):     0.412               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk_1 
    Info (332119):     0.412               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk_2 
    Info (332119):     0.708               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_0 
    Info (332119):     0.708               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_1 
    Info (332119):     0.708               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_2 
    Info (332119):     0.848               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     0.848               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     0.848               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     0.848               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     0.848               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk 
    Info (332119):     0.848               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk 
    Info (332119):     0.848               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk 
    Info (332119):     0.848               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk 
    Info (332119):     0.901               0.000 board_inst|pcie|pcie|pll_pcie_clk 
    Info (332119):     0.911               0.000 board_inst|pcie|pcie|hip_cmn_clk[0] 
    Info (332119):     0.963               0.000 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0 
    Info (332119):     1.319               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     1.545               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_0 
    Info (332119):     1.545               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1 
    Info (332119):     1.545               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2 
    Info (332119):     1.592               0.000 board_inst|pcie|pcie|wys~CORE_CLK_OUT 
    Info (332119):     1.847               0.000 board_inst|pcie|pcie|pld_clk 
    Info (332119):     1.871               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|pma_hclk_by2 
    Info (332119):     1.871               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|pma_hclk_by2 
    Info (332119):     1.871               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|pma_hclk_by2 
    Info (332119):     1.871               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|pma_hclk_by2 
    Info (332119):     1.871               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|pma_hclk_by2 
    Info (332119):     1.871               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|pma_hclk_by2 
    Info (332119):     1.871               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|pma_hclk_by2 
    Info (332119):     1.871               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|pma_hclk_by2 
    Info (332119):     2.835               0.000 board_inst|pcie|pcie|tx_bonding_clocks[0] 
    Info (332119):     2.984               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     3.147               0.000 pll_ref_clk 
    Info (332119):     3.957               0.000 kernel_pll_refclk 
    Info (332119):     4.729               0.000 pcie_refclk 
    Info (332119):     4.868               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref 
    Info (332119):     4.875               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_fref 
    Info (332119):     4.875               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_fref 
    Info (332119):     4.875               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_fref 
    Info (332119):     4.875               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_fref 
    Info (332119):     4.875               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_fref 
    Info (332119):     4.875               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_fref 
    Info (332119):     4.875               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_fref 
    Info (332119):     9.482               0.000 config_clk 
    Info (332119):     9.872               0.000 pr_clk_enable_dclk_reg2_user_clk 
    Info (332119):    12.638               0.000 board_inst|pcie|pcie|tx_clkout 
    Info (332119):    12.672               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_clk 
    Info (332119):    12.672               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_clk 
    Info (332119):    12.672               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_clk 
    Info (332119):    12.672               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_clk 
    Info (332119):    12.672               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_clk 
    Info (332119):    12.672               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_clk 
    Info (332119):    12.672               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_clk 
    Info (332119):    12.672               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_clk 
    Info (332119):    12.688               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk 
    Info (332119):    12.688               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk 
    Info (332119):    12.688               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk 
    Info (332119):    12.688               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk 
    Info (332119):    12.688               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk 
    Info (332119):    12.688               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk 
    Info (332119):    12.688               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk 
    Info (332119):    12.688               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk 
Info (332163): Slow 950mV 0C Model Net Delay Summary
    Info (332163): 
    Info (332163):          Name  Slack    Req Actual            From              To Type 
    Info (332163): ============= ====== ====== ====== =============== =============== ==== 
    Info (332163): set_net_delay  0.835  2.132  1.297 [all_registers] [get_registers {*altera_avalon_st_clock_crosser:*|altera_std_synchronizer_nocut:*|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): 
    Info (332163): set_net_delay  1.060  2.132  1.072 [get_pins -compatibility_mode {*|out_rd_ptr_gray[*]*}]
    Info (332163):  [get_registers {*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): 
    Info (332163): set_net_delay  1.170  2.132  0.962 [get_pins -compatibility_mode {*|in_wr_ptr_gray[*]*}]
    Info (332163):  [get_registers {*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): 
    Info (332163): set_net_delay  1.237  2.132  0.895 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {*altera_avalon_st_clock_crosser:*|out_data_buffer*}]
    Info (332163):                                                                     max 
Info (332114): Report Metastability: Found 140 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 140
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.121
    Info (332114): Worst Case Available Settling Time: 3.182 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 449.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info: Analyzing Fast 950mV 100C Model
Info (332146): Worst-case setup slack is 0.717
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.717               0.000 board_inst|pcie|pcie|wys~CORE_CLK_OUT 
    Info (332119):     0.736               0.000 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0 
    Info (332119):     0.755               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     0.915               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2 
    Info (332119):     0.968               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1 
    Info (332119):     1.135               0.000 board_inst|pcie|pcie|pld_clk 
    Info (332119):     1.274               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_0 
    Info (332119):     4.107               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     4.605               0.000 board_inst|pcie|pcie|tx_bonding_clocks[0] 
    Info (332119):     4.662               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk 
    Info (332119):     4.670               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk 
    Info (332119):     4.688               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk 
    Info (332119):     4.790               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk 
    Info (332119):     4.862               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk 
    Info (332119):     4.883               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk 
    Info (332119):     4.889               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk 
    Info (332119):     5.061               0.000 config_clk 
    Info (332119):     5.185               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk 
    Info (332119):     5.326               0.000 pll_ref_clk 
    Info (332119):    15.639               0.000 pr_clk_enable_dclk_reg2_user_clk 
Info (332146): Worst-case hold slack is 0.013
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.013               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     0.016               0.000 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0 
    Info (332119):     0.016               0.000 board_inst|pcie|pcie|wys~CORE_CLK_OUT 
    Info (332119):     0.018               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     0.024               0.000 config_clk 
    Info (332119):     0.075               0.000 board_inst|pcie|pcie|tx_bonding_clocks[0] 
    Info (332119):     0.136               0.000 board_inst|pcie|pcie|pld_clk 
    Info (332119):     0.282               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2 
    Info (332119):     0.320               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1 
    Info (332119):     0.336               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_0 
    Info (332119):     0.381               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk 
    Info (332119):     0.394               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk 
    Info (332119):     0.398               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk 
    Info (332119):     0.406               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk 
    Info (332119):     0.416               0.000 pll_ref_clk 
    Info (332119):     0.426               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk 
    Info (332119):     0.435               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk 
    Info (332119):     0.451               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk 
    Info (332119):     0.456               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk 
    Info (332119):     0.799               0.000 pr_clk_enable_dclk_reg2_user_clk 
Info (332146): Worst-case recovery slack is 0.994
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.994               0.000 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0 
    Info (332119):     1.005               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     1.018               0.000 board_inst|pcie|pcie|wys~CORE_CLK_OUT 
    Info (332119):     5.180               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     5.596               0.000 pll_ref_clk 
    Info (332119):    14.217               0.000 config_clk 
    Info (332119):    17.528               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk 
    Info (332119):    17.563               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_fref 
    Info (332119):    17.724               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk 
    Info (332119):    17.759               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_fref 
    Info (332119):    17.784               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk 
    Info (332119):    17.819               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_fref 
    Info (332119):    17.844               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):    17.879               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_fref 
    Info (332119):    17.888               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):    17.888               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk 
    Info (332119):    17.923               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_fref 
    Info (332119):    17.978               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):    18.005               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):    18.013               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_fref 
    Info (332119):    18.040               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_fref 
    Info (332119):    18.499               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref 
Info (332146): Worst-case removal slack is 0.198
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.198               0.000 board_inst|pcie|pcie|wys~CORE_CLK_OUT 
    Info (332119):     0.204               0.000 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0 
    Info (332119):     0.205               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     0.242               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     0.465               0.000 config_clk 
    Info (332119):     0.583               0.000 pll_ref_clk 
    Info (332119):    10.012               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_fref 
    Info (332119):    10.036               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_fref 
    Info (332119):    10.052               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):    10.068               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):    10.115               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_fref 
    Info (332119):    10.166               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk 
    Info (332119):    10.175               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_fref 
    Info (332119):    10.184               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_fref 
    Info (332119):    10.219               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):    10.238               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk 
    Info (332119):    10.238               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_fref 
    Info (332119):    10.283               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk 
    Info (332119):    10.410               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_fref 
    Info (332119):    10.475               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk 
    Info (332119):    10.585               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):    11.116               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref 
Info (332146): Worst-case minimum pulse width slack is -0.217
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.217              -0.217 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk1 
    Info (332119):     0.125               0.000 board_inst|pcie|pcie|twentynm_atx_pll_inst~O_CLK0_8G 
    Info (332119):     0.125               0.000 mem_dqs[0]_IN 
    Info (332119):     0.125               0.000 mem_dqs[1]_IN 
    Info (332119):     0.125               0.000 mem_dqs[2]_IN 
    Info (332119):     0.125               0.000 mem_dqs[3]_IN 
    Info (332119):     0.125               0.000 mem_dqs[4]_IN 
    Info (332119):     0.125               0.000 mem_dqs[5]_IN 
    Info (332119):     0.125               0.000 mem_dqs[6]_IN 
    Info (332119):     0.125               0.000 mem_dqs[7]_IN 
    Info (332119):     0.200               0.000 board_inst|pcie|pcie|tx_serial_clk 
    Info (332119):     0.332               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_10 
    Info (332119):     0.332               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_3 
    Info (332119):     0.332               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_4 
    Info (332119):     0.332               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_5 
    Info (332119):     0.332               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_6 
    Info (332119):     0.332               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_7 
    Info (332119):     0.332               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_8 
    Info (332119):     0.332               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_9 
    Info (332119):     0.399               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_0 
    Info (332119):     0.404               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_1 
    Info (332119):     0.404               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_2 
    Info (332119):     0.409               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk 
    Info (332119):     0.414               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk_1 
    Info (332119):     0.414               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk_2 
    Info (332119):     0.780               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_0 
    Info (332119):     0.780               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_1 
    Info (332119):     0.780               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_2 
    Info (332119):     0.896               0.000 board_inst|pcie|pcie|pll_pcie_clk 
    Info (332119):     0.937               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     0.937               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     0.937               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     0.937               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     0.937               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk 
    Info (332119):     0.937               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk 
    Info (332119):     0.937               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk 
    Info (332119):     0.937               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk 
    Info (332119):     0.947               0.000 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0 
    Info (332119):     0.970               0.000 board_inst|pcie|pcie|hip_cmn_clk[0] 
    Info (332119):     1.352               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     1.612               0.000 board_inst|pcie|pcie|wys~CORE_CLK_OUT 
    Info (332119):     1.615               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_0 
    Info (332119):     1.615               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1 
    Info (332119):     1.615               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2 
    Info (332119):     1.939               0.000 board_inst|pcie|pcie|pld_clk 
    Info (332119):     1.941               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|pma_hclk_by2 
    Info (332119):     1.941               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|pma_hclk_by2 
    Info (332119):     1.941               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|pma_hclk_by2 
    Info (332119):     1.941               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|pma_hclk_by2 
    Info (332119):     1.941               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|pma_hclk_by2 
    Info (332119):     1.941               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|pma_hclk_by2 
    Info (332119):     1.941               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|pma_hclk_by2 
    Info (332119):     1.941               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|pma_hclk_by2 
    Info (332119):     2.966               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     3.017               0.000 board_inst|pcie|pcie|tx_bonding_clocks[0] 
    Info (332119):     3.222               0.000 pll_ref_clk 
    Info (332119):     3.972               0.000 kernel_pll_refclk 
    Info (332119):     4.905               0.000 pcie_refclk 
    Info (332119):     4.950               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref 
    Info (332119):     4.951               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_fref 
    Info (332119):     4.951               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_fref 
    Info (332119):     4.951               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_fref 
    Info (332119):     4.951               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_fref 
    Info (332119):     4.951               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_fref 
    Info (332119):     4.951               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_fref 
    Info (332119):     4.951               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_fref 
    Info (332119):     9.436               0.000 config_clk 
    Info (332119):     9.952               0.000 pr_clk_enable_dclk_reg2_user_clk 
    Info (332119):    12.737               0.000 board_inst|pcie|pcie|tx_clkout 
    Info (332119):    12.749               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_clk 
    Info (332119):    12.749               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_clk 
    Info (332119):    12.749               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_clk 
    Info (332119):    12.749               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_clk 
    Info (332119):    12.749               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_clk 
    Info (332119):    12.749               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_clk 
    Info (332119):    12.749               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_clk 
    Info (332119):    12.749               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_clk 
    Info (332119):    12.755               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk 
    Info (332119):    12.755               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk 
    Info (332119):    12.755               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk 
    Info (332119):    12.755               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk 
    Info (332119):    12.755               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk 
    Info (332119):    12.755               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk 
    Info (332119):    12.755               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk 
    Info (332119):    12.755               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk 
Info (332163): Fast 950mV 100C Model Net Delay Summary
    Info (332163): 
    Info (332163):          Name  Slack    Req Actual            From              To Type 
    Info (332163): ============= ====== ====== ====== =============== =============== ==== 
    Info (332163): set_net_delay  1.024  2.132  1.108 [all_registers] [get_registers {*altera_avalon_st_clock_crosser:*|altera_std_synchronizer_nocut:*|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): 
    Info (332163): set_net_delay  1.031  2.132  1.101 [get_pins -compatibility_mode {*|out_rd_ptr_gray[*]*}]
    Info (332163):  [get_registers {*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): 
    Info (332163): set_net_delay  1.157  2.132  0.975 [get_pins -compatibility_mode {*|in_wr_ptr_gray[*]*}]
    Info (332163):  [get_registers {*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): 
    Info (332163): set_net_delay  1.292  2.132  0.840 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {*altera_avalon_st_clock_crosser:*|out_data_buffer*}]
    Info (332163):                                                                     max 
Info (332114): Report Metastability: Found 140 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 140
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.121
    Info (332114): Worst Case Available Settling Time: 3.597 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2382.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info: Analyzing Fast 950mV 0C Model
Info (332146): Worst-case setup slack is 0.971
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.971               0.000 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0 
    Info (332119):     1.158               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     1.219               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2 
    Info (332119):     1.287               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1 
    Info (332119):     1.321               0.000 board_inst|pcie|pcie|wys~CORE_CLK_OUT 
    Info (332119):     1.576               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_0 
    Info (332119):     1.647               0.000 board_inst|pcie|pcie|pld_clk 
    Info (332119):     4.489               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     4.676               0.000 board_inst|pcie|pcie|tx_bonding_clocks[0] 
    Info (332119):     4.731               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk 
    Info (332119):     4.732               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk 
    Info (332119):     4.748               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk 
    Info (332119):     4.861               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk 
    Info (332119):     4.925               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk 
    Info (332119):     4.944               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk 
    Info (332119):     4.944               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk 
    Info (332119):     5.224               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk 
    Info (332119):     5.497               0.000 pll_ref_clk 
    Info (332119):     5.636               0.000 config_clk 
    Info (332119):    16.186               0.000 pr_clk_enable_dclk_reg2_user_clk 
Info (332146): Worst-case hold slack is 0.011
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.011               0.000 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0 
    Info (332119):     0.014               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     0.014               0.000 board_inst|pcie|pcie|wys~CORE_CLK_OUT 
    Info (332119):     0.018               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     0.022               0.000 config_clk 
    Info (332119):     0.083               0.000 board_inst|pcie|pcie|tx_bonding_clocks[0] 
    Info (332119):     0.107               0.000 board_inst|pcie|pcie|pld_clk 
    Info (332119):     0.159               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2 
    Info (332119):     0.172               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1 
    Info (332119):     0.261               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_0 
    Info (332119):     0.321               0.000 pll_ref_clk 
    Info (332119):     0.377               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk 
    Info (332119):     0.384               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk 
    Info (332119):     0.388               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk 
    Info (332119):     0.401               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk 
    Info (332119):     0.417               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk 
    Info (332119):     0.419               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk 
    Info (332119):     0.438               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk 
    Info (332119):     0.442               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk 
    Info (332119):     0.819               0.000 pr_clk_enable_dclk_reg2_user_clk 
Info (332146): Worst-case recovery slack is 1.321
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.321               0.000 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0 
    Info (332119):     1.461               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     1.545               0.000 board_inst|pcie|pcie|wys~CORE_CLK_OUT 
    Info (332119):     5.410               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     5.776               0.000 pll_ref_clk 
    Info (332119):    15.348               0.000 config_clk 
    Info (332119):    17.693               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_fref 
    Info (332119):    17.885               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_fref 
    Info (332119):    17.939               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_fref 
    Info (332119):    17.943               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_fref 
    Info (332119):    17.981               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_fref 
    Info (332119):    18.073               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_fref 
    Info (332119):    18.096               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_fref 
    Info (332119):    18.545               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref 
    Info (332119):    18.647               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk 
    Info (332119):    18.847               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk 
    Info (332119):    18.901               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):    18.905               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk 
    Info (332119):    18.943               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk 
    Info (332119):    18.952               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):    19.035               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):    19.058               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk 
Info (332146): Worst-case removal slack is 0.172
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.172               0.000 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0 
    Info (332119):     0.173               0.000 board_inst|pcie|pcie|wys~CORE_CLK_OUT 
    Info (332119):     0.179               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     0.200               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     0.338               0.000 config_clk 
    Info (332119):     0.462               0.000 pll_ref_clk 
    Info (332119):     9.075               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     9.089               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     9.190               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk 
    Info (332119):     9.214               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk 
    Info (332119):     9.241               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     9.256               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk 
    Info (332119):     9.445               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk 
    Info (332119):     9.595               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):    10.007               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_fref 
    Info (332119):    10.027               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_fref 
    Info (332119):    10.108               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_fref 
    Info (332119):    10.126               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_fref 
    Info (332119):    10.165               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_fref 
    Info (332119):    10.178               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_fref 
    Info (332119):    10.346               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_fref 
    Info (332119):    11.078               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref 
Info (332146): Worst-case minimum pulse width slack is -0.217
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.217              -0.217 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk1 
    Info (332119):     0.124               0.000 board_inst|pcie|pcie|twentynm_atx_pll_inst~O_CLK0_8G 
    Info (332119):     0.142               0.000 mem_dqs[2]_IN 
    Info (332119):     0.142               0.000 mem_dqs[3]_IN 
    Info (332119):     0.142               0.000 mem_dqs[6]_IN 
    Info (332119):     0.142               0.000 mem_dqs[7]_IN 
    Info (332119):     0.143               0.000 mem_dqs[0]_IN 
    Info (332119):     0.143               0.000 mem_dqs[1]_IN 
    Info (332119):     0.143               0.000 mem_dqs[4]_IN 
    Info (332119):     0.143               0.000 mem_dqs[5]_IN 
    Info (332119):     0.200               0.000 board_inst|pcie|pcie|tx_serial_clk 
    Info (332119):     0.347               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_10 
    Info (332119):     0.347               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_3 
    Info (332119):     0.347               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_4 
    Info (332119):     0.347               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_5 
    Info (332119):     0.347               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_6 
    Info (332119):     0.347               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_7 
    Info (332119):     0.347               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_8 
    Info (332119):     0.347               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_9 
    Info (332119):     0.406               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk 
    Info (332119):     0.408               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_0 
    Info (332119):     0.409               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_1 
    Info (332119):     0.409               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_wf_clk_2 
    Info (332119):     0.414               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk_1 
    Info (332119):     0.414               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_vco_clk_2 
    Info (332119):     0.784               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_0 
    Info (332119):     0.784               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_1 
    Info (332119):     0.784               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_2 
    Info (332119):     0.937               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     0.937               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     0.937               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     0.937               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     0.937               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_pma_clk 
    Info (332119):     0.937               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_pma_clk 
    Info (332119):     0.937               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_pma_clk 
    Info (332119):     0.937               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_pma_clk 
    Info (332119):     0.953               0.000 board_inst|pcie|pcie|pll_pcie_clk 
    Info (332119):     0.969               0.000 board_inst|pcie|pcie|hip_cmn_clk[0] 
    Info (332119):     0.996               0.000 board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll|outclk0 
    Info (332119):     1.344               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     1.618               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_0 
    Info (332119):     1.618               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_1 
    Info (332119):     1.618               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_phy_clk_l_2 
    Info (332119):     1.653               0.000 board_inst|pcie|pcie|wys~CORE_CLK_OUT 
    Info (332119):     1.938               0.000 board_inst|pcie|pcie|pld_clk 
    Info (332119):     1.941               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|pma_hclk_by2 
    Info (332119):     1.941               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|pma_hclk_by2 
    Info (332119):     1.941               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|pma_hclk_by2 
    Info (332119):     1.941               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|pma_hclk_by2 
    Info (332119):     1.941               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|pma_hclk_by2 
    Info (332119):     1.941               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|pma_hclk_by2 
    Info (332119):     1.941               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|pma_hclk_by2 
    Info (332119):     1.941               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|pma_hclk_by2 
    Info (332119):     3.007               0.000 board_inst|acl_ddr4_a10|acl_ddr4_a10_core|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     3.025               0.000 board_inst|pcie|pcie|tx_bonding_clocks[0] 
    Info (332119):     3.209               0.000 pll_ref_clk 
    Info (332119):     3.987               0.000 kernel_pll_refclk 
    Info (332119):     4.908               0.000 pcie_refclk 
    Info (332119):     4.950               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_fref 
    Info (332119):     4.951               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_fref 
    Info (332119):     4.951               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_fref 
    Info (332119):     4.951               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_fref 
    Info (332119):     4.951               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_fref 
    Info (332119):     4.951               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_fref 
    Info (332119):     4.951               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_fref 
    Info (332119):     4.951               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_fref 
    Info (332119):     9.435               0.000 config_clk 
    Info (332119):     9.911               0.000 pr_clk_enable_dclk_reg2_user_clk 
    Info (332119):    12.734               0.000 board_inst|pcie|pcie|tx_clkout 
    Info (332119):    12.750               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|rx_clk 
    Info (332119):    12.750               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|rx_clk 
    Info (332119):    12.750               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|rx_clk 
    Info (332119):    12.750               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|rx_clk 
    Info (332119):    12.750               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|rx_clk 
    Info (332119):    12.750               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|rx_clk 
    Info (332119):    12.750               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|rx_clk 
    Info (332119):    12.750               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|rx_clk 
    Info (332119):    12.756               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[0]|tx_clk 
    Info (332119):    12.756               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[1]|tx_clk 
    Info (332119):    12.756               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[2]|tx_clk 
    Info (332119):    12.756               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[3]|tx_clk 
    Info (332119):    12.756               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[4]|tx_clk 
    Info (332119):    12.756               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[5]|tx_clk 
    Info (332119):    12.756               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[6]|tx_clk 
    Info (332119):    12.756               0.000 board_inst|pcie|pcie|g_xcvr_native_insts[7]|tx_clk 
Info (332163): Fast 950mV 0C Model Net Delay Summary
    Info (332163): 
    Info (332163):          Name  Slack    Req Actual            From              To Type 
    Info (332163): ============= ====== ====== ====== =============== =============== ==== 
    Info (332163): set_net_delay  1.232  2.132  0.900 [all_registers] [get_registers {*altera_avalon_st_clock_crosser:*|altera_std_synchronizer_nocut:*|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): 
    Info (332163): set_net_delay  1.243  2.132  0.889 [get_pins -compatibility_mode {*|out_rd_ptr_gray[*]*}]
    Info (332163):  [get_registers {*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): 
    Info (332163): set_net_delay  1.351  2.132  0.781 [get_pins -compatibility_mode {*|in_wr_ptr_gray[*]*}]
    Info (332163):  [get_registers {*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): 
    Info (332163): set_net_delay  1.441  2.132  0.691 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {*altera_avalon_st_clock_crosser:*|out_data_buffer*}]
    Info (332163):                                                                     max 
Info (332114): Report Metastability: Found 140 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 140
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.121
    Info (332114): Worst Case Available Settling Time: 3.805 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 449.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info (21077): Core supply voltage is 0.95V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 100 degrees C
Info: There are no clock domains failing timing
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 6888 megabytes
    Info: Processing ended: Mon Mar 27 16:48:54 2017
    Info: Elapsed time: 00:04:22
    Info: Total CPU time (on all processors): 00:12:50


