Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Apr 22 23:40:34 2025
| Host         : archlinux running 64-bit unknown
| Command      : report_utilization -hierarchical -cells [get_cells arrayUnit] -file ../reports/u_arrayUnit_b8_c8_mr8_k11_.csv
| Design       : ArrayContainer
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+---------------------+------------------+------------+------------+---------+------+------+--------+--------+------------+
|       Instance      |      Module      | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP Blocks |
+---------------------+------------------+------------+------------+---------+------+------+--------+--------+------------+
| arrayUnit           |        ArrayUnit |       1888 |       1888 |       0 |    0 | 1084 |      0 |      0 |          0 |
|   arrayUnit         |        ArrayUnit |       1888 |       1888 |       0 |    0 | 1084 |      0 |      0 |          0 |
|     (arrayUnit)     |        ArrayUnit |         43 |         43 |       0 |    0 |    0 |      0 |      0 |          0 |
|     Processor       |        Processor |        173 |        173 |       0 |    0 |  106 |      0 |      0 |          0 |
|       (Processor)   |        Processor |        134 |        134 |       0 |    0 |  106 |      0 |      0 |          0 |
|       ruu           | RankUpdateUnit_8 |         39 |         39 |       0 |    0 |    0 |      0 |      0 |          0 |
|     Processor_1     |      Processor_1 |        214 |        214 |       0 |    0 |  109 |      0 |      0 |          0 |
|       (Processor_1) |      Processor_1 |        157 |        157 |       0 |    0 |  109 |      0 |      0 |          0 |
|       ruu           | RankUpdateUnit_7 |         57 |         57 |       0 |    0 |    0 |      0 |      0 |          0 |
|     Processor_2     |      Processor_2 |        175 |        175 |       0 |    0 |  106 |      0 |      0 |          0 |
|       (Processor_2) |      Processor_2 |        132 |        132 |       0 |    0 |  106 |      0 |      0 |          0 |
|       ruu           | RankUpdateUnit_6 |         43 |         43 |       0 |    0 |    0 |      0 |      0 |          0 |
|     Processor_3     |      Processor_3 |        178 |        178 |       0 |    0 |  106 |      0 |      0 |          0 |
|       (Processor_3) |      Processor_3 |        135 |        135 |       0 |    0 |  106 |      0 |      0 |          0 |
|       ruu           | RankUpdateUnit_5 |         43 |         43 |       0 |    0 |    0 |      0 |      0 |          0 |
|     Processor_4     |      Processor_4 |        191 |        191 |       0 |    0 |  106 |      0 |      0 |          0 |
|       (Processor_4) |      Processor_4 |        148 |        148 |       0 |    0 |  106 |      0 |      0 |          0 |
|       ruu           | RankUpdateUnit_4 |         43 |         43 |       0 |    0 |    0 |      0 |      0 |          0 |
|     Processor_5     |      Processor_5 |        175 |        175 |       0 |    0 |  106 |      0 |      0 |          0 |
|       (Processor_5) |      Processor_5 |        132 |        132 |       0 |    0 |  106 |      0 |      0 |          0 |
|       ruu           | RankUpdateUnit_3 |         43 |         43 |       0 |    0 |    0 |      0 |      0 |          0 |
|     Processor_6     |      Processor_6 |        178 |        178 |       0 |    0 |  106 |      0 |      0 |          0 |
|       (Processor_6) |      Processor_6 |        135 |        135 |       0 |    0 |  106 |      0 |      0 |          0 |
|       ruu           | RankUpdateUnit_2 |         43 |         43 |       0 |    0 |    0 |      0 |      0 |          0 |
|     Processor_7     |      Processor_7 |        196 |        196 |       0 |    0 |  106 |      0 |      0 |          0 |
|       (Processor_7) |      Processor_7 |        159 |        159 |       0 |    0 |  106 |      0 |      0 |          0 |
|       ruu           | RankUpdateUnit_1 |         37 |         37 |       0 |    0 |    0 |      0 |      0 |          0 |
|     Processor_8     |      Processor_8 |        164 |        164 |       0 |    0 |  106 |      0 |      0 |          0 |
|       (Processor_8) |      Processor_8 |        123 |        123 |       0 |    0 |  106 |      0 |      0 |          0 |
|       ruu           | RankUpdateUnit_0 |         41 |         41 |       0 |    0 |    0 |      0 |      0 |          0 |
|     Processor_9     |      Processor_9 |        138 |        138 |       0 |    0 |  101 |      0 |      0 |          0 |
|       (Processor_9) |      Processor_9 |        106 |        106 |       0 |    0 |  101 |      0 |      0 |          0 |
|       ruu           |   RankUpdateUnit |         32 |         32 |       0 |    0 |    0 |      0 |      0 |          0 |
|     p_0             |       Processor0 |         63 |         63 |       0 |    0 |   26 |      0 |      0 |          0 |
+---------------------+------------------+------------+------------+---------+------+------+--------+--------+------------+


