<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="LAB3.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name=".prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name=".stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name=".xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Decoder.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Decoder.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Decoder.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Decoder_tb_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="EncDec.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="EncDec.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="EncDec.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="EncDec.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="EncDec.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="EncDec.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="EncDec.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="EncDec.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="EncDec.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="EncDec.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="EncDec.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="EncDec.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="EncDec.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="EncDec.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="EncDec.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="EncDec.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="EncDec.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="EncDec.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="EncDec.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="EncDec.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="EncDec_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="EncDec_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="EncDec_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="EncDec_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="EncDec_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="EncDec_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="EncDec_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="EncDec_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="EncDec_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="EncDec_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="EncDec_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="EncDec_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="EncDec_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="EncDec_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="EncDec_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="EncDec_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="EncDec_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="EncDec_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="EncDec_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Encoder.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Encoder.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Encoder.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Encoder_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="encdec.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="encdec.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="encdec.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1493623612" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1493623612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493623612" xil_pn:in_ck="6373073312603497351" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1493623612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Decoder.v"/>
      <outfile xil_pn:name="Decoder_tb.v"/>
      <outfile xil_pn:name="EncDec.v"/>
      <outfile xil_pn:name="EncDec_tb.v"/>
      <outfile xil_pn:name="Encoder.v"/>
      <outfile xil_pn:name="Encoder_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1493623612" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-2941892229516838578" xil_pn:start_ts="1493623612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493623612" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8989197929803263244" xil_pn:start_ts="1493623612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493623612" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-9219270091503289243" xil_pn:start_ts="1493623612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493623612" xil_pn:in_ck="6373073312603497351" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1493623612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Decoder.v"/>
      <outfile xil_pn:name="Decoder_tb.v"/>
      <outfile xil_pn:name="EncDec.v"/>
      <outfile xil_pn:name="EncDec_tb.v"/>
      <outfile xil_pn:name="Encoder.v"/>
      <outfile xil_pn:name="Encoder_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1493623615" xil_pn:in_ck="6373073312603497351" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="3794133055414920667" xil_pn:start_ts="1493623612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="EncDec_tb_beh.prj"/>
      <outfile xil_pn:name="EncDec_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1493623616" xil_pn:in_ck="2134350769165215910" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="8457233886989826078" xil_pn:start_ts="1493623615">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="EncDec_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1493624457" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1493624457">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493624457" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7975428901316687529" xil_pn:start_ts="1493624457">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493624457" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-9219270091503289243" xil_pn:start_ts="1493624457">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493624457" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1493624457">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493624457" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2231028375508943577" xil_pn:start_ts="1493624457">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493624457" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1493624457">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493624457" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3915528940735459601" xil_pn:start_ts="1493624457">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493624469" xil_pn:in_ck="2217842809885233092" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="7160040338883627284" xil_pn:start_ts="1493624457">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="EncDec.lso"/>
      <outfile xil_pn:name="EncDec.ngc"/>
      <outfile xil_pn:name="EncDec.ngr"/>
      <outfile xil_pn:name="EncDec.prj"/>
      <outfile xil_pn:name="EncDec.stx"/>
      <outfile xil_pn:name="EncDec.syr"/>
      <outfile xil_pn:name="EncDec.xst"/>
      <outfile xil_pn:name="EncDec_tb_beh.prj"/>
      <outfile xil_pn:name="EncDec_tb_stx_beh.prj"/>
      <outfile xil_pn:name="EncDec_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1493624469" xil_pn:in_ck="-8410321085740692220" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5069202360208098308" xil_pn:start_ts="1493624469">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493624476" xil_pn:in_ck="-2965460378005495540" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="4271462378530420230" xil_pn:start_ts="1493624469">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="EncDec.bld"/>
      <outfile xil_pn:name="EncDec.ngd"/>
      <outfile xil_pn:name="EncDec_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1493624486" xil_pn:in_ck="-2965460378005495539" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-3180699873896808002" xil_pn:start_ts="1493624476">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="EncDec.pcf"/>
      <outfile xil_pn:name="EncDec_map.map"/>
      <outfile xil_pn:name="EncDec_map.mrp"/>
      <outfile xil_pn:name="EncDec_map.ncd"/>
      <outfile xil_pn:name="EncDec_map.ngm"/>
      <outfile xil_pn:name="EncDec_map.xrpt"/>
      <outfile xil_pn:name="EncDec_summary.xml"/>
      <outfile xil_pn:name="EncDec_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1493624501" xil_pn:in_ck="-3766266137304289626" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1493624486">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="EncDec.ncd"/>
      <outfile xil_pn:name="EncDec.pad"/>
      <outfile xil_pn:name="EncDec.par"/>
      <outfile xil_pn:name="EncDec.ptwx"/>
      <outfile xil_pn:name="EncDec.unroutes"/>
      <outfile xil_pn:name="EncDec.xpi"/>
      <outfile xil_pn:name="EncDec_pad.csv"/>
      <outfile xil_pn:name="EncDec_pad.txt"/>
      <outfile xil_pn:name="EncDec_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1493624515" xil_pn:in_ck="3361408489275013" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1493624501">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="EncDec.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="encdec.bgn"/>
      <outfile xil_pn:name="encdec.bit"/>
      <outfile xil_pn:name="encdec.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1493624501" xil_pn:in_ck="-2965460378005495671" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1493624495">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="EncDec.twr"/>
      <outfile xil_pn:name="EncDec.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
