tst r0, r1 
mvnne r0, r1 
eor r2, r1, r0, lsl #31 
mov r0, r2 
orr r3, r0, r2 
