Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date             : Fri Mar 17 21:38:36 2017
| Host             : DESKTOP-DEACCMM running 64-bit major release  (build 9200)
| Command          : report_power -file RAT_wrapper_power_routed.rpt -pb RAT_wrapper_power_summary_routed.pb -rpx RAT_wrapper_power_routed.rpx
| Design           : RAT_wrapper
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 27.241 (Junction temp exceeded!) |
| Dynamic (W)              | 26.752                           |
| Device Static (W)        | 0.488                            |
| Effective TJA (C/W)      | 5.0                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     4.684 |     1257 |       --- |             --- |
|   LUT as Logic           |     3.905 |      579 |     20800 |            2.78 |
|   LUT as Distributed RAM |     0.384 |       48 |      9600 |            0.50 |
|   CARRY4                 |     0.166 |       72 |      8150 |            0.88 |
|   Register               |     0.131 |      390 |     41600 |            0.94 |
|   BUFG                   |     0.052 |        3 |        32 |            9.38 |
|   F7/F8 Muxes            |     0.046 |       36 |     32600 |            0.11 |
|   Others                 |     0.000 |       41 |       --- |             --- |
| Signals                  |     5.637 |      997 |       --- |             --- |
| Block RAM                |     0.432 |        1 |        50 |            2.00 |
| I/O                      |    16.000 |       48 |       106 |           45.28 |
| Static Power             |     0.488 |          |           |                 |
| Total                    |    27.241 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    11.101 |      10.759 |      0.342 |
| Vccaux    |       1.800 |     0.638 |       0.585 |      0.053 |
| Vcco33    |       3.300 |     4.518 |       4.517 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.045 |       0.034 |      0.011 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| RAT_wrapper                |    26.752 |
|   CPU                      |     7.224 |
|     A_UNIT                 |     0.204 |
|     C_UNIT                 |     0.502 |
|     F_UNIT                 |     0.057 |
|     I_UNIT                 |    <0.001 |
|     P_CNT                  |     0.146 |
|     P_ROM                  |     4.510 |
|     R_FILE                 |     1.125 |
|       regFile_reg_0_31_0_0 |     0.109 |
|       regFile_reg_0_31_1_1 |     0.102 |
|       regFile_reg_0_31_2_2 |     0.110 |
|       regFile_reg_0_31_3_3 |     0.109 |
|       regFile_reg_0_31_4_4 |     0.100 |
|       regFile_reg_0_31_5_5 |     0.104 |
|       regFile_reg_0_31_6_6 |     0.108 |
|       regFile_reg_0_31_7_7 |     0.109 |
|     SCR_UNIT               |     0.397 |
|       s_SRAM_reg_0_255_0_0 |     0.050 |
|       s_SRAM_reg_0_255_1_1 |     0.044 |
|       s_SRAM_reg_0_255_2_2 |     0.051 |
|       s_SRAM_reg_0_255_3_3 |     0.044 |
|       s_SRAM_reg_0_255_4_4 |     0.049 |
|       s_SRAM_reg_0_255_5_5 |     0.051 |
|       s_SRAM_reg_0_255_6_6 |     0.046 |
|       s_SRAM_reg_0_255_7_7 |     0.042 |
|       s_SRAM_reg_0_255_8_8 |     0.009 |
|       s_SRAM_reg_0_255_9_9 |     0.009 |
|     SP_UNIT                |     0.284 |
|   INT_SEC                  |     0.104 |
|   NES_CONTROLLER           |     0.954 |
|   R_NUMBER                 |     0.418 |
|   SEVEN_SEG                |     0.239 |
|   Timer_CLK                |     0.321 |
|   UART                     |     0.567 |
|   VGA_DRIVE                |     0.710 |
|     VGA_module             |     0.557 |
|       frameBuffer          |     0.217 |
|       vga_clk              |     0.147 |
|       vga_out              |     0.194 |
|     clk_divider_1          |     0.153 |
+----------------------------+-----------+


